
Domaci_Priprava_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d98  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f30  08000f30  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000f30  08000f30  00010f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000f34  08000f34  00010f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000f38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  08000f3c  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000020  08000f3c  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000ea9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000364  00000000  00000000  00020edd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000000b0  00000000  00000000  00021248  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  000212f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000005ee  00000000  00000000  00021370  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000524  00000000  00000000  0002195e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00021e82  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000002ac  00000000  00000000  00021f00  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000221ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000f18 	.word	0x08000f18

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000f18 	.word	0x08000f18

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2uiz>:
 800096c:	004a      	lsls	r2, r1, #1
 800096e:	d211      	bcs.n	8000994 <__aeabi_d2uiz+0x28>
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d211      	bcs.n	800099a <__aeabi_d2uiz+0x2e>
 8000976:	d50d      	bpl.n	8000994 <__aeabi_d2uiz+0x28>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d40e      	bmi.n	80009a0 <__aeabi_d2uiz+0x34>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	fa23 f002 	lsr.w	r0, r3, r2
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d102      	bne.n	80009a6 <__aeabi_d2uiz+0x3a>
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	4770      	bx	lr
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	4770      	bx	lr
 80009ac:	0000      	movs	r0, r0
	...

080009b0 <main>:
 **  Abstract: main program
 **
 **===========================================================================
 */

int main(void) {
 80009b0:	b590      	push	{r4, r7, lr}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0

	uint32_t apb1 = SystemCoreClock; //TODO dopln podle RCC
 80009b6:	4b34      	ldr	r3, [pc, #208]	; (8000a88 <main+0xd8>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	607b      	str	r3, [r7, #4]

	if (!(RCC->APB1ENR & RCC_APB1ENR_TIM3EN)) {
 80009bc:	4b33      	ldr	r3, [pc, #204]	; (8000a8c <main+0xdc>)
 80009be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d111      	bne.n	80009ec <main+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80009c8:	4a30      	ldr	r2, [pc, #192]	; (8000a8c <main+0xdc>)
 80009ca:	4b30      	ldr	r3, [pc, #192]	; (8000a8c <main+0xdc>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ce:	f043 0302 	orr.w	r3, r3, #2
 80009d2:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB1RSTR |= RCC_APB1RSTR_TIM3RST;
 80009d4:	4a2d      	ldr	r2, [pc, #180]	; (8000a8c <main+0xdc>)
 80009d6:	4b2d      	ldr	r3, [pc, #180]	; (8000a8c <main+0xdc>)
 80009d8:	6a1b      	ldr	r3, [r3, #32]
 80009da:	f043 0302 	orr.w	r3, r3, #2
 80009de:	6213      	str	r3, [r2, #32]
		RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM3RST;
 80009e0:	4a2a      	ldr	r2, [pc, #168]	; (8000a8c <main+0xdc>)
 80009e2:	4b2a      	ldr	r3, [pc, #168]	; (8000a8c <main+0xdc>)
 80009e4:	6a1b      	ldr	r3, [r3, #32]
 80009e6:	f023 0302 	bic.w	r3, r3, #2
 80009ea:	6213      	str	r3, [r2, #32]
	}

	TIM3->CR1 = 0 | TIM_CR1_ARPE; //Dir = 0 => inkrementace... bufferovany zapis do ARR
 80009ec:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <main+0xe0>)
 80009ee:	2280      	movs	r2, #128	; 0x80
 80009f0:	601a      	str	r2, [r3, #0]
	TIM3->CR2 = 0;
 80009f2:	4b27      	ldr	r3, [pc, #156]	; (8000a90 <main+0xe0>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	605a      	str	r2, [r3, #4]

	TIM3->PSC = apb1 / 1E6 - 1; // 1MHz (1us)
 80009f8:	4c25      	ldr	r4, [pc, #148]	; (8000a90 <main+0xe0>)
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f7ff fd2e 	bl	800045c <__aeabi_ui2d>
 8000a00:	a31f      	add	r3, pc, #124	; (adr r3, 8000a80 <main+0xd0>)
 8000a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a06:	f7ff fec9 	bl	800079c <__aeabi_ddiv>
 8000a0a:	4602      	mov	r2, r0
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	f04f 0200 	mov.w	r2, #0
 8000a16:	4b1f      	ldr	r3, [pc, #124]	; (8000a94 <main+0xe4>)
 8000a18:	f7ff fbe2 	bl	80001e0 <__aeabi_dsub>
 8000a1c:	4602      	mov	r2, r0
 8000a1e:	460b      	mov	r3, r1
 8000a20:	4610      	mov	r0, r2
 8000a22:	4619      	mov	r1, r3
 8000a24:	f7ff ffa2 	bl	800096c <__aeabi_d2uiz>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	62a3      	str	r3, [r4, #40]	; 0x28
	TIM3->ARR = 1000 - 1; // 1kHz(1ms)
 8000a2c:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <main+0xe0>)
 8000a2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a32:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CR1 = TIM_CR1_CEN;
 8000a34:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <main+0xe0>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	601a      	str	r2, [r3, #0]

	GPIOConfigurePin(BUZZER, ioPortAlternatrPushPull);
 8000a3a:	2206      	movs	r2, #6
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4816      	ldr	r0, [pc, #88]	; (8000a98 <main+0xe8>)
 8000a40:	f000 f856 	bl	8000af0 <GPIOConfigurePin>

	GPIOConfigureAlternativFunction(BUZZER, 2); // AF02 = TIM3_CH3 (tabulka 9. v DS)
 8000a44:	2202      	movs	r2, #2
 8000a46:	2100      	movs	r1, #0
 8000a48:	4813      	ldr	r0, [pc, #76]	; (8000a98 <main+0xe8>)
 8000a4a:	f000 f9cf 	bl	8000dec <GPIOConfigureAlternativFunction>

	TIM3->CCMR2 &= ~TIM_CCMR2_OC3M; // vynulování tøí bitù urèujících mode
 8000a4e:	4a10      	ldr	r2, [pc, #64]	; (8000a90 <main+0xe0>)
 8000a50:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <main+0xe0>)
 8000a52:	69db      	ldr	r3, [r3, #28]
 8000a54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a58:	61d3      	str	r3, [r2, #28]
	TIM3->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1; // nastavení kombinace 110 (PWM mode neinvertovaný) aktivní úroveò pro CCRx < CNT
 8000a5a:	4a0d      	ldr	r2, [pc, #52]	; (8000a90 <main+0xe0>)
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <main+0xe0>)
 8000a5e:	69db      	ldr	r3, [r3, #28]
 8000a60:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000a64:	61d3      	str	r3, [r2, #28]

	TIM3->CCER |= TIM_CCER_CC3E; // output enable
 8000a66:	4a0a      	ldr	r2, [pc, #40]	; (8000a90 <main+0xe0>)
 8000a68:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <main+0xe0>)
 8000a6a:	6a1b      	ldr	r3, [r3, #32]
 8000a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a70:	6213      	str	r3, [r2, #32]
	TIM3->CCR3 = TIM3->ARR / 2; // støída na polovinu poèítání (= 50%)
 8000a72:	4a07      	ldr	r2, [pc, #28]	; (8000a90 <main+0xe0>)
 8000a74:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <main+0xe0>)
 8000a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a78:	085b      	lsrs	r3, r3, #1
 8000a7a:	63d3      	str	r3, [r2, #60]	; 0x3c

	while (1) {
 8000a7c:	e7fe      	b.n	8000a7c <main+0xcc>
 8000a7e:	bf00      	nop
 8000a80:	00000000 	.word	0x00000000
 8000a84:	412e8480 	.word	0x412e8480
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40000400 	.word	0x40000400
 8000a94:	3ff00000 	.word	0x3ff00000
 8000a98:	40020400 	.word	0x40020400

08000a9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ad4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000aa0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000aa2:	e003      	b.n	8000aac <LoopCopyDataInit>

08000aa4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000aa6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000aa8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000aaa:	3104      	adds	r1, #4

08000aac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000aac:	480b      	ldr	r0, [pc, #44]	; (8000adc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000aae:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000ab0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000ab2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000ab4:	d3f6      	bcc.n	8000aa4 <CopyDataInit>
  ldr  r2, =_sbss
 8000ab6:	4a0b      	ldr	r2, [pc, #44]	; (8000ae4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ab8:	e002      	b.n	8000ac0 <LoopFillZerobss>

08000aba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000aba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000abc:	f842 3b04 	str.w	r3, [r2], #4

08000ac0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000ac0:	4b09      	ldr	r3, [pc, #36]	; (8000ae8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ac2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ac4:	d3f9      	bcc.n	8000aba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ac6:	f000 f9cd 	bl	8000e64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000aca:	f000 fa01 	bl	8000ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ace:	f7ff ff6f 	bl	80009b0 <main>
  bx  lr    
 8000ad2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ad4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000ad8:	08000f38 	.word	0x08000f38
  ldr  r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ae0:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8000ae4:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8000ae8:	20000020 	.word	0x20000020

08000aec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aec:	e7fe      	b.n	8000aec <ADC_IRQHandler>
	...

08000af0 <GPIOConfigurePin>:
 *      Author: Lapunik
 */
#include "stm_core.h"

bool GPIOConfigurePin(GPIO_TypeDef *gpio,uint32_t bitNumber, ioPortMode mode) // konfigurace GPIO do pøedpøipravených stavù
{
 8000af0:	b480      	push	{r7}
 8000af2:	b087      	sub	sp, #28
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	60f8      	str	r0, [r7, #12]
 8000af8:	60b9      	str	r1, [r7, #8]
 8000afa:	4613      	mov	r3, r2
 8000afc:	71fb      	strb	r3, [r7, #7]

	uint32_t enableMask = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
	uint32_t resetMask = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	613b      	str	r3, [r7, #16]

	switch((uint32_t)gpio) // je potøeba zapnout hodiny podle toho který gpio chceme vyuzivat => ulozime bity pro reset a pro zapnuti do masek a pote masku aplikujeme
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	4a99      	ldr	r2, [pc, #612]	; (8000d70 <GPIOConfigurePin+0x280>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d01d      	beq.n	8000b4a <GPIOConfigurePin+0x5a>
 8000b0e:	4a98      	ldr	r2, [pc, #608]	; (8000d70 <GPIOConfigurePin+0x280>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d806      	bhi.n	8000b22 <GPIOConfigurePin+0x32>
 8000b14:	4a97      	ldr	r2, [pc, #604]	; (8000d74 <GPIOConfigurePin+0x284>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d00d      	beq.n	8000b36 <GPIOConfigurePin+0x46>
 8000b1a:	4a97      	ldr	r2, [pc, #604]	; (8000d78 <GPIOConfigurePin+0x288>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d00f      	beq.n	8000b40 <GPIOConfigurePin+0x50>
 8000b20:	e027      	b.n	8000b72 <GPIOConfigurePin+0x82>
 8000b22:	4a96      	ldr	r2, [pc, #600]	; (8000d7c <GPIOConfigurePin+0x28c>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d01a      	beq.n	8000b5e <GPIOConfigurePin+0x6e>
 8000b28:	4a95      	ldr	r2, [pc, #596]	; (8000d80 <GPIOConfigurePin+0x290>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d01c      	beq.n	8000b68 <GPIOConfigurePin+0x78>
 8000b2e:	4a95      	ldr	r2, [pc, #596]	; (8000d84 <GPIOConfigurePin+0x294>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d00f      	beq.n	8000b54 <GPIOConfigurePin+0x64>
 8000b34:	e01d      	b.n	8000b72 <GPIOConfigurePin+0x82>
	{
	case (uint32_t)GPIOA: // GPIOA je definovana konstanta ve formátu "ukazatel", proto msím pøetypovat na celoèíselnou hodnotu
        enableMask = RCC_AHB1ENR_GPIOAEN;
 8000b36:	2301      	movs	r3, #1
 8000b38:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOARST;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	613b      	str	r3, [r7, #16]
	break;
 8000b3e:	e018      	b.n	8000b72 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOB:
        enableMask = RCC_AHB1ENR_GPIOBEN;
 8000b40:	2302      	movs	r3, #2
 8000b42:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOBRST;
 8000b44:	2302      	movs	r3, #2
 8000b46:	613b      	str	r3, [r7, #16]
	break;
 8000b48:	e013      	b.n	8000b72 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOC:
        enableMask = RCC_AHB1ENR_GPIOCEN;
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOCRST;
 8000b4e:	2304      	movs	r3, #4
 8000b50:	613b      	str	r3, [r7, #16]
	break;
 8000b52:	e00e      	b.n	8000b72 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOD:
        enableMask = RCC_AHB1ENR_GPIODEN;
 8000b54:	2308      	movs	r3, #8
 8000b56:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIODRST;
 8000b58:	2308      	movs	r3, #8
 8000b5a:	613b      	str	r3, [r7, #16]
	break;
 8000b5c:	e009      	b.n	8000b72 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOE:
        enableMask = RCC_AHB1ENR_GPIOEEN;
 8000b5e:	2310      	movs	r3, #16
 8000b60:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOERST;
 8000b62:	2310      	movs	r3, #16
 8000b64:	613b      	str	r3, [r7, #16]
	break;
 8000b66:	e004      	b.n	8000b72 <GPIOConfigurePin+0x82>
        enableMask = RCC_AHB1ENR_GPIOGEN;
        resetMask = RCC_AHB1RSTR_GPIOGRST;
	break;
#endif
	case (uint32_t)GPIOH:
        enableMask = RCC_AHB1ENR_GPIOHEN;
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOHRST;
 8000b6c:	2380      	movs	r3, #128	; 0x80
 8000b6e:	613b      	str	r3, [r7, #16]
	break;
 8000b70:	bf00      	nop

	}

	if((resetMask == 0)||(enableMask == 0)) // pokud se do masek neuložila žádná hodnota, ukonèi konfiguraci a vrat zpravu false o neúspìchu
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d002      	beq.n	8000b7e <GPIOConfigurePin+0x8e>
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d101      	bne.n	8000b82 <GPIOConfigurePin+0x92>
	{
		return false;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	e12d      	b.n	8000dde <GPIOConfigurePin+0x2ee>
	}
	else
	{
		  if(!(RCC -> AHB1ENR & enableMask)) // jestliže nejsou masky prázdné, použi je pro nastavení hodin
 8000b82:	4b81      	ldr	r3, [pc, #516]	; (8000d88 <GPIOConfigurePin+0x298>)
 8000b84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d112      	bne.n	8000bb4 <GPIOConfigurePin+0xc4>
		  {
		    RCC->AHB1ENR |= enableMask;
 8000b8e:	497e      	ldr	r1, [pc, #504]	; (8000d88 <GPIOConfigurePin+0x298>)
 8000b90:	4b7d      	ldr	r3, [pc, #500]	; (8000d88 <GPIOConfigurePin+0x298>)
 8000b92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	4313      	orrs	r3, r2
 8000b98:	630b      	str	r3, [r1, #48]	; 0x30
		    RCC->AHB1RSTR |= resetMask;
 8000b9a:	497b      	ldr	r1, [pc, #492]	; (8000d88 <GPIOConfigurePin+0x298>)
 8000b9c:	4b7a      	ldr	r3, [pc, #488]	; (8000d88 <GPIOConfigurePin+0x298>)
 8000b9e:	691a      	ldr	r2, [r3, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	610b      	str	r3, [r1, #16]
		    RCC->AHB1RSTR &= ~resetMask;
 8000ba6:	4978      	ldr	r1, [pc, #480]	; (8000d88 <GPIOConfigurePin+0x298>)
 8000ba8:	4b77      	ldr	r3, [pc, #476]	; (8000d88 <GPIOConfigurePin+0x298>)
 8000baa:	691a      	ldr	r2, [r3, #16]
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	43db      	mvns	r3, r3
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	610b      	str	r3, [r1, #16]
		  }
	}

gpio -> MODER &= ~(0x03 << (bitNumber*2)); // vynulovani zdvojených bitu pøed nastavováním (kdyby nìkde byla kombinace 10 a já tam ORoval 01 tak vysledna kombinace je 11 misto 01)...u registru kde se nastavuje pouze jeden bit toho nehrozí
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	68ba      	ldr	r2, [r7, #8]
 8000bba:	0052      	lsls	r2, r2, #1
 8000bbc:	2103      	movs	r1, #3
 8000bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8000bc2:	43d2      	mvns	r2, r2
 8000bc4:	401a      	ands	r2, r3
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	601a      	str	r2, [r3, #0]
gpio -> PUPDR &= ~(0x03 << (bitNumber*2));
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	68db      	ldr	r3, [r3, #12]
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	0052      	lsls	r2, r2, #1
 8000bd2:	2103      	movs	r1, #3
 8000bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd8:	43d2      	mvns	r2, r2
 8000bda:	401a      	ands	r2, r3
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	60da      	str	r2, [r3, #12]
gpio -> OSPEEDR &= ~(0x03 << (bitNumber*2));
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	68ba      	ldr	r2, [r7, #8]
 8000be6:	0052      	lsls	r2, r2, #1
 8000be8:	2103      	movs	r1, #3
 8000bea:	fa01 f202 	lsl.w	r2, r1, r2
 8000bee:	43d2      	mvns	r2, r2
 8000bf0:	401a      	ands	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	609a      	str	r2, [r3, #8]


switch(mode)
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	2b07      	cmp	r3, #7
 8000bfa:	f200 80ef 	bhi.w	8000ddc <GPIOConfigurePin+0x2ec>
 8000bfe:	a201      	add	r2, pc, #4	; (adr r2, 8000c04 <GPIOConfigurePin+0x114>)
 8000c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c04:	08000c25 	.word	0x08000c25
 8000c08:	08000c77 	.word	0x08000c77
 8000c0c:	08000cc7 	.word	0x08000cc7
 8000c10:	08000cdd 	.word	0x08000cdd
 8000c14:	08000cf3 	.word	0x08000cf3
 8000c18:	08000d09 	.word	0x08000d09
 8000c1c:	08000d1f 	.word	0x08000d1f
 8000c20:	08000d8d 	.word	0x08000d8d
{
case ioPortOutputPushPull:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	68ba      	ldr	r2, [r7, #8]
 8000c2a:	0052      	lsls	r2, r2, #1
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c32:	431a      	orrs	r2, r3
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push-pull
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	fa01 f202 	lsl.w	r2, r1, r2
 8000c44:	43d2      	mvns	r2, r2
 8000c46:	401a      	ands	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	68ba      	ldr	r2, [r7, #8]
 8000c52:	0052      	lsls	r2, r2, #1
 8000c54:	2103      	movs	r1, #3
 8000c56:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	2103      	movs	r1, #3
 8000c66:	68ba      	ldr	r2, [r7, #8]
 8000c68:	fa01 f202 	lsl.w	r2, r1, r2
 8000c6c:	43d2      	mvns	r2, r2
 8000c6e:	401a      	ands	r2, r3
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	60da      	str	r2, [r3, #12]
    break;
 8000c74:	e0b2      	b.n	8000ddc <GPIOConfigurePin+0x2ec>

case ioPortOutputOpenDrain:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	68ba      	ldr	r2, [r7, #8]
 8000c7c:	0052      	lsls	r2, r2, #1
 8000c7e:	2101      	movs	r1, #1
 8000c80:	fa01 f202 	lsl.w	r2, r1, r2
 8000c84:	431a      	orrs	r2, r3
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	2101      	movs	r1, #1
 8000c90:	68ba      	ldr	r2, [r7, #8]
 8000c92:	fa01 f202 	lsl.w	r2, r1, r2
 8000c96:	431a      	orrs	r2, r3
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	689b      	ldr	r3, [r3, #8]
 8000ca0:	68ba      	ldr	r2, [r7, #8]
 8000ca2:	0052      	lsls	r2, r2, #1
 8000ca4:	2103      	movs	r1, #3
 8000ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8000caa:	431a      	orrs	r2, r3
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	2103      	movs	r1, #3
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	fa01 f202 	lsl.w	r2, r1, r2
 8000cbc:	43d2      	mvns	r2, r2
 8000cbe:	401a      	ands	r2, r3
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	60da      	str	r2, [r3, #12]
    break;
 8000cc4:	e08a      	b.n	8000ddc <GPIOConfigurePin+0x2ec>

case ioPortAnalog:

	gpio->MODER |= 0x03<<(2*bitNumber); // analog
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	68ba      	ldr	r2, [r7, #8]
 8000ccc:	0052      	lsls	r2, r2, #1
 8000cce:	2103      	movs	r1, #3
 8000cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	601a      	str	r2, [r3, #0]
    break;
 8000cda:	e07f      	b.n	8000ddc <GPIOConfigurePin+0x2ec>

case ioPortInputFloat:

	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	2103      	movs	r1, #3
 8000ce2:	68ba      	ldr	r2, [r7, #8]
 8000ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce8:	43d2      	mvns	r2, r2
 8000cea:	401a      	ands	r2, r3
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	60da      	str	r2, [r3, #12]
    break;
 8000cf0:	e074      	b.n	8000ddc <GPIOConfigurePin+0x2ec>

case ioPortInputPullUp:

	gpio->PUPDR |= ~(0x01<<bitNumber); // pull up
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	68db      	ldr	r3, [r3, #12]
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	68ba      	ldr	r2, [r7, #8]
 8000cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8000cfe:	43d2      	mvns	r2, r2
 8000d00:	431a      	orrs	r2, r3
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	60da      	str	r2, [r3, #12]
    break;
 8000d06:	e069      	b.n	8000ddc <GPIOConfigurePin+0x2ec>

case ioPortInputPullDown:

	gpio->PUPDR |= ~(0x02<<bitNumber); // pull down
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	2102      	movs	r1, #2
 8000d0e:	68ba      	ldr	r2, [r7, #8]
 8000d10:	fa01 f202 	lsl.w	r2, r1, r2
 8000d14:	43d2      	mvns	r2, r2
 8000d16:	431a      	orrs	r2, r3
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	60da      	str	r2, [r3, #12]
    break;
 8000d1c:	e05e      	b.n	8000ddc <GPIOConfigurePin+0x2ec>

case ioPortAlternatrPushPull:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	0052      	lsls	r2, r2, #1
 8000d26:	2102      	movs	r1, #2
 8000d28:	fa01 f202 	lsl.w	r2, r1, r2
 8000d2c:	431a      	orrs	r2, r3
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push pull
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	2101      	movs	r1, #1
 8000d38:	68ba      	ldr	r2, [r7, #8]
 8000d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d3e:	43d2      	mvns	r2, r2
 8000d40:	401a      	ands	r2, r3
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	68ba      	ldr	r2, [r7, #8]
 8000d4c:	0052      	lsls	r2, r2, #1
 8000d4e:	2103      	movs	r1, #3
 8000d50:	fa01 f202 	lsl.w	r2, r1, r2
 8000d54:	431a      	orrs	r2, r3
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	2103      	movs	r1, #3
 8000d60:	68ba      	ldr	r2, [r7, #8]
 8000d62:	fa01 f202 	lsl.w	r2, r1, r2
 8000d66:	43d2      	mvns	r2, r2
 8000d68:	401a      	ands	r2, r3
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	60da      	str	r2, [r3, #12]
    break;
 8000d6e:	e035      	b.n	8000ddc <GPIOConfigurePin+0x2ec>
 8000d70:	40020800 	.word	0x40020800
 8000d74:	40020000 	.word	0x40020000
 8000d78:	40020400 	.word	0x40020400
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	40021c00 	.word	0x40021c00
 8000d84:	40020c00 	.word	0x40020c00
 8000d88:	40023800 	.word	0x40023800

case ioPortAlternatrOpenDrain:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	68ba      	ldr	r2, [r7, #8]
 8000d92:	0052      	lsls	r2, r2, #1
 8000d94:	2102      	movs	r1, #2
 8000d96:	fa01 f202 	lsl.w	r2, r1, r2
 8000d9a:	431a      	orrs	r2, r3
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2101      	movs	r1, #1
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dac:	431a      	orrs	r2, r3
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	68ba      	ldr	r2, [r7, #8]
 8000db8:	0052      	lsls	r2, r2, #1
 8000dba:	2103      	movs	r1, #3
 8000dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000dc0:	431a      	orrs	r2, r3
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	2103      	movs	r1, #3
 8000dcc:	68ba      	ldr	r2, [r7, #8]
 8000dce:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd2:	43d2      	mvns	r2, r2
 8000dd4:	401a      	ands	r2, r3
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	60da      	str	r2, [r3, #12]
    break;
 8000dda:	bf00      	nop


}
    return true;
 8000ddc:	2301      	movs	r3, #1
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	371c      	adds	r7, #28
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <GPIOConfigureAlternativFunction>:

bool GPIOConfigureAlternativFunction(GPIO_TypeDef *gpio,uint32_t bitNumber, uint32_t afValue) // konfigurace GPIO do alternativní funkce
{
 8000dec:	b480      	push	{r7}
 8000dee:	b087      	sub	sp, #28
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
	// alternativni funkce se nastavuje pomoci registrù AFR,(to øíká která alternativní funkce je pøipojena), registry jsou dva(AFRL,AFRH) protože potøebujeme 64bit (je tam šestnáct alternativních kanálù na každej vstup a výstup(to zanemná 4 bity na jeden kanál))
	// v hlavièkových souborech neni AFRL a AFRH ale je tam dvouprvkove uint 32 bitove pole (AFR[0] = AFRL,AFR[1] = AFRH)
	uint8_t afr = (bitNumber < 8) ? 0 : 1 ;
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	2b07      	cmp	r3, #7
 8000dfc:	bf8c      	ite	hi
 8000dfe:	2301      	movhi	r3, #1
 8000e00:	2300      	movls	r3, #0
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	75fb      	strb	r3, [r7, #23]

    gpio->AFR[afr] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynulujeme 4 bity naseho kanalu, pro jistotu maskuju bit number
 8000e06:	7dfa      	ldrb	r2, [r7, #23]
 8000e08:	7df9      	ldrb	r1, [r7, #23]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	3108      	adds	r1, #8
 8000e0e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e12:	68b9      	ldr	r1, [r7, #8]
 8000e14:	f001 0107 	and.w	r1, r1, #7
 8000e18:	0089      	lsls	r1, r1, #2
 8000e1a:	200f      	movs	r0, #15
 8000e1c:	fa00 f101 	lsl.w	r1, r0, r1
 8000e20:	43c9      	mvns	r1, r1
 8000e22:	4019      	ands	r1, r3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	3208      	adds	r2, #8
 8000e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    gpio->AFR[afr] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastavim pozadovanou hodnotu alternativni funkce, prom jistotu, kdyby byla afValue vetsi než 4 bity(nemìla by být) si maskujeme jenom dané 4 bity které chceme používat
 8000e2c:	7dfa      	ldrb	r2, [r7, #23]
 8000e2e:	7df9      	ldrb	r1, [r7, #23]
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	3108      	adds	r1, #8
 8000e34:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f003 000f 	and.w	r0, r3, #15
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	f003 0307 	and.w	r3, r3, #7
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	fa00 f303 	lsl.w	r3, r0, r3
 8000e4a:	4319      	orrs	r1, r3
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	3208      	adds	r2, #8
 8000e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return true;
 8000e54:	2301      	movs	r3, #1
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynuluj AF bity
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastav AF bity



}
 8000e56:	4618      	mov	r0, r3
 8000e58:	371c      	adds	r7, #28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e68:	4a16      	ldr	r2, [pc, #88]	; (8000ec4 <SystemInit+0x60>)
 8000e6a:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <SystemInit+0x60>)
 8000e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000e78:	4a13      	ldr	r2, [pc, #76]	; (8000ec8 <SystemInit+0x64>)
 8000e7a:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <SystemInit+0x64>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e84:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <SystemInit+0x64>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000e8a:	4a0f      	ldr	r2, [pc, #60]	; (8000ec8 <SystemInit+0x64>)
 8000e8c:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <SystemInit+0x64>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ec8 <SystemInit+0x64>)
 8000e9c:	4a0b      	ldr	r2, [pc, #44]	; (8000ecc <SystemInit+0x68>)
 8000e9e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ea0:	4a09      	ldr	r2, [pc, #36]	; (8000ec8 <SystemInit+0x64>)
 8000ea2:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <SystemInit+0x64>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eaa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <SystemInit+0x64>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000eb2:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <SystemInit+0x60>)
 8000eb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000eb8:	609a      	str	r2, [r3, #8]
#endif
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	24003010 	.word	0x24003010

08000ed0 <__libc_init_array>:
 8000ed0:	b570      	push	{r4, r5, r6, lr}
 8000ed2:	4e0d      	ldr	r6, [pc, #52]	; (8000f08 <__libc_init_array+0x38>)
 8000ed4:	4c0d      	ldr	r4, [pc, #52]	; (8000f0c <__libc_init_array+0x3c>)
 8000ed6:	1ba4      	subs	r4, r4, r6
 8000ed8:	10a4      	asrs	r4, r4, #2
 8000eda:	2500      	movs	r5, #0
 8000edc:	42a5      	cmp	r5, r4
 8000ede:	d109      	bne.n	8000ef4 <__libc_init_array+0x24>
 8000ee0:	4e0b      	ldr	r6, [pc, #44]	; (8000f10 <__libc_init_array+0x40>)
 8000ee2:	4c0c      	ldr	r4, [pc, #48]	; (8000f14 <__libc_init_array+0x44>)
 8000ee4:	f000 f818 	bl	8000f18 <_init>
 8000ee8:	1ba4      	subs	r4, r4, r6
 8000eea:	10a4      	asrs	r4, r4, #2
 8000eec:	2500      	movs	r5, #0
 8000eee:	42a5      	cmp	r5, r4
 8000ef0:	d105      	bne.n	8000efe <__libc_init_array+0x2e>
 8000ef2:	bd70      	pop	{r4, r5, r6, pc}
 8000ef4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ef8:	4798      	blx	r3
 8000efa:	3501      	adds	r5, #1
 8000efc:	e7ee      	b.n	8000edc <__libc_init_array+0xc>
 8000efe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f02:	4798      	blx	r3
 8000f04:	3501      	adds	r5, #1
 8000f06:	e7f2      	b.n	8000eee <__libc_init_array+0x1e>
 8000f08:	08000f30 	.word	0x08000f30
 8000f0c:	08000f30 	.word	0x08000f30
 8000f10:	08000f30 	.word	0x08000f30
 8000f14:	08000f34 	.word	0x08000f34

08000f18 <_init>:
 8000f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f1a:	bf00      	nop
 8000f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f1e:	bc08      	pop	{r3}
 8000f20:	469e      	mov	lr, r3
 8000f22:	4770      	bx	lr

08000f24 <_fini>:
 8000f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f26:	bf00      	nop
 8000f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f2a:	bc08      	pop	{r3}
 8000f2c:	469e      	mov	lr, r3
 8000f2e:	4770      	bx	lr
