Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 14:10:04 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/network_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.118        0.000                      0                10801        0.106        0.000                      0                10801        3.750        0.000                       0                  3936  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.118        0.000                      0                10801        0.106        0.000                      0                10801        3.750        0.000                       0                  3936  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.947ns (42.755%)  route 5.285ns (57.245%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3947, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X27Y13         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.710     2.139    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.263 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.263    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.664 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.886 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.651     3.536    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.299     3.835 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.504     4.340    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.464 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.587     5.051    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.175    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.815 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.596     6.411    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X26Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.295 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[2]
                         net (fo=1, routed)           0.432     7.727    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_10
    SLICE_X26Y17         LUT6 (Prop_lut6_I1_O)        0.301     8.028 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_343/O
                         net (fo=1, routed)           0.291     8.319    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_343_n_5
    SLICE_X27Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_182/O
                         net (fo=1, routed)           0.303     8.746    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[10]
    SLICE_X26Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.870 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_49__0/O
                         net (fo=1, routed)           0.161     9.031    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_34
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.155 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.049    10.205    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3947, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  0.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3947, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/ap_clk
    SLICE_X24Y7          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter1_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter1_reg[2]
    SLICE_X24Y7          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3947, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/ap_clk
    SLICE_X24Y7          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter2_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y7          FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_521/add_ln28_3_reg_814_pp0_iter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y2   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_423/network_mul_mul_16s_16s_29_1_1_U39/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y2  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y2  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK



