#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Dec  1 07:52:19 2016
# Process ID: 12440
# Current directory: /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1
# Command line: vivado -log LED_Buzzer_Control_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_Buzzer_Control_wrapper.tcl
# Log file: /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/LED_Buzzer_Control_wrapper.vds
# Journal file: /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source LED_Buzzer_Control_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vivado/CERN_projects/ip_repo/PWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.3/data/ip'.
Command: synth_design -top LED_Buzzer_Control_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1127.168 ; gain = 216.035 ; free physical = 4559 ; free virtual = 8287
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LED_Buzzer_Control_wrapper' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'LED_Buzzer_Control' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:591' bound to instance 'LED_Buzzer_Control_i' of component 'LED_Buzzer_Control' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'LED_Buzzer_Control' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:608]
INFO: [Synth 8-3491] module 'LED_Buzzer_Control_PWM_0_2' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_PWM_0_2/synth/LED_Buzzer_Control_PWM_0_2.vhd:56' bound to instance 'PWM_0' of component 'LED_Buzzer_Control_PWM_0_2' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:778]
INFO: [Synth 8-638] synthesizing module 'LED_Buzzer_Control_PWM_0_2' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_PWM_0_2/synth/LED_Buzzer_Control_PWM_0_2.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_v1_0' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_v1_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_PWM_0_2/synth/LED_Buzzer_Control_PWM_0_2.vhd:150]
INFO: [Synth 8-638] synthesizing module 'PWM_v1_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0.vhd:52]
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_v1_0_S00_AXI' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:5' bound to instance 'PWM_v1_0_S00_AXI_inst' of component 'PWM_v1_0_S00_AXI' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'PWM_v1_0_S00_AXI' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:88]
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-614] signal 'counter_pwm' is read in the process but is not in the sensitivity list [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'counter_pwm_buzzer' is read in the process but is not in the sensitivity list [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'slv_reg3' is read in the process but is not in the sensitivity list [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'temp_pwm_buzzer' is read in the process but is not in the sensitivity list [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'PWM_v1_0_S00_AXI' (1#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'PWM_v1_0' (2#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'LED_Buzzer_Control_PWM_0_2' (3#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_PWM_0_2/synth/LED_Buzzer_Control_PWM_0_2.vhd:86]
INFO: [Synth 8-3491] module 'LED_Buzzer_Control_processing_system7_0_0' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/synth/LED_Buzzer_Control_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'LED_Buzzer_Control_processing_system7_0_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:806]
INFO: [Synth 8-638] synthesizing module 'LED_Buzzer_Control_processing_system7_0_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/synth/LED_Buzzer_Control_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (4#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (5#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (6#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/synth/LED_Buzzer_Control_processing_system7_0_0.v:255]
INFO: [Synth 8-256] done synthesizing module 'LED_Buzzer_Control_processing_system7_0_0' (7#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/synth/LED_Buzzer_Control_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'LED_Buzzer_Control_ps7_0_axi_periph_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_191N36R' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:80]
INFO: [Synth 8-3491] module 'LED_Buzzer_Control_auto_pc_0' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_auto_pc_0/synth/LED_Buzzer_Control_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'LED_Buzzer_Control_auto_pc_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:263]
INFO: [Synth 8-638] synthesizing module 'LED_Buzzer_Control_auto_pc_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_auto_pc_0/synth/LED_Buzzer_Control_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' (8#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' (9#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' (10#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' (11#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' (12#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' (13#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' (13#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' (14#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' (15#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' (16#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' (16#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' (16#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' (17#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (18#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (19#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (19#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (19#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (19#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (20#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' (21#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s' (22#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (23#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'LED_Buzzer_Control_auto_pc_0' (24#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_auto_pc_0/synth/LED_Buzzer_Control_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_191N36R' (25#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'LED_Buzzer_Control_ps7_0_axi_periph_0' (26#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:398]
INFO: [Synth 8-3491] module 'LED_Buzzer_Control_rst_ps7_0_100M_0' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/synth/LED_Buzzer_Control_rst_ps7_0_100M_0.vhd:56' bound to instance 'rst_ps7_0_100M' of component 'LED_Buzzer_Control_rst_ps7_0_100M_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:920]
INFO: [Synth 8-638] synthesizing module 'LED_Buzzer_Control_rst_ps7_0_100M_0' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/synth/LED_Buzzer_Control_rst_ps7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/synth/LED_Buzzer_Control_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (27#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (28#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (29#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (30#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (31#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (32#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'LED_Buzzer_Control_rst_ps7_0_100M_0' (33#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/synth/LED_Buzzer_Control_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'LED_Buzzer_Control' (34#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control.vhd:608]
INFO: [Synth 8-256] done synthesizing module 'LED_Buzzer_Control_wrapper' (35#1) [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/hdl/LED_Buzzer_Control_wrapper.vhd:27]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1255.637 ; gain = 344.504 ; free physical = 4426 ; free virtual = 8155
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1255.637 ; gain = 344.504 ; free physical = 4426 ; free virtual = 8155
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/LED_Buzzer_Control_processing_system7_0_0.xdc] for cell 'LED_Buzzer_Control_i/processing_system7_0/inst'
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/LED_Buzzer_Control_processing_system7_0_0.xdc] for cell 'LED_Buzzer_Control_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/LED_Buzzer_Control_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_Buzzer_Control_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_Buzzer_Control_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0_board.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0_board.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Parsing XDC File [/opt/Xilinx/Vivado/2016.3/data/boards/system.xdc]
Finished Parsing XDC File [/opt/Xilinx/Vivado/2016.3/data/boards/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2016.3/data/boards/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_Buzzer_Control_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_Buzzer_Control_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_Buzzer_Control_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_Buzzer_Control_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1469.906 ; gain = 0.000 ; free physical = 4328 ; free virtual = 8057
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1469.906 ; gain = 558.773 ; free physical = 4328 ; free virtual = 8057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1469.906 ; gain = 558.773 ; free physical = 4328 ; free virtual = 8057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i/processing_system7_0/inst. (constraint file  /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i/rst_ps7_0_100M/U0. (constraint file  /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i/PWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LED_Buzzer_Control_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1469.906 ; gain = 558.773 ; free physical = 4328 ; free virtual = 8057
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:392]
WARNING: [Synth 8-327] inferring latch for variable 'temp_pwm_buzzer_reg' [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:399]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1469.906 ; gain = 558.773 ; free physical = 4321 ; free virtual = 8050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_10_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_10_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_10_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LED_Buzzer_Control_i/PWM_0/\U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LED_Buzzer_Control_i/PWM_0/\U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module LED_Buzzer_Control_PWM_0_2.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module LED_Buzzer_Control_PWM_0_2.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module LED_Buzzer_Control_PWM_0_2.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module LED_Buzzer_Control_PWM_0_2.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module LED_Buzzer_Control_PWM_0_2.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module LED_Buzzer_Control_PWM_0_2.
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1469.906 ; gain = 558.773 ; free physical = 4281 ; free virtual = 8010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 1618.906 ; gain = 707.773 ; free physical = 4111 ; free virtual = 7840
---------------------------------------------------------------------------------
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /S[0] (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1__34 /O (GATE_2_8_AND)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1__34 /I0 (GATE_2_8_AND)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/i_2/O (INV)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/i_2/I (INV)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_90 /O (GATE_2_8_AND)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_90 /I0 (GATE_2_8_AND)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from S[0] -to CO[1] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /S[1] (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1__35 /O (GATE_2_8_AND)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1__35 /I0 (GATE_2_8_AND)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/i_0/O (INV)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/i_0/I (INV)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_92 /O (GATE_2_8_AND)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_92 /I0 (GATE_2_8_AND)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from S[1] -to CO[1] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /DI[1] (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_93 /O (GATE_2_8_AND)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_93 /I0 (GATE_2_8_AND)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from DI[1] -to CO[1] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CI (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__1 /CO[3] (CARRY4)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__1 /S[0] (CARRY4)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1__30 /O (GATE_2_8_AND)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1__30 /I0 (GATE_2_8_AND)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/i_10/O (INV)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/i_10/I (INV)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_82 /O (GATE_2_8_AND)
     9: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_82 /I0 (GATE_2_8_AND)
    10: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from CI -to CO[1] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2 /CO[1] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /S[0] (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__105 /O (GATE_2_8_AND)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__105 /I0 (GATE_2_8_AND)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__100 /O (GATE_2_9_XNOR)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__100 /I0 (GATE_2_9_XNOR)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_118 /O (GATE_2_8_AND)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_118 /I0 (GATE_2_8_AND)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from S[0] -to CO[3] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /S[1] (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__112 /O (GATE_2_8_AND)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__112 /I0 (GATE_2_8_AND)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__107 /O (GATE_2_9_XNOR)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__107 /I0 (GATE_2_9_XNOR)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_120 /O (GATE_2_8_AND)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_120 /I0 (GATE_2_8_AND)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from S[1] -to CO[3] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /S[2] (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__119 /O (GATE_2_8_AND)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__119 /I0 (GATE_2_8_AND)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__114 /O (GATE_2_9_XNOR)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__114 /I0 (GATE_2_9_XNOR)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_122 /O (GATE_2_8_AND)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_122 /I0 (GATE_2_8_AND)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from S[2] -to CO[3] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /S[3] (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__127 /O (GATE_2_8_AND)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__127 /I0 (GATE_2_8_AND)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__121 /O (GATE_2_9_XNOR)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__121 /I0 (GATE_2_9_XNOR)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_124 /O (GATE_2_8_AND)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_124 /I0 (GATE_2_8_AND)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from S[3] -to CO[3] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_125 /O (GATE_2_8_AND)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_125 /I0 (GATE_2_8_AND)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from I0 -to O LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_125 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_125 /O (GATE_2_8_AND)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_125 /O (GATE_2_8_AND)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CI (CARRY4)
     2: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__1 /CO[3] (CARRY4)
     3: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__1 /S[0] (CARRY4)
     4: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__77 /O (GATE_2_8_AND)
     5: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__77 /I0 (GATE_2_8_AND)
     6: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__72 /O (GATE_2_9_XNOR)
     7: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1__72 /I0 (GATE_2_9_XNOR)
     8: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_110 /O (GATE_2_8_AND)
     9: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/i_110 /I0 (GATE_2_8_AND)
    10: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Inferred a: "set_disable_timing -from CI -to CO[3] LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 "
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
Found timing loop:
     0: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
     1: LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3] (CARRY4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ipshared/787c/hdl/PWM_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through LED_Buzzer_Control_i/PWM_0/PWM_v1_0_S00_AXI_insti_3/\U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2 /CO[3]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1669.523 ; gain = 758.391 ; free physical = 4060 ; free virtual = 7789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module LED_Buzzer_Control_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:01:57 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4051 ; free virtual = 7780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4051 ; free virtual = 7780
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4051 ; free virtual = 7780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4051 ; free virtual = 7780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4051 ; free virtual = 7780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4051 ; free virtual = 7780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4051 ; free virtual = 7780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     2|
|3     |CARRY4  |    58|
|4     |LUT1    |   155|
|5     |LUT2    |    94|
|6     |LUT3    |   256|
|7     |LUT4    |    68|
|8     |LUT5    |   235|
|9     |LUT6    |   141|
|10    |PS7     |     1|
|11    |SRL16   |     1|
|12    |SRL16E  |    22|
|13    |SRLC32E |    47|
|14    |FDR     |     8|
|15    |FDRE    |   743|
|16    |FDSE    |    58|
|17    |LD      |    64|
|18    |OBUF    |     4|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                           |Module                                                         |Cells |
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                |                                                               |  2087|
|2     |  LED_Buzzer_Control_i                             |LED_Buzzer_Control                                             |  2083|
|3     |    PWM_0                                          |LED_Buzzer_Control_PWM_0_2                                     |   580|
|4     |      U0                                           |PWM_v1_0                                                       |   578|
|5     |        PWM_v1_0_S00_AXI_inst                      |PWM_v1_0_S00_AXI                                               |   578|
|6     |    processing_system7_0                           |LED_Buzzer_Control_processing_system7_0_0                      |   243|
|7     |      inst                                         |processing_system7_v5_5_processing_system7                     |   243|
|8     |    ps7_0_axi_periph                               |LED_Buzzer_Control_ps7_0_axi_periph_0                          |  1194|
|9     |      s00_couplers                                 |s00_couplers_imp_191N36R                                       |  1194|
|10    |        auto_pc                                    |LED_Buzzer_Control_auto_pc_0                                   |  1194|
|11    |          inst                                     |axi_protocol_converter_v2_1_10_axi_protocol_converter          |  1194|
|12    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_10_b2s                             |  1194|
|13    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_10_b2s_ar_channel                  |   183|
|14    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm                  |    29|
|15    |                cmd_translator_0                   |axi_protocol_converter_v2_1_10_b2s_cmd_translator_2            |   142|
|16    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_10_b2s_incr_cmd_3                  |    48|
|17    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_10_b2s_wrap_cmd_4                  |    89|
|18    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_10_b2s_r_channel                   |   126|
|19    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1 |    74|
|20    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2 |    38|
|21    |              SI_REG                               |axi_register_slice_v2_1_10_axi_register_slice                  |   625|
|22    |                ar_pipe                            |axi_register_slice_v2_1_10_axic_register_slice                 |   215|
|23    |                aw_pipe                            |axi_register_slice_v2_1_10_axic_register_slice_1               |   216|
|24    |                b_pipe                             |axi_register_slice_v2_1_10_axic_register_slice__parameterized1 |    48|
|25    |                r_pipe                             |axi_register_slice_v2_1_10_axic_register_slice__parameterized2 |   146|
|26    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_10_b2s_aw_channel                  |   187|
|27    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm                  |    33|
|28    |                cmd_translator_0                   |axi_protocol_converter_v2_1_10_b2s_cmd_translator              |   138|
|29    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_10_b2s_incr_cmd                    |    46|
|30    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_10_b2s_wrap_cmd                    |    88|
|31    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_10_b2s_b_channel                   |    71|
|32    |                bid_fifo_0                         |axi_protocol_converter_v2_1_10_b2s_simple_fifo                 |    38|
|33    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0 |     9|
|34    |    rst_ps7_0_100M                                 |LED_Buzzer_Control_rst_ps7_0_100M_0                            |    66|
|35    |      U0                                           |proc_sys_reset                                                 |    66|
|36    |        EXT_LPF                                    |lpf                                                            |    23|
|37    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|38    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |     6|
|39    |        SEQ                                        |sequence_psr                                                   |    38|
|40    |          SEQ_COUNTER                              |upcnt_n                                                        |    13|
+------+---------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 1679.531 ; gain = 768.398 ; free physical = 4050 ; free virtual = 7780
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 61 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 1679.531 ; gain = 413.094 ; free physical = 4050 ; free virtual = 7779
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 1679.539 ; gain = 768.406 ; free physical = 4050 ; free virtual = 7779
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  FDR => FDRE: 8 instances
  LD => LDCE: 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 114 Warnings, 61 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:59 . Memory (MB): peak = 1679.539 ; gain = 643.953 ; free physical = 4052 ; free virtual = 7781
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/synth_1/LED_Buzzer_Control_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1703.543 ; gain = 0.000 ; free physical = 4051 ; free virtual = 7781
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 07:54:45 2016...
