Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  2 14:11:43 2024
| Host         : Jake running 64-bit Linux Mint 22
| Command      : report_control_sets -verbose -file ADT_toplevel_control_sets_placed.rpt
| Design       : ADT_toplevel
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           13 |
| No           | No                    | Yes                    |              41 |           16 |
| No           | Yes                   | No                     |              55 |           19 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------+--------------------------------+------------------+----------------+--------------+
|          Clock Signal          |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------+--------------------------------+------------------+----------------+--------------+
|  ADT/next_state[2]_LDC_i_1_n_0 |                                  | ADT/next_state[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ADT/next_state[0]_LDC_i_1_n_0 |                                  | ADT/next_state[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
| ~TWICtl/DONE_O                 |                                  | ADT/next_state[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
| ~TWICtl/DONE_O                 |                                  | ADT/next_state[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
| ~TWICtl/DONE_O                 |                                  | ADT/reset_counter_i_1_n_0      |                1 |              1 |         1.00 |
|  SYS_CLK_IBUF_BUFG             |                                  | TWICtl/iDone19_out             |                1 |              1 |         1.00 |
| ~TWICtl/DONE_O                 |                                  | ADT/next_state[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
| ~TWICtl/DONE_O                 |                                  | ADT/next_state[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ADT/next_state[3]_LDC_i_1_n_0 |                                  | ADT/next_state[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ADT/next_state[1]_LDC_i_1_n_0 |                                  | ADT/next_state[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  SYS_CLK_IBUF_BUFG             | TWICtl/dataByte[6]_i_1_n_0       | TWICtl/FSM_gray_state_reg[2]_0 |                1 |              4 |         4.00 |
|  SYS_CLK_IBUF_BUFG             | TWICtl/dataByte[6]_i_1_n_0       |                                |                2 |              4 |         2.00 |
|  SYS_CLK_IBUF_BUFG             | TWICtl/FSM_gray_state[3]_i_1_n_0 |                                |                2 |              4 |         2.00 |
|  ADT/present_state_reg_n_0_[3] |                                  |                                |                2 |              8 |         4.00 |
|  ADT/DATA_OUT_reg[15]_i_1_n_0  |                                  |                                |                2 |              8 |         4.00 |
|  SYS_CLK_IBUF_BUFG             | TWICtl/sclCnt[0]_i_2_n_0         | TWICtl/sclCnt0                 |                3 |              9 |         3.00 |
|  SYS_CLK_IBUF_BUFG             |                                  |                                |                9 |             17 |         1.89 |
|  SYS_CLK_IBUF_BUFG             |                                  | CLK_DIV/sclki                  |                6 |             18 |         3.00 |
|  SYS_CLK_IBUF_BUFG             |                                  | TWICtl/busFreeCnt0             |                8 |             32 |         4.00 |
|  SYS_CLK_IBUF_BUFG             |                                  | CLK_DIV/sclki_reg_0            |               11 |             36 |         3.27 |
+--------------------------------+----------------------------------+--------------------------------+------------------+----------------+--------------+


