// Seed: 1028315060
module module_0 (
    id_1
);
  output id_1;
  type_4(
      id_1, id_1, id_1
  );
  logic id_1;
  reg   id_2;
  logic id_3;
  always @(1 or 1) begin
    id_2 <= id_2;
  end
  assign id_1 = id_3 & id_3;
endmodule
