Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Apr  1 19:55:45 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|       Clock Signal       |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  impl_clk/inst/clk_25mhz | impl_game_logic/rpaddle_y_next       | btnC_IBUF                         |                3 |              9 |         3.00 |
|  impl_clk/inst/clk_25mhz | impl_game_logic/lpaddle_y_next       | btnC_IBUF                         |                3 |              9 |         3.00 |
|  impl_clk/inst/clk_25mhz | impl_vga_counter/game_logic_activate | impl_game_logic/ball_y[9]_i_1_n_0 |                3 |              9 |         3.00 |
|  impl_clk/inst/clk_25mhz |                                      | btnC_IBUF                         |                4 |             10 |         2.50 |
|  impl_clk/inst/clk_25mhz | impl_vga_counter/pos_y               | btnC_IBUF                         |                3 |             10 |         3.33 |
|  impl_clk/inst/clk_25mhz | impl_vga_counter/game_logic_activate | btnC_IBUF                         |                5 |             11 |         2.20 |
|  impl_clk/inst/clk_25mhz |                                      |                                   |               11 |             15 |         1.36 |
|  clk_IBUF                |                                      |                                   |                5 |             20 |         4.00 |
+--------------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+


