#ifndef __MPU9250_H__
#define __MPU9250_H__

#include "dwt_stm32_delay.h"

#define MPU_SELF_TESTX_REG		0X0D
#define MPU_SELF_TESTY_REG		0X0E
#define MPU_SELF_TESTZ_REG		0X0F


#define MPU_SAMPLE_RATE_REG		0X19
#define MPU_CFG_REG				0X1A
#define MPU_GYRO_CFG_REG		0X1B
#define MPU_ACCEL_CFG_REG		0X1C
#define MPU_MOTION_DET_REG		0X1F
#define MPU_FIFO_EN_REG			0X23
#define MPU_I2CMST_CTRL_REG		0X24
#define MPU_I2CSLV0_ADDR_REG	0X25
#define MPU_I2CSLV0_REG			0X26
#define MPU_I2CSLV0_CTRL_REG	0X27
#define MPU_I2CSLV1_ADDR_REG	0X28
#define MPU_I2CSLV1_REG			0X29
#define MPU_I2CSLV1_CTRL_REG	0X2A
#define MPU_I2CSLV2_ADDR_REG	0X2B
#define MPU_I2CSLV2_REG			0X2C
#define MPU_I2CSLV2_CTRL_REG	0X2D
#define MPU_I2CSLV3_ADDR_REG	0X2E
#define MPU_I2CSLV3_REG			0X2F
#define MPU_I2CSLV3_CTRL_REG	0X30
#define MPU_I2CSLV4_ADDR_REG	0X31
#define MPU_I2CSLV4_REG			0X32
#define MPU_I2CSLV4_DO_REG		0X33
#define MPU_I2CSLV4_CTRL_REG	0X34
#define MPU_I2CSLV4_DI_REG		0X35

#define MPU_I2CMST_STA_REG		0X36
#define MPU_INTBP_CFG_REG		0X37
#define MPU_INT_EN_REG			0X38
#define MPU_INT_STA_REG			0X3A

#define MPU_ACCEL_XOUTH_REG		0X3B
#define MPU_ACCEL_XOUTL_REG		0X3C
#define MPU_ACCEL_YOUTH_REG		0X3D
#define MPU_ACCEL_YOUTL_REG		0X3E
#define MPU_ACCEL_ZOUTH_REG		0X3F
#define MPU_ACCEL_ZOUTL_REG		0X40

#define MPU_TEMP_OUTH_REG		0X41
#define MPU_TEMP_OUTL_REG		0X42

#define MPU_GYRO_XOUTH_REG		0X43
#define MPU_GYRO_XOUTL_REG		0X44
#define MPU_GYRO_YOUTH_REG		0X45
#define MPU_GYRO_YOUTL_REG		0X46
#define MPU_GYRO_ZOUTH_REG		0X47
#define MPU_GYRO_ZOUTL_REG		0X48

#define MPU_I2CSLV0_DO_REG		0X63
#define MPU_I2CSLV1_DO_REG		0X64
#define MPU_I2CSLV2_DO_REG		0X65
#define MPU_I2CSLV3_DO_REG		0X66

#define MPU_I2CMST_DELAY_REG	0X67
#define MPU_SIGPATH_RST_REG		0X68
#define MPU_MDETECT_CTRL_REG	0X69
#define MPU_USER_CTRL_REG		0X6A
#define MPU_PWR_MGMT1_REG		0X6B
#define MPU_PWR_MGMT2_REG		0X6C
#define MPU_FIFO_CNTH_REG		0X72
#define MPU_FIFO_CNTL_REG		0X73
#define MPU_FIFO_RW_REG			0X74
#define MPU_DEVICE_ID_REG		0X75

#define MPU_ADDR				0xD0
#define	GYRO_ADDRESS   			0xD0
#define ACCEL_ADDRESS  			0xD0

#define MAG_ADDRESS   			0x18
#define AKM8963_DEVICE_ID_REG	0x00
#define AKM8963_INFO_REG		0x01
#define AKM8963_STATUS1_REG		0x02

#define AKM8963_MAG_XOUTL_REG	0x03
#define AKM8963_MAG_XOUTH_REG	0x04
#define AKM8963_MAG_YOUTL_REG	0x05
#define AKM8963_MAG_YOUTH_REG	0x06
#define AKM8963_MAG_ZOUTL_REG	0x07
#define AKM8963_MAG_ZOUTH_REG	0x08

#define AKM8963_STATUS2_REG		0x09
#define	AKM8963_CNTL1_REG		0x0A
#define	AKM8963_CNTL2_REG		0x0B
#define AKM8963_SELF_TEST_REG	0x0C
#define AKM8963_TEST1_REG		0x0D
#define AKM8963_TEST2_REG		0x0E
#define AKM8963_I2C_DISABLE_REG	0x0F
#define AKM8963_ASAX_REG		0x10
#define AKM8963_ASAY_REG		0x11
#define AKM8963_ASAZ_REG		0x12

enum _MPU9250_STATUS
{
	MPU9250_OK = 0,
	MPU9250_FAIL = 1,
};

typedef enum _MPU9250_STATUS MPU9250_STATUS;

MPU9250_STATUS Init_MPU9250(void);

MPU9250_STATUS Single_Write(uint8_t SlaveAddress,uint8_t REG_Address,uint8_t REG_data); 
MPU9250_STATUS Multi_Write(uint8_t SlaveAddress,uint8_t REG_Address,uint8_t len,uint8_t *buf);
uint8_t Single_Read(uint8_t SlaveAddress,uint8_t REG_Address);
MPU9250_STATUS Multi_Read(uint8_t SlaveAddress,uint8_t REG_Address,uint8_t len, uint8_t *buf);

MPU9250_STATUS READ_MPU9250_TEMP(float *temp);
MPU9250_STATUS READ_MPU9250_GYRO(short *gx,short *gy,short *gz);
MPU9250_STATUS READ_MPU9250_ACCEL(short *ax,short *ay,short *az);
MPU9250_STATUS READ_MPU9250_MAG(short *mx,short *my,short *mz);

MPU9250_STATUS MPU9250_Set_Rate(uint16_t rate);
MPU9250_STATUS MPU9250_Set_Gyro_Fsr(uint8_t fsr);
MPU9250_STATUS MPU9250_Set_Accel_Fsr(uint8_t fsr);
MPU9250_STATUS MPU9250_Set_LPF(uint16_t lpf);

MPU9250_STATUS READ_AKM8963_ID(uint16_t *id);
										
#endif
