/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_osd_v6_0_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_osd_v6_0_15 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_osd_v6_0_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work v_osd_v6_0_15 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_osd_v6_0_15/.cxl.vhdl.v_osd_v6_0_15.v_osd_v6_0_15.lin64.cmf
