#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb  7 23:48:39 2023
# Process ID: 1620871
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/vivado/leon3-genesys2/leon3-genesys2.runs/synth_1
# Command line: vivado -log leon3mp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source leon3mp.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/vivado/leon3-genesys2/leon3-genesys2.runs/synth_1/leon3mp.vds
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/vivado/leon3-genesys2/leon3-genesys2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source leon3mp.tcl -notrace
Command: synth_design -top leon3mp -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 1 day(s)
INFO: [Common 17-1540] The version limit for your license is '2023.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1620979 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1770.105 ; gain = 152.688 ; free physical = 4237 ; free virtual = 42665
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:92]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter padtech bound to: 49 - type: integer 
	Parameter clktech bound to: 49 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter dbguart bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter USE_MIG_INTERFACE_MODEL bound to: 0 - type: bool 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpadv' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:133' bound to instance 'swint_pad' of component 'inpadv' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:333]
INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:35' bound to instance 'x0' of component 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:49]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856' bound to instance 'ip' of component 'IBUF' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'x0' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'inpadv' (4#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'rst_pad' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:339]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst0' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:342]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (5#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst1' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:347]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 4 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:39' bound to instance 'ahb0' of component 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:357]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 4 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[defmst] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[lsplmst] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (6#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3s.vhd:35' bound to instance 'u0' of component 'leon3s' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:378]
INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3s.vhd:103]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd:42' bound to instance 'leon3x0' of component 'leon3x' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3s.vhd:113]
INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd:125]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 49 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd:43' bound to instance 'p0' of component 'proc3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd:186]
INFO: [Synth 8-638] synthesizing module 'proc3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd:134]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 49 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 49 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:47' bound to instance 'iu' of component 'iu3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'iu3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 4 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 2 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 1 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 49 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4075]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:1848]
WARNING: [Synth 8-5858] RAM vwpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wprin_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][awp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][aw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][paw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][stwin] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][cwpmax] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexbuf] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexcnt] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][opout] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][szout] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][ncntout] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][baddr1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][immexp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][immval] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][getpc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][maskpv] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][illinst] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][nostep] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][itovr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][leave] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqstart] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqlatctr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqlatmet] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ctrl][itovr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][rs1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][awp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][aw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][paw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldcheck1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldcheck2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldchkra] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldchkex] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][getpc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][ctrl][itovr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][ldbp1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][ldbp2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][invop2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][awp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][aw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][paw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][icc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rfe1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rfe2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][ctrl][itovr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][wawp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][casaz] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][rexnalign] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][ctrl][cnt] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][enaddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][read] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][write] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][lock] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][dsuen] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][asi] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][dbp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][dbprepl] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][rexdis] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][rextrap] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][aw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][paw] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][awp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][stwin] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][cwpmax] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][wa] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][wreg] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][except] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][twcwp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][decill] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][ctrl][itovr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
INFO: [Synth 8-256] done synthesizing module 'iu3' (7#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 49 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:39' bound to instance 'mul0' of component 'mul32' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'mul32' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:59]
	Parameter tech bound to: 49 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:35' bound to instance 'm3232' of component 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:412]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:78' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (8#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'techmult' (9#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.rm_reg[acc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'mul32' (10#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:59]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:42' bound to instance 'div0' of component 'div32' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd:168]
INFO: [Synth 8-638] synthesizing module 'div32' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:55]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32' (11#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd:41' bound to instance 'c0mmu' of component 'mmu_cache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd:178]
INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd:101]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:43' bound to instance 'icache0' of component 'mmu_icache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd:132]
INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:462]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rndcnt] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:872]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:872]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:872]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushaddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:872]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushtyp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:872]
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:317]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:317]
INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (12#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:44' bound to instance 'dcache0' of component 'mmu_dcache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd:138]
INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 2 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[paddress] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[fflush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rndcnt] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[lramrd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmctrl1][pagesize] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmctrl1wr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushaddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushtyp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wbinit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
WARNING: [Synth 8-3848] Net bwddatainv[2] in module/entity mmu_dcache does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:416]
WARNING: [Synth 8-3848] Net bwddatainv[3] in module/entity mmu_dcache does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:416]
WARNING: [Synth 8-3848] Net bwmaskinv[2] in module/entity mmu_dcache does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:417]
WARNING: [Synth 8-3848] Net bwmaskinv[3] in module/entity mmu_dcache does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (13#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_acache.vhd:41' bound to instance 'a0' of component 'mmu_acache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd:147]
INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_acache.vhd:67]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (14#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_acache.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (15#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'proc3' (16#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd:134]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/regfile_3p_l3.vhd:33' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd:200]
INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/regfile_3p_l3.vhd:55]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd:32' bound to instance 'rhu' of component 'regfile_3p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/regfile_3p_l3.vhd:72]
INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd:54]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd:81]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r1_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (17#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p' (18#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (19#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd:84]
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd:48]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (20#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/regfile_3p_l3.vhd:55]
	Parameter tech bound to: 49 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:37' bound to instance 'cmem0' of component 'cachemem' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd:209]
INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 16 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 16 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 2 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter icreadhold bound to: 1 - type: integer 
	Parameter dcreadhold bound to: 1 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itags0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:345]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram' (22#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idata0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:348]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized1' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized1' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itags0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:345]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idata0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:348]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_dp' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd:36' bound to instance 'dtags0' of component 'syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:384]
INFO: [Synth 8-638] synthesizing module 'syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd:58]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd:201]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r1_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_dp' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:55' bound to instance 'xk7' of component 'kintex7_syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd:274]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:74]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_dp' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'syncram_dp' (25#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd:58]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 26 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_dp' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd:36' bound to instance 'dtags0' of component 'syncram_dp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:384]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddata0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:475]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddata0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:475]
INFO: [Synth 8-256] done synthesizing module 'cachemem' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd:35' bound to instance 'tbmem0' of component 'tbufmem' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd:221]
INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd:62]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter abits bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:673' bound to instance 'x0' of component 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
	Parameter abits bound to: 10 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:44' bound to instance 'x1' of component 'unisim_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:738]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:71969' bound to instance 'r' of component 'RAMB16_S18' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:71969]
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S18' (27#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:71969]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:71969' bound to instance 'r' of component 'RAMB16_S18' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (28#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:56]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:44' bound to instance 'x2' of component 'unisim_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:741]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (30#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'tbufmem' (31#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'leon3x' (32#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'leon3s' (33#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3s.vhd:103]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 16 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dsu3' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3.vhd:37' bound to instance 'dsu0' of component 'dsu3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:395]
INFO: [Synth 8-638] synthesizing module 'dsu3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3.vhd:64]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 16 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 1 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 16 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 1 - type: integer 
	Parameter ectrlen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:39' bound to instance 'x0' of component 'dsu3x' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3.vhd:72]
INFO: [Synth 8-638] synthesizing module 'dsu3x' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:74]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 16 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 1 - type: integer 
	Parameter ectrlen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 16 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd:35' bound to instance 'mem0' of component 'tbufmem' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1176]
WARNING: [Synth 8-5858] RAM dbgo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element r_reg[slv][hready2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1121]
WARNING: [Synth 8-6014] Unused sequential element r_reg[timer] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1121]
WARNING: [Synth 8-6014] Unused sequential element r_reg[tstop] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1121]
WARNING: [Synth 8-6014] Unused sequential element r_reg[set_bn] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1121]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dsu3x' (34#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'dsu3' (35#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3.vhd:64]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'dsubre_pad' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:401]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 4 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter term bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'clkpad_ds' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkpad_ds.vhd:32' bound to instance 'clk_pad_ds' of component 'clkpad_ds' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:535]
INFO: [Synth 8-638] synthesizing module 'clkpad_ds' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkpad_ds.vhd:38]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 4 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter term bound to: 0 - type: integer 
	Parameter level bound to: 4 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter term bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'unisim_clkpad_ds' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:848' bound to instance 'u0' of component 'unisim_clkpad_ds' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkpad_ds.vhd:51]
INFO: [Synth 8-638] synthesizing module 'unisim_clkpad_ds' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:853]
	Parameter level bound to: 4 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter term bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'IBUFGDS_LVDS_33' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33455' bound to instance 'ip' of component 'IBUFGDS_LVDS_33' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:874]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS_LVDS_33' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33455]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS_LVDS_33' (36#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33455]
INFO: [Synth 8-256] done synthesizing module 'unisim_clkpad_ds' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:853]
INFO: [Synth 8-256] done synthesizing module 'clkpad_ds' (38#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkpad_ds.vhd:38]
	Parameter tech bound to: 49 - type: integer 
	Parameter clk_mul bound to: 4 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter sdramen bound to: 0 - type: integer 
	Parameter noclkfb bound to: 0 - type: integer 
	Parameter pcien bound to: 0 - type: integer 
	Parameter pcidll bound to: 0 - type: integer 
	Parameter pcisysclk bound to: 0 - type: integer 
	Parameter freq bound to: 200000 - type: integer 
	Parameter clk2xen bound to: 0 - type: integer 
	Parameter clksel bound to: 0 - type: integer 
	Parameter clk_odiv bound to: 1 - type: integer 
	Parameter clkb_odiv bound to: 0 - type: integer 
	Parameter clkc_odiv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'clkgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:32' bound to instance 'clkgen0' of component 'clkgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:536]
INFO: [Synth 8-638] synthesizing module 'clkgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:66]
	Parameter tech bound to: 49 - type: integer 
	Parameter clk_mul bound to: 4 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter sdramen bound to: 0 - type: integer 
	Parameter noclkfb bound to: 0 - type: integer 
	Parameter pcien bound to: 0 - type: integer 
	Parameter pcidll bound to: 0 - type: integer 
	Parameter pcisysclk bound to: 0 - type: integer 
	Parameter freq bound to: 200000 - type: integer 
	Parameter clk2xen bound to: 0 - type: integer 
	Parameter clksel bound to: 0 - type: integer 
	Parameter clk_odiv bound to: 1 - type: integer 
	Parameter clkb_odiv bound to: 0 - type: integer 
	Parameter clkc_odiv bound to: 0 - type: integer 
	Parameter clk_mul bound to: 4 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter freq bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clkgen_virtex7' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:267' bound to instance 'v' of component 'clkgen_virtex7' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clkgen_virtex7' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:283]
	Parameter clk_mul bound to: 4 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter freq bound to: 200000 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'PLLE2_ADV' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199' bound to instance 'PLLE2_ADV_inst' of component 'PLLE2_ADV' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:359]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (39#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075' bound to instance 'bufgclk0' of component 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:429]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (40#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075' bound to instance 'bufgclk90' of component 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:430]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075' bound to instance 'bufgclkio' of component 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:431]
WARNING: [Synth 8-3848] Net cgo[PLL_TESTOUT] in module/entity clkgen_virtex7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'clkgen_virtex7' (41#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:283]
WARNING: [Synth 8-3848] Net sdclk in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:54]
WARNING: [Synth 8-3848] Net pciclk in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:55]
WARNING: [Synth 8-3848] Net clk4x in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:58]
WARNING: [Synth 8-3848] Net clk1xu in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:59]
WARNING: [Synth 8-3848] Net clk2xu in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:60]
WARNING: [Synth 8-3848] Net clkb in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:61]
WARNING: [Synth 8-3848] Net clkc in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:62]
WARNING: [Synth 8-3848] Net clk8x in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'clkgen' (42#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:66]
	Parameter hindex bound to: 5 - type: integer 
	Parameter haddr bound to: 1024 - type: integer 
	Parameter hmask bound to: 3968 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 64 - type: integer 
	Parameter pipe bound to: 0 - type: integer 
	Parameter maccsz bound to: 32 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:38' bound to instance 'mig_ahbram' of component 'ahbram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:559]
INFO: [Synth 8-638] synthesizing module 'ahbram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:56]
	Parameter hindex bound to: 5 - type: integer 
	Parameter haddr bound to: 1024 - type: integer 
	Parameter hmask bound to: 3968 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 64 - type: integer 
	Parameter pipe bound to: 0 - type: integer 
	Parameter maccsz bound to: 32 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncrambw' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd:37' bound to instance 'aram' of component 'syncrambw' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:271]
INFO: [Synth 8-638] synthesizing module 'syncrambw' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd:52]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'x0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd:214]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:31' bound to instance 'x0' of component 'generic_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:191]
INFO: [Synth 8-638] synthesizing module 'generic_syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:43]
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram' (43#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (43#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'x0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd:214]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'x0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd:214]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 14 - type: integer 
	Parameter dbits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'x0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'syncrambw' (44#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ahbram' (45#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:56]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:34' bound to instance 'apb0' of component 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:626]
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrlx' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:38' bound to instance 'apbx' of component 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:73]
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (46#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (47#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'irqmp' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp.vhd:39' bound to instance 'irqctrl0' of component 'irqmp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:632]
INFO: [Synth 8-638] synthesizing module 'irqmp' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp.vhd:61]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp.vhd:204]
WARNING: [Synth 8-5858] RAM irqo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'irqmp' (48#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp.vhd:61]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 16 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 175 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grethm_mb' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:35' bound to instance 'e1' of component 'grethm_mb' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:792]
INFO: [Synth 8-638] synthesizing module 'grethm_mb' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 16 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 175 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 16 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 175 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'greth_mb' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:40' bound to instance 'u0' of component 'greth_mb' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:94]
INFO: [Synth 8-638] synthesizing module 'greth_mb' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 16 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 175 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 16 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 175 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'grethc' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:36' bound to instance 'ethc0' of component 'grethc' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:160]
INFO: [Synth 8-638] synthesizing module 'grethc' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 16 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 175 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1073]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'greth_tx' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:32' bound to instance 'tx0' of component 'greth_tx' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:2285]
INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'eth_rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:29' bound to instance 'tx_rst' of component 'eth_rstgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:181]
INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'eth_rstgen' (49#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'greth_tx' (50#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'greth_rx' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:33' bound to instance 'rx0' of component 'greth_rx' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:2322]
INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'eth_rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:29' bound to instance 'rx_rst' of component 'eth_rstgen' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'greth_rx' (51#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
INFO: [Synth 8-3491] module 'eth_ahb_mst' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:32' bound to instance 'ahb0' of component 'eth_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:2355]
INFO: [Synth 8-638] synthesizing module 'eth_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:130]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:141]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'eth_ahb_mst' (52#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-3491] module 'eth_edcl_ahb_mst' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:34' bound to instance 'ahb1' of component 'eth_edcl_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:2359]
INFO: [Synth 8-638] synthesizing module 'eth_edcl_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:115]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_edcl_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'eth_edcl_ahb_mst' (53#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'grethc' (54#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'tx_fifo0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:317]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (54#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (54#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'rx_fifo0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:323]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (54#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:136' bound to instance 'x0' of component 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:243]
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized4' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'r0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:334]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized2' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 12 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'r1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'greth_mb' (56#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'grethm_mb' (57#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
INFO: [Synth 8-3491] module 'IDELAYCTRL' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933' bound to instance 'dlyctrl0' of component 'IDELAYCTRL' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:823]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (58#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38310' bound to instance 'delay_rgmii_rx_ctl0' of component 'IODELAYE1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:829]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38310]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (59#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38310]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38310' bound to instance 'delay_rgmii_rxd0' of component 'IODELAYE1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:851]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38310' bound to instance 'delay_rgmii_rxd0' of component 'IODELAYE1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:851]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rstgen__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rstgen__parameterized2' (59#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4080 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter pirq bound to: 11 - type: integer 
	Parameter base10_x bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rgmii_kc705' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd:76]
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4080 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter pirq bound to: 11 - type: integer 
	Parameter base10_x bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkmux' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkmux' (60#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr_oreg' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_oddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'ODDR' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'unisim_oddr_reg' (61#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'ddr_oreg' (62#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (63#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncreg' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (64#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'syncreg' (65#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[status_vector][1]' and it is trimmed from '16' to '2' bits. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'rgmii_kc705' (66#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd:76]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (67#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (68#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpad__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF__parameterized1' (69#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized1' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized3' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpadv__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inpadv__parameterized1' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'outpadv' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (71#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'iopad' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF__parameterized1' (73#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized1' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized3' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized1' (73#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
WARNING: [Synth 8-3848] Net pll_locked in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:277]
WARNING: [Synth 8-3848] Net uart_rx_out in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:76]
WARNING: [Synth 8-3848] Net cgi[pllref] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:274]
WARNING: [Synth 8-3848] Net cgi[clksel] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:274]
WARNING: [Synth 8-3848] Net cgi[freqctrl] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:274]
WARNING: [Synth 8-3848] Net cgi[lockctrl] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:274]
WARNING: [Synth 8-3848] Net cgi[sel_TESTBUS] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:274]
WARNING: [Synth 8-3848] Net cgi[VREF_SW] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:274]
WARNING: [Synth 8-3848] Net rgmiii[tx_clk] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[tx_dv] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[rx_er] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[rx_col] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[rx_crs] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[rx_en] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[phyrstaddr] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[edcladdr] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[edclsepahb] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net rgmiii[edcldisable] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:244]
WARNING: [Synth 8-3848] Net dbgmi[2][hgrant] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][hready] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][hresp] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][hrdata] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][hirq] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][testen] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][testrst] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][scanen] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][testoen] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][testin] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net dbgmi[2][endian] in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:199]
WARNING: [Synth 8-3848] Net rst in module/entity leon3mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'leon3mp' (74#1) [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:92]
WARNING: [Synth 8-3917] design leon3mp has port led[1] driven by constant 1
WARNING: [Synth 8-3331] design generic_syncram has unconnected port enable
WARNING: [Synth 8-3331] design syncram__parameterized4 has unconnected port testin[3]
WARNING: [Synth 8-3331] design syncram__parameterized4 has unconnected port testin[2]
WARNING: [Synth 8-3331] design syncram__parameterized4 has unconnected port testin[1]
WARNING: [Synth 8-3331] design syncram__parameterized4 has unconnected port testin[0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][1]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][2]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][3]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][4]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][6]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][7]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][8]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][9]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][10]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][11]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][12]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][13]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][14]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hsel][15]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][31]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][30]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][29]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][28]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][27]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][26]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][25]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][24]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][23]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][22]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][21]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][20]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][19]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][18]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][17]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[haddr][16]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[htrans][0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hburst][2]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hburst][1]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hburst][0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hprot][3]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hprot][2]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hprot][1]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hprot][0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmaster][3]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmaster][2]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmaster][1]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmaster][0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmastlock]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmbsel][0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmbsel][1]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmbsel][2]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hmbsel][3]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][31]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][30]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][29]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][28]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][27]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][26]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][25]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][24]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][23]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][22]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][21]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][20]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][19]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][18]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][17]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][16]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][15]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][14]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][13]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][12]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][11]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][10]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][9]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][8]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][7]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][6]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][5]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][4]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][3]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][2]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][1]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[hirq][0]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[testen]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[testrst]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[scanen]
WARNING: [Synth 8-3331] design ahbram has unconnected port ahbsi[testoen]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[3]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[2]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[1]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[0]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][11]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][10]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][255]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][254]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][253]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][252]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][251]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2058.965 ; gain = 441.547 ; free physical = 4033 ; free virtual = 42466
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2076.777 ; gain = 459.359 ; free physical = 4088 ; free virtual = 42521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2076.777 ; gain = 459.359 ; free physical = 4088 ; free virtual = 42521
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:903]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:924]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:921]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:66]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:929]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:915]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:918]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.527 ; gain = 0.000 ; free physical = 3912 ; free virtual = 42338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IBUFGDS_LVDS_33 => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IODELAYE1 => IDELAYE2: 5 instances
  RAMB16_S18 => RAMB18E1: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2244.527 ; gain = 0.000 ; free physical = 3909 ; free virtual = 42336
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.527 ; gain = 627.109 ; free physical = 4106 ; free virtual = 42533
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.527 ; gain = 627.109 ; free physical = 4105 ; free virtual = 42532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.527 ; gain = 627.109 ; free physical = 4104 ; free virtual = 42530
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[haddr]' and it is trimmed from '14' to '9' bits. [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:269]
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[def_state]' in module 'greth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[main_state]' in module 'greth_tx'
INFO: [Synth 8-5544] ROM "v[transmitting]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[icnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[crc_en]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[slot_count]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[done]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[rx_state]' in module 'greth_rx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1569]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxdstate]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[mdio_state]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[regaddr]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[edclrstate]' in module 'grethc'
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "v[ctrl][txen]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[status][txahberr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[mac_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[txdesc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[rxdesc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[edclip]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[tedcl]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[emacaddr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:1402]
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "asi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "npc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][mask]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[1][addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[1][mask]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[2][addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[2][mask]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[3][addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[3][mask]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[icc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[tt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[y]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[svt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[ducnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[istate]' in module 'mmu_icache'
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][nf]' into 'r_reg[mmctrl1][e]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][pso]' into 'r_reg[mmctrl1][e]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][tlbdis]' into 'r_reg[mmctrl1][e]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][subit]' into 'r_reg[mmctrl1][e]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][e]' into 'r_reg[reqst]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[subit_mmu]' into 'r_reg[reqst]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[lock]' into 'r_reg[lrr]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[dadj][1:0]' into 'r_reg[tadj][1:0]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-4471] merging register 'r_reg[sadj][1:0]' into 'r_reg[tadj][1:0]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1802]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[dstate]' in module 'mmu_dcache'
INFO: [Synth 8-5587] ROM size for "rdatasel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "vl[set]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[nomds]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mhold" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:107]
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'div32'
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'sequential' in module 'apbctrlx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 monitor |                              000 |                              000
                  def_on |                              001 |                              001
                    ifg1 |                              010 |                              010
                    ifg2 |                              011 |                              011
         frame_waitingst |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[def_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                     sfd |                             0010 |                             0010
                   data1 |                             0011 |                             0011
                    pad1 |                             0100 |                             0101
                    pad2 |                             0101 |                             0110
                     fcs |                             0110 |                             0111
                    fcs2 |                             0111 |                             1000
                   data2 |                             1000 |                             0100
                send_jam |                             1001 |                             1100
               send_jam2 |                             1010 |                             1101
          check_attempts |                             1011 |                             1110
                  finish |                             1100 |                             1001
            calc_backoff |                             1101 |                             1010
            wait_backoff |                             1110 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[main_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   data1 |                             0001 |                             0010
                 errorst |                             0010 |                             0100
                   data2 |                             0011 |                             0011
               check_crc |                             0100 |                             0111
           report_status |                             0101 |                             0101
             wait_report |                             0110 |                             0110
          discard_packet |                             0111 |                             1000
                  iSTATE |                             1000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[rx_state]' using encoding 'sequential' in module 'greth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               read_desc |                              001 |                              001
              check_desc |                              010 |                              010
                read_req |                              011 |                              011
            write_status |                              100 |                              110
           write_status2 |                              101 |                              111
               read_fifo |                              110 |                              100
                 discard |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxdstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    wrda |                             0001 |                             0001
                   wrdsa |                             0010 |                             0010
                    wrsa |                             0011 |                             0011
                  wrtype |                             0100 |                             0100
                      ip |                             0101 |                             0101
                  ipdata |                             0110 |                             0110
                   ipcrc |                             0111 |                             1010
                     udp |                             1000 |                             1100
                iplength |                             1001 |                             1001
                oplength |                             1010 |                             0111
                     arp |                             1011 |                             1000
                   arpop |                             1100 |                             1011
                   spill |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[edclrstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                            00000
                  iSTATE |                              001 |                            00001
                 iSTATE3 |                              010 |                            01001
                 iSTATE2 |                              011 |                            00100
                 iSTATE0 |                              100 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[regaddr]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                 startst |                             0010 |                             0010
                      op |                             0011 |                             0011
                     op2 |                             0100 |                             0100
                  phyadr |                             0101 |                             0101
                  regadr |                             0110 |                             0110
                      ta |                             0111 |                             0111
                     ta2 |                             1000 |                             1000
                     ta3 |                             1001 |                             1001
                    data |                             1010 |                             1010
                 dataend |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[mdio_state]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
               streaming |                              010 |                               10
                    stop |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[istate]' using encoding 'one-hot' in module 'mmu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
               asi_idtag |                              001 |                             0110
                   wread |                              010 |                             0001
                dblwrite |                              011 |                             0111
                loadpend |                              100 |                             1000
                  wwrite |                              101 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[dstate]' using encoding 'sequential' in module 'mmu_dcache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'sequential' in module 'div32'
INFO: [Synth 8-3971] The signal "kintex7_syncram_dp:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2244.527 ; gain = 627.109 ; free physical = 669 ; free virtual = 39139
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[11].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[12].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[13].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[14].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[15].syncreg3'
RAM Pipeline Warning: Read Address Register Found For RAM memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM memarr_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     33226|
|2     |proc3__GB1    |           1|     19017|
|3     |leon3x__GC0   |           1|      1045|
|4     |leon3mp__GC0  |           1|     37408|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     30 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 108   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 59    
	               30 Bit    Registers := 25    
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 10    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 19    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 1447  
+---Multipliers : 
	                34x34  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 8     
	              64K Bit         RAMs := 2     
	              13K Bit         RAMs := 4     
	               8K Bit         RAMs := 3     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	  14 Input     48 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 128   
	   4 Input     32 Bit        Muxes := 19    
	   6 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 29    
	   3 Input     30 Bit        Muxes := 4     
	   4 Input     30 Bit        Muxes := 10    
	  10 Input     30 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 10    
	   6 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	  10 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 5     
	   4 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 5     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	  15 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   9 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 18    
	   4 Input     10 Bit        Muxes := 2     
	  15 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 55    
	   4 Input      8 Bit        Muxes := 5     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	  15 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 23    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 31    
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 4     
	  15 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 111   
	   8 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 50    
	   6 Input      3 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 4     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 20    
	   7 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 109   
	  14 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 3     
	  17 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 4     
	  19 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2322  
	   3 Input      1 Bit        Muxes := 43    
	  14 Input      1 Bit        Muxes := 35    
	   6 Input      1 Bit        Muxes := 111   
	  10 Input      1 Bit        Muxes := 49    
	   7 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 155   
	   5 Input      1 Bit        Muxes := 22    
	   8 Input      1 Bit        Muxes := 82    
	  15 Input      1 Bit        Muxes := 25    
	  13 Input      1 Bit        Muxes := 56    
	  22 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 17    
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 15    
	  33 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module leon3mp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mmu_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 534   
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 9     
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 539   
	   3 Input      1 Bit        Muxes := 14    
Module mmu_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 552   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	   6 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 19    
	   8 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	  14 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 766   
	  14 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 41    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module mmu_acache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 31    
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 142   
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module iu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     30 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 15    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 119   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 45    
	   4 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     30 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 16    
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 28    
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 21    
	   4 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	  17 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 4     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 310   
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 45    
	  15 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 131   
	  13 Input      1 Bit        Muxes := 20    
	  22 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module gen_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module div32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
Module memrwcol__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module memrwcol 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module kintex7_syncram__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module kintex7_syncram 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module memrwcol__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_dp__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module memrwcol__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_dp 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module cachemem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
Module leon3x 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rstgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ahbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 20    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 260   
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module apbctrlx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module irqmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 4     
	   4 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module eth_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module eth_rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     11 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 20    
Module eth_rstgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   9 Input     11 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 16    
Module eth_edcl_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module grethc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 79    
+---Muxes : 
	  14 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 21    
	  10 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   8 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 25    
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 19    
	   8 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 174   
	  13 Input      1 Bit        Muxes := 15    
	   7 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 37    
	   5 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 36    
	  14 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 15    
Module memrwcol__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module memrwcol__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module generic_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module memrwcol__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module kintex7_syncram_2p__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module memrwcol__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module kintex7_syncram_2p__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module rstgen__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clkmux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkmux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkmux__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkmux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module grdff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rgmii_kc705 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
Module dsu3x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   6 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 51    
	   6 Input      1 Bit        Muxes := 30    
	  13 Input      1 Bit        Muxes := 21    
	  33 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module generic_syncram__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module generic_syncram__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module generic_syncram__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module generic_syncram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module ahbram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:108]
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design leon3mp has port led[1] driven by constant 1
INFO: [Synth 8-3971] The signal "leon3mp/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/xk7.xk7/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "leon3mp/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/xk7.xk7/RAM_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[0].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[0].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[1].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[1].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[2].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[2].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[3].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[3].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[0].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[1].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[2].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM aram/nosbw.rx[3].x0/inf.x0/memarr_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/sn2.rs_reg[snhit][3]' (FD) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/sn2.rs_reg[snhit][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\sn2.rs_reg[snhit][2] )
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[lrr]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[subit_mmu] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[lock] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[lrr] )
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][0]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][1]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][1]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][2]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][2]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][3]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][3]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][4]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][4]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][5]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][6]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][7]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][7]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][8]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][8]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][9]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][9]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][10]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][10]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][11]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][11]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[ilramen] )
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][29]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][28]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][27]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][26]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][25]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][24]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][23]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][22]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][21]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][20]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][19]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][18]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][17]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][16]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][15]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][14]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][13]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][12]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][11]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][10]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][9]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][8]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][7]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][6]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][5]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][4]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][3]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][2]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][1]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctxp][0]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][6]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][7]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][bar][0]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][7]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][bar][1]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][7]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][7]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][0]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][1]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][2]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][3]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][4]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[mmctrl1][ctx][5]' (FDR) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[reqst]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[reqst] )
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][0]' (FDRE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[tadj][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\sn2.rs_reg[mask][0] )
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][0]' (FDE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][1]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][1]' (FDE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][2]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][2]' (FDE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][3]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][3]' (FDE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][4]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][4]' (FDE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][5]' (FDE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][6]' (FDE) to 'leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[ctx][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[ctx][7] )
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][0]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][trap]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][5]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][1]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][1]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][2]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][4]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][2]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][3]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][2]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][2]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[w][s][ec]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][0]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][0]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][1]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][1]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][2]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][2]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][3]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vhdl.p0i_1 /iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][imm][22]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_1 /iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_1 /iu/\r_reg[d][rexen] )
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][0]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][1]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][2]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][3]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][4]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][5]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][6]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][7]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][8]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][8]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][9]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][9]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][10]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][10]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][11]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][11]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][12]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][12]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][13]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][13]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][15]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][14]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][16]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][15]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][17]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][16]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (leon3x0i_2/\vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][17] )
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][18]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][19]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][19]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][20]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][20]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][21]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][21]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][22]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][22]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][23]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][23]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][24]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][24]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (leon3x0i_2/\vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/rwcol0/r2_reg[wdata][25] )
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][0]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][1]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][2]' (FDE) to 'leon3x0i_2/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (leon3x0i_2/\vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (leon3x0i_2/\vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/rwcol0/r2_reg[wdata][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\r_reg[tmsto2][endian] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\rx_rmii0.rx0 /\gmiimode0.r_reg[act] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\rx_rmii0.rx0 /\gmiimode0.r_reg[zero] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\tx_rmii0.tx0 /\gmiimode0.r_reg[col][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.rgmii0 /false_carrier_ind_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.rgmii0 /carrier_ext_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.rgmii0 /carrier_ext_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.rgmii0 /carrier_sense_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\rx_rmii0.rx0 /\gmiimode0.r_reg[rxen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\r_reg[applength][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\edclmst.ahb1 /\syncrregs.r_reg[bb] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\edclmst.ahb1 /\syncrregs.r_reg[retry] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\edclmst.ahb1 /\syncrregs.r_reg[bg] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.rgmii0 /\clkmux1000o/gen.sel1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.rgmii0 /\clkmux1000/gen.sel1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\leon3gen.dsugen.dsu0/x0 /\tb0.tr_reg[hmaster][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\r_reg[edclsepahb] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\r_reg[tmsto][endian] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\r_reg[rmsto][endian] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[hrdatas][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[hrdatas][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\apb0/apbx /\syncrregs.r_reg[p][0][hresp][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[ldefmst] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\tx_rmii0.tx0 /\gmiimode0.r_reg[col][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\eth0.e1/m100.u0/ethc0 /\rx_rmii0.rx0 /\gmiimode0.r_reg[rxen][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\eth0.rgmii0 /\clkmux1000o/gen.sel0_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\eth0.rgmii0 /\clkmux1000/gen.sel0_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\leon3gen.dsugen.dsu0/x0 /\tb0.tr_reg[hmaster][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[hmasterd][1] )
WARNING: [Synth 8-3332] Sequential element (swint_pad/v[7].x0/xcv.x0/ttl0.ip) is unused and will be removed from module leon3mp.
WARNING: [Synth 8-3332] Sequential element (swint_pad/v[6].x0/xcv.x0/ttl0.ip) is unused and will be removed from module leon3mp.
WARNING: [Synth 8-3332] Sequential element (swint_pad/v[5].x0/xcv.x0/ttl0.ip) is unused and will be removed from module leon3mp.
WARNING: [Synth 8-3332] Sequential element (swint_pad/v[4].x0/xcv.x0/ttl0.ip) is unused and will be removed from module leon3mp.
WARNING: [Synth 8-3332] Sequential element (swint_pad/v[2].x0/xcv.x0/ttl0.ip) is unused and will be removed from module leon3mp.
WARNING: [Synth 8-3332] Sequential element (swint_pad/v[1].x0/xcv.x0/ttl0.ip) is unused and will be removed from module leon3mp.
WARNING: [Synth 8-3332] Sequential element (swint_pad/v[0].x0/xcv.x0/ttl0.ip) is unused and will be removed from module leon3mp.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[flushl2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /a0/\r_reg[retry] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_1 /iu/\r_reg[d][set][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\leon3gen.dsugen.dsu0/x0 /\tb0.tr_reg[hsize][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nomig.gen_ahbram.mig_ahbram /\r_reg[size][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[hrdatam][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 2070 ; free virtual = 39807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kintex7_syncram_2p:                 | RAM_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 512 x 26(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram:                    | RAM_reg    | 512 x 26(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram_dp:                 | RAM_reg    | 512 x 26(READ_FIRST)   | W | R | 512 x 26(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kintex7_syncram_dp:                 | RAM_reg    | 512 x 26(READ_FIRST)   | W | R | 512 x 26(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kintex7_syncram_2p:                 | RAM_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------------------+-----------+----------------------+--------------+
|leon3mp     | eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+---------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|leon3mp     | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|leon3mp     | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|leon3mp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|leon3mp     | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/xk7_2p.xk7_2p/i_/s1.dp.x0/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/xk7_2p.xk7_2p/i_/s1.dp.x1/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[0].itags0i_0/vhdl.cmem0/ime.im0[0].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[0].itags0i_0/vhdl.cmem0/ime.im0[0].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[0].idata0i_1/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[0].idata0i_1/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[0].idata0i_1/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[0].idata0i_1/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[1].itags0i_2/vhdl.cmem0/ime.im0[1].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[1].itags0i_2/vhdl.cmem0/ime.im0[1].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[1].idata0i_3/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[1].idata0i_3/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[1].idata0i_3/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/ime.im0[1].idata0i_3/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[0].ddsram.ddata0i_4/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[0].ddsram.ddata0i_4/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[0].ddsram.ddata0i_4/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[0].ddsram.ddata0i_4/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[1].ddsram.ddata0i_5/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[1].ddsram.ddata0i_5/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[1].ddsram.ddata0i_5/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/dme.dd0[1].ddsram.ddata0i_5/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/i_6/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/i_6/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/i_7/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3x0i_2/i_7/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_0/eth0.e1/m100.u0/nft.tx_fifo0/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_1/eth0.e1/m100.u0/edclramnft.r0/xk7_2p.xk7_2p/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_1/eth0.e1/m100.u0/edclramnft.r0/xk7_2p.xk7_2p/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_2/eth0.e1/m100.u0/edclramnft.r1/xk7_2p.xk7_2p/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_2/eth0.e1/m100.u0/edclramnft.r1/xk7_2p.xk7_2p/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_0/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_0/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_0/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_0/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_1/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_1/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_1/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_1/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_2/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_2/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_2/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_2/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_3/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_3/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_3/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/nomig.gen_ahbram.mig_ahbram/arami_3/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|      9519|
|2     |proc3__GB1    |           1|     13474|
|3     |leon3x__GC0   |           1|       744|
|4     |leon3mp__GC0  |           1|     12267|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1942 ; free virtual = 39696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:33 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1933 ; free virtual = 39688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kintex7_syncram_2p:                 | RAM_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 512 x 26(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram:                    | RAM_reg    | 512 x 26(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
|kintex7_syncram_dp:                 | RAM_reg    | 512 x 26(READ_FIRST)   | W | R | 512 x 26(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kintex7_syncram_dp:                 | RAM_reg    | 512 x 26(READ_FIRST)   | W | R | 512 x 26(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kintex7_syncram_2p:                 | RAM_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|generic_syncram:                    | memarr_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------------------+-----------+----------------------+--------------+
|leon3mp     | eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+---------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|      9519|
|2     |proc3__GB1    |           1|     13473|
|3     |leon3x__GC0   |           1|       744|
|4     |leon3mp__GC0  |           1|     12377|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/s1.dp.x0/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/s1.dp.x1/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].idata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].idata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xk7.xk7_s/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[0].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags1.dt1.dt0[1].dtags0/xk7.xk7/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance eth0.e1/m100.u0/edclramnft.r0/xk7_2p.xk7_2p/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance eth0.e1/m100.u0/edclramnft.r0/xk7_2p.xk7_2p/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance eth0.e1/m100.u0/edclramnft.r1/xk7_2p.xk7_2p/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance eth0.e1/m100.u0/edclramnft.r1/xk7_2p.xk7_2p/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[0].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[1].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[3].x0/inf.x0/memarr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1903 ; free virtual = 39677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg is being inverted and renamed to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv.
INFO: [Synth 8-5365] Flop eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg is being inverted and renamed to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin lock_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:2236]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:2236]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1826]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1826]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1826]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1826]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1826]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1826]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd:1826]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4927]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd:4840]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:108]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:108]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:56]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd:1151]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd:367]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:137]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:137]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:137]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:137]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:137]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:137]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:277]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:277]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:277]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:277]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:277]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:51]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:51]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:51]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:51]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:51]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/leon3mp.vhd:51]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd:277]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1899 ; free virtual = 39673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1899 ; free virtual = 39673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1899 ; free virtual = 39670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1899 ; free virtual = 39670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1899 ; free virtual = 39670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1899 ; free virtual = 39670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|leon3mp     | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][13] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|leon3mp     | leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dsugen.dsur_reg[cfc][4]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     9|
|2     |CARRY4          |   157|
|3     |DSP48E1_1       |     1|
|4     |DSP48E1_2       |     1|
|5     |DSP48E1_3       |     1|
|6     |DSP48E1_4       |     1|
|7     |IDDR            |     5|
|8     |IDELAYCTRL      |     1|
|9     |IODELAYE1       |     5|
|10    |LUT1            |    88|
|11    |LUT2            |   516|
|12    |LUT3            |  1063|
|13    |LUT4            |  2040|
|14    |LUT5            |  1724|
|15    |LUT6            |  4495|
|16    |MUXF7           |   214|
|17    |MUXF8           |    66|
|18    |ODDR            |     6|
|19    |PLLE2_ADV       |     1|
|20    |PLLE2_ADV_1     |     1|
|21    |RAM32M          |     6|
|22    |RAMB16_S18      |    16|
|23    |RAMB18E1        |     2|
|24    |RAMB18E1_1      |     2|
|25    |RAMB18E1_2      |     1|
|26    |RAMB36E1        |    16|
|27    |RAMB36E1_1      |     2|
|28    |RAMB36E1_2      |     4|
|29    |RAMB36E1_3      |    16|
|30    |SRL16E          |     3|
|31    |FDCE            |    55|
|32    |FDPE            |     3|
|33    |FDRE            |  4598|
|34    |FDSE            |   112|
|35    |IBUF            |    10|
|36    |IBUFGDS_LVDS_33 |     1|
|37    |IOBUF           |     1|
|38    |OBUF            |    11|
|39    |OBUFT           |     6|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------------+------+
|      |Instance                               |Module                                 |Cells |
+------+---------------------------------------+---------------------------------------+------+
|1     |top                                    |                                       | 15260|
|2     |  ahb0                                 |ahbctrl                                |   146|
|3     |  apb0                                 |apbctrl                                |   315|
|4     |    apbx                               |apbctrlx                               |   313|
|5     |  \eth0.e1                             |grethm_mb                              |  3445|
|6     |    \m100.u0                           |greth_mb                               |  3445|
|7     |      \edclramnft.r0                   |syncram_2p__parameterized6             |    25|
|8     |        \xk7_2p.xk7_2p                 |kintex7_syncram_2p__parameterized2_105 |    25|
|9     |      \edclramnft.r1                   |syncram_2p__parameterized6_103         |    20|
|10    |        \xk7_2p.xk7_2p                 |kintex7_syncram_2p__parameterized2     |    20|
|11    |      ethc0                            |grethc                                 |  3313|
|12    |        ahb0                           |eth_ahb_mst                            |   246|
|13    |        \rx_rmii0.rx0                  |greth_rx                               |   604|
|14    |          rx_rst                       |eth_rstgen_104                         |     8|
|15    |        \tx_rmii0.tx0                  |greth_tx                               |   382|
|16    |          tx_rst                       |eth_rstgen                             |     8|
|17    |      \nft.rx_fifo0                    |syncram_2p__parameterized4             |    38|
|18    |        \inf.x0                        |generic_syncram_2p                     |    38|
|19    |      \nft.tx_fifo0                    |syncram_2p__parameterized2             |     1|
|20    |        \xk7_2p.xk7_2p                 |kintex7_syncram_2p                     |     1|
|21    |  \eth0.egtxc_pad                      |outpad                                 |     1|
|22    |    \xcv.x0                            |unisim_outpad_102                      |     1|
|23    |  \eth0.eint_pad                       |inpad__parameterized3                  |     1|
|24    |    \xcv.x0                            |unisim_inpad__parameterized1_101       |     1|
|25    |  \eth0.emdc_pad                       |outpad__parameterized3                 |     1|
|26    |    \xcv.x0                            |unisim_outpad__parameterized1_100      |     1|
|27    |  \eth0.emdio_pad                      |iopad                                  |     1|
|28    |    \xcv.x0                            |unisim_iopad                           |     1|
|29    |  \eth0.erst_pad                       |outpad__parameterized3_0               |     1|
|30    |    \xcv.x0                            |unisim_outpad__parameterized1          |     1|
|31    |  \eth0.erxc_pad                       |inpad__parameterized3_1                |     1|
|32    |    \xcv.x0                            |unisim_inpad__parameterized1_99        |     1|
|33    |  \eth0.erxd_pad                       |inpadv__parameterized1                 |     4|
|34    |    \v[0].x0                           |inpad__parameterized3_91               |     1|
|35    |      \xcv.x0                          |unisim_inpad__parameterized1_98        |     1|
|36    |    \v[1].x0                           |inpad__parameterized3_92               |     1|
|37    |      \xcv.x0                          |unisim_inpad__parameterized1_97        |     1|
|38    |    \v[2].x0                           |inpad__parameterized3_93               |     1|
|39    |      \xcv.x0                          |unisim_inpad__parameterized1_96        |     1|
|40    |    \v[3].x0                           |inpad__parameterized3_94               |     1|
|41    |      \xcv.x0                          |unisim_inpad__parameterized1_95        |     1|
|42    |  \eth0.erxdv_pad                      |inpad__parameterized3_2                |     1|
|43    |    \xcv.x0                            |unisim_inpad__parameterized1           |     1|
|44    |  \eth0.etxd_pad                       |outpadv                                |     4|
|45    |    \v[0].x0                           |outpad_83                              |     1|
|46    |      \xcv.x0                          |unisim_outpad_90                       |     1|
|47    |    \v[1].x0                           |outpad_84                              |     1|
|48    |      \xcv.x0                          |unisim_outpad_89                       |     1|
|49    |    \v[2].x0                           |outpad_85                              |     1|
|50    |      \xcv.x0                          |unisim_outpad_88                       |     1|
|51    |    \v[3].x0                           |outpad_86                              |     1|
|52    |      \xcv.x0                          |unisim_outpad_87                       |     1|
|53    |  \eth0.etxen_pad                      |outpad_3                               |     1|
|54    |    \xcv.x0                            |unisim_outpad                          |     1|
|55    |  \eth0.rgmii0                         |rgmii_kc705                            |   125|
|56    |    \no10support.clkmux25o             |clkmux                                 |     5|
|57    |    rgmii_tx_clk                       |ddr_oreg                               |     1|
|58    |      \xil.xil0                        |unisim_oddr_reg_82                     |     1|
|59    |    rgmii_tx_ctl                       |ddr_oreg_42                            |     1|
|60    |      \xil.xil0                        |unisim_oddr_reg_81                     |     1|
|61    |    \rgmii_txd[0].ddr_oreg0            |ddr_oreg_43                            |     1|
|62    |      \xil.xil0                        |unisim_oddr_reg_80                     |     1|
|63    |    \rgmii_txd[1].ddr_oreg0            |ddr_oreg_44                            |     1|
|64    |      \xil.xil0                        |unisim_oddr_reg_79                     |     1|
|65    |    \rgmii_txd[2].ddr_oreg0            |ddr_oreg_45                            |     1|
|66    |      \xil.xil0                        |unisim_oddr_reg_78                     |     1|
|67    |    \rgmii_txd[3].ddr_oreg0            |ddr_oreg_46                            |     1|
|68    |      \xil.xil0                        |unisim_oddr_reg                        |     1|
|69    |    \syncreg_status[0].syncreg3        |syncreg                                |     2|
|70    |      \sync0.syncreg.syncregs[1].dff   |grdff_76                               |     1|
|71    |      \sync0.syncreg.syncregs[2].dff   |grdff_77                               |     1|
|72    |    \syncreg_status[10].syncreg3       |syncreg_47                             |     3|
|73    |      \sync0.syncreg.syncregs[1].dff   |grdff_74                               |     1|
|74    |      \sync0.syncreg.syncregs[2].dff   |grdff_75                               |     1|
|75    |    \syncreg_status[1].syncreg3        |syncreg_48                             |     2|
|76    |      \sync0.syncreg.syncregs[1].dff   |grdff_72                               |     1|
|77    |      \sync0.syncreg.syncregs[2].dff   |grdff_73                               |     1|
|78    |    \syncreg_status[2].syncreg3        |syncreg_49                             |     2|
|79    |      \sync0.syncreg.syncregs[1].dff   |grdff_70                               |     1|
|80    |      \sync0.syncreg.syncregs[2].dff   |grdff_71                               |     1|
|81    |    \syncreg_status[3].syncreg3        |syncreg_50                             |     2|
|82    |      \sync0.syncreg.syncregs[1].dff   |grdff_68                               |     1|
|83    |      \sync0.syncreg.syncregs[2].dff   |grdff_69                               |     1|
|84    |    \syncreg_status[4].syncreg3        |syncreg_51                             |     3|
|85    |      \sync0.syncreg.syncregs[1].dff   |grdff_66                               |     1|
|86    |      \sync0.syncreg.syncregs[2].dff   |grdff_67                               |     1|
|87    |    \syncreg_status[5].syncreg3        |syncreg_52                             |     3|
|88    |      \sync0.syncreg.syncregs[1].dff   |grdff_64                               |     1|
|89    |      \sync0.syncreg.syncregs[2].dff   |grdff_65                               |     1|
|90    |    \syncreg_status[6].syncreg3        |syncreg_53                             |     3|
|91    |      \sync0.syncreg.syncregs[1].dff   |grdff_62                               |     1|
|92    |      \sync0.syncreg.syncregs[2].dff   |grdff_63                               |     1|
|93    |    \syncreg_status[7].syncreg3        |syncreg_54                             |     3|
|94    |      \sync0.syncreg.syncregs[1].dff   |grdff_60                               |     1|
|95    |      \sync0.syncreg.syncregs[2].dff   |grdff_61                               |     1|
|96    |    \syncreg_status[8].syncreg3        |syncreg_55                             |     2|
|97    |      \sync0.syncreg.syncregs[1].dff   |grdff_58                               |     1|
|98    |      \sync0.syncreg.syncregs[2].dff   |grdff_59                               |     1|
|99    |    \syncreg_status[9].syncreg3        |syncreg_56                             |     3|
|100   |      \sync0.syncreg.syncregs[1].dff   |grdff                                  |     1|
|101   |      \sync0.syncreg.syncregs[2].dff   |grdff_57                               |     1|
|102   |  \eth0.rst1                           |rstgen__parameterized2                 |    16|
|103   |  \irqctrl.irqctrl0                    |irqmp                                  |   139|
|104   |  \leon3gen.cpu[0].u0                  |leon3s                                 |  9604|
|105   |    leon3x0                            |leon3x                                 |  9604|
|106   |      \vhdl.cmem0                      |cachemem                               |   318|
|107   |        \dme.dd0[0].ddsram.ddata0      |syncram__parameterized1                |    16|
|108   |          \xk7.xk7_s                   |kintex7_syncram__parameterized1_41     |    16|
|109   |        \dme.dd0[1].ddsram.ddata0      |syncram__parameterized1_31             |     4|
|110   |          \xk7.xk7_s                   |kintex7_syncram__parameterized1_40     |     4|
|111   |        \dme.dtags1.dt1.dt0[0].dtags0  |syncram_dp                             |    94|
|112   |          rwcol0                       |memrwcol__parameterized1_38            |    93|
|113   |          \xk7.xk7                     |kintex7_syncram_dp_39                  |     1|
|114   |        \dme.dtags1.dt1.dt0[1].dtags0  |syncram_dp_32                          |   102|
|115   |          rwcol0                       |memrwcol__parameterized1               |   101|
|116   |          \xk7.xk7                     |kintex7_syncram_dp                     |     1|
|117   |        \ime.im0[0].idata0             |syncram__parameterized1_33             |     4|
|118   |          \xk7.xk7_s                   |kintex7_syncram__parameterized1_37     |     4|
|119   |        \ime.im0[0].itags0             |syncram                                |    16|
|120   |          \xk7.xk7_s                   |kintex7_syncram_36                     |    16|
|121   |        \ime.im0[1].idata0             |syncram__parameterized1_34             |    62|
|122   |          \xk7.xk7_s                   |kintex7_syncram__parameterized1        |    62|
|123   |        \ime.im0[1].itags0             |syncram_35                             |    16|
|124   |          \xk7.xk7_s                   |kintex7_syncram                        |    16|
|125   |      \vhdl.p0                         |proc3                                  |  9113|
|126   |        c0mmu                          |mmu_cache                              |  4128|
|127   |          a0                           |mmu_acache                             |   138|
|128   |          dcache0                      |mmu_dcache                             |  2244|
|129   |          icache0                      |mmu_icache                             |  1690|
|130   |        iu                             |iu3                                    |  4580|
|131   |        \mgen.div0                     |div32                                  |   302|
|132   |        \mgen.mul0                     |mul32                                  |   103|
|133   |          \xm3232.m3232                |techmult                               |   103|
|134   |            \pipe2.arch0.dwm           |gen_mult_pipe                          |   102|
|135   |      \vhdl.rf0                        |regfile_3p_l3                          |   130|
|136   |        \s1.rhu                        |regfile_3p                             |   130|
|137   |          \s1.dp.x0                    |syncram_2p                             |    87|
|138   |            rwcol0                     |memrwcol_30                            |    87|
|139   |          \s1.dp.x1                    |syncram_2p_29                          |    43|
|140   |            rwcol0                     |memrwcol                               |    43|
|141   |      \vhdl.tbmem_gen.tbmem_1p.tbmem0  |tbufmem_20                             |    40|
|142   |        \mem32[0].ram0                 |syncram64_21                           |    14|
|143   |          \nopar.s64.xc2v.x0           |unisim_syncram64_26                    |    14|
|144   |            \a9.x1                     |unisim_syncram_27                      |     5|
|145   |            \a9.x2                     |unisim_syncram_28                      |     9|
|146   |        \mem32[1].ram0                 |syncram64_22                           |    26|
|147   |          \nopar.s64.xc2v.x0           |unisim_syncram64_23                    |    26|
|148   |            \a9.x1                     |unisim_syncram_24                      |    16|
|149   |            \a9.x2                     |unisim_syncram_25                      |    10|
|150   |  \leon3gen.dsugen.dsu0                |dsu3                                   |  1312|
|151   |    x0                                 |dsu3x                                  |  1298|
|152   |      \tb0.mem0                        |tbufmem                                |   238|
|153   |        \mem32[0].ram0                 |syncram64                              |   134|
|154   |          \nopar.s64.xc2v.x0           |unisim_syncram64_17                    |   134|
|155   |            \a9.x1                     |unisim_syncram_18                      |    35|
|156   |            \a9.x2                     |unisim_syncram_19                      |    99|
|157   |        \mem32[1].ram0                 |syncram64_15                           |   104|
|158   |          \nopar.s64.xc2v.x0           |unisim_syncram64                       |   104|
|159   |            \a9.x1                     |unisim_syncram                         |    55|
|160   |            \a9.x2                     |unisim_syncram_16                      |    49|
|161   |  \leon3gen.dsugen.dsubre_pad          |inpad                                  |     1|
|162   |    \xcv.x0                            |unisim_inpad_14                        |     1|
|163   |  \nomig.clk_pad_ds                    |clkpad_ds                              |     1|
|164   |    \xcv.u0                            |unisim_clkpad_ds                       |     1|
|165   |  \nomig.clkgen0                       |clkgen                                 |     4|
|166   |    \xc7l.v                            |clkgen_virtex7                         |     4|
|167   |  \nomig.gen_ahbram.mig_ahbram         |ahbram                                 |    69|
|168   |    aram                               |syncrambw                              |    34|
|169   |      \nosbw.rx[0].x0                  |syncram__parameterized4                |     5|
|170   |        \inf.x0                        |generic_syncram_13                     |     5|
|171   |      \nosbw.rx[1].x0                  |syncram__parameterized4_8              |     5|
|172   |        \inf.x0                        |generic_syncram_12                     |     5|
|173   |      \nosbw.rx[2].x0                  |syncram__parameterized4_9              |     5|
|174   |        \inf.x0                        |generic_syncram_11                     |     5|
|175   |      \nosbw.rx[3].x0                  |syncram__parameterized4_10             |    19|
|176   |        \inf.x0                        |generic_syncram                        |    19|
|177   |  rst0                                 |rstgen                                 |    16|
|178   |  rst1                                 |rstgen_4                               |    15|
|179   |  rst_pad                              |inpad_5                                |     2|
|180   |    \xcv.x0                            |unisim_inpad_7                         |     2|
|181   |  swint_pad                            |inpadv                                 |     1|
|182   |    \v[3].x0                           |inpad_6                                |     1|
|183   |      \xcv.x0                          |unisim_inpad                           |     1|
+------+---------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 2258.652 ; gain = 641.234 ; free physical = 1899 ; free virtual = 39670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4501 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:37 . Memory (MB): peak = 2262.562 ; gain = 477.395 ; free physical = 4440 ; free virtual = 42213
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:41 . Memory (MB): peak = 2262.562 ; gain = 645.145 ; free physical = 4440 ; free virtual = 42213
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.672 ; gain = 0.000 ; free physical = 4387 ; free virtual = 42161
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  IBUFGDS_LVDS_33 => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IODELAYE1 => IDELAYE2: 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAMB16_S18 => RAMB18E1: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
714 Infos, 389 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 2298.672 ; gain = 927.234 ; free physical = 4508 ; free virtual = 42282
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.672 ; gain = 0.000 ; free physical = 4508 ; free virtual = 42282
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zhichao/Downloads/GRLIB/grlib-7-series/grlib-gpl-2022.4-b4280/designs/leon3-genesys2/vivado/leon3-genesys2/leon3-genesys2.runs/synth_1/leon3mp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file leon3mp_utilization_synth.rpt -pb leon3mp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  7 23:50:31 2023...
