- date: 09/23/2021
  lecturer: Koushanfar
  title: >
    <strong>Introduction and Orientation</strong>
  slides: ""
  video: ""
  readings:
    - <a href="https://www.youtube.com/watch?v=28aX0PDXsfU" target="_blank">Set 0 Course logistics</a>
    - <a href="https://www.youtube.com/watch?v=28fDTRQWfio" target="_blank">Set 1 Course Overview</a>
    - <a href="https://www.youtube.com/watch?v=BXThW_u-olo" target="_blank">Set 2 Why this class</a>
    - <a href="https://www.youtube.com/watch?v=zir45BFAY_4" target="_blank">Set 3 Career paths in VLSI design</a>
    - <a href="https://www.youtube.com/watch?v=lOh0q2dwqLU" target="_blank">Set 4 Hardware description language (HDL) -- evolution and usage </a>
    - <a href="https://www.youtube.com/watch?v=4VG0Balf-d0" target="_blank">Set 5 Back to digital design basics </a>
    - <a href="https://www.youtube.com/watch?v=mi-7IR2A1Wg" target="_blank">Set 6 SystemVerilog </a>
    - <a href="https://www.youtube.com/watch?v=zWq95mX-eqo" target="_blank">Set 7 SystemVerilog hierarchical modeling concepts</a>
  logistics:

- date: 09/24/2021
  lecturer: Koushanfar
  title: >
    <strong>Introduction to SystemVerilog</strong>
  slides: ""
  video: ""
  readings:
    - <a href="https://www.youtube.com/watch?v=Evd5d2pWaQA" target="_blank">Set 1 Basics of Structural \& Behavioral</a>
    - <a href="https://www.youtube.com/watch?v=wsf4mQ42quU" target="_blank">Set 2 Basics of SystemVerilog module elements</a>
  logistics:

- date: 09/30/2021
  lecturer: 
  title: >
     <strong>FPGA</strong>
  slides: ""
  video: ""
  readings:
    - <a href="https://www.youtube.com/watch?v=A_caN_D9298" target="_blank">Set 1 Memory Arrays</a>
    - <a href="https://www.youtube.com/watch?v=cC6LGl0wt9s" target="_blank">Set 1 Memory Arrays Example</a>
    - <a href="https://www.youtube.com/watch?v=q6lod0LcmgQ" target="_blank">Set 2 Different Types of Memories</a>
    - <a href="https://www.youtube.com/watch?v=8xz2VQ_ir20" target="_blank">Set 3 Logic with Memories</a>
    - <a href="https://www.youtube.com/watch?v=y6QD7iUHx4s" target="_blank">Set 4 FPGA</a>
    - <a href="https://www.youtube.com/watch?v=rKOwEeF0PHk" target="_blank">Set 5 FPGA & ASIC Digital Design Flow</a>
    - <a href="https://www.youtube.com/watch?v=A99lZuTxYyk" target="_blank">Set 6 Simulation and Synthesis</a>
  logistics: 

- date: 10/05/2021
  lecturer: 
  title: >
     <strong>Combinational Logic in SystemVerilog</strong>
  slides: ""
  video: ""
  readings:
    - <a href="https://www.youtube.com/watch?v=NvcctoXcYq4" target="_blank">Set 1 SystemVerilog Modeling Abstractions (Behavioral, Data Flow and RTL)</a>
    - <a href="https://www.youtube.com/watch?v=Y_KcZNqo4YU" target="_blank">Set 2 SystemVerilog Modeling Abstractions (Gate Level and Switch Level)</a>
    - <a href="https://www.youtube.com/watch?v=CQ0lAryGqXo" target="_blank">Set 3 Examples in Different Abstraction Levels</a>
    - <a href="https://www.youtube.com/watch?v=CQ0lAryGqXo" target="_blank">Set 4 SystemVerilog Data Types</a>
    - <a href="https://www.youtube.com/watch?v=qaMa1nYtsbk" target="_blank">Set 5 Conditional Operator and Continuous Assignment Statement</a>
  logistics: 


- date: 10/07/2021
  lecturer: 
  title: >
     <strong>Delay Simulation, Flip Flops and Blocking vs non-Blocking</strong>
  slides: ""
  video: ""
  readings:
    - <a href="https://www.youtube.com/watch?v=14Hm7dxge5s" target="_blank">Set 1 Delay Simulation</a>
    - <a href="https://www.youtube.com/watch?v=HGw5NNXzbhE" target="_blank">Set 2 Flip Flops </a>
    - <a href="https://www.youtube.com/watch?v=Gsid4K9wSF4" target="_blank">Set 3 Blocking vs non-Blocking Assignment</a>
    - <a href="https://www.youtube.com/watch?v=qzWF_VhXqlc" target="_blank">Set 4 Inter-Delay and Intra-Delay</a>
    - <a href="https://www.youtube.com/watch?v=xEPvLNko2j8" target="_blank">Set 5 More Examples</a>
  logistics: 

- date: 10/12/2021
  lecturer: 
  title: >
     <strong>Finite State Machine in SystemVerilog</strong>
  slides: ""
  video: ""
  readings:
    - <a href="https://www.youtube.com/watch?v=Wd1nw5lSy34" target="_blank">Set 1 Mealy and Moore Finite State Machine</a>
    - <a href="https://www.youtube.com/watch?v=VfGXQzgmQBI" target="_blank">Set 2 FSM in SystemVerilog </a>
    - <a href="https://www.youtube.com/watch?v=wkIh1saI-Ao" target="_blank">Set 3 Traffic Light FSM</a>
  logistics: 

- date: 12/09/2021	