{"vcs1":{"timestamp_begin":1703861809.469391258, "rt":1.35, "ut":0.84, "st":0.19}}
{"vcselab":{"timestamp_begin":1703861810.906036752, "rt":0.65, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1703861811.610656833, "rt":0.25, "ut":0.17, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703861809.020164464}
{"VCS_COMP_START_TIME": 1703861809.020164464}
{"VCS_COMP_END_TIME": 1703861814.166015440}
{"VCS_USER_OPTIONS": "-R -sverilog cavlc_top_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 346760}}
{"vcselab": {"peak_mem": 227148}}
