# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do calibration_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/rtl {H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:06 on Aug 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/rtl" H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v 
# -- Compiling module iic_bit_shift
# 
# Top level modules:
# 	iic_bit_shift
# End time: 17:49:06 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/rtl {H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:06 on Aug 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/rtl" H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v 
# -- Compiling module iic_ctrl
# 
# Top level modules:
# 	iic_ctrl
# End time: 17:49:06 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/prj/../testbench {H:/FPGA/cyclone source/10_cail/prj/../testbench/iic_ctrl_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:06 on Aug 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/prj/../testbench" H:/FPGA/cyclone source/10_cail/prj/../testbench/iic_ctrl_tb.v 
# -- Compiling module iic_ctrl_tb
# 
# Top level modules:
# 	iic_ctrl_tb
# End time: 17:49:06 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  iic_ctrl_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" iic_ctrl_tb 
# Start time: 17:49:06 on Aug 19,2023
# Loading work.iic_ctrl_tb
# Loading work.iic_ctrl
# Loading work.iic_bit_shift
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/FPGA/cyclone source/10_cail/prj/../testbench/iic_ctrl_tb.v(107)
#    Time: 100510 ns  Iteration: 0  Instance: /iic_ctrl_tb
# Break in Module iic_ctrl_tb at H:/FPGA/cyclone source/10_cail/prj/../testbench/iic_ctrl_tb.v line 107
