
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={1,rs,12,imm}
	F3= ICache[addr]={1,rs,12,imm}
	F4= GPR[rs]=a

IF	F5= CP0.ASID=>IMMU.PID
	F6= PC.Out=>IMMU.IEA
	F7= IMMU.Addr=>IAddrReg.In
	F8= IMMU.Hit=>CU.IMMUHit
	F9= PC.Out=>ICache.IEA
	F10= ICache.Out=>IR.In
	F11= ICache.Out=>ICacheReg.In
	F12= ICache.Hit=>CU.ICacheHit
	F13= CtrlASIDIn=0
	F14= CtrlCP0=0
	F15= CtrlEPCIn=0
	F16= CtrlExCodeIn=0
	F17= CtrlIMMU=0
	F18= CtrlPC=0
	F19= CtrlPCInc=1
	F20= CtrlIAddrReg=0
	F21= CtrlICache=0
	F22= CtrlIR=1
	F23= CtrlICacheReg=0
	F24= CtrlIMem=0
	F25= CtrlIRMux=0
	F26= CtrlGPR=0
	F27= CtrlA=0
	F28= CtrlB=0
	F29= CtrlConditionReg=0
	F30= CtrlPIDReg=0

ID	F49= IR.Out31_26=>CU.Op
	F50= IR.Out25_21=>GPR.RReg1
	F51= IR.Out20_16=>CU.IRFunc1
	F52= IR.Out15_0=>IMMEXT.In
	F53= GPR.Rdata1=>A.In
	F54= IMMEXT.Out=>B.In
	F55= CtrlASIDIn=0
	F56= CtrlCP0=0
	F57= CtrlEPCIn=0
	F58= CtrlExCodeIn=0
	F59= CtrlIMMU=0
	F60= CtrlPC=0
	F61= CtrlPCInc=0
	F62= CtrlIAddrReg=0
	F63= CtrlICache=0
	F64= CtrlIR=0
	F65= CtrlICacheReg=0
	F66= CtrlIMem=0
	F67= CtrlIRMux=0
	F68= CtrlGPR=0
	F69= CtrlA=1
	F70= CtrlB=1
	F71= CtrlConditionReg=0
	F72= CtrlPIDReg=0

EX	F73= A.Out=>CMPU.A
	F74= B.Out=>CMPU.B
	F75= CMPU.Func=6'b000011
	F76= CMPU.zero=>ConditionReg.In
	F77= CtrlASIDIn=0
	F78= CtrlCP0=0
	F79= CtrlEPCIn=0
	F80= CtrlExCodeIn=0
	F81= CtrlIMMU=0
	F82= CtrlPC=0
	F83= CtrlPCInc=0
	F84= CtrlIAddrReg=0
	F85= CtrlICache=0
	F86= CtrlIR=0
	F87= CtrlICacheReg=0
	F88= CtrlIMem=0
	F89= CtrlIRMux=0
	F90= CtrlGPR=0
	F91= CtrlA=0
	F92= CtrlB=0
	F93= CtrlConditionReg=1
	F94= CtrlPIDReg=0

MEM	F95= PC.Out=>CP0.EPCIn
	F96= CP0.ExCodeIn=5'h0d
	F97= CU.TrapAddr=>PC.In
	F98= CP0.ASID=>PIDReg.In
	F99= ConditionReg.Out=>CU.zero
	F100= CtrlASIDIn=0
	F101= CtrlCP0=0
	F102= CtrlEPCIn=0
	F103= CtrlExCodeIn=0
	F104= CtrlIMMU=0
	F105= CtrlPC=0
	F106= CtrlPCInc=0
	F107= CtrlIAddrReg=0
	F108= CtrlICache=0
	F109= CtrlIR=0
	F110= CtrlICacheReg=0
	F111= CtrlIMem=0
	F112= CtrlIRMux=0
	F113= CtrlGPR=0
	F114= CtrlA=0
	F115= CtrlB=0
	F116= CtrlConditionReg=0
	F117= CtrlPIDReg=0

MEM(DMMU1)	F118= CtrlASIDIn=0
	F119= CtrlCP0=0
	F120= CtrlEPCIn=0
	F121= CtrlExCodeIn=0
	F122= CtrlIMMU=0
	F123= CtrlPC=0
	F124= CtrlPCInc=0
	F125= CtrlIAddrReg=0
	F126= CtrlICache=0
	F127= CtrlIR=0
	F128= CtrlICacheReg=0
	F129= CtrlIMem=0
	F130= CtrlIRMux=0
	F131= CtrlGPR=0
	F132= CtrlA=0
	F133= CtrlB=0
	F134= CtrlConditionReg=0
	F135= CtrlPIDReg=0

MEM(DMMU2)	F136= CtrlASIDIn=0
	F137= CtrlCP0=0
	F138= CtrlEPCIn=0
	F139= CtrlExCodeIn=0
	F140= CtrlIMMU=0
	F141= CtrlPC=0
	F142= CtrlPCInc=0
	F143= CtrlIAddrReg=0
	F144= CtrlICache=0
	F145= CtrlIR=0
	F146= CtrlICacheReg=0
	F147= CtrlIMem=0
	F148= CtrlIRMux=0
	F149= CtrlGPR=0
	F150= CtrlA=0
	F151= CtrlB=0
	F152= CtrlConditionReg=0
	F153= CtrlPIDReg=0

WB	F154= CtrlASIDIn=0
	F155= CtrlCP0=0
	F156= CtrlEPCIn=0
	F157= CtrlExCodeIn=0
	F158= CtrlIMMU=0
	F159= CtrlPC=0
	F160= CtrlPCInc=0
	F161= CtrlIAddrReg=0
	F162= CtrlICache=0
	F163= CtrlIR=0
	F164= CtrlICacheReg=0
	F165= CtrlIMem=0
	F166= CtrlIRMux=0
	F167= CtrlGPR=0
	F168= CtrlA=0
	F169= CtrlB=0
	F170= CtrlConditionReg=0
	F171= CtrlPIDReg=0

POST	F172= [ConditionReg]=CompareS(a,{16{imm[15]},imm})

