Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 2021.3.0.10)
Date: Wed Jan 12 07:13:54 2022


Design: single_LSRAM
Family: PolarFireSoC
Die: MPFS025T
Package: FCVG484_Eval
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Preliminary
Operating Conditions: fast_hv_lt


Path 1
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.065
  Slack (ns):              1.222
  Arrival (ns):            3.572
  Required (ns):           4.794

Path 2
  From: MEM_GENMON_0/expected_data_rp_small_d1[18]:CLK
  To:   MEM_GENMON_0/read_error:D
  Delay (ns):              1.088
  Slack (ns):              1.224
  Arrival (ns):            3.593
  Required (ns):           4.817

Path 3
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.052
  Slack (ns):              1.233
  Arrival (ns):            3.561
  Required (ns):           4.794

Path 4
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.049
  Slack (ns):              1.233
  Arrival (ns):            3.561
  Required (ns):           4.794

Path 5
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.053
  Slack (ns):              1.234
  Arrival (ns):            3.560
  Required (ns):           4.794

Path 6
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.042
  Slack (ns):              1.243
  Arrival (ns):            3.551
  Required (ns):           4.794

Path 7
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              1.038
  Slack (ns):              1.249
  Arrival (ns):            3.545
  Required (ns):           4.794

Path 8
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              1.058
  Slack (ns):              1.253
  Arrival (ns):            3.565
  Required (ns):           4.818

Path 9
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.029
  Slack (ns):              1.258
  Arrival (ns):            3.536
  Required (ns):           4.794

Path 10
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              1.025
  Slack (ns):              1.260
  Arrival (ns):            3.534
  Required (ns):           4.794

Path 11
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              1.022
  Slack (ns):              1.260
  Arrival (ns):            3.534
  Required (ns):           4.794

Path 12
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              1.026
  Slack (ns):              1.261
  Arrival (ns):            3.533
  Required (ns):           4.794

Path 13
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              1.045
  Slack (ns):              1.264
  Arrival (ns):            3.554
  Required (ns):           4.818

Path 14
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              1.046
  Slack (ns):              1.265
  Arrival (ns):            3.553
  Required (ns):           4.818

Path 15
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              1.044
  Slack (ns):              1.267
  Arrival (ns):            3.551
  Required (ns):           4.818

Path 16
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              1.041
  Slack (ns):              1.270
  Arrival (ns):            3.548
  Required (ns):           4.818

Path 17
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              1.015
  Slack (ns):              1.270
  Arrival (ns):            3.524
  Required (ns):           4.794

Path 18
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.013
  Slack (ns):              1.271
  Arrival (ns):            3.523
  Required (ns):           4.794

Path 19
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              1.035
  Slack (ns):              1.274
  Arrival (ns):            3.544
  Required (ns):           4.818

Path 20
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              1.031
  Slack (ns):              1.278
  Arrival (ns):            3.540
  Required (ns):           4.818

Path 21
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              1.032
  Slack (ns):              1.279
  Arrival (ns):            3.539
  Required (ns):           4.818

Path 22
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              1.004
  Slack (ns):              1.280
  Arrival (ns):            3.514
  Required (ns):           4.794

Path 23
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              1.028
  Slack (ns):              1.281
  Arrival (ns):            3.537
  Required (ns):           4.818

Path 24
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              1.029
  Slack (ns):              1.282
  Arrival (ns):            3.536
  Required (ns):           4.818

Path 25
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              1.042
  Slack (ns):              1.283
  Arrival (ns):            3.554
  Required (ns):           4.837

Path 26
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              1.027
  Slack (ns):              1.284
  Arrival (ns):            3.534
  Required (ns):           4.818

Path 27
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              1.002
  Slack (ns):              1.285
  Arrival (ns):            3.509
  Required (ns):           4.794

Path 28
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              1.021
  Slack (ns):              1.288
  Arrival (ns):            3.530
  Required (ns):           4.818

Path 29
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              1.022
  Slack (ns):              1.289
  Arrival (ns):            3.529
  Required (ns):           4.818

Path 30
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              1.018
  Slack (ns):              1.291
  Arrival (ns):            3.527
  Required (ns):           4.818

Path 31
  From: MEM_GENMON_0/expected_data_rp_small_d1[10]:CLK
  To:   MEM_GENMON_0/read_error:D
  Delay (ns):              1.032
  Slack (ns):              1.293
  Arrival (ns):            3.552
  Required (ns):           4.845

Path 32
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              1.016
  Slack (ns):              1.295
  Arrival (ns):            3.523
  Required (ns):           4.818

Path 33
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              1.014
  Slack (ns):              1.295
  Arrival (ns):            3.523
  Required (ns):           4.818

Path 34
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              1.015
  Slack (ns):              1.296
  Arrival (ns):            3.522
  Required (ns):           4.818

Path 35
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              1.028
  Slack (ns):              1.297
  Arrival (ns):            3.540
  Required (ns):           4.837

Path 36
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              0.986
  Slack (ns):              1.298
  Arrival (ns):            3.496
  Required (ns):           4.794

Path 37
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              1.025
  Slack (ns):              1.300
  Arrival (ns):            3.537
  Required (ns):           4.837

Path 38
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              1.006
  Slack (ns):              1.302
  Arrival (ns):            3.516
  Required (ns):           4.818

Path 39
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              1.008
  Slack (ns):              1.303
  Arrival (ns):            3.515
  Required (ns):           4.818

Path 40
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              1.004
  Slack (ns):              1.305
  Arrival (ns):            3.513
  Required (ns):           4.818

Path 41
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              1.003
  Slack (ns):              1.306
  Arrival (ns):            3.512
  Required (ns):           4.818

Path 42
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              1.005
  Slack (ns):              1.306
  Arrival (ns):            3.512
  Required (ns):           4.818

Path 43
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              0.977
  Slack (ns):              1.307
  Arrival (ns):            3.487
  Required (ns):           4.794

Path 44
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              1.004
  Slack (ns):              1.307
  Arrival (ns):            3.511
  Required (ns):           4.818

Path 45
  From: MEM_GENMON_0/rw_state[1]:CLK
  To:   MEM_GENMON_0/walking_1_rd[31]:SLn
  Delay (ns):              0.958
  Slack (ns):              1.311
  Arrival (ns):            3.463
  Required (ns):           4.774

Path 46
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              0.997
  Slack (ns):              1.311
  Arrival (ns):            3.507
  Required (ns):           4.818

Path 47
  From: MEM_GENMON_0/write_addr[2]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              1.000
  Slack (ns):              1.311
  Arrival (ns):            3.507
  Required (ns):           4.818

Path 48
  From: MEM_GENMON_0/rw_state[1]:CLK
  To:   MEM_GENMON_0/walking_1_rd[29]:SLn
  Delay (ns):              0.957
  Slack (ns):              1.312
  Arrival (ns):            3.462
  Required (ns):           4.774

Path 49
  From: MEM_GENMON_0/rw_state[1]:CLK
  To:   MEM_GENMON_0/walking_1_rd[32]:SLn
  Delay (ns):              0.957
  Slack (ns):              1.312
  Arrival (ns):            3.462
  Required (ns):           4.774

Path 50
  From: MEM_GENMON_0/rw_state[1]:CLK
  To:   MEM_GENMON_0/walking_1_rd[28]:SLn
  Delay (ns):              0.956
  Slack (ns):              1.313
  Arrival (ns):            3.461
  Required (ns):           4.774

Path 51
  From: MEM_GENMON_0/rw_state[1]:CLK
  To:   MEM_GENMON_0/walking_1_rd[30]:SLn
  Delay (ns):              0.956
  Slack (ns):              1.313
  Arrival (ns):            3.461
  Required (ns):           4.774

Path 52
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              1.011
  Slack (ns):              1.314
  Arrival (ns):            3.523
  Required (ns):           4.837

Path 53
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              0.992
  Slack (ns):              1.316
  Arrival (ns):            3.502
  Required (ns):           4.818

Path 54
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              0.993
  Slack (ns):              1.316
  Arrival (ns):            3.502
  Required (ns):           4.818

Path 55
  From: MEM_GENMON_0/write_addr[3]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              0.970
  Slack (ns):              1.317
  Arrival (ns):            3.477
  Required (ns):           4.794

Path 56
  From: MEM_GENMON_0/read_addr[5]:CLK
  To:   MEM_GENMON_0/rw_state[0]:D
  Delay (ns):              0.982
  Slack (ns):              1.319
  Arrival (ns):            3.494
  Required (ns):           4.813

Path 57
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              0.989
  Slack (ns):              1.319
  Arrival (ns):            3.499
  Required (ns):           4.818

Path 58
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              0.991
  Slack (ns):              1.320
  Arrival (ns):            3.498
  Required (ns):           4.818

Path 59
  From: MEM_GENMON_0/write_addr[4]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              0.987
  Slack (ns):              1.322
  Arrival (ns):            3.496
  Required (ns):           4.818

Path 60
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              0.988
  Slack (ns):              1.323
  Arrival (ns):            3.495
  Required (ns):           4.818

Path 61
  From: MEM_GENMON_0/read_addr[5]:CLK
  To:   MEM_GENMON_0/read_ena:D
  Delay (ns):              0.981
  Slack (ns):              1.325
  Arrival (ns):            3.493
  Required (ns):           4.818

Path 62
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              0.983
  Slack (ns):              1.325
  Arrival (ns):            3.493
  Required (ns):           4.818

Path 63
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              1.000
  Slack (ns):              1.325
  Arrival (ns):            3.512
  Required (ns):           4.837

Path 64
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              0.980
  Slack (ns):              1.328
  Arrival (ns):            3.490
  Required (ns):           4.818

Path 65
  From: MEM_GENMON_0/rw_state[0]:CLK
  To:   MEM_GENMON_0/walking_1[8]:SLn
  Delay (ns):              0.932
  Slack (ns):              1.329
  Arrival (ns):            3.437
  Required (ns):           4.766

Path 66
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              0.980
  Slack (ns):              1.331
  Arrival (ns):            3.487
  Required (ns):           4.818

Path 67
  From: MEM_GENMON_0/write_addr[6]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              0.977
  Slack (ns):              1.332
  Arrival (ns):            3.486
  Required (ns):           4.818

Path 68
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              0.975
  Slack (ns):              1.333
  Arrival (ns):            3.485
  Required (ns):           4.818

Path 69
  From: MEM_GENMON_0/write_addr[7]:CLK
  To:   PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12]
  Delay (ns):              0.819
  Slack (ns):              1.334
  Arrival (ns):            3.326
  Required (ns):           4.660

Path 70
  From: MEM_GENMON_0/read_ena:CLK
  To:   PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[9]
  Delay (ns):              0.813
  Slack (ns):              1.335
  Arrival (ns):            3.325
  Required (ns):           4.660

Path 71
  From: MEM_GENMON_0/write_addr[8]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              0.984
  Slack (ns):              1.341
  Arrival (ns):            3.496
  Required (ns):           4.837

Path 72
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              0.966
  Slack (ns):              1.342
  Arrival (ns):            3.476
  Required (ns):           4.818

Path 73
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              0.964
  Slack (ns):              1.344
  Arrival (ns):            3.474
  Required (ns):           4.818

Path 74
  From: MEM_GENMON_0/write_addr[3]:CLK
  To:   MEM_GENMON_0/read_addr[8]:D
  Delay (ns):              0.943
  Slack (ns):              1.344
  Arrival (ns):            3.450
  Required (ns):           4.794

Path 75
  From: MEM_GENMON_0/write_addr[5]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              0.964
  Slack (ns):              1.347
  Arrival (ns):            3.471
  Required (ns):           4.818

Path 76
  From: MEM_GENMON_0/write_addr[3]:CLK
  To:   MEM_GENMON_0/read_addr[7]:D
  Delay (ns):              0.963
  Slack (ns):              1.348
  Arrival (ns):            3.470
  Required (ns):           4.818

Path 77
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[5]:D
  Delay (ns):              0.955
  Slack (ns):              1.353
  Arrival (ns):            3.465
  Required (ns):           4.818

Path 78
  From: MEM_GENMON_0/rw_state[0]:CLK
  To:   MEM_GENMON_0/walking_1_rd[31]:SLn
  Delay (ns):              0.912
  Slack (ns):              1.357
  Arrival (ns):            3.417
  Required (ns):           4.774

Path 79
  From: MEM_GENMON_0/rw_state[0]:CLK
  To:   MEM_GENMON_0/walking_1_rd[29]:SLn
  Delay (ns):              0.911
  Slack (ns):              1.358
  Arrival (ns):            3.416
  Required (ns):           4.774

Path 80
  From: MEM_GENMON_0/rw_state[0]:CLK
  To:   MEM_GENMON_0/walking_1_rd[32]:SLn
  Delay (ns):              0.911
  Slack (ns):              1.358
  Arrival (ns):            3.416
  Required (ns):           4.774

Path 81
  From: MEM_GENMON_0/read_addr[5]:CLK
  To:   MEM_GENMON_0/rp_small_last_read:D
  Delay (ns):              0.942
  Slack (ns):              1.359
  Arrival (ns):            3.454
  Required (ns):           4.813

Path 82
  From: MEM_GENMON_0/rw_state[0]:CLK
  To:   MEM_GENMON_0/walking_1_rd[28]:SLn
  Delay (ns):              0.910
  Slack (ns):              1.359
  Arrival (ns):            3.415
  Required (ns):           4.774

Path 83
  From: MEM_GENMON_0/rw_state[0]:CLK
  To:   MEM_GENMON_0/walking_1_rd[30]:SLn
  Delay (ns):              0.910
  Slack (ns):              1.359
  Arrival (ns):            3.415
  Required (ns):           4.774

Path 84
  From: MEM_GENMON_0/rw_state[1]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              0.929
  Slack (ns):              1.360
  Arrival (ns):            3.434
  Required (ns):           4.794

Path 85
  From: MEM_GENMON_0/write_addr[1]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              0.948
  Slack (ns):              1.360
  Arrival (ns):            3.458
  Required (ns):           4.818

Path 86
  From: MEM_GENMON_0/read_addr[4]:CLK
  To:   MEM_GENMON_0/rw_state[0]:D
  Delay (ns):              0.940
  Slack (ns):              1.361
  Arrival (ns):            3.452
  Required (ns):           4.813

Path 87
  From: MEM_GENMON_0/read_data_rp_small[19]:CLK
  To:   MEM_GENMON_0/read_error:D
  Delay (ns):              0.934
  Slack (ns):              1.362
  Arrival (ns):            3.446
  Required (ns):           4.808

Path 88
  From: MEM_GENMON_0/write_addr[3]:CLK
  To:   MEM_GENMON_0/read_addr[6]:D
  Delay (ns):              0.949
  Slack (ns):              1.362
  Arrival (ns):            3.456
  Required (ns):           4.818

Path 89
  From: MEM_GENMON_0/rw_state[0]:CLK
  To:   MEM_GENMON_0/read_addr[9]:D
  Delay (ns):              0.926
  Slack (ns):              1.363
  Arrival (ns):            3.431
  Required (ns):           4.794

Path 90
  From: MEM_GENMON_0/read_addr[4]:CLK
  To:   MEM_GENMON_0/read_ena:D
  Delay (ns):              0.942
  Slack (ns):              1.364
  Arrival (ns):            3.454
  Required (ns):           4.818

Path 91
  From: MEM_GENMON_0/read_ena:CLK
  To:   PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12]
  Delay (ns):              0.783
  Slack (ns):              1.365
  Arrival (ns):            3.295
  Required (ns):           4.660

Path 92
  From: MEM_GENMON_0/write_addr[3]:CLK
  To:   MEM_GENMON_0/read_addr[4]:D
  Delay (ns):              0.946
  Slack (ns):              1.365
  Arrival (ns):            3.453
  Required (ns):           4.818

Path 93
  From: MEM_GENMON_0/expected_data_rp_small_d1[0]:CLK
  To:   MEM_GENMON_0/read_error:D
  Delay (ns):              0.928
  Slack (ns):              1.366
  Arrival (ns):            3.442
  Required (ns):           4.808

Path 94
  From: MEM_GENMON_0/expected_data_rp_small_d1[17]:CLK
  To:   MEM_GENMON_0/read_error:D
  Delay (ns):              0.946
  Slack (ns):              1.366
  Arrival (ns):            3.451
  Required (ns):           4.817

Path 95
  From: MEM_GENMON_0/write_addr[0]:CLK
  To:   MEM_GENMON_0/read_addr[2]:D
  Delay (ns):              0.939
  Slack (ns):              1.369
  Arrival (ns):            3.449
  Required (ns):           4.818

Path 96
  From: MEM_GENMON_0/expected_data_rp_small_d1[22]:CLK
  To:   MEM_GENMON_0/read_error:D
  Delay (ns):              0.940
  Slack (ns):              1.372
  Arrival (ns):            3.445
  Required (ns):           4.817

Path 97
  From: MEM_GENMON_0/read_data_rp_small[12]:CLK
  To:   MEM_GENMON_0/read_error:D
  Delay (ns):              0.921
  Slack (ns):              1.372
  Arrival (ns):            3.436
  Required (ns):           4.808

Path 98
  From: MEM_GENMON_0/read_addr[6]:CLK
  To:   PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[11]
  Delay (ns):              0.775
  Slack (ns):              1.375
  Arrival (ns):            3.287
  Required (ns):           4.662

Path 99
  From: MEM_GENMON_0/read_addr[8]:CLK
  To:   MEM_GENMON_0/rw_state[0]:D
  Delay (ns):              0.915
  Slack (ns):              1.377
  Arrival (ns):            3.419
  Required (ns):           4.796

Path 100
  From: MEM_GENMON_0/write_addr[3]:CLK
  To:   MEM_GENMON_0/read_addr[3]:D
  Delay (ns):              0.932
  Slack (ns):              1.379
  Arrival (ns):            3.439
  Required (ns):           4.818


Expanded Path 1
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.572
  slack                                               1.222
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.207                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.264                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.274                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.455                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.461                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.524                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.524                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.558                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.572                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.572                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 2
  From: MEM_GENMON_0/expected_data_rp_small_d1[18]:CLK
  To: MEM_GENMON_0/read_error:D
  data required time                                  4.817
  data arrival time                          -        3.593
  slack                                               1.224
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/expected_data_rp_small_d1[18]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.621                        MEM_GENMON_0/expected_data_rp_small_d1[18]:Q (f)
               +     0.507          net: MEM_GENMON_0/expected_data_rp_small_d1_Z[18]
  3.128                        MEM_GENMON_0/read_error10_0_I_51:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.185                        MEM_GENMON_0/read_error10_0_I_51:P (f)
               +     0.011          net: NET_CC_CONFIG80
  3.196                        MEM_GENMON_0/read_error10_0_I_1_CC_0:P[10] (f)
               +     0.132          cell: ADLIB:CC_CONFIG
  3.328                        MEM_GENMON_0/read_error10_0_I_1_CC_0:CO (f)
               +     0.004          net: CI_TO_CO43
  3.332                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CI (f)
               +     0.086          cell: ADLIB:CC_CONFIG
  3.418                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG127
  3.418                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.452                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CO (r)
               +     0.141          net: MEM_GENMON_0/read_error_1_sqmuxa_1
  3.593                        MEM_GENMON_0/read_error:D (r)
                                    
  3.593                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.323          net: PF_CCC_0_OUT0_FABCLK_0
  4.574                        MEM_GENMON_0/read_error:CLK (r)
               +     0.243          
  4.817                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.817                        MEM_GENMON_0/read_error:D
                                    
  4.817                        data required time



Expanded Path 3
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.561
  slack                                               1.233
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.444                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.450                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.513                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.513                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.547                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.561                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.561                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 4
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.561
  slack                                               1.233
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.444                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.450                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.513                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.513                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.547                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.561                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.561                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 5
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.560
  slack                                               1.234
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.195                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.252                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.262                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.443                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.449                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.512                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.512                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.546                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.560                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.560                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 6
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.551
  slack                                               1.243
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.186                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.243                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.253                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.434                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.440                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.503                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.503                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.537                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.551                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.551                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 7
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.545
  slack                                               1.249
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.207                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.264                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.274                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.455                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.461                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.498                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.498                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.532                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.545                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.545                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 8
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.565
  slack                                               1.253
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.212                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.269                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.279                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.517                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.517                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.551                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.565                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.565                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 9
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.536
  slack                                               1.258
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.171                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.228                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.238                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.419                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.425                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.488                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.488                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.522                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.536                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.536                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 10
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.534
  slack                                               1.260
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.444                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.450                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.487                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.487                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.521                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.534                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.534                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 11
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.534
  slack                                               1.260
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.444                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.450                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.487                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.487                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.521                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.534                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.534                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 12
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.533
  slack                                               1.261
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.195                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.252                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.262                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.443                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.449                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.486                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.486                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.520                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.533                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.533                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 13
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.554
  slack                                               1.264
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.201                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.258                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.268                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.506                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.506                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.540                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.554                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.554                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 14
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.553
  slack                                               1.265
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.200                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.257                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.267                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.505                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.505                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.539                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.553                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.553                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 15
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.551
  slack                                               1.267
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.212                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.269                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.279                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.504                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.504                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.538                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.551                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.551                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 16
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.548
  slack                                               1.270
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.207                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.264                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.274                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.505                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.505                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.535                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.548                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.548                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 17
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.524
  slack                                               1.270
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.186                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.243                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.253                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.434                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.440                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.477                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.477                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.511                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.524                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.524                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 18
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.523
  slack                                               1.271
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.158                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.215                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.225                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.406                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.412                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.475                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.475                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.509                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.523                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.523                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 19
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.544
  slack                                               1.274
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.191                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.248                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.258                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.496                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.496                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.530                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.544                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.544                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 20
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.540
  slack                                               1.278
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.201                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.258                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.268                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.493                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.493                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.527                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.540                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.540                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 21
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.539
  slack                                               1.279
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.200                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.257                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.267                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.492                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.492                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.526                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.539                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.539                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 22
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.514
  slack                                               1.280
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.149                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.206                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.216                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.397                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.403                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.466                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.466                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.500                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.514                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.514                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 23
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.537
  slack                                               1.281
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.494                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.494                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.524                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.537                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.537                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 24
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.536
  slack                                               1.282
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.195                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.252                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.262                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.493                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.493                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.523                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.536                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.536                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 25
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.837
  data arrival time                          -        3.554
  slack                                               1.283
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.201                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.258                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.268                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.506                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.506                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.540                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.554                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.554                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.270          
  4.837                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.837                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.837                        data required time



Expanded Path 26
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.534
  slack                                               1.284
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.207                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.264                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.274                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.490                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.490                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.520                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.534                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.534                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time



Expanded Path 27
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.509
  slack                                               1.285
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.171                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.228                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.238                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.419                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.425                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.462                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.462                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.496                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.509                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.509                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 28
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.530
  slack                                               1.288
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.191                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.248                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.258                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.483                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.483                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.517                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.530                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.530                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 29
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.529
  slack                                               1.289
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.176                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.233                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.243                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.481                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.481                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.515                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.529                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.529                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 30
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.527
  slack                                               1.291
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.186                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.243                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.253                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.484                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.484                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.514                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.527                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.527                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 31
  From: MEM_GENMON_0/expected_data_rp_small_d1[10]:CLK
  To: MEM_GENMON_0/read_error:D
  data required time                                  4.845
  data arrival time                          -        3.552
  slack                                               1.293
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.366          net: PF_CCC_0_OUT0_FABCLK_0
  2.520                        MEM_GENMON_0/expected_data_rp_small_d1[10]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.636                        MEM_GENMON_0/expected_data_rp_small_d1[10]:Q (f)
               +     0.392          net: MEM_GENMON_0/expected_data_rp_small_d1_Z[10]
  3.028                        MEM_GENMON_0/read_error10_0_I_105:B (f)
               +     0.096          cell: ADLIB:ARI1_CC
  3.124                        MEM_GENMON_0/read_error10_0_I_105:P (f)
               +     0.011          net: NET_CC_CONFIG64
  3.135                        MEM_GENMON_0/read_error10_0_I_1_CC_0:P[6] (f)
               +     0.152          cell: ADLIB:CC_CONFIG
  3.287                        MEM_GENMON_0/read_error10_0_I_1_CC_0:CO (f)
               +     0.004          net: CI_TO_CO43
  3.291                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CI (f)
               +     0.086          cell: ADLIB:CC_CONFIG
  3.377                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG127
  3.377                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.411                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CO (r)
               +     0.141          net: MEM_GENMON_0/read_error_1_sqmuxa_1
  3.552                        MEM_GENMON_0/read_error:D (r)
                                    
  3.552                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.323          net: PF_CCC_0_OUT0_FABCLK_0
  4.574                        MEM_GENMON_0/read_error:CLK (r)
               +     0.271          
  4.845                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.845                        MEM_GENMON_0/read_error:D
                                    
  4.845                        data required time



Expanded Path 32
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.818
  data arrival time                          -        3.523
  slack                                               1.295
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.212                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.269                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.279                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.475                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.475                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.509                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.523                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.523                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.818                        data required time



Expanded Path 33
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.523
  slack                                               1.295
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.479                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.479                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.509                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.523                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.523                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time



Expanded Path 34
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.522
  slack                                               1.296
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.195                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.252                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.262                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.478                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.478                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.508                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.522                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.522                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time



Expanded Path 35
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.837
  data arrival time                          -        3.540
  slack                                               1.297
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.201                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.258                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.268                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.493                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.493                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.527                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.540                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.540                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.270          
  4.837                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.837                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.837                        data required time



Expanded Path 36
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.496
  slack                                               1.298
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.158                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.215                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.225                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.406                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.412                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.449                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.449                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.483                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.496                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.496                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 37
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.837
  data arrival time                          -        3.537
  slack                                               1.300
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.494                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.494                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.524                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.537                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.537                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.270          
  4.837                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.837                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.837                        data required time



Expanded Path 38
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.516
  slack                                               1.302
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.163                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.220                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.230                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.468                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.468                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.502                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.516                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.516                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 39
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.515
  slack                                               1.303
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.176                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.233                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.243                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.468                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.468                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.502                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.515                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.515                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 40
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.513
  slack                                               1.305
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.186                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.243                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.253                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.469                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.469                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.499                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.513                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.513                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time



Expanded Path 41
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.818
  data arrival time                          -        3.512
  slack                                               1.306
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.201                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.258                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.268                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.464                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.464                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.498                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.512                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.512                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.818                        data required time



Expanded Path 42
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.512
  slack                                               1.306
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.171                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.228                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.238                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.469                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.469                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.499                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.512                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.512                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 43
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.487
  slack                                               1.307
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.149                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.206                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.216                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.397                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.403                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.440                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.440                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.474                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.487                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.487                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 44
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.818
  data arrival time                          -        3.511
  slack                                               1.307
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.200                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.257                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.267                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.463                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.463                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.497                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.511                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.511                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.818                        data required time



Expanded Path 45
  From: MEM_GENMON_0/rw_state[1]:CLK
  To: MEM_GENMON_0/walking_1_rd[31]:SLn
  data required time                                  4.774
  data arrival time                          -        3.463
  slack                                               1.311
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[1]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[1]:Q (f)
               +     0.236          net: MEM_GENMON_0/rw_state_Z[1]
  2.860                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:C (f)
               +     0.057          cell: ADLIB:CFG3
  2.917                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.546          net: MEM_GENMON_0/N_325_i
  3.463                        MEM_GENMON_0/walking_1_rd[31]:SLn (f)
                                    
  3.463                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[31]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[31]:SLn
                                    
  4.774                        data required time



Expanded Path 46
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.507
  slack                                               1.311
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.154                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.211                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.221                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.459                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.459                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.493                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.507                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.507                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 47
  From: MEM_GENMON_0/write_addr[2]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.818
  data arrival time                          -        3.507
  slack                                               1.311
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[2]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[2]:Q (r)
               +     0.152          net: MEM_GENMON_0/write_addr_Z[2]
  2.776                        MEM_GENMON_0/read_ena_0_i_a2_8_4:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.837                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.938                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.076                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.109                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.207                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.264                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.274                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.464                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.464                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.494                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.507                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.507                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.818                        data required time



Expanded Path 48
  From: MEM_GENMON_0/rw_state[1]:CLK
  To: MEM_GENMON_0/walking_1_rd[29]:SLn
  data required time                                  4.774
  data arrival time                          -        3.462
  slack                                               1.312
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[1]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[1]:Q (f)
               +     0.236          net: MEM_GENMON_0/rw_state_Z[1]
  2.860                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:C (f)
               +     0.057          cell: ADLIB:CFG3
  2.917                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.545          net: MEM_GENMON_0/N_325_i
  3.462                        MEM_GENMON_0/walking_1_rd[29]:SLn (f)
                                    
  3.462                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[29]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[29]:SLn
                                    
  4.774                        data required time



Expanded Path 49
  From: MEM_GENMON_0/rw_state[1]:CLK
  To: MEM_GENMON_0/walking_1_rd[32]:SLn
  data required time                                  4.774
  data arrival time                          -        3.462
  slack                                               1.312
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[1]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[1]:Q (f)
               +     0.236          net: MEM_GENMON_0/rw_state_Z[1]
  2.860                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:C (f)
               +     0.057          cell: ADLIB:CFG3
  2.917                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.545          net: MEM_GENMON_0/N_325_i
  3.462                        MEM_GENMON_0/walking_1_rd[32]:SLn (f)
                                    
  3.462                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[32]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[32]:SLn
                                    
  4.774                        data required time



Expanded Path 50
  From: MEM_GENMON_0/rw_state[1]:CLK
  To: MEM_GENMON_0/walking_1_rd[28]:SLn
  data required time                                  4.774
  data arrival time                          -        3.461
  slack                                               1.313
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[1]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[1]:Q (f)
               +     0.236          net: MEM_GENMON_0/rw_state_Z[1]
  2.860                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:C (f)
               +     0.057          cell: ADLIB:CFG3
  2.917                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.544          net: MEM_GENMON_0/N_325_i
  3.461                        MEM_GENMON_0/walking_1_rd[28]:SLn (f)
                                    
  3.461                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[28]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[28]:SLn
                                    
  4.774                        data required time



Expanded Path 51
  From: MEM_GENMON_0/rw_state[1]:CLK
  To: MEM_GENMON_0/walking_1_rd[30]:SLn
  data required time                                  4.774
  data arrival time                          -        3.461
  slack                                               1.313
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[1]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[1]:Q (f)
               +     0.236          net: MEM_GENMON_0/rw_state_Z[1]
  2.860                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:C (f)
               +     0.057          cell: ADLIB:CFG3
  2.917                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.544          net: MEM_GENMON_0/N_325_i
  3.461                        MEM_GENMON_0/walking_1_rd[30]:SLn (f)
                                    
  3.461                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[30]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[30]:SLn
                                    
  4.774                        data required time



Expanded Path 52
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.837
  data arrival time                          -        3.523
  slack                                               1.314
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.479                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.479                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.509                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.523                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.523                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.270          
  4.837                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.837                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.837                        data required time



Expanded Path 53
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.502
  slack                                               1.316
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.163                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.220                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.230                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.455                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.455                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.489                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.502                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.502                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 54
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.818
  data arrival time                          -        3.502
  slack                                               1.316
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.191                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.248                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.258                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.454                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.454                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.488                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.502                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.502                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.818                        data required time



Expanded Path 55
  From: MEM_GENMON_0/write_addr[3]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.477
  slack                                               1.317
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[3]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[3]:Q (r)
               +     0.242          net: MEM_GENMON_0/write_addr_Z[3]
  2.866                        MEM_GENMON_0/read_addr_cry_cy[0]:D (r)
               +     0.148          cell: ADLIB:ARI1_CC
  3.014                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.112                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.169                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.179                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.360                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.366                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.429                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.429                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.463                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.477                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.477                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 56
  From: MEM_GENMON_0/read_addr[5]:CLK
  To: MEM_GENMON_0/rw_state[0]:D
  data required time                                  4.813
  data arrival time                          -        3.494
  slack                                               1.319
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/read_addr[5]:Q (r)
               +     0.164          net: MEM_GENMON_0_read_addr_3[5]
  2.793                        MEM_GENMON_0/un1_read_addr_0_a2_6:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.915                        MEM_GENMON_0/un1_read_addr_0_a2_6:Y (r)
               +     0.182          net: MEM_GENMON_0/un1_read_addr_0_a2_6_Z
  3.097                        MEM_GENMON_0/un1_read_addr_0_a2:C (r)
               +     0.036          cell: ADLIB:CFG4
  3.133                        MEM_GENMON_0/un1_read_addr_0_a2:Y (r)
               +     0.070          net: MEM_GENMON_0/un1_read_addr_0_a2_Z
  3.203                        MEM_GENMON_0/rw_state17:A (r)
               +     0.036          cell: ADLIB:CFG2
  3.239                        MEM_GENMON_0/rw_state17:Y (r)
               +     0.193          net: MEM_GENMON_0/rw_state17_Z
  3.432                        MEM_GENMON_0/rw_state_RNO[0]:D (r)
               +     0.047          cell: ADLIB:CFG4
  3.479                        MEM_GENMON_0/rw_state_RNO[0]:Y (r)
               +     0.015          net: MEM_GENMON_0/N_305_i
  3.494                        MEM_GENMON_0/rw_state[0]:D (r)
                                    
  3.494                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.311          net: PF_CCC_0_OUT0_FABCLK_0
  4.562                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.251          
  4.813                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.813                        MEM_GENMON_0/rw_state[0]:D
                                    
  4.813                        data required time



Expanded Path 57
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.499
  slack                                               1.319
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.158                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.215                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.225                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.456                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.456                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.486                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.499                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.499                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 58
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.498
  slack                                               1.320
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.171                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.228                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.238                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.454                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.454                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.484                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.498                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.498                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time



Expanded Path 59
  From: MEM_GENMON_0/write_addr[4]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.818
  data arrival time                          -        3.496
  slack                                               1.322
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[4]:Q (r)
               +     0.111          net: MEM_GENMON_0/write_addr_Z[4]
  2.737                        MEM_GENMON_0/read_ena_0_i_a2_8_3:A (r)
               +     0.061          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.453                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.453                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.483                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.496                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.496                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.818                        data required time



Expanded Path 60
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.818
  data arrival time                          -        3.495
  slack                                               1.323
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.202          net: MEM_GENMON_0/write_addr_Z[7]
  2.826                        MEM_GENMON_0/read_ena_0_i_a2_8:B (r)
               +     0.100          cell: ADLIB:CFG4
  2.926                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.064                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.097                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.195                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.252                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.262                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.452                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.452                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.482                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.495                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.495                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.818                        data required time



Expanded Path 61
  From: MEM_GENMON_0/read_addr[5]:CLK
  To: MEM_GENMON_0/read_ena:D
  data required time                                  4.818
  data arrival time                          -        3.493
  slack                                               1.325
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.628                        MEM_GENMON_0/read_addr[5]:Q (f)
               +     0.162          net: MEM_GENMON_0_read_addr_3[5]
  2.790                        MEM_GENMON_0/un1_read_addr_0_a2_6:C (f)
               +     0.119          cell: ADLIB:CFG4
  2.909                        MEM_GENMON_0/un1_read_addr_0_a2_6:Y (f)
               +     0.184          net: MEM_GENMON_0/un1_read_addr_0_a2_6_Z
  3.093                        MEM_GENMON_0/un1_read_addr_0_a2:C (f)
               +     0.034          cell: ADLIB:CFG4
  3.127                        MEM_GENMON_0/un1_read_addr_0_a2:Y (f)
               +     0.263          net: MEM_GENMON_0/un1_read_addr_0_a2_Z
  3.390                        MEM_GENMON_0/read_ena_1:A (f)
               +     0.088          cell: ADLIB:CFG4
  3.478                        MEM_GENMON_0/read_ena_1:Y (r)
               +     0.015          net: MEM_GENMON_0/read_ena_1_Z
  3.493                        MEM_GENMON_0/read_ena:D (r)
                                    
  3.493                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_ena:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_ena:D
                                    
  4.818                        data required time



Expanded Path 62
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.493
  slack                                               1.325
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.154                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.211                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.221                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.446                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.446                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.480                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.493                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.493                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 63
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.837
  data arrival time                          -        3.512
  slack                                               1.325
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.201                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.258                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.268                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.464                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.464                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.498                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.512                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.512                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.270          
  4.837                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.837                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.837                        data required time



Expanded Path 64
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.490
  slack                                               1.328
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.149                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.206                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.216                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.447                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.447                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.477                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.490                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.490                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 65
  From: MEM_GENMON_0/rw_state[0]:CLK
  To: MEM_GENMON_0/walking_1[8]:SLn
  data required time                                  4.766
  data arrival time                          -        3.437
  slack                                               1.329
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[0]:Q (f)
               +     0.282          net: MEM_GENMON_0/write_addr
  2.906                        MEM_GENMON_0/rw_state_RNIL8VN[1]:A (f)
               +     0.057          cell: ADLIB:CFG3
  2.963                        MEM_GENMON_0/rw_state_RNIL8VN[1]:Y (f)
               +     0.474          net: MEM_GENMON_0/N_406_i
  3.437                        MEM_GENMON_0/walking_1[8]:SLn (f)
                                    
  3.437                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.307          net: PF_CCC_0_OUT0_FABCLK_0
  4.558                        MEM_GENMON_0/walking_1[8]:CLK (r)
               +     0.242          
  4.800                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.766                        MEM_GENMON_0/walking_1[8]:SLn
                                    
  4.766                        data required time



Expanded Path 66
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.818
  data arrival time                          -        3.487
  slack                                               1.331
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.176                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.233                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.243                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.439                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.439                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.473                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.487                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.487                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.818                        data required time



Expanded Path 67
  From: MEM_GENMON_0/write_addr[6]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.818
  data arrival time                          -        3.486
  slack                                               1.332
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.355          net: PF_CCC_0_OUT0_FABCLK_0
  2.509                        MEM_GENMON_0/write_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.626                        MEM_GENMON_0/write_addr[6]:Q (r)
               +     0.169          net: MEM_GENMON_0/write_addr_Z[6]
  2.795                        MEM_GENMON_0/read_ena_0_i_a2_8:A (r)
               +     0.122          cell: ADLIB:CFG4
  2.917                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.055                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.088                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.186                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.243                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.253                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.443                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.443                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.473                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.486                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.486                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.818                        data required time



Expanded Path 68
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.485
  slack                                               1.333
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.158                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.215                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.225                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.441                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.441                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.471                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.485                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.485                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time



Expanded Path 69
  From: MEM_GENMON_0/write_addr[7]:CLK
  To: PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12]
  data required time                                  4.660
  data arrival time                          -        3.326
  slack                                               1.334
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[7]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[7]:Q (r)
               +     0.198          net: MEM_GENMON_0/write_addr_Z[7]
  2.822                        MEM_GENMON_0/un3_addr_i_m2[7]:B (r)
               +     0.100          cell: ADLIB:CFG3
  2.922                        MEM_GENMON_0/un3_addr_i_m2[7]:Y (r)
               +     0.404          net: N_49
  3.326                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12] (r)
                                    
  3.326                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.386          net: PF_CCC_0_OUT0_FABCLK_0
  4.637                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_CLK (r)
               +     0.251          
  4.888                        clock reconvergence pessimism
               -     0.228          Library setup time: ADLIB:RAM1K20_IP
  4.660                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12]
                                    
  4.660                        data required time



Expanded Path 70
  From: MEM_GENMON_0/read_ena:CLK
  To: PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[9]
  data required time                                  4.660
  data arrival time                          -        3.325
  slack                                               1.335
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_ena:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/read_ena:Q (r)
               +     0.233          net: MEM_GENMON_0_read_ena
  2.862                        MEM_GENMON_0/un3_addr_i_m2[4]:C (r)
               +     0.100          cell: ADLIB:CFG3
  2.962                        MEM_GENMON_0/un3_addr_i_m2[4]:Y (r)
               +     0.363          net: N_52
  3.325                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[9] (r)
                                    
  3.325                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.386          net: PF_CCC_0_OUT0_FABCLK_0
  4.637                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_CLK (r)
               +     0.251          
  4.888                        clock reconvergence pessimism
               -     0.228          Library setup time: ADLIB:RAM1K20_IP
  4.660                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[9]
                                    
  4.660                        data required time



Expanded Path 71
  From: MEM_GENMON_0/write_addr[8]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.837
  data arrival time                          -        3.496
  slack                                               1.341
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/write_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/write_addr[8]:Q (r)
               +     0.133          net: MEM_GENMON_0/write_addr_Z[8]
  2.762                        MEM_GENMON_0/read_ena_0_i_a2_8_3:B (r)
               +     0.036          cell: ADLIB:CFG2
  2.798                        MEM_GENMON_0/read_ena_0_i_a2_8_3:Y (r)
               +     0.068          net: MEM_GENMON_0/read_ena_0_i_a2_8_3_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:D (r)
               +     0.061          cell: ADLIB:CFG4
  2.927                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.065                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.098                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.196                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.253                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.263                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.453                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.453                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.483                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.496                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.496                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.270          
  4.837                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.837                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.837                        data required time



Expanded Path 72
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.476
  slack                                               1.342
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.149                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.206                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.216                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.432                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.432                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.462                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.476                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.476                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time



Expanded Path 73
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.818
  data arrival time                          -        3.474
  slack                                               1.344
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.163                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.220                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.230                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.426                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.426                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.460                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.474                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.474                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.818                        data required time



Expanded Path 74
  From: MEM_GENMON_0/write_addr[3]:CLK
  To: MEM_GENMON_0/read_addr[8]:D
  data required time                                  4.794
  data arrival time                          -        3.450
  slack                                               1.344
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[3]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[3]:Q (r)
               +     0.242          net: MEM_GENMON_0/write_addr_Z[3]
  2.866                        MEM_GENMON_0/read_addr_cry_cy[0]:D (r)
               +     0.148          cell: ADLIB:ARI1_CC
  3.014                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.112                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.169                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.179                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.360                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.366                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.037          cell: ADLIB:CC_CONFIG
  3.403                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[0] (r)
               +     0.000          net: NET_CC_CONFIG38
  3.403                        MEM_GENMON_0/read_addr_cry[8]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.437                        MEM_GENMON_0/read_addr_cry[8]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[8]
  3.450                        MEM_GENMON_0/read_addr[8]:D (r)
                                    
  3.450                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[8]:D
                                    
  4.794                        data required time



Expanded Path 75
  From: MEM_GENMON_0/write_addr[5]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.818
  data arrival time                          -        3.471
  slack                                               1.347
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[5]:Q (r)
               +     0.141          net: MEM_GENMON_0/write_addr_Z[5]
  2.765                        MEM_GENMON_0/read_ena_0_i_a2_8_4:A (r)
               +     0.036          cell: ADLIB:CFG4
  2.801                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.866                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.902                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.040                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.073                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.171                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.228                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.238                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.428                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.428                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.458                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.471                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.471                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.818                        data required time



Expanded Path 76
  From: MEM_GENMON_0/write_addr[3]:CLK
  To: MEM_GENMON_0/read_addr[7]:D
  data required time                                  4.818
  data arrival time                          -        3.470
  slack                                               1.348
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[3]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[3]:Q (r)
               +     0.242          net: MEM_GENMON_0/write_addr_Z[3]
  2.866                        MEM_GENMON_0/read_addr_cry_cy[0]:D (r)
               +     0.148          cell: ADLIB:ARI1_CC
  3.014                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.117                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.174                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.184                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.238          cell: ADLIB:CC_CONFIG
  3.422                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG34
  3.422                        MEM_GENMON_0/read_addr_cry[7]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.456                        MEM_GENMON_0/read_addr_cry[7]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[7]
  3.470                        MEM_GENMON_0/read_addr[7]:D (r)
                                    
  3.470                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[7]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[7]:D
                                    
  4.818                        data required time



Expanded Path 77
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[5]:D
  data required time                                  4.818
  data arrival time                          -        3.465
  slack                                               1.353
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.154                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.211                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.221                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.417                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG26
  3.417                        MEM_GENMON_0/read_addr_cry[5]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.451                        MEM_GENMON_0/read_addr_cry[5]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s[5]
  3.465                        MEM_GENMON_0/read_addr[5]:D (r)
                                    
  3.465                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[5]:D
                                    
  4.818                        data required time



Expanded Path 78
  From: MEM_GENMON_0/rw_state[0]:CLK
  To: MEM_GENMON_0/walking_1_rd[31]:SLn
  data required time                                  4.774
  data arrival time                          -        3.417
  slack                                               1.357
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[0]:Q (f)
               +     0.213          net: MEM_GENMON_0/write_addr
  2.837                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:A (f)
               +     0.034          cell: ADLIB:CFG3
  2.871                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.546          net: MEM_GENMON_0/N_325_i
  3.417                        MEM_GENMON_0/walking_1_rd[31]:SLn (f)
                                    
  3.417                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[31]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[31]:SLn
                                    
  4.774                        data required time



Expanded Path 79
  From: MEM_GENMON_0/rw_state[0]:CLK
  To: MEM_GENMON_0/walking_1_rd[29]:SLn
  data required time                                  4.774
  data arrival time                          -        3.416
  slack                                               1.358
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[0]:Q (f)
               +     0.213          net: MEM_GENMON_0/write_addr
  2.837                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:A (f)
               +     0.034          cell: ADLIB:CFG3
  2.871                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.545          net: MEM_GENMON_0/N_325_i
  3.416                        MEM_GENMON_0/walking_1_rd[29]:SLn (f)
                                    
  3.416                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[29]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[29]:SLn
                                    
  4.774                        data required time



Expanded Path 80
  From: MEM_GENMON_0/rw_state[0]:CLK
  To: MEM_GENMON_0/walking_1_rd[32]:SLn
  data required time                                  4.774
  data arrival time                          -        3.416
  slack                                               1.358
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[0]:Q (f)
               +     0.213          net: MEM_GENMON_0/write_addr
  2.837                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:A (f)
               +     0.034          cell: ADLIB:CFG3
  2.871                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.545          net: MEM_GENMON_0/N_325_i
  3.416                        MEM_GENMON_0/walking_1_rd[32]:SLn (f)
                                    
  3.416                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[32]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[32]:SLn
                                    
  4.774                        data required time



Expanded Path 81
  From: MEM_GENMON_0/read_addr[5]:CLK
  To: MEM_GENMON_0/rp_small_last_read:D
  data required time                                  4.813
  data arrival time                          -        3.454
  slack                                               1.359
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_addr[5]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/read_addr[5]:Q (r)
               +     0.164          net: MEM_GENMON_0_read_addr_3[5]
  2.793                        MEM_GENMON_0/un1_read_addr_0_a2_6:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.915                        MEM_GENMON_0/un1_read_addr_0_a2_6:Y (r)
               +     0.182          net: MEM_GENMON_0/un1_read_addr_0_a2_6_Z
  3.097                        MEM_GENMON_0/un1_read_addr_0_a2:C (r)
               +     0.036          cell: ADLIB:CFG4
  3.133                        MEM_GENMON_0/un1_read_addr_0_a2:Y (r)
               +     0.257          net: MEM_GENMON_0/un1_read_addr_0_a2_Z
  3.390                        MEM_GENMON_0/rp_small_last_read_1:C (r)
               +     0.047          cell: ADLIB:CFG4
  3.437                        MEM_GENMON_0/rp_small_last_read_1:Y (r)
               +     0.017          net: MEM_GENMON_0/rp_small_last_read_1_Z
  3.454                        MEM_GENMON_0/rp_small_last_read:D (r)
                                    
  3.454                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.311          net: PF_CCC_0_OUT0_FABCLK_0
  4.562                        MEM_GENMON_0/rp_small_last_read:CLK (r)
               +     0.251          
  4.813                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.813                        MEM_GENMON_0/rp_small_last_read:D
                                    
  4.813                        data required time



Expanded Path 82
  From: MEM_GENMON_0/rw_state[0]:CLK
  To: MEM_GENMON_0/walking_1_rd[28]:SLn
  data required time                                  4.774
  data arrival time                          -        3.415
  slack                                               1.359
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[0]:Q (f)
               +     0.213          net: MEM_GENMON_0/write_addr
  2.837                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:A (f)
               +     0.034          cell: ADLIB:CFG3
  2.871                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.544          net: MEM_GENMON_0/N_325_i
  3.415                        MEM_GENMON_0/walking_1_rd[28]:SLn (f)
                                    
  3.415                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[28]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[28]:SLn
                                    
  4.774                        data required time



Expanded Path 83
  From: MEM_GENMON_0/rw_state[0]:CLK
  To: MEM_GENMON_0/walking_1_rd[30]:SLn
  data required time                                  4.774
  data arrival time                          -        3.415
  slack                                               1.359
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[0]:Q (f)
               +     0.213          net: MEM_GENMON_0/write_addr
  2.837                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:A (f)
               +     0.034          cell: ADLIB:CFG3
  2.871                        MEM_GENMON_0/rw_state_RNIL8VN_0[1]:Y (f)
               +     0.544          net: MEM_GENMON_0/N_325_i
  3.415                        MEM_GENMON_0/walking_1_rd[30]:SLn (f)
                                    
  3.415                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.315          net: PF_CCC_0_OUT0_FABCLK_0
  4.566                        MEM_GENMON_0/walking_1_rd[30]:CLK (r)
               +     0.242          
  4.808                        clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  4.774                        MEM_GENMON_0/walking_1_rd[30]:SLn
                                    
  4.774                        data required time



Expanded Path 84
  From: MEM_GENMON_0/rw_state[1]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.434
  slack                                               1.360
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[1]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[1]:Q (f)
               +     0.251          net: MEM_GENMON_0/rw_state_Z[1]
  2.875                        MEM_GENMON_0/read_addr_cry_cy[0]:B (f)
               +     0.096          cell: ADLIB:ARI1_CC
  2.971                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.069                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.126                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.136                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.317                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.323                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.386                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.386                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.420                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.434                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.434                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 85
  From: MEM_GENMON_0/write_addr[1]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.818
  data arrival time                          -        3.458
  slack                                               1.360
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[1]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[1]:Q (r)
               +     0.039          net: MEM_GENMON_0/write_addr_Z[1]
  2.666                        MEM_GENMON_0/read_ena_0_i_a2_8_4:C (r)
               +     0.122          cell: ADLIB:CFG4
  2.788                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.853                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.889                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.027                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.060                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.158                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.215                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.225                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.415                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.415                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.445                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.458                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.458                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.818                        data required time



Expanded Path 86
  From: MEM_GENMON_0/read_addr[4]:CLK
  To: MEM_GENMON_0/rw_state[0]:D
  data required time                                  4.813
  data arrival time                          -        3.452
  slack                                               1.361
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/read_addr[4]:Q (r)
               +     0.144          net: MEM_GENMON_0_read_addr_3[4]
  2.773                        MEM_GENMON_0/un1_read_addr_0_a2_6:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.873                        MEM_GENMON_0/un1_read_addr_0_a2_6:Y (r)
               +     0.182          net: MEM_GENMON_0/un1_read_addr_0_a2_6_Z
  3.055                        MEM_GENMON_0/un1_read_addr_0_a2:C (r)
               +     0.036          cell: ADLIB:CFG4
  3.091                        MEM_GENMON_0/un1_read_addr_0_a2:Y (r)
               +     0.070          net: MEM_GENMON_0/un1_read_addr_0_a2_Z
  3.161                        MEM_GENMON_0/rw_state17:A (r)
               +     0.036          cell: ADLIB:CFG2
  3.197                        MEM_GENMON_0/rw_state17:Y (r)
               +     0.193          net: MEM_GENMON_0/rw_state17_Z
  3.390                        MEM_GENMON_0/rw_state_RNO[0]:D (r)
               +     0.047          cell: ADLIB:CFG4
  3.437                        MEM_GENMON_0/rw_state_RNO[0]:Y (r)
               +     0.015          net: MEM_GENMON_0/N_305_i
  3.452                        MEM_GENMON_0/rw_state[0]:D (r)
                                    
  3.452                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.311          net: PF_CCC_0_OUT0_FABCLK_0
  4.562                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.251          
  4.813                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.813                        MEM_GENMON_0/rw_state[0]:D
                                    
  4.813                        data required time



Expanded Path 87
  From: MEM_GENMON_0/read_data_rp_small[19]:CLK
  To: MEM_GENMON_0/read_error:D
  data required time                                  4.808
  data arrival time                          -        3.446
  slack                                               1.362
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_data_rp_small[19]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.628                        MEM_GENMON_0/read_data_rp_small[19]:Q (f)
               +     0.376          net: MEM_GENMON_0/read_data_rp_small_Z[19]
  3.004                        MEM_GENMON_0/read_error10_0_I_51:A (f)
               +     0.034          cell: ADLIB:ARI1_CC
  3.038                        MEM_GENMON_0/read_error10_0_I_51:P (f)
               +     0.011          net: NET_CC_CONFIG80
  3.049                        MEM_GENMON_0/read_error10_0_I_1_CC_0:P[10] (f)
               +     0.132          cell: ADLIB:CC_CONFIG
  3.181                        MEM_GENMON_0/read_error10_0_I_1_CC_0:CO (f)
               +     0.004          net: CI_TO_CO43
  3.185                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CI (f)
               +     0.086          cell: ADLIB:CC_CONFIG
  3.271                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG127
  3.271                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.305                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CO (r)
               +     0.141          net: MEM_GENMON_0/read_error_1_sqmuxa_1
  3.446                        MEM_GENMON_0/read_error:D (r)
                                    
  3.446                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.323          net: PF_CCC_0_OUT0_FABCLK_0
  4.574                        MEM_GENMON_0/read_error:CLK (r)
               +     0.234          
  4.808                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.808                        MEM_GENMON_0/read_error:D
                                    
  4.808                        data required time



Expanded Path 88
  From: MEM_GENMON_0/write_addr[3]:CLK
  To: MEM_GENMON_0/read_addr[6]:D
  data required time                                  4.818
  data arrival time                          -        3.456
  slack                                               1.362
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[3]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[3]:Q (r)
               +     0.242          net: MEM_GENMON_0/write_addr_Z[3]
  2.866                        MEM_GENMON_0/read_addr_cry_cy[0]:D (r)
               +     0.148          cell: ADLIB:ARI1_CC
  3.014                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.103          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.117                        MEM_GENMON_0/read_addr_cry[3]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.174                        MEM_GENMON_0/read_addr_cry[3]:P (f)
               +     0.010          net: NET_CC_CONFIG15
  3.184                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[7] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  3.409                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG30
  3.409                        MEM_GENMON_0/read_addr_cry[6]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.443                        MEM_GENMON_0/read_addr_cry[6]:S (r)
               +     0.013          net: MEM_GENMON_0/read_addr_s[6]
  3.456                        MEM_GENMON_0/read_addr[6]:D (r)
                                    
  3.456                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[6]:D
                                    
  4.818                        data required time



Expanded Path 89
  From: MEM_GENMON_0/rw_state[0]:CLK
  To: MEM_GENMON_0/read_addr[9]:D
  data required time                                  4.794
  data arrival time                          -        3.431
  slack                                               1.363
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.119          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/rw_state[0]:Q (f)
               +     0.287          net: MEM_GENMON_0/write_addr
  2.911                        MEM_GENMON_0/read_addr_cry_cy[0]:C (f)
               +     0.057          cell: ADLIB:ARI1_CC
  2.968                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.066                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.123                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.133                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.181          cell: ADLIB:CC_CONFIG
  3.314                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CO (r)
               +     0.006          net: CI_TO_CO
  3.320                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CI (r)
               +     0.063          cell: ADLIB:CC_CONFIG
  3.383                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_1:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG42
  3.383                        MEM_GENMON_0/read_addr_s[9]:CC (r)
               +     0.034          cell: ADLIB:ARI1_CC
  3.417                        MEM_GENMON_0/read_addr_s[9]:S (r)
               +     0.014          net: MEM_GENMON_0/read_addr_s_Z[9]
  3.431                        MEM_GENMON_0/read_addr[9]:D (r)
                                    
  3.431                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.309          net: PF_CCC_0_OUT0_FABCLK_0
  4.560                        MEM_GENMON_0/read_addr[9]:CLK (r)
               +     0.234          
  4.794                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.794                        MEM_GENMON_0/read_addr[9]:D
                                    
  4.794                        data required time



Expanded Path 90
  From: MEM_GENMON_0/read_addr[4]:CLK
  To: MEM_GENMON_0/read_ena:D
  data required time                                  4.818
  data arrival time                          -        3.454
  slack                                               1.364
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.628                        MEM_GENMON_0/read_addr[4]:Q (f)
               +     0.146          net: MEM_GENMON_0_read_addr_3[4]
  2.774                        MEM_GENMON_0/un1_read_addr_0_a2_6:D (f)
               +     0.096          cell: ADLIB:CFG4
  2.870                        MEM_GENMON_0/un1_read_addr_0_a2_6:Y (f)
               +     0.184          net: MEM_GENMON_0/un1_read_addr_0_a2_6_Z
  3.054                        MEM_GENMON_0/un1_read_addr_0_a2:C (f)
               +     0.034          cell: ADLIB:CFG4
  3.088                        MEM_GENMON_0/un1_read_addr_0_a2:Y (f)
               +     0.263          net: MEM_GENMON_0/un1_read_addr_0_a2_Z
  3.351                        MEM_GENMON_0/read_ena_1:A (f)
               +     0.088          cell: ADLIB:CFG4
  3.439                        MEM_GENMON_0/read_ena_1:Y (r)
               +     0.015          net: MEM_GENMON_0/read_ena_1_Z
  3.454                        MEM_GENMON_0/read_ena:D (r)
                                    
  3.454                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_ena:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_ena:D
                                    
  4.818                        data required time



Expanded Path 91
  From: MEM_GENMON_0/read_ena:CLK
  To: PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12]
  data required time                                  4.660
  data arrival time                          -        3.295
  slack                                               1.365
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_ena:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/read_ena:Q (r)
               +     0.226          net: MEM_GENMON_0_read_ena
  2.855                        MEM_GENMON_0/un3_addr_i_m2[7]:C (r)
               +     0.036          cell: ADLIB:CFG3
  2.891                        MEM_GENMON_0/un3_addr_i_m2[7]:Y (r)
               +     0.404          net: N_49
  3.295                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12] (r)
                                    
  3.295                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.386          net: PF_CCC_0_OUT0_FABCLK_0
  4.637                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_CLK (r)
               +     0.251          
  4.888                        clock reconvergence pessimism
               -     0.228          Library setup time: ADLIB:RAM1K20_IP
  4.660                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[12]
                                    
  4.660                        data required time



Expanded Path 92
  From: MEM_GENMON_0/write_addr[3]:CLK
  To: MEM_GENMON_0/read_addr[4]:D
  data required time                                  4.818
  data arrival time                          -        3.453
  slack                                               1.365
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[3]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[3]:Q (r)
               +     0.242          net: MEM_GENMON_0/write_addr_Z[3]
  2.866                        MEM_GENMON_0/read_addr_cry_cy[0]:D (r)
               +     0.148          cell: ADLIB:ARI1_CC
  3.014                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.112                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.169                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.179                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.231          cell: ADLIB:CC_CONFIG
  3.410                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[8] (f)
               +     0.000          net: NET_CC_CONFIG22
  3.410                        MEM_GENMON_0/read_addr_cry[4]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.440                        MEM_GENMON_0/read_addr_cry[4]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[4]
  3.453                        MEM_GENMON_0/read_addr[4]:D (f)
                                    
  3.453                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[4]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[4]:D
                                    
  4.818                        data required time



Expanded Path 93
  From: MEM_GENMON_0/expected_data_rp_small_d1[0]:CLK
  To: MEM_GENMON_0/read_error:D
  data required time                                  4.808
  data arrival time                          -        3.442
  slack                                               1.366
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.360          net: PF_CCC_0_OUT0_FABCLK_0
  2.514                        MEM_GENMON_0/expected_data_rp_small_d1[0]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.630                        MEM_GENMON_0/expected_data_rp_small_d1[0]:Q (f)
               +     0.222          net: MEM_GENMON_0/expected_data_rp_small_d1_Z[0]
  2.852                        MEM_GENMON_0/read_error10_0_I_1:B (f)
               +     0.096          cell: ADLIB:ARI1_CC
  2.948                        MEM_GENMON_0/read_error10_0_I_1:P (f)
               +     0.011          net: NET_CC_CONFIG44
  2.959                        MEM_GENMON_0/read_error10_0_I_1_CC_0:P[1] (f)
               +     0.218          cell: ADLIB:CC_CONFIG
  3.177                        MEM_GENMON_0/read_error10_0_I_1_CC_0:CO (f)
               +     0.004          net: CI_TO_CO43
  3.181                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CI (f)
               +     0.086          cell: ADLIB:CC_CONFIG
  3.267                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG127
  3.267                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.301                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CO (r)
               +     0.141          net: MEM_GENMON_0/read_error_1_sqmuxa_1
  3.442                        MEM_GENMON_0/read_error:D (r)
                                    
  3.442                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.323          net: PF_CCC_0_OUT0_FABCLK_0
  4.574                        MEM_GENMON_0/read_error:CLK (r)
               +     0.234          
  4.808                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.808                        MEM_GENMON_0/read_error:D
                                    
  4.808                        data required time



Expanded Path 94
  From: MEM_GENMON_0/expected_data_rp_small_d1[17]:CLK
  To: MEM_GENMON_0/read_error:D
  data required time                                  4.817
  data arrival time                          -        3.451
  slack                                               1.366
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/expected_data_rp_small_d1[17]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.621                        MEM_GENMON_0/expected_data_rp_small_d1[17]:Q (f)
               +     0.341          net: MEM_GENMON_0/expected_data_rp_small_d1_Z[17]
  2.962                        MEM_GENMON_0/read_error10_0_I_21:C (f)
               +     0.096          cell: ADLIB:ARI1_CC
  3.058                        MEM_GENMON_0/read_error10_0_I_21:P (f)
               +     0.012          net: NET_CC_CONFIG76
  3.070                        MEM_GENMON_0/read_error10_0_I_1_CC_0:P[9] (f)
               +     0.116          cell: ADLIB:CC_CONFIG
  3.186                        MEM_GENMON_0/read_error10_0_I_1_CC_0:CO (f)
               +     0.004          net: CI_TO_CO43
  3.190                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CI (f)
               +     0.086          cell: ADLIB:CC_CONFIG
  3.276                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG127
  3.276                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.310                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CO (r)
               +     0.141          net: MEM_GENMON_0/read_error_1_sqmuxa_1
  3.451                        MEM_GENMON_0/read_error:D (r)
                                    
  3.451                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.323          net: PF_CCC_0_OUT0_FABCLK_0
  4.574                        MEM_GENMON_0/read_error:CLK (r)
               +     0.243          
  4.817                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.817                        MEM_GENMON_0/read_error:D
                                    
  4.817                        data required time



Expanded Path 95
  From: MEM_GENMON_0/write_addr[0]:CLK
  To: MEM_GENMON_0/read_addr[2]:D
  data required time                                  4.818
  data arrival time                          -        3.449
  slack                                               1.369
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.356          net: PF_CCC_0_OUT0_FABCLK_0
  2.510                        MEM_GENMON_0/write_addr[0]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.627                        MEM_GENMON_0/write_addr[0]:Q (r)
               +     0.052          net: MEM_GENMON_0/write_addr_Z[0]
  2.679                        MEM_GENMON_0/read_ena_0_i_a2_8_4:D (r)
               +     0.100          cell: ADLIB:CFG4
  2.779                        MEM_GENMON_0/read_ena_0_i_a2_8_4:Y (r)
               +     0.065          net: MEM_GENMON_0/read_ena_0_i_a2_8_4_Z
  2.844                        MEM_GENMON_0/read_ena_0_i_a2_8:C (r)
               +     0.036          cell: ADLIB:CFG4
  2.880                        MEM_GENMON_0/read_ena_0_i_a2_8:Y (r)
               +     0.138          net: MEM_GENMON_0/N_70_8
  3.018                        MEM_GENMON_0/read_addr_cry_cy[0]:A (r)
               +     0.033          cell: ADLIB:ARI1_CC
  3.051                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.149                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.206                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.216                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.190          cell: ADLIB:CC_CONFIG
  3.406                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG14
  3.406                        MEM_GENMON_0/read_addr_cry[2]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.436                        MEM_GENMON_0/read_addr_cry[2]:S (f)
               +     0.013          net: MEM_GENMON_0/read_addr_s[2]
  3.449                        MEM_GENMON_0/read_addr[2]:D (f)
                                    
  3.449                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[2]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[2]:D
                                    
  4.818                        data required time



Expanded Path 96
  From: MEM_GENMON_0/expected_data_rp_small_d1[22]:CLK
  To: MEM_GENMON_0/read_error:D
  data required time                                  4.817
  data arrival time                          -        3.445
  slack                                               1.372
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.351          net: PF_CCC_0_OUT0_FABCLK_0
  2.505                        MEM_GENMON_0/expected_data_rp_small_d1[22]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.622                        MEM_GENMON_0/expected_data_rp_small_d1[22]:Q (r)
               +     0.276          net: MEM_GENMON_0/expected_data_rp_small_d1_Z[22]
  2.898                        MEM_GENMON_0/read_error10_0_I_81:B (r)
               +     0.148          cell: ADLIB:ARI1_CC
  3.046                        MEM_GENMON_0/read_error10_0_I_81:P (f)
               +     0.009          net: NET_CC_CONFIG88
  3.055                        MEM_GENMON_0/read_error10_0_I_1_CC_1:P[0] (f)
               +     0.215          cell: ADLIB:CC_CONFIG
  3.270                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG127
  3.270                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.304                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CO (r)
               +     0.141          net: MEM_GENMON_0/read_error_1_sqmuxa_1
  3.445                        MEM_GENMON_0/read_error:D (r)
                                    
  3.445                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.323          net: PF_CCC_0_OUT0_FABCLK_0
  4.574                        MEM_GENMON_0/read_error:CLK (r)
               +     0.243          
  4.817                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.817                        MEM_GENMON_0/read_error:D
                                    
  4.817                        data required time



Expanded Path 97
  From: MEM_GENMON_0/read_data_rp_small[12]:CLK
  To: MEM_GENMON_0/read_error:D
  data required time                                  4.808
  data arrival time                          -        3.436
  slack                                               1.372
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.361          net: PF_CCC_0_OUT0_FABCLK_0
  2.515                        MEM_GENMON_0/read_data_rp_small[12]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.632                        MEM_GENMON_0/read_data_rp_small[12]:Q (r)
               +     0.214          net: MEM_GENMON_0/read_data_rp_small_Z[12]
  2.846                        MEM_GENMON_0/read_error10_0_I_69:D (r)
               +     0.148          cell: ADLIB:ARI1_CC
  2.994                        MEM_GENMON_0/read_error10_0_I_69:P (f)
               +     0.010          net: NET_CC_CONFIG68
  3.004                        MEM_GENMON_0/read_error10_0_I_1_CC_0:P[7] (f)
               +     0.167          cell: ADLIB:CC_CONFIG
  3.171                        MEM_GENMON_0/read_error10_0_I_1_CC_0:CO (f)
               +     0.004          net: CI_TO_CO43
  3.175                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CI (f)
               +     0.086          cell: ADLIB:CC_CONFIG
  3.261                        MEM_GENMON_0/read_error10_0_I_1_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG127
  3.261                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.295                        MEM_GENMON_0/read_error10_0_I_93_FCINST1:CO (r)
               +     0.141          net: MEM_GENMON_0/read_error_1_sqmuxa_1
  3.436                        MEM_GENMON_0/read_error:D (r)
                                    
  3.436                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.323          net: PF_CCC_0_OUT0_FABCLK_0
  4.574                        MEM_GENMON_0/read_error:CLK (r)
               +     0.234          
  4.808                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.808                        MEM_GENMON_0/read_error:D
                                    
  4.808                        data required time



Expanded Path 98
  From: MEM_GENMON_0/read_addr[6]:CLK
  To: PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[11]
  data required time                                  4.662
  data arrival time                          -        3.287
  slack                                               1.375
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.358          net: PF_CCC_0_OUT0_FABCLK_0
  2.512                        MEM_GENMON_0/read_addr[6]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.629                        MEM_GENMON_0/read_addr[6]:Q (r)
               +     0.207          net: MEM_GENMON_0_read_addr_3[6]
  2.836                        MEM_GENMON_0/un3_addr_i_m2[6]:A (r)
               +     0.061          cell: ADLIB:CFG3
  2.897                        MEM_GENMON_0/un3_addr_i_m2[6]:Y (r)
               +     0.390          net: N_50
  3.287                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[11] (r)
                                    
  3.287                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.386          net: PF_CCC_0_OUT0_FABCLK_0
  4.637                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_CLK (r)
               +     0.251          
  4.888                        clock reconvergence pessimism
               -     0.226          Library setup time: ADLIB:RAM1K20_IP
  4.662                        PF_TPSRAM_0/single_LSRAM_PF_TPSRAM_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_ADDR[11]
                                    
  4.662                        data required time



Expanded Path 99
  From: MEM_GENMON_0/read_addr[8]:CLK
  To: MEM_GENMON_0/rw_state[0]:D
  data required time                                  4.796
  data arrival time                          -        3.419
  slack                                               1.377
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.350          net: PF_CCC_0_OUT0_FABCLK_0
  2.504                        MEM_GENMON_0/read_addr[8]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.621                        MEM_GENMON_0/read_addr[8]:Q (r)
               +     0.158          net: MEM_GENMON_0_read_addr_3[8]
  2.779                        MEM_GENMON_0/un1_read_addr_0_a2_6:B (r)
               +     0.061          cell: ADLIB:CFG4
  2.840                        MEM_GENMON_0/un1_read_addr_0_a2_6:Y (r)
               +     0.182          net: MEM_GENMON_0/un1_read_addr_0_a2_6_Z
  3.022                        MEM_GENMON_0/un1_read_addr_0_a2:C (r)
               +     0.036          cell: ADLIB:CFG4
  3.058                        MEM_GENMON_0/un1_read_addr_0_a2:Y (r)
               +     0.070          net: MEM_GENMON_0/un1_read_addr_0_a2_Z
  3.128                        MEM_GENMON_0/rw_state17:A (r)
               +     0.036          cell: ADLIB:CFG2
  3.164                        MEM_GENMON_0/rw_state17:Y (r)
               +     0.193          net: MEM_GENMON_0/rw_state17_Z
  3.357                        MEM_GENMON_0/rw_state_RNO[0]:D (r)
               +     0.047          cell: ADLIB:CFG4
  3.404                        MEM_GENMON_0/rw_state_RNO[0]:Y (r)
               +     0.015          net: MEM_GENMON_0/N_305_i
  3.419                        MEM_GENMON_0/rw_state[0]:D (r)
                                    
  3.419                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.311          net: PF_CCC_0_OUT0_FABCLK_0
  4.562                        MEM_GENMON_0/rw_state[0]:CLK (r)
               +     0.234          
  4.796                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.796                        MEM_GENMON_0/rw_state[0]:D
                                    
  4.796                        data required time



Expanded Path 100
  From: MEM_GENMON_0/write_addr[3]:CLK
  To: MEM_GENMON_0/read_addr[3]:D
  data required time                                  4.818
  data arrival time                          -        3.439
  slack                                               1.379
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.262          Clock generation
  1.262                        
               +     0.320          net: PF_CCC_0/pll_inst_0_clkint_0
  1.582                        PF_CCC_0/clkint_0_1:A (r)
               +     0.211          cell: ADLIB:ICB_CLKINT
  1.793                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  1.793                        PF_CCC_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  1.948                        PF_CCC_0/clkint_0:Y (r)
               +     0.164          net: PF_CCC_0/clkint_0/U0_Y
  2.112                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.042          cell: ADLIB:RGB
  2.154                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.353          net: PF_CCC_0_OUT0_FABCLK_0
  2.507                        MEM_GENMON_0/write_addr[3]:CLK (r)
               +     0.117          cell: ADLIB:SLE
  2.624                        MEM_GENMON_0/write_addr[3]:Q (r)
               +     0.242          net: MEM_GENMON_0/write_addr_Z[3]
  2.866                        MEM_GENMON_0/read_addr_cry_cy[0]:D (r)
               +     0.148          cell: ADLIB:ARI1_CC
  3.014                        MEM_GENMON_0/read_addr_cry_cy[0]:Y (f)
               +     0.098          net: MEM_GENMON_0/read_addr_cry_cy_Y[0]
  3.112                        MEM_GENMON_0/read_addr_cry[0]:B (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.169                        MEM_GENMON_0/read_addr_cry[0]:P (f)
               +     0.010          net: NET_CC_CONFIG3
  3.179                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:P[4] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.395                        MEM_GENMON_0/read_addr_cry_cy[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG18
  3.395                        MEM_GENMON_0/read_addr_cry[3]:CC (f)
               +     0.030          cell: ADLIB:ARI1_CC
  3.425                        MEM_GENMON_0/read_addr_cry[3]:S (f)
               +     0.014          net: MEM_GENMON_0/read_addr_s[3]
  3.439                        MEM_GENMON_0/read_addr[3]:D (f)
                                    
  3.439                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.331                        PF_CCC_0/pll_inst_0/OUT0
               +     0.000          Clock source
  2.331                        PF_CCC_0/pll_inst_0:OUT0 (r)
               +     1.119          Clock generation
  3.450                        
               +     0.292          net: PF_CCC_0/pll_inst_0_clkint_0
  3.742                        PF_CCC_0/clkint_0_1:A (r)
               +     0.183          cell: ADLIB:ICB_CLKINT
  3.925                        PF_CCC_0/clkint_0_1:Y (r)
               +     0.000          net: PF_CCC_0/clkint_0_NET
  3.925                        PF_CCC_0/clkint_0:A (r)
               +     0.141          cell: ADLIB:GB
  4.066                        PF_CCC_0/clkint_0:Y (r)
               +     0.149          net: PF_CCC_0/clkint_0/U0_Y
  4.215                        PF_CCC_0/clkint_0/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  4.251                        PF_CCC_0/clkint_0/U0_RGB1:Y (f)
               +     0.316          net: PF_CCC_0_OUT0_FABCLK_0
  4.567                        MEM_GENMON_0/read_addr[3]:CLK (r)
               +     0.251          
  4.818                        clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  4.818                        MEM_GENMON_0/read_addr[3]:D
                                    
  4.818                        data required time


