
main.elf:     file format elf32-littlearm


Disassembly of section .ro:

00010000 <startup>:
   10000:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
   10004:	e3c00001 	bic	r0, r0, #1
   10008:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
   1000c:	e59fd010 	ldr	sp, [pc, #16]	; 10024 <start+0x24>
   10010:	fa000005 	blx	1002c <setup_vectors>
   10014:	fb0001ee 	blx	107d6 <ps7_init>
   10018:	e59fd008 	ldr	sp, [pc, #8]	; 10028 <start+0x28>
   1001c:	fb000012 	blx	1006e <main>
   10020:	eafffffe 	b	10020 <startup+0x20>
   10024:	00023478 	andeq	r3, r2, r8, ror r4
   10028:	3ffffff0 	svccc	0x00fffff0

0001002c <setup_vectors>:
   1002c:	b480      	push	{r7}
   1002e:	b085      	sub	sp, #20
   10030:	af00      	add	r7, sp, #0
   10032:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   10036:	f6ce 23ff 	movt	r3, #60159	; 0xeaff
   1003a:	60bb      	str	r3, [r7, #8]
   1003c:	2304      	movs	r3, #4
   1003e:	607b      	str	r3, [r7, #4]
   10040:	2300      	movs	r3, #0
   10042:	60fb      	str	r3, [r7, #12]
   10044:	e00a      	b.n	1005c <setup_vectors+0x30>
   10046:	68fb      	ldr	r3, [r7, #12]
   10048:	009a      	lsls	r2, r3, #2
   1004a:	687b      	ldr	r3, [r7, #4]
   1004c:	4413      	add	r3, r2
   1004e:	603b      	str	r3, [r7, #0]
   10050:	683b      	ldr	r3, [r7, #0]
   10052:	68ba      	ldr	r2, [r7, #8]
   10054:	601a      	str	r2, [r3, #0]
   10056:	68fb      	ldr	r3, [r7, #12]
   10058:	3301      	adds	r3, #1
   1005a:	60fb      	str	r3, [r7, #12]
   1005c:	68fb      	ldr	r3, [r7, #12]
   1005e:	2b06      	cmp	r3, #6
   10060:	d9f1      	bls.n	10046 <setup_vectors+0x1a>
   10062:	bf00      	nop
   10064:	3714      	adds	r7, #20
   10066:	46bd      	mov	sp, r7
   10068:	f85d 7b04 	ldr.w	r7, [sp], #4
   1006c:	4770      	bx	lr

0001006e <main>:
   1006e:	b580      	push	{r7, lr}
   10070:	b084      	sub	sp, #16
   10072:	af02      	add	r7, sp, #8
   10074:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
   10078:	f000 f820 	bl	100bc <initialize_heap>
   1007c:	2014      	movs	r0, #20
   1007e:	f000 f83e 	bl	100fe <malloc>
   10082:	4603      	mov	r3, r0
   10084:	607b      	str	r3, [r7, #4]
   10086:	f640 2340 	movw	r3, #2624	; 0xa40
   1008a:	f2c0 0301 	movt	r3, #1
   1008e:	9300      	str	r3, [sp, #0]
   10090:	f64c 23fe 	movw	r3, #51966	; 0xcafe
   10094:	f6ca 53ad 	movt	r3, #44461	; 0xadad
   10098:	2207      	movs	r2, #7
   1009a:	f640 212c 	movw	r1, #2604	; 0xa2c
   1009e:	f2c0 0101 	movt	r1, #1
   100a2:	6878      	ldr	r0, [r7, #4]
   100a4:	f000 f8e0 	bl	10268 <sprintf>
   100a8:	6878      	ldr	r0, [r7, #4]
   100aa:	f000 f8c4 	bl	10236 <puts>
   100ae:	f640 2054 	movw	r0, #2644	; 0xa54
   100b2:	f2c0 0001 	movt	r0, #1
   100b6:	f000 f8be 	bl	10236 <puts>
   100ba:	e7fe      	b.n	100ba <main+0x4c>

000100bc <initialize_heap>:
   100bc:	b480      	push	{r7}
   100be:	b085      	sub	sp, #20
   100c0:	af00      	add	r7, sp, #0
   100c2:	6078      	str	r0, [r7, #4]
   100c4:	687b      	ldr	r3, [r7, #4]
   100c6:	60fb      	str	r3, [r7, #12]
   100c8:	68fb      	ldr	r3, [r7, #12]
   100ca:	68fa      	ldr	r2, [r7, #12]
   100cc:	601a      	str	r2, [r3, #0]
   100ce:	68fb      	ldr	r3, [r7, #12]
   100d0:	68fa      	ldr	r2, [r7, #12]
   100d2:	605a      	str	r2, [r3, #4]
   100d4:	68fb      	ldr	r3, [r7, #12]
   100d6:	2200      	movs	r2, #0
   100d8:	721a      	strb	r2, [r3, #8]
   100da:	68fa      	ldr	r2, [r7, #12]
   100dc:	f64f 73f0 	movw	r3, #65520	; 0xfff0
   100e0:	f2c0 030f 	movt	r3, #15
   100e4:	60d3      	str	r3, [r2, #12]
   100e6:	f243 4374 	movw	r3, #13428	; 0x3474
   100ea:	f2c0 0301 	movt	r3, #1
   100ee:	68fa      	ldr	r2, [r7, #12]
   100f0:	601a      	str	r2, [r3, #0]
   100f2:	bf00      	nop
   100f4:	3714      	adds	r7, #20
   100f6:	46bd      	mov	sp, r7
   100f8:	f85d 7b04 	ldr.w	r7, [sp], #4
   100fc:	4770      	bx	lr

000100fe <malloc>:
   100fe:	b480      	push	{r7}
   10100:	b089      	sub	sp, #36	; 0x24
   10102:	af00      	add	r7, sp, #0
   10104:	6078      	str	r0, [r7, #4]
   10106:	687b      	ldr	r3, [r7, #4]
   10108:	3303      	adds	r3, #3
   1010a:	f023 0303 	bic.w	r3, r3, #3
   1010e:	617b      	str	r3, [r7, #20]
   10110:	f243 4374 	movw	r3, #13428	; 0x3474
   10114:	f2c0 0301 	movt	r3, #1
   10118:	681b      	ldr	r3, [r3, #0]
   1011a:	61fb      	str	r3, [r7, #28]
   1011c:	e00d      	b.n	1013a <malloc+0x3c>
   1011e:	69fb      	ldr	r3, [r7, #28]
   10120:	685a      	ldr	r2, [r3, #4]
   10122:	f243 4374 	movw	r3, #13428	; 0x3474
   10126:	f2c0 0301 	movt	r3, #1
   1012a:	681b      	ldr	r3, [r3, #0]
   1012c:	429a      	cmp	r2, r3
   1012e:	d101      	bne.n	10134 <malloc+0x36>
   10130:	2300      	movs	r3, #0
   10132:	e049      	b.n	101c8 <malloc+0xca>
   10134:	69fb      	ldr	r3, [r7, #28]
   10136:	685b      	ldr	r3, [r3, #4]
   10138:	61fb      	str	r3, [r7, #28]
   1013a:	69fb      	ldr	r3, [r7, #28]
   1013c:	68da      	ldr	r2, [r3, #12]
   1013e:	697b      	ldr	r3, [r7, #20]
   10140:	429a      	cmp	r2, r3
   10142:	d3ec      	bcc.n	1011e <malloc+0x20>
   10144:	69fb      	ldr	r3, [r7, #28]
   10146:	7a1b      	ldrb	r3, [r3, #8]
   10148:	2b00      	cmp	r3, #0
   1014a:	d1e8      	bne.n	1011e <malloc+0x20>
   1014c:	69fb      	ldr	r3, [r7, #28]
   1014e:	68da      	ldr	r2, [r3, #12]
   10150:	687b      	ldr	r3, [r7, #4]
   10152:	3324      	adds	r3, #36	; 0x24
   10154:	429a      	cmp	r2, r3
   10156:	d803      	bhi.n	10160 <malloc+0x62>
   10158:	69fb      	ldr	r3, [r7, #28]
   1015a:	2201      	movs	r2, #1
   1015c:	721a      	strb	r2, [r3, #8]
   1015e:	e01f      	b.n	101a0 <malloc+0xa2>
   10160:	697b      	ldr	r3, [r7, #20]
   10162:	3310      	adds	r3, #16
   10164:	69fa      	ldr	r2, [r7, #28]
   10166:	4413      	add	r3, r2
   10168:	613b      	str	r3, [r7, #16]
   1016a:	693b      	ldr	r3, [r7, #16]
   1016c:	69fa      	ldr	r2, [r7, #28]
   1016e:	601a      	str	r2, [r3, #0]
   10170:	69fb      	ldr	r3, [r7, #28]
   10172:	685a      	ldr	r2, [r3, #4]
   10174:	693b      	ldr	r3, [r7, #16]
   10176:	605a      	str	r2, [r3, #4]
   10178:	69fb      	ldr	r3, [r7, #28]
   1017a:	693a      	ldr	r2, [r7, #16]
   1017c:	605a      	str	r2, [r3, #4]
   1017e:	69fb      	ldr	r3, [r7, #28]
   10180:	68da      	ldr	r2, [r3, #12]
   10182:	697b      	ldr	r3, [r7, #20]
   10184:	1ad3      	subs	r3, r2, r3
   10186:	f1a3 0210 	sub.w	r2, r3, #16
   1018a:	693b      	ldr	r3, [r7, #16]
   1018c:	60da      	str	r2, [r3, #12]
   1018e:	693b      	ldr	r3, [r7, #16]
   10190:	2200      	movs	r2, #0
   10192:	721a      	strb	r2, [r3, #8]
   10194:	69fb      	ldr	r3, [r7, #28]
   10196:	697a      	ldr	r2, [r7, #20]
   10198:	60da      	str	r2, [r3, #12]
   1019a:	69fb      	ldr	r3, [r7, #28]
   1019c:	2201      	movs	r2, #1
   1019e:	721a      	strb	r2, [r3, #8]
   101a0:	69fb      	ldr	r3, [r7, #28]
   101a2:	3310      	adds	r3, #16
   101a4:	60fb      	str	r3, [r7, #12]
   101a6:	2300      	movs	r3, #0
   101a8:	61bb      	str	r3, [r7, #24]
   101aa:	e007      	b.n	101bc <malloc+0xbe>
   101ac:	69bb      	ldr	r3, [r7, #24]
   101ae:	68fa      	ldr	r2, [r7, #12]
   101b0:	4413      	add	r3, r2
   101b2:	2200      	movs	r2, #0
   101b4:	701a      	strb	r2, [r3, #0]
   101b6:	69bb      	ldr	r3, [r7, #24]
   101b8:	3301      	adds	r3, #1
   101ba:	61bb      	str	r3, [r7, #24]
   101bc:	69ba      	ldr	r2, [r7, #24]
   101be:	697b      	ldr	r3, [r7, #20]
   101c0:	429a      	cmp	r2, r3
   101c2:	d3f3      	bcc.n	101ac <malloc+0xae>
   101c4:	69fb      	ldr	r3, [r7, #28]
   101c6:	3310      	adds	r3, #16
   101c8:	4618      	mov	r0, r3
   101ca:	3724      	adds	r7, #36	; 0x24
   101cc:	46bd      	mov	sp, r7
   101ce:	f85d 7b04 	ldr.w	r7, [sp], #4
   101d2:	4770      	bx	lr

000101d4 <free>:
   101d4:	b480      	push	{r7}
   101d6:	b085      	sub	sp, #20
   101d8:	af00      	add	r7, sp, #0
   101da:	6078      	str	r0, [r7, #4]
   101dc:	687b      	ldr	r3, [r7, #4]
   101de:	3b10      	subs	r3, #16
   101e0:	60fb      	str	r3, [r7, #12]
   101e2:	f243 4374 	movw	r3, #13428	; 0x3474
   101e6:	f2c0 0301 	movt	r3, #1
   101ea:	681b      	ldr	r3, [r3, #0]
   101ec:	68fa      	ldr	r2, [r7, #12]
   101ee:	429a      	cmp	r2, r3
   101f0:	d11b      	bne.n	1022a <free+0x56>
   101f2:	68fb      	ldr	r3, [r7, #12]
   101f4:	685b      	ldr	r3, [r3, #4]
   101f6:	7a1b      	ldrb	r3, [r3, #8]
   101f8:	2b01      	cmp	r3, #1
   101fa:	d103      	bne.n	10204 <free+0x30>
   101fc:	68fb      	ldr	r3, [r7, #12]
   101fe:	2200      	movs	r2, #0
   10200:	721a      	strb	r2, [r3, #8]
   10202:	e012      	b.n	1022a <free+0x56>
   10204:	68fb      	ldr	r3, [r7, #12]
   10206:	68da      	ldr	r2, [r3, #12]
   10208:	68fb      	ldr	r3, [r7, #12]
   1020a:	685b      	ldr	r3, [r3, #4]
   1020c:	68db      	ldr	r3, [r3, #12]
   1020e:	4413      	add	r3, r2
   10210:	f103 0210 	add.w	r2, r3, #16
   10214:	68fb      	ldr	r3, [r7, #12]
   10216:	60da      	str	r2, [r3, #12]
   10218:	68fb      	ldr	r3, [r7, #12]
   1021a:	685b      	ldr	r3, [r3, #4]
   1021c:	685a      	ldr	r2, [r3, #4]
   1021e:	68fb      	ldr	r3, [r7, #12]
   10220:	605a      	str	r2, [r3, #4]
   10222:	68fb      	ldr	r3, [r7, #12]
   10224:	2200      	movs	r2, #0
   10226:	721a      	strb	r2, [r3, #8]
   10228:	bf00      	nop
   1022a:	bf00      	nop
   1022c:	3714      	adds	r7, #20
   1022e:	46bd      	mov	sp, r7
   10230:	f85d 7b04 	ldr.w	r7, [sp], #4
   10234:	4770      	bx	lr

00010236 <puts>:
   10236:	b480      	push	{r7}
   10238:	b083      	sub	sp, #12
   1023a:	af00      	add	r7, sp, #0
   1023c:	6078      	str	r0, [r7, #4]
   1023e:	e008      	b.n	10252 <puts+0x1c>
   10240:	2330      	movs	r3, #48	; 0x30
   10242:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10246:	687a      	ldr	r2, [r7, #4]
   10248:	7812      	ldrb	r2, [r2, #0]
   1024a:	601a      	str	r2, [r3, #0]
   1024c:	687b      	ldr	r3, [r7, #4]
   1024e:	3301      	adds	r3, #1
   10250:	607b      	str	r3, [r7, #4]
   10252:	687b      	ldr	r3, [r7, #4]
   10254:	781b      	ldrb	r3, [r3, #0]
   10256:	2b00      	cmp	r3, #0
   10258:	d1f2      	bne.n	10240 <puts+0xa>
   1025a:	2300      	movs	r3, #0
   1025c:	4618      	mov	r0, r3
   1025e:	370c      	adds	r7, #12
   10260:	46bd      	mov	sp, r7
   10262:	f85d 7b04 	ldr.w	r7, [sp], #4
   10266:	4770      	bx	lr

00010268 <sprintf>:
   10268:	b40e      	push	{r1, r2, r3}
   1026a:	b490      	push	{r4, r7}
   1026c:	b08f      	sub	sp, #60	; 0x3c
   1026e:	af00      	add	r7, sp, #0
   10270:	6078      	str	r0, [r7, #4]
   10272:	f107 0348 	add.w	r3, r7, #72	; 0x48
   10276:	617b      	str	r3, [r7, #20]
   10278:	2300      	movs	r3, #0
   1027a:	637b      	str	r3, [r7, #52]	; 0x34
   1027c:	2300      	movs	r3, #0
   1027e:	633b      	str	r3, [r7, #48]	; 0x30
   10280:	2300      	movs	r3, #0
   10282:	62fb      	str	r3, [r7, #44]	; 0x2c
   10284:	e0cf      	b.n	10426 <sprintf+0x1be>
   10286:	2300      	movs	r3, #0
   10288:	62bb      	str	r3, [r7, #40]	; 0x28
   1028a:	2300      	movs	r3, #0
   1028c:	62fb      	str	r3, [r7, #44]	; 0x2c
   1028e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   10290:	6c7a      	ldr	r2, [r7, #68]	; 0x44
   10292:	4413      	add	r3, r2
   10294:	781b      	ldrb	r3, [r3, #0]
   10296:	2b25      	cmp	r3, #37	; 0x25
   10298:	d00e      	beq.n	102b8 <sprintf+0x50>
   1029a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1029c:	687a      	ldr	r2, [r7, #4]
   1029e:	4413      	add	r3, r2
   102a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
   102a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
   102a4:	440a      	add	r2, r1
   102a6:	7812      	ldrb	r2, [r2, #0]
   102a8:	701a      	strb	r2, [r3, #0]
   102aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   102ac:	3301      	adds	r3, #1
   102ae:	633b      	str	r3, [r7, #48]	; 0x30
   102b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   102b2:	3301      	adds	r3, #1
   102b4:	637b      	str	r3, [r7, #52]	; 0x34
   102b6:	e0b6      	b.n	10426 <sprintf+0x1be>
   102b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   102ba:	3301      	adds	r3, #1
   102bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
   102be:	4413      	add	r3, r2
   102c0:	781b      	ldrb	r3, [r3, #0]
   102c2:	2b75      	cmp	r3, #117	; 0x75
   102c4:	d005      	beq.n	102d2 <sprintf+0x6a>
   102c6:	2b78      	cmp	r3, #120	; 0x78
   102c8:	f000 8081 	beq.w	103ce <sprintf+0x166>
   102cc:	2b73      	cmp	r3, #115	; 0x73
   102ce:	d05e      	beq.n	1038e <sprintf+0x126>
   102d0:	e0a7      	b.n	10422 <sprintf+0x1ba>
   102d2:	697b      	ldr	r3, [r7, #20]
   102d4:	1d1a      	adds	r2, r3, #4
   102d6:	617a      	str	r2, [r7, #20]
   102d8:	681b      	ldr	r3, [r3, #0]
   102da:	62bb      	str	r3, [r7, #40]	; 0x28
   102dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
   102de:	2b00      	cmp	r3, #0
   102e0:	d131      	bne.n	10346 <sprintf+0xde>
   102e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   102e4:	687a      	ldr	r2, [r7, #4]
   102e6:	4413      	add	r3, r2
   102e8:	2230      	movs	r2, #48	; 0x30
   102ea:	701a      	strb	r2, [r3, #0]
   102ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   102ee:	3301      	adds	r3, #1
   102f0:	633b      	str	r3, [r7, #48]	; 0x30
   102f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   102f4:	3302      	adds	r3, #2
   102f6:	637b      	str	r3, [r7, #52]	; 0x34
   102f8:	e095      	b.n	10426 <sprintf+0x1be>
   102fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
   102fc:	f246 6367 	movw	r3, #26215	; 0x6667
   10300:	f2c6 6366 	movt	r3, #26214	; 0x6666
   10304:	fb82 3403 	smull	r3, r4, r2, r3
   10308:	10a1      	asrs	r1, r4, #2
   1030a:	17d3      	asrs	r3, r2, #31
   1030c:	1ac9      	subs	r1, r1, r3
   1030e:	460b      	mov	r3, r1
   10310:	009b      	lsls	r3, r3, #2
   10312:	440b      	add	r3, r1
   10314:	005b      	lsls	r3, r3, #1
   10316:	1ad1      	subs	r1, r2, r3
   10318:	b2cb      	uxtb	r3, r1
   1031a:	3330      	adds	r3, #48	; 0x30
   1031c:	b2d9      	uxtb	r1, r3
   1031e:	f107 0208 	add.w	r2, r7, #8
   10322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10324:	4413      	add	r3, r2
   10326:	460a      	mov	r2, r1
   10328:	701a      	strb	r2, [r3, #0]
   1032a:	6aba      	ldr	r2, [r7, #40]	; 0x28
   1032c:	f246 6367 	movw	r3, #26215	; 0x6667
   10330:	f2c6 6366 	movt	r3, #26214	; 0x6666
   10334:	fb82 3403 	smull	r3, r4, r2, r3
   10338:	10a1      	asrs	r1, r4, #2
   1033a:	17d3      	asrs	r3, r2, #31
   1033c:	1acb      	subs	r3, r1, r3
   1033e:	62bb      	str	r3, [r7, #40]	; 0x28
   10340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10342:	3301      	adds	r3, #1
   10344:	62fb      	str	r3, [r7, #44]	; 0x2c
   10346:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10348:	2b00      	cmp	r3, #0
   1034a:	dcd6      	bgt.n	102fa <sprintf+0x92>
   1034c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1034e:	627b      	str	r3, [r7, #36]	; 0x24
   10350:	e012      	b.n	10378 <sprintf+0x110>
   10352:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   10354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10356:	1ad2      	subs	r2, r2, r3
   10358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1035a:	4413      	add	r3, r2
   1035c:	461a      	mov	r2, r3
   1035e:	687b      	ldr	r3, [r7, #4]
   10360:	4413      	add	r3, r2
   10362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   10364:	3a01      	subs	r2, #1
   10366:	f107 0138 	add.w	r1, r7, #56	; 0x38
   1036a:	440a      	add	r2, r1
   1036c:	f812 2c30 	ldrb.w	r2, [r2, #-48]
   10370:	701a      	strb	r2, [r3, #0]
   10372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10374:	3b01      	subs	r3, #1
   10376:	627b      	str	r3, [r7, #36]	; 0x24
   10378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1037a:	2b00      	cmp	r3, #0
   1037c:	dce9      	bgt.n	10352 <sprintf+0xea>
   1037e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10382:	4413      	add	r3, r2
   10384:	633b      	str	r3, [r7, #48]	; 0x30
   10386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   10388:	3302      	adds	r3, #2
   1038a:	637b      	str	r3, [r7, #52]	; 0x34
   1038c:	e04b      	b.n	10426 <sprintf+0x1be>
   1038e:	697b      	ldr	r3, [r7, #20]
   10390:	1d1a      	adds	r2, r3, #4
   10392:	617a      	str	r2, [r7, #20]
   10394:	681b      	ldr	r3, [r3, #0]
   10396:	61bb      	str	r3, [r7, #24]
   10398:	2300      	movs	r3, #0
   1039a:	623b      	str	r3, [r7, #32]
   1039c:	e00d      	b.n	103ba <sprintf+0x152>
   1039e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   103a0:	687a      	ldr	r2, [r7, #4]
   103a2:	4413      	add	r3, r2
   103a4:	6a3a      	ldr	r2, [r7, #32]
   103a6:	69b9      	ldr	r1, [r7, #24]
   103a8:	440a      	add	r2, r1
   103aa:	7812      	ldrb	r2, [r2, #0]
   103ac:	701a      	strb	r2, [r3, #0]
   103ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   103b0:	3301      	adds	r3, #1
   103b2:	633b      	str	r3, [r7, #48]	; 0x30
   103b4:	6a3b      	ldr	r3, [r7, #32]
   103b6:	3301      	adds	r3, #1
   103b8:	623b      	str	r3, [r7, #32]
   103ba:	6a3b      	ldr	r3, [r7, #32]
   103bc:	69ba      	ldr	r2, [r7, #24]
   103be:	4413      	add	r3, r2
   103c0:	781b      	ldrb	r3, [r3, #0]
   103c2:	2b00      	cmp	r3, #0
   103c4:	d1eb      	bne.n	1039e <sprintf+0x136>
   103c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   103c8:	3302      	adds	r3, #2
   103ca:	637b      	str	r3, [r7, #52]	; 0x34
   103cc:	e02b      	b.n	10426 <sprintf+0x1be>
   103ce:	697b      	ldr	r3, [r7, #20]
   103d0:	1d1a      	adds	r2, r3, #4
   103d2:	617a      	str	r2, [r7, #20]
   103d4:	681b      	ldr	r3, [r3, #0]
   103d6:	62bb      	str	r3, [r7, #40]	; 0x28
   103d8:	2307      	movs	r3, #7
   103da:	61fb      	str	r3, [r7, #28]
   103dc:	e017      	b.n	1040e <sprintf+0x1a6>
   103de:	69fb      	ldr	r3, [r7, #28]
   103e0:	f1c3 0207 	rsb	r2, r3, #7
   103e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   103e6:	4413      	add	r3, r2
   103e8:	461a      	mov	r2, r3
   103ea:	687b      	ldr	r3, [r7, #4]
   103ec:	441a      	add	r2, r3
   103ee:	69fb      	ldr	r3, [r7, #28]
   103f0:	009b      	lsls	r3, r3, #2
   103f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
   103f4:	fa41 f303 	asr.w	r3, r1, r3
   103f8:	f003 010f 	and.w	r1, r3, #15
   103fc:	f640 2368 	movw	r3, #2664	; 0xa68
   10400:	f2c0 0301 	movt	r3, #1
   10404:	5c5b      	ldrb	r3, [r3, r1]
   10406:	7013      	strb	r3, [r2, #0]
   10408:	69fb      	ldr	r3, [r7, #28]
   1040a:	3b01      	subs	r3, #1
   1040c:	61fb      	str	r3, [r7, #28]
   1040e:	69fb      	ldr	r3, [r7, #28]
   10410:	2b00      	cmp	r3, #0
   10412:	dae4      	bge.n	103de <sprintf+0x176>
   10414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10416:	3308      	adds	r3, #8
   10418:	633b      	str	r3, [r7, #48]	; 0x30
   1041a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1041c:	3302      	adds	r3, #2
   1041e:	637b      	str	r3, [r7, #52]	; 0x34
   10420:	e001      	b.n	10426 <sprintf+0x1be>
   10422:	2300      	movs	r3, #0
   10424:	e00c      	b.n	10440 <sprintf+0x1d8>
   10426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   10428:	6c7a      	ldr	r2, [r7, #68]	; 0x44
   1042a:	4413      	add	r3, r2
   1042c:	781b      	ldrb	r3, [r3, #0]
   1042e:	2b00      	cmp	r3, #0
   10430:	f47f af29 	bne.w	10286 <sprintf+0x1e>
   10434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10436:	687a      	ldr	r2, [r7, #4]
   10438:	4413      	add	r3, r2
   1043a:	2200      	movs	r2, #0
   1043c:	701a      	strb	r2, [r3, #0]
   1043e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10440:	4618      	mov	r0, r3
   10442:	373c      	adds	r7, #60	; 0x3c
   10444:	46bd      	mov	sp, r7
   10446:	bc90      	pop	{r4, r7}
   10448:	b003      	add	sp, #12
   1044a:	4770      	bx	lr

0001044c <getPS7MessageInfo>:
   1044c:	b480      	push	{r7}
   1044e:	b085      	sub	sp, #20
   10450:	af00      	add	r7, sp, #0
   10452:	6078      	str	r0, [r7, #4]
   10454:	f640 237c 	movw	r3, #2684	; 0xa7c
   10458:	f2c0 0301 	movt	r3, #1
   1045c:	60fb      	str	r3, [r7, #12]
   1045e:	687b      	ldr	r3, [r7, #4]
   10460:	2b05      	cmp	r3, #5
   10462:	d833      	bhi.n	104cc <getPS7MessageInfo+0x80>
   10464:	a201      	add	r2, pc, #4	; (adr r2, 1046c <getPS7MessageInfo+0x20>)
   10466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1046a:	bf00      	nop
   1046c:	00010485 	andeq	r0, r1, r5, lsl #9
   10470:	00010491 	muleq	r1, r1, r4
   10474:	0001049d 	muleq	r1, sp, r4
   10478:	000104a9 	andeq	r0, r1, r9, lsr #9
   1047c:	000104b5 			; <UNDEFINED> instruction: 0x000104b5
   10480:	000104c1 	andeq	r0, r1, r1, asr #9
   10484:	f640 2380 	movw	r3, #2688	; 0xa80
   10488:	f2c0 0301 	movt	r3, #1
   1048c:	60fb      	str	r3, [r7, #12]
   1048e:	e023      	b.n	104d8 <getPS7MessageInfo+0x8c>
   10490:	f640 23a0 	movw	r3, #2720	; 0xaa0
   10494:	f2c0 0301 	movt	r3, #1
   10498:	60fb      	str	r3, [r7, #12]
   1049a:	e01d      	b.n	104d8 <getPS7MessageInfo+0x8c>
   1049c:	f640 23b8 	movw	r3, #2744	; 0xab8
   104a0:	f2c0 0301 	movt	r3, #1
   104a4:	60fb      	str	r3, [r7, #12]
   104a6:	e017      	b.n	104d8 <getPS7MessageInfo+0x8c>
   104a8:	f640 23d4 	movw	r3, #2772	; 0xad4
   104ac:	f2c0 0301 	movt	r3, #1
   104b0:	60fb      	str	r3, [r7, #12]
   104b2:	e011      	b.n	104d8 <getPS7MessageInfo+0x8c>
   104b4:	f640 23f4 	movw	r3, #2804	; 0xaf4
   104b8:	f2c0 0301 	movt	r3, #1
   104bc:	60fb      	str	r3, [r7, #12]
   104be:	e00b      	b.n	104d8 <getPS7MessageInfo+0x8c>
   104c0:	f640 3314 	movw	r3, #2836	; 0xb14
   104c4:	f2c0 0301 	movt	r3, #1
   104c8:	60fb      	str	r3, [r7, #12]
   104ca:	e005      	b.n	104d8 <getPS7MessageInfo+0x8c>
   104cc:	f640 3338 	movw	r3, #2872	; 0xb38
   104d0:	f2c0 0301 	movt	r3, #1
   104d4:	60fb      	str	r3, [r7, #12]
   104d6:	bf00      	nop
   104d8:	68fb      	ldr	r3, [r7, #12]
   104da:	4618      	mov	r0, r3
   104dc:	3714      	adds	r7, #20
   104de:	46bd      	mov	sp, r7
   104e0:	f85d 7b04 	ldr.w	r7, [sp], #4
   104e4:	4770      	bx	lr

000104e6 <ps7GetSiliconVersion>:
   104e6:	b480      	push	{r7}
   104e8:	b085      	sub	sp, #20
   104ea:	af00      	add	r7, sp, #0
   104ec:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
   104f0:	60fb      	str	r3, [r7, #12]
   104f2:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
   104f6:	f6cf 0300 	movt	r3, #63488	; 0xf800
   104fa:	60bb      	str	r3, [r7, #8]
   104fc:	68bb      	ldr	r3, [r7, #8]
   104fe:	681a      	ldr	r2, [r3, #0]
   10500:	68fb      	ldr	r3, [r7, #12]
   10502:	4013      	ands	r3, r2
   10504:	0f1b      	lsrs	r3, r3, #28
   10506:	607b      	str	r3, [r7, #4]
   10508:	687b      	ldr	r3, [r7, #4]
   1050a:	4618      	mov	r0, r3
   1050c:	3714      	adds	r7, #20
   1050e:	46bd      	mov	sp, r7
   10510:	f85d 7b04 	ldr.w	r7, [sp], #4
   10514:	4770      	bx	lr

00010516 <mask_write>:
   10516:	b480      	push	{r7}
   10518:	b087      	sub	sp, #28
   1051a:	af00      	add	r7, sp, #0
   1051c:	60f8      	str	r0, [r7, #12]
   1051e:	60b9      	str	r1, [r7, #8]
   10520:	607a      	str	r2, [r7, #4]
   10522:	68fb      	ldr	r3, [r7, #12]
   10524:	617b      	str	r3, [r7, #20]
   10526:	687a      	ldr	r2, [r7, #4]
   10528:	68bb      	ldr	r3, [r7, #8]
   1052a:	401a      	ands	r2, r3
   1052c:	697b      	ldr	r3, [r7, #20]
   1052e:	6819      	ldr	r1, [r3, #0]
   10530:	68bb      	ldr	r3, [r7, #8]
   10532:	43db      	mvns	r3, r3
   10534:	400b      	ands	r3, r1
   10536:	431a      	orrs	r2, r3
   10538:	697b      	ldr	r3, [r7, #20]
   1053a:	601a      	str	r2, [r3, #0]
   1053c:	bf00      	nop
   1053e:	371c      	adds	r7, #28
   10540:	46bd      	mov	sp, r7
   10542:	f85d 7b04 	ldr.w	r7, [sp], #4
   10546:	4770      	bx	lr

00010548 <mask_poll>:
   10548:	b480      	push	{r7}
   1054a:	b085      	sub	sp, #20
   1054c:	af00      	add	r7, sp, #0
   1054e:	6078      	str	r0, [r7, #4]
   10550:	6039      	str	r1, [r7, #0]
   10552:	687b      	ldr	r3, [r7, #4]
   10554:	60bb      	str	r3, [r7, #8]
   10556:	2300      	movs	r3, #0
   10558:	60fb      	str	r3, [r7, #12]
   1055a:	e00c      	b.n	10576 <mask_poll+0x2e>
   1055c:	68fa      	ldr	r2, [r7, #12]
   1055e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   10562:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
   10566:	429a      	cmp	r2, r3
   10568:	d102      	bne.n	10570 <mask_poll+0x28>
   1056a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1056e:	e009      	b.n	10584 <mask_poll+0x3c>
   10570:	68fb      	ldr	r3, [r7, #12]
   10572:	3301      	adds	r3, #1
   10574:	60fb      	str	r3, [r7, #12]
   10576:	68bb      	ldr	r3, [r7, #8]
   10578:	681a      	ldr	r2, [r3, #0]
   1057a:	683b      	ldr	r3, [r7, #0]
   1057c:	4013      	ands	r3, r2
   1057e:	2b00      	cmp	r3, #0
   10580:	d0ec      	beq.n	1055c <mask_poll+0x14>
   10582:	2301      	movs	r3, #1
   10584:	4618      	mov	r0, r3
   10586:	3714      	adds	r7, #20
   10588:	46bd      	mov	sp, r7
   1058a:	f85d 7b04 	ldr.w	r7, [sp], #4
   1058e:	4770      	bx	lr

00010590 <mask_read>:
   10590:	b480      	push	{r7}
   10592:	b085      	sub	sp, #20
   10594:	af00      	add	r7, sp, #0
   10596:	6078      	str	r0, [r7, #4]
   10598:	6039      	str	r1, [r7, #0]
   1059a:	687b      	ldr	r3, [r7, #4]
   1059c:	60fb      	str	r3, [r7, #12]
   1059e:	68fb      	ldr	r3, [r7, #12]
   105a0:	681a      	ldr	r2, [r3, #0]
   105a2:	683b      	ldr	r3, [r7, #0]
   105a4:	4013      	ands	r3, r2
   105a6:	60bb      	str	r3, [r7, #8]
   105a8:	68bb      	ldr	r3, [r7, #8]
   105aa:	4618      	mov	r0, r3
   105ac:	3714      	adds	r7, #20
   105ae:	46bd      	mov	sp, r7
   105b0:	f85d 7b04 	ldr.w	r7, [sp], #4
   105b4:	4770      	bx	lr

000105b6 <ps7_config>:
   105b6:	b580      	push	{r7, lr}
   105b8:	b09c      	sub	sp, #112	; 0x70
   105ba:	af00      	add	r7, sp, #0
   105bc:	6078      	str	r0, [r7, #4]
   105be:	687b      	ldr	r3, [r7, #4]
   105c0:	66fb      	str	r3, [r7, #108]	; 0x6c
   105c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   105c6:	667b      	str	r3, [r7, #100]	; 0x64
   105c8:	2300      	movs	r3, #0
   105ca:	663b      	str	r3, [r7, #96]	; 0x60
   105cc:	e08a      	b.n	106e4 <ps7_config+0x12e>
   105ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   105d0:	681b      	ldr	r3, [r3, #0]
   105d2:	f003 030f 	and.w	r3, r3, #15
   105d6:	65fb      	str	r3, [r7, #92]	; 0x5c
   105d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   105da:	681b      	ldr	r3, [r3, #0]
   105dc:	091b      	lsrs	r3, r3, #4
   105de:	65bb      	str	r3, [r7, #88]	; 0x58
   105e0:	2300      	movs	r3, #0
   105e2:	66bb      	str	r3, [r7, #104]	; 0x68
   105e4:	e00f      	b.n	10606 <ps7_config+0x50>
   105e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   105e8:	3301      	adds	r3, #1
   105ea:	009b      	lsls	r3, r3, #2
   105ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   105ee:	4413      	add	r3, r2
   105f0:	681a      	ldr	r2, [r3, #0]
   105f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   105f4:	009b      	lsls	r3, r3, #2
   105f6:	f107 0170 	add.w	r1, r7, #112	; 0x70
   105fa:	440b      	add	r3, r1
   105fc:	f843 2c68 	str.w	r2, [r3, #-104]
   10600:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   10602:	3301      	adds	r3, #1
   10604:	66bb      	str	r3, [r7, #104]	; 0x68
   10606:	6eba      	ldr	r2, [r7, #104]	; 0x68
   10608:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   1060a:	429a      	cmp	r2, r3
   1060c:	dbeb      	blt.n	105e6 <ps7_config+0x30>
   1060e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   10610:	3301      	adds	r3, #1
   10612:	009b      	lsls	r3, r3, #2
   10614:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   10616:	4413      	add	r3, r2
   10618:	66fb      	str	r3, [r7, #108]	; 0x6c
   1061a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   1061c:	2b05      	cmp	r3, #5
   1061e:	d85e      	bhi.n	106de <ps7_config+0x128>
   10620:	a201      	add	r2, pc, #4	; (adr r2, 10628 <ps7_config+0x72>)
   10622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   10626:	bf00      	nop
   10628:	00010641 	andeq	r0, r1, r1, asr #12
   1062c:	00010647 	andeq	r0, r1, r7, asr #12
   10630:	00010653 	andeq	r0, r1, r3, asr r6
   10634:	00010663 	andeq	r0, r1, r3, ror #12
   10638:	00010687 	andeq	r0, r1, r7, lsl #13
   1063c:	000106bd 			; <UNDEFINED> instruction: 0x000106bd
   10640:	2300      	movs	r3, #0
   10642:	667b      	str	r3, [r7, #100]	; 0x64
   10644:	e04e      	b.n	106e4 <ps7_config+0x12e>
   10646:	68bb      	ldr	r3, [r7, #8]
   10648:	657b      	str	r3, [r7, #84]	; 0x54
   1064a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1064c:	2200      	movs	r2, #0
   1064e:	601a      	str	r2, [r3, #0]
   10650:	e048      	b.n	106e4 <ps7_config+0x12e>
   10652:	68bb      	ldr	r3, [r7, #8]
   10654:	657b      	str	r3, [r7, #84]	; 0x54
   10656:	68fb      	ldr	r3, [r7, #12]
   10658:	653b      	str	r3, [r7, #80]	; 0x50
   1065a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1065c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
   1065e:	601a      	str	r2, [r3, #0]
   10660:	e040      	b.n	106e4 <ps7_config+0x12e>
   10662:	68bb      	ldr	r3, [r7, #8]
   10664:	657b      	str	r3, [r7, #84]	; 0x54
   10666:	68fb      	ldr	r3, [r7, #12]
   10668:	64fb      	str	r3, [r7, #76]	; 0x4c
   1066a:	693b      	ldr	r3, [r7, #16]
   1066c:	653b      	str	r3, [r7, #80]	; 0x50
   1066e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
   10670:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10672:	401a      	ands	r2, r3
   10674:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10676:	6819      	ldr	r1, [r3, #0]
   10678:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1067a:	43db      	mvns	r3, r3
   1067c:	400b      	ands	r3, r1
   1067e:	431a      	orrs	r2, r3
   10680:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10682:	601a      	str	r2, [r3, #0]
   10684:	e02e      	b.n	106e4 <ps7_config+0x12e>
   10686:	68bb      	ldr	r3, [r7, #8]
   10688:	657b      	str	r3, [r7, #84]	; 0x54
   1068a:	68fb      	ldr	r3, [r7, #12]
   1068c:	64fb      	str	r3, [r7, #76]	; 0x4c
   1068e:	2300      	movs	r3, #0
   10690:	663b      	str	r3, [r7, #96]	; 0x60
   10692:	e00c      	b.n	106ae <ps7_config+0xf8>
   10694:	6e3a      	ldr	r2, [r7, #96]	; 0x60
   10696:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   1069a:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
   1069e:	429a      	cmp	r2, r3
   106a0:	d102      	bne.n	106a8 <ps7_config+0xf2>
   106a2:	2302      	movs	r3, #2
   106a4:	667b      	str	r3, [r7, #100]	; 0x64
   106a6:	e008      	b.n	106ba <ps7_config+0x104>
   106a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   106aa:	3301      	adds	r3, #1
   106ac:	663b      	str	r3, [r7, #96]	; 0x60
   106ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   106b0:	681a      	ldr	r2, [r3, #0]
   106b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   106b4:	4013      	ands	r3, r2
   106b6:	2b00      	cmp	r3, #0
   106b8:	d0ec      	beq.n	10694 <ps7_config+0xde>
   106ba:	e013      	b.n	106e4 <ps7_config+0x12e>
   106bc:	68bb      	ldr	r3, [r7, #8]
   106be:	657b      	str	r3, [r7, #84]	; 0x54
   106c0:	68fb      	ldr	r3, [r7, #12]
   106c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   106c4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
   106c6:	f000 f985 	bl	109d4 <get_number_of_cycles_for_delay>
   106ca:	64b8      	str	r0, [r7, #72]	; 0x48
   106cc:	f000 f9a6 	bl	10a1c <perf_reset_and_start_timer>
   106d0:	bf00      	nop
   106d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   106d4:	681a      	ldr	r2, [r3, #0]
   106d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   106d8:	429a      	cmp	r2, r3
   106da:	d3fa      	bcc.n	106d2 <ps7_config+0x11c>
   106dc:	e002      	b.n	106e4 <ps7_config+0x12e>
   106de:	2301      	movs	r3, #1
   106e0:	667b      	str	r3, [r7, #100]	; 0x64
   106e2:	bf00      	nop
   106e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   106e6:	2b00      	cmp	r3, #0
   106e8:	f6ff af71 	blt.w	105ce <ps7_config+0x18>
   106ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   106ee:	4618      	mov	r0, r3
   106f0:	3770      	adds	r7, #112	; 0x70
   106f2:	46bd      	mov	sp, r7
   106f4:	bd80      	pop	{r7, pc}

000106f6 <ps7_post_config>:
   106f6:	b580      	push	{r7, lr}
   106f8:	b082      	sub	sp, #8
   106fa:	af00      	add	r7, sp, #0
   106fc:	f7ff fef3 	bl	104e6 <ps7GetSiliconVersion>
   10700:	6078      	str	r0, [r7, #4]
   10702:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   10706:	603b      	str	r3, [r7, #0]
   10708:	687b      	ldr	r3, [r7, #4]
   1070a:	2b00      	cmp	r3, #0
   1070c:	d10b      	bne.n	10726 <ps7_post_config+0x30>
   1070e:	f243 30e8 	movw	r0, #13288	; 0x33e8
   10712:	f2c0 0001 	movt	r0, #1
   10716:	f7ff ff4e 	bl	105b6 <ps7_config>
   1071a:	6038      	str	r0, [r7, #0]
   1071c:	683b      	ldr	r3, [r7, #0]
   1071e:	2b00      	cmp	r3, #0
   10720:	d01c      	beq.n	1075c <ps7_post_config+0x66>
   10722:	683b      	ldr	r3, [r7, #0]
   10724:	e01b      	b.n	1075e <ps7_post_config+0x68>
   10726:	687b      	ldr	r3, [r7, #4]
   10728:	2b01      	cmp	r3, #1
   1072a:	d10b      	bne.n	10744 <ps7_post_config+0x4e>
   1072c:	f242 6048 	movw	r0, #9800	; 0x2648
   10730:	f2c0 0001 	movt	r0, #1
   10734:	f7ff ff3f 	bl	105b6 <ps7_config>
   10738:	6038      	str	r0, [r7, #0]
   1073a:	683b      	ldr	r3, [r7, #0]
   1073c:	2b00      	cmp	r3, #0
   1073e:	d00d      	beq.n	1075c <ps7_post_config+0x66>
   10740:	683b      	ldr	r3, [r7, #0]
   10742:	e00c      	b.n	1075e <ps7_post_config+0x68>
   10744:	f641 0088 	movw	r0, #6280	; 0x1888
   10748:	f2c0 0001 	movt	r0, #1
   1074c:	f7ff ff33 	bl	105b6 <ps7_config>
   10750:	6038      	str	r0, [r7, #0]
   10752:	683b      	ldr	r3, [r7, #0]
   10754:	2b00      	cmp	r3, #0
   10756:	d001      	beq.n	1075c <ps7_post_config+0x66>
   10758:	683b      	ldr	r3, [r7, #0]
   1075a:	e000      	b.n	1075e <ps7_post_config+0x68>
   1075c:	2300      	movs	r3, #0
   1075e:	4618      	mov	r0, r3
   10760:	3708      	adds	r7, #8
   10762:	46bd      	mov	sp, r7
   10764:	bd80      	pop	{r7, pc}

00010766 <ps7_debug>:
   10766:	b580      	push	{r7, lr}
   10768:	b082      	sub	sp, #8
   1076a:	af00      	add	r7, sp, #0
   1076c:	f7ff febb 	bl	104e6 <ps7GetSiliconVersion>
   10770:	6078      	str	r0, [r7, #4]
   10772:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   10776:	603b      	str	r3, [r7, #0]
   10778:	687b      	ldr	r3, [r7, #4]
   1077a:	2b00      	cmp	r3, #0
   1077c:	d10b      	bne.n	10796 <ps7_debug+0x30>
   1077e:	f243 402c 	movw	r0, #13356	; 0x342c
   10782:	f2c0 0001 	movt	r0, #1
   10786:	f7ff ff16 	bl	105b6 <ps7_config>
   1078a:	6038      	str	r0, [r7, #0]
   1078c:	683b      	ldr	r3, [r7, #0]
   1078e:	2b00      	cmp	r3, #0
   10790:	d01c      	beq.n	107cc <ps7_debug+0x66>
   10792:	683b      	ldr	r3, [r7, #0]
   10794:	e01b      	b.n	107ce <ps7_debug+0x68>
   10796:	687b      	ldr	r3, [r7, #4]
   10798:	2b01      	cmp	r3, #1
   1079a:	d10b      	bne.n	107b4 <ps7_debug+0x4e>
   1079c:	f242 608c 	movw	r0, #9868	; 0x268c
   107a0:	f2c0 0001 	movt	r0, #1
   107a4:	f7ff ff07 	bl	105b6 <ps7_config>
   107a8:	6038      	str	r0, [r7, #0]
   107aa:	683b      	ldr	r3, [r7, #0]
   107ac:	2b00      	cmp	r3, #0
   107ae:	d00d      	beq.n	107cc <ps7_debug+0x66>
   107b0:	683b      	ldr	r3, [r7, #0]
   107b2:	e00c      	b.n	107ce <ps7_debug+0x68>
   107b4:	f641 00cc 	movw	r0, #6348	; 0x18cc
   107b8:	f2c0 0001 	movt	r0, #1
   107bc:	f7ff fefb 	bl	105b6 <ps7_config>
   107c0:	6038      	str	r0, [r7, #0]
   107c2:	683b      	ldr	r3, [r7, #0]
   107c4:	2b00      	cmp	r3, #0
   107c6:	d001      	beq.n	107cc <ps7_debug+0x66>
   107c8:	683b      	ldr	r3, [r7, #0]
   107ca:	e000      	b.n	107ce <ps7_debug+0x68>
   107cc:	2300      	movs	r3, #0
   107ce:	4618      	mov	r0, r3
   107d0:	3708      	adds	r7, #8
   107d2:	46bd      	mov	sp, r7
   107d4:	bd80      	pop	{r7, pc}

000107d6 <ps7_init>:
   107d6:	b580      	push	{r7, lr}
   107d8:	b082      	sub	sp, #8
   107da:	af00      	add	r7, sp, #0
   107dc:	f7ff fe83 	bl	104e6 <ps7GetSiliconVersion>
   107e0:	6078      	str	r0, [r7, #4]
   107e2:	687b      	ldr	r3, [r7, #4]
   107e4:	2b00      	cmp	r3, #0
   107e6:	d12d      	bne.n	10844 <ps7_init+0x6e>
   107e8:	f243 4360 	movw	r3, #13408	; 0x3460
   107ec:	f2c0 0301 	movt	r3, #1
   107f0:	f642 6248 	movw	r2, #11848	; 0x2e48
   107f4:	f2c0 0201 	movt	r2, #1
   107f8:	601a      	str	r2, [r3, #0]
   107fa:	f243 4364 	movw	r3, #13412	; 0x3464
   107fe:	f2c0 0301 	movt	r3, #1
   10802:	f242 62c0 	movw	r2, #9920	; 0x26c0
   10806:	f2c0 0201 	movt	r2, #1
   1080a:	601a      	str	r2, [r3, #0]
   1080c:	f243 4368 	movw	r3, #13416	; 0x3468
   10810:	f2c0 0301 	movt	r3, #1
   10814:	f642 0248 	movw	r2, #10312	; 0x2848
   10818:	f2c0 0201 	movt	r2, #1
   1081c:	601a      	str	r2, [r3, #0]
   1081e:	f243 436c 	movw	r3, #13420	; 0x346c
   10822:	f2c0 0301 	movt	r3, #1
   10826:	f642 122c 	movw	r2, #10540	; 0x292c
   1082a:	f2c0 0201 	movt	r2, #1
   1082e:	601a      	str	r2, [r3, #0]
   10830:	f243 4370 	movw	r3, #13424	; 0x3470
   10834:	f2c0 0301 	movt	r3, #1
   10838:	f243 22dc 	movw	r2, #13020	; 0x32dc
   1083c:	f2c0 0201 	movt	r2, #1
   10840:	601a      	str	r2, [r3, #0]
   10842:	e05d      	b.n	10900 <ps7_init+0x12a>
   10844:	687b      	ldr	r3, [r7, #4]
   10846:	2b01      	cmp	r3, #1
   10848:	d12d      	bne.n	108a6 <ps7_init+0xd0>
   1084a:	f243 4360 	movw	r3, #13408	; 0x3460
   1084e:	f2c0 0301 	movt	r3, #1
   10852:	f242 02a8 	movw	r2, #8360	; 0x20a8
   10856:	f2c0 0201 	movt	r2, #1
   1085a:	601a      	str	r2, [r3, #0]
   1085c:	f243 4364 	movw	r3, #13412	; 0x3464
   10860:	f2c0 0301 	movt	r3, #1
   10864:	f641 1200 	movw	r2, #6400	; 0x1900
   10868:	f2c0 0201 	movt	r2, #1
   1086c:	601a      	str	r2, [r3, #0]
   1086e:	f243 4368 	movw	r3, #13416	; 0x3468
   10872:	f2c0 0301 	movt	r3, #1
   10876:	f641 2288 	movw	r2, #6792	; 0x1a88
   1087a:	f2c0 0201 	movt	r2, #1
   1087e:	601a      	str	r2, [r3, #0]
   10880:	f243 436c 	movw	r3, #13420	; 0x346c
   10884:	f2c0 0301 	movt	r3, #1
   10888:	f641 326c 	movw	r2, #7020	; 0x1b6c
   1088c:	f2c0 0201 	movt	r2, #1
   10890:	601a      	str	r2, [r3, #0]
   10892:	f243 4370 	movw	r3, #13424	; 0x3470
   10896:	f2c0 0301 	movt	r3, #1
   1089a:	f242 523c 	movw	r2, #9532	; 0x253c
   1089e:	f2c0 0201 	movt	r2, #1
   108a2:	601a      	str	r2, [r3, #0]
   108a4:	e02c      	b.n	10900 <ps7_init+0x12a>
   108a6:	f243 4360 	movw	r3, #13408	; 0x3460
   108aa:	f2c0 0301 	movt	r3, #1
   108ae:	f241 22e8 	movw	r2, #4840	; 0x12e8
   108b2:	f2c0 0201 	movt	r2, #1
   108b6:	601a      	str	r2, [r3, #0]
   108b8:	f243 4364 	movw	r3, #13412	; 0x3464
   108bc:	f2c0 0301 	movt	r3, #1
   108c0:	f640 3250 	movw	r2, #2896	; 0xb50
   108c4:	f2c0 0201 	movt	r2, #1
   108c8:	601a      	str	r2, [r3, #0]
   108ca:	f243 4368 	movw	r3, #13416	; 0x3468
   108ce:	f2c0 0301 	movt	r3, #1
   108d2:	f640 42d8 	movw	r2, #3288	; 0xcd8
   108d6:	f2c0 0201 	movt	r2, #1
   108da:	601a      	str	r2, [r3, #0]
   108dc:	f243 436c 	movw	r3, #13420	; 0x346c
   108e0:	f2c0 0301 	movt	r3, #1
   108e4:	f640 52bc 	movw	r2, #3516	; 0xdbc
   108e8:	f2c0 0201 	movt	r2, #1
   108ec:	601a      	str	r2, [r3, #0]
   108ee:	f243 4370 	movw	r3, #13424	; 0x3470
   108f2:	f2c0 0301 	movt	r3, #1
   108f6:	f241 727c 	movw	r2, #6012	; 0x177c
   108fa:	f2c0 0201 	movt	r2, #1
   108fe:	601a      	str	r2, [r3, #0]
   10900:	f243 4360 	movw	r3, #13408	; 0x3460
   10904:	f2c0 0301 	movt	r3, #1
   10908:	681b      	ldr	r3, [r3, #0]
   1090a:	4618      	mov	r0, r3
   1090c:	f7ff fe53 	bl	105b6 <ps7_config>
   10910:	6038      	str	r0, [r7, #0]
   10912:	683b      	ldr	r3, [r7, #0]
   10914:	2b00      	cmp	r3, #0
   10916:	d001      	beq.n	1091c <ps7_init+0x146>
   10918:	683b      	ldr	r3, [r7, #0]
   1091a:	e038      	b.n	1098e <ps7_init+0x1b8>
   1091c:	f243 4364 	movw	r3, #13412	; 0x3464
   10920:	f2c0 0301 	movt	r3, #1
   10924:	681b      	ldr	r3, [r3, #0]
   10926:	4618      	mov	r0, r3
   10928:	f7ff fe45 	bl	105b6 <ps7_config>
   1092c:	6038      	str	r0, [r7, #0]
   1092e:	683b      	ldr	r3, [r7, #0]
   10930:	2b00      	cmp	r3, #0
   10932:	d001      	beq.n	10938 <ps7_init+0x162>
   10934:	683b      	ldr	r3, [r7, #0]
   10936:	e02a      	b.n	1098e <ps7_init+0x1b8>
   10938:	f243 4368 	movw	r3, #13416	; 0x3468
   1093c:	f2c0 0301 	movt	r3, #1
   10940:	681b      	ldr	r3, [r3, #0]
   10942:	4618      	mov	r0, r3
   10944:	f7ff fe37 	bl	105b6 <ps7_config>
   10948:	6038      	str	r0, [r7, #0]
   1094a:	683b      	ldr	r3, [r7, #0]
   1094c:	2b00      	cmp	r3, #0
   1094e:	d001      	beq.n	10954 <ps7_init+0x17e>
   10950:	683b      	ldr	r3, [r7, #0]
   10952:	e01c      	b.n	1098e <ps7_init+0x1b8>
   10954:	f243 436c 	movw	r3, #13420	; 0x346c
   10958:	f2c0 0301 	movt	r3, #1
   1095c:	681b      	ldr	r3, [r3, #0]
   1095e:	4618      	mov	r0, r3
   10960:	f7ff fe29 	bl	105b6 <ps7_config>
   10964:	6038      	str	r0, [r7, #0]
   10966:	683b      	ldr	r3, [r7, #0]
   10968:	2b00      	cmp	r3, #0
   1096a:	d001      	beq.n	10970 <ps7_init+0x19a>
   1096c:	683b      	ldr	r3, [r7, #0]
   1096e:	e00e      	b.n	1098e <ps7_init+0x1b8>
   10970:	f243 4370 	movw	r3, #13424	; 0x3470
   10974:	f2c0 0301 	movt	r3, #1
   10978:	681b      	ldr	r3, [r3, #0]
   1097a:	4618      	mov	r0, r3
   1097c:	f7ff fe1b 	bl	105b6 <ps7_config>
   10980:	6038      	str	r0, [r7, #0]
   10982:	683b      	ldr	r3, [r7, #0]
   10984:	2b00      	cmp	r3, #0
   10986:	d001      	beq.n	1098c <ps7_init+0x1b6>
   10988:	683b      	ldr	r3, [r7, #0]
   1098a:	e000      	b.n	1098e <ps7_init+0x1b8>
   1098c:	2300      	movs	r3, #0
   1098e:	4618      	mov	r0, r3
   10990:	3708      	adds	r7, #8
   10992:	46bd      	mov	sp, r7
   10994:	bd80      	pop	{r7, pc}

00010996 <perf_start_clock>:
   10996:	b480      	push	{r7}
   10998:	af00      	add	r7, sp, #0
   1099a:	f44f 7302 	mov.w	r3, #520	; 0x208
   1099e:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   109a2:	2209      	movs	r2, #9
   109a4:	601a      	str	r2, [r3, #0]
   109a6:	bf00      	nop
   109a8:	46bd      	mov	sp, r7
   109aa:	f85d 7b04 	ldr.w	r7, [sp], #4
   109ae:	4770      	bx	lr

000109b0 <perf_reset_clock>:
   109b0:	b580      	push	{r7, lr}
   109b2:	af00      	add	r7, sp, #0
   109b4:	f000 f825 	bl	10a02 <perf_disable_clock>
   109b8:	f44f 7300 	mov.w	r3, #512	; 0x200
   109bc:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   109c0:	2200      	movs	r2, #0
   109c2:	601a      	str	r2, [r3, #0]
   109c4:	f44f 7301 	mov.w	r3, #516	; 0x204
   109c8:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   109cc:	2200      	movs	r2, #0
   109ce:	601a      	str	r2, [r3, #0]
   109d0:	bf00      	nop
   109d2:	bd80      	pop	{r7, pc}

000109d4 <get_number_of_cycles_for_delay>:
   109d4:	b490      	push	{r4, r7}
   109d6:	b082      	sub	sp, #8
   109d8:	af00      	add	r7, sp, #0
   109da:	6078      	str	r0, [r7, #4]
   109dc:	687a      	ldr	r2, [r7, #4]
   109de:	f644 03bf 	movw	r3, #18623	; 0x48bf
   109e2:	f2c3 33a8 	movt	r3, #13224	; 0x33a8
   109e6:	fb03 f202 	mul.w	r2, r3, r2
   109ea:	f644 53d3 	movw	r3, #19923	; 0x4dd3
   109ee:	f2c1 0362 	movt	r3, #4194	; 0x1062
   109f2:	fba2 3403 	umull	r3, r4, r2, r3
   109f6:	09e3      	lsrs	r3, r4, #7
   109f8:	4618      	mov	r0, r3
   109fa:	3708      	adds	r7, #8
   109fc:	46bd      	mov	sp, r7
   109fe:	bc90      	pop	{r4, r7}
   10a00:	4770      	bx	lr

00010a02 <perf_disable_clock>:
   10a02:	b480      	push	{r7}
   10a04:	af00      	add	r7, sp, #0
   10a06:	f44f 7302 	mov.w	r3, #520	; 0x208
   10a0a:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   10a0e:	2200      	movs	r2, #0
   10a10:	601a      	str	r2, [r3, #0]
   10a12:	bf00      	nop
   10a14:	46bd      	mov	sp, r7
   10a16:	f85d 7b04 	ldr.w	r7, [sp], #4
   10a1a:	4770      	bx	lr

00010a1c <perf_reset_and_start_timer>:
   10a1c:	b580      	push	{r7, lr}
   10a1e:	af00      	add	r7, sp, #0
   10a20:	f7ff ffc6 	bl	109b0 <perf_reset_clock>
   10a24:	f7ff ffb7 	bl	10996 <perf_start_clock>
   10a28:	bf00      	nop
   10a2a:	bd80      	pop	{r7, pc}

00010a2c <.LC0>:
   10a2c:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
   10a30:	20752520 	rsbscs	r2, r5, r0, lsr #10
   10a34:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
   10a38:	0d732520 	cfldr64eq	mvdx2, [r3, #-128]!	; 0xffffff80
   10a3c:	0000000a 	andeq	r0, r0, sl

00010a40 <.LC1>:
   10a40:	73696874 	cmnvc	r9, #116, 16	; 0x740000
   10a44:	20736920 	rsbscs	r6, r3, r0, lsr #18
   10a48:	74732061 	ldrbtvc	r2, [r3], #-97	; 0xffffff9f
   10a4c:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
   10a50:	00000000 	andeq	r0, r0, r0

00010a54 <.LC2>:
   10a54:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
   10a58:	6f77206f 	svcvs	0x0077206f
   10a5c:	21646c72 	smccs	18114	; 0x46c2
   10a60:	00000a0d 	andeq	r0, r0, sp, lsl #20

00010a64 <TxRxUART0>:
   10a64:	e0000030 	and	r0, r0, r0, lsr r0

00010a68 <.LC0>:
   10a68:	33323130 	teqcc	r2, #48, 2
   10a6c:	37363534 			; <UNDEFINED> instruction: 0x37363534
   10a70:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
   10a74:	46454443 	strbmi	r4, [r5], -r3, asr #8
   10a78:	00000000 	andeq	r0, r0, r0

00010a7c <.LC0>:
   10a7c:	00000000 	andeq	r0, r0, r0

00010a80 <.LC1>:
   10a80:	20375350 	eorscs	r5, r7, r0, asr r3
   10a84:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10a88:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
   10a8c:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
   10a90:	73206e6f 			; <UNDEFINED> instruction: 0x73206e6f
   10a94:	65636375 	strbvs	r6, [r3, #-885]!	; 0xfffffc8b
   10a98:	75667373 	strbvc	r7, [r6, #-883]!	; 0xfffffc8d
   10a9c:	0000006c 	andeq	r0, r0, ip, rrx

00010aa0 <.LC2>:
   10aa0:	20375350 	eorscs	r5, r7, r0, asr r3
   10aa4:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10aa8:	74614420 	strbtvc	r4, [r1], #-1056	; 0xfffffbe0
   10aac:	6f432061 	svcvs	0x00432061
   10ab0:	70757272 	rsbsvc	r7, r5, r2, ror r2
   10ab4:	00646574 	rsbeq	r6, r4, r4, ror r5

00010ab8 <.LC3>:
   10ab8:	20375350 	eorscs	r5, r7, r0, asr r3
   10abc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10ac0:	73616d20 	cmnvc	r1, #32, 26	; 0x800
   10ac4:	6f70206b 	svcvs	0x0070206b
   10ac8:	74206c6c 	strtvc	r6, [r0], #-3180	; 0xfffff394
   10acc:	6f656d69 	svcvs	0x00656d69
   10ad0:	00007475 	andeq	r7, r0, r5, ror r4

00010ad4 <.LC4>:
   10ad4:	6b73614d 	blvs	1ce9010 <stack_top+0x1cc5b98>
   10ad8:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 10a60 <.LC2+0xc>
   10adc:	6166206c 	cmnvs	r6, ip, rrx
   10ae0:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   10ae4:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   10ae8:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
   10aec:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
   10af0:	00000074 	andeq	r0, r0, r4, ror r0

00010af4 <.LC5>:
   10af4:	6b73614d 	blvs	1ce9030 <stack_top+0x1cc5bb8>
   10af8:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 10a80 <.LC1>
   10afc:	6166206c 	cmnvs	r6, ip, rrx
   10b00:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   10b04:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   10b08:	4c4c5020 	mcrrmi	0, 2, r5, ip, cr0
   10b0c:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
   10b10:	00000074 	andeq	r0, r0, r4, ror r0

00010b14 <.LC6>:
   10b14:	6b73614d 	blvs	1ce9050 <stack_top+0x1cc5bd8>
   10b18:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 10aa0 <.LC2>
   10b1c:	6166206c 	cmnvs	r6, ip, rrx
   10b20:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   10b24:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   10b28:	414d4420 	cmpmi	sp, r0, lsr #8
   10b2c:	6e6f6420 	cdpvs	4, 6, cr6, cr15, cr0, {1}
   10b30:	69622065 	stmdbvs	r2!, {r0, r2, r5, r6, sp}^
   10b34:	00000074 	andeq	r0, r0, r4, ror r0

00010b38 <.LC7>:
   10b38:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
   10b3c:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   10b40:	72652064 	rsbvc	r2, r5, #100	; 0x64
   10b44:	20726f72 	rsbscs	r6, r2, r2, ror pc
   10b48:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
   10b4c:	Address 0x0000000000010b4c is out of bounds.


Disassembly of section .rw:

00010b50 <ps7_pll_init_data_3_0>:
   10b50:	00000033 	andeq	r0, r0, r3, lsr r0
   10b54:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   10b58:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10b5c:	0000df0d 	andeq	sp, r0, sp, lsl #30
   10b60:	00000033 	andeq	r0, r0, r3, lsr r0
   10b64:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   10b68:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   10b6c:	000fa240 	andeq	sl, pc, r0, asr #4
   10b70:	00000033 	andeq	r0, r0, r3, lsr r0
   10b74:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10b78:	0007f000 	andeq	pc, r7, r0
   10b7c:	00034000 	andeq	r4, r3, r0
   10b80:	00000033 	andeq	r0, r0, r3, lsr r0
   10b84:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10b88:	00000010 	andeq	r0, r0, r0, lsl r0
   10b8c:	00000010 	andeq	r0, r0, r0, lsl r0
   10b90:	00000033 	andeq	r0, r0, r3, lsr r0
   10b94:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10b98:	00000001 	andeq	r0, r0, r1
   10b9c:	00000001 	andeq	r0, r0, r1
   10ba0:	00000033 	andeq	r0, r0, r3, lsr r0
   10ba4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10ba8:	00000001 	andeq	r0, r0, r1
   10bac:	00000000 	andeq	r0, r0, r0
   10bb0:	00000042 	andeq	r0, r0, r2, asr #32
   10bb4:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10bb8:	00000001 	andeq	r0, r0, r1
   10bbc:	00000033 	andeq	r0, r0, r3, lsr r0
   10bc0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10bc4:	00000010 	andeq	r0, r0, r0, lsl r0
   10bc8:	00000000 	andeq	r0, r0, r0
   10bcc:	00000033 	andeq	r0, r0, r3, lsr r0
   10bd0:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   10bd4:	1f003f30 	svcne	0x00003f30
   10bd8:	1f000200 	svcne	0x00000200
   10bdc:	00000033 	andeq	r0, r0, r3, lsr r0
   10be0:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   10be4:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   10be8:	000fa240 	andeq	sl, pc, r0, asr #4
   10bec:	00000033 	andeq	r0, r0, r3, lsr r0
   10bf0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10bf4:	0007f000 	andeq	pc, r7, r0
   10bf8:	00030000 	andeq	r0, r3, r0
   10bfc:	00000033 	andeq	r0, r0, r3, lsr r0
   10c00:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10c04:	00000010 	andeq	r0, r0, r0, lsl r0
   10c08:	00000010 	andeq	r0, r0, r0, lsl r0
   10c0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c10:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10c14:	00000001 	andeq	r0, r0, r1
   10c18:	00000001 	andeq	r0, r0, r1
   10c1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10c20:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10c24:	00000001 	andeq	r0, r0, r1
   10c28:	00000000 	andeq	r0, r0, r0
   10c2c:	00000042 	andeq	r0, r0, r2, asr #32
   10c30:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10c34:	00000002 	andeq	r0, r0, r2
   10c38:	00000033 	andeq	r0, r0, r3, lsr r0
   10c3c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10c40:	00000010 	andeq	r0, r0, r0, lsl r0
   10c44:	00000000 	andeq	r0, r0, r0
   10c48:	00000033 	andeq	r0, r0, r3, lsr r0
   10c4c:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   10c50:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   10c54:	10400003 	subne	r0, r0, r3
   10c58:	00000033 	andeq	r0, r0, r3, lsr r0
   10c5c:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   10c60:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   10c64:	000fa240 	andeq	sl, pc, r0, asr #4
   10c68:	00000033 	andeq	r0, r0, r3, lsr r0
   10c6c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10c70:	0007f000 	andeq	pc, r7, r0
   10c74:	0003c000 	andeq	ip, r3, r0
   10c78:	00000033 	andeq	r0, r0, r3, lsr r0
   10c7c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10c80:	00000010 	andeq	r0, r0, r0, lsl r0
   10c84:	00000010 	andeq	r0, r0, r0, lsl r0
   10c88:	00000033 	andeq	r0, r0, r3, lsr r0
   10c8c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10c90:	00000001 	andeq	r0, r0, r1
   10c94:	00000001 	andeq	r0, r0, r1
   10c98:	00000033 	andeq	r0, r0, r3, lsr r0
   10c9c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10ca0:	00000001 	andeq	r0, r0, r1
   10ca4:	00000000 	andeq	r0, r0, r0
   10ca8:	00000042 	andeq	r0, r0, r2, asr #32
   10cac:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10cb0:	00000004 	andeq	r0, r0, r4
   10cb4:	00000033 	andeq	r0, r0, r3, lsr r0
   10cb8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10cbc:	00000010 	andeq	r0, r0, r0, lsl r0
   10cc0:	00000000 	andeq	r0, r0, r0
   10cc4:	00000033 	andeq	r0, r0, r3, lsr r0
   10cc8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   10ccc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10cd0:	0000767b 	andeq	r7, r0, fp, ror r6
   10cd4:	00000000 	andeq	r0, r0, r0

00010cd8 <ps7_clock_init_data_3_0>:
   10cd8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cdc:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   10ce0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10ce4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   10ce8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cec:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   10cf0:	03f03f01 	mvnseq	r3, #1, 30
   10cf4:	00303501 	eorseq	r3, r0, r1, lsl #10
   10cf8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cfc:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   10d00:	00003f31 	andeq	r3, r0, r1, lsr pc
   10d04:	00000a01 	andeq	r0, r0, r1, lsl #20
   10d08:	00000033 	andeq	r0, r0, r3, lsr r0
   10d0c:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   10d10:	00003f33 	andeq	r3, r0, r3, lsr pc
   10d14:	00001403 	andeq	r1, r0, r3, lsl #8
   10d18:	00000033 	andeq	r0, r0, r3, lsr r0
   10d1c:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   10d20:	00003f33 	andeq	r3, r0, r3, lsr pc
   10d24:	00001401 	andeq	r1, r0, r1, lsl #8
   10d28:	00000033 	andeq	r0, r0, r3, lsr r0
   10d2c:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   10d30:	00003f33 	andeq	r3, r0, r3, lsr pc
   10d34:	00000c02 	andeq	r0, r0, r2, lsl #24
   10d38:	00000033 	andeq	r0, r0, r3, lsr r0
   10d3c:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   10d40:	00003f31 	andeq	r3, r0, r1, lsr pc
   10d44:	00000a01 	andeq	r0, r0, r1, lsl #20
   10d48:	00000033 	andeq	r0, r0, r3, lsr r0
   10d4c:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   10d50:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10d54:	00500800 	subseq	r0, r0, r0, lsl #16
   10d58:	00000033 	andeq	r0, r0, r3, lsr r0
   10d5c:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   10d60:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10d64:	00100100 	andseq	r0, r0, r0, lsl #2
   10d68:	00000033 	andeq	r0, r0, r3, lsr r0
   10d6c:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   10d70:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10d74:	00100100 	andseq	r0, r0, r0, lsl #2
   10d78:	00000033 	andeq	r0, r0, r3, lsr r0
   10d7c:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   10d80:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10d84:	00100100 	andseq	r0, r0, r0, lsl #2
   10d88:	00000033 	andeq	r0, r0, r3, lsr r0
   10d8c:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   10d90:	00000001 	andeq	r0, r0, r1
   10d94:	00000001 	andeq	r0, r0, r1
   10d98:	00000033 	andeq	r0, r0, r3, lsr r0
   10d9c:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   10da0:	01ffcccd 	mvnseq	ip, sp, asr #25
   10da4:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   10da8:	00000033 	andeq	r0, r0, r3, lsr r0
   10dac:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   10db0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10db4:	0000767b 	andeq	r7, r0, fp, ror r6
   10db8:	00000000 	andeq	r0, r0, r0

00010dbc <ps7_ddr_init_data_3_0>:
   10dbc:	00000033 	andeq	r0, r0, r3, lsr r0
   10dc0:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   10dc4:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   10dc8:	00000080 	andeq	r0, r0, r0, lsl #1
   10dcc:	00000033 	andeq	r0, r0, r3, lsr r0
   10dd0:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   10dd4:	0007ffff 	strdeq	pc, [r7], -pc	; <UNPREDICTABLE>
   10dd8:	00001030 	andeq	r1, r0, r0, lsr r0
   10ddc:	00000033 	andeq	r0, r0, r3, lsr r0
   10de0:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   10de4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10de8:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   10dec:	00000033 	andeq	r0, r0, r3, lsr r0
   10df0:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   10df4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10df8:	02001001 	andeq	r1, r0, #1
   10dfc:	00000033 	andeq	r0, r0, r3, lsr r0
   10e00:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   10e04:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10e08:	00014001 	andeq	r4, r1, r1
   10e0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e10:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   10e14:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10e18:	0004151a 	andeq	r1, r4, sl, lsl r5
   10e1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e20:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   10e24:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   10e28:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   10e2c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e30:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   10e34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10e38:	8305b184 	movwhi	fp, #20868	; 0x5184
   10e3c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e40:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   10e44:	7fdffffc 	svcvc	0x00dffffc
   10e48:	28489288 	stmdacs	r8, {r3, r7, r9, ip, pc}^
   10e4c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e50:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   10e54:	0fffffc3 	svceq	0x00ffffc3
   10e58:	00000000 	andeq	r0, r0, r0
   10e5c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e60:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   10e64:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   10e68:	00002007 	andeq	r2, r0, r7
   10e6c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e70:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   10e74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10e78:	00000002 	andeq	r0, r0, r2
   10e7c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e80:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   10e84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10e88:	00060083 	andeq	r0, r6, r3, lsl #1
   10e8c:	00000033 	andeq	r0, r0, r3, lsr r0
   10e90:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   10e94:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   10e98:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   10e9c:	00000033 	andeq	r0, r0, r3, lsr r0
   10ea0:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   10ea4:	00000003 	andeq	r0, r0, r3
   10ea8:	00000000 	andeq	r0, r0, r0
   10eac:	00000033 	andeq	r0, r0, r3, lsr r0
   10eb0:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   10eb4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10eb8:	00000888 	andeq	r0, r0, r8, lsl #17
   10ebc:	00000033 	andeq	r0, r0, r3, lsr r0
   10ec0:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   10ec4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10ec8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10ecc:	00000033 	andeq	r0, r0, r3, lsr r0
   10ed0:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   10ed4:	0fffffff 	svceq	0x00ffffff
   10ed8:	0ff77777 	svceq	0x00f77777
   10edc:	00000033 	andeq	r0, r0, r3, lsr r0
   10ee0:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   10ee4:	0003f03f 	andeq	pc, r3, pc, lsr r0	; <UNPREDICTABLE>
   10ee8:	0003c008 	andeq	ip, r3, r8
   10eec:	00000033 	andeq	r0, r0, r3, lsr r0
   10ef0:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   10ef4:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   10ef8:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   10efc:	00000033 	andeq	r0, r0, r3, lsr r0
   10f00:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   10f04:	00010000 	andeq	r0, r1, r0
   10f08:	00000000 	andeq	r0, r0, r0
   10f0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f10:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   10f14:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10f18:	00004023 	andeq	r4, r0, r3, lsr #32
   10f1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f20:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   10f24:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   10f28:	0000003e 	andeq	r0, r0, lr, lsr r0
   10f2c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f30:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   10f34:	00021fe0 	andeq	r1, r2, r0, ror #31
   10f38:	00020000 	andeq	r0, r2, r0
   10f3c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f40:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   10f44:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10f48:	00284242 	eoreq	r4, r8, r2, asr #4
   10f4c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f50:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   10f54:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10f58:	00001610 	andeq	r1, r0, r0, lsl r6
   10f5c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f60:	f8006078 			; <UNDEFINED> instruction: 0xf8006078
   10f64:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10f68:	00655111 	rsbeq	r5, r5, r1, lsl r1
   10f6c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f70:	f800607c 			; <UNDEFINED> instruction: 0xf800607c
   10f74:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f78:	00052222 	andeq	r2, r5, r2, lsr #4
   10f7c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f80:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   10f84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10f88:	10200800 	eorne	r0, r0, r0, lsl #16
   10f8c:	00000033 	andeq	r0, r0, r3, lsr r0
   10f90:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   10f94:	0fffffff 	svceq	0x00ffffff
   10f98:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   10f9c:	00000033 	andeq	r0, r0, r3, lsr r0
   10fa0:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   10fa4:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10fa8:	00000188 	andeq	r0, r0, r8, lsl #3
   10fac:	00000033 	andeq	r0, r0, r3, lsr r0
   10fb0:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   10fb4:	1fffffff 	svcne	0x00ffffff
   10fb8:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10fbc:	00000033 	andeq	r0, r0, r3, lsr r0
   10fc0:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   10fc4:	00000200 	andeq	r0, r0, r0, lsl #4
   10fc8:	00000200 	andeq	r0, r0, r0, lsl #4
   10fcc:	00000033 	andeq	r0, r0, r3, lsr r0
   10fd0:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   10fd4:	01ffffff 	ldrsheq	pc, [pc, #255]	; 110db <ps7_ddr_init_data_3_0+0x31f>	; <UNPREDICTABLE>
   10fd8:	00200067 	eoreq	r0, r0, r7, rrx
   10fdc:	00000033 	andeq	r0, r0, r3, lsr r0
   10fe0:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   10fe4:	00000003 	andeq	r0, r0, r3
   10fe8:	00000003 	andeq	r0, r0, r3
   10fec:	00000033 	andeq	r0, r0, r3, lsr r0
   10ff0:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   10ff4:	00000003 	andeq	r0, r0, r3
   10ff8:	00000000 	andeq	r0, r0, r0
   10ffc:	00000033 	andeq	r0, r0, r3, lsr r0
   11000:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   11004:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11008:	00000000 	andeq	r0, r0, r0
   1100c:	00000033 	andeq	r0, r0, r3, lsr r0
   11010:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   11014:	00000001 	andeq	r0, r0, r1
   11018:	00000000 	andeq	r0, r0, r0
   1101c:	00000033 	andeq	r0, r0, r3, lsr r0
   11020:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   11024:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11028:	00000000 	andeq	r0, r0, r0
   1102c:	00000033 	andeq	r0, r0, r3, lsr r0
   11030:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   11034:	0000000f 	andeq	r0, r0, pc
   11038:	00000008 	andeq	r0, r0, r8
   1103c:	00000033 	andeq	r0, r0, r3, lsr r0
   11040:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   11044:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11048:	00000000 	andeq	r0, r0, r0
   1104c:	00000033 	andeq	r0, r0, r3, lsr r0
   11050:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   11054:	7fffffcf 	svcvc	0x00ffffcf
   11058:	40000001 	andmi	r0, r0, r1
   1105c:	00000033 	andeq	r0, r0, r3, lsr r0
   11060:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   11064:	7fffffcf 	svcvc	0x00ffffcf
   11068:	40000001 	andmi	r0, r0, r1
   1106c:	00000033 	andeq	r0, r0, r3, lsr r0
   11070:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   11074:	7fffffcf 	svcvc	0x00ffffcf
   11078:	40000001 	andmi	r0, r0, r1
   1107c:	00000033 	andeq	r0, r0, r3, lsr r0
   11080:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   11084:	7fffffcf 	svcvc	0x00ffffcf
   11088:	40000001 	andmi	r0, r0, r1
   1108c:	00000033 	andeq	r0, r0, r3, lsr r0
   11090:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   11094:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11098:	00094800 	andeq	r4, r9, r0, lsl #16
   1109c:	00000033 	andeq	r0, r0, r3, lsr r0
   110a0:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   110a4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   110a8:	00094800 	andeq	r4, r9, r0, lsl #16
   110ac:	00000033 	andeq	r0, r0, r3, lsr r0
   110b0:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   110b4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   110b8:	00094800 	andeq	r4, r9, r0, lsl #16
   110bc:	00000033 	andeq	r0, r0, r3, lsr r0
   110c0:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   110c4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   110c8:	00094800 	andeq	r4, r9, r0, lsl #16
   110cc:	00000033 	andeq	r0, r0, r3, lsr r0
   110d0:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   110d4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   110d8:	00000035 	andeq	r0, r0, r5, lsr r0
   110dc:	00000033 	andeq	r0, r0, r3, lsr r0
   110e0:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   110e4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   110e8:	00000035 	andeq	r0, r0, r5, lsr r0
   110ec:	00000033 	andeq	r0, r0, r3, lsr r0
   110f0:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   110f4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   110f8:	00000035 	andeq	r0, r0, r5, lsr r0
   110fc:	00000033 	andeq	r0, r0, r3, lsr r0
   11100:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   11104:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11108:	00000035 	andeq	r0, r0, r5, lsr r0
   1110c:	00000033 	andeq	r0, r0, r3, lsr r0
   11110:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   11114:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11118:	00000000 	andeq	r0, r0, r0
   1111c:	00000033 	andeq	r0, r0, r3, lsr r0
   11120:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   11124:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11128:	00000000 	andeq	r0, r0, r0
   1112c:	00000033 	andeq	r0, r0, r3, lsr r0
   11130:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   11134:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11138:	00000000 	andeq	r0, r0, r0
   1113c:	00000033 	andeq	r0, r0, r3, lsr r0
   11140:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   11144:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11148:	00000000 	andeq	r0, r0, r0
   1114c:	00000033 	andeq	r0, r0, r3, lsr r0
   11150:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   11154:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11158:	00000234 	andeq	r0, r0, r4, lsr r2
   1115c:	00000033 	andeq	r0, r0, r3, lsr r0
   11160:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   11164:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11168:	00000234 	andeq	r0, r0, r4, lsr r2
   1116c:	00000033 	andeq	r0, r0, r3, lsr r0
   11170:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   11174:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11178:	00000234 	andeq	r0, r0, r4, lsr r2
   1117c:	00000033 	andeq	r0, r0, r3, lsr r0
   11180:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   11184:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11188:	00000234 	andeq	r0, r0, r4, lsr r2
   1118c:	00000033 	andeq	r0, r0, r3, lsr r0
   11190:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   11194:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11198:	00000040 	andeq	r0, r0, r0, asr #32
   1119c:	00000033 	andeq	r0, r0, r3, lsr r0
   111a0:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   111a4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   111a8:	00000040 	andeq	r0, r0, r0, asr #32
   111ac:	00000033 	andeq	r0, r0, r3, lsr r0
   111b0:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   111b4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   111b8:	00000040 	andeq	r0, r0, r0, asr #32
   111bc:	00000033 	andeq	r0, r0, r3, lsr r0
   111c0:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   111c4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   111c8:	00000040 	andeq	r0, r0, r0, asr #32
   111cc:	00000033 	andeq	r0, r0, r3, lsr r0
   111d0:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   111d4:	6ffffefe 	svcvs	0x00fffefe
   111d8:	00010000 	andeq	r0, r1, r0
   111dc:	00000033 	andeq	r0, r0, r3, lsr r0
   111e0:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   111e4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   111e8:	0001bca1 	andeq	fp, r1, r1, lsr #25
   111ec:	00000033 	andeq	r0, r0, r3, lsr r0
   111f0:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   111f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   111f8:	00000000 	andeq	r0, r0, r0
   111fc:	00000033 	andeq	r0, r0, r3, lsr r0
   11200:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   11204:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   11208:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1120c:	00000033 	andeq	r0, r0, r3, lsr r0
   11210:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   11214:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   11218:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1121c:	00000033 	andeq	r0, r0, r3, lsr r0
   11220:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   11224:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   11228:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1122c:	00000033 	andeq	r0, r0, r3, lsr r0
   11230:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   11234:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   11238:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1123c:	00000033 	andeq	r0, r0, r3, lsr r0
   11240:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   11244:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11248:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1124c:	00000033 	andeq	r0, r0, r3, lsr r0
   11250:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   11254:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11258:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1125c:	00000033 	andeq	r0, r0, r3, lsr r0
   11260:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   11264:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11268:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1126c:	00000033 	andeq	r0, r0, r3, lsr r0
   11270:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   11274:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11278:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1127c:	00000033 	andeq	r0, r0, r3, lsr r0
   11280:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   11284:	00000ff5 	strdeq	r0, [r0], -r5
   11288:	00000001 	andeq	r0, r0, r1
   1128c:	00000033 	andeq	r0, r0, r3, lsr r0
   11290:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   11294:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11298:	00000000 	andeq	r0, r0, r0
   1129c:	00000033 	andeq	r0, r0, r3, lsr r0
   112a0:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   112a4:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   112a8:	000050e5 	andeq	r5, r0, r5, ror #1
   112ac:	00000033 	andeq	r0, r0, r3, lsr r0
   112b0:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   112b4:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   112b8:	00000e7e 	andeq	r0, r0, lr, ror lr
   112bc:	00000042 	andeq	r0, r0, r2, asr #32
   112c0:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   112c4:	00002000 	andeq	r2, r0, r0
   112c8:	00000033 	andeq	r0, r0, r3, lsr r0
   112cc:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   112d0:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   112d4:	00000081 	andeq	r0, r0, r1, lsl #1
   112d8:	00000042 	andeq	r0, r0, r2, asr #32
   112dc:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   112e0:	00000007 	andeq	r0, r0, r7
   112e4:	00000000 	andeq	r0, r0, r0

000112e8 <ps7_mio_init_data_3_0>:
   112e8:	00000033 	andeq	r0, r0, r3, lsr r0
   112ec:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   112f0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   112f4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   112f8:	00000033 	andeq	r0, r0, r3, lsr r0
   112fc:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   11300:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11304:	00000620 	andeq	r0, r0, r0, lsr #12
   11308:	00000033 	andeq	r0, r0, r3, lsr r0
   1130c:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   11310:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11314:	00000620 	andeq	r0, r0, r0, lsr #12
   11318:	00000033 	andeq	r0, r0, r3, lsr r0
   1131c:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   11320:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11324:	00000622 	andeq	r0, r0, r2, lsr #12
   11328:	00000033 	andeq	r0, r0, r3, lsr r0
   1132c:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   11330:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11334:	00000622 	andeq	r0, r0, r2, lsr #12
   11338:	00000033 	andeq	r0, r0, r3, lsr r0
   1133c:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   11340:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11344:	00000624 	andeq	r0, r0, r4, lsr #12
   11348:	00000033 	andeq	r0, r0, r3, lsr r0
   1134c:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   11350:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11354:	00000624 	andeq	r0, r0, r4, lsr #12
   11358:	00000033 	andeq	r0, r0, r3, lsr r0
   1135c:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   11360:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11364:	00000620 	andeq	r0, r0, r0, lsr #12
   11368:	00000033 	andeq	r0, r0, r3, lsr r0
   1136c:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   11370:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11374:	0018d42c 	andseq	sp, r8, ip, lsr #8
   11378:	00000033 	andeq	r0, r0, r3, lsr r0
   1137c:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   11380:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11384:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11388:	00000033 	andeq	r0, r0, r3, lsr r0
   1138c:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   11390:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11394:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11398:	00000033 	andeq	r0, r0, r3, lsr r0
   1139c:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   113a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   113a4:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   113a8:	00000033 	andeq	r0, r0, r3, lsr r0
   113ac:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   113b0:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   113b4:	00000260 	andeq	r0, r0, r0, ror #4
   113b8:	00000033 	andeq	r0, r0, r3, lsr r0
   113bc:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   113c0:	00000001 	andeq	r0, r0, r1
   113c4:	00000001 	andeq	r0, r0, r1
   113c8:	00000033 	andeq	r0, r0, r3, lsr r0
   113cc:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   113d0:	00000021 	andeq	r0, r0, r1, lsr #32
   113d4:	00000020 	andeq	r0, r0, r0, lsr #32
   113d8:	00000033 	andeq	r0, r0, r3, lsr r0
   113dc:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   113e0:	07feffff 			; <UNDEFINED> instruction: 0x07feffff
   113e4:	000088a3 	andeq	r8, r0, r3, lsr #17
   113e8:	00000033 	andeq	r0, r0, r3, lsr r0
   113ec:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   113f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113f4:	00001200 	andeq	r1, r0, r0, lsl #4
   113f8:	00000033 	andeq	r0, r0, r3, lsr r0
   113fc:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   11400:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11404:	00001202 	andeq	r1, r0, r2, lsl #4
   11408:	00000033 	andeq	r0, r0, r3, lsr r0
   1140c:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   11410:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11414:	00000202 	andeq	r0, r0, r2, lsl #4
   11418:	00000033 	andeq	r0, r0, r3, lsr r0
   1141c:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   11420:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11424:	00000202 	andeq	r0, r0, r2, lsl #4
   11428:	00000033 	andeq	r0, r0, r3, lsr r0
   1142c:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   11430:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11434:	00000202 	andeq	r0, r0, r2, lsl #4
   11438:	00000033 	andeq	r0, r0, r3, lsr r0
   1143c:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   11440:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11444:	00000202 	andeq	r0, r0, r2, lsl #4
   11448:	00000033 	andeq	r0, r0, r3, lsr r0
   1144c:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   11450:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11454:	00000202 	andeq	r0, r0, r2, lsl #4
   11458:	00000033 	andeq	r0, r0, r3, lsr r0
   1145c:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   11460:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11464:	00000200 	andeq	r0, r0, r0, lsl #4
   11468:	00000033 	andeq	r0, r0, r3, lsr r0
   1146c:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   11470:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11474:	00000200 	andeq	r0, r0, r0, lsl #4
   11478:	00000033 	andeq	r0, r0, r3, lsr r0
   1147c:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   11480:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11484:	00001200 	andeq	r1, r0, r0, lsl #4
   11488:	00000033 	andeq	r0, r0, r3, lsr r0
   1148c:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   11490:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11494:	00001280 	andeq	r1, r0, r0, lsl #5
   11498:	00000033 	andeq	r0, r0, r3, lsr r0
   1149c:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   114a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114a4:	00001280 	andeq	r1, r0, r0, lsl #5
   114a8:	00000033 	andeq	r0, r0, r3, lsr r0
   114ac:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   114b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114b4:	00001280 	andeq	r1, r0, r0, lsl #5
   114b8:	00000033 	andeq	r0, r0, r3, lsr r0
   114bc:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   114c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114c4:	00001280 	andeq	r1, r0, r0, lsl #5
   114c8:	00000033 	andeq	r0, r0, r3, lsr r0
   114cc:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   114d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114d4:	00001280 	andeq	r1, r0, r0, lsl #5
   114d8:	00000033 	andeq	r0, r0, r3, lsr r0
   114dc:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   114e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114e4:	00001280 	andeq	r1, r0, r0, lsl #5
   114e8:	00000033 	andeq	r0, r0, r3, lsr r0
   114ec:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   114f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114f4:	00001200 	andeq	r1, r0, r0, lsl #4
   114f8:	00000033 	andeq	r0, r0, r3, lsr r0
   114fc:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   11500:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11504:	00001200 	andeq	r1, r0, r0, lsl #4
   11508:	00000033 	andeq	r0, r0, r3, lsr r0
   1150c:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   11510:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11514:	00001200 	andeq	r1, r0, r0, lsl #4
   11518:	00000033 	andeq	r0, r0, r3, lsr r0
   1151c:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   11520:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11524:	00001200 	andeq	r1, r0, r0, lsl #4
   11528:	00000033 	andeq	r0, r0, r3, lsr r0
   1152c:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   11530:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11534:	00001200 	andeq	r1, r0, r0, lsl #4
   11538:	00000033 	andeq	r0, r0, r3, lsr r0
   1153c:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   11540:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11544:	00001200 	andeq	r1, r0, r0, lsl #4
   11548:	00000033 	andeq	r0, r0, r3, lsr r0
   1154c:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   11550:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11554:	00001200 	andeq	r1, r0, r0, lsl #4
   11558:	00000033 	andeq	r0, r0, r3, lsr r0
   1155c:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   11560:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11564:	00001200 	andeq	r1, r0, r0, lsl #4
   11568:	00000033 	andeq	r0, r0, r3, lsr r0
   1156c:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   11570:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11574:	00001200 	andeq	r1, r0, r0, lsl #4
   11578:	00000033 	andeq	r0, r0, r3, lsr r0
   1157c:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   11580:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11584:	00001200 	andeq	r1, r0, r0, lsl #4
   11588:	00000033 	andeq	r0, r0, r3, lsr r0
   1158c:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   11590:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11594:	00001200 	andeq	r1, r0, r0, lsl #4
   11598:	00000033 	andeq	r0, r0, r3, lsr r0
   1159c:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   115a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115a4:	00001200 	andeq	r1, r0, r0, lsl #4
   115a8:	00000033 	andeq	r0, r0, r3, lsr r0
   115ac:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   115b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115b4:	00001200 	andeq	r1, r0, r0, lsl #4
   115b8:	00000033 	andeq	r0, r0, r3, lsr r0
   115bc:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   115c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115c4:	00001200 	andeq	r1, r0, r0, lsl #4
   115c8:	00000033 	andeq	r0, r0, r3, lsr r0
   115cc:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   115d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115d4:	00001200 	andeq	r1, r0, r0, lsl #4
   115d8:	00000033 	andeq	r0, r0, r3, lsr r0
   115dc:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   115e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115e4:	00001200 	andeq	r1, r0, r0, lsl #4
   115e8:	00000033 	andeq	r0, r0, r3, lsr r0
   115ec:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   115f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115f4:	00001200 	andeq	r1, r0, r0, lsl #4
   115f8:	00000033 	andeq	r0, r0, r3, lsr r0
   115fc:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   11600:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11604:	00001200 	andeq	r1, r0, r0, lsl #4
   11608:	00000033 	andeq	r0, r0, r3, lsr r0
   1160c:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   11610:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11614:	00001200 	andeq	r1, r0, r0, lsl #4
   11618:	00000033 	andeq	r0, r0, r3, lsr r0
   1161c:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   11620:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11624:	00001200 	andeq	r1, r0, r0, lsl #4
   11628:	00000033 	andeq	r0, r0, r3, lsr r0
   1162c:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   11630:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11634:	00001200 	andeq	r1, r0, r0, lsl #4
   11638:	00000033 	andeq	r0, r0, r3, lsr r0
   1163c:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   11640:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11644:	00001200 	andeq	r1, r0, r0, lsl #4
   11648:	00000033 	andeq	r0, r0, r3, lsr r0
   1164c:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   11650:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11654:	00001200 	andeq	r1, r0, r0, lsl #4
   11658:	00000033 	andeq	r0, r0, r3, lsr r0
   1165c:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   11660:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11664:	00001200 	andeq	r1, r0, r0, lsl #4
   11668:	00000033 	andeq	r0, r0, r3, lsr r0
   1166c:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   11670:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11674:	00001280 	andeq	r1, r0, r0, lsl #5
   11678:	00000033 	andeq	r0, r0, r3, lsr r0
   1167c:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   11680:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11684:	00001280 	andeq	r1, r0, r0, lsl #5
   11688:	00000033 	andeq	r0, r0, r3, lsr r0
   1168c:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   11690:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11694:	00001280 	andeq	r1, r0, r0, lsl #5
   11698:	00000033 	andeq	r0, r0, r3, lsr r0
   1169c:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   116a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   116a4:	00001280 	andeq	r1, r0, r0, lsl #5
   116a8:	00000033 	andeq	r0, r0, r3, lsr r0
   116ac:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   116b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   116b4:	00001280 	andeq	r1, r0, r0, lsl #5
   116b8:	00000033 	andeq	r0, r0, r3, lsr r0
   116bc:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   116c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   116c4:	00001280 	andeq	r1, r0, r0, lsl #5
   116c8:	00000033 	andeq	r0, r0, r3, lsr r0
   116cc:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   116d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   116d4:	000012a0 	andeq	r1, r0, r0, lsr #5
   116d8:	00000033 	andeq	r0, r0, r3, lsr r0
   116dc:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   116e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   116e4:	000012a0 	andeq	r1, r0, r0, lsr #5
   116e8:	00000033 	andeq	r0, r0, r3, lsr r0
   116ec:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   116f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   116f4:	000012a0 	andeq	r1, r0, r0, lsr #5
   116f8:	00000033 	andeq	r0, r0, r3, lsr r0
   116fc:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   11700:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11704:	000012a0 	andeq	r1, r0, r0, lsr #5
   11708:	00000033 	andeq	r0, r0, r3, lsr r0
   1170c:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   11710:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11714:	000012e1 	andeq	r1, r0, r1, ror #5
   11718:	00000033 	andeq	r0, r0, r3, lsr r0
   1171c:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   11720:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11724:	000012e0 	andeq	r1, r0, r0, ror #5
   11728:	00000033 	andeq	r0, r0, r3, lsr r0
   1172c:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   11730:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11734:	00001200 	andeq	r1, r0, r0, lsl #4
   11738:	00000033 	andeq	r0, r0, r3, lsr r0
   1173c:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   11740:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11744:	00001200 	andeq	r1, r0, r0, lsl #4
   11748:	00000033 	andeq	r0, r0, r3, lsr r0
   1174c:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   11750:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   11754:	00380037 	eorseq	r0, r8, r7, lsr r0
   11758:	00000033 	andeq	r0, r0, r3, lsr r0
   1175c:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   11760:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   11764:	003a0039 	eorseq	r0, sl, r9, lsr r0
   11768:	00000033 	andeq	r0, r0, r3, lsr r0
   1176c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   11770:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11774:	0000767b 	andeq	r7, r0, fp, ror r6
   11778:	00000000 	andeq	r0, r0, r0

0001177c <ps7_peripherals_init_data_3_0>:
   1177c:	00000033 	andeq	r0, r0, r3, lsr r0
   11780:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11784:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11788:	0000df0d 	andeq	sp, r0, sp, lsl #30
   1178c:	00000033 	andeq	r0, r0, r3, lsr r0
   11790:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   11794:	00000180 	andeq	r0, r0, r0, lsl #3
   11798:	00000080 	andeq	r0, r0, r0, lsl #1
   1179c:	00000033 	andeq	r0, r0, r3, lsr r0
   117a0:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   117a4:	00000180 	andeq	r0, r0, r0, lsl #3
   117a8:	00000080 	andeq	r0, r0, r0, lsl #1
   117ac:	00000033 	andeq	r0, r0, r3, lsr r0
   117b0:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   117b4:	00000180 	andeq	r0, r0, r0, lsl #3
   117b8:	00000080 	andeq	r0, r0, r0, lsl #1
   117bc:	00000033 	andeq	r0, r0, r3, lsr r0
   117c0:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   117c4:	00000180 	andeq	r0, r0, r0, lsl #3
   117c8:	00000080 	andeq	r0, r0, r0, lsl #1
   117cc:	00000033 	andeq	r0, r0, r3, lsr r0
   117d0:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   117d4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   117d8:	0000767b 	andeq	r7, r0, fp, ror r6
   117dc:	00000033 	andeq	r0, r0, r3, lsr r0
   117e0:	e0000034 	and	r0, r0, r4, lsr r0
   117e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   117e8:	00000006 	andeq	r0, r0, r6
   117ec:	00000033 	andeq	r0, r0, r3, lsr r0
   117f0:	e0000018 	and	r0, r0, r8, lsl r0
   117f4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   117f8:	0000007c 	andeq	r0, r0, ip, ror r0
   117fc:	00000033 	andeq	r0, r0, r3, lsr r0
   11800:	e0000000 	and	r0, r0, r0
   11804:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11808:	00000017 	andeq	r0, r0, r7, lsl r0
   1180c:	00000033 	andeq	r0, r0, r3, lsr r0
   11810:	e0000004 	and	r0, r0, r4
   11814:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11818:	00000020 	andeq	r0, r0, r0, lsr #32
   1181c:	00000033 	andeq	r0, r0, r3, lsr r0
   11820:	e000d000 	and	sp, r0, r0
   11824:	00080000 	andeq	r0, r8, r0
   11828:	00080000 	andeq	r0, r8, r0
   1182c:	00000033 	andeq	r0, r0, r3, lsr r0
   11830:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   11834:	20000000 	andcs	r0, r0, r0
   11838:	00000000 	andeq	r0, r0, r0
   1183c:	00000052 	andeq	r0, r0, r2, asr r0
   11840:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   11844:	00000001 	andeq	r0, r0, r1
   11848:	00000052 	andeq	r0, r0, r2, asr r0
   1184c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   11850:	00000001 	andeq	r0, r0, r1
   11854:	00000052 	andeq	r0, r0, r2, asr r0
   11858:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1185c:	00000001 	andeq	r0, r0, r1
   11860:	00000052 	andeq	r0, r0, r2, asr r0
   11864:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   11868:	00000001 	andeq	r0, r0, r1
   1186c:	00000052 	andeq	r0, r0, r2, asr r0
   11870:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   11874:	00000001 	andeq	r0, r0, r1
   11878:	00000052 	andeq	r0, r0, r2, asr r0
   1187c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   11880:	00000001 	andeq	r0, r0, r1
   11884:	00000000 	andeq	r0, r0, r0

00011888 <ps7_post_config_3_0>:
   11888:	00000033 	andeq	r0, r0, r3, lsr r0
   1188c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11890:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11894:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11898:	00000033 	andeq	r0, r0, r3, lsr r0
   1189c:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   118a0:	0000000f 	andeq	r0, r0, pc
   118a4:	0000000f 	andeq	r0, r0, pc
   118a8:	00000033 	andeq	r0, r0, r3, lsr r0
   118ac:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   118b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   118b4:	00000000 	andeq	r0, r0, r0
   118b8:	00000033 	andeq	r0, r0, r3, lsr r0
   118bc:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   118c0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   118c4:	0000767b 	andeq	r7, r0, fp, ror r6
   118c8:	00000000 	andeq	r0, r0, r0

000118cc <ps7_debug_3_0>:
   118cc:	00000033 	andeq	r0, r0, r3, lsr r0
   118d0:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   118d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   118d8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   118dc:	00000033 	andeq	r0, r0, r3, lsr r0
   118e0:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   118e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   118e8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   118ec:	00000033 	andeq	r0, r0, r3, lsr r0
   118f0:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   118f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   118f8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   118fc:	00000000 	andeq	r0, r0, r0

00011900 <ps7_pll_init_data_2_0>:
   11900:	00000033 	andeq	r0, r0, r3, lsr r0
   11904:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11908:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1190c:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11910:	00000033 	andeq	r0, r0, r3, lsr r0
   11914:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   11918:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   1191c:	000fa240 	andeq	sl, pc, r0, asr #4
   11920:	00000033 	andeq	r0, r0, r3, lsr r0
   11924:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   11928:	0007f000 	andeq	pc, r7, r0
   1192c:	00034000 	andeq	r4, r3, r0
   11930:	00000033 	andeq	r0, r0, r3, lsr r0
   11934:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   11938:	00000010 	andeq	r0, r0, r0, lsl r0
   1193c:	00000010 	andeq	r0, r0, r0, lsl r0
   11940:	00000033 	andeq	r0, r0, r3, lsr r0
   11944:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   11948:	00000001 	andeq	r0, r0, r1
   1194c:	00000001 	andeq	r0, r0, r1
   11950:	00000033 	andeq	r0, r0, r3, lsr r0
   11954:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   11958:	00000001 	andeq	r0, r0, r1
   1195c:	00000000 	andeq	r0, r0, r0
   11960:	00000042 	andeq	r0, r0, r2, asr #32
   11964:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   11968:	00000001 	andeq	r0, r0, r1
   1196c:	00000033 	andeq	r0, r0, r3, lsr r0
   11970:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   11974:	00000010 	andeq	r0, r0, r0, lsl r0
   11978:	00000000 	andeq	r0, r0, r0
   1197c:	00000033 	andeq	r0, r0, r3, lsr r0
   11980:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   11984:	1f003f30 	svcne	0x00003f30
   11988:	1f000200 	svcne	0x00000200
   1198c:	00000033 	andeq	r0, r0, r3, lsr r0
   11990:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   11994:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   11998:	000fa240 	andeq	sl, pc, r0, asr #4
   1199c:	00000033 	andeq	r0, r0, r3, lsr r0
   119a0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   119a4:	0007f000 	andeq	pc, r7, r0
   119a8:	00030000 	andeq	r0, r3, r0
   119ac:	00000033 	andeq	r0, r0, r3, lsr r0
   119b0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   119b4:	00000010 	andeq	r0, r0, r0, lsl r0
   119b8:	00000010 	andeq	r0, r0, r0, lsl r0
   119bc:	00000033 	andeq	r0, r0, r3, lsr r0
   119c0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   119c4:	00000001 	andeq	r0, r0, r1
   119c8:	00000001 	andeq	r0, r0, r1
   119cc:	00000033 	andeq	r0, r0, r3, lsr r0
   119d0:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   119d4:	00000001 	andeq	r0, r0, r1
   119d8:	00000000 	andeq	r0, r0, r0
   119dc:	00000042 	andeq	r0, r0, r2, asr #32
   119e0:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   119e4:	00000002 	andeq	r0, r0, r2
   119e8:	00000033 	andeq	r0, r0, r3, lsr r0
   119ec:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   119f0:	00000010 	andeq	r0, r0, r0, lsl r0
   119f4:	00000000 	andeq	r0, r0, r0
   119f8:	00000033 	andeq	r0, r0, r3, lsr r0
   119fc:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   11a00:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   11a04:	10400003 	subne	r0, r0, r3
   11a08:	00000033 	andeq	r0, r0, r3, lsr r0
   11a0c:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   11a10:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   11a14:	000fa240 	andeq	sl, pc, r0, asr #4
   11a18:	00000033 	andeq	r0, r0, r3, lsr r0
   11a1c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   11a20:	0007f000 	andeq	pc, r7, r0
   11a24:	0003c000 	andeq	ip, r3, r0
   11a28:	00000033 	andeq	r0, r0, r3, lsr r0
   11a2c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   11a30:	00000010 	andeq	r0, r0, r0, lsl r0
   11a34:	00000010 	andeq	r0, r0, r0, lsl r0
   11a38:	00000033 	andeq	r0, r0, r3, lsr r0
   11a3c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   11a40:	00000001 	andeq	r0, r0, r1
   11a44:	00000001 	andeq	r0, r0, r1
   11a48:	00000033 	andeq	r0, r0, r3, lsr r0
   11a4c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   11a50:	00000001 	andeq	r0, r0, r1
   11a54:	00000000 	andeq	r0, r0, r0
   11a58:	00000042 	andeq	r0, r0, r2, asr #32
   11a5c:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   11a60:	00000004 	andeq	r0, r0, r4
   11a64:	00000033 	andeq	r0, r0, r3, lsr r0
   11a68:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   11a6c:	00000010 	andeq	r0, r0, r0, lsl r0
   11a70:	00000000 	andeq	r0, r0, r0
   11a74:	00000033 	andeq	r0, r0, r3, lsr r0
   11a78:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   11a7c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11a80:	0000767b 	andeq	r7, r0, fp, ror r6
   11a84:	00000000 	andeq	r0, r0, r0

00011a88 <ps7_clock_init_data_2_0>:
   11a88:	00000033 	andeq	r0, r0, r3, lsr r0
   11a8c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11a90:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11a94:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11a98:	00000033 	andeq	r0, r0, r3, lsr r0
   11a9c:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   11aa0:	03f03f01 	mvnseq	r3, #1, 30
   11aa4:	00303501 	eorseq	r3, r0, r1, lsl #10
   11aa8:	00000033 	andeq	r0, r0, r3, lsr r0
   11aac:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   11ab0:	00003f31 	andeq	r3, r0, r1, lsr pc
   11ab4:	00000a01 	andeq	r0, r0, r1, lsl #20
   11ab8:	00000033 	andeq	r0, r0, r3, lsr r0
   11abc:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   11ac0:	00003f33 	andeq	r3, r0, r3, lsr pc
   11ac4:	00001403 	andeq	r1, r0, r3, lsl #8
   11ac8:	00000033 	andeq	r0, r0, r3, lsr r0
   11acc:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   11ad0:	00003f33 	andeq	r3, r0, r3, lsr pc
   11ad4:	00001401 	andeq	r1, r0, r1, lsl #8
   11ad8:	00000033 	andeq	r0, r0, r3, lsr r0
   11adc:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   11ae0:	00003f33 	andeq	r3, r0, r3, lsr pc
   11ae4:	00000c02 	andeq	r0, r0, r2, lsl #24
   11ae8:	00000033 	andeq	r0, r0, r3, lsr r0
   11aec:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   11af0:	00003f31 	andeq	r3, r0, r1, lsr pc
   11af4:	00000a01 	andeq	r0, r0, r1, lsl #20
   11af8:	00000033 	andeq	r0, r0, r3, lsr r0
   11afc:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   11b00:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   11b04:	00500800 	subseq	r0, r0, r0, lsl #16
   11b08:	00000033 	andeq	r0, r0, r3, lsr r0
   11b0c:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   11b10:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   11b14:	00100100 	andseq	r0, r0, r0, lsl #2
   11b18:	00000033 	andeq	r0, r0, r3, lsr r0
   11b1c:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   11b20:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   11b24:	00100100 	andseq	r0, r0, r0, lsl #2
   11b28:	00000033 	andeq	r0, r0, r3, lsr r0
   11b2c:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   11b30:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   11b34:	00100100 	andseq	r0, r0, r0, lsl #2
   11b38:	00000033 	andeq	r0, r0, r3, lsr r0
   11b3c:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   11b40:	00000001 	andeq	r0, r0, r1
   11b44:	00000001 	andeq	r0, r0, r1
   11b48:	00000033 	andeq	r0, r0, r3, lsr r0
   11b4c:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   11b50:	01ffcccd 	mvnseq	ip, sp, asr #25
   11b54:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   11b58:	00000033 	andeq	r0, r0, r3, lsr r0
   11b5c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   11b60:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11b64:	0000767b 	andeq	r7, r0, fp, ror r6
   11b68:	00000000 	andeq	r0, r0, r0

00011b6c <ps7_ddr_init_data_2_0>:
   11b6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b70:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   11b74:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11b78:	00000080 	andeq	r0, r0, r0, lsl #1
   11b7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b80:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   11b84:	1fffffff 	svcne	0x00ffffff
   11b88:	00081030 	andeq	r1, r8, r0, lsr r0
   11b8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11b90:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   11b94:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11b98:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   11b9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11ba0:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   11ba4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11ba8:	02001001 	andeq	r1, r0, #1
   11bac:	00000033 	andeq	r0, r0, r3, lsr r0
   11bb0:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   11bb4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11bb8:	00014001 	andeq	r4, r1, r1
   11bbc:	00000033 	andeq	r0, r0, r3, lsr r0
   11bc0:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   11bc4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11bc8:	0004151a 	andeq	r1, r4, sl, lsl r5
   11bcc:	00000033 	andeq	r0, r0, r3, lsr r0
   11bd0:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   11bd4:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   11bd8:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   11bdc:	00000033 	andeq	r0, r0, r3, lsr r0
   11be0:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   11be4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11be8:	8305b184 	movwhi	fp, #20868	; 0x5184
   11bec:	00000033 	andeq	r0, r0, r3, lsr r0
   11bf0:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   11bf4:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
   11bf8:	28689288 	stmdacs	r8!, {r3, r7, r9, ip, pc}^
   11bfc:	00000033 	andeq	r0, r0, r3, lsr r0
   11c00:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   11c04:	0fffffff 	svceq	0x00ffffff
   11c08:	0000003c 	andeq	r0, r0, ip, lsr r0
   11c0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c10:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   11c14:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11c18:	00002007 	andeq	r2, r0, r7
   11c1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c20:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   11c24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11c28:	00000002 	andeq	r0, r0, r2
   11c2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c30:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   11c34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11c38:	00060083 	andeq	r0, r6, r3, lsl #1
   11c3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c40:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   11c44:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   11c48:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   11c4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c50:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   11c54:	00001fc3 	andeq	r1, r0, r3, asr #31
   11c58:	00000000 	andeq	r0, r0, r0
   11c5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c60:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   11c64:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11c68:	00000888 	andeq	r0, r0, r8, lsl #17
   11c6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c70:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   11c74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11c78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11c7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c80:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   11c84:	0fffffff 	svceq	0x00ffffff
   11c88:	0ff77777 	svceq	0x00f77777
   11c8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11c90:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   11c94:	3fffffff 	svccc	0x00ffffff
   11c98:	0003c248 	andeq	ip, r3, r8, asr #4
   11c9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11ca0:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   11ca4:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   11ca8:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   11cac:	00000033 	andeq	r0, r0, r3, lsr r0
   11cb0:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   11cb4:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11cb8:	00000101 	andeq	r0, r0, r1, lsl #2
   11cbc:	00000033 	andeq	r0, r0, r3, lsr r0
   11cc0:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   11cc4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11cc8:	00004023 	andeq	r4, r0, r3, lsr #32
   11ccc:	00000033 	andeq	r0, r0, r3, lsr r0
   11cd0:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   11cd4:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   11cd8:	0000003e 	andeq	r0, r0, lr, lsr r0
   11cdc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ce0:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   11ce4:	00021fe0 	andeq	r1, r2, r0, ror #31
   11ce8:	00020000 	andeq	r0, r2, r0
   11cec:	00000033 	andeq	r0, r0, r3, lsr r0
   11cf0:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   11cf4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11cf8:	00284242 	eoreq	r4, r8, r2, asr #4
   11cfc:	00000033 	andeq	r0, r0, r3, lsr r0
   11d00:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   11d04:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11d08:	00001610 	andeq	r1, r0, r0, lsl r6
   11d0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d10:	f8006078 			; <UNDEFINED> instruction: 0xf8006078
   11d14:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11d18:	00655111 	rsbeq	r5, r5, r1, lsl r1
   11d1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d20:	f800607c 			; <UNDEFINED> instruction: 0xf800607c
   11d24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d28:	00052222 	andeq	r2, r5, r2, lsr #4
   11d2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d30:	f80060a0 			; <UNDEFINED> instruction: 0xf80060a0
   11d34:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   11d38:	00008000 	andeq	r8, r0, r0
   11d3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d40:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   11d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11d48:	10200800 	eorne	r0, r0, r0, lsl #16
   11d4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d50:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   11d54:	0fffffff 	svceq	0x00ffffff
   11d58:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   11d5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d60:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   11d64:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d68:	00000188 	andeq	r0, r0, r8, lsl #3
   11d6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d70:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   11d74:	1fffffff 	svcne	0x00ffffff
   11d78:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   11d7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d80:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   11d84:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11d88:	00000200 	andeq	r0, r0, r0, lsl #4
   11d8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11d90:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   11d94:	01ffffff 	ldrsheq	pc, [pc, #255]	; 11e9b <ps7_ddr_init_data_2_0+0x32f>	; <UNPREDICTABLE>
   11d98:	00200067 	eoreq	r0, r0, r7, rrx
   11d9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11da0:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   11da4:	00000003 	andeq	r0, r0, r3
   11da8:	00000003 	andeq	r0, r0, r3
   11dac:	00000033 	andeq	r0, r0, r3, lsr r0
   11db0:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   11db4:	00000003 	andeq	r0, r0, r3
   11db8:	00000000 	andeq	r0, r0, r0
   11dbc:	00000033 	andeq	r0, r0, r3, lsr r0
   11dc0:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   11dc4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11dc8:	00000000 	andeq	r0, r0, r0
   11dcc:	00000033 	andeq	r0, r0, r3, lsr r0
   11dd0:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   11dd4:	00000001 	andeq	r0, r0, r1
   11dd8:	00000000 	andeq	r0, r0, r0
   11ddc:	00000033 	andeq	r0, r0, r3, lsr r0
   11de0:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   11de4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11de8:	00000000 	andeq	r0, r0, r0
   11dec:	00000033 	andeq	r0, r0, r3, lsr r0
   11df0:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   11df4:	0000000f 	andeq	r0, r0, pc
   11df8:	00000008 	andeq	r0, r0, r8
   11dfc:	00000033 	andeq	r0, r0, r3, lsr r0
   11e00:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   11e04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e08:	00000000 	andeq	r0, r0, r0
   11e0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e10:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   11e14:	7fffffff 	svcvc	0x00ffffff
   11e18:	40000001 	andmi	r0, r0, r1
   11e1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e20:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   11e24:	7fffffff 	svcvc	0x00ffffff
   11e28:	40000001 	andmi	r0, r0, r1
   11e2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e30:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   11e34:	7fffffff 	svcvc	0x00ffffff
   11e38:	40000001 	andmi	r0, r0, r1
   11e3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e40:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   11e44:	7fffffff 	svcvc	0x00ffffff
   11e48:	40000001 	andmi	r0, r0, r1
   11e4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e50:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   11e54:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e58:	00094800 	andeq	r4, r9, r0, lsl #16
   11e5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e60:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   11e64:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e68:	00094800 	andeq	r4, r9, r0, lsl #16
   11e6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e70:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   11e74:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e78:	00094800 	andeq	r4, r9, r0, lsl #16
   11e7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e80:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   11e84:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e88:	00094800 	andeq	r4, r9, r0, lsl #16
   11e8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11e90:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   11e94:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e98:	00000035 	andeq	r0, r0, r5, lsr r0
   11e9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11ea0:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   11ea4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ea8:	00000035 	andeq	r0, r0, r5, lsr r0
   11eac:	00000033 	andeq	r0, r0, r3, lsr r0
   11eb0:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   11eb4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11eb8:	00000035 	andeq	r0, r0, r5, lsr r0
   11ebc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ec0:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   11ec4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ec8:	00000035 	andeq	r0, r0, r5, lsr r0
   11ecc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ed0:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   11ed4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ed8:	00000000 	andeq	r0, r0, r0
   11edc:	00000033 	andeq	r0, r0, r3, lsr r0
   11ee0:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   11ee4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ee8:	00000000 	andeq	r0, r0, r0
   11eec:	00000033 	andeq	r0, r0, r3, lsr r0
   11ef0:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   11ef4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ef8:	00000000 	andeq	r0, r0, r0
   11efc:	00000033 	andeq	r0, r0, r3, lsr r0
   11f00:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   11f04:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11f08:	00000000 	andeq	r0, r0, r0
   11f0c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f10:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   11f14:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11f18:	00000234 	andeq	r0, r0, r4, lsr r2
   11f1c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f20:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   11f24:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11f28:	00000234 	andeq	r0, r0, r4, lsr r2
   11f2c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f30:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   11f34:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11f38:	00000234 	andeq	r0, r0, r4, lsr r2
   11f3c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f40:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   11f44:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11f48:	00000234 	andeq	r0, r0, r4, lsr r2
   11f4c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f50:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   11f54:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11f58:	00000040 	andeq	r0, r0, r0, asr #32
   11f5c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f60:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   11f64:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11f68:	00000040 	andeq	r0, r0, r0, asr #32
   11f6c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f70:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   11f74:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11f78:	00000040 	andeq	r0, r0, r0, asr #32
   11f7c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f80:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   11f84:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11f88:	00000040 	andeq	r0, r0, r0, asr #32
   11f8c:	00000033 	andeq	r0, r0, r3, lsr r0
   11f90:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   11f94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11f98:	10010000 	andne	r0, r1, r0
   11f9c:	00000033 	andeq	r0, r0, r3, lsr r0
   11fa0:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   11fa4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11fa8:	0001bca1 	andeq	fp, r1, r1, lsr #25
   11fac:	00000033 	andeq	r0, r0, r3, lsr r0
   11fb0:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   11fb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11fb8:	00000000 	andeq	r0, r0, r0
   11fbc:	00000033 	andeq	r0, r0, r3, lsr r0
   11fc0:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   11fc4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11fc8:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11fcc:	00000033 	andeq	r0, r0, r3, lsr r0
   11fd0:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   11fd4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11fd8:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11fdc:	00000033 	andeq	r0, r0, r3, lsr r0
   11fe0:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   11fe4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11fe8:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11fec:	00000033 	andeq	r0, r0, r3, lsr r0
   11ff0:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   11ff4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11ff8:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11ffc:	00000033 	andeq	r0, r0, r3, lsr r0
   12000:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   12004:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12008:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1200c:	00000033 	andeq	r0, r0, r3, lsr r0
   12010:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   12014:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12018:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1201c:	00000033 	andeq	r0, r0, r3, lsr r0
   12020:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   12024:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12028:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1202c:	00000033 	andeq	r0, r0, r3, lsr r0
   12030:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   12034:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12038:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1203c:	00000033 	andeq	r0, r0, r3, lsr r0
   12040:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   12044:	00000ff7 	strdeq	r0, [r0], -r7
   12048:	00000001 	andeq	r0, r0, r1
   1204c:	00000033 	andeq	r0, r0, r3, lsr r0
   12050:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   12054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12058:	00000000 	andeq	r0, r0, r0
   1205c:	00000033 	andeq	r0, r0, r3, lsr r0
   12060:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   12064:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   12068:	000050e5 	andeq	r5, r0, r5, ror #1
   1206c:	00000033 	andeq	r0, r0, r3, lsr r0
   12070:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   12074:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   12078:	00000e7e 	andeq	r0, r0, lr, ror lr
   1207c:	00000042 	andeq	r0, r0, r2, asr #32
   12080:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   12084:	00002000 	andeq	r2, r0, r0
   12088:	00000033 	andeq	r0, r0, r3, lsr r0
   1208c:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   12090:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   12094:	00000081 	andeq	r0, r0, r1, lsl #1
   12098:	00000042 	andeq	r0, r0, r2, asr #32
   1209c:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   120a0:	00000007 	andeq	r0, r0, r7
   120a4:	00000000 	andeq	r0, r0, r0

000120a8 <ps7_mio_init_data_2_0>:
   120a8:	00000033 	andeq	r0, r0, r3, lsr r0
   120ac:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   120b0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   120b4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   120b8:	00000033 	andeq	r0, r0, r3, lsr r0
   120bc:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   120c0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   120c4:	00000620 	andeq	r0, r0, r0, lsr #12
   120c8:	00000033 	andeq	r0, r0, r3, lsr r0
   120cc:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   120d0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   120d4:	00000620 	andeq	r0, r0, r0, lsr #12
   120d8:	00000033 	andeq	r0, r0, r3, lsr r0
   120dc:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   120e0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   120e4:	00000622 	andeq	r0, r0, r2, lsr #12
   120e8:	00000033 	andeq	r0, r0, r3, lsr r0
   120ec:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   120f0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   120f4:	00000622 	andeq	r0, r0, r2, lsr #12
   120f8:	00000033 	andeq	r0, r0, r3, lsr r0
   120fc:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   12100:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12104:	00000624 	andeq	r0, r0, r4, lsr #12
   12108:	00000033 	andeq	r0, r0, r3, lsr r0
   1210c:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   12110:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12114:	00000624 	andeq	r0, r0, r4, lsr #12
   12118:	00000033 	andeq	r0, r0, r3, lsr r0
   1211c:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   12120:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12124:	00000620 	andeq	r0, r0, r0, lsr #12
   12128:	00000033 	andeq	r0, r0, r3, lsr r0
   1212c:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   12130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12134:	0018d42c 	andseq	sp, r8, ip, lsr #8
   12138:	00000033 	andeq	r0, r0, r3, lsr r0
   1213c:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   12140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12144:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   12148:	00000033 	andeq	r0, r0, r3, lsr r0
   1214c:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   12150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12154:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   12158:	00000033 	andeq	r0, r0, r3, lsr r0
   1215c:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   12160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12164:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   12168:	00000033 	andeq	r0, r0, r3, lsr r0
   1216c:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   12170:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   12174:	00000260 	andeq	r0, r0, r0, ror #4
   12178:	00000033 	andeq	r0, r0, r3, lsr r0
   1217c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12180:	00000021 	andeq	r0, r0, r1, lsr #32
   12184:	00000021 	andeq	r0, r0, r1, lsr #32
   12188:	00000033 	andeq	r0, r0, r3, lsr r0
   1218c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12190:	00000021 	andeq	r0, r0, r1, lsr #32
   12194:	00000020 	andeq	r0, r0, r0, lsr #32
   12198:	00000033 	andeq	r0, r0, r3, lsr r0
   1219c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   121a0:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
   121a4:	000088a3 	andeq	r8, r0, r3, lsr #17
   121a8:	00000033 	andeq	r0, r0, r3, lsr r0
   121ac:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   121b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121b4:	00001200 	andeq	r1, r0, r0, lsl #4
   121b8:	00000033 	andeq	r0, r0, r3, lsr r0
   121bc:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   121c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121c4:	00001202 	andeq	r1, r0, r2, lsl #4
   121c8:	00000033 	andeq	r0, r0, r3, lsr r0
   121cc:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   121d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121d4:	00000202 	andeq	r0, r0, r2, lsl #4
   121d8:	00000033 	andeq	r0, r0, r3, lsr r0
   121dc:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   121e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121e4:	00000202 	andeq	r0, r0, r2, lsl #4
   121e8:	00000033 	andeq	r0, r0, r3, lsr r0
   121ec:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   121f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121f4:	00000202 	andeq	r0, r0, r2, lsl #4
   121f8:	00000033 	andeq	r0, r0, r3, lsr r0
   121fc:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   12200:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12204:	00000202 	andeq	r0, r0, r2, lsl #4
   12208:	00000033 	andeq	r0, r0, r3, lsr r0
   1220c:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   12210:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12214:	00000202 	andeq	r0, r0, r2, lsl #4
   12218:	00000033 	andeq	r0, r0, r3, lsr r0
   1221c:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   12220:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12224:	00000200 	andeq	r0, r0, r0, lsl #4
   12228:	00000033 	andeq	r0, r0, r3, lsr r0
   1222c:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   12230:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12234:	00000200 	andeq	r0, r0, r0, lsl #4
   12238:	00000033 	andeq	r0, r0, r3, lsr r0
   1223c:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   12240:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12244:	00001200 	andeq	r1, r0, r0, lsl #4
   12248:	00000033 	andeq	r0, r0, r3, lsr r0
   1224c:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   12250:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12254:	00001280 	andeq	r1, r0, r0, lsl #5
   12258:	00000033 	andeq	r0, r0, r3, lsr r0
   1225c:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   12260:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12264:	00001280 	andeq	r1, r0, r0, lsl #5
   12268:	00000033 	andeq	r0, r0, r3, lsr r0
   1226c:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   12270:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12274:	00001280 	andeq	r1, r0, r0, lsl #5
   12278:	00000033 	andeq	r0, r0, r3, lsr r0
   1227c:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   12280:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12284:	00001280 	andeq	r1, r0, r0, lsl #5
   12288:	00000033 	andeq	r0, r0, r3, lsr r0
   1228c:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   12290:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12294:	00001280 	andeq	r1, r0, r0, lsl #5
   12298:	00000033 	andeq	r0, r0, r3, lsr r0
   1229c:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   122a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122a4:	00001280 	andeq	r1, r0, r0, lsl #5
   122a8:	00000033 	andeq	r0, r0, r3, lsr r0
   122ac:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   122b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122b4:	00001200 	andeq	r1, r0, r0, lsl #4
   122b8:	00000033 	andeq	r0, r0, r3, lsr r0
   122bc:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   122c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122c4:	00001200 	andeq	r1, r0, r0, lsl #4
   122c8:	00000033 	andeq	r0, r0, r3, lsr r0
   122cc:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   122d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122d4:	00001200 	andeq	r1, r0, r0, lsl #4
   122d8:	00000033 	andeq	r0, r0, r3, lsr r0
   122dc:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   122e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122e4:	00001200 	andeq	r1, r0, r0, lsl #4
   122e8:	00000033 	andeq	r0, r0, r3, lsr r0
   122ec:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   122f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122f4:	00001200 	andeq	r1, r0, r0, lsl #4
   122f8:	00000033 	andeq	r0, r0, r3, lsr r0
   122fc:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   12300:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12304:	00001200 	andeq	r1, r0, r0, lsl #4
   12308:	00000033 	andeq	r0, r0, r3, lsr r0
   1230c:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   12310:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12314:	00001200 	andeq	r1, r0, r0, lsl #4
   12318:	00000033 	andeq	r0, r0, r3, lsr r0
   1231c:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   12320:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12324:	00001200 	andeq	r1, r0, r0, lsl #4
   12328:	00000033 	andeq	r0, r0, r3, lsr r0
   1232c:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   12330:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12334:	00001200 	andeq	r1, r0, r0, lsl #4
   12338:	00000033 	andeq	r0, r0, r3, lsr r0
   1233c:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   12340:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12344:	00001200 	andeq	r1, r0, r0, lsl #4
   12348:	00000033 	andeq	r0, r0, r3, lsr r0
   1234c:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   12350:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12354:	00001200 	andeq	r1, r0, r0, lsl #4
   12358:	00000033 	andeq	r0, r0, r3, lsr r0
   1235c:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   12360:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12364:	00001200 	andeq	r1, r0, r0, lsl #4
   12368:	00000033 	andeq	r0, r0, r3, lsr r0
   1236c:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   12370:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12374:	00001200 	andeq	r1, r0, r0, lsl #4
   12378:	00000033 	andeq	r0, r0, r3, lsr r0
   1237c:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   12380:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12384:	00001200 	andeq	r1, r0, r0, lsl #4
   12388:	00000033 	andeq	r0, r0, r3, lsr r0
   1238c:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   12390:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12394:	00001200 	andeq	r1, r0, r0, lsl #4
   12398:	00000033 	andeq	r0, r0, r3, lsr r0
   1239c:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   123a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   123a4:	00001200 	andeq	r1, r0, r0, lsl #4
   123a8:	00000033 	andeq	r0, r0, r3, lsr r0
   123ac:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   123b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   123b4:	00001200 	andeq	r1, r0, r0, lsl #4
   123b8:	00000033 	andeq	r0, r0, r3, lsr r0
   123bc:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   123c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   123c4:	00001200 	andeq	r1, r0, r0, lsl #4
   123c8:	00000033 	andeq	r0, r0, r3, lsr r0
   123cc:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   123d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   123d4:	00001200 	andeq	r1, r0, r0, lsl #4
   123d8:	00000033 	andeq	r0, r0, r3, lsr r0
   123dc:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   123e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   123e4:	00001200 	andeq	r1, r0, r0, lsl #4
   123e8:	00000033 	andeq	r0, r0, r3, lsr r0
   123ec:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   123f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   123f4:	00001200 	andeq	r1, r0, r0, lsl #4
   123f8:	00000033 	andeq	r0, r0, r3, lsr r0
   123fc:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   12400:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12404:	00001200 	andeq	r1, r0, r0, lsl #4
   12408:	00000033 	andeq	r0, r0, r3, lsr r0
   1240c:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   12410:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12414:	00001200 	andeq	r1, r0, r0, lsl #4
   12418:	00000033 	andeq	r0, r0, r3, lsr r0
   1241c:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   12420:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12424:	00001200 	andeq	r1, r0, r0, lsl #4
   12428:	00000033 	andeq	r0, r0, r3, lsr r0
   1242c:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   12430:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12434:	00001280 	andeq	r1, r0, r0, lsl #5
   12438:	00000033 	andeq	r0, r0, r3, lsr r0
   1243c:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   12440:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12444:	00001280 	andeq	r1, r0, r0, lsl #5
   12448:	00000033 	andeq	r0, r0, r3, lsr r0
   1244c:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   12450:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12454:	00001280 	andeq	r1, r0, r0, lsl #5
   12458:	00000033 	andeq	r0, r0, r3, lsr r0
   1245c:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   12460:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12464:	00001280 	andeq	r1, r0, r0, lsl #5
   12468:	00000033 	andeq	r0, r0, r3, lsr r0
   1246c:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   12470:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12474:	00001280 	andeq	r1, r0, r0, lsl #5
   12478:	00000033 	andeq	r0, r0, r3, lsr r0
   1247c:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   12480:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12484:	00001280 	andeq	r1, r0, r0, lsl #5
   12488:	00000033 	andeq	r0, r0, r3, lsr r0
   1248c:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   12490:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12494:	000012a0 	andeq	r1, r0, r0, lsr #5
   12498:	00000033 	andeq	r0, r0, r3, lsr r0
   1249c:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   124a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   124a4:	000012a0 	andeq	r1, r0, r0, lsr #5
   124a8:	00000033 	andeq	r0, r0, r3, lsr r0
   124ac:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   124b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   124b4:	000012a0 	andeq	r1, r0, r0, lsr #5
   124b8:	00000033 	andeq	r0, r0, r3, lsr r0
   124bc:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   124c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   124c4:	000012a0 	andeq	r1, r0, r0, lsr #5
   124c8:	00000033 	andeq	r0, r0, r3, lsr r0
   124cc:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   124d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   124d4:	000012e1 	andeq	r1, r0, r1, ror #5
   124d8:	00000033 	andeq	r0, r0, r3, lsr r0
   124dc:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   124e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   124e4:	000012e0 	andeq	r1, r0, r0, ror #5
   124e8:	00000033 	andeq	r0, r0, r3, lsr r0
   124ec:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   124f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   124f4:	00001200 	andeq	r1, r0, r0, lsl #4
   124f8:	00000033 	andeq	r0, r0, r3, lsr r0
   124fc:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   12500:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12504:	00001200 	andeq	r1, r0, r0, lsl #4
   12508:	00000033 	andeq	r0, r0, r3, lsr r0
   1250c:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   12510:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   12514:	00380037 	eorseq	r0, r8, r7, lsr r0
   12518:	00000033 	andeq	r0, r0, r3, lsr r0
   1251c:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   12520:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   12524:	003a0039 	eorseq	r0, sl, r9, lsr r0
   12528:	00000033 	andeq	r0, r0, r3, lsr r0
   1252c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   12530:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12534:	0000767b 	andeq	r7, r0, fp, ror r6
   12538:	00000000 	andeq	r0, r0, r0

0001253c <ps7_peripherals_init_data_2_0>:
   1253c:	00000033 	andeq	r0, r0, r3, lsr r0
   12540:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12544:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12548:	0000df0d 	andeq	sp, r0, sp, lsl #30
   1254c:	00000033 	andeq	r0, r0, r3, lsr r0
   12550:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   12554:	00000180 	andeq	r0, r0, r0, lsl #3
   12558:	00000080 	andeq	r0, r0, r0, lsl #1
   1255c:	00000033 	andeq	r0, r0, r3, lsr r0
   12560:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   12564:	00000180 	andeq	r0, r0, r0, lsl #3
   12568:	00000080 	andeq	r0, r0, r0, lsl #1
   1256c:	00000033 	andeq	r0, r0, r3, lsr r0
   12570:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   12574:	00000180 	andeq	r0, r0, r0, lsl #3
   12578:	00000080 	andeq	r0, r0, r0, lsl #1
   1257c:	00000033 	andeq	r0, r0, r3, lsr r0
   12580:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   12584:	00000180 	andeq	r0, r0, r0, lsl #3
   12588:	00000080 	andeq	r0, r0, r0, lsl #1
   1258c:	00000033 	andeq	r0, r0, r3, lsr r0
   12590:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   12594:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12598:	0000767b 	andeq	r7, r0, fp, ror r6
   1259c:	00000033 	andeq	r0, r0, r3, lsr r0
   125a0:	e0000034 	and	r0, r0, r4, lsr r0
   125a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   125a8:	00000006 	andeq	r0, r0, r6
   125ac:	00000033 	andeq	r0, r0, r3, lsr r0
   125b0:	e0000018 	and	r0, r0, r8, lsl r0
   125b4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   125b8:	0000007c 	andeq	r0, r0, ip, ror r0
   125bc:	00000033 	andeq	r0, r0, r3, lsr r0
   125c0:	e0000000 	and	r0, r0, r0
   125c4:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   125c8:	00000017 	andeq	r0, r0, r7, lsl r0
   125cc:	00000033 	andeq	r0, r0, r3, lsr r0
   125d0:	e0000004 	and	r0, r0, r4
   125d4:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   125d8:	00000020 	andeq	r0, r0, r0, lsr #32
   125dc:	00000033 	andeq	r0, r0, r3, lsr r0
   125e0:	e000d000 	and	sp, r0, r0
   125e4:	00080000 	andeq	r0, r8, r0
   125e8:	00080000 	andeq	r0, r8, r0
   125ec:	00000033 	andeq	r0, r0, r3, lsr r0
   125f0:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   125f4:	20000000 	andcs	r0, r0, r0
   125f8:	00000000 	andeq	r0, r0, r0
   125fc:	00000052 	andeq	r0, r0, r2, asr r0
   12600:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12604:	00000001 	andeq	r0, r0, r1
   12608:	00000052 	andeq	r0, r0, r2, asr r0
   1260c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12610:	00000001 	andeq	r0, r0, r1
   12614:	00000052 	andeq	r0, r0, r2, asr r0
   12618:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1261c:	00000001 	andeq	r0, r0, r1
   12620:	00000052 	andeq	r0, r0, r2, asr r0
   12624:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12628:	00000001 	andeq	r0, r0, r1
   1262c:	00000052 	andeq	r0, r0, r2, asr r0
   12630:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12634:	00000001 	andeq	r0, r0, r1
   12638:	00000052 	andeq	r0, r0, r2, asr r0
   1263c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12640:	00000001 	andeq	r0, r0, r1
   12644:	00000000 	andeq	r0, r0, r0

00012648 <ps7_post_config_2_0>:
   12648:	00000033 	andeq	r0, r0, r3, lsr r0
   1264c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12650:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12654:	0000df0d 	andeq	sp, r0, sp, lsl #30
   12658:	00000033 	andeq	r0, r0, r3, lsr r0
   1265c:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   12660:	0000000f 	andeq	r0, r0, pc
   12664:	0000000f 	andeq	r0, r0, pc
   12668:	00000033 	andeq	r0, r0, r3, lsr r0
   1266c:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   12670:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12674:	00000000 	andeq	r0, r0, r0
   12678:	00000033 	andeq	r0, r0, r3, lsr r0
   1267c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   12680:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12684:	0000767b 	andeq	r7, r0, fp, ror r6
   12688:	00000000 	andeq	r0, r0, r0

0001268c <ps7_debug_2_0>:
   1268c:	00000033 	andeq	r0, r0, r3, lsr r0
   12690:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   12694:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12698:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1269c:	00000033 	andeq	r0, r0, r3, lsr r0
   126a0:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   126a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   126a8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   126ac:	00000033 	andeq	r0, r0, r3, lsr r0
   126b0:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   126b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   126b8:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   126bc:	00000000 	andeq	r0, r0, r0

000126c0 <ps7_pll_init_data_1_0>:
   126c0:	00000033 	andeq	r0, r0, r3, lsr r0
   126c4:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   126c8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   126cc:	0000df0d 	andeq	sp, r0, sp, lsl #30
   126d0:	00000033 	andeq	r0, r0, r3, lsr r0
   126d4:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   126d8:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   126dc:	000fa240 	andeq	sl, pc, r0, asr #4
   126e0:	00000033 	andeq	r0, r0, r3, lsr r0
   126e4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   126e8:	0007f000 	andeq	pc, r7, r0
   126ec:	00034000 	andeq	r4, r3, r0
   126f0:	00000033 	andeq	r0, r0, r3, lsr r0
   126f4:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   126f8:	00000010 	andeq	r0, r0, r0, lsl r0
   126fc:	00000010 	andeq	r0, r0, r0, lsl r0
   12700:	00000033 	andeq	r0, r0, r3, lsr r0
   12704:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12708:	00000001 	andeq	r0, r0, r1
   1270c:	00000001 	andeq	r0, r0, r1
   12710:	00000033 	andeq	r0, r0, r3, lsr r0
   12714:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12718:	00000001 	andeq	r0, r0, r1
   1271c:	00000000 	andeq	r0, r0, r0
   12720:	00000042 	andeq	r0, r0, r2, asr #32
   12724:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   12728:	00000001 	andeq	r0, r0, r1
   1272c:	00000033 	andeq	r0, r0, r3, lsr r0
   12730:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12734:	00000010 	andeq	r0, r0, r0, lsl r0
   12738:	00000000 	andeq	r0, r0, r0
   1273c:	00000033 	andeq	r0, r0, r3, lsr r0
   12740:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   12744:	1f003f30 	svcne	0x00003f30
   12748:	1f000200 	svcne	0x00000200
   1274c:	00000033 	andeq	r0, r0, r3, lsr r0
   12750:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   12754:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   12758:	000fa240 	andeq	sl, pc, r0, asr #4
   1275c:	00000033 	andeq	r0, r0, r3, lsr r0
   12760:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12764:	0007f000 	andeq	pc, r7, r0
   12768:	00030000 	andeq	r0, r3, r0
   1276c:	00000033 	andeq	r0, r0, r3, lsr r0
   12770:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12774:	00000010 	andeq	r0, r0, r0, lsl r0
   12778:	00000010 	andeq	r0, r0, r0, lsl r0
   1277c:	00000033 	andeq	r0, r0, r3, lsr r0
   12780:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12784:	00000001 	andeq	r0, r0, r1
   12788:	00000001 	andeq	r0, r0, r1
   1278c:	00000033 	andeq	r0, r0, r3, lsr r0
   12790:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12794:	00000001 	andeq	r0, r0, r1
   12798:	00000000 	andeq	r0, r0, r0
   1279c:	00000042 	andeq	r0, r0, r2, asr #32
   127a0:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   127a4:	00000002 	andeq	r0, r0, r2
   127a8:	00000033 	andeq	r0, r0, r3, lsr r0
   127ac:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   127b0:	00000010 	andeq	r0, r0, r0, lsl r0
   127b4:	00000000 	andeq	r0, r0, r0
   127b8:	00000033 	andeq	r0, r0, r3, lsr r0
   127bc:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   127c0:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   127c4:	10400003 	subne	r0, r0, r3
   127c8:	00000033 	andeq	r0, r0, r3, lsr r0
   127cc:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   127d0:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   127d4:	000fa240 	andeq	sl, pc, r0, asr #4
   127d8:	00000033 	andeq	r0, r0, r3, lsr r0
   127dc:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   127e0:	0007f000 	andeq	pc, r7, r0
   127e4:	0003c000 	andeq	ip, r3, r0
   127e8:	00000033 	andeq	r0, r0, r3, lsr r0
   127ec:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   127f0:	00000010 	andeq	r0, r0, r0, lsl r0
   127f4:	00000010 	andeq	r0, r0, r0, lsl r0
   127f8:	00000033 	andeq	r0, r0, r3, lsr r0
   127fc:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   12800:	00000001 	andeq	r0, r0, r1
   12804:	00000001 	andeq	r0, r0, r1
   12808:	00000033 	andeq	r0, r0, r3, lsr r0
   1280c:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   12810:	00000001 	andeq	r0, r0, r1
   12814:	00000000 	andeq	r0, r0, r0
   12818:	00000042 	andeq	r0, r0, r2, asr #32
   1281c:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   12820:	00000004 	andeq	r0, r0, r4
   12824:	00000033 	andeq	r0, r0, r3, lsr r0
   12828:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   1282c:	00000010 	andeq	r0, r0, r0, lsl r0
   12830:	00000000 	andeq	r0, r0, r0
   12834:	00000033 	andeq	r0, r0, r3, lsr r0
   12838:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   1283c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12840:	0000767b 	andeq	r7, r0, fp, ror r6
   12844:	00000000 	andeq	r0, r0, r0

00012848 <ps7_clock_init_data_1_0>:
   12848:	00000033 	andeq	r0, r0, r3, lsr r0
   1284c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12850:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12854:	0000df0d 	andeq	sp, r0, sp, lsl #30
   12858:	00000033 	andeq	r0, r0, r3, lsr r0
   1285c:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   12860:	03f03f01 	mvnseq	r3, #1, 30
   12864:	00303501 	eorseq	r3, r0, r1, lsl #10
   12868:	00000033 	andeq	r0, r0, r3, lsr r0
   1286c:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   12870:	00003f31 	andeq	r3, r0, r1, lsr pc
   12874:	00000a01 	andeq	r0, r0, r1, lsl #20
   12878:	00000033 	andeq	r0, r0, r3, lsr r0
   1287c:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   12880:	00003f33 	andeq	r3, r0, r3, lsr pc
   12884:	00001403 	andeq	r1, r0, r3, lsl #8
   12888:	00000033 	andeq	r0, r0, r3, lsr r0
   1288c:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   12890:	00003f33 	andeq	r3, r0, r3, lsr pc
   12894:	00001401 	andeq	r1, r0, r1, lsl #8
   12898:	00000033 	andeq	r0, r0, r3, lsr r0
   1289c:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   128a0:	00003f33 	andeq	r3, r0, r3, lsr pc
   128a4:	00000c02 	andeq	r0, r0, r2, lsl #24
   128a8:	00000033 	andeq	r0, r0, r3, lsr r0
   128ac:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   128b0:	00003f31 	andeq	r3, r0, r1, lsr pc
   128b4:	00000a01 	andeq	r0, r0, r1, lsl #20
   128b8:	00000033 	andeq	r0, r0, r3, lsr r0
   128bc:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   128c0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   128c4:	00500800 	subseq	r0, r0, r0, lsl #16
   128c8:	00000033 	andeq	r0, r0, r3, lsr r0
   128cc:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   128d0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   128d4:	00100100 	andseq	r0, r0, r0, lsl #2
   128d8:	00000033 	andeq	r0, r0, r3, lsr r0
   128dc:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   128e0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   128e4:	00100100 	andseq	r0, r0, r0, lsl #2
   128e8:	00000033 	andeq	r0, r0, r3, lsr r0
   128ec:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   128f0:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   128f4:	00100100 	andseq	r0, r0, r0, lsl #2
   128f8:	00000033 	andeq	r0, r0, r3, lsr r0
   128fc:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   12900:	00000001 	andeq	r0, r0, r1
   12904:	00000001 	andeq	r0, r0, r1
   12908:	00000033 	andeq	r0, r0, r3, lsr r0
   1290c:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   12910:	01ffcccd 	mvnseq	ip, sp, asr #25
   12914:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   12918:	00000033 	andeq	r0, r0, r3, lsr r0
   1291c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   12920:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12924:	0000767b 	andeq	r7, r0, fp, ror r6
   12928:	00000000 	andeq	r0, r0, r0

0001292c <ps7_ddr_init_data_1_0>:
   1292c:	00000033 	andeq	r0, r0, r3, lsr r0
   12930:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   12934:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   12938:	00000080 	andeq	r0, r0, r0, lsl #1
   1293c:	00000033 	andeq	r0, r0, r3, lsr r0
   12940:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   12944:	1fffffff 	svcne	0x00ffffff
   12948:	00081030 	andeq	r1, r8, r0, lsr r0
   1294c:	00000033 	andeq	r0, r0, r3, lsr r0
   12950:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   12954:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   12958:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   1295c:	00000033 	andeq	r0, r0, r3, lsr r0
   12960:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   12964:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   12968:	02001001 	andeq	r1, r0, #1
   1296c:	00000033 	andeq	r0, r0, r3, lsr r0
   12970:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   12974:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   12978:	00014001 	andeq	r4, r1, r1
   1297c:	00000033 	andeq	r0, r0, r3, lsr r0
   12980:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   12984:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12988:	0004151a 	andeq	r1, r4, sl, lsl r5
   1298c:	00000033 	andeq	r0, r0, r3, lsr r0
   12990:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   12994:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   12998:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   1299c:	00000033 	andeq	r0, r0, r3, lsr r0
   129a0:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   129a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   129a8:	8305b184 	movwhi	fp, #20868	; 0x5184
   129ac:	00000033 	andeq	r0, r0, r3, lsr r0
   129b0:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   129b4:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
   129b8:	28689288 	stmdacs	r8!, {r3, r7, r9, ip, pc}^
   129bc:	00000033 	andeq	r0, r0, r3, lsr r0
   129c0:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   129c4:	0fffffff 	svceq	0x00ffffff
   129c8:	0000003c 	andeq	r0, r0, ip, lsr r0
   129cc:	00000033 	andeq	r0, r0, r3, lsr r0
   129d0:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   129d4:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   129d8:	00002007 	andeq	r2, r0, r7
   129dc:	00000033 	andeq	r0, r0, r3, lsr r0
   129e0:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   129e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   129e8:	00000002 	andeq	r0, r0, r2
   129ec:	00000033 	andeq	r0, r0, r3, lsr r0
   129f0:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   129f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   129f8:	00060083 	andeq	r0, r6, r3, lsl #1
   129fc:	00000033 	andeq	r0, r0, r3, lsr r0
   12a00:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   12a04:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   12a08:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   12a0c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a10:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   12a14:	00001fc3 	andeq	r1, r0, r3, asr #31
   12a18:	00000000 	andeq	r0, r0, r0
   12a1c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a20:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   12a24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a28:	00000888 	andeq	r0, r0, r8, lsl #17
   12a2c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a30:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   12a34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12a38:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   12a3c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a40:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   12a44:	0fffffff 	svceq	0x00ffffff
   12a48:	0ff77777 	svceq	0x00f77777
   12a4c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a50:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   12a54:	3fffffff 	svccc	0x00ffffff
   12a58:	0003c248 	andeq	ip, r3, r8, asr #4
   12a5c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a60:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   12a64:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   12a68:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   12a6c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a70:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   12a74:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   12a78:	00000101 	andeq	r0, r0, r1, lsl #2
   12a7c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a80:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   12a84:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12a88:	00004023 	andeq	r4, r0, r3, lsr #32
   12a8c:	00000033 	andeq	r0, r0, r3, lsr r0
   12a90:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   12a94:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   12a98:	0000003e 	andeq	r0, r0, lr, lsr r0
   12a9c:	00000033 	andeq	r0, r0, r3, lsr r0
   12aa0:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   12aa4:	00021fe0 	andeq	r1, r2, r0, ror #31
   12aa8:	00020000 	andeq	r0, r2, r0
   12aac:	00000033 	andeq	r0, r0, r3, lsr r0
   12ab0:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   12ab4:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   12ab8:	00284242 	eoreq	r4, r8, r2, asr #4
   12abc:	00000033 	andeq	r0, r0, r3, lsr r0
   12ac0:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   12ac4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12ac8:	00001610 	andeq	r1, r0, r0, lsl r6
   12acc:	00000033 	andeq	r0, r0, r3, lsr r0
   12ad0:	f80060a0 			; <UNDEFINED> instruction: 0xf80060a0
   12ad4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12ad8:	00008000 	andeq	r8, r0, r0
   12adc:	00000033 	andeq	r0, r0, r3, lsr r0
   12ae0:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   12ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12ae8:	10200800 	eorne	r0, r0, r0, lsl #16
   12aec:	00000033 	andeq	r0, r0, r3, lsr r0
   12af0:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   12af4:	0fffffff 	svceq	0x00ffffff
   12af8:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   12afc:	00000033 	andeq	r0, r0, r3, lsr r0
   12b00:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   12b04:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b08:	00000188 	andeq	r0, r0, r8, lsl #3
   12b0c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b10:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   12b14:	1fffffff 	svcne	0x00ffffff
   12b18:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   12b1c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b20:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   12b24:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b28:	00000200 	andeq	r0, r0, r0, lsl #4
   12b2c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b30:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   12b34:	01ffffff 	ldrsheq	pc, [pc, #255]	; 12c3b <ps7_ddr_init_data_1_0+0x30f>	; <UNPREDICTABLE>
   12b38:	00200067 	eoreq	r0, r0, r7, rrx
   12b3c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b40:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   12b44:	00000003 	andeq	r0, r0, r3
   12b48:	00000003 	andeq	r0, r0, r3
   12b4c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b50:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   12b54:	00000003 	andeq	r0, r0, r3
   12b58:	00000000 	andeq	r0, r0, r0
   12b5c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b60:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   12b64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12b68:	00000000 	andeq	r0, r0, r0
   12b6c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b70:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   12b74:	00000001 	andeq	r0, r0, r1
   12b78:	00000000 	andeq	r0, r0, r0
   12b7c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b80:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   12b84:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12b88:	00000000 	andeq	r0, r0, r0
   12b8c:	00000033 	andeq	r0, r0, r3, lsr r0
   12b90:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   12b94:	0000000f 	andeq	r0, r0, pc
   12b98:	00000008 	andeq	r0, r0, r8
   12b9c:	00000033 	andeq	r0, r0, r3, lsr r0
   12ba0:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   12ba4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12ba8:	00000000 	andeq	r0, r0, r0
   12bac:	00000033 	andeq	r0, r0, r3, lsr r0
   12bb0:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   12bb4:	7fffffff 	svcvc	0x00ffffff
   12bb8:	40000001 	andmi	r0, r0, r1
   12bbc:	00000033 	andeq	r0, r0, r3, lsr r0
   12bc0:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   12bc4:	7fffffff 	svcvc	0x00ffffff
   12bc8:	40000001 	andmi	r0, r0, r1
   12bcc:	00000033 	andeq	r0, r0, r3, lsr r0
   12bd0:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   12bd4:	7fffffff 	svcvc	0x00ffffff
   12bd8:	40000001 	andmi	r0, r0, r1
   12bdc:	00000033 	andeq	r0, r0, r3, lsr r0
   12be0:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   12be4:	7fffffff 	svcvc	0x00ffffff
   12be8:	40000001 	andmi	r0, r0, r1
   12bec:	00000033 	andeq	r0, r0, r3, lsr r0
   12bf0:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   12bf4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12bf8:	00094800 	andeq	r4, r9, r0, lsl #16
   12bfc:	00000033 	andeq	r0, r0, r3, lsr r0
   12c00:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   12c04:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c08:	00094800 	andeq	r4, r9, r0, lsl #16
   12c0c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c10:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   12c14:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c18:	00094800 	andeq	r4, r9, r0, lsl #16
   12c1c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c20:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   12c24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c28:	00094800 	andeq	r4, r9, r0, lsl #16
   12c2c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c30:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   12c34:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c38:	00000035 	andeq	r0, r0, r5, lsr r0
   12c3c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c40:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   12c44:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c48:	00000035 	andeq	r0, r0, r5, lsr r0
   12c4c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c50:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   12c54:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c58:	00000035 	andeq	r0, r0, r5, lsr r0
   12c5c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c60:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   12c64:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c68:	00000035 	andeq	r0, r0, r5, lsr r0
   12c6c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c70:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   12c74:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c78:	00000000 	andeq	r0, r0, r0
   12c7c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c80:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   12c84:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c88:	00000000 	andeq	r0, r0, r0
   12c8c:	00000033 	andeq	r0, r0, r3, lsr r0
   12c90:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   12c94:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c98:	00000000 	andeq	r0, r0, r0
   12c9c:	00000033 	andeq	r0, r0, r3, lsr r0
   12ca0:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   12ca4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12ca8:	00000000 	andeq	r0, r0, r0
   12cac:	00000033 	andeq	r0, r0, r3, lsr r0
   12cb0:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   12cb4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12cb8:	00000234 	andeq	r0, r0, r4, lsr r2
   12cbc:	00000033 	andeq	r0, r0, r3, lsr r0
   12cc0:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   12cc4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12cc8:	00000234 	andeq	r0, r0, r4, lsr r2
   12ccc:	00000033 	andeq	r0, r0, r3, lsr r0
   12cd0:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   12cd4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12cd8:	00000234 	andeq	r0, r0, r4, lsr r2
   12cdc:	00000033 	andeq	r0, r0, r3, lsr r0
   12ce0:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   12ce4:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12ce8:	00000234 	andeq	r0, r0, r4, lsr r2
   12cec:	00000033 	andeq	r0, r0, r3, lsr r0
   12cf0:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   12cf4:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12cf8:	00000040 	andeq	r0, r0, r0, asr #32
   12cfc:	00000033 	andeq	r0, r0, r3, lsr r0
   12d00:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   12d04:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12d08:	00000040 	andeq	r0, r0, r0, asr #32
   12d0c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d10:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   12d14:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12d18:	00000040 	andeq	r0, r0, r0, asr #32
   12d1c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d20:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   12d24:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12d28:	00000040 	andeq	r0, r0, r0, asr #32
   12d2c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d30:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   12d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12d38:	10010000 	andne	r0, r1, r0
   12d3c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d40:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   12d44:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12d48:	0001bca1 	andeq	fp, r1, r1, lsr #25
   12d4c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d50:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   12d54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12d58:	00000000 	andeq	r0, r0, r0
   12d5c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d60:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   12d64:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12d68:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12d6c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d70:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   12d74:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12d78:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12d7c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d80:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   12d84:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12d88:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12d8c:	00000033 	andeq	r0, r0, r3, lsr r0
   12d90:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   12d94:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12d98:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12d9c:	00000033 	andeq	r0, r0, r3, lsr r0
   12da0:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   12da4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12da8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12dac:	00000033 	andeq	r0, r0, r3, lsr r0
   12db0:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   12db4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12db8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12dbc:	00000033 	andeq	r0, r0, r3, lsr r0
   12dc0:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   12dc4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12dc8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12dcc:	00000033 	andeq	r0, r0, r3, lsr r0
   12dd0:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   12dd4:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12dd8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12ddc:	00000033 	andeq	r0, r0, r3, lsr r0
   12de0:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   12de4:	00000ff7 	strdeq	r0, [r0], -r7
   12de8:	00000001 	andeq	r0, r0, r1
   12dec:	00000033 	andeq	r0, r0, r3, lsr r0
   12df0:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   12df4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12df8:	00000000 	andeq	r0, r0, r0
   12dfc:	00000033 	andeq	r0, r0, r3, lsr r0
   12e00:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   12e04:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   12e08:	000050e5 	andeq	r5, r0, r5, ror #1
   12e0c:	00000033 	andeq	r0, r0, r3, lsr r0
   12e10:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   12e14:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   12e18:	00000e7e 	andeq	r0, r0, lr, ror lr
   12e1c:	00000042 	andeq	r0, r0, r2, asr #32
   12e20:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   12e24:	00002000 	andeq	r2, r0, r0
   12e28:	00000033 	andeq	r0, r0, r3, lsr r0
   12e2c:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   12e30:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   12e34:	00000081 	andeq	r0, r0, r1, lsl #1
   12e38:	00000042 	andeq	r0, r0, r2, asr #32
   12e3c:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   12e40:	00000007 	andeq	r0, r0, r7
   12e44:	00000000 	andeq	r0, r0, r0

00012e48 <ps7_mio_init_data_1_0>:
   12e48:	00000033 	andeq	r0, r0, r3, lsr r0
   12e4c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12e50:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12e54:	0000df0d 	andeq	sp, r0, sp, lsl #30
   12e58:	00000033 	andeq	r0, r0, r3, lsr r0
   12e5c:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   12e60:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e64:	00000600 	andeq	r0, r0, r0, lsl #12
   12e68:	00000033 	andeq	r0, r0, r3, lsr r0
   12e6c:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   12e70:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e74:	00000600 	andeq	r0, r0, r0, lsl #12
   12e78:	00000033 	andeq	r0, r0, r3, lsr r0
   12e7c:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   12e80:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e84:	00000602 	andeq	r0, r0, r2, lsl #12
   12e88:	00000033 	andeq	r0, r0, r3, lsr r0
   12e8c:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   12e90:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12e94:	00000602 	andeq	r0, r0, r2, lsl #12
   12e98:	00000033 	andeq	r0, r0, r3, lsr r0
   12e9c:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   12ea0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12ea4:	00000604 	andeq	r0, r0, r4, lsl #12
   12ea8:	00000033 	andeq	r0, r0, r3, lsr r0
   12eac:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   12eb0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12eb4:	00000604 	andeq	r0, r0, r4, lsl #12
   12eb8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ebc:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   12ec0:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12ec4:	00000600 	andeq	r0, r0, r0, lsl #12
   12ec8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ecc:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   12ed0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12ed4:	0018da6c 	andseq	sp, r8, ip, ror #20
   12ed8:	00000033 	andeq	r0, r0, r3, lsr r0
   12edc:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   12ee0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12ee4:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12ee8:	00000033 	andeq	r0, r0, r3, lsr r0
   12eec:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   12ef0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12ef4:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12ef8:	00000033 	andeq	r0, r0, r3, lsr r0
   12efc:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   12f00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12f04:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12f08:	00000033 	andeq	r0, r0, r3, lsr r0
   12f0c:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   12f10:	000073ff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   12f14:	00000260 	andeq	r0, r0, r0, ror #4
   12f18:	00000033 	andeq	r0, r0, r3, lsr r0
   12f1c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12f20:	00000021 	andeq	r0, r0, r1, lsr #32
   12f24:	00000021 	andeq	r0, r0, r1, lsr #32
   12f28:	00000033 	andeq	r0, r0, r3, lsr r0
   12f2c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12f30:	00000021 	andeq	r0, r0, r1, lsr #32
   12f34:	00000020 	andeq	r0, r0, r0, lsr #32
   12f38:	00000033 	andeq	r0, r0, r3, lsr r0
   12f3c:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12f40:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
   12f44:	000088a3 	andeq	r8, r0, r3, lsr #17
   12f48:	00000033 	andeq	r0, r0, r3, lsr r0
   12f4c:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   12f50:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f54:	00001200 	andeq	r1, r0, r0, lsl #4
   12f58:	00000033 	andeq	r0, r0, r3, lsr r0
   12f5c:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   12f60:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f64:	00001202 	andeq	r1, r0, r2, lsl #4
   12f68:	00000033 	andeq	r0, r0, r3, lsr r0
   12f6c:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   12f70:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f74:	00000202 	andeq	r0, r0, r2, lsl #4
   12f78:	00000033 	andeq	r0, r0, r3, lsr r0
   12f7c:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   12f80:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f84:	00000202 	andeq	r0, r0, r2, lsl #4
   12f88:	00000033 	andeq	r0, r0, r3, lsr r0
   12f8c:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   12f90:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f94:	00000202 	andeq	r0, r0, r2, lsl #4
   12f98:	00000033 	andeq	r0, r0, r3, lsr r0
   12f9c:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   12fa0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fa4:	00000202 	andeq	r0, r0, r2, lsl #4
   12fa8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fac:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   12fb0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fb4:	00000202 	andeq	r0, r0, r2, lsl #4
   12fb8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fbc:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   12fc0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fc4:	00000200 	andeq	r0, r0, r0, lsl #4
   12fc8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fcc:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   12fd0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fd4:	00000200 	andeq	r0, r0, r0, lsl #4
   12fd8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fdc:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   12fe0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fe4:	00001200 	andeq	r1, r0, r0, lsl #4
   12fe8:	00000033 	andeq	r0, r0, r3, lsr r0
   12fec:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   12ff0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ff4:	00001280 	andeq	r1, r0, r0, lsl #5
   12ff8:	00000033 	andeq	r0, r0, r3, lsr r0
   12ffc:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   13000:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13004:	00001280 	andeq	r1, r0, r0, lsl #5
   13008:	00000033 	andeq	r0, r0, r3, lsr r0
   1300c:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   13010:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13014:	00001280 	andeq	r1, r0, r0, lsl #5
   13018:	00000033 	andeq	r0, r0, r3, lsr r0
   1301c:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   13020:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13024:	00001280 	andeq	r1, r0, r0, lsl #5
   13028:	00000033 	andeq	r0, r0, r3, lsr r0
   1302c:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   13030:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13034:	00001280 	andeq	r1, r0, r0, lsl #5
   13038:	00000033 	andeq	r0, r0, r3, lsr r0
   1303c:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   13040:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13044:	00001280 	andeq	r1, r0, r0, lsl #5
   13048:	00000033 	andeq	r0, r0, r3, lsr r0
   1304c:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   13050:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13054:	00001200 	andeq	r1, r0, r0, lsl #4
   13058:	00000033 	andeq	r0, r0, r3, lsr r0
   1305c:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   13060:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13064:	00001200 	andeq	r1, r0, r0, lsl #4
   13068:	00000033 	andeq	r0, r0, r3, lsr r0
   1306c:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   13070:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13074:	00001200 	andeq	r1, r0, r0, lsl #4
   13078:	00000033 	andeq	r0, r0, r3, lsr r0
   1307c:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   13080:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13084:	00001200 	andeq	r1, r0, r0, lsl #4
   13088:	00000033 	andeq	r0, r0, r3, lsr r0
   1308c:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   13090:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13094:	00001200 	andeq	r1, r0, r0, lsl #4
   13098:	00000033 	andeq	r0, r0, r3, lsr r0
   1309c:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   130a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130a4:	00001200 	andeq	r1, r0, r0, lsl #4
   130a8:	00000033 	andeq	r0, r0, r3, lsr r0
   130ac:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   130b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130b4:	00001200 	andeq	r1, r0, r0, lsl #4
   130b8:	00000033 	andeq	r0, r0, r3, lsr r0
   130bc:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   130c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130c4:	00001200 	andeq	r1, r0, r0, lsl #4
   130c8:	00000033 	andeq	r0, r0, r3, lsr r0
   130cc:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   130d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130d4:	00001200 	andeq	r1, r0, r0, lsl #4
   130d8:	00000033 	andeq	r0, r0, r3, lsr r0
   130dc:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   130e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130e4:	00001200 	andeq	r1, r0, r0, lsl #4
   130e8:	00000033 	andeq	r0, r0, r3, lsr r0
   130ec:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   130f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130f4:	00001200 	andeq	r1, r0, r0, lsl #4
   130f8:	00000033 	andeq	r0, r0, r3, lsr r0
   130fc:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   13100:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13104:	00001200 	andeq	r1, r0, r0, lsl #4
   13108:	00000033 	andeq	r0, r0, r3, lsr r0
   1310c:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   13110:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13114:	00001200 	andeq	r1, r0, r0, lsl #4
   13118:	00000033 	andeq	r0, r0, r3, lsr r0
   1311c:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   13120:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13124:	00001200 	andeq	r1, r0, r0, lsl #4
   13128:	00000033 	andeq	r0, r0, r3, lsr r0
   1312c:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   13130:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13134:	00001200 	andeq	r1, r0, r0, lsl #4
   13138:	00000033 	andeq	r0, r0, r3, lsr r0
   1313c:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   13140:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13144:	00001200 	andeq	r1, r0, r0, lsl #4
   13148:	00000033 	andeq	r0, r0, r3, lsr r0
   1314c:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   13150:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13154:	00001200 	andeq	r1, r0, r0, lsl #4
   13158:	00000033 	andeq	r0, r0, r3, lsr r0
   1315c:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   13160:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13164:	00001200 	andeq	r1, r0, r0, lsl #4
   13168:	00000033 	andeq	r0, r0, r3, lsr r0
   1316c:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   13170:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13174:	00001200 	andeq	r1, r0, r0, lsl #4
   13178:	00000033 	andeq	r0, r0, r3, lsr r0
   1317c:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   13180:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13184:	00001200 	andeq	r1, r0, r0, lsl #4
   13188:	00000033 	andeq	r0, r0, r3, lsr r0
   1318c:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   13190:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13194:	00001200 	andeq	r1, r0, r0, lsl #4
   13198:	00000033 	andeq	r0, r0, r3, lsr r0
   1319c:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   131a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   131a4:	00001200 	andeq	r1, r0, r0, lsl #4
   131a8:	00000033 	andeq	r0, r0, r3, lsr r0
   131ac:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   131b0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   131b4:	00001200 	andeq	r1, r0, r0, lsl #4
   131b8:	00000033 	andeq	r0, r0, r3, lsr r0
   131bc:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   131c0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   131c4:	00001200 	andeq	r1, r0, r0, lsl #4
   131c8:	00000033 	andeq	r0, r0, r3, lsr r0
   131cc:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   131d0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   131d4:	00001280 	andeq	r1, r0, r0, lsl #5
   131d8:	00000033 	andeq	r0, r0, r3, lsr r0
   131dc:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   131e0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   131e4:	00001280 	andeq	r1, r0, r0, lsl #5
   131e8:	00000033 	andeq	r0, r0, r3, lsr r0
   131ec:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   131f0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   131f4:	00001280 	andeq	r1, r0, r0, lsl #5
   131f8:	00000033 	andeq	r0, r0, r3, lsr r0
   131fc:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   13200:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13204:	00001280 	andeq	r1, r0, r0, lsl #5
   13208:	00000033 	andeq	r0, r0, r3, lsr r0
   1320c:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   13210:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13214:	00001280 	andeq	r1, r0, r0, lsl #5
   13218:	00000033 	andeq	r0, r0, r3, lsr r0
   1321c:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   13220:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13224:	00001280 	andeq	r1, r0, r0, lsl #5
   13228:	00000033 	andeq	r0, r0, r3, lsr r0
   1322c:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   13230:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13234:	000012a0 	andeq	r1, r0, r0, lsr #5
   13238:	00000033 	andeq	r0, r0, r3, lsr r0
   1323c:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   13240:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13244:	000012a0 	andeq	r1, r0, r0, lsr #5
   13248:	00000033 	andeq	r0, r0, r3, lsr r0
   1324c:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   13250:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13254:	000012a0 	andeq	r1, r0, r0, lsr #5
   13258:	00000033 	andeq	r0, r0, r3, lsr r0
   1325c:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   13260:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13264:	000012a0 	andeq	r1, r0, r0, lsr #5
   13268:	00000033 	andeq	r0, r0, r3, lsr r0
   1326c:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   13270:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13274:	000012e1 	andeq	r1, r0, r1, ror #5
   13278:	00000033 	andeq	r0, r0, r3, lsr r0
   1327c:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   13280:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13284:	000012e0 	andeq	r1, r0, r0, ror #5
   13288:	00000033 	andeq	r0, r0, r3, lsr r0
   1328c:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   13290:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13294:	00001200 	andeq	r1, r0, r0, lsl #4
   13298:	00000033 	andeq	r0, r0, r3, lsr r0
   1329c:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   132a0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   132a4:	00001200 	andeq	r1, r0, r0, lsl #4
   132a8:	00000033 	andeq	r0, r0, r3, lsr r0
   132ac:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   132b0:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   132b4:	00380037 	eorseq	r0, r8, r7, lsr r0
   132b8:	00000033 	andeq	r0, r0, r3, lsr r0
   132bc:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   132c0:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   132c4:	003a0039 	eorseq	r0, sl, r9, lsr r0
   132c8:	00000033 	andeq	r0, r0, r3, lsr r0
   132cc:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   132d0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   132d4:	0000767b 	andeq	r7, r0, fp, ror r6
   132d8:	00000000 	andeq	r0, r0, r0

000132dc <ps7_peripherals_init_data_1_0>:
   132dc:	00000033 	andeq	r0, r0, r3, lsr r0
   132e0:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   132e4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   132e8:	0000df0d 	andeq	sp, r0, sp, lsl #30
   132ec:	00000033 	andeq	r0, r0, r3, lsr r0
   132f0:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   132f4:	00000180 	andeq	r0, r0, r0, lsl #3
   132f8:	00000080 	andeq	r0, r0, r0, lsl #1
   132fc:	00000033 	andeq	r0, r0, r3, lsr r0
   13300:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   13304:	00000180 	andeq	r0, r0, r0, lsl #3
   13308:	00000080 	andeq	r0, r0, r0, lsl #1
   1330c:	00000033 	andeq	r0, r0, r3, lsr r0
   13310:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   13314:	00000180 	andeq	r0, r0, r0, lsl #3
   13318:	00000080 	andeq	r0, r0, r0, lsl #1
   1331c:	00000033 	andeq	r0, r0, r3, lsr r0
   13320:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   13324:	00000180 	andeq	r0, r0, r0, lsl #3
   13328:	00000080 	andeq	r0, r0, r0, lsl #1
   1332c:	00000033 	andeq	r0, r0, r3, lsr r0
   13330:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   13334:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13338:	0000767b 	andeq	r7, r0, fp, ror r6
   1333c:	00000033 	andeq	r0, r0, r3, lsr r0
   13340:	e0000034 	and	r0, r0, r4, lsr r0
   13344:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13348:	00000006 	andeq	r0, r0, r6
   1334c:	00000033 	andeq	r0, r0, r3, lsr r0
   13350:	e0000018 	and	r0, r0, r8, lsl r0
   13354:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13358:	0000007c 	andeq	r0, r0, ip, ror r0
   1335c:	00000033 	andeq	r0, r0, r3, lsr r0
   13360:	e0000000 	and	r0, r0, r0
   13364:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13368:	00000017 	andeq	r0, r0, r7, lsl r0
   1336c:	00000033 	andeq	r0, r0, r3, lsr r0
   13370:	e0000004 	and	r0, r0, r4
   13374:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13378:	00000020 	andeq	r0, r0, r0, lsr #32
   1337c:	00000033 	andeq	r0, r0, r3, lsr r0
   13380:	e000d000 	and	sp, r0, r0
   13384:	00080000 	andeq	r0, r8, r0
   13388:	00080000 	andeq	r0, r8, r0
   1338c:	00000033 	andeq	r0, r0, r3, lsr r0
   13390:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   13394:	20000000 	andcs	r0, r0, r0
   13398:	00000000 	andeq	r0, r0, r0
   1339c:	00000052 	andeq	r0, r0, r2, asr r0
   133a0:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   133a4:	00000001 	andeq	r0, r0, r1
   133a8:	00000052 	andeq	r0, r0, r2, asr r0
   133ac:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   133b0:	00000001 	andeq	r0, r0, r1
   133b4:	00000052 	andeq	r0, r0, r2, asr r0
   133b8:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   133bc:	00000001 	andeq	r0, r0, r1
   133c0:	00000052 	andeq	r0, r0, r2, asr r0
   133c4:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   133c8:	00000001 	andeq	r0, r0, r1
   133cc:	00000052 	andeq	r0, r0, r2, asr r0
   133d0:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   133d4:	00000001 	andeq	r0, r0, r1
   133d8:	00000052 	andeq	r0, r0, r2, asr r0
   133dc:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   133e0:	00000001 	andeq	r0, r0, r1
   133e4:	00000000 	andeq	r0, r0, r0

000133e8 <ps7_post_config_1_0>:
   133e8:	00000033 	andeq	r0, r0, r3, lsr r0
   133ec:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   133f0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   133f4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   133f8:	00000033 	andeq	r0, r0, r3, lsr r0
   133fc:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   13400:	0000000f 	andeq	r0, r0, pc
   13404:	0000000f 	andeq	r0, r0, pc
   13408:	00000033 	andeq	r0, r0, r3, lsr r0
   1340c:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   13410:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   13414:	00000000 	andeq	r0, r0, r0
   13418:	00000033 	andeq	r0, r0, r3, lsr r0
   1341c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   13420:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13424:	0000767b 	andeq	r7, r0, fp, ror r6
   13428:	00000000 	andeq	r0, r0, r0

0001342c <ps7_debug_1_0>:
   1342c:	00000033 	andeq	r0, r0, r3, lsr r0
   13430:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   13434:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   13438:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1343c:	00000033 	andeq	r0, r0, r3, lsr r0
   13440:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   13444:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   13448:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1344c:	00000033 	andeq	r0, r0, r3, lsr r0
   13450:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   13454:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   13458:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   1345c:	00000000 	andeq	r0, r0, r0

00013460 <ps7_mio_init_data>:
   13460:	000112e8 	andeq	r1, r1, r8, ror #5

00013464 <ps7_pll_init_data>:
   13464:	00010b50 	andeq	r0, r1, r0, asr fp

00013468 <ps7_clock_init_data>:
   13468:	00010cd8 	ldrdeq	r0, [r1], -r8

0001346c <ps7_ddr_init_data>:
   1346c:	00010dbc 			; <UNDEFINED> instruction: 0x00010dbc

00013470 <ps7_peripherals_init_data>:
   13470:	0001177c 	andeq	r1, r1, ip, ror r7

00013474 <heap_base_obj>:
   13474:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003841 	andeq	r3, r0, r1, asr #16
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002e 	andeq	r0, r0, lr, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <stack_top+0x5efb4>
  24:	14041203 	strne	r1, [r4], #-515	; 0xfffffdfd
  28:	17011501 	strne	r1, [r1, -r1, lsl #10]
  2c:	1a011803 	bne	46040 <stack_top+0x22bc8>
  30:	22011c02 	andcs	r1, r1, #512	; 0x200
  34:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  38:	Address 0x0000000000000038 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <stack_top+0x10ad8ac>
   4:	62552820 	subsvs	r2, r5, #32, 16	; 0x200000
   8:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xfffff18b
   c:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  10:	352d302e 	strcc	r3, [sp, #-46]!	; 0xffffffd2
  14:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  18:	32317574 	eorscc	r7, r1, #116, 10	; 0x1d000000
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20302e32 	eorscs	r2, r0, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	35303031 	ldrcc	r3, [r0, #-49]!	; 0xffffffcf
	...
