FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * HiSilicon Clock and Reset Driver Header
/* bench 21269.5.0 cd6235a01e62 */
/* bench 21269.5.1 277b23447d57 */
/* bench 21269.5.2 72ef3967a62f */
/* bench 21269.5.3 2aa314a916ac */
/* bench 21269.5.4 04eb52b79621 */
/* bench 21269.5.5 b9e29b4cb6ca */
 * Copyright (c) 2016 HiSilicon Limited.
 */

#ifndef __HISI_CRG_H
#define __HISI_CRG_H

struct hisi_clock_data;
struct hisi_reset_controller;

struct hisi_crg_funcs {
	struct hisi_clock_data*	(*register_clks)(struct platform_device *pdev);
	void (*unregister_clks)(struct platform_device *pdev);
};

struct hisi_crg_dev {
	struct hisi_clock_data *clk_data;
	struct hisi_reset_controller *rstc;
	const struct hisi_crg_funcs *funcs;
};
/* bench 18238.2.0 d1c6cf418fa0 */
/* bench 18238.2.1 15a32f0b28c7 */
/* bench 18238.2.2 433e65e7aba2 */
/* bench 18238.2.3 c9f67f49bcd6 */
/* bench 18238.2.4 80c74d05dc92 */
/* bench 18238.2.5 5bc338a88cb5 */
/* bench 18238.2.6 637656a66fa2 */
/* bench 18238.2.7 6ae4b50e1f1a */
#endif	/* __HISI_CRG_H */
