

================================================================
== Vitis HLS Report for 'vel_der'
================================================================
* Date:           Sat Jun 24 07:23:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  36.128 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      415|      415|  41.500 us|  41.500 us|  415|  415|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_division_fu_126                            |division                            |      199|      199|  19.900 us|  19.900 us|  199|  199|       no|
        |grp_vel_der_Pipeline_add_constant_loop_fu_144  |vel_der_Pipeline_add_constant_loop  |        5|        5|   0.500 us|   0.500 us|    5|    5|       no|
        |grp_vel_der_Pipeline_sq_sum_loop_fu_163        |vel_der_Pipeline_sq_sum_loop        |        5|        5|   0.500 us|   0.500 us|    5|    5|       no|
        |grp_vel_der_Pipeline_sqrt_loop_fu_171          |vel_der_Pipeline_sqrt_loop          |       46|       46|   4.600 us|   4.600 us|   46|   46|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   36|    1842|   6239|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     85|    -|
|Register         |        -|    -|     714|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   36|    2556|   6473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   16|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_division_fu_126                            |division                            |        0|   0|  1175|  1549|    0|
    |mul_140s_140s_140_1_1_U38                      |mul_140s_140s_140_1_1               |        0|  21|     0|  3842|    0|
    |mux_32_86_1_1_U37                              |mux_32_86_1_1                       |        0|   0|     0|    14|    0|
    |grp_vel_der_Pipeline_add_constant_loop_fu_144  |vel_der_Pipeline_add_constant_loop  |        0|   0|   262|   166|    0|
    |grp_vel_der_Pipeline_sq_sum_loop_fu_163        |vel_der_Pipeline_sq_sum_loop        |        0|  15|   178|   363|    0|
    |grp_vel_der_Pipeline_sqrt_loop_fu_171          |vel_der_Pipeline_sqrt_loop          |        0|   0|   227|   305|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|  36|  1842|  6239|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |r_V_fu_266_p2                    |         -|   0|  0|  147|           1|         140|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  149|           2|         141|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  48|          9|    1|          9|
    |ap_return                |   9|          2|   85|        170|
    |grp_division_fu_126_den  |  14|          3|  174|        522|
    |grp_division_fu_126_num  |  14|          3|   86|        258|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  85|         17|  346|        959|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                            |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                   |    8|   0|    8|          0|
    |ap_return_preg                                              |   85|   0|   85|          0|
    |grp_division_fu_126_ap_start_reg                            |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_add_constant_loop_fu_144_ap_start_reg  |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_sq_sum_loop_fu_163_ap_start_reg        |    1|   0|    1|          0|
    |grp_vel_der_Pipeline_sqrt_loop_fu_171_ap_start_reg          |    1|   0|    1|          0|
    |r_V_2_reg_361                                               |   87|   0|   88|          1|
    |sext_ln67_reg_356                                           |  174|   0|  174|          0|
    |sext_ln859_reg_366                                          |   86|   0|   86|          0|
    |tmp_4_reg_351                                               |   86|   0|   86|          0|
    |trunc_ln1319_reg_371                                        |  140|   0|  140|          0|
    |zext_ln77_reg_376                                           |   44|   0|  174|        130|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                       |  714|   0|  845|        131|
    +------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       vel_der|  return value|
|ap_return  |  out|   85|  ap_ctrl_hs|       vel_der|  return value|
|p_read     |   in|   85|     ap_none|        p_read|        scalar|
|p_read1    |   in|   85|     ap_none|       p_read1|        scalar|
|p_read2    |   in|   85|     ap_none|       p_read2|        scalar|
|i_read     |   in|   32|     ap_none|        i_read|        scalar|
|mu_V_read  |   in|   85|     ap_none|     mu_V_read|        scalar|
|p_read3    |   in|   85|     ap_none|       p_read3|        scalar|
|p_read4    |   in|   85|     ap_none|       p_read4|        scalar|
|p_read5    |   in|   85|     ap_none|       p_read5|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

