\hypertarget{union__hw__sim__fcfg2}{}\section{\+\_\+hw\+\_\+sim\+\_\+fcfg2 Union Reference}
\label{union__hw__sim__fcfg2}\index{\+\_\+hw\+\_\+sim\+\_\+fcfg2@{\+\_\+hw\+\_\+sim\+\_\+fcfg2}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+F\+C\+F\+G2 -\/ Flash Configuration Register 2 (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields}{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__fcfg2_af31dca4df4d86ddda6eeacc582d3f624}{}\label{union__hw__sim__fcfg2_af31dca4df4d86ddda6eeacc582d3f624}

\item 
struct \hyperlink{struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields}{\+\_\+hw\+\_\+sim\+\_\+fcfg2\+::\+\_\+hw\+\_\+sim\+\_\+fcfg2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__fcfg2_a4a5ee3321fa71b9176c35ca4e509d6b5}{}\label{union__hw__sim__fcfg2_a4a5ee3321fa71b9176c35ca4e509d6b5}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+F\+C\+F\+G2 -\/ Flash Configuration Register 2 (RO) 

Reset value\+: 0x7\+F7\+F0000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
