$date
	Sat Nov 06 16:21:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_booth_multiplier $end
$var wire 1 ! t_ready $end
$var wire 16 " t_ans [15:0] $end
$var reg 1 # t_clk $end
$var reg 8 $ t_m [7:0] $end
$var reg 8 % t_r [7:0] $end
$var reg 1 & t_rst $end
$var reg 1 ' t_shift_control $end
$var reg 1 ( t_start $end
$scope module m1 $end
$var wire 1 # clk $end
$var wire 8 ) m [7:0] $end
$var wire 8 * r [7:0] $end
$var wire 1 & rst $end
$var wire 1 ( start $end
$var wire 1 ! ready $end
$var wire 16 + ans [15:0] $end
$var wire 17 , P [16:0] $end
$var reg 17 - A [16:0] $end
$var reg 17 . P_temp [16:0] $end
$var reg 17 / S [16:0] $end
$var reg 1 0 carry $end
$var reg 3 1 count [2:0] $end
$var reg 1 2 state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
bx 1
x0
b0 /
b0 .
b0 -
b0 ,
b0 +
b10100 *
b100001 )
0(
0'
0&
b10100 %
b100001 $
0#
b0 "
1!
$end
#5
1&
#10
1#
#15
0#
1(
1'
#20
b10100 "
b10100 +
b101000 ,
0!
12
b0 1
b1010000 .
b11011111000000000 /
b100001000000000 -
1#
#25
0#
#30
b1010 "
b1010 +
b10100 ,
b1 1
b101000 .
1#
#35
0#
0(
#40
b101 "
b101 +
b1010 ,
b10 1
b10100 .
1#
#45
0#
#50
b1110111110000010 "
b1110111110000010 +
b11101111100000101 ,
b11 1
10
b11011111000001010 .
1#
#55
0#
#60
b100001000001 "
b100001000001 +
b1000010000010 ,
b100 1
00
b10000100000101 .
1#
#65
0#
#70
b1111001110100000 "
b1111001110100000 +
b11110011101000001 ,
b101 1
10
b11100111010000010 .
1#
#75
0#
#80
b101001010000 "
b101001010000 +
b1010010100000 ,
b110 1
00
b10100101000001 .
1#
#85
0#
#90
b10100101000 "
b10100101000 +
b101001010000 ,
b111 1
b1010010100000 .
1#
#95
0#
#100
b1010010100 "
b1010010100 +
b10100101000 ,
1!
02
b0 1
b101001010000 .
1#
#105
0#
#110
1#
#115
0#
0'
#120
1#
#125
0#
#130
1#
#135
0#
#140
1#
#145
0#
#150
1#
#155
0#
#160
1#
#165
0#
#170
1#
#175
0#
#180
1#
#185
0#
#190
1#
#195
0#
#200
1#
#205
0#
#210
1#
#215
0#
#220
1#
#225
0#
#230
1#
#235
0#
#240
1#
#245
0#
#250
1#
#255
0#
