<html><body><samp><pre>
<!@TC:1458503859>
#Build: Synplify Premier I-2013.09-SP1 , Build 704R, Nov 22 2013
#install: C:\EEE\Synopsys\fpga_I-2013.09-SP1
#OS: Windows 7 6.1
#Hostname: EEWS506A-016

#Implementation: rev_2

<a name=compilerReport585>$ Start of Compile</a>
#Sun Mar 20 19:57:39 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N: : <!@TM:1458503860> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1458503860> | Setting time resolution to ns
@N: : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd:11:7:11:10:@N::@XP_MSG">vdp.vhd(11)</a><!@TM:1458503860> | Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd:11:7:11:10:@N:CD630:@XP_MSG">vdp.vhd(11)</a><!@TM:1458503860> | Synthesizing work.vdp.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:170:7:170:10:@N:CD630:@XP_MSG">rcb.vhd(170)</a><!@TM:1458503860> | Synthesizing work.rcb.rtl1 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:224:17:224:19:@N:CD233:@XP_MSG">rcb.vhd(224)</a><!@TM:1458503860> | Using sequential encoding for type rcb_states
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:324:51:324:60:@W:CD434:@XP_MSG">rcb.vhd(324)</a><!@TM:1458503860> | Signal vram_done in the sensitivity list is not used in the process</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:10:7:10:14:@N:CD630:@XP_MSG">rcb.vhd(10)</a><!@TM:1458503860> | Synthesizing work.ram_fsm.synth 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:30:16:30:18:@N:CD233:@XP_MSG">rcb.vhd(30)</a><!@TM:1458503860> | Using sequential encoding for type state_t
Post processing for work.ram_fsm.synth
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd:8:7:8:21:@N:CD630:@XP_MSG">exercises.vhd(8)</a><!@TM:1458503860> | Synthesizing work.pix_word_cache.together 
Post processing for work.pix_word_cache.together
Post processing for work.rcb.rtl1
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:225:8:225:17:@N:CL177:@XP_MSG">rcb.vhd(225)</a><!@TM:1458503860> | Sharing sequential element rcb_state.
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:337:2:337:4:@W:CL117:@XP_MSG">rcb.vhd(337)</a><!@TM:1458503860> | Latch generated from process for signal xy_min.Y(5 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:337:2:337:4:@W:CL117:@XP_MSG">rcb.vhd(337)</a><!@TM:1458503860> | Latch generated from process for signal xy_min.X(5 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:337:2:337:4:@W:CL117:@XP_MSG">rcb.vhd(337)</a><!@TM:1458503860> | Latch generated from process for signal xy_max.Y(5 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:337:2:337:4:@W:CL117:@XP_MSG">rcb.vhd(337)</a><!@TM:1458503860> | Latch generated from process for signal xy_max.X(5 downto 0); possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:7:7:7:9:@N:CD630:@XP_MSG">db.vhd(7)</a><!@TM:1458503860> | Synthesizing work.db.rtl 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd:20:16:20:18:@N:CD231:@XP_MSG">project_pack.vhd(20)</a><!@TM:1458503860> | Using onehot encoding for type state_db (s_wait="100000000")
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:70:3:70:10:@N:CD364:@XP_MSG">db.vhd(70)</a><!@TM:1458503860> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:87:3:87:10:@N:CD364:@XP_MSG">db.vhd(87)</a><!@TM:1458503860> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:88:3:88:8:@N:CD364:@XP_MSG">db.vhd(88)</a><!@TM:1458503860> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:89:3:89:8:@N:CD364:@XP_MSG">db.vhd(89)</a><!@TM:1458503860> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:90:3:90:9:@N:CD364:@XP_MSG">db.vhd(90)</a><!@TM:1458503860> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd:365:7:365:22:@N:CD630:@XP_MSG">exercises.vhd(365)</a><!@TM:1458503860> | Synthesizing work.draw_any_octant.comb 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd:238:7:238:11:@N:CD630:@XP_MSG">exercises.vhd(238)</a><!@TM:1458503860> | Synthesizing work.swap.rtl 
Post processing for work.swap.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd:281:7:281:10:@N:CD630:@XP_MSG">exercises.vhd(281)</a><!@TM:1458503860> | Synthesizing work.inv.rtl 
Post processing for work.inv.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd:115:7:115:18:@N:CD630:@XP_MSG">exercises.vhd(115)</a><!@TM:1458503860> | Synthesizing work.draw_octant.comb 
Post processing for work.draw_octant.comb
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd:317:7:317:9:@N:CD630:@XP_MSG">exercises.vhd(317)</a><!@TM:1458503860> | Synthesizing work.rd.behav 
Post processing for work.rd.behav
Post processing for work.draw_any_octant.comb
Post processing for work.db.rtl
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal oct_lock; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal mux_out; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:295:2:295:4:@W:CL117:@XP_MSG">db.vhd(295)</a><!@TM:1458503860> | Latch generated from process for signal cmd(2 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal update_old; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal mux_in; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal init; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal draw; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal disable; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal dbb_bus.startcmd; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:238:2:238:4:@W:CL117:@XP_MSG">db.vhd(238)</a><!@TM:1458503860> | Latch generated from process for signal busy; possible missing assignment in an if or case statement.</font>
Post processing for work.vdp.rtl
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd:50:7:50:19:@N:CL201:@XP_MSG">db.vhd(50)</a><!@TM:1458503860> | Trying to extract state machine for register db_fsm_state
Extracted state machine for register db_fsm_state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd:31:8:31:13:@N:CL201:@XP_MSG">rcb.vhd(31)</a><!@TM:1458503860> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:57:40 2016

###########################################################]
Premap Report

<a name=mapperReport586>Synopsys Altera Technology Pre-mapping, Version maprc, Build 1911R, Built Nov 26 2013 22:30:01</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1_scck.rpt:@XP_FILE">proj_1_scck.rpt</a>
Printing clock  summary report in "\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1458503863> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1458503863> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

<font color=#A52A2A>@W:<a href="@W:FA109:@XP_HELP">FA109</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd:281:7:281:10:@W:FA109:@XP_MSG">exercises.vhd(281)</a><!@TM:1458503863> | Changing sub-design name inv to inv_synplcty to avoid name collision with Altera primitive, LPM name or Verilog reserved word. </font>

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

<font color=#A52A2A>@W:<a href="@W:FA401:@XP_HELP">FA401</a> : <!@TM:1458503863> | Found flip-flop with unsupported asynchronous set. Implemented set functionality by creating a latch.</font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:36:8:36:14:@N:BN362:@XP_MSG">rcb.vhd(36)</a><!@TM:1458503863> | Removing sequential instance P1\.done_i of view:PrimLib.dff(prim) in hierarchy view:work.ram_fsm(synth) because there are no references to its outputs 
Warning: Found 1 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:86:7:86:51:@W:BN137:@XP_MSG">rcb.vhd(86)</a><!@TM:1458503863> | Found combinational loop during mapping at net RCB1.E2.C1\.un7_state</font>
1) instance C1\.un7_state (view:work.ram_fsm(synth)), output net "C1\.un7_state" in work.ram_fsm(synth)
    net        RCB1.vram_delay
    input  pin RCB1.vram_write/SEL
    instance   RCB1.vram_write (cell mux)
    output pin RCB1.vram_write/OUT[0]
    net        RCB1.E2.start
    input  pin RCB1.E2.C1\.un7_state/I[1]
    instance   RCB1.E2.C1\.un7_state (cell and)
    output pin RCB1.E2.C1\.un7_state/OUT
    net        RCB1.vram_delay
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:382:9:382:31:@W:MT462:@XP_MSG">rcb.vhd(382)</a><!@TM:1458503863> | Net RCB1.xy_max\.X_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:295:2:295:4:@W:MT462:@XP_MSG">db.vhd(295)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_8 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_14 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_6 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_13 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_7 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Net DB1.un1_db_fsm_state_4 appears to be an unidentified clock source. Assuming default frequency. </font>


<a name=mapperReport587>Clock Summary</a>
**************

Start                                Requested     Requested     Clock                      Clock                
Clock                                Frequency     Period        Type                       Group                
-----------------------------------------------------------------------------------------------------------------
System                               253.1 MHz     3.951         system                     system_clkgroup      
db|db_fsm_state_derived_clock[1]     4.2 MHz       240.540       derived (from vdp|clk)     Autoconstr_clkgroup_0
db|db_fsm_state_derived_clock[5]     4.2 MHz       240.540       derived (from vdp|clk)     Autoconstr_clkgroup_0
vdp|clk                              4.2 MHz       240.540       inferred                   Autoconstr_clkgroup_0
=================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT531:@XP_MSG">db.vhd(238)</a><!@TM:1458503863> | Found signal identified as System clock which controls 40 sequential elements including DB1.mux_in.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd:326:20:326:26:@W:MT529:@XP_MSG">exercises.vhd(326)</a><!@TM:1458503863> | Found inferred clock vdp|clk which controls 285 sequential elements including DB1.DAB.RD1.R1\.swapxy. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1458503863> | Writing default property annotation file \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 116MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:57:43 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport588>Synopsys Altera Technology Mapper, Version maprc, Build 1911R, Built Nov 26 2013 22:30:01</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1458503879> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1458503879> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MO171:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Sequential instance DB1.init reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MO171:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Sequential instance DB1.draw reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:295:2:295:4:@W:MO171:@XP_MSG">db.vhd(295)</a><!@TM:1458503879> | Sequential instance DB1.cmd[2] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MO171:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Sequential instance DB1.update_old reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MO171:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Sequential instance DB1.mux_in reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MO171:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Sequential instance DB1.dbb_bus\.startcmd reduced to a combinational gate by constant propagation </font>

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:86:7:86:51:@W:BN137:@XP_MSG">rcb.vhd(86)</a><!@TM:1458503879> | Found combinational loop during mapping at net RCB1.E2.C1\.un7_state</font>
1) instance C1\.un7_state (view:work.ram_fsm(synth)), output net "C1\.un7_state" in work.ram_fsm(synth)
    net        RCB1.vram_delay
    input  pin RCB1.vram_write/SEL
    instance   RCB1.vram_write (cell mux)
    output pin RCB1.vram_write/OUT[0]
    net        RCB1.E2.start
    input  pin RCB1.E2.C1\.un7_state/I[1]
    instance   RCB1.E2.C1\.un7_state (cell and)
    output pin RCB1.E2.C1\.un7_state/OUT
    net        RCB1.vram_delay
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:382:9:382:31:@W:MT462:@XP_MSG">rcb.vhd(382)</a><!@TM:1458503879> | Net RCB1.xy_max\.X_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Net DB1.un1_db_fsm_state_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Net DB1.un1_db_fsm_state_6 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Net DB1.un1_db_fsm_state_13 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Net DB1.un1_db_fsm_state_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Net DB1.un1_db_fsm_state_7 appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1458503879> | Auto Constrain mode is enabled 
@N:<a href="@N:MT336:@XP_HELP">MT336</a> : <!@TM:1458503879> | Time borrowing improved slack from -3.9934 ns  to -2.1503 ns.   
<font color=#A52A2A>@W:<a href="@W:MT337:@XP_HELP">MT337</a> : <!@TM:1458503879> | Time borrowing decreased slack from -3.2294 ns  to -3.4578 ns.  </font> 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

Encoding state machine db_fsm_state[0:8] (view:work.db(rtl))
original code -> new code
   000000001 -> 000000000
   000000010 -> 000000011
   000000100 -> 000000101
   000001000 -> 000001001
   000010000 -> 000010001
   000100000 -> 000100001
   001000000 -> 001000001
   010000000 -> 010000001
   100000000 -> 100000001
@N: : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd:128:13:128:15:@N::@XP_MSG">exercises.vhd(128)</a><!@TM:1458503879> | Found counter in view:work.draw_octant(comb) inst R1\.y1[5:0]
@N: : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd:128:9:128:11:@N::@XP_MSG">exercises.vhd(128)</a><!@TM:1458503879> | Found counter in view:work.draw_octant(comb) inst R1\.x1[5:0]
@N: : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:198:8:198:17:@N::@XP_MSG">rcb.vhd(198)</a><!@TM:1458503879> | Found counter in view:work.rcb(rtl1) inst RCB_FSM\.clrxy_reg\.Y[5:0]
@N: : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:198:8:198:17:@N::@XP_MSG">rcb.vhd(198)</a><!@TM:1458503879> | Found counter in view:work.rcb(rtl1) inst RCB_FSM\.clrxy_reg\.X[5:0]
@N: : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:204:8:204:19:@N::@XP_MSG">rcb.vhd(204)</a><!@TM:1458503879> | Found counter in view:work.rcb(rtl1) inst RCB_FSM\.idle_cycles[31:0]
Encoding state machine state[0:3] (view:work.ram_fsm(synth))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

Auto Dissolve of E2 (inst of view:work.ram_fsm(synth))

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state[5] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state[1] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state[3] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state_0[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state_0[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state[4] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state_i[8] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state_0[4] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state_1[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state_0[5] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state_1[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:50:7:50:19:@N:BN362:@XP_MSG">db.vhd(50)</a><!@TM:1458503879> | Removing sequential instance DB1.db_fsm_state[7] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 126MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:03s; Memory used current: 127MB peak: 128MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:03s; Memory used current: 128MB peak: 128MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:03s; Memory used current: 128MB peak: 128MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:03s; Memory used current: 127MB peak: 128MB)

<font color=#A52A2A>@W:<a href="@W:FA160:@XP_HELP">FA160</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\vdp.vhd:38:14:38:24:@W:FA160:@XP_MSG">vdp.vhd(38)</a><!@TM:1458503879> | Removing sequential instance DB1.update_old_17 of view:ALTERA_APEX.S_DFFE_P(PRIM) because its output is stuck at a constant value </font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 123MB peak: 128MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 123MB peak: 128MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:04s; Memory used current: 123MB peak: 128MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 162MB)

@N:<a href="@N:MF321:@XP_HELP">MF321</a> : <!@TM:1458503879> | 5 registers to be packed into RAMs/DSPs blocks  
		DB1.db_fsm_state_0[2]
		DB1.db_fsm_state_0[4]
		DB1.db_fsm_state_0[5]
		DB1.db_fsm_state_0[7]
		DB1.db_fsm_state_1[2]

New registers created by packing :
		DB1.db_fsm_state_0_ret_2
		DB1.db_fsm_state_0_ret_3
		DB1.db_fsm_state_0_ret_6
		DB1.db_fsm_state_0_ret_9
		DB1.db_fsm_state_0_ret_10
		DB1.db_fsm_state_0_ret_11
		DB1.db_fsm_state_0_ret_14
		DB1.db_fsm_state_0_ret_15
		DB1.db_fsm_state_ret
		DB1.db_fsm_state_ret_0


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 162MB)



<a name=clockReport589>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 303 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 <a href="@|F:@syn_gc_converted==1@|M:instances @XP_NAMES_BY_PROP">instances</a> converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk_in@|E:RCB1.nstate[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_in              cycloneii_io           303        RCB1.nstate[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Writing Analyst data base \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srm
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd:382:9:382:31:@W:MT462:@XP_MSG">rcb.vhd(382)</a><!@TM:1458503879> | Net RCB1.X_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd:238:2:238:4:@W:MT462:@XP_MSG">db.vhd(238)</a><!@TM:1458503879> | Net DB1.un1_db_fsm_state_1_x appears to be an unidentified clock source. Assuming default frequency. </font>

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 162MB)

Writing Verilog Netlist and constraint files
@N:<a href="@N:BW110:@XP_HELP">BW110</a> : <!@TM:1458503879> | Renaming port draw_any_octant due to collision with Verilog reserved word  
    disable --> disable_Z
@N:<a href="@N:BW110:@XP_HELP">BW110</a> : <!@TM:1458503879> | Renaming port draw_octant due to collision with Verilog reserved word  
    disable --> disable_Z
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 162MB)

<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1458503879> | Unable to locate source for clock db|db_fsm_state_derived_clock[5]. Clock will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1458503879> | Unable to locate source for clock db|db_fsm_state_derived_clock[1]. Clock will not be forward annotated</font> 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1458503879> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1458503879> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 162MB)

Warning: Found 1 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1458503879> | Found combinational loop during mapping at net RCB1.E2.N_3386_i_i</font> 
1) instance state_RNIV0TA[0] (view:work.ram_fsm(netlist)), output net "N_3386_i_i" in work.ram_fsm(netlist)
    net        RCB1.state_RNIV0TA_0_0
    input  pin RCB1.vram_write/datac
    instance   RCB1.vram_write (cell cycloneii_lcell_comb)
    output pin RCB1.vram_write/combout
    net        RCB1.E2.vram_write
    input  pin RCB1.E2.state_RNIV0TA[0]/datac
    instance   RCB1.E2.state_RNIV0TA[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_RNIV0TA[0]/combout
    net        DB1.state_RNIV0TA_0_0
End of loops
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1458503879> | Found inferred clock vdp|clk with period 10.12ns. Please declare a user-defined clock on object "p:clk"</font> 



<a name=timingReport590>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Mar 20 19:57:59 2016
#


Top view:               vdp
Requested Frequency:    98.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1458503879> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1458503879> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary591>Performance Summary </a>
*******************


Worst slack in design: -1.786

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
vdp|clk            98.8 MHz      84.0 MHz      10.118        11.904        -1.786     inferred     Autoconstr_clkgroup_0
System             287.4 MHz     424.8 MHz     3.480         2.354         1.126      system       system_clkgroup      
========================================================================================================================





<a name=clockRelationships592>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  No paths    -       |  No paths    -      |  3.480       1.126  |  No paths    -    
System    vdp|clk  |  10.118      -1.353  |  No paths    -      |  No paths    -      |  No paths    -    
vdp|clk   System   |  No paths    -       |  No paths    -      |  10.118      6.446  |  No paths    -    
vdp|clk   vdp|clk  |  10.118      -1.786  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo593>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport594>Detailed Report for Clock: vdp|clk</a>
====================================



<a name=startingSlack595>Starting Points with Worst Slack</a>
********************************

                            Starting                                                           Arrival           
Instance                    Reference     Type                   Pin        Net                Time        Slack 
                            Clock                                                                                
-----------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.x1[2]     vdp|clk       cycloneii_lcell_ff     regout     x1_2               0.250       -1.786
DB1.DAB.RD1.R1\.negx        vdp|clk       cycloneii_lcell_ff     regout     negx               0.250       -1.768
DB1.REG\.hdb_reg[10]        vdp|clk       cycloneii_lcell_ff     regout     hdb_reg[10]        0.250       -1.683
DB1.DAB.DRAW1.R1\.x1[5]     vdp|clk       cycloneii_lcell_ff     regout     x1_5               0.250       -1.661
DB1.REG\.hdb_reg[13]        vdp|clk       cycloneii_lcell_ff     regout     hdb_reg[13]        0.250       -1.571
DB1.REG\.xy_old_reg[8]      vdp|clk       cycloneii_lcell_ff     regout     xy_old_reg[8]      0.250       -1.558
DB1.DAB.DRAW1.R1\.x1[3]     vdp|clk       cycloneii_lcell_ff     regout     x1_3               0.250       -1.458
DB1.DAB.DRAW1.R1\.x1[4]     vdp|clk       cycloneii_lcell_ff     regout     x1_4               0.250       -1.458
DB1.REG\.xy_old_reg[11]     vdp|clk       cycloneii_lcell_ff     regout     xy_old_reg[11]     0.250       -1.446
DB1.REG\.hdb_reg[12]        vdp|clk       cycloneii_lcell_ff     regout     hdb_reg[12]        0.250       -1.374
=================================================================================================================


<a name=endingSlack596>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                                      Required           
Instance                           Reference     Type                   Pin        Net                           Time         Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.error[5]         vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add5              10.070       -1.786
DB1.DAB.DRAW1.R1\.error[4]         vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add4              10.070       -1.657
DB1.DAB.DRAW1.R1\.error[3]         vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add3              10.070       -1.528
DB1.DAB.DRAW1.R1\.error[2]         vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add2              10.070       -1.399
DB1.DAB.DRAW1.R1\.error[1]         vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add1              10.070       -1.270
RCB1.E1.N1\.pre_rdout_par_2[0]     vdp|clk       cycloneii_lcell_ff     sdata      pre_rdout_par_2_1_0_0__g6     9.788        -0.978
RCB1.E1.N1\.pre_rdout_par_2[1]     vdp|clk       cycloneii_lcell_ff     sdata      pre_rdout_par_2_1_0_1__g6     9.788        -0.978
RCB1.E1.N1\.pre_rdout_par_3[0]     vdp|clk       cycloneii_lcell_ff     sdata      pre_rdout_par_3_1_0_0__g6     9.788        -0.978
RCB1.E1.N1\.pre_rdout_par_3[1]     vdp|clk       cycloneii_lcell_ff     sdata      pre_rdout_par_3_1_0_1__g6     9.788        -0.978
DB1.DAB.DRAW1.R1\.error[0]         vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add0              10.070       -0.884
====================================================================================================================================



<a name=worstPaths597>Worst Path Information</a>
<a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srr:srsf\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srs:fp:37243:44929:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.856
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.786

    Number of logic level(s):                20
    Starting point:                          DB1.DAB.DRAW1.R1\.x1[2] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.x1[2]                    cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
x1_2                                       Net                      -           -       0.910     -           5         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     dataa       In      -         1.160       -         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
b_2                                        Net                      -           -       0.295     -           2         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     datad       In      -         1.893       -         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     combout     Out     0.150     2.043       -         
X_a_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datac       In      -         2.338       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.275     2.613       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.907       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     3.182       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.538       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.813       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         4.168       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     4.318       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.673       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.823       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         5.164       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.584       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         6.183       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.458       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.932       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     7.082       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         7.383       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.533       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.957       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     8.232       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.962       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     9.376       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         9.376       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.505       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.505       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cout        Out     0.129     9.634       -         
un1_error_2_0_carry_1                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cin         In      -         9.634       -         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cout        Out     0.129     9.763       -         
un1_error_2_0_carry_2                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     cin         In      -         9.763       -         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     cout        Out     0.129     9.892       -         
un1_error_2_0_carry_3                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add4           cycloneii_lcell_comb     cin         In      -         9.892       -         
DB1.DAB.DRAW1.un1_error_2_0_add4           cycloneii_lcell_comb     combout     Out     0.410     10.302      -         
un1_error_2_0_add4                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     dataa       In      -         11.032      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.414     11.446      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.446      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.856      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.856      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.904 is 5.445(45.7%) logic and 6.459(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.856
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.786

    Number of logic level(s):                20
    Starting point:                          DB1.DAB.DRAW1.R1\.x1[2] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.x1[2]                    cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
x1_2                                       Net                      -           -       0.910     -           5         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     dataa       In      -         1.160       -         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
b_2                                        Net                      -           -       0.295     -           2         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     datad       In      -         1.893       -         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     combout     Out     0.150     2.043       -         
X_a_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datac       In      -         2.338       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.275     2.613       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.907       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     3.182       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.538       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.813       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         4.168       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     4.318       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.673       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.823       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         5.164       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.584       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         6.183       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.458       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.932       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     7.082       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         7.383       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.533       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.957       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     8.232       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.962       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     9.376       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         9.376       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     combout     Out     0.410     9.786       -         
un1_error_2_0_add0                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add0             cycloneii_lcell_comb     dataa       In      -         10.516      -         
DB1.DAB.DRAW1.un1_error_2_add0             cycloneii_lcell_comb     cout        Out     0.414     10.930      -         
un1_error_2_carry_0                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     cin         In      -         10.930      -         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     cout        Out     0.129     11.059      -         
un1_error_2_carry_1                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cin         In      -         11.059      -         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cout        Out     0.129     11.188      -         
un1_error_2_carry_2                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cin         In      -         11.188      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.129     11.317      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         11.317      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.446      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.446      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.856      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.856      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.904 is 5.445(45.7%) logic and 6.459(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.856
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.786

    Number of logic level(s):                20
    Starting point:                          DB1.DAB.DRAW1.R1\.x1[2] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.x1[2]                    cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
x1_2                                       Net                      -           -       0.910     -           5         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     dataa       In      -         1.160       -         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
b_2                                        Net                      -           -       0.295     -           2         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     datad       In      -         1.893       -         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     combout     Out     0.150     2.043       -         
X_a_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datac       In      -         2.338       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.275     2.613       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.907       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     3.182       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.538       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.813       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         4.168       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     4.318       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.673       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.823       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         5.164       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.584       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         6.183       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.458       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.932       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     7.082       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         7.383       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.533       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.957       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     8.232       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.962       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     9.376       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         9.376       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.505       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.505       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     combout     Out     0.410     9.915       -         
un1_error_2_0_add1                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     dataa       In      -         10.645      -         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     cout        Out     0.414     11.059      -         
un1_error_2_carry_1                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cin         In      -         11.059      -         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cout        Out     0.129     11.188      -         
un1_error_2_carry_2                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cin         In      -         11.188      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.129     11.317      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         11.317      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.446      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.446      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.856      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.856      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.904 is 5.445(45.7%) logic and 6.459(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.856
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.786

    Number of logic level(s):                20
    Starting point:                          DB1.DAB.DRAW1.R1\.x1[2] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.x1[2]                    cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
x1_2                                       Net                      -           -       0.910     -           5         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     dataa       In      -         1.160       -         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
b_2                                        Net                      -           -       0.295     -           2         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     datad       In      -         1.893       -         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     combout     Out     0.150     2.043       -         
X_a_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datac       In      -         2.338       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.275     2.613       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.907       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     3.182       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.538       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.813       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         4.168       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     4.318       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.673       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.823       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         5.164       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.584       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         6.183       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.458       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.932       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     7.082       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         7.383       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.533       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.957       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     8.232       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.962       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     9.376       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         9.376       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.505       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.505       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cout        Out     0.129     9.634       -         
un1_error_2_0_carry_1                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cin         In      -         9.634       -         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     combout     Out     0.410     10.044      -         
un1_error_2_0_add2                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     dataa       In      -         10.774      -         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cout        Out     0.414     11.188      -         
un1_error_2_carry_2                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cin         In      -         11.188      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.129     11.317      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         11.317      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.446      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.446      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.856      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.856      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.904 is 5.445(45.7%) logic and 6.459(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.856
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.786

    Number of logic level(s):                20
    Starting point:                          DB1.DAB.DRAW1.R1\.x1[2] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.x1[2]                    cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
x1_2                                       Net                      -           -       0.910     -           5         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     dataa       In      -         1.160       -         
DB1.DAB.INV3.b[2]                          cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
b_2                                        Net                      -           -       0.295     -           2         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     datad       In      -         1.893       -         
DB1.dbb_bus\.X_a[2]                        cycloneii_lcell_comb     combout     Out     0.150     2.043       -         
X_a_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datac       In      -         2.338       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.275     2.613       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.907       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     3.182       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.538       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.813       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         4.168       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     4.318       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.673       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.823       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         5.164       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.584       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         6.183       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.458       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.932       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     7.082       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         7.383       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.533       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.957       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     8.232       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.962       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     9.376       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         9.376       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.505       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.505       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cout        Out     0.129     9.634       -         
un1_error_2_0_carry_1                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cin         In      -         9.634       -         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cout        Out     0.129     9.763       -         
un1_error_2_0_carry_2                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     cin         In      -         9.763       -         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     combout     Out     0.410     10.173      -         
un1_error_2_0_add3                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     dataa       In      -         10.903      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.414     11.317      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         11.317      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.446      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.446      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.856      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.856      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.904 is 5.445(45.7%) logic and 6.459(54.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport598>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack599>Starting Points with Worst Slack</a>
********************************

                      Starting                                            Arrival           
Instance              Reference     Type             Pin      Net         Time        Slack 
                      Clock                                                                 
--------------------------------------------------------------------------------------------
DB1.mux_in_21         System        SYNLPM_LATR1     Q[0]     Q_2[0]      0.250       -1.353
DB1.mux_in_22         System        SYNLPM_LATR1     Q[0]     Q_1[0]      0.250       -1.335
DB1.mux_out           System        SYNLPM_LATR1     Q[0]     mux_out     0.250       -0.292
RCB1.xy_max\.X[3]     System        SYNLPM_LAT1      Q[0]     X_0[3]      1.990       -0.202
RCB1.xy_max\.X[2]     System        SYNLPM_LAT1      Q[0]     X_0[2]      1.990       -0.077
RCB1.xy_max\.Y[4]     System        SYNLPM_LAT1      Q[0]     Y_0[4]      1.990       0.223 
RCB1.xy_max\.Y[3]     System        SYNLPM_LAT1      Q[0]     Y_0[3]      1.990       0.243 
RCB1.xy_max\.Y[2]     System        SYNLPM_LAT1      Q[0]     Y_0[2]      1.990       0.368 
RCB1.xy_max\.Y[1]     System        SYNLPM_LAT1      Q[0]     Y_0[1]      1.990       0.585 
RCB1.xy_max\.X[5]     System        SYNLPM_LAT1      Q[0]     X_0[5]      1.990       0.663 
============================================================================================


<a name=endingSlack600>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                                      Required           
Instance                           Reference     Type                   Pin        Net                           Time         Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.error[5]         System        cycloneii_lcell_ff     datain     un1_error_2_add5              10.070       -1.353
DB1.DAB.DRAW1.R1\.error[4]         System        cycloneii_lcell_ff     datain     un1_error_2_add4              10.070       -1.224
DB1.DAB.DRAW1.R1\.error[3]         System        cycloneii_lcell_ff     datain     un1_error_2_add3              10.070       -1.095
DB1.DAB.DRAW1.R1\.error[2]         System        cycloneii_lcell_ff     datain     un1_error_2_add2              10.070       -0.966
DB1.DAB.DRAW1.R1\.error[1]         System        cycloneii_lcell_ff     datain     un1_error_2_add1              10.070       -0.837
RCB1.E1.N1\.pre_rdout_par_2[0]     System        cycloneii_lcell_ff     sdata      pre_rdout_par_2_1_0_0__g6     9.788        -0.545
RCB1.E1.N1\.pre_rdout_par_2[1]     System        cycloneii_lcell_ff     sdata      pre_rdout_par_2_1_0_1__g6     9.788        -0.545
RCB1.E1.N1\.pre_rdout_par_3[0]     System        cycloneii_lcell_ff     sdata      pre_rdout_par_3_1_0_0__g6     9.788        -0.545
RCB1.E1.N1\.pre_rdout_par_3[1]     System        cycloneii_lcell_ff     sdata      pre_rdout_par_3_1_0_1__g6     9.788        -0.545
DB1.DAB.DRAW1.R1\.error[0]         System        cycloneii_lcell_ff     datain     un1_error_2_add0              10.070       -0.451
====================================================================================================================================



<a name=worstPaths601>Worst Path Information</a>
<a href="\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srr:srsf\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srs:fp:86964:94650:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.423
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.353

    Number of logic level(s):                20
    Starting point:                          DB1.mux_in_21 / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.mux_in_21                              SYNLPM_LATR1             Q[0]        Out     0.250     0.250       -         
Q_2[0]                                     Net                      -           -       0.416     -           15        
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     dataa       In      -         0.666       -         
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     combout     Out     0.438     1.105       -         
X_0_2                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     datac       In      -         1.399       -         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     combout     Out     0.275     1.674       -         
X_d[2]                                     Net                      -           -       0.355     -           1         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datad       In      -         2.030       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.150     2.180       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.474       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     2.749       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.104       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.380       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         3.735       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     3.885       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.240       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.390       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         4.731       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.151       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         5.750       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.025       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.498       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     6.649       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         6.950       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.100       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.524       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     7.799       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.529       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     8.943       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         8.943       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.072       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.072       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cout        Out     0.129     9.201       -         
un1_error_2_0_carry_1                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cin         In      -         9.201       -         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cout        Out     0.129     9.330       -         
un1_error_2_0_carry_2                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     cin         In      -         9.330       -         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     cout        Out     0.129     9.459       -         
un1_error_2_0_carry_3                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add4           cycloneii_lcell_comb     cin         In      -         9.459       -         
DB1.DAB.DRAW1.un1_error_2_0_add4           cycloneii_lcell_comb     combout     Out     0.410     9.869       -         
un1_error_2_0_add4                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     dataa       In      -         10.599      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.414     11.013      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.013      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.423      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.423      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.471 is 5.445(47.5%) logic and 6.026(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.423
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.353

    Number of logic level(s):                20
    Starting point:                          DB1.mux_in_21 / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.mux_in_21                              SYNLPM_LATR1             Q[0]        Out     0.250     0.250       -         
Q_2[0]                                     Net                      -           -       0.416     -           15        
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     dataa       In      -         0.666       -         
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     combout     Out     0.438     1.105       -         
X_0_2                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     datac       In      -         1.399       -         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     combout     Out     0.275     1.674       -         
X_d[2]                                     Net                      -           -       0.355     -           1         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datad       In      -         2.030       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.150     2.180       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.474       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     2.749       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.104       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.380       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         3.735       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     3.885       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.240       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.390       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         4.731       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.151       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         5.750       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.025       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.498       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     6.649       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         6.950       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.100       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.524       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     7.799       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.529       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     8.943       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         8.943       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     combout     Out     0.410     9.353       -         
un1_error_2_0_add0                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add0             cycloneii_lcell_comb     dataa       In      -         10.083      -         
DB1.DAB.DRAW1.un1_error_2_add0             cycloneii_lcell_comb     cout        Out     0.414     10.497      -         
un1_error_2_carry_0                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     cin         In      -         10.497      -         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     cout        Out     0.129     10.626      -         
un1_error_2_carry_1                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cin         In      -         10.626      -         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cout        Out     0.129     10.755      -         
un1_error_2_carry_2                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cin         In      -         10.755      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.129     10.884      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         10.884      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.013      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.013      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.423      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.423      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.471 is 5.445(47.5%) logic and 6.026(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.423
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.353

    Number of logic level(s):                20
    Starting point:                          DB1.mux_in_21 / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.mux_in_21                              SYNLPM_LATR1             Q[0]        Out     0.250     0.250       -         
Q_2[0]                                     Net                      -           -       0.416     -           15        
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     dataa       In      -         0.666       -         
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     combout     Out     0.438     1.105       -         
X_0_2                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     datac       In      -         1.399       -         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     combout     Out     0.275     1.674       -         
X_d[2]                                     Net                      -           -       0.355     -           1         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datad       In      -         2.030       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.150     2.180       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.474       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     2.749       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.104       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.380       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         3.735       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     3.885       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.240       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.390       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         4.731       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.151       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         5.750       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.025       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.498       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     6.649       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         6.950       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.100       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.524       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     7.799       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.529       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     8.943       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         8.943       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.072       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.072       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     combout     Out     0.410     9.482       -         
un1_error_2_0_add1                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     dataa       In      -         10.212      -         
DB1.DAB.DRAW1.un1_error_2_add1             cycloneii_lcell_comb     cout        Out     0.414     10.626      -         
un1_error_2_carry_1                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cin         In      -         10.626      -         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cout        Out     0.129     10.755      -         
un1_error_2_carry_2                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cin         In      -         10.755      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.129     10.884      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         10.884      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.013      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.013      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.423      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.423      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.471 is 5.445(47.5%) logic and 6.026(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.423
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.353

    Number of logic level(s):                20
    Starting point:                          DB1.mux_in_21 / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.mux_in_21                              SYNLPM_LATR1             Q[0]        Out     0.250     0.250       -         
Q_2[0]                                     Net                      -           -       0.416     -           15        
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     dataa       In      -         0.666       -         
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     combout     Out     0.438     1.105       -         
X_0_2                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     datac       In      -         1.399       -         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     combout     Out     0.275     1.674       -         
X_d[2]                                     Net                      -           -       0.355     -           1         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datad       In      -         2.030       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.150     2.180       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.474       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     2.749       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.104       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.380       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         3.735       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     3.885       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.240       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.390       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         4.731       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.151       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         5.750       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.025       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.498       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     6.649       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         6.950       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.100       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.524       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     7.799       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.529       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     8.943       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         8.943       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.072       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.072       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cout        Out     0.129     9.201       -         
un1_error_2_0_carry_1                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cin         In      -         9.201       -         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     combout     Out     0.410     9.611       -         
un1_error_2_0_add2                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     dataa       In      -         10.341      -         
DB1.DAB.DRAW1.un1_error_2_add2             cycloneii_lcell_comb     cout        Out     0.414     10.755      -         
un1_error_2_carry_2                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cin         In      -         10.755      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.129     10.884      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         10.884      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.013      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.013      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.423      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.423      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.471 is 5.445(47.5%) logic and 6.026(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.118
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.070

    - Propagation time:                      11.423
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.353

    Number of logic level(s):                20
    Starting point:                          DB1.mux_in_21 / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                       Type                     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
DB1.mux_in_21                              SYNLPM_LATR1             Q[0]        Out     0.250     0.250       -         
Q_2[0]                                     Net                      -           -       0.416     -           15        
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     dataa       In      -         0.666       -         
DB1.dbb_bus\.X_0[2]                        cycloneii_lcell_comb     combout     Out     0.438     1.105       -         
X_0_2                                      Net                      -           -       0.295     -           2         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     datac       In      -         1.399       -         
RCB1.E2.splitxy\.X_d[2]                    cycloneii_lcell_comb     combout     Out     0.275     1.674       -         
X_d[2]                                     Net                      -           -       0.355     -           1         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     datad       In      -         2.030       -         
RCB1.E2.splitxy\.X[2]                      cycloneii_lcell_comb     combout     Out     0.150     2.180       -         
X_3_0                                      Net                      -           -       0.295     -           2         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     datac       In      -         2.474       -         
RCB1.E2.VRAM\.vram_write_i_6_2_a           cycloneii_lcell_comb     combout     Out     0.275     2.749       -         
vram_write_i_6_2_a                         Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     datac       In      -         3.104       -         
RCB1.E2.VRAM\.vram_write_i_6_2             cycloneii_lcell_comb     combout     Out     0.275     3.380       -         
vram_write_i_6_2                           Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     datad       In      -         3.735       -         
RCB1.E2.VRAM\.vram_write_i_6               cycloneii_lcell_comb     combout     Out     0.150     3.885       -         
vram_write_i_6                             Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     datad       In      -         4.240       -         
RCB1.E2.VRAM\.vram_write_i_2_1             cycloneii_lcell_comb     combout     Out     0.150     4.390       -         
vram_write_i_2_1                           Net                      -           -       0.341     -           7         
RCB1.vram_write                            cycloneii_lcell_comb     datab       In      -         4.731       -         
RCB1.vram_write                            cycloneii_lcell_comb     combout     Out     0.420     5.151       -         
vram_write                                 Net                      -           -       0.599     -           43        
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     datac       In      -         5.750       -         
RCB1.E2.state_RNIV0TA[0]                   cycloneii_lcell_comb     combout     Out     0.275     6.025       -         
N_3386_i_i                                 Net                      -           -       0.474     -           7         
DB1.disable_rst                            cycloneii_lcell_comb     datad       In      -         6.498       -         
DB1.disable_rst                            cycloneii_lcell_comb     combout     Out     0.150     6.649       -         
disable_rst                                Net                      -           -       0.301     -           3         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     datad       In      -         6.950       -         
DB1.disable_RNIVPIT1                       cycloneii_lcell_comb     combout     Out     0.150     7.100       -         
disable_12                                 Net                      -           -       0.424     -           18        
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     datac       In      -         7.524       -         
DB1.DAB.DRAW1.un1_error_2_v[0]             cycloneii_lcell_comb     combout     Out     0.275     7.799       -         
un1_error_2_v[0]                           Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     dataa       In      -         8.529       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start     cycloneii_lcell_comb     cout        Out     0.414     8.943       -         
un1_error_2_0_add0_start_cout              Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cin         In      -         8.943       -         
DB1.DAB.DRAW1.un1_error_2_0_add0           cycloneii_lcell_comb     cout        Out     0.129     9.072       -         
un1_error_2_0_carry_0                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cin         In      -         9.072       -         
DB1.DAB.DRAW1.un1_error_2_0_add1           cycloneii_lcell_comb     cout        Out     0.129     9.201       -         
un1_error_2_0_carry_1                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cin         In      -         9.201       -         
DB1.DAB.DRAW1.un1_error_2_0_add2           cycloneii_lcell_comb     cout        Out     0.129     9.330       -         
un1_error_2_0_carry_2                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     cin         In      -         9.330       -         
DB1.DAB.DRAW1.un1_error_2_0_add3           cycloneii_lcell_comb     combout     Out     0.410     9.740       -         
un1_error_2_0_add3                         Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     dataa       In      -         10.470      -         
DB1.DAB.DRAW1.un1_error_2_add3             cycloneii_lcell_comb     cout        Out     0.414     10.884      -         
un1_error_2_carry_3                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cin         In      -         10.884      -         
DB1.DAB.DRAW1.un1_error_2_add4             cycloneii_lcell_comb     cout        Out     0.129     11.013      -         
un1_error_2_carry_4                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     cin         In      -         11.013      -         
DB1.DAB.DRAW1.un1_error_2_add5             cycloneii_lcell_comb     combout     Out     0.410     11.423      -         
un1_error_2_add5                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                 cycloneii_lcell_ff       datain      In      -         11.423      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.471 is 5.445(47.5%) logic and 6.026(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

<a name=areaReport602>##### START OF AREA REPORT #####[</a>
Design view:work.vdp(rtl)
Selecting part EP2C5Q208C6
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1458503879> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 597 of 4608 (12%)
Logic element usage by number of inputs
		  4 input functions 	 273
		  3 input functions 	 141
		  [=2 input functions 	 183
Logic elements by mode
		  normal mode            457
		  arithmetic mode        140
Total registers 303 of 4608 ( 6%)
I/O pins 62 of 158 (39%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 13 blocks (26 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             0
Sload:           0
Sclr:            0
Total ESB:      0 bits 

LPM latches:    32

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 50MB peak: 162MB)

Process took 0h:00m:14s realtime, 0h:00m:06s cputime
# Sun Mar 20 19:57:59 2016

###########################################################]

</pre></samp></body></html>
