strict digraph "" {
	node [label="\N"];
	"921:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee0e3690>",
		def_var="['MAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="921:AS
MAC_ADDR0_Wr[0] = Write[0] & MAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MAC_ADDR0_Sel']"];
}
