============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  05:22:48 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  05:22:48 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  05:22:48 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (292 ps) Late External Delay Assertion at pin PP1[33]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PP1[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     342                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1   
  output_delay             133             counter.sdc_line_14_1309_1 

#------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  A[1]                       (u)     -        F     (arrival)          133 12.0     0    12     545    (-,-) 
  minus_35_46_I2/g203/z      (u)     in_1->z  R     unmapped_nor2        1  1.1     0    16     562    (-,-) 
  minus_35_46_I2/g327/z      (u)     in_0->z  F     unmapped_nand2       1  1.0     0    16     578    (-,-) 
  minus_35_46_I2/g1104/z     (u)     in_0->z  R     unmapped_not         5  5.5     0    17     595    (-,-) 
  minus_35_46_I2/g488/z      (u)     in_0->z  F     unmapped_nand2       1  1.0     0    16     611    (-,-) 
  minus_35_46_I2/g1106/z     (u)     in_0->z  R     unmapped_not         9  9.9     0    21     632    (-,-) 
  minus_35_46_I2/g626/z      (u)     in_1->z  F     unmapped_nand2       1  1.0     0    16     649    (-,-) 
  minus_35_46_I2/g1110/z     (u)     in_0->z  R     unmapped_not        17 18.7     0    28     676    (-,-) 
  minus_35_46_I2/g789/z      (u)     in_0->z  F     unmapped_nand2       1  1.0     0    16     693    (-,-) 
  minus_35_46_I2/g1118/z     (u)     in_0->z  R     unmapped_not        32 35.2     0    34     727    (-,-) 
  minus_35_46_I2/g861/z      (u)     in_0->z  F     unmapped_nand2       1  1.0     0    16     744    (-,-) 
  minus_35_46_I2/g1134/z     (u)     in_0->z  R     unmapped_not         1  1.1     0    10     753    (-,-) 
  minus_35_46_I2/g1019/z     (u)     in_0->z  R     unmapped_xnor2       2  2.2     0    35     788    (-,-) 
  mux_partial[1]_30_19/g31/z (u)     data6->z R     unmapped_bmux11      1  0.0     0    86     875    (-,-) 
  PP1[33]                    -       -        R     (port)               -    -     -     0     875    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

