{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:28:36 2020 " "Info: Processing started: Mon Nov 23 17:28:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_Final.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog_Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog_Final " "Info: Found entity 1: Verilog_Final" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 screen_map " "Info: Found entity 2: screen_map" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Verilog_Final " "Info: Elaborating entity \"Verilog_Final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog_Final.v(22) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(25) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(25): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(28) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(28): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(32) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(32): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_map screen_map:M0 " "Info: Elaborating entity \"screen_map\" for hierarchy \"screen_map:M0\"" {  } { { "Verilog_Final.v" "M0" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "screen_state Verilog_Final.v(51) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(51): variable \"screen_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(53) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(53): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 53 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(53) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(53): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(104) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(104): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(105) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(105): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(106) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(106): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(107) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(107): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(108) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(108): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(114) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(114): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(115) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(115): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(116) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(116): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(117) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(117): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(118) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(118): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(124) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(124): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(125) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(125): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(126) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(126): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(127) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(127): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(128) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(128): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(134) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(134): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(135) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(135): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(136) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(136): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(137) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(137): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(138) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(138): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(144) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(144): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(145) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(145): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(146) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(146): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(147) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(147): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(148) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(148): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(154) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(154): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(155) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(155): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(156) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(156): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(157) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(157): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(158) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(158): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(73) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(73): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(73) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(73): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screen_col Verilog_Final.v(48) " "Warning (10240): Verilog HDL Always Construct warning at Verilog_Final.v(48): inferring latch(es) for variable \"screen_col\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[0\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[0\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[1\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[1\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[2\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[2\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[3\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[3\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[4\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[4\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[5\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[5\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[6\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[6\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[7\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[7\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[8\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[8\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[9\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[9\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[10\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[10\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[11\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[11\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[12\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[12\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[13\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[13\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[14\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[14\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[15\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[15\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[16\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[16\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[17\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[17\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[18\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[18\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[19\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[19\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[20\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[20\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[21\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[21\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[22\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[22\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[23\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[23\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[24\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[24\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[25\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[25\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[26\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[26\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[27\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[27\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[28\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[28\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[29\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[29\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[30\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[30\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[31\] Verilog_Final.v(48) " "Info (10041): Inferred latch for \"screen_col\[31\]\" at Verilog_Final.v(48)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[0\] " "Warning: Latch screen_map:M0\|screen_col\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[1\] " "Warning: Latch screen_map:M0\|screen_col\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[2\] " "Warning: Latch screen_map:M0\|screen_col\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[3\] " "Warning: Latch screen_map:M0\|screen_col\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[4\] " "Warning: Latch screen_map:M0\|screen_col\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[5\] " "Warning: Latch screen_map:M0\|screen_col\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[6\] " "Warning: Latch screen_map:M0\|screen_col\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[7\] " "Warning: Latch screen_map:M0\|screen_col\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[8\] " "Warning: Latch screen_map:M0\|screen_col\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[9\] " "Warning: Latch screen_map:M0\|screen_col\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[10\] " "Warning: Latch screen_map:M0\|screen_col\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[11\] " "Warning: Latch screen_map:M0\|screen_col\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[12\] " "Warning: Latch screen_map:M0\|screen_col\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[13\] " "Warning: Latch screen_map:M0\|screen_col\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[14\] " "Warning: Latch screen_map:M0\|screen_col\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[15\] " "Warning: Latch screen_map:M0\|screen_col\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[16\] " "Warning: Latch screen_map:M0\|screen_col\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[17\] " "Warning: Latch screen_map:M0\|screen_col\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[18\] " "Warning: Latch screen_map:M0\|screen_col\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[19\] " "Warning: Latch screen_map:M0\|screen_col\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[20\] " "Warning: Latch screen_map:M0\|screen_col\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[21\] " "Warning: Latch screen_map:M0\|screen_col\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[22\] " "Warning: Latch screen_map:M0\|screen_col\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[23\] " "Warning: Latch screen_map:M0\|screen_col\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[24\] " "Warning: Latch screen_map:M0\|screen_col\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[25\] " "Warning: Latch screen_map:M0\|screen_col\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[26\] " "Warning: Latch screen_map:M0\|screen_col\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[27\] " "Warning: Latch screen_map:M0\|screen_col\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[28\] " "Warning: Latch screen_map:M0\|screen_col\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[29\] " "Warning: Latch screen_map:M0\|screen_col\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[30\] " "Warning: Latch screen_map:M0\|screen_col\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_map:M0\|screen_col\[31\] " "Warning: Latch screen_map:M0\|screen_col\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reg_screen_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal reg_screen_row\[0\]" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state\[1\] " "Info: Register \"screen_state\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state\[2\] " "Info: Register \"screen_state\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state\[3\] " "Info: Register \"screen_state\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "function_btn " "Warning (15610): No output dependent on input pin \"function_btn\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Info: Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Info: Implemented 365 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:28:38 2020 " "Info: Processing ended: Mon Nov 23 17:28:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:28:38 2020 " "Info: Processing started: Mon Nov 23 17:28:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Verilog_Final EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"Verilog_Final\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "screen_map:M0\|WideNor0~14 Global clock " "Info: Automatically promoted signal \"screen_map:M0\|WideNor0~14\" to use Global clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register human_col\[0\] register human_col\[4\] -7.881 ns " "Info: Slack time is -7.881 ns between source register \"human_col\[0\]\" and destination register \"human_col\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns human_col\[4\] 2 REG Unassigned 68 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.931 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns human_col\[4\] 2 REG Unassigned 68 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns human_col\[0\] 2 REG Unassigned 81 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 81; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.931 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns human_col\[0\] 2 REG Unassigned 81 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 81; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.620 ns - Longest register register " "Info: - Longest register to register delay is 8.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns human_col\[0\] 1 REG Unassigned 81 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 81; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.442 ns) 0.968 ns screen_map:M0\|Add2~0 2 COMB Unassigned 13 " "Info: 2: + IC(0.526 ns) + CELL(0.442 ns) = 0.968 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'screen_map:M0\|Add2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { human_col[0] screen_map:M0|Add2~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 1.621 ns LessThan0~0 3 COMB Unassigned 3 " "Info: 3: + IC(0.211 ns) + CELL(0.442 ns) = 1.621 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_map:M0|Add2~0 LessThan0~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.575 ns) 3.301 ns Add1~25COUT1_33 4 COMB Unassigned 2 " "Info: 4: + IC(1.105 ns) + CELL(0.575 ns) = 3.301 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~25COUT1_33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { LessThan0~0 Add1~25COUT1_33 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.381 ns Add1~13COUT1_35 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.381 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~13COUT1_35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~25COUT1_33 Add1~13COUT1_35 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 3.989 ns Add1~15 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 3.989 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add1~13COUT1_35 Add1~15 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.642 ns Add1~17 7 COMB Unassigned 4 " "Info: 7: + IC(0.063 ns) + CELL(0.590 ns) = 4.642 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 5.295 ns human_col\[2\]~40 8 COMB Unassigned 1 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 5.295 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'human_col\[2\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Add1~17 human_col[2]~40 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 5.948 ns human_col\[2\]~41 9 COMB Unassigned 13 " "Info: 9: + IC(0.063 ns) + CELL(0.590 ns) = 5.948 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'human_col\[2\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { human_col[2]~40 human_col[2]~41 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.432 ns) 7.593 ns human_col\[0\]~33COUT1_48 10 COMB Unassigned 2 " "Info: 10: + IC(1.213 ns) + CELL(0.432 ns) = 7.593 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'human_col\[0\]~33COUT1_48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { human_col[2]~41 human_col[0]~33COUT1_48 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.673 ns human_col\[1\]~31COUT1_50 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.673 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'human_col\[1\]~31COUT1_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[0]~33COUT1_48 human_col[1]~31COUT1_50 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.753 ns human_col\[2\]~39COUT1_52 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.753 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'human_col\[2\]~39COUT1_52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.833 ns human_col\[3\]~37COUT1_54 13 COMB Unassigned 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.833 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'human_col\[3\]~37COUT1_54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 8.620 ns human_col\[4\] 14 REG Unassigned 68 " "Info: 14: + IC(0.000 ns) + CELL(0.787 ns) = 8.620 ns; Loc. = Unassigned; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 56.84 % ) " "Info: Total cell delay = 4.900 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.720 ns ( 43.16 % ) " "Info: Total interconnect delay = 3.720 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.620 ns" { human_col[0] screen_map:M0|Add2~0 LessThan0~0 Add1~25COUT1_33 Add1~13COUT1_35 Add1~15 Add1~17 human_col[2]~40 human_col[2]~41 human_col[0]~33COUT1_48 human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.620 ns" { human_col[0] screen_map:M0|Add2~0 LessThan0~0 Add1~25COUT1_33 Add1~13COUT1_35 Add1~15 Add1~17 human_col[2]~40 human_col[2]~41 human_col[0]~33COUT1_48 human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.620 ns register register " "Info: Estimated most critical path is register to register delay of 8.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns human_col\[0\] 1 REG LAB_X15_Y10 81 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y10; Fanout = 81; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.442 ns) 0.968 ns screen_map:M0\|Add2~0 2 COMB LAB_X16_Y10 13 " "Info: 2: + IC(0.526 ns) + CELL(0.442 ns) = 0.968 ns; Loc. = LAB_X16_Y10; Fanout = 13; COMB Node = 'screen_map:M0\|Add2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { human_col[0] screen_map:M0|Add2~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 1.621 ns LessThan0~0 3 COMB LAB_X16_Y10 3 " "Info: 3: + IC(0.211 ns) + CELL(0.442 ns) = 1.621 ns; Loc. = LAB_X16_Y10; Fanout = 3; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_map:M0|Add2~0 LessThan0~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.575 ns) 3.301 ns Add1~25COUT1_33 4 COMB LAB_X15_Y11 2 " "Info: 4: + IC(1.105 ns) + CELL(0.575 ns) = 3.301 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'Add1~25COUT1_33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { LessThan0~0 Add1~25COUT1_33 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.381 ns Add1~13COUT1_35 5 COMB LAB_X15_Y11 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.381 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'Add1~13COUT1_35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~25COUT1_33 Add1~13COUT1_35 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 3.989 ns Add1~15 6 COMB LAB_X15_Y11 1 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 3.989 ns; Loc. = LAB_X15_Y11; Fanout = 1; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add1~13COUT1_35 Add1~15 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.642 ns Add1~17 7 COMB LAB_X15_Y11 4 " "Info: 7: + IC(0.063 ns) + CELL(0.590 ns) = 4.642 ns; Loc. = LAB_X15_Y11; Fanout = 4; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 5.295 ns human_col\[2\]~40 8 COMB LAB_X15_Y11 1 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 5.295 ns; Loc. = LAB_X15_Y11; Fanout = 1; COMB Node = 'human_col\[2\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Add1~17 human_col[2]~40 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 5.948 ns human_col\[2\]~41 9 COMB LAB_X15_Y11 13 " "Info: 9: + IC(0.063 ns) + CELL(0.590 ns) = 5.948 ns; Loc. = LAB_X15_Y11; Fanout = 13; COMB Node = 'human_col\[2\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { human_col[2]~40 human_col[2]~41 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.432 ns) 7.593 ns human_col\[0\]~33COUT1_48 10 COMB LAB_X15_Y10 2 " "Info: 10: + IC(1.213 ns) + CELL(0.432 ns) = 7.593 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'human_col\[0\]~33COUT1_48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { human_col[2]~41 human_col[0]~33COUT1_48 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.673 ns human_col\[1\]~31COUT1_50 11 COMB LAB_X15_Y10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.673 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'human_col\[1\]~31COUT1_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[0]~33COUT1_48 human_col[1]~31COUT1_50 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.753 ns human_col\[2\]~39COUT1_52 12 COMB LAB_X15_Y10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.753 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'human_col\[2\]~39COUT1_52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.833 ns human_col\[3\]~37COUT1_54 13 COMB LAB_X15_Y10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.833 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'human_col\[3\]~37COUT1_54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 8.620 ns human_col\[4\] 14 REG LAB_X15_Y10 68 " "Info: 14: + IC(0.000 ns) + CELL(0.787 ns) = 8.620 ns; Loc. = LAB_X15_Y10; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 56.84 % ) " "Info: Total cell delay = 4.900 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.720 ns ( 43.16 % ) " "Info: Total interconnect delay = 3.720 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.620 ns" { human_col[0] screen_map:M0|Add2~0 LessThan0~0 Add1~25COUT1_33 Add1~13COUT1_35 Add1~15 Add1~17 human_col[2]~40 human_col[2]~41 human_col[0]~33COUT1_48 human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X12_Y0 X23_Y10 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:28:40 2020 " "Info: Processing ended: Mon Nov 23 17:28:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:28:41 2020 " "Info: Processing started: Mon Nov 23 17:28:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:28:42 2020 " "Info: Processing ended: Mon Nov 23 17:28:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:28:42 2020 " "Info: Processing started: Mon Nov 23 17:28:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[0\] " "Warning: Node \"screen_map:M0\|screen_col\[0\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[1\] " "Warning: Node \"screen_map:M0\|screen_col\[1\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[2\] " "Warning: Node \"screen_map:M0\|screen_col\[2\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[3\] " "Warning: Node \"screen_map:M0\|screen_col\[3\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[4\] " "Warning: Node \"screen_map:M0\|screen_col\[4\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[5\] " "Warning: Node \"screen_map:M0\|screen_col\[5\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[6\] " "Warning: Node \"screen_map:M0\|screen_col\[6\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[7\] " "Warning: Node \"screen_map:M0\|screen_col\[7\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[8\] " "Warning: Node \"screen_map:M0\|screen_col\[8\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[9\] " "Warning: Node \"screen_map:M0\|screen_col\[9\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[10\] " "Warning: Node \"screen_map:M0\|screen_col\[10\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[11\] " "Warning: Node \"screen_map:M0\|screen_col\[11\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[12\] " "Warning: Node \"screen_map:M0\|screen_col\[12\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[13\] " "Warning: Node \"screen_map:M0\|screen_col\[13\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[14\] " "Warning: Node \"screen_map:M0\|screen_col\[14\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[15\] " "Warning: Node \"screen_map:M0\|screen_col\[15\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[16\] " "Warning: Node \"screen_map:M0\|screen_col\[16\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[17\] " "Warning: Node \"screen_map:M0\|screen_col\[17\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[18\] " "Warning: Node \"screen_map:M0\|screen_col\[18\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[19\] " "Warning: Node \"screen_map:M0\|screen_col\[19\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[20\] " "Warning: Node \"screen_map:M0\|screen_col\[20\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[21\] " "Warning: Node \"screen_map:M0\|screen_col\[21\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[22\] " "Warning: Node \"screen_map:M0\|screen_col\[22\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[23\] " "Warning: Node \"screen_map:M0\|screen_col\[23\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[24\] " "Warning: Node \"screen_map:M0\|screen_col\[24\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[25\] " "Warning: Node \"screen_map:M0\|screen_col\[25\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[26\] " "Warning: Node \"screen_map:M0\|screen_col\[26\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[27\] " "Warning: Node \"screen_map:M0\|screen_col\[27\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[28\] " "Warning: Node \"screen_map:M0\|screen_col\[28\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[29\] " "Warning: Node \"screen_map:M0\|screen_col\[29\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[30\] " "Warning: Node \"screen_map:M0\|screen_col\[30\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_map:M0\|screen_col\[31\] " "Warning: Node \"screen_map:M0\|screen_col\[31\]\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~13 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~13\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~12 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~12\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~11 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~11\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~10 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~10\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~9 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~9\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~8 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~8\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~7 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~7\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~6 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~6\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~5 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~5\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|Equal173~0 " "Info: Detected gated clock \"screen_map:M0\|Equal173~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 132 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|Equal173~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|Equal170~1 " "Info: Detected gated clock \"screen_map:M0\|Equal170~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 102 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|Equal170~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|Equal170~0 " "Info: Detected gated clock \"screen_map:M0\|Equal170~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 102 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|Equal170~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~4 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~4\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[15\] " "Info: Detected ripple clock \"reg_screen_row\[15\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[14\] " "Info: Detected ripple clock \"reg_screen_row\[14\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[11\] " "Info: Detected ripple clock \"reg_screen_row\[11\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[10\] " "Info: Detected ripple clock \"reg_screen_row\[10\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[12\] " "Info: Detected ripple clock \"reg_screen_row\[12\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[13\] " "Info: Detected ripple clock \"reg_screen_row\[13\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|Equal171~0 " "Info: Detected gated clock \"screen_map:M0\|Equal171~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 112 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|Equal171~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~3 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~3\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[7\] " "Info: Detected ripple clock \"reg_screen_row\[7\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~1 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[2\] " "Info: Detected ripple clock \"reg_screen_row\[2\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[3\] " "Info: Detected ripple clock \"reg_screen_row\[3\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "screen_map:M0\|WideNor0~0 " "Info: Detected gated clock \"screen_map:M0\|WideNor0~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_map:M0\|WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[8\] " "Info: Detected ripple clock \"reg_screen_row\[8\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[9\] " "Info: Detected ripple clock \"reg_screen_row\[9\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[6\] " "Info: Detected ripple clock \"reg_screen_row\[6\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[4\] " "Info: Detected ripple clock \"reg_screen_row\[4\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[5\] " "Info: Detected ripple clock \"reg_screen_row\[5\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[1\] " "Info: Detected ripple clock \"reg_screen_row\[1\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_screen_row\[0\] " "Info: Detected ripple clock \"reg_screen_row\[0\]\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_screen_row\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register human_col\[2\] register human_col\[4\] 105.76 MHz 9.455 ns Internal " "Info: Clock \"clk\" has Internal fmax of 105.76 MHz between source register \"human_col\[2\]\" and destination register \"human_col\[4\]\" (period= 9.455 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.194 ns + Longest register register " "Info: + Longest register to register delay is 9.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns human_col\[2\] 1 REG LC_X15_Y10_N7 84 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y10_N7; Fanout = 84; REG Node = 'human_col\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { human_col[2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.292 ns) 1.615 ns LessThan0~0 2 COMB LC_X16_Y10_N1 3 " "Info: 2: + IC(1.323 ns) + CELL(0.292 ns) = 1.615 ns; Loc. = LC_X16_Y10_N1; Fanout = 3; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { human_col[2] LessThan0~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.432 ns) 3.285 ns Add1~25COUT1_33 3 COMB LC_X15_Y11_N5 2 " "Info: 3: + IC(1.238 ns) + CELL(0.432 ns) = 3.285 ns; Loc. = LC_X15_Y11_N5; Fanout = 2; COMB Node = 'Add1~25COUT1_33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { LessThan0~0 Add1~25COUT1_33 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.365 ns Add1~13COUT1_35 4 COMB LC_X15_Y11_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.365 ns; Loc. = LC_X15_Y11_N6; Fanout = 2; COMB Node = 'Add1~13COUT1_35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~25COUT1_33 Add1~13COUT1_35 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 3.973 ns Add1~15 5 COMB LC_X15_Y11_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 3.973 ns; Loc. = LC_X15_Y11_N7; Fanout = 1; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add1~13COUT1_35 Add1~15 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 4.715 ns Add1~17 6 COMB LC_X15_Y11_N1 4 " "Info: 6: + IC(0.450 ns) + CELL(0.292 ns) = 4.715 ns; Loc. = LC_X15_Y11_N1; Fanout = 4; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 5.244 ns human_col\[2\]~40 7 COMB LC_X15_Y11_N4 1 " "Info: 7: + IC(0.415 ns) + CELL(0.114 ns) = 5.244 ns; Loc. = LC_X15_Y11_N4; Fanout = 1; COMB Node = 'human_col\[2\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Add1~17 human_col[2]~40 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 6.098 ns human_col\[2\]~41 8 COMB LC_X15_Y11_N3 13 " "Info: 8: + IC(0.412 ns) + CELL(0.442 ns) = 6.098 ns; Loc. = LC_X15_Y11_N3; Fanout = 13; COMB Node = 'human_col\[2\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { human_col[2]~40 human_col[2]~41 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.575 ns) 8.247 ns human_col\[1\]~31COUT1_50 9 COMB LC_X15_Y10_N6 2 " "Info: 9: + IC(1.574 ns) + CELL(0.575 ns) = 8.247 ns; Loc. = LC_X15_Y10_N6; Fanout = 2; COMB Node = 'human_col\[1\]~31COUT1_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { human_col[2]~41 human_col[1]~31COUT1_50 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.327 ns human_col\[2\]~39COUT1_52 10 COMB LC_X15_Y10_N7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.327 ns; Loc. = LC_X15_Y10_N7; Fanout = 2; COMB Node = 'human_col\[2\]~39COUT1_52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.407 ns human_col\[3\]~37COUT1_54 11 COMB LC_X15_Y10_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.407 ns; Loc. = LC_X15_Y10_N8; Fanout = 1; COMB Node = 'human_col\[3\]~37COUT1_54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 9.194 ns human_col\[4\] 12 REG LC_X15_Y10_N9 68 " "Info: 12: + IC(0.000 ns) + CELL(0.787 ns) = 9.194 ns; Loc. = LC_X15_Y10_N9; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.782 ns ( 41.14 % ) " "Info: Total cell delay = 3.782 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.412 ns ( 58.86 % ) " "Info: Total interconnect delay = 5.412 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.194 ns" { human_col[2] LessThan0~0 Add1~25COUT1_33 Add1~13COUT1_35 Add1~15 Add1~17 human_col[2]~40 human_col[2]~41 human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.194 ns" { human_col[2] {} LessThan0~0 {} Add1~25COUT1_33 {} Add1~13COUT1_35 {} Add1~15 {} Add1~17 {} human_col[2]~40 {} human_col[2]~41 {} human_col[1]~31COUT1_50 {} human_col[2]~39COUT1_52 {} human_col[3]~37COUT1_54 {} human_col[4] {} } { 0.000ns 1.323ns 1.238ns 0.000ns 0.000ns 0.450ns 0.415ns 0.412ns 1.574ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.292ns 0.432ns 0.080ns 0.608ns 0.292ns 0.114ns 0.442ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns human_col\[4\] 2 REG LC_X15_Y10_N9 68 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X15_Y10_N9; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.925 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns human_col\[2\] 2 REG LC_X15_Y10_N7 84 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X15_Y10_N7; Fanout = 84; REG Node = 'human_col\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk human_col[2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[2] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[2] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.194 ns" { human_col[2] LessThan0~0 Add1~25COUT1_33 Add1~13COUT1_35 Add1~15 Add1~17 human_col[2]~40 human_col[2]~41 human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.194 ns" { human_col[2] {} LessThan0~0 {} Add1~25COUT1_33 {} Add1~13COUT1_35 {} Add1~15 {} Add1~17 {} human_col[2]~40 {} human_col[2]~41 {} human_col[1]~31COUT1_50 {} human_col[2]~39COUT1_52 {} human_col[3]~37COUT1_54 {} human_col[4] {} } { 0.000ns 1.323ns 1.238ns 0.000ns 0.000ns 0.450ns 0.415ns 0.412ns 1.574ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.292ns 0.432ns 0.080ns 0.608ns 0.292ns 0.114ns 0.442ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[2] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "human_col\[0\] screen_map:M0\|screen_col\[27\] clk 8.123 ns " "Info: Found hold time violation between source  pin or register \"human_col\[0\]\" and destination pin or register \"screen_map:M0\|screen_col\[27\]\" for clock \"clk\" (Hold time is 8.123 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.978 ns + Largest " "Info: + Largest clock skew is 10.978 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.903 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns reg_screen_row\[9\] 2 REG LC_X10_Y7_N7 4 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X10_Y7_N7; Fanout = 4; REG Node = 'reg_screen_row\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk reg_screen_row[9] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.442 ns) 4.817 ns screen_map:M0\|WideNor0~1 3 COMB LC_X11_Y6_N7 3 " "Info: 3: + IC(1.249 ns) + CELL(0.442 ns) = 4.817 ns; Loc. = LC_X11_Y6_N7; Fanout = 3; COMB Node = 'screen_map:M0\|WideNor0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { reg_screen_row[9] screen_map:M0|WideNor0~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.590 ns) 5.844 ns screen_map:M0\|Equal170~0 4 COMB LC_X11_Y6_N6 2 " "Info: 4: + IC(0.437 ns) + CELL(0.590 ns) = 5.844 ns; Loc. = LC_X11_Y6_N6; Fanout = 2; COMB Node = 'screen_map:M0\|Equal170~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { screen_map:M0|WideNor0~1 screen_map:M0|Equal170~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 6.394 ns screen_map:M0\|WideNor0~5 5 COMB LC_X11_Y6_N4 1 " "Info: 5: + IC(0.436 ns) + CELL(0.114 ns) = 6.394 ns; Loc. = LC_X11_Y6_N4; Fanout = 1; COMB Node = 'screen_map:M0\|WideNor0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { screen_map:M0|Equal170~0 screen_map:M0|WideNor0~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 7.136 ns screen_map:M0\|WideNor0~6 6 COMB LC_X11_Y6_N1 1 " "Info: 6: + IC(0.450 ns) + CELL(0.292 ns) = 7.136 ns; Loc. = LC_X11_Y6_N1; Fanout = 1; COMB Node = 'screen_map:M0\|WideNor0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { screen_map:M0|WideNor0~5 screen_map:M0|WideNor0~6 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.432 ns screen_map:M0\|WideNor0~7 7 COMB LC_X11_Y6_N2 33 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 7.432 ns; Loc. = LC_X11_Y6_N2; Fanout = 33; COMB Node = 'screen_map:M0\|WideNor0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_map:M0|WideNor0~6 screen_map:M0|WideNor0~7 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.442 ns) 9.109 ns screen_map:M0\|WideNor0~14 8 COMB LC_X11_Y10_N6 32 " "Info: 8: + IC(1.235 ns) + CELL(0.442 ns) = 9.109 ns; Loc. = LC_X11_Y10_N6; Fanout = 32; COMB Node = 'screen_map:M0\|WideNor0~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { screen_map:M0|WideNor0~7 screen_map:M0|WideNor0~14 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.502 ns) + CELL(0.292 ns) 13.903 ns screen_map:M0\|screen_col\[27\] 9 REG LC_X16_Y11_N3 1 " "Info: 9: + IC(4.502 ns) + CELL(0.292 ns) = 13.903 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'screen_map:M0\|screen_col\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { screen_map:M0|WideNor0~14 screen_map:M0|screen_col[27] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.690 ns ( 33.73 % ) " "Info: Total cell delay = 4.690 ns ( 33.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.213 ns ( 66.27 % ) " "Info: Total interconnect delay = 9.213 ns ( 66.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.903 ns" { clk reg_screen_row[9] screen_map:M0|WideNor0~1 screen_map:M0|Equal170~0 screen_map:M0|WideNor0~5 screen_map:M0|WideNor0~6 screen_map:M0|WideNor0~7 screen_map:M0|WideNor0~14 screen_map:M0|screen_col[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.903 ns" { clk {} clk~out0 {} reg_screen_row[9] {} screen_map:M0|WideNor0~1 {} screen_map:M0|Equal170~0 {} screen_map:M0|WideNor0~5 {} screen_map:M0|WideNor0~6 {} screen_map:M0|WideNor0~7 {} screen_map:M0|WideNor0~14 {} screen_map:M0|screen_col[27] {} } { 0.000ns 0.000ns 0.722ns 1.249ns 0.437ns 0.436ns 0.450ns 0.182ns 1.235ns 4.502ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.925 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns human_col\[0\] 2 REG LC_X15_Y10_N5 81 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X15_Y10_N5; Fanout = 81; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[0] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.903 ns" { clk reg_screen_row[9] screen_map:M0|WideNor0~1 screen_map:M0|Equal170~0 screen_map:M0|WideNor0~5 screen_map:M0|WideNor0~6 screen_map:M0|WideNor0~7 screen_map:M0|WideNor0~14 screen_map:M0|screen_col[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.903 ns" { clk {} clk~out0 {} reg_screen_row[9] {} screen_map:M0|WideNor0~1 {} screen_map:M0|Equal170~0 {} screen_map:M0|WideNor0~5 {} screen_map:M0|WideNor0~6 {} screen_map:M0|WideNor0~7 {} screen_map:M0|WideNor0~14 {} screen_map:M0|screen_col[27] {} } { 0.000ns 0.000ns 0.722ns 1.249ns 0.437ns 0.436ns 0.450ns 0.182ns 1.235ns 4.502ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[0] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.631 ns - Shortest register register " "Info: - Shortest register to register delay is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns human_col\[0\] 1 REG LC_X15_Y10_N5 81 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y10_N5; Fanout = 81; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.114 ns) 1.484 ns screen_map:M0\|screen_col\[27\]~604 2 COMB LC_X16_Y11_N5 1 " "Info: 2: + IC(1.370 ns) + CELL(0.114 ns) = 1.484 ns; Loc. = LC_X16_Y11_N5; Fanout = 1; COMB Node = 'screen_map:M0\|screen_col\[27\]~604'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { human_col[0] screen_map:M0|screen_col[27]~604 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.442 ns) 2.335 ns screen_map:M0\|screen_col\[27\]~574 3 COMB LC_X16_Y11_N2 1 " "Info: 3: + IC(0.409 ns) + CELL(0.442 ns) = 2.335 ns; Loc. = LC_X16_Y11_N2; Fanout = 1; COMB Node = 'screen_map:M0\|screen_col\[27\]~574'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { screen_map:M0|screen_col[27]~604 screen_map:M0|screen_col[27]~574 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.631 ns screen_map:M0\|screen_col\[27\] 4 REG LC_X16_Y11_N3 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.631 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'screen_map:M0\|screen_col\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_map:M0|screen_col[27]~574 screen_map:M0|screen_col[27] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.670 ns ( 25.47 % ) " "Info: Total cell delay = 0.670 ns ( 25.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.961 ns ( 74.53 % ) " "Info: Total interconnect delay = 1.961 ns ( 74.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { human_col[0] screen_map:M0|screen_col[27]~604 screen_map:M0|screen_col[27]~574 screen_map:M0|screen_col[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { human_col[0] {} screen_map:M0|screen_col[27]~604 {} screen_map:M0|screen_col[27]~574 {} screen_map:M0|screen_col[27] {} } { 0.000ns 1.370ns 0.409ns 0.182ns } { 0.000ns 0.114ns 0.442ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.903 ns" { clk reg_screen_row[9] screen_map:M0|WideNor0~1 screen_map:M0|Equal170~0 screen_map:M0|WideNor0~5 screen_map:M0|WideNor0~6 screen_map:M0|WideNor0~7 screen_map:M0|WideNor0~14 screen_map:M0|screen_col[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.903 ns" { clk {} clk~out0 {} reg_screen_row[9] {} screen_map:M0|WideNor0~1 {} screen_map:M0|Equal170~0 {} screen_map:M0|WideNor0~5 {} screen_map:M0|WideNor0~6 {} screen_map:M0|WideNor0~7 {} screen_map:M0|WideNor0~14 {} screen_map:M0|screen_col[27] {} } { 0.000ns 0.000ns 0.722ns 1.249ns 0.437ns 0.436ns 0.450ns 0.182ns 1.235ns 4.502ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.292ns 0.114ns 0.442ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[0] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { human_col[0] screen_map:M0|screen_col[27]~604 screen_map:M0|screen_col[27]~574 screen_map:M0|screen_col[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { human_col[0] {} screen_map:M0|screen_col[27]~604 {} screen_map:M0|screen_col[27]~574 {} screen_map:M0|screen_col[27] {} } { 0.000ns 1.370ns 0.409ns 0.182ns } { 0.000ns 0.114ns 0.442ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "human_col\[4\] right_btn clk 9.952 ns register " "Info: tsu for register \"human_col\[4\]\" (data pin = \"right_btn\", clock pin = \"clk\") is 9.952 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.840 ns + Longest pin register " "Info: + Longest pin to register delay is 12.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns right_btn 1 PIN PIN_224 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 6; PIN Node = 'right_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.296 ns) + CELL(0.590 ns) 8.361 ns Add1~17 2 COMB LC_X15_Y11_N1 4 " "Info: 2: + IC(6.296 ns) + CELL(0.590 ns) = 8.361 ns; Loc. = LC_X15_Y11_N1; Fanout = 4; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.886 ns" { right_btn Add1~17 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.114 ns) 8.890 ns human_col\[2\]~40 3 COMB LC_X15_Y11_N4 1 " "Info: 3: + IC(0.415 ns) + CELL(0.114 ns) = 8.890 ns; Loc. = LC_X15_Y11_N4; Fanout = 1; COMB Node = 'human_col\[2\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Add1~17 human_col[2]~40 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 9.744 ns human_col\[2\]~41 4 COMB LC_X15_Y11_N3 13 " "Info: 4: + IC(0.412 ns) + CELL(0.442 ns) = 9.744 ns; Loc. = LC_X15_Y11_N3; Fanout = 13; COMB Node = 'human_col\[2\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { human_col[2]~40 human_col[2]~41 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.575 ns) 11.893 ns human_col\[1\]~31COUT1_50 5 COMB LC_X15_Y10_N6 2 " "Info: 5: + IC(1.574 ns) + CELL(0.575 ns) = 11.893 ns; Loc. = LC_X15_Y10_N6; Fanout = 2; COMB Node = 'human_col\[1\]~31COUT1_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { human_col[2]~41 human_col[1]~31COUT1_50 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.973 ns human_col\[2\]~39COUT1_52 6 COMB LC_X15_Y10_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 11.973 ns; Loc. = LC_X15_Y10_N7; Fanout = 2; COMB Node = 'human_col\[2\]~39COUT1_52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.053 ns human_col\[3\]~37COUT1_54 7 COMB LC_X15_Y10_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 12.053 ns; Loc. = LC_X15_Y10_N8; Fanout = 1; COMB Node = 'human_col\[3\]~37COUT1_54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 12.840 ns human_col\[4\] 8 REG LC_X15_Y10_N9 68 " "Info: 8: + IC(0.000 ns) + CELL(0.787 ns) = 12.840 ns; Loc. = LC_X15_Y10_N9; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.143 ns ( 32.27 % ) " "Info: Total cell delay = 4.143 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.697 ns ( 67.73 % ) " "Info: Total interconnect delay = 8.697 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.840 ns" { right_btn Add1~17 human_col[2]~40 human_col[2]~41 human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.840 ns" { right_btn {} right_btn~out0 {} Add1~17 {} human_col[2]~40 {} human_col[2]~41 {} human_col[1]~31COUT1_50 {} human_col[2]~39COUT1_52 {} human_col[3]~37COUT1_54 {} human_col[4] {} } { 0.000ns 0.000ns 6.296ns 0.415ns 0.412ns 1.574ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.442ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns human_col\[4\] 2 REG LC_X15_Y10_N9 68 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X15_Y10_N9; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.840 ns" { right_btn Add1~17 human_col[2]~40 human_col[2]~41 human_col[1]~31COUT1_50 human_col[2]~39COUT1_52 human_col[3]~37COUT1_54 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.840 ns" { right_btn {} right_btn~out0 {} Add1~17 {} human_col[2]~40 {} human_col[2]~41 {} human_col[1]~31COUT1_50 {} human_col[2]~39COUT1_52 {} human_col[3]~37COUT1_54 {} human_col[4] {} } { 0.000ns 0.000ns 6.296ns 0.415ns 0.412ns 1.574ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.442ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[31\] screen_map:M0\|screen_col\[31\] 19.906 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[31\]\" through register \"screen_map:M0\|screen_col\[31\]\" is 19.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.650 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns reg_screen_row\[9\] 2 REG LC_X10_Y7_N7 4 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X10_Y7_N7; Fanout = 4; REG Node = 'reg_screen_row\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk reg_screen_row[9] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.442 ns) 4.817 ns screen_map:M0\|WideNor0~1 3 COMB LC_X11_Y6_N7 3 " "Info: 3: + IC(1.249 ns) + CELL(0.442 ns) = 4.817 ns; Loc. = LC_X11_Y6_N7; Fanout = 3; COMB Node = 'screen_map:M0\|WideNor0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { reg_screen_row[9] screen_map:M0|WideNor0~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.590 ns) 5.844 ns screen_map:M0\|Equal170~0 4 COMB LC_X11_Y6_N6 2 " "Info: 4: + IC(0.437 ns) + CELL(0.590 ns) = 5.844 ns; Loc. = LC_X11_Y6_N6; Fanout = 2; COMB Node = 'screen_map:M0\|Equal170~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { screen_map:M0|WideNor0~1 screen_map:M0|Equal170~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 6.394 ns screen_map:M0\|WideNor0~5 5 COMB LC_X11_Y6_N4 1 " "Info: 5: + IC(0.436 ns) + CELL(0.114 ns) = 6.394 ns; Loc. = LC_X11_Y6_N4; Fanout = 1; COMB Node = 'screen_map:M0\|WideNor0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { screen_map:M0|Equal170~0 screen_map:M0|WideNor0~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 7.136 ns screen_map:M0\|WideNor0~6 6 COMB LC_X11_Y6_N1 1 " "Info: 6: + IC(0.450 ns) + CELL(0.292 ns) = 7.136 ns; Loc. = LC_X11_Y6_N1; Fanout = 1; COMB Node = 'screen_map:M0\|WideNor0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { screen_map:M0|WideNor0~5 screen_map:M0|WideNor0~6 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.432 ns screen_map:M0\|WideNor0~7 7 COMB LC_X11_Y6_N2 33 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 7.432 ns; Loc. = LC_X11_Y6_N2; Fanout = 33; COMB Node = 'screen_map:M0\|WideNor0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_map:M0|WideNor0~6 screen_map:M0|WideNor0~7 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.442 ns) 9.109 ns screen_map:M0\|WideNor0~14 8 COMB LC_X11_Y10_N6 32 " "Info: 8: + IC(1.235 ns) + CELL(0.442 ns) = 9.109 ns; Loc. = LC_X11_Y10_N6; Fanout = 32; COMB Node = 'screen_map:M0\|WideNor0~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { screen_map:M0|WideNor0~7 screen_map:M0|WideNor0~14 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.427 ns) + CELL(0.114 ns) 13.650 ns screen_map:M0\|screen_col\[31\] 9 REG LC_X20_Y8_N0 1 " "Info: 9: + IC(4.427 ns) + CELL(0.114 ns) = 13.650 ns; Loc. = LC_X20_Y8_N0; Fanout = 1; REG Node = 'screen_map:M0\|screen_col\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { screen_map:M0|WideNor0~14 screen_map:M0|screen_col[31] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.512 ns ( 33.05 % ) " "Info: Total cell delay = 4.512 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.138 ns ( 66.95 % ) " "Info: Total interconnect delay = 9.138 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.650 ns" { clk reg_screen_row[9] screen_map:M0|WideNor0~1 screen_map:M0|Equal170~0 screen_map:M0|WideNor0~5 screen_map:M0|WideNor0~6 screen_map:M0|WideNor0~7 screen_map:M0|WideNor0~14 screen_map:M0|screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.650 ns" { clk {} clk~out0 {} reg_screen_row[9] {} screen_map:M0|WideNor0~1 {} screen_map:M0|Equal170~0 {} screen_map:M0|WideNor0~5 {} screen_map:M0|WideNor0~6 {} screen_map:M0|WideNor0~7 {} screen_map:M0|WideNor0~14 {} screen_map:M0|screen_col[31] {} } { 0.000ns 0.000ns 0.722ns 1.249ns 0.437ns 0.436ns 0.450ns 0.182ns 1.235ns 4.427ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.292ns 0.114ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.256 ns + Longest register pin " "Info: + Longest register to pin delay is 6.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_map:M0\|screen_col\[31\] 1 REG LC_X20_Y8_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N0; Fanout = 1; REG Node = 'screen_map:M0\|screen_col\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_map:M0|screen_col[31] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(2.124 ns) 6.256 ns screen_col\[31\] 2 PIN PIN_7 0 " "Info: 2: + IC(4.132 ns) + CELL(2.124 ns) = 6.256 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'screen_col\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_map:M0|screen_col[31] screen_col[31] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 33.95 % ) " "Info: Total cell delay = 2.124 ns ( 33.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 66.05 % ) " "Info: Total interconnect delay = 4.132 ns ( 66.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_map:M0|screen_col[31] screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { screen_map:M0|screen_col[31] {} screen_col[31] {} } { 0.000ns 4.132ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.650 ns" { clk reg_screen_row[9] screen_map:M0|WideNor0~1 screen_map:M0|Equal170~0 screen_map:M0|WideNor0~5 screen_map:M0|WideNor0~6 screen_map:M0|WideNor0~7 screen_map:M0|WideNor0~14 screen_map:M0|screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.650 ns" { clk {} clk~out0 {} reg_screen_row[9] {} screen_map:M0|WideNor0~1 {} screen_map:M0|Equal170~0 {} screen_map:M0|WideNor0~5 {} screen_map:M0|WideNor0~6 {} screen_map:M0|WideNor0~7 {} screen_map:M0|WideNor0~14 {} screen_map:M0|screen_col[31] {} } { 0.000ns 0.000ns 0.722ns 1.249ns 0.437ns 0.436ns 0.450ns 0.182ns 1.235ns 4.427ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.292ns 0.114ns 0.442ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_map:M0|screen_col[31] screen_col[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { screen_map:M0|screen_col[31] {} screen_col[31] {} } { 0.000ns 4.132ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "human_col\[4\] right_btn clk -7.234 ns register " "Info: th for register \"human_col\[4\]\" (data pin = \"right_btn\", clock pin = \"clk\") is -7.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 32; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns human_col\[4\] 2 REG LC_X15_Y10_N9 68 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X15_Y10_N9; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.174 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns right_btn 1 PIN PIN_224 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 6; PIN Node = 'right_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.298 ns) + CELL(0.590 ns) 8.363 ns Add1~20 2 COMB LC_X15_Y11_N0 2 " "Info: 2: + IC(6.298 ns) + CELL(0.590 ns) = 8.363 ns; Loc. = LC_X15_Y11_N0; Fanout = 2; COMB Node = 'Add1~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { right_btn Add1~20 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.607 ns) 10.174 ns human_col\[4\] 3 REG LC_X15_Y10_N9 68 " "Info: 3: + IC(1.204 ns) + CELL(0.607 ns) = 10.174 ns; Loc. = LC_X15_Y10_N9; Fanout = 68; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { Add1~20 human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Final/Verilog_Final.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 26.26 % ) " "Info: Total cell delay = 2.672 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.502 ns ( 73.74 % ) " "Info: Total interconnect delay = 7.502 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { right_btn Add1~20 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.174 ns" { right_btn {} right_btn~out0 {} Add1~20 {} human_col[4] {} } { 0.000ns 0.000ns 6.298ns 1.204ns } { 0.000ns 1.475ns 0.590ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { right_btn Add1~20 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.174 ns" { right_btn {} right_btn~out0 {} Add1~20 {} human_col[4] {} } { 0.000ns 0.000ns 6.298ns 1.204ns } { 0.000ns 1.475ns 0.590ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:28:43 2020 " "Info: Processing ended: Mon Nov 23 17:28:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Info: Quartus II Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
