{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598568381793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598568381798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 15:46:21 2020 " "Processing started: Thu Aug 27 15:46:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598568381798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568381798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tictactoe -c phong " "Command: quartus_map --read_settings_files=on --write_settings_files=off tictactoe -c phong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568381798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598568382136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598568382136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamevga_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamevga_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameVGA_decode-logic " "Found design unit 1: gameVGA_decode-logic" {  } { { "gameVGA_decode.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/gameVGA_decode.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388646 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameVGA_decode " "Found entity 1: gameVGA_decode" {  } { { "gameVGA_decode.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/gameVGA_decode.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_controller-behavioral " "Found design unit 1: select_controller-behavioral" {  } { { "select_controller.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/select_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388648 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_controller " "Found entity 1: select_controller" {  } { { "select_controller.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/select_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388652 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gamelogic.v(36) " "Verilog HDL information at gamelogic.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "gamelogic.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/gamelogic.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598568388653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file gamelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamelogic " "Found entity 1: gamelogic" {  } { { "gamelogic.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/gamelogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner.v 1 1 " "Found 1 design units, including 1 entities, in source file winner.v" { { "Info" "ISGN_ENTITY_NAME" "1 winner " "Found entity 1: winner" {  } { { "winner.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/winner.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_controller-behavioral " "Found design unit 1: video_controller-behavioral" {  } { { "video_controller.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/video_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388657 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/video_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.v 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.v" { { "Info" "ISGN_ENTITY_NAME" "1 tictactoe " "Found entity 1: tictactoe" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_clock-behavioral " "Found design unit 1: button_clock-behavioral" {  } { { "button_clock.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/button_clock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388660 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_clock " "Found entity 1: button_clock" {  } { { "button_clock.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/button_clock.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_square.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_square-logic " "Found design unit 1: decode_square-logic" {  } { { "decode_square.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/decode_square.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388661 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_square " "Found entity 1: decode_square" {  } { { "decode_square.vhd" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/decode_square.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset tictactoe.v(114) " "Verilog HDL Implicit Net warning at tictactoe.v(114): created implicit net for \"reset\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "offsetx tictactoe.v(156) " "Verilog HDL Implicit Net warning at tictactoe.v(156): created implicit net for \"offsetx\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "offsety tictactoe.v(157) " "Verilog HDL Implicit Net warning at tictactoe.v(157): created implicit net for \"offsety\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388662 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tictactoe.v(178) " "Verilog HDL Instantiation warning at tictactoe.v(178): instance has no name" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 178 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1598568388664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tictactoe " "Elaborating entity \"tictactoe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598568388702 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 tictactoe.v(15) " "Output port \"HEX0\" at tictactoe.v(15) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388703 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 tictactoe.v(16) " "Output port \"HEX1\" at tictactoe.v(16) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388703 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 tictactoe.v(17) " "Output port \"HEX2\" at tictactoe.v(17) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388704 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 tictactoe.v(18) " "Output port \"HEX3\" at tictactoe.v(18) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388704 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 tictactoe.v(19) " "Output port \"HEX4\" at tictactoe.v(19) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388704 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 tictactoe.v(20) " "Output port \"HEX5\" at tictactoe.v(20) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388704 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR tictactoe.v(26) " "Output port \"LEDR\" at tictactoe.v(26) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388704 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N tictactoe.v(39) " "Output port \"GSENSOR_CS_N\" at tictactoe.v(39) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388704 "|tictactoe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK tictactoe.v(41) " "Output port \"GSENSOR_SCLK\" at tictactoe.v(41) has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598568388704 "|tictactoe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:v1 " "Elaborating entity \"clock\" for hierarchy \"clock:v1\"" {  } { { "tictactoe.v" "v1" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:v1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:v1\|altpll:altpll_component\"" {  } { { "clock.v" "altpll_component" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/clock.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:v1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:v1\|altpll:altpll_component\"" {  } { { "clock.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/clock.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:v1\|altpll:altpll_component " "Instantiated megafunction \"clock:v1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10000 " "Parameter \"clk1_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598568388753 ""}  } { { "clock.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/clock.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598568388753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_altpll " "Found entity 1: clock_altpll" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/db/clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598568388796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568388796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_altpll clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated " "Elaborating entity \"clock_altpll\" for hierarchy \"clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_controller select_controller:sc " "Elaborating entity \"select_controller\" for hierarchy \"select_controller:sc\"" {  } { { "tictactoe.v" "sc" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_controller video_controller:vc " "Elaborating entity \"video_controller\" for hierarchy \"video_controller:vc\"" {  } { { "tictactoe.v" "vc" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamelogic gamelogic:gl " "Elaborating entity \"gamelogic\" for hierarchy \"gamelogic:gl\"" {  } { { "tictactoe.v" "gl" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winner winner:w " "Elaborating entity \"winner\" for hierarchy \"winner:w\"" {  } { { "tictactoe.v" "w" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_square decode_square:dcs " "Elaborating entity \"decode_square\" for hierarchy \"decode_square:dcs\"" {  } { { "tictactoe.v" "dcs" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameVGA_decode gameVGA_decode:comb_3 " "Elaborating entity \"gameVGA_decode\" for hierarchy \"gameVGA_decode:comb_3\"" {  } { { "tictactoe.v" "comb_3" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568388850 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[2\] " "Net \"pos1\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[1\] " "Net \"pos1\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[0\] " "Net \"pos1\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[2\] " "Net \"pos2\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[1\] " "Net \"pos2\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[0\] " "Net \"pos2\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[2\] " "Net \"pos3\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[1\] " "Net \"pos3\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[0\] " "Net \"pos3\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[2\] " "Net \"pos4\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[1\] " "Net \"pos4\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[0\] " "Net \"pos4\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[2\] " "Net \"pos5\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[1\] " "Net \"pos5\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[0\] " "Net \"pos5\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[2\] " "Net \"pos6\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[1\] " "Net \"pos6\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[0\] " "Net \"pos6\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[2\] " "Net \"pos7\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[1\] " "Net \"pos7\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[0\] " "Net \"pos7\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[2\] " "Net \"pos8\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[1\] " "Net \"pos8\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[0\] " "Net \"pos8\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[2\] " "Net \"pos9\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[1\] " "Net \"pos9\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[0\] " "Net \"pos9\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388881 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1598568388881 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[2\] " "Net \"pos1\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[1\] " "Net \"pos1\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[0\] " "Net \"pos1\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[2\] " "Net \"pos2\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[1\] " "Net \"pos2\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[0\] " "Net \"pos2\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[2\] " "Net \"pos3\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[1\] " "Net \"pos3\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[0\] " "Net \"pos3\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[2\] " "Net \"pos4\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[1\] " "Net \"pos4\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[0\] " "Net \"pos4\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[2\] " "Net \"pos5\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[1\] " "Net \"pos5\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[0\] " "Net \"pos5\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[2\] " "Net \"pos6\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[1\] " "Net \"pos6\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[0\] " "Net \"pos6\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[2\] " "Net \"pos7\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[1\] " "Net \"pos7\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[0\] " "Net \"pos7\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[2\] " "Net \"pos8\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[1\] " "Net \"pos8\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[0\] " "Net \"pos8\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[2\] " "Net \"pos9\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[1\] " "Net \"pos9\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[0\] " "Net \"pos9\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388882 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1598568388882 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[2\] " "Net \"pos1\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[1\] " "Net \"pos1\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[0\] " "Net \"pos1\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[2\] " "Net \"pos2\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[1\] " "Net \"pos2\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[0\] " "Net \"pos2\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[2\] " "Net \"pos3\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[1\] " "Net \"pos3\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[0\] " "Net \"pos3\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[2\] " "Net \"pos4\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[1\] " "Net \"pos4\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[0\] " "Net \"pos4\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[2\] " "Net \"pos5\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[1\] " "Net \"pos5\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[0\] " "Net \"pos5\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[2\] " "Net \"pos6\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[1\] " "Net \"pos6\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[0\] " "Net \"pos6\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[2\] " "Net \"pos7\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[1\] " "Net \"pos7\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[0\] " "Net \"pos7\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[2\] " "Net \"pos8\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[1\] " "Net \"pos8\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[0\] " "Net \"pos8\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[2\] " "Net \"pos9\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[1\] " "Net \"pos9\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[0\] " "Net \"pos9\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388883 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1598568388883 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[2\] " "Net \"pos1\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[1\] " "Net \"pos1\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[0\] " "Net \"pos1\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[2\] " "Net \"pos2\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[1\] " "Net \"pos2\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[0\] " "Net \"pos2\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[2\] " "Net \"pos3\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[1\] " "Net \"pos3\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[0\] " "Net \"pos3\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[2\] " "Net \"pos4\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[1\] " "Net \"pos4\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[0\] " "Net \"pos4\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[2\] " "Net \"pos5\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[1\] " "Net \"pos5\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[0\] " "Net \"pos5\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[2\] " "Net \"pos6\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[1\] " "Net \"pos6\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[0\] " "Net \"pos6\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[2\] " "Net \"pos7\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[1\] " "Net \"pos7\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[0\] " "Net \"pos7\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[2\] " "Net \"pos8\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[1\] " "Net \"pos8\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[0\] " "Net \"pos8\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[2\] " "Net \"pos9\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[1\] " "Net \"pos9\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[0\] " "Net \"pos9\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388884 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1598568388884 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[2\] " "Net \"pos1\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[1\] " "Net \"pos1\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[0\] " "Net \"pos1\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[2\] " "Net \"pos2\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[1\] " "Net \"pos2\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[0\] " "Net \"pos2\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[2\] " "Net \"pos3\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[1\] " "Net \"pos3\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[0\] " "Net \"pos3\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[2\] " "Net \"pos4\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[1\] " "Net \"pos4\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[0\] " "Net \"pos4\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[2\] " "Net \"pos5\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[1\] " "Net \"pos5\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[0\] " "Net \"pos5\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[2\] " "Net \"pos6\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[1\] " "Net \"pos6\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[0\] " "Net \"pos6\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[2\] " "Net \"pos7\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[1\] " "Net \"pos7\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[0\] " "Net \"pos7\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[2\] " "Net \"pos8\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[1\] " "Net \"pos8\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[0\] " "Net \"pos8\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[2\] " "Net \"pos9\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[1\] " "Net \"pos9\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[0\] " "Net \"pos9\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388885 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1598568388885 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[2\] " "Net \"pos1\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[1\] " "Net \"pos1\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos1\[0\] " "Net \"pos1\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos1\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[2\] " "Net \"pos2\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[1\] " "Net \"pos2\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos2\[0\] " "Net \"pos2\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos2\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[2\] " "Net \"pos3\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[1\] " "Net \"pos3\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos3\[0\] " "Net \"pos3\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos3\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[2\] " "Net \"pos4\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[1\] " "Net \"pos4\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos4\[0\] " "Net \"pos4\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos4\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[2\] " "Net \"pos5\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[1\] " "Net \"pos5\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos5\[0\] " "Net \"pos5\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos5\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[2\] " "Net \"pos6\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[1\] " "Net \"pos6\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos6\[0\] " "Net \"pos6\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos6\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[2\] " "Net \"pos7\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[1\] " "Net \"pos7\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos7\[0\] " "Net \"pos7\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos7\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[2\] " "Net \"pos8\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[1\] " "Net \"pos8\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos8\[0\] " "Net \"pos8\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos8\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[2\] " "Net \"pos9\[2\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[2\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[1\] " "Net \"pos9\[1\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[1\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos9\[0\] " "Net \"pos9\[0\]\" is missing source, defaulting to GND" {  } { { "tictactoe.v" "pos9\[0\]" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1598568388887 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1598568388887 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock:v2\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"clock:v2\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/db/clock_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "clock.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/clock.v" 95 0 0 } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389030 "|tictactoe|clock:v2|altpll:altpll_component|clock_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598568389030 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598568389030 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598568389200 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1598568389250 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1598568389250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598568389298 "|tictactoe|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598568389298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598568389350 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598568389707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/phong.map.smsg " "Generated suppressed messages file C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/phong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568389766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598568389929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598568389929 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/db/clock_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clock.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/clock.v" 95 0 0 } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 91 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1598568389957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598568389985 "|tictactoe|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598568389985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598568389985 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598568389985 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1598568389985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598568389985 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1598568389985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598568389985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 296 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598568390028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 15:46:30 2020 " "Processing ended: Thu Aug 27 15:46:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598568390028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598568390028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598568390028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598568390028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598568391139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598568391144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 15:46:30 2020 " "Processing started: Thu Aug 27 15:46:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598568391144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598568391144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tictactoe -c phong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tictactoe -c phong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598568391144 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598568391238 ""}
{ "Info" "0" "" "Project  = tictactoe" {  } {  } 0 0 "Project  = tictactoe" 0 0 "Fitter" 0 0 1598568391239 ""}
{ "Info" "0" "" "Revision = phong" {  } {  } 0 0 "Revision = phong" 0 0 "Fitter" 0 0 1598568391239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1598568391317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598568391317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "phong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"phong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598568391323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598568391356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598568391356 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1598568391412 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1598568391412 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598568391545 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598568391551 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598568391657 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1598568391657 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598568391660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1598568391660 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1598568391660 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1598568391660 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1598568391660 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1598568391660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598568391662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock:v1\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598568391921 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/db/clock_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598568391921 ""}
{ "Info" "ISTA_SDC_FOUND" "phong.sdc " "Reading SDC File: 'phong.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598568392220 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{v1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{v1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598568392222 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1598568392222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1598568392222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1598568392223 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1598568392224 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598568392224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598568392224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598568392224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598568392224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598568392224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598568392224 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1598568392224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598568392226 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598568392227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598568392227 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598568392228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598568392228 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598568392229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598568392229 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598568392229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598568392235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1598568392236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598568392236 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598568392326 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1598568392329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598568393539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598568393593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598568393614 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598568393864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598568393864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598568394538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X10_Y21 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } { { "loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21"} { { 12 { 0 ""} 0 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598568395834 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598568395834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598568395926 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1598568395926 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598568395926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598568395927 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598568396094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598568396102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598568396453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598568396453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598568397035 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598568397733 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 MAX 10 " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598568397995 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1598568397995 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "19 " "Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "tictactoe.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/tictactoe.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1598568397998 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1598568397998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/phong.fit.smsg " "Generated suppressed messages file C:/Users/Chris/Documents/EET 132/EET132Projects/Lab7_Tic-Tac-Toe/phong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598568398056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5780 " "Peak virtual memory: 5780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598568398512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 15:46:38 2020 " "Processing ended: Thu Aug 27 15:46:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598568398512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598568398512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598568398512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598568398512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598568399512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598568399517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 15:46:39 2020 " "Processing started: Thu Aug 27 15:46:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598568399517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598568399517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tictactoe -c phong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tictactoe -c phong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598568399517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1598568399823 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1598568401385 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598568401494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598568402321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 15:46:42 2020 " "Processing ended: Thu Aug 27 15:46:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598568402321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598568402321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598568402321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598568402321 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598568402925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598568403431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598568403435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 15:46:43 2020 " "Processing started: Thu Aug 27 15:46:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598568403435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598568403435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tictactoe -c phong " "Command: quartus_sta tictactoe -c phong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598568403435 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598568403535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1598568403683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1598568403683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568403717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568403717 ""}
{ "Info" "ISTA_SDC_FOUND" "phong.sdc " "Reading SDC File: 'phong.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1598568403946 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{v1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{v1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598568403948 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598568403948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1598568403948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598568403954 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598568403955 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598568403966 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1598568403977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.994 " "Worst-case setup slack is 36.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568403982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568403982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.994               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.994               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568403982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568403982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.491 " "Worst-case hold slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568403987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568403987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.491               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568403987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568403987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598568403993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598568403999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.822 " "Worst-case minimum pulse width slack is 9.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.822               0.000 MAX10_CLK1_50  " "    9.822               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.721               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.721               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568404005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598568404014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598568404034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598568404649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598568404718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.220 " "Worst-case setup slack is 37.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.220               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.220               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568404732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.410               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568404738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598568404745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598568404751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.831 " "Worst-case minimum pulse width slack is 9.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.831               0.000 MAX10_CLK1_50  " "    9.831               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.712               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.712               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568404756 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598568404763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598568404930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.801 " "Worst-case setup slack is 38.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.801               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.801               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568404937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.224               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568404943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598568404949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598568404955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.530 " "Worst-case minimum pulse width slack is 9.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 MAX10_CLK1_50  " "    9.530               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.807               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.807               0.000 v1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598568404961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598568404961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598568406023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598568406023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598568406099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 15:46:46 2020 " "Processing ended: Thu Aug 27 15:46:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598568406099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598568406099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598568406099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598568406099 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 303 s " "Quartus Prime Full Compilation was successful. 0 errors, 303 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598568406746 ""}
