// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "07/09/2019 14:41:06"

// 
// Device: Altera EP2C70F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module choose (
	input_0,
	input_1,
	input_2,
	input_3,
	clk,
	filter_type2,
	output_final);
input 	[13:0] input_0;
input 	[13:0] input_1;
input 	[13:0] input_2;
input 	[13:0] input_3;
input 	clk;
input 	[1:0] filter_type2;
output 	[13:0] output_final;

// Design Ports Information
// output_final[0]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[2]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[4]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[5]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[6]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[7]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[8]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[9]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[10]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[11]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[12]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_final[13]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// input_2[0]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// filter_type2[1]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// filter_type2[0]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[0]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[1]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[1]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[1]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[2]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[2]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[3]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[3]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[3]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[3]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[4]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[4]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[4]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[5]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[5]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[5]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[5]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[6]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[6]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[6]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[7]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[7]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[7]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[7]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[8]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[8]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[8]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[8]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[9]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[9]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[9]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[9]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[10]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[10]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[10]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[10]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[11]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[11]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[11]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[11]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[12]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[12]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[12]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[12]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_1[13]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_2[13]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_0[13]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_3[13]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mux12~0_combout ;
wire \Mux3~0_combout ;
wire \Mux2~0_combout ;
wire \Mux0~0_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \output_final[0]~reg0_regout ;
wire \Mux12~1_combout ;
wire \output_final[1]~reg0_regout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \output_final[2]~reg0_regout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \output_final[3]~reg0_regout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \output_final[4]~reg0_regout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \output_final[5]~reg0_regout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \output_final[6]~reg0_regout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \output_final[7]~reg0_regout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \output_final[8]~reg0_regout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \output_final[9]~reg0_regout ;
wire \Mux3~1_combout ;
wire \output_final[10]~reg0_regout ;
wire \Mux2~1_combout ;
wire \output_final[11]~reg0_regout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \output_final[12]~reg0_regout ;
wire \Mux0~1_combout ;
wire \output_final[13]~reg0_regout ;
wire [1:0] \filter_type2~combout ;
wire [13:0] \input_1~combout ;
wire [13:0] \input_0~combout ;
wire [13:0] \input_2~combout ;
wire [13:0] \input_3~combout ;


// Location: LCCOMB_X81_Y50_N16
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\filter_type2~combout [0] & (((\filter_type2~combout [1])))) # (!\filter_type2~combout [0] & ((\filter_type2~combout [1] & (\input_2~combout [1])) # (!\filter_type2~combout [1] & ((\input_0~combout [1])))))

	.dataa(\input_2~combout [1]),
	.datab(\filter_type2~combout [0]),
	.datac(\filter_type2~combout [1]),
	.datad(\input_0~combout [1]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hE3E0;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N12
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\filter_type2~combout [0] & (((\input_1~combout [10]) # (\filter_type2~combout [1])))) # (!\filter_type2~combout [0] & (\input_0~combout [10] & ((!\filter_type2~combout [1]))))

	.dataa(\input_0~combout [10]),
	.datab(\filter_type2~combout [0]),
	.datac(\input_1~combout [10]),
	.datad(\filter_type2~combout [1]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hCCE2;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N6
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\filter_type2~combout [1] & ((\input_2~combout [11]) # ((\filter_type2~combout [0])))) # (!\filter_type2~combout [1] & (((\input_0~combout [11] & !\filter_type2~combout [0]))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_2~combout [11]),
	.datac(\input_0~combout [11]),
	.datad(\filter_type2~combout [0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hAAD8;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N10
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\filter_type2~combout [0] & (((\filter_type2~combout [1])))) # (!\filter_type2~combout [0] & ((\filter_type2~combout [1] & (\input_2~combout [13])) # (!\filter_type2~combout [1] & ((\input_0~combout [13])))))

	.dataa(\input_2~combout [13]),
	.datab(\filter_type2~combout [0]),
	.datac(\input_0~combout [13]),
	.datad(\filter_type2~combout [1]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hEE30;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[0]));
// synopsys translate_off
defparam \input_3[0]~I .input_async_reset = "none";
defparam \input_3[0]~I .input_power_up = "low";
defparam \input_3[0]~I .input_register_mode = "none";
defparam \input_3[0]~I .input_sync_reset = "none";
defparam \input_3[0]~I .oe_async_reset = "none";
defparam \input_3[0]~I .oe_power_up = "low";
defparam \input_3[0]~I .oe_register_mode = "none";
defparam \input_3[0]~I .oe_sync_reset = "none";
defparam \input_3[0]~I .operation_mode = "input";
defparam \input_3[0]~I .output_async_reset = "none";
defparam \input_3[0]~I .output_power_up = "low";
defparam \input_3[0]~I .output_register_mode = "none";
defparam \input_3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[1]));
// synopsys translate_off
defparam \input_2[1]~I .input_async_reset = "none";
defparam \input_2[1]~I .input_power_up = "low";
defparam \input_2[1]~I .input_register_mode = "none";
defparam \input_2[1]~I .input_sync_reset = "none";
defparam \input_2[1]~I .oe_async_reset = "none";
defparam \input_2[1]~I .oe_power_up = "low";
defparam \input_2[1]~I .oe_register_mode = "none";
defparam \input_2[1]~I .oe_sync_reset = "none";
defparam \input_2[1]~I .operation_mode = "input";
defparam \input_2[1]~I .output_async_reset = "none";
defparam \input_2[1]~I .output_power_up = "low";
defparam \input_2[1]~I .output_register_mode = "none";
defparam \input_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[1]));
// synopsys translate_off
defparam \input_0[1]~I .input_async_reset = "none";
defparam \input_0[1]~I .input_power_up = "low";
defparam \input_0[1]~I .input_register_mode = "none";
defparam \input_0[1]~I .input_sync_reset = "none";
defparam \input_0[1]~I .oe_async_reset = "none";
defparam \input_0[1]~I .oe_power_up = "low";
defparam \input_0[1]~I .oe_register_mode = "none";
defparam \input_0[1]~I .oe_sync_reset = "none";
defparam \input_0[1]~I .operation_mode = "input";
defparam \input_0[1]~I .output_async_reset = "none";
defparam \input_0[1]~I .output_power_up = "low";
defparam \input_0[1]~I .output_register_mode = "none";
defparam \input_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[2]));
// synopsys translate_off
defparam \input_2[2]~I .input_async_reset = "none";
defparam \input_2[2]~I .input_power_up = "low";
defparam \input_2[2]~I .input_register_mode = "none";
defparam \input_2[2]~I .input_sync_reset = "none";
defparam \input_2[2]~I .oe_async_reset = "none";
defparam \input_2[2]~I .oe_power_up = "low";
defparam \input_2[2]~I .oe_register_mode = "none";
defparam \input_2[2]~I .oe_sync_reset = "none";
defparam \input_2[2]~I .operation_mode = "input";
defparam \input_2[2]~I .output_async_reset = "none";
defparam \input_2[2]~I .output_power_up = "low";
defparam \input_2[2]~I .output_register_mode = "none";
defparam \input_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[2]));
// synopsys translate_off
defparam \input_1[2]~I .input_async_reset = "none";
defparam \input_1[2]~I .input_power_up = "low";
defparam \input_1[2]~I .input_register_mode = "none";
defparam \input_1[2]~I .input_sync_reset = "none";
defparam \input_1[2]~I .oe_async_reset = "none";
defparam \input_1[2]~I .oe_power_up = "low";
defparam \input_1[2]~I .oe_register_mode = "none";
defparam \input_1[2]~I .oe_sync_reset = "none";
defparam \input_1[2]~I .operation_mode = "input";
defparam \input_1[2]~I .output_async_reset = "none";
defparam \input_1[2]~I .output_power_up = "low";
defparam \input_1[2]~I .output_register_mode = "none";
defparam \input_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[3]));
// synopsys translate_off
defparam \input_1[3]~I .input_async_reset = "none";
defparam \input_1[3]~I .input_power_up = "low";
defparam \input_1[3]~I .input_register_mode = "none";
defparam \input_1[3]~I .input_sync_reset = "none";
defparam \input_1[3]~I .oe_async_reset = "none";
defparam \input_1[3]~I .oe_power_up = "low";
defparam \input_1[3]~I .oe_register_mode = "none";
defparam \input_1[3]~I .oe_sync_reset = "none";
defparam \input_1[3]~I .operation_mode = "input";
defparam \input_1[3]~I .output_async_reset = "none";
defparam \input_1[3]~I .output_power_up = "low";
defparam \input_1[3]~I .output_register_mode = "none";
defparam \input_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[4]));
// synopsys translate_off
defparam \input_3[4]~I .input_async_reset = "none";
defparam \input_3[4]~I .input_power_up = "low";
defparam \input_3[4]~I .input_register_mode = "none";
defparam \input_3[4]~I .input_sync_reset = "none";
defparam \input_3[4]~I .oe_async_reset = "none";
defparam \input_3[4]~I .oe_power_up = "low";
defparam \input_3[4]~I .oe_register_mode = "none";
defparam \input_3[4]~I .oe_sync_reset = "none";
defparam \input_3[4]~I .operation_mode = "input";
defparam \input_3[4]~I .output_async_reset = "none";
defparam \input_3[4]~I .output_power_up = "low";
defparam \input_3[4]~I .output_register_mode = "none";
defparam \input_3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[5]));
// synopsys translate_off
defparam \input_3[5]~I .input_async_reset = "none";
defparam \input_3[5]~I .input_power_up = "low";
defparam \input_3[5]~I .input_register_mode = "none";
defparam \input_3[5]~I .input_sync_reset = "none";
defparam \input_3[5]~I .oe_async_reset = "none";
defparam \input_3[5]~I .oe_power_up = "low";
defparam \input_3[5]~I .oe_register_mode = "none";
defparam \input_3[5]~I .oe_sync_reset = "none";
defparam \input_3[5]~I .operation_mode = "input";
defparam \input_3[5]~I .output_async_reset = "none";
defparam \input_3[5]~I .output_power_up = "low";
defparam \input_3[5]~I .output_register_mode = "none";
defparam \input_3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[6]));
// synopsys translate_off
defparam \input_3[6]~I .input_async_reset = "none";
defparam \input_3[6]~I .input_power_up = "low";
defparam \input_3[6]~I .input_register_mode = "none";
defparam \input_3[6]~I .input_sync_reset = "none";
defparam \input_3[6]~I .oe_async_reset = "none";
defparam \input_3[6]~I .oe_power_up = "low";
defparam \input_3[6]~I .oe_register_mode = "none";
defparam \input_3[6]~I .oe_sync_reset = "none";
defparam \input_3[6]~I .operation_mode = "input";
defparam \input_3[6]~I .output_async_reset = "none";
defparam \input_3[6]~I .output_power_up = "low";
defparam \input_3[6]~I .output_register_mode = "none";
defparam \input_3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[7]));
// synopsys translate_off
defparam \input_1[7]~I .input_async_reset = "none";
defparam \input_1[7]~I .input_power_up = "low";
defparam \input_1[7]~I .input_register_mode = "none";
defparam \input_1[7]~I .input_sync_reset = "none";
defparam \input_1[7]~I .oe_async_reset = "none";
defparam \input_1[7]~I .oe_power_up = "low";
defparam \input_1[7]~I .oe_register_mode = "none";
defparam \input_1[7]~I .oe_sync_reset = "none";
defparam \input_1[7]~I .operation_mode = "input";
defparam \input_1[7]~I .output_async_reset = "none";
defparam \input_1[7]~I .output_power_up = "low";
defparam \input_1[7]~I .output_register_mode = "none";
defparam \input_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[9]));
// synopsys translate_off
defparam \input_2[9]~I .input_async_reset = "none";
defparam \input_2[9]~I .input_power_up = "low";
defparam \input_2[9]~I .input_register_mode = "none";
defparam \input_2[9]~I .input_sync_reset = "none";
defparam \input_2[9]~I .oe_async_reset = "none";
defparam \input_2[9]~I .oe_power_up = "low";
defparam \input_2[9]~I .oe_register_mode = "none";
defparam \input_2[9]~I .oe_sync_reset = "none";
defparam \input_2[9]~I .operation_mode = "input";
defparam \input_2[9]~I .output_async_reset = "none";
defparam \input_2[9]~I .output_power_up = "low";
defparam \input_2[9]~I .output_register_mode = "none";
defparam \input_2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[9]));
// synopsys translate_off
defparam \input_3[9]~I .input_async_reset = "none";
defparam \input_3[9]~I .input_power_up = "low";
defparam \input_3[9]~I .input_register_mode = "none";
defparam \input_3[9]~I .input_sync_reset = "none";
defparam \input_3[9]~I .oe_async_reset = "none";
defparam \input_3[9]~I .oe_power_up = "low";
defparam \input_3[9]~I .oe_register_mode = "none";
defparam \input_3[9]~I .oe_sync_reset = "none";
defparam \input_3[9]~I .operation_mode = "input";
defparam \input_3[9]~I .output_async_reset = "none";
defparam \input_3[9]~I .output_power_up = "low";
defparam \input_3[9]~I .output_register_mode = "none";
defparam \input_3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[10]));
// synopsys translate_off
defparam \input_1[10]~I .input_async_reset = "none";
defparam \input_1[10]~I .input_power_up = "low";
defparam \input_1[10]~I .input_register_mode = "none";
defparam \input_1[10]~I .input_sync_reset = "none";
defparam \input_1[10]~I .oe_async_reset = "none";
defparam \input_1[10]~I .oe_power_up = "low";
defparam \input_1[10]~I .oe_register_mode = "none";
defparam \input_1[10]~I .oe_sync_reset = "none";
defparam \input_1[10]~I .operation_mode = "input";
defparam \input_1[10]~I .output_async_reset = "none";
defparam \input_1[10]~I .output_power_up = "low";
defparam \input_1[10]~I .output_register_mode = "none";
defparam \input_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[10]));
// synopsys translate_off
defparam \input_0[10]~I .input_async_reset = "none";
defparam \input_0[10]~I .input_power_up = "low";
defparam \input_0[10]~I .input_register_mode = "none";
defparam \input_0[10]~I .input_sync_reset = "none";
defparam \input_0[10]~I .oe_async_reset = "none";
defparam \input_0[10]~I .oe_power_up = "low";
defparam \input_0[10]~I .oe_register_mode = "none";
defparam \input_0[10]~I .oe_sync_reset = "none";
defparam \input_0[10]~I .operation_mode = "input";
defparam \input_0[10]~I .output_async_reset = "none";
defparam \input_0[10]~I .output_power_up = "low";
defparam \input_0[10]~I .output_register_mode = "none";
defparam \input_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[11]));
// synopsys translate_off
defparam \input_2[11]~I .input_async_reset = "none";
defparam \input_2[11]~I .input_power_up = "low";
defparam \input_2[11]~I .input_register_mode = "none";
defparam \input_2[11]~I .input_sync_reset = "none";
defparam \input_2[11]~I .oe_async_reset = "none";
defparam \input_2[11]~I .oe_power_up = "low";
defparam \input_2[11]~I .oe_register_mode = "none";
defparam \input_2[11]~I .oe_sync_reset = "none";
defparam \input_2[11]~I .operation_mode = "input";
defparam \input_2[11]~I .output_async_reset = "none";
defparam \input_2[11]~I .output_power_up = "low";
defparam \input_2[11]~I .output_register_mode = "none";
defparam \input_2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[11]));
// synopsys translate_off
defparam \input_0[11]~I .input_async_reset = "none";
defparam \input_0[11]~I .input_power_up = "low";
defparam \input_0[11]~I .input_register_mode = "none";
defparam \input_0[11]~I .input_sync_reset = "none";
defparam \input_0[11]~I .oe_async_reset = "none";
defparam \input_0[11]~I .oe_power_up = "low";
defparam \input_0[11]~I .oe_register_mode = "none";
defparam \input_0[11]~I .oe_sync_reset = "none";
defparam \input_0[11]~I .operation_mode = "input";
defparam \input_0[11]~I .output_async_reset = "none";
defparam \input_0[11]~I .output_power_up = "low";
defparam \input_0[11]~I .output_register_mode = "none";
defparam \input_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[13]));
// synopsys translate_off
defparam \input_2[13]~I .input_async_reset = "none";
defparam \input_2[13]~I .input_power_up = "low";
defparam \input_2[13]~I .input_register_mode = "none";
defparam \input_2[13]~I .input_sync_reset = "none";
defparam \input_2[13]~I .oe_async_reset = "none";
defparam \input_2[13]~I .oe_power_up = "low";
defparam \input_2[13]~I .oe_register_mode = "none";
defparam \input_2[13]~I .oe_sync_reset = "none";
defparam \input_2[13]~I .operation_mode = "input";
defparam \input_2[13]~I .output_async_reset = "none";
defparam \input_2[13]~I .output_power_up = "low";
defparam \input_2[13]~I .output_register_mode = "none";
defparam \input_2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[13]));
// synopsys translate_off
defparam \input_0[13]~I .input_async_reset = "none";
defparam \input_0[13]~I .input_power_up = "low";
defparam \input_0[13]~I .input_register_mode = "none";
defparam \input_0[13]~I .input_sync_reset = "none";
defparam \input_0[13]~I .oe_async_reset = "none";
defparam \input_0[13]~I .oe_power_up = "low";
defparam \input_0[13]~I .oe_register_mode = "none";
defparam \input_0[13]~I .oe_sync_reset = "none";
defparam \input_0[13]~I .operation_mode = "input";
defparam \input_0[13]~I .output_async_reset = "none";
defparam \input_0[13]~I .output_power_up = "low";
defparam \input_0[13]~I .output_register_mode = "none";
defparam \input_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[0]));
// synopsys translate_off
defparam \input_2[0]~I .input_async_reset = "none";
defparam \input_2[0]~I .input_power_up = "low";
defparam \input_2[0]~I .input_register_mode = "none";
defparam \input_2[0]~I .input_sync_reset = "none";
defparam \input_2[0]~I .oe_async_reset = "none";
defparam \input_2[0]~I .oe_power_up = "low";
defparam \input_2[0]~I .oe_register_mode = "none";
defparam \input_2[0]~I .oe_sync_reset = "none";
defparam \input_2[0]~I .operation_mode = "input";
defparam \input_2[0]~I .output_async_reset = "none";
defparam \input_2[0]~I .output_power_up = "low";
defparam \input_2[0]~I .output_register_mode = "none";
defparam \input_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \filter_type2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\filter_type2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(filter_type2[1]));
// synopsys translate_off
defparam \filter_type2[1]~I .input_async_reset = "none";
defparam \filter_type2[1]~I .input_power_up = "low";
defparam \filter_type2[1]~I .input_register_mode = "none";
defparam \filter_type2[1]~I .input_sync_reset = "none";
defparam \filter_type2[1]~I .oe_async_reset = "none";
defparam \filter_type2[1]~I .oe_power_up = "low";
defparam \filter_type2[1]~I .oe_register_mode = "none";
defparam \filter_type2[1]~I .oe_sync_reset = "none";
defparam \filter_type2[1]~I .operation_mode = "input";
defparam \filter_type2[1]~I .output_async_reset = "none";
defparam \filter_type2[1]~I .output_power_up = "low";
defparam \filter_type2[1]~I .output_register_mode = "none";
defparam \filter_type2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[0]));
// synopsys translate_off
defparam \input_1[0]~I .input_async_reset = "none";
defparam \input_1[0]~I .input_power_up = "low";
defparam \input_1[0]~I .input_register_mode = "none";
defparam \input_1[0]~I .input_sync_reset = "none";
defparam \input_1[0]~I .oe_async_reset = "none";
defparam \input_1[0]~I .oe_power_up = "low";
defparam \input_1[0]~I .oe_register_mode = "none";
defparam \input_1[0]~I .oe_sync_reset = "none";
defparam \input_1[0]~I .operation_mode = "input";
defparam \input_1[0]~I .output_async_reset = "none";
defparam \input_1[0]~I .output_power_up = "low";
defparam \input_1[0]~I .output_register_mode = "none";
defparam \input_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \filter_type2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\filter_type2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(filter_type2[0]));
// synopsys translate_off
defparam \filter_type2[0]~I .input_async_reset = "none";
defparam \filter_type2[0]~I .input_power_up = "low";
defparam \filter_type2[0]~I .input_register_mode = "none";
defparam \filter_type2[0]~I .input_sync_reset = "none";
defparam \filter_type2[0]~I .oe_async_reset = "none";
defparam \filter_type2[0]~I .oe_power_up = "low";
defparam \filter_type2[0]~I .oe_register_mode = "none";
defparam \filter_type2[0]~I .oe_sync_reset = "none";
defparam \filter_type2[0]~I .operation_mode = "input";
defparam \filter_type2[0]~I .output_async_reset = "none";
defparam \filter_type2[0]~I .output_power_up = "low";
defparam \filter_type2[0]~I .output_register_mode = "none";
defparam \filter_type2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[0]));
// synopsys translate_off
defparam \input_0[0]~I .input_async_reset = "none";
defparam \input_0[0]~I .input_power_up = "low";
defparam \input_0[0]~I .input_register_mode = "none";
defparam \input_0[0]~I .input_sync_reset = "none";
defparam \input_0[0]~I .oe_async_reset = "none";
defparam \input_0[0]~I .oe_power_up = "low";
defparam \input_0[0]~I .oe_register_mode = "none";
defparam \input_0[0]~I .oe_sync_reset = "none";
defparam \input_0[0]~I .operation_mode = "input";
defparam \input_0[0]~I .output_async_reset = "none";
defparam \input_0[0]~I .output_power_up = "low";
defparam \input_0[0]~I .output_register_mode = "none";
defparam \input_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N6
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\filter_type2~combout [1] & (((\filter_type2~combout [0])))) # (!\filter_type2~combout [1] & ((\filter_type2~combout [0] & (\input_1~combout [0])) # (!\filter_type2~combout [0] & ((\input_0~combout [0])))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_1~combout [0]),
	.datac(\filter_type2~combout [0]),
	.datad(\input_0~combout [0]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hE5E0;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N0
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\filter_type2~combout [1] & ((\Mux13~0_combout  & (\input_3~combout [0])) # (!\Mux13~0_combout  & ((\input_2~combout [0]))))) # (!\filter_type2~combout [1] & (((\Mux13~0_combout ))))

	.dataa(\input_3~combout [0]),
	.datab(\input_2~combout [0]),
	.datac(\filter_type2~combout [1]),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hAFC0;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N1
cycloneii_lcell_ff \output_final[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[0]~reg0_regout ));

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[1]));
// synopsys translate_off
defparam \input_1[1]~I .input_async_reset = "none";
defparam \input_1[1]~I .input_power_up = "low";
defparam \input_1[1]~I .input_register_mode = "none";
defparam \input_1[1]~I .input_sync_reset = "none";
defparam \input_1[1]~I .oe_async_reset = "none";
defparam \input_1[1]~I .oe_power_up = "low";
defparam \input_1[1]~I .oe_register_mode = "none";
defparam \input_1[1]~I .oe_sync_reset = "none";
defparam \input_1[1]~I .operation_mode = "input";
defparam \input_1[1]~I .output_async_reset = "none";
defparam \input_1[1]~I .output_power_up = "low";
defparam \input_1[1]~I .output_register_mode = "none";
defparam \input_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[1]));
// synopsys translate_off
defparam \input_3[1]~I .input_async_reset = "none";
defparam \input_3[1]~I .input_power_up = "low";
defparam \input_3[1]~I .input_register_mode = "none";
defparam \input_3[1]~I .input_sync_reset = "none";
defparam \input_3[1]~I .oe_async_reset = "none";
defparam \input_3[1]~I .oe_power_up = "low";
defparam \input_3[1]~I .oe_register_mode = "none";
defparam \input_3[1]~I .oe_sync_reset = "none";
defparam \input_3[1]~I .operation_mode = "input";
defparam \input_3[1]~I .output_async_reset = "none";
defparam \input_3[1]~I .output_power_up = "low";
defparam \input_3[1]~I .output_register_mode = "none";
defparam \input_3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N10
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux12~0_combout  & (((\input_3~combout [1])) # (!\filter_type2~combout [0]))) # (!\Mux12~0_combout  & (\filter_type2~combout [0] & (\input_1~combout [1])))

	.dataa(\Mux12~0_combout ),
	.datab(\filter_type2~combout [0]),
	.datac(\input_1~combout [1]),
	.datad(\input_3~combout [1]),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hEA62;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N11
cycloneii_lcell_ff \output_final[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[1]~reg0_regout ));

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[2]));
// synopsys translate_off
defparam \input_3[2]~I .input_async_reset = "none";
defparam \input_3[2]~I .input_power_up = "low";
defparam \input_3[2]~I .input_register_mode = "none";
defparam \input_3[2]~I .input_sync_reset = "none";
defparam \input_3[2]~I .oe_async_reset = "none";
defparam \input_3[2]~I .oe_power_up = "low";
defparam \input_3[2]~I .oe_register_mode = "none";
defparam \input_3[2]~I .oe_sync_reset = "none";
defparam \input_3[2]~I .operation_mode = "input";
defparam \input_3[2]~I .output_async_reset = "none";
defparam \input_3[2]~I .output_power_up = "low";
defparam \input_3[2]~I .output_register_mode = "none";
defparam \input_3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[2]));
// synopsys translate_off
defparam \input_0[2]~I .input_async_reset = "none";
defparam \input_0[2]~I .input_power_up = "low";
defparam \input_0[2]~I .input_register_mode = "none";
defparam \input_0[2]~I .input_sync_reset = "none";
defparam \input_0[2]~I .oe_async_reset = "none";
defparam \input_0[2]~I .oe_power_up = "low";
defparam \input_0[2]~I .oe_register_mode = "none";
defparam \input_0[2]~I .oe_sync_reset = "none";
defparam \input_0[2]~I .operation_mode = "input";
defparam \input_0[2]~I .output_async_reset = "none";
defparam \input_0[2]~I .output_power_up = "low";
defparam \input_0[2]~I .output_register_mode = "none";
defparam \input_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N2
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\filter_type2~combout [0] & ((\input_1~combout [2]) # ((\filter_type2~combout [1])))) # (!\filter_type2~combout [0] & (((!\filter_type2~combout [1] & \input_0~combout [2]))))

	.dataa(\input_1~combout [2]),
	.datab(\filter_type2~combout [0]),
	.datac(\filter_type2~combout [1]),
	.datad(\input_0~combout [2]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hCBC8;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N20
cycloneii_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\filter_type2~combout [1] & ((\Mux11~0_combout  & ((\input_3~combout [2]))) # (!\Mux11~0_combout  & (\input_2~combout [2])))) # (!\filter_type2~combout [1] & (((\Mux11~0_combout ))))

	.dataa(\input_2~combout [2]),
	.datab(\input_3~combout [2]),
	.datac(\filter_type2~combout [1]),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hCFA0;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N21
cycloneii_lcell_ff \output_final[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[2]~reg0_regout ));

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[3]));
// synopsys translate_off
defparam \input_3[3]~I .input_async_reset = "none";
defparam \input_3[3]~I .input_power_up = "low";
defparam \input_3[3]~I .input_register_mode = "none";
defparam \input_3[3]~I .input_sync_reset = "none";
defparam \input_3[3]~I .oe_async_reset = "none";
defparam \input_3[3]~I .oe_power_up = "low";
defparam \input_3[3]~I .oe_register_mode = "none";
defparam \input_3[3]~I .oe_sync_reset = "none";
defparam \input_3[3]~I .operation_mode = "input";
defparam \input_3[3]~I .output_async_reset = "none";
defparam \input_3[3]~I .output_power_up = "low";
defparam \input_3[3]~I .output_register_mode = "none";
defparam \input_3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[3]));
// synopsys translate_off
defparam \input_0[3]~I .input_async_reset = "none";
defparam \input_0[3]~I .input_power_up = "low";
defparam \input_0[3]~I .input_register_mode = "none";
defparam \input_0[3]~I .input_sync_reset = "none";
defparam \input_0[3]~I .oe_async_reset = "none";
defparam \input_0[3]~I .oe_power_up = "low";
defparam \input_0[3]~I .oe_register_mode = "none";
defparam \input_0[3]~I .oe_sync_reset = "none";
defparam \input_0[3]~I .operation_mode = "input";
defparam \input_0[3]~I .output_async_reset = "none";
defparam \input_0[3]~I .output_power_up = "low";
defparam \input_0[3]~I .output_register_mode = "none";
defparam \input_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[3]));
// synopsys translate_off
defparam \input_2[3]~I .input_async_reset = "none";
defparam \input_2[3]~I .input_power_up = "low";
defparam \input_2[3]~I .input_register_mode = "none";
defparam \input_2[3]~I .input_sync_reset = "none";
defparam \input_2[3]~I .oe_async_reset = "none";
defparam \input_2[3]~I .oe_power_up = "low";
defparam \input_2[3]~I .oe_register_mode = "none";
defparam \input_2[3]~I .oe_sync_reset = "none";
defparam \input_2[3]~I .operation_mode = "input";
defparam \input_2[3]~I .output_async_reset = "none";
defparam \input_2[3]~I .output_power_up = "low";
defparam \input_2[3]~I .output_register_mode = "none";
defparam \input_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N12
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\filter_type2~combout [1] & (((\filter_type2~combout [0]) # (\input_2~combout [3])))) # (!\filter_type2~combout [1] & (\input_0~combout [3] & (!\filter_type2~combout [0])))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_0~combout [3]),
	.datac(\filter_type2~combout [0]),
	.datad(\input_2~combout [3]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hAEA4;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N30
cycloneii_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\filter_type2~combout [0] & ((\Mux10~0_combout  & ((\input_3~combout [3]))) # (!\Mux10~0_combout  & (\input_1~combout [3])))) # (!\filter_type2~combout [0] & (((\Mux10~0_combout ))))

	.dataa(\input_1~combout [3]),
	.datab(\input_3~combout [3]),
	.datac(\filter_type2~combout [0]),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hCFA0;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N31
cycloneii_lcell_ff \output_final[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[3]~reg0_regout ));

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[4]));
// synopsys translate_off
defparam \input_2[4]~I .input_async_reset = "none";
defparam \input_2[4]~I .input_power_up = "low";
defparam \input_2[4]~I .input_register_mode = "none";
defparam \input_2[4]~I .input_sync_reset = "none";
defparam \input_2[4]~I .oe_async_reset = "none";
defparam \input_2[4]~I .oe_power_up = "low";
defparam \input_2[4]~I .oe_register_mode = "none";
defparam \input_2[4]~I .oe_sync_reset = "none";
defparam \input_2[4]~I .operation_mode = "input";
defparam \input_2[4]~I .output_async_reset = "none";
defparam \input_2[4]~I .output_power_up = "low";
defparam \input_2[4]~I .output_register_mode = "none";
defparam \input_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[4]));
// synopsys translate_off
defparam \input_0[4]~I .input_async_reset = "none";
defparam \input_0[4]~I .input_power_up = "low";
defparam \input_0[4]~I .input_register_mode = "none";
defparam \input_0[4]~I .input_sync_reset = "none";
defparam \input_0[4]~I .oe_async_reset = "none";
defparam \input_0[4]~I .oe_power_up = "low";
defparam \input_0[4]~I .oe_register_mode = "none";
defparam \input_0[4]~I .oe_sync_reset = "none";
defparam \input_0[4]~I .operation_mode = "input";
defparam \input_0[4]~I .output_async_reset = "none";
defparam \input_0[4]~I .output_power_up = "low";
defparam \input_0[4]~I .output_register_mode = "none";
defparam \input_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[4]));
// synopsys translate_off
defparam \input_1[4]~I .input_async_reset = "none";
defparam \input_1[4]~I .input_power_up = "low";
defparam \input_1[4]~I .input_register_mode = "none";
defparam \input_1[4]~I .input_sync_reset = "none";
defparam \input_1[4]~I .oe_async_reset = "none";
defparam \input_1[4]~I .oe_power_up = "low";
defparam \input_1[4]~I .oe_register_mode = "none";
defparam \input_1[4]~I .oe_sync_reset = "none";
defparam \input_1[4]~I .operation_mode = "input";
defparam \input_1[4]~I .output_async_reset = "none";
defparam \input_1[4]~I .output_power_up = "low";
defparam \input_1[4]~I .output_register_mode = "none";
defparam \input_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N22
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\filter_type2~combout [1] & (((\filter_type2~combout [0])))) # (!\filter_type2~combout [1] & ((\filter_type2~combout [0] & ((\input_1~combout [4]))) # (!\filter_type2~combout [0] & (\input_0~combout [4]))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_0~combout [4]),
	.datac(\filter_type2~combout [0]),
	.datad(\input_1~combout [4]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hF4A4;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N8
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\filter_type2~combout [1] & ((\Mux9~0_combout  & (\input_3~combout [4])) # (!\Mux9~0_combout  & ((\input_2~combout [4]))))) # (!\filter_type2~combout [1] & (((\Mux9~0_combout ))))

	.dataa(\input_3~combout [4]),
	.datab(\input_2~combout [4]),
	.datac(\filter_type2~combout [1]),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hAFC0;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N9
cycloneii_lcell_ff \output_final[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[4]~reg0_regout ));

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[5]));
// synopsys translate_off
defparam \input_0[5]~I .input_async_reset = "none";
defparam \input_0[5]~I .input_power_up = "low";
defparam \input_0[5]~I .input_register_mode = "none";
defparam \input_0[5]~I .input_sync_reset = "none";
defparam \input_0[5]~I .oe_async_reset = "none";
defparam \input_0[5]~I .oe_power_up = "low";
defparam \input_0[5]~I .oe_register_mode = "none";
defparam \input_0[5]~I .oe_sync_reset = "none";
defparam \input_0[5]~I .operation_mode = "input";
defparam \input_0[5]~I .output_async_reset = "none";
defparam \input_0[5]~I .output_power_up = "low";
defparam \input_0[5]~I .output_register_mode = "none";
defparam \input_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[5]));
// synopsys translate_off
defparam \input_2[5]~I .input_async_reset = "none";
defparam \input_2[5]~I .input_power_up = "low";
defparam \input_2[5]~I .input_register_mode = "none";
defparam \input_2[5]~I .input_sync_reset = "none";
defparam \input_2[5]~I .oe_async_reset = "none";
defparam \input_2[5]~I .oe_power_up = "low";
defparam \input_2[5]~I .oe_register_mode = "none";
defparam \input_2[5]~I .oe_sync_reset = "none";
defparam \input_2[5]~I .operation_mode = "input";
defparam \input_2[5]~I .output_async_reset = "none";
defparam \input_2[5]~I .output_power_up = "low";
defparam \input_2[5]~I .output_register_mode = "none";
defparam \input_2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N24
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\filter_type2~combout [1] & (((\filter_type2~combout [0]) # (\input_2~combout [5])))) # (!\filter_type2~combout [1] & (\input_0~combout [5] & (!\filter_type2~combout [0])))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_0~combout [5]),
	.datac(\filter_type2~combout [0]),
	.datad(\input_2~combout [5]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hAEA4;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[5]));
// synopsys translate_off
defparam \input_1[5]~I .input_async_reset = "none";
defparam \input_1[5]~I .input_power_up = "low";
defparam \input_1[5]~I .input_register_mode = "none";
defparam \input_1[5]~I .input_sync_reset = "none";
defparam \input_1[5]~I .oe_async_reset = "none";
defparam \input_1[5]~I .oe_power_up = "low";
defparam \input_1[5]~I .oe_register_mode = "none";
defparam \input_1[5]~I .oe_sync_reset = "none";
defparam \input_1[5]~I .operation_mode = "input";
defparam \input_1[5]~I .output_async_reset = "none";
defparam \input_1[5]~I .output_power_up = "low";
defparam \input_1[5]~I .output_register_mode = "none";
defparam \input_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N18
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\filter_type2~combout [0] & ((\Mux8~0_combout  & (\input_3~combout [5])) # (!\Mux8~0_combout  & ((\input_1~combout [5]))))) # (!\filter_type2~combout [0] & (((\Mux8~0_combout ))))

	.dataa(\input_3~combout [5]),
	.datab(\filter_type2~combout [0]),
	.datac(\Mux8~0_combout ),
	.datad(\input_1~combout [5]),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hBCB0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N19
cycloneii_lcell_ff \output_final[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[5]~reg0_regout ));

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[6]));
// synopsys translate_off
defparam \input_1[6]~I .input_async_reset = "none";
defparam \input_1[6]~I .input_power_up = "low";
defparam \input_1[6]~I .input_register_mode = "none";
defparam \input_1[6]~I .input_sync_reset = "none";
defparam \input_1[6]~I .oe_async_reset = "none";
defparam \input_1[6]~I .oe_power_up = "low";
defparam \input_1[6]~I .oe_register_mode = "none";
defparam \input_1[6]~I .oe_sync_reset = "none";
defparam \input_1[6]~I .operation_mode = "input";
defparam \input_1[6]~I .output_async_reset = "none";
defparam \input_1[6]~I .output_power_up = "low";
defparam \input_1[6]~I .output_register_mode = "none";
defparam \input_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[6]));
// synopsys translate_off
defparam \input_0[6]~I .input_async_reset = "none";
defparam \input_0[6]~I .input_power_up = "low";
defparam \input_0[6]~I .input_register_mode = "none";
defparam \input_0[6]~I .input_sync_reset = "none";
defparam \input_0[6]~I .oe_async_reset = "none";
defparam \input_0[6]~I .oe_power_up = "low";
defparam \input_0[6]~I .oe_register_mode = "none";
defparam \input_0[6]~I .oe_sync_reset = "none";
defparam \input_0[6]~I .operation_mode = "input";
defparam \input_0[6]~I .output_async_reset = "none";
defparam \input_0[6]~I .output_power_up = "low";
defparam \input_0[6]~I .output_register_mode = "none";
defparam \input_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N26
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\filter_type2~combout [1] & (((\filter_type2~combout [0])))) # (!\filter_type2~combout [1] & ((\filter_type2~combout [0] & (\input_1~combout [6])) # (!\filter_type2~combout [0] & ((\input_0~combout [6])))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_1~combout [6]),
	.datac(\filter_type2~combout [0]),
	.datad(\input_0~combout [6]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hE5E0;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[6]));
// synopsys translate_off
defparam \input_2[6]~I .input_async_reset = "none";
defparam \input_2[6]~I .input_power_up = "low";
defparam \input_2[6]~I .input_register_mode = "none";
defparam \input_2[6]~I .input_sync_reset = "none";
defparam \input_2[6]~I .oe_async_reset = "none";
defparam \input_2[6]~I .oe_power_up = "low";
defparam \input_2[6]~I .oe_register_mode = "none";
defparam \input_2[6]~I .oe_sync_reset = "none";
defparam \input_2[6]~I .operation_mode = "input";
defparam \input_2[6]~I .output_async_reset = "none";
defparam \input_2[6]~I .output_power_up = "low";
defparam \input_2[6]~I .output_register_mode = "none";
defparam \input_2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N28
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\input_3~combout [6]) # ((!\filter_type2~combout [1])))) # (!\Mux7~0_combout  & (((\filter_type2~combout [1] & \input_2~combout [6]))))

	.dataa(\input_3~combout [6]),
	.datab(\Mux7~0_combout ),
	.datac(\filter_type2~combout [1]),
	.datad(\input_2~combout [6]),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hBC8C;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X81_Y50_N29
cycloneii_lcell_ff \output_final[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[6]~reg0_regout ));

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[7]));
// synopsys translate_off
defparam \input_0[7]~I .input_async_reset = "none";
defparam \input_0[7]~I .input_power_up = "low";
defparam \input_0[7]~I .input_register_mode = "none";
defparam \input_0[7]~I .input_sync_reset = "none";
defparam \input_0[7]~I .oe_async_reset = "none";
defparam \input_0[7]~I .oe_power_up = "low";
defparam \input_0[7]~I .oe_register_mode = "none";
defparam \input_0[7]~I .oe_sync_reset = "none";
defparam \input_0[7]~I .operation_mode = "input";
defparam \input_0[7]~I .output_async_reset = "none";
defparam \input_0[7]~I .output_power_up = "low";
defparam \input_0[7]~I .output_register_mode = "none";
defparam \input_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[7]));
// synopsys translate_off
defparam \input_2[7]~I .input_async_reset = "none";
defparam \input_2[7]~I .input_power_up = "low";
defparam \input_2[7]~I .input_register_mode = "none";
defparam \input_2[7]~I .input_sync_reset = "none";
defparam \input_2[7]~I .oe_async_reset = "none";
defparam \input_2[7]~I .oe_power_up = "low";
defparam \input_2[7]~I .oe_register_mode = "none";
defparam \input_2[7]~I .oe_sync_reset = "none";
defparam \input_2[7]~I .operation_mode = "input";
defparam \input_2[7]~I .output_async_reset = "none";
defparam \input_2[7]~I .output_power_up = "low";
defparam \input_2[7]~I .output_register_mode = "none";
defparam \input_2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N30
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\filter_type2~combout [1] & ((\filter_type2~combout [0]) # ((\input_2~combout [7])))) # (!\filter_type2~combout [1] & (!\filter_type2~combout [0] & (\input_0~combout [7])))

	.dataa(\filter_type2~combout [1]),
	.datab(\filter_type2~combout [0]),
	.datac(\input_0~combout [7]),
	.datad(\input_2~combout [7]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hBA98;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[7]));
// synopsys translate_off
defparam \input_3[7]~I .input_async_reset = "none";
defparam \input_3[7]~I .input_power_up = "low";
defparam \input_3[7]~I .input_register_mode = "none";
defparam \input_3[7]~I .input_sync_reset = "none";
defparam \input_3[7]~I .oe_async_reset = "none";
defparam \input_3[7]~I .oe_power_up = "low";
defparam \input_3[7]~I .oe_register_mode = "none";
defparam \input_3[7]~I .oe_sync_reset = "none";
defparam \input_3[7]~I .operation_mode = "input";
defparam \input_3[7]~I .output_async_reset = "none";
defparam \input_3[7]~I .output_power_up = "low";
defparam \input_3[7]~I .output_register_mode = "none";
defparam \input_3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N0
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux6~0_combout  & (((\input_3~combout [7]) # (!\filter_type2~combout [0])))) # (!\Mux6~0_combout  & (\input_1~combout [7] & ((\filter_type2~combout [0]))))

	.dataa(\input_1~combout [7]),
	.datab(\Mux6~0_combout ),
	.datac(\input_3~combout [7]),
	.datad(\filter_type2~combout [0]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hE2CC;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y27_N1
cycloneii_lcell_ff \output_final[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[7]~reg0_regout ));

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[8]));
// synopsys translate_off
defparam \input_3[8]~I .input_async_reset = "none";
defparam \input_3[8]~I .input_power_up = "low";
defparam \input_3[8]~I .input_register_mode = "none";
defparam \input_3[8]~I .input_sync_reset = "none";
defparam \input_3[8]~I .oe_async_reset = "none";
defparam \input_3[8]~I .oe_power_up = "low";
defparam \input_3[8]~I .oe_register_mode = "none";
defparam \input_3[8]~I .oe_sync_reset = "none";
defparam \input_3[8]~I .operation_mode = "input";
defparam \input_3[8]~I .output_async_reset = "none";
defparam \input_3[8]~I .output_power_up = "low";
defparam \input_3[8]~I .output_register_mode = "none";
defparam \input_3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[8]));
// synopsys translate_off
defparam \input_1[8]~I .input_async_reset = "none";
defparam \input_1[8]~I .input_power_up = "low";
defparam \input_1[8]~I .input_register_mode = "none";
defparam \input_1[8]~I .input_sync_reset = "none";
defparam \input_1[8]~I .oe_async_reset = "none";
defparam \input_1[8]~I .oe_power_up = "low";
defparam \input_1[8]~I .oe_register_mode = "none";
defparam \input_1[8]~I .oe_sync_reset = "none";
defparam \input_1[8]~I .operation_mode = "input";
defparam \input_1[8]~I .output_async_reset = "none";
defparam \input_1[8]~I .output_power_up = "low";
defparam \input_1[8]~I .output_register_mode = "none";
defparam \input_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[8]));
// synopsys translate_off
defparam \input_0[8]~I .input_async_reset = "none";
defparam \input_0[8]~I .input_power_up = "low";
defparam \input_0[8]~I .input_register_mode = "none";
defparam \input_0[8]~I .input_sync_reset = "none";
defparam \input_0[8]~I .oe_async_reset = "none";
defparam \input_0[8]~I .oe_power_up = "low";
defparam \input_0[8]~I .oe_register_mode = "none";
defparam \input_0[8]~I .oe_sync_reset = "none";
defparam \input_0[8]~I .operation_mode = "input";
defparam \input_0[8]~I .output_async_reset = "none";
defparam \input_0[8]~I .output_power_up = "low";
defparam \input_0[8]~I .output_register_mode = "none";
defparam \input_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N24
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\filter_type2~combout [1] & (((\filter_type2~combout [0])))) # (!\filter_type2~combout [1] & ((\filter_type2~combout [0] & (\input_1~combout [8])) # (!\filter_type2~combout [0] & ((\input_0~combout [8])))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_1~combout [8]),
	.datac(\input_0~combout [8]),
	.datad(\filter_type2~combout [0]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hEE50;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[8]));
// synopsys translate_off
defparam \input_2[8]~I .input_async_reset = "none";
defparam \input_2[8]~I .input_power_up = "low";
defparam \input_2[8]~I .input_register_mode = "none";
defparam \input_2[8]~I .input_sync_reset = "none";
defparam \input_2[8]~I .oe_async_reset = "none";
defparam \input_2[8]~I .oe_power_up = "low";
defparam \input_2[8]~I .oe_register_mode = "none";
defparam \input_2[8]~I .oe_sync_reset = "none";
defparam \input_2[8]~I .operation_mode = "input";
defparam \input_2[8]~I .output_async_reset = "none";
defparam \input_2[8]~I .output_power_up = "low";
defparam \input_2[8]~I .output_register_mode = "none";
defparam \input_2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N2
cycloneii_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\filter_type2~combout [1] & ((\Mux5~0_combout  & (\input_3~combout [8])) # (!\Mux5~0_combout  & ((\input_2~combout [8]))))) # (!\filter_type2~combout [1] & (((\Mux5~0_combout ))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_3~combout [8]),
	.datac(\Mux5~0_combout ),
	.datad(\input_2~combout [8]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hDAD0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y27_N3
cycloneii_lcell_ff \output_final[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[8]~reg0_regout ));

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[9]));
// synopsys translate_off
defparam \input_1[9]~I .input_async_reset = "none";
defparam \input_1[9]~I .input_power_up = "low";
defparam \input_1[9]~I .input_register_mode = "none";
defparam \input_1[9]~I .input_sync_reset = "none";
defparam \input_1[9]~I .oe_async_reset = "none";
defparam \input_1[9]~I .oe_power_up = "low";
defparam \input_1[9]~I .oe_register_mode = "none";
defparam \input_1[9]~I .oe_sync_reset = "none";
defparam \input_1[9]~I .operation_mode = "input";
defparam \input_1[9]~I .output_async_reset = "none";
defparam \input_1[9]~I .output_power_up = "low";
defparam \input_1[9]~I .output_register_mode = "none";
defparam \input_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[9]));
// synopsys translate_off
defparam \input_0[9]~I .input_async_reset = "none";
defparam \input_0[9]~I .input_power_up = "low";
defparam \input_0[9]~I .input_register_mode = "none";
defparam \input_0[9]~I .input_sync_reset = "none";
defparam \input_0[9]~I .oe_async_reset = "none";
defparam \input_0[9]~I .oe_power_up = "low";
defparam \input_0[9]~I .oe_register_mode = "none";
defparam \input_0[9]~I .oe_sync_reset = "none";
defparam \input_0[9]~I .operation_mode = "input";
defparam \input_0[9]~I .output_async_reset = "none";
defparam \input_0[9]~I .output_power_up = "low";
defparam \input_0[9]~I .output_register_mode = "none";
defparam \input_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N26
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\filter_type2~combout [0] & (((\filter_type2~combout [1])))) # (!\filter_type2~combout [0] & ((\filter_type2~combout [1] & (\input_2~combout [9])) # (!\filter_type2~combout [1] & ((\input_0~combout [9])))))

	.dataa(\input_2~combout [9]),
	.datab(\filter_type2~combout [0]),
	.datac(\input_0~combout [9]),
	.datad(\filter_type2~combout [1]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hEE30;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N4
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & ((\input_3~combout [9]) # ((!\filter_type2~combout [0])))) # (!\Mux4~0_combout  & (((\input_1~combout [9] & \filter_type2~combout [0]))))

	.dataa(\input_3~combout [9]),
	.datab(\input_1~combout [9]),
	.datac(\Mux4~0_combout ),
	.datad(\filter_type2~combout [0]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hACF0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y27_N5
cycloneii_lcell_ff \output_final[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[9]~reg0_regout ));

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[10]));
// synopsys translate_off
defparam \input_3[10]~I .input_async_reset = "none";
defparam \input_3[10]~I .input_power_up = "low";
defparam \input_3[10]~I .input_register_mode = "none";
defparam \input_3[10]~I .input_sync_reset = "none";
defparam \input_3[10]~I .oe_async_reset = "none";
defparam \input_3[10]~I .oe_power_up = "low";
defparam \input_3[10]~I .oe_register_mode = "none";
defparam \input_3[10]~I .oe_sync_reset = "none";
defparam \input_3[10]~I .operation_mode = "input";
defparam \input_3[10]~I .output_async_reset = "none";
defparam \input_3[10]~I .output_power_up = "low";
defparam \input_3[10]~I .output_register_mode = "none";
defparam \input_3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[10]));
// synopsys translate_off
defparam \input_2[10]~I .input_async_reset = "none";
defparam \input_2[10]~I .input_power_up = "low";
defparam \input_2[10]~I .input_register_mode = "none";
defparam \input_2[10]~I .input_sync_reset = "none";
defparam \input_2[10]~I .oe_async_reset = "none";
defparam \input_2[10]~I .oe_power_up = "low";
defparam \input_2[10]~I .oe_register_mode = "none";
defparam \input_2[10]~I .oe_sync_reset = "none";
defparam \input_2[10]~I .operation_mode = "input";
defparam \input_2[10]~I .output_async_reset = "none";
defparam \input_2[10]~I .output_power_up = "low";
defparam \input_2[10]~I .output_register_mode = "none";
defparam \input_2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N22
cycloneii_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & ((\input_3~combout [10]) # ((!\filter_type2~combout [1])))) # (!\Mux3~0_combout  & (((\input_2~combout [10] & \filter_type2~combout [1]))))

	.dataa(\Mux3~0_combout ),
	.datab(\input_3~combout [10]),
	.datac(\input_2~combout [10]),
	.datad(\filter_type2~combout [1]),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hD8AA;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y27_N23
cycloneii_lcell_ff \output_final[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[10]~reg0_regout ));

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[11]));
// synopsys translate_off
defparam \input_3[11]~I .input_async_reset = "none";
defparam \input_3[11]~I .input_power_up = "low";
defparam \input_3[11]~I .input_register_mode = "none";
defparam \input_3[11]~I .input_sync_reset = "none";
defparam \input_3[11]~I .oe_async_reset = "none";
defparam \input_3[11]~I .oe_power_up = "low";
defparam \input_3[11]~I .oe_register_mode = "none";
defparam \input_3[11]~I .oe_sync_reset = "none";
defparam \input_3[11]~I .operation_mode = "input";
defparam \input_3[11]~I .output_async_reset = "none";
defparam \input_3[11]~I .output_power_up = "low";
defparam \input_3[11]~I .output_register_mode = "none";
defparam \input_3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[11]));
// synopsys translate_off
defparam \input_1[11]~I .input_async_reset = "none";
defparam \input_1[11]~I .input_power_up = "low";
defparam \input_1[11]~I .input_register_mode = "none";
defparam \input_1[11]~I .input_sync_reset = "none";
defparam \input_1[11]~I .oe_async_reset = "none";
defparam \input_1[11]~I .oe_power_up = "low";
defparam \input_1[11]~I .oe_register_mode = "none";
defparam \input_1[11]~I .oe_sync_reset = "none";
defparam \input_1[11]~I .operation_mode = "input";
defparam \input_1[11]~I .output_async_reset = "none";
defparam \input_1[11]~I .output_power_up = "low";
defparam \input_1[11]~I .output_register_mode = "none";
defparam \input_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N8
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux2~0_combout  & ((\input_3~combout [11]) # ((!\filter_type2~combout [0])))) # (!\Mux2~0_combout  & (((\input_1~combout [11] & \filter_type2~combout [0]))))

	.dataa(\Mux2~0_combout ),
	.datab(\input_3~combout [11]),
	.datac(\input_1~combout [11]),
	.datad(\filter_type2~combout [0]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hD8AA;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y27_N9
cycloneii_lcell_ff \output_final[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[11]~reg0_regout ));

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_2~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_2[12]));
// synopsys translate_off
defparam \input_2[12]~I .input_async_reset = "none";
defparam \input_2[12]~I .input_power_up = "low";
defparam \input_2[12]~I .input_register_mode = "none";
defparam \input_2[12]~I .input_sync_reset = "none";
defparam \input_2[12]~I .oe_async_reset = "none";
defparam \input_2[12]~I .oe_power_up = "low";
defparam \input_2[12]~I .oe_register_mode = "none";
defparam \input_2[12]~I .oe_sync_reset = "none";
defparam \input_2[12]~I .operation_mode = "input";
defparam \input_2[12]~I .output_async_reset = "none";
defparam \input_2[12]~I .output_power_up = "low";
defparam \input_2[12]~I .output_register_mode = "none";
defparam \input_2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_0[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_0~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_0[12]));
// synopsys translate_off
defparam \input_0[12]~I .input_async_reset = "none";
defparam \input_0[12]~I .input_power_up = "low";
defparam \input_0[12]~I .input_register_mode = "none";
defparam \input_0[12]~I .input_sync_reset = "none";
defparam \input_0[12]~I .oe_async_reset = "none";
defparam \input_0[12]~I .oe_power_up = "low";
defparam \input_0[12]~I .oe_register_mode = "none";
defparam \input_0[12]~I .oe_sync_reset = "none";
defparam \input_0[12]~I .operation_mode = "input";
defparam \input_0[12]~I .output_async_reset = "none";
defparam \input_0[12]~I .output_power_up = "low";
defparam \input_0[12]~I .output_register_mode = "none";
defparam \input_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[12]));
// synopsys translate_off
defparam \input_1[12]~I .input_async_reset = "none";
defparam \input_1[12]~I .input_power_up = "low";
defparam \input_1[12]~I .input_register_mode = "none";
defparam \input_1[12]~I .input_sync_reset = "none";
defparam \input_1[12]~I .oe_async_reset = "none";
defparam \input_1[12]~I .oe_power_up = "low";
defparam \input_1[12]~I .oe_register_mode = "none";
defparam \input_1[12]~I .oe_sync_reset = "none";
defparam \input_1[12]~I .operation_mode = "input";
defparam \input_1[12]~I .output_async_reset = "none";
defparam \input_1[12]~I .output_power_up = "low";
defparam \input_1[12]~I .output_register_mode = "none";
defparam \input_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N16
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\filter_type2~combout [1] & (((\filter_type2~combout [0])))) # (!\filter_type2~combout [1] & ((\filter_type2~combout [0] & ((\input_1~combout [12]))) # (!\filter_type2~combout [0] & (\input_0~combout [12]))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_0~combout [12]),
	.datac(\input_1~combout [12]),
	.datad(\filter_type2~combout [0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hFA44;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[12]));
// synopsys translate_off
defparam \input_3[12]~I .input_async_reset = "none";
defparam \input_3[12]~I .input_power_up = "low";
defparam \input_3[12]~I .input_register_mode = "none";
defparam \input_3[12]~I .input_sync_reset = "none";
defparam \input_3[12]~I .oe_async_reset = "none";
defparam \input_3[12]~I .oe_power_up = "low";
defparam \input_3[12]~I .oe_register_mode = "none";
defparam \input_3[12]~I .oe_sync_reset = "none";
defparam \input_3[12]~I .operation_mode = "input";
defparam \input_3[12]~I .output_async_reset = "none";
defparam \input_3[12]~I .output_power_up = "low";
defparam \input_3[12]~I .output_register_mode = "none";
defparam \input_3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N18
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\filter_type2~combout [1] & ((\Mux1~0_combout  & ((\input_3~combout [12]))) # (!\Mux1~0_combout  & (\input_2~combout [12])))) # (!\filter_type2~combout [1] & (((\Mux1~0_combout ))))

	.dataa(\filter_type2~combout [1]),
	.datab(\input_2~combout [12]),
	.datac(\Mux1~0_combout ),
	.datad(\input_3~combout [12]),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hF858;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y27_N19
cycloneii_lcell_ff \output_final[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[12]~reg0_regout ));

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_3[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_3~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_3[13]));
// synopsys translate_off
defparam \input_3[13]~I .input_async_reset = "none";
defparam \input_3[13]~I .input_power_up = "low";
defparam \input_3[13]~I .input_register_mode = "none";
defparam \input_3[13]~I .input_sync_reset = "none";
defparam \input_3[13]~I .oe_async_reset = "none";
defparam \input_3[13]~I .oe_power_up = "low";
defparam \input_3[13]~I .oe_register_mode = "none";
defparam \input_3[13]~I .oe_sync_reset = "none";
defparam \input_3[13]~I .operation_mode = "input";
defparam \input_3[13]~I .output_async_reset = "none";
defparam \input_3[13]~I .output_power_up = "low";
defparam \input_3[13]~I .output_register_mode = "none";
defparam \input_3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_1~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_1[13]));
// synopsys translate_off
defparam \input_1[13]~I .input_async_reset = "none";
defparam \input_1[13]~I .input_power_up = "low";
defparam \input_1[13]~I .input_register_mode = "none";
defparam \input_1[13]~I .input_sync_reset = "none";
defparam \input_1[13]~I .oe_async_reset = "none";
defparam \input_1[13]~I .oe_power_up = "low";
defparam \input_1[13]~I .oe_register_mode = "none";
defparam \input_1[13]~I .oe_sync_reset = "none";
defparam \input_1[13]~I .operation_mode = "input";
defparam \input_1[13]~I .output_async_reset = "none";
defparam \input_1[13]~I .output_power_up = "low";
defparam \input_1[13]~I .output_register_mode = "none";
defparam \input_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N28
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & ((\input_3~combout [13]) # ((!\filter_type2~combout [0])))) # (!\Mux0~0_combout  & (((\input_1~combout [13] & \filter_type2~combout [0]))))

	.dataa(\Mux0~0_combout ),
	.datab(\input_3~combout [13]),
	.datac(\input_1~combout [13]),
	.datad(\filter_type2~combout [0]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hD8AA;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y27_N29
cycloneii_lcell_ff \output_final[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_final[13]~reg0_regout ));

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[0]~I (
	.datain(\output_final[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[0]));
// synopsys translate_off
defparam \output_final[0]~I .input_async_reset = "none";
defparam \output_final[0]~I .input_power_up = "low";
defparam \output_final[0]~I .input_register_mode = "none";
defparam \output_final[0]~I .input_sync_reset = "none";
defparam \output_final[0]~I .oe_async_reset = "none";
defparam \output_final[0]~I .oe_power_up = "low";
defparam \output_final[0]~I .oe_register_mode = "none";
defparam \output_final[0]~I .oe_sync_reset = "none";
defparam \output_final[0]~I .operation_mode = "output";
defparam \output_final[0]~I .output_async_reset = "none";
defparam \output_final[0]~I .output_power_up = "low";
defparam \output_final[0]~I .output_register_mode = "none";
defparam \output_final[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[1]~I (
	.datain(\output_final[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[1]));
// synopsys translate_off
defparam \output_final[1]~I .input_async_reset = "none";
defparam \output_final[1]~I .input_power_up = "low";
defparam \output_final[1]~I .input_register_mode = "none";
defparam \output_final[1]~I .input_sync_reset = "none";
defparam \output_final[1]~I .oe_async_reset = "none";
defparam \output_final[1]~I .oe_power_up = "low";
defparam \output_final[1]~I .oe_register_mode = "none";
defparam \output_final[1]~I .oe_sync_reset = "none";
defparam \output_final[1]~I .operation_mode = "output";
defparam \output_final[1]~I .output_async_reset = "none";
defparam \output_final[1]~I .output_power_up = "low";
defparam \output_final[1]~I .output_register_mode = "none";
defparam \output_final[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[2]~I (
	.datain(\output_final[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[2]));
// synopsys translate_off
defparam \output_final[2]~I .input_async_reset = "none";
defparam \output_final[2]~I .input_power_up = "low";
defparam \output_final[2]~I .input_register_mode = "none";
defparam \output_final[2]~I .input_sync_reset = "none";
defparam \output_final[2]~I .oe_async_reset = "none";
defparam \output_final[2]~I .oe_power_up = "low";
defparam \output_final[2]~I .oe_register_mode = "none";
defparam \output_final[2]~I .oe_sync_reset = "none";
defparam \output_final[2]~I .operation_mode = "output";
defparam \output_final[2]~I .output_async_reset = "none";
defparam \output_final[2]~I .output_power_up = "low";
defparam \output_final[2]~I .output_register_mode = "none";
defparam \output_final[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[3]~I (
	.datain(\output_final[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[3]));
// synopsys translate_off
defparam \output_final[3]~I .input_async_reset = "none";
defparam \output_final[3]~I .input_power_up = "low";
defparam \output_final[3]~I .input_register_mode = "none";
defparam \output_final[3]~I .input_sync_reset = "none";
defparam \output_final[3]~I .oe_async_reset = "none";
defparam \output_final[3]~I .oe_power_up = "low";
defparam \output_final[3]~I .oe_register_mode = "none";
defparam \output_final[3]~I .oe_sync_reset = "none";
defparam \output_final[3]~I .operation_mode = "output";
defparam \output_final[3]~I .output_async_reset = "none";
defparam \output_final[3]~I .output_power_up = "low";
defparam \output_final[3]~I .output_register_mode = "none";
defparam \output_final[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[4]~I (
	.datain(\output_final[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[4]));
// synopsys translate_off
defparam \output_final[4]~I .input_async_reset = "none";
defparam \output_final[4]~I .input_power_up = "low";
defparam \output_final[4]~I .input_register_mode = "none";
defparam \output_final[4]~I .input_sync_reset = "none";
defparam \output_final[4]~I .oe_async_reset = "none";
defparam \output_final[4]~I .oe_power_up = "low";
defparam \output_final[4]~I .oe_register_mode = "none";
defparam \output_final[4]~I .oe_sync_reset = "none";
defparam \output_final[4]~I .operation_mode = "output";
defparam \output_final[4]~I .output_async_reset = "none";
defparam \output_final[4]~I .output_power_up = "low";
defparam \output_final[4]~I .output_register_mode = "none";
defparam \output_final[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[5]~I (
	.datain(\output_final[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[5]));
// synopsys translate_off
defparam \output_final[5]~I .input_async_reset = "none";
defparam \output_final[5]~I .input_power_up = "low";
defparam \output_final[5]~I .input_register_mode = "none";
defparam \output_final[5]~I .input_sync_reset = "none";
defparam \output_final[5]~I .oe_async_reset = "none";
defparam \output_final[5]~I .oe_power_up = "low";
defparam \output_final[5]~I .oe_register_mode = "none";
defparam \output_final[5]~I .oe_sync_reset = "none";
defparam \output_final[5]~I .operation_mode = "output";
defparam \output_final[5]~I .output_async_reset = "none";
defparam \output_final[5]~I .output_power_up = "low";
defparam \output_final[5]~I .output_register_mode = "none";
defparam \output_final[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[6]~I (
	.datain(\output_final[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[6]));
// synopsys translate_off
defparam \output_final[6]~I .input_async_reset = "none";
defparam \output_final[6]~I .input_power_up = "low";
defparam \output_final[6]~I .input_register_mode = "none";
defparam \output_final[6]~I .input_sync_reset = "none";
defparam \output_final[6]~I .oe_async_reset = "none";
defparam \output_final[6]~I .oe_power_up = "low";
defparam \output_final[6]~I .oe_register_mode = "none";
defparam \output_final[6]~I .oe_sync_reset = "none";
defparam \output_final[6]~I .operation_mode = "output";
defparam \output_final[6]~I .output_async_reset = "none";
defparam \output_final[6]~I .output_power_up = "low";
defparam \output_final[6]~I .output_register_mode = "none";
defparam \output_final[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[7]~I (
	.datain(\output_final[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[7]));
// synopsys translate_off
defparam \output_final[7]~I .input_async_reset = "none";
defparam \output_final[7]~I .input_power_up = "low";
defparam \output_final[7]~I .input_register_mode = "none";
defparam \output_final[7]~I .input_sync_reset = "none";
defparam \output_final[7]~I .oe_async_reset = "none";
defparam \output_final[7]~I .oe_power_up = "low";
defparam \output_final[7]~I .oe_register_mode = "none";
defparam \output_final[7]~I .oe_sync_reset = "none";
defparam \output_final[7]~I .operation_mode = "output";
defparam \output_final[7]~I .output_async_reset = "none";
defparam \output_final[7]~I .output_power_up = "low";
defparam \output_final[7]~I .output_register_mode = "none";
defparam \output_final[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[8]~I (
	.datain(\output_final[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[8]));
// synopsys translate_off
defparam \output_final[8]~I .input_async_reset = "none";
defparam \output_final[8]~I .input_power_up = "low";
defparam \output_final[8]~I .input_register_mode = "none";
defparam \output_final[8]~I .input_sync_reset = "none";
defparam \output_final[8]~I .oe_async_reset = "none";
defparam \output_final[8]~I .oe_power_up = "low";
defparam \output_final[8]~I .oe_register_mode = "none";
defparam \output_final[8]~I .oe_sync_reset = "none";
defparam \output_final[8]~I .operation_mode = "output";
defparam \output_final[8]~I .output_async_reset = "none";
defparam \output_final[8]~I .output_power_up = "low";
defparam \output_final[8]~I .output_register_mode = "none";
defparam \output_final[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[9]~I (
	.datain(\output_final[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[9]));
// synopsys translate_off
defparam \output_final[9]~I .input_async_reset = "none";
defparam \output_final[9]~I .input_power_up = "low";
defparam \output_final[9]~I .input_register_mode = "none";
defparam \output_final[9]~I .input_sync_reset = "none";
defparam \output_final[9]~I .oe_async_reset = "none";
defparam \output_final[9]~I .oe_power_up = "low";
defparam \output_final[9]~I .oe_register_mode = "none";
defparam \output_final[9]~I .oe_sync_reset = "none";
defparam \output_final[9]~I .operation_mode = "output";
defparam \output_final[9]~I .output_async_reset = "none";
defparam \output_final[9]~I .output_power_up = "low";
defparam \output_final[9]~I .output_register_mode = "none";
defparam \output_final[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[10]~I (
	.datain(\output_final[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[10]));
// synopsys translate_off
defparam \output_final[10]~I .input_async_reset = "none";
defparam \output_final[10]~I .input_power_up = "low";
defparam \output_final[10]~I .input_register_mode = "none";
defparam \output_final[10]~I .input_sync_reset = "none";
defparam \output_final[10]~I .oe_async_reset = "none";
defparam \output_final[10]~I .oe_power_up = "low";
defparam \output_final[10]~I .oe_register_mode = "none";
defparam \output_final[10]~I .oe_sync_reset = "none";
defparam \output_final[10]~I .operation_mode = "output";
defparam \output_final[10]~I .output_async_reset = "none";
defparam \output_final[10]~I .output_power_up = "low";
defparam \output_final[10]~I .output_register_mode = "none";
defparam \output_final[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[11]~I (
	.datain(\output_final[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[11]));
// synopsys translate_off
defparam \output_final[11]~I .input_async_reset = "none";
defparam \output_final[11]~I .input_power_up = "low";
defparam \output_final[11]~I .input_register_mode = "none";
defparam \output_final[11]~I .input_sync_reset = "none";
defparam \output_final[11]~I .oe_async_reset = "none";
defparam \output_final[11]~I .oe_power_up = "low";
defparam \output_final[11]~I .oe_register_mode = "none";
defparam \output_final[11]~I .oe_sync_reset = "none";
defparam \output_final[11]~I .operation_mode = "output";
defparam \output_final[11]~I .output_async_reset = "none";
defparam \output_final[11]~I .output_power_up = "low";
defparam \output_final[11]~I .output_register_mode = "none";
defparam \output_final[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[12]~I (
	.datain(\output_final[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[12]));
// synopsys translate_off
defparam \output_final[12]~I .input_async_reset = "none";
defparam \output_final[12]~I .input_power_up = "low";
defparam \output_final[12]~I .input_register_mode = "none";
defparam \output_final[12]~I .input_sync_reset = "none";
defparam \output_final[12]~I .oe_async_reset = "none";
defparam \output_final[12]~I .oe_power_up = "low";
defparam \output_final[12]~I .oe_register_mode = "none";
defparam \output_final[12]~I .oe_sync_reset = "none";
defparam \output_final[12]~I .operation_mode = "output";
defparam \output_final[12]~I .output_async_reset = "none";
defparam \output_final[12]~I .output_power_up = "low";
defparam \output_final[12]~I .output_register_mode = "none";
defparam \output_final[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_final[13]~I (
	.datain(\output_final[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_final[13]));
// synopsys translate_off
defparam \output_final[13]~I .input_async_reset = "none";
defparam \output_final[13]~I .input_power_up = "low";
defparam \output_final[13]~I .input_register_mode = "none";
defparam \output_final[13]~I .input_sync_reset = "none";
defparam \output_final[13]~I .oe_async_reset = "none";
defparam \output_final[13]~I .oe_power_up = "low";
defparam \output_final[13]~I .oe_register_mode = "none";
defparam \output_final[13]~I .oe_sync_reset = "none";
defparam \output_final[13]~I .operation_mode = "output";
defparam \output_final[13]~I .output_async_reset = "none";
defparam \output_final[13]~I .output_power_up = "low";
defparam \output_final[13]~I .output_register_mode = "none";
defparam \output_final[13]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
