$date
	Tue Oct  9 23:42:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! result [31:0] $end
$var reg 1 " clk $end
$var reg 4 # operation [3:0] $end
$var reg 32 $ read1 [31:0] $end
$var reg 32 % read2 [31:0] $end
$scope module trial $end
$var wire 1 " clk $end
$var wire 4 & operation [3:0] $end
$var wire 32 ' read1 [31:0] $end
$var wire 32 ( read2 [31:0] $end
$var reg 32 ) result [31:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
bx )
b11 (
b1 '
b0 &
b11 %
b1 $
b0 #
0"
bx !
$end
#5
b1 !
b1 )
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
b1 #
b1 &
#35
b11 !
b11 )
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
b10 #
b10 &
#65
b100 !
b100 )
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
b110 #
b110 &
#95
b11111111111111111111111111111110 !
b11111111111111111111111111111110 )
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
b111 #
b111 &
#125
b1 !
b1 )
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
b1100 #
b1100 &
#155
b11111111111111111111111111111100 !
b11111111111111111111111111111100 )
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
