
TFTDRIVEREXAM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bfc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000dc0  08000dc0  00001dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000de0  08000de0  00002110  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000de0  08000de0  00002110  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000de0  08000de0  00002110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08000de0  08000de0  00001de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08000de8  08000de8  00001de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000110  20000000  08000df0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000110  08000f00  00002110  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08000f00  00002278  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002110  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002451  00000000  00000000  00002140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000095c  00000000  00000000  00004591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002c0  00000000  00000000  00004ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001f9  00000000  00000000  000051b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192ca  00000000  00000000  000053a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002611  00000000  00000000  0001e673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c24e4  00000000  00000000  00020c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3168  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c54  00000000  00000000  000e31ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000e3e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000110 	.word	0x20000110
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000da8 	.word	0x08000da8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000114 	.word	0x20000114
 8000200:	08000da8 	.word	0x08000da8

08000204 <_ZN10TFT_ST7735C1Ev>:
 A6 RES OUT
 A7 MOSI AFR
 
*/

TFT_ST7735::TFT_ST7735() 
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	4a04      	ldr	r2, [pc, #16]	@ (8000220 <_ZN10TFT_ST7735C1Ev+0x1c>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	601a      	str	r2, [r3, #0]
{
    config();
 8000212:	f000 fb57 	bl	80008c4 <_Z6configv>
}
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4618      	mov	r0, r3
 800021a:	3708      	adds	r7, #8
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	08000dc8 	.word	0x08000dc8

08000224 <_ZN10TFT_ST7735D1Ev>:

TFT_ST7735::~TFT_ST7735() {
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
 800022c:	4a04      	ldr	r2, [pc, #16]	@ (8000240 <_ZN10TFT_ST7735D1Ev+0x1c>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	601a      	str	r2, [r3, #0]
}
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4618      	mov	r0, r3
 8000236:	370c      	adds	r7, #12
 8000238:	46bd      	mov	sp, r7
 800023a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023e:	4770      	bx	lr
 8000240:	08000dc8 	.word	0x08000dc8

08000244 <_ZN10TFT_ST7735D0Ev>:
TFT_ST7735::~TFT_ST7735() {
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
}
 800024c:	6878      	ldr	r0, [r7, #4]
 800024e:	f7ff ffe9 	bl	8000224 <_ZN10TFT_ST7735D1Ev>
 8000252:	2104      	movs	r1, #4
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f000 fd1f 	bl	8000c98 <_ZdlPvj>
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	4618      	mov	r0, r3
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}

08000264 <_ZN10TFT_ST77358delay_msEm>:
/*----------- Private Functions -----------*/
void TFT_ST7735::delay_ms(volatile uint32_t ms){
 8000264:	b480      	push	{r7}
 8000266:	b085      	sub	sp, #20
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
 800026c:	6039      	str	r1, [r7, #0]
	while(ms--){
 800026e:	e00f      	b.n	8000290 <_ZN10TFT_ST77358delay_msEm+0x2c>
		for(volatile uint32_t i =0; i<6000;i++){
 8000270:	2300      	movs	r3, #0
 8000272:	60fb      	str	r3, [r7, #12]
 8000274:	e002      	b.n	800027c <_ZN10TFT_ST77358delay_msEm+0x18>
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	3301      	adds	r3, #1
 800027a:	60fb      	str	r3, [r7, #12]
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	f241 726f 	movw	r2, #5999	@ 0x176f
 8000282:	4293      	cmp	r3, r2
 8000284:	bf94      	ite	ls
 8000286:	2301      	movls	r3, #1
 8000288:	2300      	movhi	r3, #0
 800028a:	b2db      	uxtb	r3, r3
 800028c:	2b00      	cmp	r3, #0
 800028e:	d1f2      	bne.n	8000276 <_ZN10TFT_ST77358delay_msEm+0x12>
	while(ms--){
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	1e5a      	subs	r2, r3, #1
 8000294:	603a      	str	r2, [r7, #0]
 8000296:	2b00      	cmp	r3, #0
 8000298:	bf14      	ite	ne
 800029a:	2301      	movne	r3, #1
 800029c:	2300      	moveq	r3, #0
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d1e5      	bne.n	8000270 <_ZN10TFT_ST77358delay_msEm+0xc>
		}}
}
 80002a4:	bf00      	nop
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
	...

080002b4 <_ZN10TFT_ST77357modeSelEh>:

void TFT_ST7735::modeSel(uint8_t cmd){
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	460b      	mov	r3, r1
 80002be:	70fb      	strb	r3, [r7, #3]

    /* D/CX = 0 => Data (DC LOW)
       D/CX = 1 => Command (DC HIGH)*/
    if (cmd)
 80002c0:	78fb      	ldrb	r3, [r7, #3]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d003      	beq.n	80002ce <_ZN10TFT_ST77357modeSelEh+0x1a>
        GPIOA->BSRR = (1 << PIN_DC);      // Set DC HIGH for command
 80002c6:	4b07      	ldr	r3, [pc, #28]	@ (80002e4 <_ZN10TFT_ST77357modeSelEh+0x30>)
 80002c8:	2210      	movs	r2, #16
 80002ca:	619a      	str	r2, [r3, #24]
    else
        GPIOA->BSRR = (1 << (PIN_DC+16)); // Set DC LOW for data
}
 80002cc:	e003      	b.n	80002d6 <_ZN10TFT_ST77357modeSelEh+0x22>
        GPIOA->BSRR = (1 << (PIN_DC+16)); // Set DC LOW for data
 80002ce:	4b05      	ldr	r3, [pc, #20]	@ (80002e4 <_ZN10TFT_ST77357modeSelEh+0x30>)
 80002d0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80002d4:	619a      	str	r2, [r3, #24]
}
 80002d6:	bf00      	nop
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	40020000 	.word	0x40020000

080002e8 <_ZN10TFT_ST77355csSetEh>:

void TFT_ST7735::csSet(uint8_t csEn){
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	460b      	mov	r3, r1
 80002f2:	70fb      	strb	r3, [r7, #3]
    /* CS LOW to select, CS HIGH to deselect */
    if (csEn)
 80002f4:	78fb      	ldrb	r3, [r7, #3]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d003      	beq.n	8000302 <_ZN10TFT_ST77355csSetEh+0x1a>
        GPIOA->BSRR = (1 << PIN_CS);      // Set CS HIGH (deselect)
 80002fa:	4b07      	ldr	r3, [pc, #28]	@ (8000318 <_ZN10TFT_ST77355csSetEh+0x30>)
 80002fc:	2208      	movs	r2, #8
 80002fe:	619a      	str	r2, [r3, #24]
    else
        GPIOA->BSRR = (1 << (PIN_CS+16)); // Set CS LOW (select)
}
 8000300:	e003      	b.n	800030a <_ZN10TFT_ST77355csSetEh+0x22>
        GPIOA->BSRR = (1 << (PIN_CS+16)); // Set CS LOW (select)
 8000302:	4b05      	ldr	r3, [pc, #20]	@ (8000318 <_ZN10TFT_ST77355csSetEh+0x30>)
 8000304:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000308:	619a      	str	r2, [r3, #24]
}
 800030a:	bf00      	nop
 800030c:	370c      	adds	r7, #12
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40020000 	.word	0x40020000

0800031c <_ZN10TFT_ST77356rstSetEh>:

void TFT_ST7735::rstSet(uint8_t rstEn){
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
    /* RST HIGH for normal, RST LOW for reset */
    if (rstEn)
 8000328:	78fb      	ldrb	r3, [r7, #3]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d003      	beq.n	8000336 <_ZN10TFT_ST77356rstSetEh+0x1a>
        GPIOA->BSRR = (1 << PIN_RST);     // Set RST HIGH (normal operation)
 800032e:	4b07      	ldr	r3, [pc, #28]	@ (800034c <_ZN10TFT_ST77356rstSetEh+0x30>)
 8000330:	2240      	movs	r2, #64	@ 0x40
 8000332:	619a      	str	r2, [r3, #24]
    else
        GPIOA->BSRR = (1 << (PIN_RST+16));// Set RST LOW (reset)
}
 8000334:	e003      	b.n	800033e <_ZN10TFT_ST77356rstSetEh+0x22>
        GPIOA->BSRR = (1 << (PIN_RST+16));// Set RST LOW (reset)
 8000336:	4b05      	ldr	r3, [pc, #20]	@ (800034c <_ZN10TFT_ST77356rstSetEh+0x30>)
 8000338:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800033c:	619a      	str	r2, [r3, #24]
}
 800033e:	bf00      	nop
 8000340:	370c      	adds	r7, #12
 8000342:	46bd      	mov	sp, r7
 8000344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	40020000 	.word	0x40020000

08000350 <_ZN10TFT_ST77358spiWriteEPtt>:


void TFT_ST7735::spiWrite(uint16_t* DATA, uint16_t size){
 8000350:	b580      	push	{r7, lr}
 8000352:	b086      	sub	sp, #24
 8000354:	af00      	add	r7, sp, #0
 8000356:	60f8      	str	r0, [r7, #12]
 8000358:	60b9      	str	r1, [r7, #8]
 800035a:	4613      	mov	r3, r2
 800035c:	80fb      	strh	r3, [r7, #6]
    uint16_t sent = 0;
 800035e:	2300      	movs	r3, #0
 8000360:	82fb      	strh	r3, [r7, #22]
    while(sent<size){
 8000362:	e072      	b.n	800044a <_ZN10TFT_ST77358spiWriteEPtt+0xfa>

    while(!(SPI1->SR & SPI_SR_TXE));
 8000364:	bf00      	nop
 8000366:	4b3d      	ldr	r3, [pc, #244]	@ (800045c <_ZN10TFT_ST77358spiWriteEPtt+0x10c>)
 8000368:	689b      	ldr	r3, [r3, #8]
 800036a:	f003 0302 	and.w	r3, r3, #2
 800036e:	2b00      	cmp	r3, #0
 8000370:	bf0c      	ite	eq
 8000372:	2301      	moveq	r3, #1
 8000374:	2300      	movne	r3, #0
 8000376:	b2db      	uxtb	r3, r3
 8000378:	2b00      	cmp	r3, #0
 800037a:	d1f4      	bne.n	8000366 <_ZN10TFT_ST77358spiWriteEPtt+0x16>
    if(DATA[sent] & (1<<8)){
 800037c:	8afb      	ldrh	r3, [r7, #22]
 800037e:	005b      	lsls	r3, r3, #1
 8000380:	68ba      	ldr	r2, [r7, #8]
 8000382:	4413      	add	r3, r2
 8000384:	881b      	ldrh	r3, [r3, #0]
 8000386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800038a:	2b00      	cmp	r3, #0
 800038c:	d019      	beq.n	80003c2 <_ZN10TFT_ST77358spiWriteEPtt+0x72>
        modeSel(DCX_DATA);
 800038e:	2101      	movs	r1, #1
 8000390:	68f8      	ldr	r0, [r7, #12]
 8000392:	f7ff ff8f 	bl	80002b4 <_ZN10TFT_ST77357modeSelEh>
        uint8_t data = DATA[sent] & 0xFF;
 8000396:	8afb      	ldrh	r3, [r7, #22]
 8000398:	005b      	lsls	r3, r3, #1
 800039a:	68ba      	ldr	r2, [r7, #8]
 800039c:	4413      	add	r3, r2
 800039e:	881b      	ldrh	r3, [r3, #0]
 80003a0:	753b      	strb	r3, [r7, #20]
        SPI1->DR = data;
 80003a2:	4a2e      	ldr	r2, [pc, #184]	@ (800045c <_ZN10TFT_ST77358spiWriteEPtt+0x10c>)
 80003a4:	7d3b      	ldrb	r3, [r7, #20]
 80003a6:	60d3      	str	r3, [r2, #12]
        while(SPI1->SR & SPI_SR_BSY);
 80003a8:	bf00      	nop
 80003aa:	4b2c      	ldr	r3, [pc, #176]	@ (800045c <_ZN10TFT_ST77358spiWriteEPtt+0x10c>)
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	bf14      	ite	ne
 80003b6:	2301      	movne	r3, #1
 80003b8:	2300      	moveq	r3, #0
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d1f4      	bne.n	80003aa <_ZN10TFT_ST77358spiWriteEPtt+0x5a>
 80003c0:	e040      	b.n	8000444 <_ZN10TFT_ST77358spiWriteEPtt+0xf4>
    }
    else{
        modeSel(DCX_CMD);
 80003c2:	2100      	movs	r1, #0
 80003c4:	68f8      	ldr	r0, [r7, #12]
 80003c6:	f7ff ff75 	bl	80002b4 <_ZN10TFT_ST77357modeSelEh>
        uint8_t ola=DATA[sent];
 80003ca:	8afb      	ldrh	r3, [r7, #22]
 80003cc:	005b      	lsls	r3, r3, #1
 80003ce:	68ba      	ldr	r2, [r7, #8]
 80003d0:	4413      	add	r3, r2
 80003d2:	881b      	ldrh	r3, [r3, #0]
 80003d4:	757b      	strb	r3, [r7, #21]
        SPI1->DR = ola;
 80003d6:	4a21      	ldr	r2, [pc, #132]	@ (800045c <_ZN10TFT_ST77358spiWriteEPtt+0x10c>)
 80003d8:	7d7b      	ldrb	r3, [r7, #21]
 80003da:	60d3      	str	r3, [r2, #12]
        while(SPI1->SR & SPI_SR_BSY);
 80003dc:	bf00      	nop
 80003de:	4b1f      	ldr	r3, [pc, #124]	@ (800045c <_ZN10TFT_ST77358spiWriteEPtt+0x10c>)
 80003e0:	689b      	ldr	r3, [r3, #8]
 80003e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	bf14      	ite	ne
 80003ea:	2301      	movne	r3, #1
 80003ec:	2300      	moveq	r3, #0
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d1f4      	bne.n	80003de <_ZN10TFT_ST77358spiWriteEPtt+0x8e>
        switch(DATA[sent]){
 80003f4:	8afb      	ldrh	r3, [r7, #22]
 80003f6:	005b      	lsls	r3, r3, #1
 80003f8:	68ba      	ldr	r2, [r7, #8]
 80003fa:	4413      	add	r3, r2
 80003fc:	881b      	ldrh	r3, [r3, #0]
 80003fe:	2b29      	cmp	r3, #41	@ 0x29
 8000400:	d01a      	beq.n	8000438 <_ZN10TFT_ST77358spiWriteEPtt+0xe8>
 8000402:	2b29      	cmp	r3, #41	@ 0x29
 8000404:	dc1d      	bgt.n	8000442 <_ZN10TFT_ST77358spiWriteEPtt+0xf2>
 8000406:	2b13      	cmp	r3, #19
 8000408:	d011      	beq.n	800042e <_ZN10TFT_ST77358spiWriteEPtt+0xde>
 800040a:	2b13      	cmp	r3, #19
 800040c:	dc19      	bgt.n	8000442 <_ZN10TFT_ST77358spiWriteEPtt+0xf2>
 800040e:	2b01      	cmp	r3, #1
 8000410:	d002      	beq.n	8000418 <_ZN10TFT_ST77358spiWriteEPtt+0xc8>
 8000412:	2b11      	cmp	r3, #17
 8000414:	d005      	beq.n	8000422 <_ZN10TFT_ST77358spiWriteEPtt+0xd2>
                break;
            case ST7735_DISPON:
                delay_ms(100);
                break;
            default:
                break;}
 8000416:	e014      	b.n	8000442 <_ZN10TFT_ST77358spiWriteEPtt+0xf2>
                delay_ms(150);
 8000418:	2196      	movs	r1, #150	@ 0x96
 800041a:	68f8      	ldr	r0, [r7, #12]
 800041c:	f7ff ff22 	bl	8000264 <_ZN10TFT_ST77358delay_msEm>
                break;
 8000420:	e010      	b.n	8000444 <_ZN10TFT_ST77358spiWriteEPtt+0xf4>
                delay_ms(500);
 8000422:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000426:	68f8      	ldr	r0, [r7, #12]
 8000428:	f7ff ff1c 	bl	8000264 <_ZN10TFT_ST77358delay_msEm>
                break;
 800042c:	e00a      	b.n	8000444 <_ZN10TFT_ST77358spiWriteEPtt+0xf4>
                delay_ms(10);
 800042e:	210a      	movs	r1, #10
 8000430:	68f8      	ldr	r0, [r7, #12]
 8000432:	f7ff ff17 	bl	8000264 <_ZN10TFT_ST77358delay_msEm>
                break;
 8000436:	e005      	b.n	8000444 <_ZN10TFT_ST77358spiWriteEPtt+0xf4>
                delay_ms(100);
 8000438:	2164      	movs	r1, #100	@ 0x64
 800043a:	68f8      	ldr	r0, [r7, #12]
 800043c:	f7ff ff12 	bl	8000264 <_ZN10TFT_ST77358delay_msEm>
                break;
 8000440:	e000      	b.n	8000444 <_ZN10TFT_ST77358spiWriteEPtt+0xf4>
                break;}
 8000442:	bf00      	nop
        }
    sent++;
 8000444:	8afb      	ldrh	r3, [r7, #22]
 8000446:	3301      	adds	r3, #1
 8000448:	82fb      	strh	r3, [r7, #22]
    while(sent<size){
 800044a:	8afa      	ldrh	r2, [r7, #22]
 800044c:	88fb      	ldrh	r3, [r7, #6]
 800044e:	429a      	cmp	r2, r3
 8000450:	d388      	bcc.n	8000364 <_ZN10TFT_ST77358spiWriteEPtt+0x14>
	}

}
 8000452:	bf00      	nop
 8000454:	bf00      	nop
 8000456:	3718      	adds	r7, #24
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}
 800045c:	40013000 	.word	0x40013000

08000460 <_ZN10TFT_ST77358spiWriteEPht>:

void TFT_ST7735::spiWrite(uint8_t* DATA, uint16_t size){
 8000460:	b480      	push	{r7}
 8000462:	b087      	sub	sp, #28
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	4613      	mov	r3, r2
 800046c:	80fb      	strh	r3, [r7, #6]
    for(uint16_t i = 0; i < size; i++){
 800046e:	2300      	movs	r3, #0
 8000470:	82fb      	strh	r3, [r7, #22]
 8000472:	e014      	b.n	800049e <_ZN10TFT_ST77358spiWriteEPht+0x3e>
        while(!(SPI1->SR & SPI_SR_TXE));
 8000474:	bf00      	nop
 8000476:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <_ZN10TFT_ST77358spiWriteEPht+0x6c>)
 8000478:	689b      	ldr	r3, [r3, #8]
 800047a:	f003 0302 	and.w	r3, r3, #2
 800047e:	2b00      	cmp	r3, #0
 8000480:	bf0c      	ite	eq
 8000482:	2301      	moveq	r3, #1
 8000484:	2300      	movne	r3, #0
 8000486:	b2db      	uxtb	r3, r3
 8000488:	2b00      	cmp	r3, #0
 800048a:	d1f4      	bne.n	8000476 <_ZN10TFT_ST77358spiWriteEPht+0x16>
        SPI1->DR = DATA[i];
 800048c:	8afb      	ldrh	r3, [r7, #22]
 800048e:	68ba      	ldr	r2, [r7, #8]
 8000490:	4413      	add	r3, r2
 8000492:	781a      	ldrb	r2, [r3, #0]
 8000494:	4b0d      	ldr	r3, [pc, #52]	@ (80004cc <_ZN10TFT_ST77358spiWriteEPht+0x6c>)
 8000496:	60da      	str	r2, [r3, #12]
    for(uint16_t i = 0; i < size; i++){
 8000498:	8afb      	ldrh	r3, [r7, #22]
 800049a:	3301      	adds	r3, #1
 800049c:	82fb      	strh	r3, [r7, #22]
 800049e:	8afa      	ldrh	r2, [r7, #22]
 80004a0:	88fb      	ldrh	r3, [r7, #6]
 80004a2:	429a      	cmp	r2, r3
 80004a4:	d3e6      	bcc.n	8000474 <_ZN10TFT_ST77358spiWriteEPht+0x14>
    }
    while(SPI1->SR & SPI_SR_BSY);  // Wait for last byte to complete
 80004a6:	bf00      	nop
 80004a8:	4b08      	ldr	r3, [pc, #32]	@ (80004cc <_ZN10TFT_ST77358spiWriteEPht+0x6c>)
 80004aa:	689b      	ldr	r3, [r3, #8]
 80004ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	bf14      	ite	ne
 80004b4:	2301      	movne	r3, #1
 80004b6:	2300      	moveq	r3, #0
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d1f4      	bne.n	80004a8 <_ZN10TFT_ST77358spiWriteEPht+0x48>
}
 80004be:	bf00      	nop
 80004c0:	bf00      	nop
 80004c2:	371c      	adds	r7, #28
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr
 80004cc:	40013000 	.word	0x40013000

080004d0 <_ZN10TFT_ST77358spiWriteEh>:

void TFT_ST7735::spiWrite(uint8_t DATA){
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	70fb      	strb	r3, [r7, #3]
    while(!(SPI1->SR & SPI_SR_TXE));
 80004dc:	bf00      	nop
 80004de:	4b10      	ldr	r3, [pc, #64]	@ (8000520 <_ZN10TFT_ST77358spiWriteEh+0x50>)
 80004e0:	689b      	ldr	r3, [r3, #8]
 80004e2:	f003 0302 	and.w	r3, r3, #2
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	bf0c      	ite	eq
 80004ea:	2301      	moveq	r3, #1
 80004ec:	2300      	movne	r3, #0
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d1f4      	bne.n	80004de <_ZN10TFT_ST77358spiWriteEh+0xe>
    SPI1->DR = DATA;
 80004f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000520 <_ZN10TFT_ST77358spiWriteEh+0x50>)
 80004f6:	78fb      	ldrb	r3, [r7, #3]
 80004f8:	60d3      	str	r3, [r2, #12]
    while(SPI1->SR & SPI_SR_BSY);
 80004fa:	bf00      	nop
 80004fc:	4b08      	ldr	r3, [pc, #32]	@ (8000520 <_ZN10TFT_ST77358spiWriteEh+0x50>)
 80004fe:	689b      	ldr	r3, [r3, #8]
 8000500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000504:	2b00      	cmp	r3, #0
 8000506:	bf14      	ite	ne
 8000508:	2301      	movne	r3, #1
 800050a:	2300      	moveq	r3, #0
 800050c:	b2db      	uxtb	r3, r3
 800050e:	2b00      	cmp	r3, #0
 8000510:	d1f4      	bne.n	80004fc <_ZN10TFT_ST77358spiWriteEh+0x2c>
}
 8000512:	bf00      	nop
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	40013000 	.word	0x40013000

08000524 <_ZN10TFT_ST773512WriteCommandEPtt>:

/*----------- Public Functions -----------*/

void TFT_ST7735::WriteCommand(uint16_t* cmd, uint16_t size) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	60b9      	str	r1, [r7, #8]
 800052e:	4613      	mov	r3, r2
 8000530:	80fb      	strh	r3, [r7, #6]
    // Send an array of encoded command/data words.
    // Each element has bit8=1 for data bytes and bit8=0 for command bytes;
    // spiWrite() handles DC per element. Do not toggle CS here — callers
    // should control CS to keep transfers atomic.
    spiWrite(cmd, size);
 8000532:	88fb      	ldrh	r3, [r7, #6]
 8000534:	461a      	mov	r2, r3
 8000536:	68b9      	ldr	r1, [r7, #8]
 8000538:	68f8      	ldr	r0, [r7, #12]
 800053a:	f7ff ff09 	bl	8000350 <_ZN10TFT_ST77358spiWriteEPtt>
}
 800053e:	bf00      	nop
 8000540:	3710      	adds	r7, #16
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}

08000546 <_ZN10TFT_ST773512WriteCommandEh>:



void TFT_ST7735::WriteCommand(uint8_t cmd) {
 8000546:	b580      	push	{r7, lr}
 8000548:	b082      	sub	sp, #8
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
 800054e:	460b      	mov	r3, r1
 8000550:	70fb      	strb	r3, [r7, #3]
    // Leave CS control to the caller. Set DC for command then write byte.
    modeSel(DCX_CMD);
 8000552:	2100      	movs	r1, #0
 8000554:	6878      	ldr	r0, [r7, #4]
 8000556:	f7ff fead 	bl	80002b4 <_ZN10TFT_ST77357modeSelEh>
    spiWrite(cmd);
 800055a:	78fb      	ldrb	r3, [r7, #3]
 800055c:	4619      	mov	r1, r3
 800055e:	6878      	ldr	r0, [r7, #4]
 8000560:	f7ff ffb6 	bl	80004d0 <_ZN10TFT_ST77358spiWriteEh>
}
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <_ZN10TFT_ST77359WriteDataEPht>:


void TFT_ST7735::WriteData(uint8_t* data, uint16_t size) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	4613      	mov	r3, r2
 8000578:	80fb      	strh	r3, [r7, #6]
    // Leave CS control to the caller. Set DC for data then write buffer.
    modeSel(DCX_DATA);
 800057a:	2101      	movs	r1, #1
 800057c:	68f8      	ldr	r0, [r7, #12]
 800057e:	f7ff fe99 	bl	80002b4 <_ZN10TFT_ST77357modeSelEh>
    spiWrite(data, size);
 8000582:	88fb      	ldrh	r3, [r7, #6]
 8000584:	461a      	mov	r2, r3
 8000586:	68b9      	ldr	r1, [r7, #8]
 8000588:	68f8      	ldr	r0, [r7, #12]
 800058a:	f7ff ff69 	bl	8000460 <_ZN10TFT_ST77358spiWriteEPht>
}
 800058e:	bf00      	nop
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
	...

08000598 <_ZN10TFT_ST77357INIT_FNEv>:

void TFT_ST7735::INIT_FN(void) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
    // HW reset
    rstSet(false);
 80005a0:	2100      	movs	r1, #0
 80005a2:	6878      	ldr	r0, [r7, #4]
 80005a4:	f7ff feba 	bl	800031c <_ZN10TFT_ST77356rstSetEh>
    delay_ms(5);
 80005a8:	2105      	movs	r1, #5
 80005aa:	6878      	ldr	r0, [r7, #4]
 80005ac:	f7ff fe5a 	bl	8000264 <_ZN10TFT_ST77358delay_msEm>
    rstSet(true);
 80005b0:	2101      	movs	r1, #1
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	f7ff feb2 	bl	800031c <_ZN10TFT_ST77356rstSetEh>
    delay_ms(50);
 80005b8:	2132      	movs	r1, #50	@ 0x32
 80005ba:	6878      	ldr	r0, [r7, #4]
 80005bc:	f7ff fe52 	bl	8000264 <_ZN10TFT_ST77358delay_msEm>

    // Drive CS for the whole init sequence to avoid glitches
    csSet(false);
 80005c0:	2100      	movs	r1, #0
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f7ff fe90 	bl	80002e8 <_ZN10TFT_ST77355csSetEh>
    WriteCommand(init_cmd,sizeofinit);
 80005c8:	2257      	movs	r2, #87	@ 0x57
 80005ca:	4906      	ldr	r1, [pc, #24]	@ (80005e4 <_ZN10TFT_ST77357INIT_FNEv+0x4c>)
 80005cc:	6878      	ldr	r0, [r7, #4]
 80005ce:	f7ff ffa9 	bl	8000524 <_ZN10TFT_ST773512WriteCommandEPtt>
    csSet(true);
 80005d2:	2101      	movs	r1, #1
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f7ff fe87 	bl	80002e8 <_ZN10TFT_ST77355csSetEh>

}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000000 	.word	0x20000000

080005e8 <_ZN10TFT_ST773516SetAddressWindowEtttt>:


void TFT_ST7735::SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b086      	sub	sp, #24
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	60f8      	str	r0, [r7, #12]
 80005f0:	4608      	mov	r0, r1
 80005f2:	4611      	mov	r1, r2
 80005f4:	461a      	mov	r2, r3
 80005f6:	4603      	mov	r3, r0
 80005f8:	817b      	strh	r3, [r7, #10]
 80005fa:	460b      	mov	r3, r1
 80005fc:	813b      	strh	r3, [r7, #8]
 80005fe:	4613      	mov	r3, r2
 8000600:	80fb      	strh	r3, [r7, #6]

    WriteCommand(0x2A); // CASET (Column Address Set)
 8000602:	212a      	movs	r1, #42	@ 0x2a
 8000604:	68f8      	ldr	r0, [r7, #12]
 8000606:	f7ff ff9e 	bl	8000546 <_ZN10TFT_ST773512WriteCommandEh>
    uint8_t data[] = { x0 >> 8, x0 & 0xFF, x1 >> 8, x1 & 0xFF };
 800060a:	897b      	ldrh	r3, [r7, #10]
 800060c:	0a1b      	lsrs	r3, r3, #8
 800060e:	b29b      	uxth	r3, r3
 8000610:	b2db      	uxtb	r3, r3
 8000612:	753b      	strb	r3, [r7, #20]
 8000614:	897b      	ldrh	r3, [r7, #10]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	757b      	strb	r3, [r7, #21]
 800061a:	88fb      	ldrh	r3, [r7, #6]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	b29b      	uxth	r3, r3
 8000620:	b2db      	uxtb	r3, r3
 8000622:	75bb      	strb	r3, [r7, #22]
 8000624:	88fb      	ldrh	r3, [r7, #6]
 8000626:	b2db      	uxtb	r3, r3
 8000628:	75fb      	strb	r3, [r7, #23]
    WriteData(data, 4);
 800062a:	f107 0314 	add.w	r3, r7, #20
 800062e:	2204      	movs	r2, #4
 8000630:	4619      	mov	r1, r3
 8000632:	68f8      	ldr	r0, [r7, #12]
 8000634:	f7ff ff9a 	bl	800056c <_ZN10TFT_ST77359WriteDataEPht>

    WriteCommand(0x2B); // RASET (Row Address Set)
 8000638:	212b      	movs	r1, #43	@ 0x2b
 800063a:	68f8      	ldr	r0, [r7, #12]
 800063c:	f7ff ff83 	bl	8000546 <_ZN10TFT_ST773512WriteCommandEh>
    data[0] = y0 >> 8; data[1] = y0 & 0xFF;
 8000640:	893b      	ldrh	r3, [r7, #8]
 8000642:	0a1b      	lsrs	r3, r3, #8
 8000644:	b29b      	uxth	r3, r3
 8000646:	b2db      	uxtb	r3, r3
 8000648:	753b      	strb	r3, [r7, #20]
 800064a:	893b      	ldrh	r3, [r7, #8]
 800064c:	b2db      	uxtb	r3, r3
 800064e:	757b      	strb	r3, [r7, #21]
    data[2] = y1 >> 8; data[3] = y1 & 0xFF;
 8000650:	8c3b      	ldrh	r3, [r7, #32]
 8000652:	0a1b      	lsrs	r3, r3, #8
 8000654:	b29b      	uxth	r3, r3
 8000656:	b2db      	uxtb	r3, r3
 8000658:	75bb      	strb	r3, [r7, #22]
 800065a:	8c3b      	ldrh	r3, [r7, #32]
 800065c:	b2db      	uxtb	r3, r3
 800065e:	75fb      	strb	r3, [r7, #23]
    WriteData(data, 4);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	2204      	movs	r2, #4
 8000666:	4619      	mov	r1, r3
 8000668:	68f8      	ldr	r0, [r7, #12]
 800066a:	f7ff ff7f 	bl	800056c <_ZN10TFT_ST77359WriteDataEPht>

    WriteCommand(0x2C); // RAMWR (start writing pixels)
 800066e:	212c      	movs	r1, #44	@ 0x2c
 8000670:	68f8      	ldr	r0, [r7, #12]
 8000672:	f7ff ff68 	bl	8000546 <_ZN10TFT_ST773512WriteCommandEh>
}
 8000676:	bf00      	nop
 8000678:	3718      	adds	r7, #24
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
	...

08000680 <_ZN10TFT_ST773513FillRectangleEttttt>:


void TFT_ST7735::FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	@ 0x28
 8000684:	af02      	add	r7, sp, #8
 8000686:	60f8      	str	r0, [r7, #12]
 8000688:	4608      	mov	r0, r1
 800068a:	4611      	mov	r1, r2
 800068c:	461a      	mov	r2, r3
 800068e:	4603      	mov	r3, r0
 8000690:	817b      	strh	r3, [r7, #10]
 8000692:	460b      	mov	r3, r1
 8000694:	813b      	strh	r3, [r7, #8]
 8000696:	4613      	mov	r3, r2
 8000698:	80fb      	strh	r3, [r7, #6]
    // clipping
    if((x >= SCREEN_WIDTH) || (y >= SCREEN_HEIGHT)) return;
 800069a:	897b      	ldrh	r3, [r7, #10]
 800069c:	2b7f      	cmp	r3, #127	@ 0x7f
 800069e:	d86b      	bhi.n	8000778 <_ZN10TFT_ST773513FillRectangleEttttt+0xf8>
 80006a0:	893b      	ldrh	r3, [r7, #8]
 80006a2:	2b9f      	cmp	r3, #159	@ 0x9f
 80006a4:	d868      	bhi.n	8000778 <_ZN10TFT_ST773513FillRectangleEttttt+0xf8>
    if((x + w - 1) >= SCREEN_WIDTH ) w = SCREEN_WIDTH  - x;
 80006a6:	897a      	ldrh	r2, [r7, #10]
 80006a8:	88fb      	ldrh	r3, [r7, #6]
 80006aa:	4413      	add	r3, r2
 80006ac:	2b80      	cmp	r3, #128	@ 0x80
 80006ae:	dd03      	ble.n	80006b8 <_ZN10TFT_ST773513FillRectangleEttttt+0x38>
 80006b0:	897b      	ldrh	r3, [r7, #10]
 80006b2:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80006b6:	80fb      	strh	r3, [r7, #6]
    if((y + h - 1) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 80006b8:	893a      	ldrh	r2, [r7, #8]
 80006ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80006bc:	4413      	add	r3, r2
 80006be:	2ba0      	cmp	r3, #160	@ 0xa0
 80006c0:	dd03      	ble.n	80006ca <_ZN10TFT_ST773513FillRectangleEttttt+0x4a>
 80006c2:	893b      	ldrh	r3, [r7, #8]
 80006c4:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80006c8:	853b      	strh	r3, [r7, #40]	@ 0x28

    csSet(false);
 80006ca:	2100      	movs	r1, #0
 80006cc:	68f8      	ldr	r0, [r7, #12]
 80006ce:	f7ff fe0b 	bl	80002e8 <_ZN10TFT_ST77355csSetEh>
    SetAddressWindow(x, y, x+w-1, y+h-1);
 80006d2:	897a      	ldrh	r2, [r7, #10]
 80006d4:	88fb      	ldrh	r3, [r7, #6]
 80006d6:	4413      	add	r3, r2
 80006d8:	b29b      	uxth	r3, r3
 80006da:	3b01      	subs	r3, #1
 80006dc:	b298      	uxth	r0, r3
 80006de:	893a      	ldrh	r2, [r7, #8]
 80006e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80006e2:	4413      	add	r3, r2
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	3b01      	subs	r3, #1
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	893a      	ldrh	r2, [r7, #8]
 80006ec:	8979      	ldrh	r1, [r7, #10]
 80006ee:	9300      	str	r3, [sp, #0]
 80006f0:	4603      	mov	r3, r0
 80006f2:	68f8      	ldr	r0, [r7, #12]
 80006f4:	f7ff ff78 	bl	80005e8 <_ZN10TFT_ST773516SetAddressWindowEtttt>
    
    uint8_t hi = color >> 8;
 80006f8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80006fa:	0a1b      	lsrs	r3, r3, #8
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	76fb      	strb	r3, [r7, #27]
    uint8_t lo = color & 0xFF;
 8000700:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000702:	76bb      	strb	r3, [r7, #26]
    modeSel(DCX_DATA);
 8000704:	2101      	movs	r1, #1
 8000706:	68f8      	ldr	r0, [r7, #12]
 8000708:	f7ff fdd4 	bl	80002b4 <_ZN10TFT_ST77357modeSelEh>
    
    uint32_t totalPixels = (uint32_t)w * (uint32_t)h;
 800070c:	88fb      	ldrh	r3, [r7, #6]
 800070e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000710:	fb02 f303 	mul.w	r3, r2, r3
 8000714:	617b      	str	r3, [r7, #20]
    for(uint32_t i = 0; i < totalPixels; i++) {
 8000716:	2300      	movs	r3, #0
 8000718:	61fb      	str	r3, [r7, #28]
 800071a:	e018      	b.n	800074e <_ZN10TFT_ST773513FillRectangleEttttt+0xce>
        while(!(SPI1->SR & SPI_SR_TXE));
 800071c:	bf00      	nop
 800071e:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <_ZN10TFT_ST773513FillRectangleEttttt+0x100>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	f003 0302 	and.w	r3, r3, #2
 8000726:	2b00      	cmp	r3, #0
 8000728:	bf0c      	ite	eq
 800072a:	2301      	moveq	r3, #1
 800072c:	2300      	movne	r3, #0
 800072e:	b2db      	uxtb	r3, r3
 8000730:	2b00      	cmp	r3, #0
 8000732:	d1f4      	bne.n	800071e <_ZN10TFT_ST773513FillRectangleEttttt+0x9e>
        spiWrite(hi);
 8000734:	7efb      	ldrb	r3, [r7, #27]
 8000736:	4619      	mov	r1, r3
 8000738:	68f8      	ldr	r0, [r7, #12]
 800073a:	f7ff fec9 	bl	80004d0 <_ZN10TFT_ST77358spiWriteEh>
        spiWrite(lo);
 800073e:	7ebb      	ldrb	r3, [r7, #26]
 8000740:	4619      	mov	r1, r3
 8000742:	68f8      	ldr	r0, [r7, #12]
 8000744:	f7ff fec4 	bl	80004d0 <_ZN10TFT_ST77358spiWriteEh>
    for(uint32_t i = 0; i < totalPixels; i++) {
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	3301      	adds	r3, #1
 800074c:	61fb      	str	r3, [r7, #28]
 800074e:	69fa      	ldr	r2, [r7, #28]
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	429a      	cmp	r2, r3
 8000754:	d3e2      	bcc.n	800071c <_ZN10TFT_ST773513FillRectangleEttttt+0x9c>
    }
    
    while(SPI1->SR & SPI_SR_BSY);  // Wait for last transmission to complete
 8000756:	bf00      	nop
 8000758:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <_ZN10TFT_ST773513FillRectangleEttttt+0x100>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000760:	2b00      	cmp	r3, #0
 8000762:	bf14      	ite	ne
 8000764:	2301      	movne	r3, #1
 8000766:	2300      	moveq	r3, #0
 8000768:	b2db      	uxtb	r3, r3
 800076a:	2b00      	cmp	r3, #0
 800076c:	d1f4      	bne.n	8000758 <_ZN10TFT_ST773513FillRectangleEttttt+0xd8>
    csSet(true);
 800076e:	2101      	movs	r1, #1
 8000770:	68f8      	ldr	r0, [r7, #12]
 8000772:	f7ff fdb9 	bl	80002e8 <_ZN10TFT_ST77355csSetEh>
 8000776:	e000      	b.n	800077a <_ZN10TFT_ST773513FillRectangleEttttt+0xfa>
    if((x >= SCREEN_WIDTH) || (y >= SCREEN_HEIGHT)) return;
 8000778:	bf00      	nop
}
 800077a:	3720      	adds	r7, #32
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40013000 	.word	0x40013000

08000784 <_ZN10TFT_ST77359DrawPixelEttt>:

void TFT_ST7735::FillScreen(uint16_t color) {
    FillRectangle(0, 0, SCREEN_WIDTH, SCREEN_HEIGHT, color);
}

void TFT_ST7735::DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af02      	add	r7, sp, #8
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	4608      	mov	r0, r1
 800078e:	4611      	mov	r1, r2
 8000790:	461a      	mov	r2, r3
 8000792:	4603      	mov	r3, r0
 8000794:	817b      	strh	r3, [r7, #10]
 8000796:	460b      	mov	r3, r1
 8000798:	813b      	strh	r3, [r7, #8]
 800079a:	4613      	mov	r3, r2
 800079c:	80fb      	strh	r3, [r7, #6]
    // Ensure CS is held low while setting window and writing pixel data
    csSet(false);
 800079e:	2100      	movs	r1, #0
 80007a0:	68f8      	ldr	r0, [r7, #12]
 80007a2:	f7ff fda1 	bl	80002e8 <_ZN10TFT_ST77355csSetEh>
    SetAddressWindow(x, y, x+1, y+1);
 80007a6:	897b      	ldrh	r3, [r7, #10]
 80007a8:	3301      	adds	r3, #1
 80007aa:	b298      	uxth	r0, r3
 80007ac:	893b      	ldrh	r3, [r7, #8]
 80007ae:	3301      	adds	r3, #1
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	893a      	ldrh	r2, [r7, #8]
 80007b4:	8979      	ldrh	r1, [r7, #10]
 80007b6:	9300      	str	r3, [sp, #0]
 80007b8:	4603      	mov	r3, r0
 80007ba:	68f8      	ldr	r0, [r7, #12]
 80007bc:	f7ff ff14 	bl	80005e8 <_ZN10TFT_ST773516SetAddressWindowEtttt>

    uint8_t buf[2];
    buf[0] = color >> 8;
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	0a1b      	lsrs	r3, r3, #8
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	753b      	strb	r3, [r7, #20]
    buf[1] = color & 0xFF;
 80007ca:	88fb      	ldrh	r3, [r7, #6]
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	757b      	strb	r3, [r7, #21]

    modeSel(DCX_DATA);
 80007d0:	2101      	movs	r1, #1
 80007d2:	68f8      	ldr	r0, [r7, #12]
 80007d4:	f7ff fd6e 	bl	80002b4 <_ZN10TFT_ST77357modeSelEh>
    spiWrite(buf[0]);
 80007d8:	7d3b      	ldrb	r3, [r7, #20]
 80007da:	4619      	mov	r1, r3
 80007dc:	68f8      	ldr	r0, [r7, #12]
 80007de:	f7ff fe77 	bl	80004d0 <_ZN10TFT_ST77358spiWriteEh>
    spiWrite(buf[1]);
 80007e2:	7d7b      	ldrb	r3, [r7, #21]
 80007e4:	4619      	mov	r1, r3
 80007e6:	68f8      	ldr	r0, [r7, #12]
 80007e8:	f7ff fe72 	bl	80004d0 <_ZN10TFT_ST77358spiWriteEh>
    csSet(true);
 80007ec:	2101      	movs	r1, #1
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f7ff fd7a 	bl	80002e8 <_ZN10TFT_ST77355csSetEh>
}
 80007f4:	bf00      	nop
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}

080007fc <_Z7confRCCv>:
}


//----------- Configuration Functions -----------//

void confRCC(void){
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
                 
    RCC->AHB1ENR |= (1<<0); // GPIOA SPI1
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <_Z7confRCCv+0x28>)
 8000802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000804:	4a07      	ldr	r2, [pc, #28]	@ (8000824 <_Z7confRCCv+0x28>)
 8000806:	f043 0301 	orr.w	r3, r3, #1
 800080a:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |=(1<<12);//ENCENDEMOS SPI1
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <_Z7confRCCv+0x28>)
 800080e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000810:	4a04      	ldr	r2, [pc, #16]	@ (8000824 <_Z7confRCCv+0x28>)
 8000812:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000816:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800

08000828 <_Z8confGPIOv>:
void confGPIO(void){
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
                /*    SCK    |     MOSI*/
	GPIOA->MODER |= (2<<(2*5)| 2<<(2*7)); 
 800082c:	4b10      	ldr	r3, [pc, #64]	@ (8000870 <_Z8confGPIOv+0x48>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a0f      	ldr	r2, [pc, #60]	@ (8000870 <_Z8confGPIOv+0x48>)
 8000832:	f443 4308 	orr.w	r3, r3, #34816	@ 0x8800
 8000836:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]|= (5<<(4*5)| 5<<(4*7)); 
 8000838:	4b0d      	ldr	r3, [pc, #52]	@ (8000870 <_Z8confGPIOv+0x48>)
 800083a:	6a1b      	ldr	r3, [r3, #32]
 800083c:	4a0c      	ldr	r2, [pc, #48]	@ (8000870 <_Z8confGPIOv+0x48>)
 800083e:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000842:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000846:	6213      	str	r3, [r2, #32]
	
                  /*      CS    |     DC/X |    RESET */
    GPIOA->MODER |= (1<<(2*3))|(1<<(2*4))| (1<<(2*6));
 8000848:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <_Z8confGPIOv+0x48>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a08      	ldr	r2, [pc, #32]	@ (8000870 <_Z8confGPIOv+0x48>)
 800084e:	f443 538a 	orr.w	r3, r3, #4416	@ 0x1140
 8000852:	6013      	str	r3, [r2, #0]
    
    // Set initial states
    GPIOA->BSRR = (1 << (3));  // CS high (inactive)
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <_Z8confGPIOv+0x48>)
 8000856:	2208      	movs	r2, #8
 8000858:	619a      	str	r2, [r3, #24]
    GPIOA->BSRR = (1 << (4));  // DC high (data mode)
 800085a:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <_Z8confGPIOv+0x48>)
 800085c:	2210      	movs	r2, #16
 800085e:	619a      	str	r2, [r3, #24]
    GPIOA->BSRR = (1 << 6);       // RST high (active)
 8000860:	4b03      	ldr	r3, [pc, #12]	@ (8000870 <_Z8confGPIOv+0x48>)
 8000862:	2240      	movs	r2, #64	@ 0x40
 8000864:	619a      	str	r2, [r3, #24]
}
 8000866:	bf00      	nop
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	40020000 	.word	0x40020000

08000874 <_Z7confSPIv>:



void confSPI(void){
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
	// Baud rate: divide by 16 for 1MHz communication (16MHz / 16 = 1MHz)
	SPI1->CR1 |=(3<<3);//BR = 011 -> divide by 16
 8000878:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <_Z7confSPIv+0x4c>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a10      	ldr	r2, [pc, #64]	@ (80008c0 <_Z7confSPIv+0x4c>)
 800087e:	f043 0318 	orr.w	r3, r3, #24
 8000882:	6013      	str	r3, [r2, #0]
	
	// Master mode
	SPI1->CR1 |=(1<<2);//activamos modo maestro
 8000884:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <_Z7confSPIv+0x4c>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a0d      	ldr	r2, [pc, #52]	@ (80008c0 <_Z7confSPIv+0x4c>)
 800088a:	f043 0304 	orr.w	r3, r3, #4
 800088e:	6013      	str	r3, [r2, #0]


    
	// Software NSS management
	SPI1->CR1 |=(1<<9);//ACTIVAMOS SS POR SOFTWARE SSM
 8000890:	4b0b      	ldr	r3, [pc, #44]	@ (80008c0 <_Z7confSPIv+0x4c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a0a      	ldr	r2, [pc, #40]	@ (80008c0 <_Z7confSPIv+0x4c>)
 8000896:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800089a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=(1<<8);//ACTIVAMOS EL SS INTERNO PARA FORZAR UNA HABILITACIÓN EN EL MAESTRO SSI
 800089c:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <_Z7confSPIv+0x4c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a07      	ldr	r2, [pc, #28]	@ (80008c0 <_Z7confSPIv+0x4c>)
 80008a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008a6:	6013      	str	r3, [r2, #0]
	// Data frame format: 8-bit (not 16-bit as commented)

    // Enable SPI
    SPI1->CR1 |= (1<<6); // PRENDEMOS EL SPI
 80008a8:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <_Z7confSPIv+0x4c>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a04      	ldr	r2, [pc, #16]	@ (80008c0 <_Z7confSPIv+0x4c>)
 80008ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008b2:	6013      	str	r3, [r2, #0]

}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40013000 	.word	0x40013000

080008c4 <_Z6configv>:


void config(void){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
    confRCC();
 80008c8:	f7ff ff98 	bl	80007fc <_Z7confRCCv>
    confGPIO();
 80008cc:	f7ff ffac 	bl	8000828 <_Z8confGPIOv>
    confSPI();
 80008d0:	f7ff ffd0 	bl	8000874 <_Z7confSPIv>
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <main>:
uint32_t RED =  0xF800;
uint32_t cian =  0x07ff;

// ----------- Main -----------

int main(void){
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af02      	add	r7, sp, #8
	conf_osc();
 80008de:	f000 f857 	bl	8000990 <_Z8conf_oscv>
	Screen1.INIT_FN();
 80008e2:	4826      	ldr	r0, [pc, #152]	@ (800097c <main+0xa4>)
 80008e4:	f7ff fe58 	bl	8000598 <_ZN10TFT_ST77357INIT_FNEv>
	
	Screen1.FillRectangle(2, 2, 128, 160, 0x0000);
 80008e8:	2300      	movs	r3, #0
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	23a0      	movs	r3, #160	@ 0xa0
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2380      	movs	r3, #128	@ 0x80
 80008f2:	2202      	movs	r2, #2
 80008f4:	2102      	movs	r1, #2
 80008f6:	4821      	ldr	r0, [pc, #132]	@ (800097c <main+0xa4>)
 80008f8:	f7ff fec2 	bl	8000680 <_ZN10TFT_ST773513FillRectangleEttttt>
	// -- Axes --
	Screen1.FillRectangle(2, 2, 113, 1, WAI); 
 80008fc:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <main+0xa8>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	b29b      	uxth	r3, r3
 8000902:	9301      	str	r3, [sp, #4]
 8000904:	2301      	movs	r3, #1
 8000906:	9300      	str	r3, [sp, #0]
 8000908:	2371      	movs	r3, #113	@ 0x71
 800090a:	2202      	movs	r2, #2
 800090c:	2102      	movs	r1, #2
 800090e:	481b      	ldr	r0, [pc, #108]	@ (800097c <main+0xa4>)
 8000910:	f7ff feb6 	bl	8000680 <_ZN10TFT_ST773513FillRectangleEttttt>
	Screen1.FillRectangle(2, 2, 1, 146, WAI); 
 8000914:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <main+0xa8>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	b29b      	uxth	r3, r3
 800091a:	9301      	str	r3, [sp, #4]
 800091c:	2392      	movs	r3, #146	@ 0x92
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	2301      	movs	r3, #1
 8000922:	2202      	movs	r2, #2
 8000924:	2102      	movs	r1, #2
 8000926:	4815      	ldr	r0, [pc, #84]	@ (800097c <main+0xa4>)
 8000928:	f7ff feaa 	bl	8000680 <_ZN10TFT_ST773513FillRectangleEttttt>

	uint16_t iterative = 0;		
 800092c:	2300      	movs	r3, #0
 800092e:	80fb      	strh	r3, [r7, #6]
	while(1){//*
		uint16_t adc_val = (ADC1->DR)>>5; // ADC-Val * 2^12/2^7 = ADC-Val / 32
 8000930:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <main+0xac>)
 8000932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000934:	095b      	lsrs	r3, r3, #5
 8000936:	80bb      	strh	r3, [r7, #4]
		iterative++;
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	3301      	adds	r3, #1
 800093c:	80fb      	strh	r3, [r7, #6]
		//Screen1.FillRectangle(adc_val+3,iterative+3, 1, 1, cian);
		Screen1.DrawPixel(adc_val+3,iterative+3,cian);
 800093e:	88bb      	ldrh	r3, [r7, #4]
 8000940:	3303      	adds	r3, #3
 8000942:	b299      	uxth	r1, r3
 8000944:	88fb      	ldrh	r3, [r7, #6]
 8000946:	3303      	adds	r3, #3
 8000948:	b29a      	uxth	r2, r3
 800094a:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <main+0xb0>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	b29b      	uxth	r3, r3
 8000950:	480a      	ldr	r0, [pc, #40]	@ (800097c <main+0xa4>)
 8000952:	f7ff ff17 	bl	8000784 <_ZN10TFT_ST77359DrawPixelEttt>
		if(iterative>=145){
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	2b90      	cmp	r3, #144	@ 0x90
 800095a:	d9e9      	bls.n	8000930 <main+0x58>
			iterative=0;
 800095c:	2300      	movs	r3, #0
 800095e:	80fb      	strh	r3, [r7, #6]
			Screen1.FillRectangle(2, 2, 128, 160, BLAK);
 8000960:	4b0a      	ldr	r3, [pc, #40]	@ (800098c <main+0xb4>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	b29b      	uxth	r3, r3
 8000966:	9301      	str	r3, [sp, #4]
 8000968:	23a0      	movs	r3, #160	@ 0xa0
 800096a:	9300      	str	r3, [sp, #0]
 800096c:	2380      	movs	r3, #128	@ 0x80
 800096e:	2202      	movs	r2, #2
 8000970:	2102      	movs	r1, #2
 8000972:	4802      	ldr	r0, [pc, #8]	@ (800097c <main+0xa4>)
 8000974:	f7ff fe84 	bl	8000680 <_ZN10TFT_ST773513FillRectangleEttttt>
		}//*/
	}
 8000978:	e7da      	b.n	8000930 <main+0x58>
 800097a:	bf00      	nop
 800097c:	2000012c 	.word	0x2000012c
 8000980:	200000b0 	.word	0x200000b0
 8000984:	40012000 	.word	0x40012000
 8000988:	200000b4 	.word	0x200000b4
 800098c:	20000130 	.word	0x20000130

08000990 <_Z8conf_oscv>:
}


// ------- Configuration -------
void conf_osc(void){
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
	// PLL Config
	RCC->CR |=(1 << 16);
 8000994:	4b32      	ldr	r3, [pc, #200]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a31      	ldr	r2, [pc, #196]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 800099a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800099e:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY));
 80009a0:	bf00      	nop
 80009a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	bf0c      	ite	eq
 80009ae:	2301      	moveq	r3, #1
 80009b0:	2300      	movne	r3, #0
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1f4      	bne.n	80009a2 <_Z8conf_oscv+0x12>
	/*Acivamos el prefetch del FLASH y cambiamos la latencia entre lectura de la CPU y la memoria a 2 waitstates*/
	FLASH->ACR |= (1<<8) ;
 80009b8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a64 <_Z8conf_oscv+0xd4>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a29      	ldr	r2, [pc, #164]	@ (8000a64 <_Z8conf_oscv+0xd4>)
 80009be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009c2:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= (5<<0);
 80009c4:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <_Z8conf_oscv+0xd4>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a26      	ldr	r2, [pc, #152]	@ (8000a64 <_Z8conf_oscv+0xd4>)
 80009ca:	f043 0305 	orr.w	r3, r3, #5
 80009ce:	6013      	str	r3, [r2, #0]
	/*Cambiamos la velicidad del apb1 ya que no puede trabajar a mas de 45MHZ y la de apb2 que no trabaja a mas 90*/
	RCC->CFGR |= (4<<10);
 80009d0:	4b23      	ldr	r3, [pc, #140]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	4a22      	ldr	r2, [pc, #136]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009da:	6093      	str	r3, [r2, #8]
	//RCC->CFGR |= (4<<13);
	RCC->PLLCFGR |=(1 << RCC_PLLCFGR_PLLSRC_Pos);
 80009dc:	4b20      	ldr	r3, [pc, #128]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	4a1f      	ldr	r2, [pc, #124]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009e6:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (360 << RCC_PLLCFGR_PLLN_Pos) |
 80009e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009ee:	f443 33ad 	orr.w	r3, r3, #88576	@ 0x15a00
 80009f2:	f043 0308 	orr.w	r3, r3, #8
 80009f6:	6053      	str	r3, [r2, #4]
									(8 << RCC_PLLCFGR_PLLM_Pos) |
									(1 << RCC_PLLCFGR_PLLP_Pos) ;
	/*LAS VELOCIDADES DEL AHB, EL APB1,APB2 DEBEN MODIFICARSE SI CAMBIO LA FRECUENCIA A LA MAS ALTA*/
	RCC->CR |=(1 << 24);
 80009f8:	4b19      	ldr	r3, [pc, #100]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a18      	ldr	r2, [pc, #96]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 80009fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a02:	6013      	str	r3, [r2, #0]
	RCC->CFGR |= (2 << 0);
 8000a04:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	4a15      	ldr	r2, [pc, #84]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 8000a0a:	f043 0302 	orr.w	r3, r3, #2
 8000a0e:	6093      	str	r3, [r2, #8]
	SystemCoreClockUpdate();
 8000a10:	f000 f88e 	bl	8000b30 <SystemCoreClockUpdate>

	// ADC Config
	GPIOA->MODER|=(3<<0);//ANALOGPA0
 8000a14:	4b14      	ldr	r3, [pc, #80]	@ (8000a68 <_Z8conf_oscv+0xd8>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a13      	ldr	r2, [pc, #76]	@ (8000a68 <_Z8conf_oscv+0xd8>)
 8000a1a:	f043 0303 	orr.w	r3, r3, #3
 8000a1e:	6013      	str	r3, [r2, #0]
	RCC->APB2ENR |=(RCC_APB2ENR_ADC1EN);//ADCENABLE
 8000a20:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 8000a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a24:	4a0e      	ldr	r2, [pc, #56]	@ (8000a60 <_Z8conf_oscv+0xd0>)
 8000a26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a2a:	6453      	str	r3, [r2, #68]	@ 0x44
	ADC1->CR2|=(3<<0);//ACTIVAMOS CONTINUOS CONV Y ADCON
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	4a0e      	ldr	r2, [pc, #56]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a32:	f043 0303 	orr.w	r3, r3, #3
 8000a36:	6093      	str	r3, [r2, #8]
    ADC1->CR2|=(1<<30);//INICIAMOS LA CONVERSIÓN
 8000a38:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000a42:	6093      	str	r3, [r2, #8]
	ADC1->CR1|=(1<<8);//SCANMODE
 8000a44:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	4a08      	ldr	r2, [pc, #32]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a4e:	6053      	str	r3, [r2, #4]
	ADC1->SMPR2|=(2<<0); //ESTAMOS CONFIGURANDO 28 CICLOS DE MUESTREO
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a52:	691b      	ldr	r3, [r3, #16]
 8000a54:	4a05      	ldr	r2, [pc, #20]	@ (8000a6c <_Z8conf_oscv+0xdc>)
 8000a56:	f043 0302 	orr.w	r3, r3, #2
 8000a5a:	6113      	str	r3, [r2, #16]
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40023c00 	.word	0x40023c00
 8000a68:	40020000 	.word	0x40020000
 8000a6c:	40012000 	.word	0x40012000

08000a70 <_Z41__static_initialization_and_destruction_0v>:
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
TFT_ST7735 Screen1;
 8000a74:	4802      	ldr	r0, [pc, #8]	@ (8000a80 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000a76:	f7ff fbc5 	bl	8000204 <_ZN10TFT_ST7735C1Ev>
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	2000012c 	.word	0x2000012c

08000a84 <_Z41__static_initialization_and_destruction_1v>:
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
TFT_ST7735 Screen1;
 8000a88:	4802      	ldr	r0, [pc, #8]	@ (8000a94 <_Z41__static_initialization_and_destruction_1v+0x10>)
 8000a8a:	f7ff fbcb 	bl	8000224 <_ZN10TFT_ST7735D1Ev>
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	2000012c 	.word	0x2000012c

08000a98 <_GLOBAL__sub_I_Screen1>:
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	f7ff ffe8 	bl	8000a70 <_Z41__static_initialization_and_destruction_0v>
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <_GLOBAL__sub_D_Screen1>:
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	f7ff ffed 	bl	8000a84 <_Z41__static_initialization_and_destruction_1v>
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <NMI_Handler+0x4>

08000ab4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <HardFault_Handler+0x4>

08000abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <MemManage_Handler+0x4>

08000ac4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <BusFault_Handler+0x4>

08000acc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <UsageFault_Handler+0x4>

08000ad4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr

08000ae2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr

08000afe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b02:	f000 f8b5 	bl	8000c70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
	...

08000b0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b10:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <SystemInit+0x20>)
 8000b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b16:	4a05      	ldr	r2, [pc, #20]	@ (8000b2c <SystemInit+0x20>)
 8000b18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b087      	sub	sp, #28
 8000b34:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllp, pllsource, pllm;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b36:	4b34      	ldr	r3, [pc, #208]	@ (8000c08 <SystemCoreClockUpdate+0xd8>)
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	f003 030c 	and.w	r3, r3, #12
 8000b3e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	2b08      	cmp	r3, #8
 8000b44:	d011      	beq.n	8000b6a <SystemCoreClockUpdate+0x3a>
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	2b08      	cmp	r3, #8
 8000b4a:	d844      	bhi.n	8000bd6 <SystemCoreClockUpdate+0xa6>
 8000b4c:	693b      	ldr	r3, [r7, #16]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d003      	beq.n	8000b5a <SystemCoreClockUpdate+0x2a>
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	2b04      	cmp	r3, #4
 8000b56:	d004      	beq.n	8000b62 <SystemCoreClockUpdate+0x32>
 8000b58:	e03d      	b.n	8000bd6 <SystemCoreClockUpdate+0xa6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c0c <SystemCoreClockUpdate+0xdc>)
 8000b5c:	4a2c      	ldr	r2, [pc, #176]	@ (8000c10 <SystemCoreClockUpdate+0xe0>)
 8000b5e:	601a      	str	r2, [r3, #0]
      break;
 8000b60:	e03d      	b.n	8000bde <SystemCoreClockUpdate+0xae>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000b62:	4b2a      	ldr	r3, [pc, #168]	@ (8000c0c <SystemCoreClockUpdate+0xdc>)
 8000b64:	4a2b      	ldr	r2, [pc, #172]	@ (8000c14 <SystemCoreClockUpdate+0xe4>)
 8000b66:	601a      	str	r2, [r3, #0]
      break;
 8000b68:	e039      	b.n	8000bde <SystemCoreClockUpdate+0xae>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000b6a:	4b27      	ldr	r3, [pc, #156]	@ (8000c08 <SystemCoreClockUpdate+0xd8>)
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	0d9b      	lsrs	r3, r3, #22
 8000b70:	f003 0301 	and.w	r3, r3, #1
 8000b74:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b76:	4b24      	ldr	r3, [pc, #144]	@ (8000c08 <SystemCoreClockUpdate+0xd8>)
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b7e:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d00c      	beq.n	8000ba0 <SystemCoreClockUpdate+0x70>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b86:	4a23      	ldr	r2, [pc, #140]	@ (8000c14 <SystemCoreClockUpdate+0xe4>)
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c08 <SystemCoreClockUpdate+0xd8>)
 8000b90:	6852      	ldr	r2, [r2, #4]
 8000b92:	0992      	lsrs	r2, r2, #6
 8000b94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b98:	fb02 f303 	mul.w	r3, r2, r3
 8000b9c:	617b      	str	r3, [r7, #20]
 8000b9e:	e00b      	b.n	8000bb8 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c10 <SystemCoreClockUpdate+0xe0>)
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba8:	4a17      	ldr	r2, [pc, #92]	@ (8000c08 <SystemCoreClockUpdate+0xd8>)
 8000baa:	6852      	ldr	r2, [r2, #4]
 8000bac:	0992      	lsrs	r2, r2, #6
 8000bae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000bb2:	fb02 f303 	mul.w	r3, r2, r3
 8000bb6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000bb8:	4b13      	ldr	r3, [pc, #76]	@ (8000c08 <SystemCoreClockUpdate+0xd8>)
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	0c1b      	lsrs	r3, r3, #16
 8000bbe:	f003 0303 	and.w	r3, r3, #3
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllp;
 8000bc8:	697a      	ldr	r2, [r7, #20]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bd0:	4a0e      	ldr	r2, [pc, #56]	@ (8000c0c <SystemCoreClockUpdate+0xdc>)
 8000bd2:	6013      	str	r3, [r2, #0]
      break;
 8000bd4:	e003      	b.n	8000bde <SystemCoreClockUpdate+0xae>
    default:
      SystemCoreClock = HSI_VALUE;
 8000bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c0c <SystemCoreClockUpdate+0xdc>)
 8000bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c10 <SystemCoreClockUpdate+0xe0>)
 8000bda:	601a      	str	r2, [r3, #0]
      break;
 8000bdc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000bde:	4b0a      	ldr	r3, [pc, #40]	@ (8000c08 <SystemCoreClockUpdate+0xd8>)
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	091b      	lsrs	r3, r3, #4
 8000be4:	f003 030f 	and.w	r3, r3, #15
 8000be8:	4a0b      	ldr	r2, [pc, #44]	@ (8000c18 <SystemCoreClockUpdate+0xe8>)
 8000bea:	5cd3      	ldrb	r3, [r2, r3]
 8000bec:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000bee:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <SystemCoreClockUpdate+0xdc>)
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bf8:	4a04      	ldr	r2, [pc, #16]	@ (8000c0c <SystemCoreClockUpdate+0xdc>)
 8000bfa:	6013      	str	r3, [r2, #0]
}
 8000bfc:	bf00      	nop
 8000bfe:	371c      	adds	r7, #28
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	40023800 	.word	0x40023800
 8000c0c:	200000b8 	.word	0x200000b8
 8000c10:	00f42400 	.word	0x00f42400
 8000c14:	017d7840 	.word	0x017d7840
 8000c18:	08000dd0 	.word	0x08000dd0

08000c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c20:	f7ff ff74 	bl	8000b0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c24:	480c      	ldr	r0, [pc, #48]	@ (8000c58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c26:	490d      	ldr	r1, [pc, #52]	@ (8000c5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c28:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c2c:	e002      	b.n	8000c34 <LoopCopyDataInit>

08000c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c32:	3304      	adds	r3, #4

08000c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c38:	d3f9      	bcc.n	8000c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c40:	e001      	b.n	8000c46 <LoopFillZerobss>

08000c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c44:	3204      	adds	r2, #4

08000c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c48:	d3fb      	bcc.n	8000c42 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c4a:	f000 f83d 	bl	8000cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4e:	f7ff fe43 	bl	80008d8 <main>
  bx  lr    
 8000c52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c5c:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8000c60:	08000df0 	.word	0x08000df0
  ldr r2, =_sbss
 8000c64:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8000c68:	20000278 	.word	0x20000278

08000c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c6c:	e7fe      	b.n	8000c6c <ADC_IRQHandler>
	...

08000c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c74:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <HAL_IncTick+0x20>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <HAL_IncTick+0x24>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4413      	add	r3, r2
 8000c80:	4a04      	ldr	r2, [pc, #16]	@ (8000c94 <HAL_IncTick+0x24>)
 8000c82:	6013      	str	r3, [r2, #0]
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	200000bc 	.word	0x200000bc
 8000c94:	20000134 	.word	0x20000134

08000c98 <_ZdlPvj>:
 8000c98:	f000 b800 	b.w	8000c9c <_ZdlPv>

08000c9c <_ZdlPv>:
 8000c9c:	f000 b800 	b.w	8000ca0 <free>

08000ca0 <free>:
 8000ca0:	4b02      	ldr	r3, [pc, #8]	@ (8000cac <free+0xc>)
 8000ca2:	4601      	mov	r1, r0
 8000ca4:	6818      	ldr	r0, [r3, #0]
 8000ca6:	f000 b835 	b.w	8000d14 <_free_r>
 8000caa:	bf00      	nop
 8000cac:	200000c0 	.word	0x200000c0

08000cb0 <__malloc_lock>:
 8000cb0:	4801      	ldr	r0, [pc, #4]	@ (8000cb8 <__malloc_lock+0x8>)
 8000cb2:	f000 b82d 	b.w	8000d10 <__retarget_lock_acquire_recursive>
 8000cb6:	bf00      	nop
 8000cb8:	20000274 	.word	0x20000274

08000cbc <__malloc_unlock>:
 8000cbc:	4801      	ldr	r0, [pc, #4]	@ (8000cc4 <__malloc_unlock+0x8>)
 8000cbe:	f000 b828 	b.w	8000d12 <__retarget_lock_release_recursive>
 8000cc2:	bf00      	nop
 8000cc4:	20000274 	.word	0x20000274

08000cc8 <__libc_init_array>:
 8000cc8:	b570      	push	{r4, r5, r6, lr}
 8000cca:	4d0d      	ldr	r5, [pc, #52]	@ (8000d00 <__libc_init_array+0x38>)
 8000ccc:	4c0d      	ldr	r4, [pc, #52]	@ (8000d04 <__libc_init_array+0x3c>)
 8000cce:	1b64      	subs	r4, r4, r5
 8000cd0:	10a4      	asrs	r4, r4, #2
 8000cd2:	2600      	movs	r6, #0
 8000cd4:	42a6      	cmp	r6, r4
 8000cd6:	d109      	bne.n	8000cec <__libc_init_array+0x24>
 8000cd8:	4d0b      	ldr	r5, [pc, #44]	@ (8000d08 <__libc_init_array+0x40>)
 8000cda:	4c0c      	ldr	r4, [pc, #48]	@ (8000d0c <__libc_init_array+0x44>)
 8000cdc:	f000 f864 	bl	8000da8 <_init>
 8000ce0:	1b64      	subs	r4, r4, r5
 8000ce2:	10a4      	asrs	r4, r4, #2
 8000ce4:	2600      	movs	r6, #0
 8000ce6:	42a6      	cmp	r6, r4
 8000ce8:	d105      	bne.n	8000cf6 <__libc_init_array+0x2e>
 8000cea:	bd70      	pop	{r4, r5, r6, pc}
 8000cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cf0:	4798      	blx	r3
 8000cf2:	3601      	adds	r6, #1
 8000cf4:	e7ee      	b.n	8000cd4 <__libc_init_array+0xc>
 8000cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cfa:	4798      	blx	r3
 8000cfc:	3601      	adds	r6, #1
 8000cfe:	e7f2      	b.n	8000ce6 <__libc_init_array+0x1e>
 8000d00:	08000de0 	.word	0x08000de0
 8000d04:	08000de0 	.word	0x08000de0
 8000d08:	08000de0 	.word	0x08000de0
 8000d0c:	08000de8 	.word	0x08000de8

08000d10 <__retarget_lock_acquire_recursive>:
 8000d10:	4770      	bx	lr

08000d12 <__retarget_lock_release_recursive>:
 8000d12:	4770      	bx	lr

08000d14 <_free_r>:
 8000d14:	b538      	push	{r3, r4, r5, lr}
 8000d16:	4605      	mov	r5, r0
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	d041      	beq.n	8000da0 <_free_r+0x8c>
 8000d1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000d20:	1f0c      	subs	r4, r1, #4
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	bfb8      	it	lt
 8000d26:	18e4      	addlt	r4, r4, r3
 8000d28:	f7ff ffc2 	bl	8000cb0 <__malloc_lock>
 8000d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000da4 <_free_r+0x90>)
 8000d2e:	6813      	ldr	r3, [r2, #0]
 8000d30:	b933      	cbnz	r3, 8000d40 <_free_r+0x2c>
 8000d32:	6063      	str	r3, [r4, #4]
 8000d34:	6014      	str	r4, [r2, #0]
 8000d36:	4628      	mov	r0, r5
 8000d38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d3c:	f7ff bfbe 	b.w	8000cbc <__malloc_unlock>
 8000d40:	42a3      	cmp	r3, r4
 8000d42:	d908      	bls.n	8000d56 <_free_r+0x42>
 8000d44:	6820      	ldr	r0, [r4, #0]
 8000d46:	1821      	adds	r1, r4, r0
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf01      	itttt	eq
 8000d4c:	6819      	ldreq	r1, [r3, #0]
 8000d4e:	685b      	ldreq	r3, [r3, #4]
 8000d50:	1809      	addeq	r1, r1, r0
 8000d52:	6021      	streq	r1, [r4, #0]
 8000d54:	e7ed      	b.n	8000d32 <_free_r+0x1e>
 8000d56:	461a      	mov	r2, r3
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	b10b      	cbz	r3, 8000d60 <_free_r+0x4c>
 8000d5c:	42a3      	cmp	r3, r4
 8000d5e:	d9fa      	bls.n	8000d56 <_free_r+0x42>
 8000d60:	6811      	ldr	r1, [r2, #0]
 8000d62:	1850      	adds	r0, r2, r1
 8000d64:	42a0      	cmp	r0, r4
 8000d66:	d10b      	bne.n	8000d80 <_free_r+0x6c>
 8000d68:	6820      	ldr	r0, [r4, #0]
 8000d6a:	4401      	add	r1, r0
 8000d6c:	1850      	adds	r0, r2, r1
 8000d6e:	4283      	cmp	r3, r0
 8000d70:	6011      	str	r1, [r2, #0]
 8000d72:	d1e0      	bne.n	8000d36 <_free_r+0x22>
 8000d74:	6818      	ldr	r0, [r3, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	6053      	str	r3, [r2, #4]
 8000d7a:	4408      	add	r0, r1
 8000d7c:	6010      	str	r0, [r2, #0]
 8000d7e:	e7da      	b.n	8000d36 <_free_r+0x22>
 8000d80:	d902      	bls.n	8000d88 <_free_r+0x74>
 8000d82:	230c      	movs	r3, #12
 8000d84:	602b      	str	r3, [r5, #0]
 8000d86:	e7d6      	b.n	8000d36 <_free_r+0x22>
 8000d88:	6820      	ldr	r0, [r4, #0]
 8000d8a:	1821      	adds	r1, r4, r0
 8000d8c:	428b      	cmp	r3, r1
 8000d8e:	bf04      	itt	eq
 8000d90:	6819      	ldreq	r1, [r3, #0]
 8000d92:	685b      	ldreq	r3, [r3, #4]
 8000d94:	6063      	str	r3, [r4, #4]
 8000d96:	bf04      	itt	eq
 8000d98:	1809      	addeq	r1, r1, r0
 8000d9a:	6021      	streq	r1, [r4, #0]
 8000d9c:	6054      	str	r4, [r2, #4]
 8000d9e:	e7ca      	b.n	8000d36 <_free_r+0x22>
 8000da0:	bd38      	pop	{r3, r4, r5, pc}
 8000da2:	bf00      	nop
 8000da4:	20000138 	.word	0x20000138

08000da8 <_init>:
 8000da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000daa:	bf00      	nop
 8000dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dae:	bc08      	pop	{r3}
 8000db0:	469e      	mov	lr, r3
 8000db2:	4770      	bx	lr

08000db4 <_fini>:
 8000db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000db6:	bf00      	nop
 8000db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dba:	bc08      	pop	{r3}
 8000dbc:	469e      	mov	lr, r3
 8000dbe:	4770      	bx	lr
