{
    "code": "```verilog\nmodule TopModule (\n    input wire [7:0] in,  // 8-bit input vector\n    output reg [2:0] pos  // 3-bit output representing the position of the first high bit\n);\n\nalways @(*) begin\n    casez (in)\n        8'b????_???1: pos = 3'd0;\n        8'b????_??10: pos = 3'd1;\n        8'b????_?100: pos = 3'd2;\n        8'b????_1000: pos = 3'd3;\n        8'b???1_0000: pos = 3'd4;\n        8'b??10_0000: pos = 3'd5;\n        8'b?100_0000: pos = 3'd6;\n        8'b1000_0000: pos = 3'd7;\n        default: pos = 3'd0;  // When 'in' is zero\n    endcase\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}