

================================================================
== Vitis HLS Report for 'node12'
================================================================
* Date:           Wed Sep 25 12:54:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  16777227|  16777227|  55.868 ms|  55.868 ms|  16777227|  16777227|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                        |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- loop27_loop28_loop29  |  16777225|  16777225|        14|          4|          1|  4194304|       yes|
        +------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      432|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |     1024|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      225|    -|
|Register             |        -|     -|      593|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1024|     3|      979|     1201|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       76|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       25|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U3   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  386|  416|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v125_U  |node12_v125_RAM_AUTO_1R1W  |        0|  0|   0|    1|    4096|   32|     1|       131072|
    |v126_U  |node12_v126_RAM_AUTO_1R1W  |     1024|  0|   0|    0|  524288|   32|     1|     16777216|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |                           |     1024|  0|   0|    1|  528384|   64|     2|     16908288|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln306_1_fu_221_p2              |         +|   0|  0|  30|          23|           1|
    |add_ln306_fu_236_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln307_1_fu_318_p2              |         +|   0|  0|  28|          21|           1|
    |add_ln307_fu_292_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln308_fu_444_p2                |         +|   0|  0|  18|          11|           1|
    |add_ln311_fu_397_p2                |         +|   0|  0|  20|          13|          13|
    |add_ln314_fu_416_p2                |         +|   0|  0|  26|          19|          19|
    |empty_11_fu_382_p2                 |         +|   0|  0|  19|          12|          12|
    |and_ln306_fu_274_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_266                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_555                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_566                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_570                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op85_read_state2      |       and|   0|  0|   2|           1|           1|
    |cmp11_fu_312_p2                    |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln306_fu_215_p2               |      icmp|   0|  0|  31|          23|          24|
    |icmp_ln307_fu_242_p2               |      icmp|   0|  0|  28|          21|          20|
    |icmp_ln308_1_fu_450_p2             |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln308_fu_268_p2               |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln317_fu_432_p2               |      icmp|   0|  0|  18|          11|           1|
    |icmp_ln324_fu_438_p2               |      icmp|   0|  0|  17|          10|           2|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln306_fu_256_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln307_1_fu_347_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln307_fu_298_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_176_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln306_1_fu_280_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln306_fu_248_p3             |    select|   0|  0|  10|           1|           1|
    |select_ln307_1_fu_304_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln307_2_fu_324_p3           |    select|   0|  0|  21|           1|           1|
    |select_ln307_fu_351_p3             |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln306_fu_262_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 432|         225|         156|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   21|         42|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v127_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v128_load              |   9|          2|   10|         20|
    |ap_sig_allocacmp_v129_load              |   9|          2|   11|         22|
    |empty_fu_100                            |   9|          2|   32|         64|
    |indvar_flatten14_fu_96                  |   9|          2|   23|         46|
    |indvar_flatten_fu_88                    |   9|          2|   21|         42|
    |v126_address0                           |  14|          3|   19|         57|
    |v127_fu_92                              |   9|          2|    4|          8|
    |v128_fu_84                              |   9|          2|   10|         20|
    |v129_fu_80                              |   9|          2|   11|         22|
    |v164_blk_n                              |   9|          2|    1|          2|
    |v165_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 225|         49|  230|        514|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln306_reg_549                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp11_reg_571                     |   1|   0|    1|          0|
    |empty_fu_100                      |  32|   0|   32|          0|
    |icmp_ln306_reg_535                |   1|   0|    1|          0|
    |icmp_ln307_reg_544                |   1|   0|    1|          0|
    |icmp_ln308_1_reg_600              |   1|   0|    1|          0|
    |icmp_ln317_reg_591                |   1|   0|    1|          0|
    |icmp_ln317_reg_591_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln324_reg_596                |   1|   0|    1|          0|
    |indvar_flatten14_fu_96            |  23|   0|   23|          0|
    |indvar_flatten_fu_88              |  21|   0|   21|          0|
    |or_ln307_reg_560                  |   1|   0|    1|          0|
    |or_ln307_reg_560_pp0_iter1_reg    |   1|   0|    1|          0|
    |select_ln307_1_reg_564            |  10|   0|   10|          0|
    |trunc_ln307_reg_554               |   3|   0|    3|          0|
    |v125_addr_reg_575                 |  12|   0|   12|          0|
    |v125_load_reg_604                 |  32|   0|   32|          0|
    |v126_addr_reg_586                 |  19|   0|   19|          0|
    |v127_fu_92                        |   4|   0|    4|          0|
    |v128_fu_84                        |  10|   0|   10|          0|
    |v129_fu_80                        |  11|   0|   11|          0|
    |v129_load_reg_539                 |  11|   0|   11|          0|
    |v130_reg_619                      |  32|   0|   32|          0|
    |v132_reg_624                      |  32|   0|   32|          0|
    |v134_reg_609                      |  32|   0|   32|          0|
    |v135_reg_629                      |  32|   0|   32|          0|
    |icmp_ln306_reg_535                |  64|  32|    1|          0|
    |icmp_ln308_1_reg_600              |  64|  32|    1|          0|
    |icmp_ln324_reg_596                |  64|  32|    1|          0|
    |v125_addr_reg_575                 |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 593| 128|  352|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node12|  return value|
|v142_address0        |  out|   13|   ap_memory|          v142|         array|
|v142_ce0             |  out|    1|   ap_memory|          v142|         array|
|v142_q0              |   in|   32|   ap_memory|          v142|         array|
|v165_dout            |   in|   32|     ap_fifo|          v165|       pointer|
|v165_num_data_valid  |   in|   20|     ap_fifo|          v165|       pointer|
|v165_fifo_cap        |   in|   20|     ap_fifo|          v165|       pointer|
|v165_empty_n         |   in|    1|     ap_fifo|          v165|       pointer|
|v165_read            |  out|    1|     ap_fifo|          v165|       pointer|
|v164_din             |  out|   32|     ap_fifo|          v164|       pointer|
|v164_num_data_valid  |   in|   13|     ap_fifo|          v164|       pointer|
|v164_fifo_cap        |   in|   13|     ap_fifo|          v164|       pointer|
|v164_full_n          |   in|    1|     ap_fifo|          v164|       pointer|
|v164_write           |  out|    1|     ap_fifo|          v164|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

