/*
 * SPDX-FileCopyrightText: 2019-2025 SiFli Technologies(Nanjing) Co., Ltd
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __MAILBOX1_H
#define __MAILBOX1_H

typedef struct
{
    __IO uint32_t C1IER;
    __IO uint32_t C1ITR;
    __IO uint32_t C1ICR;
    __IO uint32_t C1ISR;
    __IO uint32_t C1MISR;
    __IO uint32_t C1EXR;
    __IO uint32_t C2IER;
    __IO uint32_t C2ITR;
    __IO uint32_t C2ICR;
    __IO uint32_t C2ISR;
    __IO uint32_t C2MISR;
    __IO uint32_t C2EXR;
    __IO uint32_t C3IER;
    __IO uint32_t C3ITR;
    __IO uint32_t C3ICR;
    __IO uint32_t C3ISR;
    __IO uint32_t C3MISR;
    __IO uint32_t C3EXR;
    __IO uint32_t C4IER;
    __IO uint32_t C4ITR;
    __IO uint32_t C4ICR;
    __IO uint32_t C4ISR;
    __IO uint32_t C4MISR;
    __IO uint32_t C4EXR;
} MAILBOX1_TypeDef;


/***************** Bit definition for MAILBOX1_C1IER register *****************/
#define MAILBOX1_C1IER_INT0_Pos         (0U)
#define MAILBOX1_C1IER_INT0_Msk         (0x1UL << MAILBOX1_C1IER_INT0_Pos)
#define MAILBOX1_C1IER_INT0             MAILBOX1_C1IER_INT0_Msk
#define MAILBOX1_C1IER_INT1_Pos         (1U)
#define MAILBOX1_C1IER_INT1_Msk         (0x1UL << MAILBOX1_C1IER_INT1_Pos)
#define MAILBOX1_C1IER_INT1             MAILBOX1_C1IER_INT1_Msk
#define MAILBOX1_C1IER_INT2_Pos         (2U)
#define MAILBOX1_C1IER_INT2_Msk         (0x1UL << MAILBOX1_C1IER_INT2_Pos)
#define MAILBOX1_C1IER_INT2             MAILBOX1_C1IER_INT2_Msk
#define MAILBOX1_C1IER_INT3_Pos         (3U)
#define MAILBOX1_C1IER_INT3_Msk         (0x1UL << MAILBOX1_C1IER_INT3_Pos)
#define MAILBOX1_C1IER_INT3             MAILBOX1_C1IER_INT3_Msk
#define MAILBOX1_C1IER_INT4_Pos         (4U)
#define MAILBOX1_C1IER_INT4_Msk         (0x1UL << MAILBOX1_C1IER_INT4_Pos)
#define MAILBOX1_C1IER_INT4             MAILBOX1_C1IER_INT4_Msk
#define MAILBOX1_C1IER_INT5_Pos         (5U)
#define MAILBOX1_C1IER_INT5_Msk         (0x1UL << MAILBOX1_C1IER_INT5_Pos)
#define MAILBOX1_C1IER_INT5             MAILBOX1_C1IER_INT5_Msk
#define MAILBOX1_C1IER_INT6_Pos         (6U)
#define MAILBOX1_C1IER_INT6_Msk         (0x1UL << MAILBOX1_C1IER_INT6_Pos)
#define MAILBOX1_C1IER_INT6             MAILBOX1_C1IER_INT6_Msk
#define MAILBOX1_C1IER_INT7_Pos         (7U)
#define MAILBOX1_C1IER_INT7_Msk         (0x1UL << MAILBOX1_C1IER_INT7_Pos)
#define MAILBOX1_C1IER_INT7             MAILBOX1_C1IER_INT7_Msk
#define MAILBOX1_C1IER_INT8_Pos         (8U)
#define MAILBOX1_C1IER_INT8_Msk         (0x1UL << MAILBOX1_C1IER_INT8_Pos)
#define MAILBOX1_C1IER_INT8             MAILBOX1_C1IER_INT8_Msk
#define MAILBOX1_C1IER_INT9_Pos         (9U)
#define MAILBOX1_C1IER_INT9_Msk         (0x1UL << MAILBOX1_C1IER_INT9_Pos)
#define MAILBOX1_C1IER_INT9             MAILBOX1_C1IER_INT9_Msk
#define MAILBOX1_C1IER_INT10_Pos        (10U)
#define MAILBOX1_C1IER_INT10_Msk        (0x1UL << MAILBOX1_C1IER_INT10_Pos)
#define MAILBOX1_C1IER_INT10            MAILBOX1_C1IER_INT10_Msk
#define MAILBOX1_C1IER_INT11_Pos        (11U)
#define MAILBOX1_C1IER_INT11_Msk        (0x1UL << MAILBOX1_C1IER_INT11_Pos)
#define MAILBOX1_C1IER_INT11            MAILBOX1_C1IER_INT11_Msk
#define MAILBOX1_C1IER_INT12_Pos        (12U)
#define MAILBOX1_C1IER_INT12_Msk        (0x1UL << MAILBOX1_C1IER_INT12_Pos)
#define MAILBOX1_C1IER_INT12            MAILBOX1_C1IER_INT12_Msk
#define MAILBOX1_C1IER_INT13_Pos        (13U)
#define MAILBOX1_C1IER_INT13_Msk        (0x1UL << MAILBOX1_C1IER_INT13_Pos)
#define MAILBOX1_C1IER_INT13            MAILBOX1_C1IER_INT13_Msk
#define MAILBOX1_C1IER_INT14_Pos        (14U)
#define MAILBOX1_C1IER_INT14_Msk        (0x1UL << MAILBOX1_C1IER_INT14_Pos)
#define MAILBOX1_C1IER_INT14            MAILBOX1_C1IER_INT14_Msk
#define MAILBOX1_C1IER_INT15_Pos        (15U)
#define MAILBOX1_C1IER_INT15_Msk        (0x1UL << MAILBOX1_C1IER_INT15_Pos)
#define MAILBOX1_C1IER_INT15            MAILBOX1_C1IER_INT15_Msk

/***************** Bit definition for MAILBOX1_C1ITR register *****************/
#define MAILBOX1_C1ITR_INT0_Pos         (0U)
#define MAILBOX1_C1ITR_INT0_Msk         (0x1UL << MAILBOX1_C1ITR_INT0_Pos)
#define MAILBOX1_C1ITR_INT0             MAILBOX1_C1ITR_INT0_Msk
#define MAILBOX1_C1ITR_INT1_Pos         (1U)
#define MAILBOX1_C1ITR_INT1_Msk         (0x1UL << MAILBOX1_C1ITR_INT1_Pos)
#define MAILBOX1_C1ITR_INT1             MAILBOX1_C1ITR_INT1_Msk
#define MAILBOX1_C1ITR_INT2_Pos         (2U)
#define MAILBOX1_C1ITR_INT2_Msk         (0x1UL << MAILBOX1_C1ITR_INT2_Pos)
#define MAILBOX1_C1ITR_INT2             MAILBOX1_C1ITR_INT2_Msk
#define MAILBOX1_C1ITR_INT3_Pos         (3U)
#define MAILBOX1_C1ITR_INT3_Msk         (0x1UL << MAILBOX1_C1ITR_INT3_Pos)
#define MAILBOX1_C1ITR_INT3             MAILBOX1_C1ITR_INT3_Msk
#define MAILBOX1_C1ITR_INT4_Pos         (4U)
#define MAILBOX1_C1ITR_INT4_Msk         (0x1UL << MAILBOX1_C1ITR_INT4_Pos)
#define MAILBOX1_C1ITR_INT4             MAILBOX1_C1ITR_INT4_Msk
#define MAILBOX1_C1ITR_INT5_Pos         (5U)
#define MAILBOX1_C1ITR_INT5_Msk         (0x1UL << MAILBOX1_C1ITR_INT5_Pos)
#define MAILBOX1_C1ITR_INT5             MAILBOX1_C1ITR_INT5_Msk
#define MAILBOX1_C1ITR_INT6_Pos         (6U)
#define MAILBOX1_C1ITR_INT6_Msk         (0x1UL << MAILBOX1_C1ITR_INT6_Pos)
#define MAILBOX1_C1ITR_INT6             MAILBOX1_C1ITR_INT6_Msk
#define MAILBOX1_C1ITR_INT7_Pos         (7U)
#define MAILBOX1_C1ITR_INT7_Msk         (0x1UL << MAILBOX1_C1ITR_INT7_Pos)
#define MAILBOX1_C1ITR_INT7             MAILBOX1_C1ITR_INT7_Msk
#define MAILBOX1_C1ITR_INT8_Pos         (8U)
#define MAILBOX1_C1ITR_INT8_Msk         (0x1UL << MAILBOX1_C1ITR_INT8_Pos)
#define MAILBOX1_C1ITR_INT8             MAILBOX1_C1ITR_INT8_Msk
#define MAILBOX1_C1ITR_INT9_Pos         (9U)
#define MAILBOX1_C1ITR_INT9_Msk         (0x1UL << MAILBOX1_C1ITR_INT9_Pos)
#define MAILBOX1_C1ITR_INT9             MAILBOX1_C1ITR_INT9_Msk
#define MAILBOX1_C1ITR_INT10_Pos        (10U)
#define MAILBOX1_C1ITR_INT10_Msk        (0x1UL << MAILBOX1_C1ITR_INT10_Pos)
#define MAILBOX1_C1ITR_INT10            MAILBOX1_C1ITR_INT10_Msk
#define MAILBOX1_C1ITR_INT11_Pos        (11U)
#define MAILBOX1_C1ITR_INT11_Msk        (0x1UL << MAILBOX1_C1ITR_INT11_Pos)
#define MAILBOX1_C1ITR_INT11            MAILBOX1_C1ITR_INT11_Msk
#define MAILBOX1_C1ITR_INT12_Pos        (12U)
#define MAILBOX1_C1ITR_INT12_Msk        (0x1UL << MAILBOX1_C1ITR_INT12_Pos)
#define MAILBOX1_C1ITR_INT12            MAILBOX1_C1ITR_INT12_Msk
#define MAILBOX1_C1ITR_INT13_Pos        (13U)
#define MAILBOX1_C1ITR_INT13_Msk        (0x1UL << MAILBOX1_C1ITR_INT13_Pos)
#define MAILBOX1_C1ITR_INT13            MAILBOX1_C1ITR_INT13_Msk
#define MAILBOX1_C1ITR_INT14_Pos        (14U)
#define MAILBOX1_C1ITR_INT14_Msk        (0x1UL << MAILBOX1_C1ITR_INT14_Pos)
#define MAILBOX1_C1ITR_INT14            MAILBOX1_C1ITR_INT14_Msk
#define MAILBOX1_C1ITR_INT15_Pos        (15U)
#define MAILBOX1_C1ITR_INT15_Msk        (0x1UL << MAILBOX1_C1ITR_INT15_Pos)
#define MAILBOX1_C1ITR_INT15            MAILBOX1_C1ITR_INT15_Msk

/***************** Bit definition for MAILBOX1_C1ICR register *****************/
#define MAILBOX1_C1ICR_INT0_Pos         (0U)
#define MAILBOX1_C1ICR_INT0_Msk         (0x1UL << MAILBOX1_C1ICR_INT0_Pos)
#define MAILBOX1_C1ICR_INT0             MAILBOX1_C1ICR_INT0_Msk
#define MAILBOX1_C1ICR_INT1_Pos         (1U)
#define MAILBOX1_C1ICR_INT1_Msk         (0x1UL << MAILBOX1_C1ICR_INT1_Pos)
#define MAILBOX1_C1ICR_INT1             MAILBOX1_C1ICR_INT1_Msk
#define MAILBOX1_C1ICR_INT2_Pos         (2U)
#define MAILBOX1_C1ICR_INT2_Msk         (0x1UL << MAILBOX1_C1ICR_INT2_Pos)
#define MAILBOX1_C1ICR_INT2             MAILBOX1_C1ICR_INT2_Msk
#define MAILBOX1_C1ICR_INT3_Pos         (3U)
#define MAILBOX1_C1ICR_INT3_Msk         (0x1UL << MAILBOX1_C1ICR_INT3_Pos)
#define MAILBOX1_C1ICR_INT3             MAILBOX1_C1ICR_INT3_Msk
#define MAILBOX1_C1ICR_INT4_Pos         (4U)
#define MAILBOX1_C1ICR_INT4_Msk         (0x1UL << MAILBOX1_C1ICR_INT4_Pos)
#define MAILBOX1_C1ICR_INT4             MAILBOX1_C1ICR_INT4_Msk
#define MAILBOX1_C1ICR_INT5_Pos         (5U)
#define MAILBOX1_C1ICR_INT5_Msk         (0x1UL << MAILBOX1_C1ICR_INT5_Pos)
#define MAILBOX1_C1ICR_INT5             MAILBOX1_C1ICR_INT5_Msk
#define MAILBOX1_C1ICR_INT6_Pos         (6U)
#define MAILBOX1_C1ICR_INT6_Msk         (0x1UL << MAILBOX1_C1ICR_INT6_Pos)
#define MAILBOX1_C1ICR_INT6             MAILBOX1_C1ICR_INT6_Msk
#define MAILBOX1_C1ICR_INT7_Pos         (7U)
#define MAILBOX1_C1ICR_INT7_Msk         (0x1UL << MAILBOX1_C1ICR_INT7_Pos)
#define MAILBOX1_C1ICR_INT7             MAILBOX1_C1ICR_INT7_Msk
#define MAILBOX1_C1ICR_INT8_Pos         (8U)
#define MAILBOX1_C1ICR_INT8_Msk         (0x1UL << MAILBOX1_C1ICR_INT8_Pos)
#define MAILBOX1_C1ICR_INT8             MAILBOX1_C1ICR_INT8_Msk
#define MAILBOX1_C1ICR_INT9_Pos         (9U)
#define MAILBOX1_C1ICR_INT9_Msk         (0x1UL << MAILBOX1_C1ICR_INT9_Pos)
#define MAILBOX1_C1ICR_INT9             MAILBOX1_C1ICR_INT9_Msk
#define MAILBOX1_C1ICR_INT10_Pos        (10U)
#define MAILBOX1_C1ICR_INT10_Msk        (0x1UL << MAILBOX1_C1ICR_INT10_Pos)
#define MAILBOX1_C1ICR_INT10            MAILBOX1_C1ICR_INT10_Msk
#define MAILBOX1_C1ICR_INT11_Pos        (11U)
#define MAILBOX1_C1ICR_INT11_Msk        (0x1UL << MAILBOX1_C1ICR_INT11_Pos)
#define MAILBOX1_C1ICR_INT11            MAILBOX1_C1ICR_INT11_Msk
#define MAILBOX1_C1ICR_INT12_Pos        (12U)
#define MAILBOX1_C1ICR_INT12_Msk        (0x1UL << MAILBOX1_C1ICR_INT12_Pos)
#define MAILBOX1_C1ICR_INT12            MAILBOX1_C1ICR_INT12_Msk
#define MAILBOX1_C1ICR_INT13_Pos        (13U)
#define MAILBOX1_C1ICR_INT13_Msk        (0x1UL << MAILBOX1_C1ICR_INT13_Pos)
#define MAILBOX1_C1ICR_INT13            MAILBOX1_C1ICR_INT13_Msk
#define MAILBOX1_C1ICR_INT14_Pos        (14U)
#define MAILBOX1_C1ICR_INT14_Msk        (0x1UL << MAILBOX1_C1ICR_INT14_Pos)
#define MAILBOX1_C1ICR_INT14            MAILBOX1_C1ICR_INT14_Msk
#define MAILBOX1_C1ICR_INT15_Pos        (15U)
#define MAILBOX1_C1ICR_INT15_Msk        (0x1UL << MAILBOX1_C1ICR_INT15_Pos)
#define MAILBOX1_C1ICR_INT15            MAILBOX1_C1ICR_INT15_Msk

/***************** Bit definition for MAILBOX1_C1ISR register *****************/
#define MAILBOX1_C1ISR_INT0_Pos         (0U)
#define MAILBOX1_C1ISR_INT0_Msk         (0x1UL << MAILBOX1_C1ISR_INT0_Pos)
#define MAILBOX1_C1ISR_INT0             MAILBOX1_C1ISR_INT0_Msk
#define MAILBOX1_C1ISR_INT1_Pos         (1U)
#define MAILBOX1_C1ISR_INT1_Msk         (0x1UL << MAILBOX1_C1ISR_INT1_Pos)
#define MAILBOX1_C1ISR_INT1             MAILBOX1_C1ISR_INT1_Msk
#define MAILBOX1_C1ISR_INT2_Pos         (2U)
#define MAILBOX1_C1ISR_INT2_Msk         (0x1UL << MAILBOX1_C1ISR_INT2_Pos)
#define MAILBOX1_C1ISR_INT2             MAILBOX1_C1ISR_INT2_Msk
#define MAILBOX1_C1ISR_INT3_Pos         (3U)
#define MAILBOX1_C1ISR_INT3_Msk         (0x1UL << MAILBOX1_C1ISR_INT3_Pos)
#define MAILBOX1_C1ISR_INT3             MAILBOX1_C1ISR_INT3_Msk
#define MAILBOX1_C1ISR_INT4_Pos         (4U)
#define MAILBOX1_C1ISR_INT4_Msk         (0x1UL << MAILBOX1_C1ISR_INT4_Pos)
#define MAILBOX1_C1ISR_INT4             MAILBOX1_C1ISR_INT4_Msk
#define MAILBOX1_C1ISR_INT5_Pos         (5U)
#define MAILBOX1_C1ISR_INT5_Msk         (0x1UL << MAILBOX1_C1ISR_INT5_Pos)
#define MAILBOX1_C1ISR_INT5             MAILBOX1_C1ISR_INT5_Msk
#define MAILBOX1_C1ISR_INT6_Pos         (6U)
#define MAILBOX1_C1ISR_INT6_Msk         (0x1UL << MAILBOX1_C1ISR_INT6_Pos)
#define MAILBOX1_C1ISR_INT6             MAILBOX1_C1ISR_INT6_Msk
#define MAILBOX1_C1ISR_INT7_Pos         (7U)
#define MAILBOX1_C1ISR_INT7_Msk         (0x1UL << MAILBOX1_C1ISR_INT7_Pos)
#define MAILBOX1_C1ISR_INT7             MAILBOX1_C1ISR_INT7_Msk
#define MAILBOX1_C1ISR_INT8_Pos         (8U)
#define MAILBOX1_C1ISR_INT8_Msk         (0x1UL << MAILBOX1_C1ISR_INT8_Pos)
#define MAILBOX1_C1ISR_INT8             MAILBOX1_C1ISR_INT8_Msk
#define MAILBOX1_C1ISR_INT9_Pos         (9U)
#define MAILBOX1_C1ISR_INT9_Msk         (0x1UL << MAILBOX1_C1ISR_INT9_Pos)
#define MAILBOX1_C1ISR_INT9             MAILBOX1_C1ISR_INT9_Msk
#define MAILBOX1_C1ISR_INT10_Pos        (10U)
#define MAILBOX1_C1ISR_INT10_Msk        (0x1UL << MAILBOX1_C1ISR_INT10_Pos)
#define MAILBOX1_C1ISR_INT10            MAILBOX1_C1ISR_INT10_Msk
#define MAILBOX1_C1ISR_INT11_Pos        (11U)
#define MAILBOX1_C1ISR_INT11_Msk        (0x1UL << MAILBOX1_C1ISR_INT11_Pos)
#define MAILBOX1_C1ISR_INT11            MAILBOX1_C1ISR_INT11_Msk
#define MAILBOX1_C1ISR_INT12_Pos        (12U)
#define MAILBOX1_C1ISR_INT12_Msk        (0x1UL << MAILBOX1_C1ISR_INT12_Pos)
#define MAILBOX1_C1ISR_INT12            MAILBOX1_C1ISR_INT12_Msk
#define MAILBOX1_C1ISR_INT13_Pos        (13U)
#define MAILBOX1_C1ISR_INT13_Msk        (0x1UL << MAILBOX1_C1ISR_INT13_Pos)
#define MAILBOX1_C1ISR_INT13            MAILBOX1_C1ISR_INT13_Msk
#define MAILBOX1_C1ISR_INT14_Pos        (14U)
#define MAILBOX1_C1ISR_INT14_Msk        (0x1UL << MAILBOX1_C1ISR_INT14_Pos)
#define MAILBOX1_C1ISR_INT14            MAILBOX1_C1ISR_INT14_Msk
#define MAILBOX1_C1ISR_INT15_Pos        (15U)
#define MAILBOX1_C1ISR_INT15_Msk        (0x1UL << MAILBOX1_C1ISR_INT15_Pos)
#define MAILBOX1_C1ISR_INT15            MAILBOX1_C1ISR_INT15_Msk

/**************** Bit definition for MAILBOX1_C1MISR register *****************/
#define MAILBOX1_C1MISR_INT0_Pos        (0U)
#define MAILBOX1_C1MISR_INT0_Msk        (0x1UL << MAILBOX1_C1MISR_INT0_Pos)
#define MAILBOX1_C1MISR_INT0            MAILBOX1_C1MISR_INT0_Msk
#define MAILBOX1_C1MISR_INT1_Pos        (1U)
#define MAILBOX1_C1MISR_INT1_Msk        (0x1UL << MAILBOX1_C1MISR_INT1_Pos)
#define MAILBOX1_C1MISR_INT1            MAILBOX1_C1MISR_INT1_Msk
#define MAILBOX1_C1MISR_INT2_Pos        (2U)
#define MAILBOX1_C1MISR_INT2_Msk        (0x1UL << MAILBOX1_C1MISR_INT2_Pos)
#define MAILBOX1_C1MISR_INT2            MAILBOX1_C1MISR_INT2_Msk
#define MAILBOX1_C1MISR_INT3_Pos        (3U)
#define MAILBOX1_C1MISR_INT3_Msk        (0x1UL << MAILBOX1_C1MISR_INT3_Pos)
#define MAILBOX1_C1MISR_INT3            MAILBOX1_C1MISR_INT3_Msk
#define MAILBOX1_C1MISR_INT4_Pos        (4U)
#define MAILBOX1_C1MISR_INT4_Msk        (0x1UL << MAILBOX1_C1MISR_INT4_Pos)
#define MAILBOX1_C1MISR_INT4            MAILBOX1_C1MISR_INT4_Msk
#define MAILBOX1_C1MISR_INT5_Pos        (5U)
#define MAILBOX1_C1MISR_INT5_Msk        (0x1UL << MAILBOX1_C1MISR_INT5_Pos)
#define MAILBOX1_C1MISR_INT5            MAILBOX1_C1MISR_INT5_Msk
#define MAILBOX1_C1MISR_INT6_Pos        (6U)
#define MAILBOX1_C1MISR_INT6_Msk        (0x1UL << MAILBOX1_C1MISR_INT6_Pos)
#define MAILBOX1_C1MISR_INT6            MAILBOX1_C1MISR_INT6_Msk
#define MAILBOX1_C1MISR_INT7_Pos        (7U)
#define MAILBOX1_C1MISR_INT7_Msk        (0x1UL << MAILBOX1_C1MISR_INT7_Pos)
#define MAILBOX1_C1MISR_INT7            MAILBOX1_C1MISR_INT7_Msk
#define MAILBOX1_C1MISR_INT8_Pos        (8U)
#define MAILBOX1_C1MISR_INT8_Msk        (0x1UL << MAILBOX1_C1MISR_INT8_Pos)
#define MAILBOX1_C1MISR_INT8            MAILBOX1_C1MISR_INT8_Msk
#define MAILBOX1_C1MISR_INT9_Pos        (9U)
#define MAILBOX1_C1MISR_INT9_Msk        (0x1UL << MAILBOX1_C1MISR_INT9_Pos)
#define MAILBOX1_C1MISR_INT9            MAILBOX1_C1MISR_INT9_Msk
#define MAILBOX1_C1MISR_INT10_Pos       (10U)
#define MAILBOX1_C1MISR_INT10_Msk       (0x1UL << MAILBOX1_C1MISR_INT10_Pos)
#define MAILBOX1_C1MISR_INT10           MAILBOX1_C1MISR_INT10_Msk
#define MAILBOX1_C1MISR_INT11_Pos       (11U)
#define MAILBOX1_C1MISR_INT11_Msk       (0x1UL << MAILBOX1_C1MISR_INT11_Pos)
#define MAILBOX1_C1MISR_INT11           MAILBOX1_C1MISR_INT11_Msk
#define MAILBOX1_C1MISR_INT12_Pos       (12U)
#define MAILBOX1_C1MISR_INT12_Msk       (0x1UL << MAILBOX1_C1MISR_INT12_Pos)
#define MAILBOX1_C1MISR_INT12           MAILBOX1_C1MISR_INT12_Msk
#define MAILBOX1_C1MISR_INT13_Pos       (13U)
#define MAILBOX1_C1MISR_INT13_Msk       (0x1UL << MAILBOX1_C1MISR_INT13_Pos)
#define MAILBOX1_C1MISR_INT13           MAILBOX1_C1MISR_INT13_Msk
#define MAILBOX1_C1MISR_INT14_Pos       (14U)
#define MAILBOX1_C1MISR_INT14_Msk       (0x1UL << MAILBOX1_C1MISR_INT14_Pos)
#define MAILBOX1_C1MISR_INT14           MAILBOX1_C1MISR_INT14_Msk
#define MAILBOX1_C1MISR_INT15_Pos       (15U)
#define MAILBOX1_C1MISR_INT15_Msk       (0x1UL << MAILBOX1_C1MISR_INT15_Pos)
#define MAILBOX1_C1MISR_INT15           MAILBOX1_C1MISR_INT15_Msk

/***************** Bit definition for MAILBOX1_C1EXR register *****************/
#define MAILBOX1_C1EXR_ID_Pos           (0U)
#define MAILBOX1_C1EXR_ID_Msk           (0xFUL << MAILBOX1_C1EXR_ID_Pos)
#define MAILBOX1_C1EXR_ID               MAILBOX1_C1EXR_ID_Msk
#define MAILBOX1_C1EXR_EX_Pos           (31U)
#define MAILBOX1_C1EXR_EX_Msk           (0x1UL << MAILBOX1_C1EXR_EX_Pos)
#define MAILBOX1_C1EXR_EX               MAILBOX1_C1EXR_EX_Msk

/***************** Bit definition for MAILBOX1_C2IER register *****************/
#define MAILBOX1_C2IER_INT0_Pos         (0U)
#define MAILBOX1_C2IER_INT0_Msk         (0x1UL << MAILBOX1_C2IER_INT0_Pos)
#define MAILBOX1_C2IER_INT0             MAILBOX1_C2IER_INT0_Msk
#define MAILBOX1_C2IER_INT1_Pos         (1U)
#define MAILBOX1_C2IER_INT1_Msk         (0x1UL << MAILBOX1_C2IER_INT1_Pos)
#define MAILBOX1_C2IER_INT1             MAILBOX1_C2IER_INT1_Msk
#define MAILBOX1_C2IER_INT2_Pos         (2U)
#define MAILBOX1_C2IER_INT2_Msk         (0x1UL << MAILBOX1_C2IER_INT2_Pos)
#define MAILBOX1_C2IER_INT2             MAILBOX1_C2IER_INT2_Msk
#define MAILBOX1_C2IER_INT3_Pos         (3U)
#define MAILBOX1_C2IER_INT3_Msk         (0x1UL << MAILBOX1_C2IER_INT3_Pos)
#define MAILBOX1_C2IER_INT3             MAILBOX1_C2IER_INT3_Msk
#define MAILBOX1_C2IER_INT4_Pos         (4U)
#define MAILBOX1_C2IER_INT4_Msk         (0x1UL << MAILBOX1_C2IER_INT4_Pos)
#define MAILBOX1_C2IER_INT4             MAILBOX1_C2IER_INT4_Msk
#define MAILBOX1_C2IER_INT5_Pos         (5U)
#define MAILBOX1_C2IER_INT5_Msk         (0x1UL << MAILBOX1_C2IER_INT5_Pos)
#define MAILBOX1_C2IER_INT5             MAILBOX1_C2IER_INT5_Msk
#define MAILBOX1_C2IER_INT6_Pos         (6U)
#define MAILBOX1_C2IER_INT6_Msk         (0x1UL << MAILBOX1_C2IER_INT6_Pos)
#define MAILBOX1_C2IER_INT6             MAILBOX1_C2IER_INT6_Msk
#define MAILBOX1_C2IER_INT7_Pos         (7U)
#define MAILBOX1_C2IER_INT7_Msk         (0x1UL << MAILBOX1_C2IER_INT7_Pos)
#define MAILBOX1_C2IER_INT7             MAILBOX1_C2IER_INT7_Msk
#define MAILBOX1_C2IER_INT8_Pos         (8U)
#define MAILBOX1_C2IER_INT8_Msk         (0x1UL << MAILBOX1_C2IER_INT8_Pos)
#define MAILBOX1_C2IER_INT8             MAILBOX1_C2IER_INT8_Msk
#define MAILBOX1_C2IER_INT9_Pos         (9U)
#define MAILBOX1_C2IER_INT9_Msk         (0x1UL << MAILBOX1_C2IER_INT9_Pos)
#define MAILBOX1_C2IER_INT9             MAILBOX1_C2IER_INT9_Msk
#define MAILBOX1_C2IER_INT10_Pos        (10U)
#define MAILBOX1_C2IER_INT10_Msk        (0x1UL << MAILBOX1_C2IER_INT10_Pos)
#define MAILBOX1_C2IER_INT10            MAILBOX1_C2IER_INT10_Msk
#define MAILBOX1_C2IER_INT11_Pos        (11U)
#define MAILBOX1_C2IER_INT11_Msk        (0x1UL << MAILBOX1_C2IER_INT11_Pos)
#define MAILBOX1_C2IER_INT11            MAILBOX1_C2IER_INT11_Msk
#define MAILBOX1_C2IER_INT12_Pos        (12U)
#define MAILBOX1_C2IER_INT12_Msk        (0x1UL << MAILBOX1_C2IER_INT12_Pos)
#define MAILBOX1_C2IER_INT12            MAILBOX1_C2IER_INT12_Msk
#define MAILBOX1_C2IER_INT13_Pos        (13U)
#define MAILBOX1_C2IER_INT13_Msk        (0x1UL << MAILBOX1_C2IER_INT13_Pos)
#define MAILBOX1_C2IER_INT13            MAILBOX1_C2IER_INT13_Msk
#define MAILBOX1_C2IER_INT14_Pos        (14U)
#define MAILBOX1_C2IER_INT14_Msk        (0x1UL << MAILBOX1_C2IER_INT14_Pos)
#define MAILBOX1_C2IER_INT14            MAILBOX1_C2IER_INT14_Msk
#define MAILBOX1_C2IER_INT15_Pos        (15U)
#define MAILBOX1_C2IER_INT15_Msk        (0x1UL << MAILBOX1_C2IER_INT15_Pos)
#define MAILBOX1_C2IER_INT15            MAILBOX1_C2IER_INT15_Msk

/***************** Bit definition for MAILBOX1_C2ITR register *****************/
#define MAILBOX1_C2ITR_INT0_Pos         (0U)
#define MAILBOX1_C2ITR_INT0_Msk         (0x1UL << MAILBOX1_C2ITR_INT0_Pos)
#define MAILBOX1_C2ITR_INT0             MAILBOX1_C2ITR_INT0_Msk
#define MAILBOX1_C2ITR_INT1_Pos         (1U)
#define MAILBOX1_C2ITR_INT1_Msk         (0x1UL << MAILBOX1_C2ITR_INT1_Pos)
#define MAILBOX1_C2ITR_INT1             MAILBOX1_C2ITR_INT1_Msk
#define MAILBOX1_C2ITR_INT2_Pos         (2U)
#define MAILBOX1_C2ITR_INT2_Msk         (0x1UL << MAILBOX1_C2ITR_INT2_Pos)
#define MAILBOX1_C2ITR_INT2             MAILBOX1_C2ITR_INT2_Msk
#define MAILBOX1_C2ITR_INT3_Pos         (3U)
#define MAILBOX1_C2ITR_INT3_Msk         (0x1UL << MAILBOX1_C2ITR_INT3_Pos)
#define MAILBOX1_C2ITR_INT3             MAILBOX1_C2ITR_INT3_Msk
#define MAILBOX1_C2ITR_INT4_Pos         (4U)
#define MAILBOX1_C2ITR_INT4_Msk         (0x1UL << MAILBOX1_C2ITR_INT4_Pos)
#define MAILBOX1_C2ITR_INT4             MAILBOX1_C2ITR_INT4_Msk
#define MAILBOX1_C2ITR_INT5_Pos         (5U)
#define MAILBOX1_C2ITR_INT5_Msk         (0x1UL << MAILBOX1_C2ITR_INT5_Pos)
#define MAILBOX1_C2ITR_INT5             MAILBOX1_C2ITR_INT5_Msk
#define MAILBOX1_C2ITR_INT6_Pos         (6U)
#define MAILBOX1_C2ITR_INT6_Msk         (0x1UL << MAILBOX1_C2ITR_INT6_Pos)
#define MAILBOX1_C2ITR_INT6             MAILBOX1_C2ITR_INT6_Msk
#define MAILBOX1_C2ITR_INT7_Pos         (7U)
#define MAILBOX1_C2ITR_INT7_Msk         (0x1UL << MAILBOX1_C2ITR_INT7_Pos)
#define MAILBOX1_C2ITR_INT7             MAILBOX1_C2ITR_INT7_Msk
#define MAILBOX1_C2ITR_INT8_Pos         (8U)
#define MAILBOX1_C2ITR_INT8_Msk         (0x1UL << MAILBOX1_C2ITR_INT8_Pos)
#define MAILBOX1_C2ITR_INT8             MAILBOX1_C2ITR_INT8_Msk
#define MAILBOX1_C2ITR_INT9_Pos         (9U)
#define MAILBOX1_C2ITR_INT9_Msk         (0x1UL << MAILBOX1_C2ITR_INT9_Pos)
#define MAILBOX1_C2ITR_INT9             MAILBOX1_C2ITR_INT9_Msk
#define MAILBOX1_C2ITR_INT10_Pos        (10U)
#define MAILBOX1_C2ITR_INT10_Msk        (0x1UL << MAILBOX1_C2ITR_INT10_Pos)
#define MAILBOX1_C2ITR_INT10            MAILBOX1_C2ITR_INT10_Msk
#define MAILBOX1_C2ITR_INT11_Pos        (11U)
#define MAILBOX1_C2ITR_INT11_Msk        (0x1UL << MAILBOX1_C2ITR_INT11_Pos)
#define MAILBOX1_C2ITR_INT11            MAILBOX1_C2ITR_INT11_Msk
#define MAILBOX1_C2ITR_INT12_Pos        (12U)
#define MAILBOX1_C2ITR_INT12_Msk        (0x1UL << MAILBOX1_C2ITR_INT12_Pos)
#define MAILBOX1_C2ITR_INT12            MAILBOX1_C2ITR_INT12_Msk
#define MAILBOX1_C2ITR_INT13_Pos        (13U)
#define MAILBOX1_C2ITR_INT13_Msk        (0x1UL << MAILBOX1_C2ITR_INT13_Pos)
#define MAILBOX1_C2ITR_INT13            MAILBOX1_C2ITR_INT13_Msk
#define MAILBOX1_C2ITR_INT14_Pos        (14U)
#define MAILBOX1_C2ITR_INT14_Msk        (0x1UL << MAILBOX1_C2ITR_INT14_Pos)
#define MAILBOX1_C2ITR_INT14            MAILBOX1_C2ITR_INT14_Msk
#define MAILBOX1_C2ITR_INT15_Pos        (15U)
#define MAILBOX1_C2ITR_INT15_Msk        (0x1UL << MAILBOX1_C2ITR_INT15_Pos)
#define MAILBOX1_C2ITR_INT15            MAILBOX1_C2ITR_INT15_Msk

/***************** Bit definition for MAILBOX1_C2ICR register *****************/
#define MAILBOX1_C2ICR_INT0_Pos         (0U)
#define MAILBOX1_C2ICR_INT0_Msk         (0x1UL << MAILBOX1_C2ICR_INT0_Pos)
#define MAILBOX1_C2ICR_INT0             MAILBOX1_C2ICR_INT0_Msk
#define MAILBOX1_C2ICR_INT1_Pos         (1U)
#define MAILBOX1_C2ICR_INT1_Msk         (0x1UL << MAILBOX1_C2ICR_INT1_Pos)
#define MAILBOX1_C2ICR_INT1             MAILBOX1_C2ICR_INT1_Msk
#define MAILBOX1_C2ICR_INT2_Pos         (2U)
#define MAILBOX1_C2ICR_INT2_Msk         (0x1UL << MAILBOX1_C2ICR_INT2_Pos)
#define MAILBOX1_C2ICR_INT2             MAILBOX1_C2ICR_INT2_Msk
#define MAILBOX1_C2ICR_INT3_Pos         (3U)
#define MAILBOX1_C2ICR_INT3_Msk         (0x1UL << MAILBOX1_C2ICR_INT3_Pos)
#define MAILBOX1_C2ICR_INT3             MAILBOX1_C2ICR_INT3_Msk
#define MAILBOX1_C2ICR_INT4_Pos         (4U)
#define MAILBOX1_C2ICR_INT4_Msk         (0x1UL << MAILBOX1_C2ICR_INT4_Pos)
#define MAILBOX1_C2ICR_INT4             MAILBOX1_C2ICR_INT4_Msk
#define MAILBOX1_C2ICR_INT5_Pos         (5U)
#define MAILBOX1_C2ICR_INT5_Msk         (0x1UL << MAILBOX1_C2ICR_INT5_Pos)
#define MAILBOX1_C2ICR_INT5             MAILBOX1_C2ICR_INT5_Msk
#define MAILBOX1_C2ICR_INT6_Pos         (6U)
#define MAILBOX1_C2ICR_INT6_Msk         (0x1UL << MAILBOX1_C2ICR_INT6_Pos)
#define MAILBOX1_C2ICR_INT6             MAILBOX1_C2ICR_INT6_Msk
#define MAILBOX1_C2ICR_INT7_Pos         (7U)
#define MAILBOX1_C2ICR_INT7_Msk         (0x1UL << MAILBOX1_C2ICR_INT7_Pos)
#define MAILBOX1_C2ICR_INT7             MAILBOX1_C2ICR_INT7_Msk
#define MAILBOX1_C2ICR_INT8_Pos         (8U)
#define MAILBOX1_C2ICR_INT8_Msk         (0x1UL << MAILBOX1_C2ICR_INT8_Pos)
#define MAILBOX1_C2ICR_INT8             MAILBOX1_C2ICR_INT8_Msk
#define MAILBOX1_C2ICR_INT9_Pos         (9U)
#define MAILBOX1_C2ICR_INT9_Msk         (0x1UL << MAILBOX1_C2ICR_INT9_Pos)
#define MAILBOX1_C2ICR_INT9             MAILBOX1_C2ICR_INT9_Msk
#define MAILBOX1_C2ICR_INT10_Pos        (10U)
#define MAILBOX1_C2ICR_INT10_Msk        (0x1UL << MAILBOX1_C2ICR_INT10_Pos)
#define MAILBOX1_C2ICR_INT10            MAILBOX1_C2ICR_INT10_Msk
#define MAILBOX1_C2ICR_INT11_Pos        (11U)
#define MAILBOX1_C2ICR_INT11_Msk        (0x1UL << MAILBOX1_C2ICR_INT11_Pos)
#define MAILBOX1_C2ICR_INT11            MAILBOX1_C2ICR_INT11_Msk
#define MAILBOX1_C2ICR_INT12_Pos        (12U)
#define MAILBOX1_C2ICR_INT12_Msk        (0x1UL << MAILBOX1_C2ICR_INT12_Pos)
#define MAILBOX1_C2ICR_INT12            MAILBOX1_C2ICR_INT12_Msk
#define MAILBOX1_C2ICR_INT13_Pos        (13U)
#define MAILBOX1_C2ICR_INT13_Msk        (0x1UL << MAILBOX1_C2ICR_INT13_Pos)
#define MAILBOX1_C2ICR_INT13            MAILBOX1_C2ICR_INT13_Msk
#define MAILBOX1_C2ICR_INT14_Pos        (14U)
#define MAILBOX1_C2ICR_INT14_Msk        (0x1UL << MAILBOX1_C2ICR_INT14_Pos)
#define MAILBOX1_C2ICR_INT14            MAILBOX1_C2ICR_INT14_Msk
#define MAILBOX1_C2ICR_INT15_Pos        (15U)
#define MAILBOX1_C2ICR_INT15_Msk        (0x1UL << MAILBOX1_C2ICR_INT15_Pos)
#define MAILBOX1_C2ICR_INT15            MAILBOX1_C2ICR_INT15_Msk

/***************** Bit definition for MAILBOX1_C2ISR register *****************/
#define MAILBOX1_C2ISR_INT0_Pos         (0U)
#define MAILBOX1_C2ISR_INT0_Msk         (0x1UL << MAILBOX1_C2ISR_INT0_Pos)
#define MAILBOX1_C2ISR_INT0             MAILBOX1_C2ISR_INT0_Msk
#define MAILBOX1_C2ISR_INT1_Pos         (1U)
#define MAILBOX1_C2ISR_INT1_Msk         (0x1UL << MAILBOX1_C2ISR_INT1_Pos)
#define MAILBOX1_C2ISR_INT1             MAILBOX1_C2ISR_INT1_Msk
#define MAILBOX1_C2ISR_INT2_Pos         (2U)
#define MAILBOX1_C2ISR_INT2_Msk         (0x1UL << MAILBOX1_C2ISR_INT2_Pos)
#define MAILBOX1_C2ISR_INT2             MAILBOX1_C2ISR_INT2_Msk
#define MAILBOX1_C2ISR_INT3_Pos         (3U)
#define MAILBOX1_C2ISR_INT3_Msk         (0x1UL << MAILBOX1_C2ISR_INT3_Pos)
#define MAILBOX1_C2ISR_INT3             MAILBOX1_C2ISR_INT3_Msk
#define MAILBOX1_C2ISR_INT4_Pos         (4U)
#define MAILBOX1_C2ISR_INT4_Msk         (0x1UL << MAILBOX1_C2ISR_INT4_Pos)
#define MAILBOX1_C2ISR_INT4             MAILBOX1_C2ISR_INT4_Msk
#define MAILBOX1_C2ISR_INT5_Pos         (5U)
#define MAILBOX1_C2ISR_INT5_Msk         (0x1UL << MAILBOX1_C2ISR_INT5_Pos)
#define MAILBOX1_C2ISR_INT5             MAILBOX1_C2ISR_INT5_Msk
#define MAILBOX1_C2ISR_INT6_Pos         (6U)
#define MAILBOX1_C2ISR_INT6_Msk         (0x1UL << MAILBOX1_C2ISR_INT6_Pos)
#define MAILBOX1_C2ISR_INT6             MAILBOX1_C2ISR_INT6_Msk
#define MAILBOX1_C2ISR_INT7_Pos         (7U)
#define MAILBOX1_C2ISR_INT7_Msk         (0x1UL << MAILBOX1_C2ISR_INT7_Pos)
#define MAILBOX1_C2ISR_INT7             MAILBOX1_C2ISR_INT7_Msk
#define MAILBOX1_C2ISR_INT8_Pos         (8U)
#define MAILBOX1_C2ISR_INT8_Msk         (0x1UL << MAILBOX1_C2ISR_INT8_Pos)
#define MAILBOX1_C2ISR_INT8             MAILBOX1_C2ISR_INT8_Msk
#define MAILBOX1_C2ISR_INT9_Pos         (9U)
#define MAILBOX1_C2ISR_INT9_Msk         (0x1UL << MAILBOX1_C2ISR_INT9_Pos)
#define MAILBOX1_C2ISR_INT9             MAILBOX1_C2ISR_INT9_Msk
#define MAILBOX1_C2ISR_INT10_Pos        (10U)
#define MAILBOX1_C2ISR_INT10_Msk        (0x1UL << MAILBOX1_C2ISR_INT10_Pos)
#define MAILBOX1_C2ISR_INT10            MAILBOX1_C2ISR_INT10_Msk
#define MAILBOX1_C2ISR_INT11_Pos        (11U)
#define MAILBOX1_C2ISR_INT11_Msk        (0x1UL << MAILBOX1_C2ISR_INT11_Pos)
#define MAILBOX1_C2ISR_INT11            MAILBOX1_C2ISR_INT11_Msk
#define MAILBOX1_C2ISR_INT12_Pos        (12U)
#define MAILBOX1_C2ISR_INT12_Msk        (0x1UL << MAILBOX1_C2ISR_INT12_Pos)
#define MAILBOX1_C2ISR_INT12            MAILBOX1_C2ISR_INT12_Msk
#define MAILBOX1_C2ISR_INT13_Pos        (13U)
#define MAILBOX1_C2ISR_INT13_Msk        (0x1UL << MAILBOX1_C2ISR_INT13_Pos)
#define MAILBOX1_C2ISR_INT13            MAILBOX1_C2ISR_INT13_Msk
#define MAILBOX1_C2ISR_INT14_Pos        (14U)
#define MAILBOX1_C2ISR_INT14_Msk        (0x1UL << MAILBOX1_C2ISR_INT14_Pos)
#define MAILBOX1_C2ISR_INT14            MAILBOX1_C2ISR_INT14_Msk
#define MAILBOX1_C2ISR_INT15_Pos        (15U)
#define MAILBOX1_C2ISR_INT15_Msk        (0x1UL << MAILBOX1_C2ISR_INT15_Pos)
#define MAILBOX1_C2ISR_INT15            MAILBOX1_C2ISR_INT15_Msk

/**************** Bit definition for MAILBOX1_C2MISR register *****************/
#define MAILBOX1_C2MISR_INT0_Pos        (0U)
#define MAILBOX1_C2MISR_INT0_Msk        (0x1UL << MAILBOX1_C2MISR_INT0_Pos)
#define MAILBOX1_C2MISR_INT0            MAILBOX1_C2MISR_INT0_Msk
#define MAILBOX1_C2MISR_INT1_Pos        (1U)
#define MAILBOX1_C2MISR_INT1_Msk        (0x1UL << MAILBOX1_C2MISR_INT1_Pos)
#define MAILBOX1_C2MISR_INT1            MAILBOX1_C2MISR_INT1_Msk
#define MAILBOX1_C2MISR_INT2_Pos        (2U)
#define MAILBOX1_C2MISR_INT2_Msk        (0x1UL << MAILBOX1_C2MISR_INT2_Pos)
#define MAILBOX1_C2MISR_INT2            MAILBOX1_C2MISR_INT2_Msk
#define MAILBOX1_C2MISR_INT3_Pos        (3U)
#define MAILBOX1_C2MISR_INT3_Msk        (0x1UL << MAILBOX1_C2MISR_INT3_Pos)
#define MAILBOX1_C2MISR_INT3            MAILBOX1_C2MISR_INT3_Msk
#define MAILBOX1_C2MISR_INT4_Pos        (4U)
#define MAILBOX1_C2MISR_INT4_Msk        (0x1UL << MAILBOX1_C2MISR_INT4_Pos)
#define MAILBOX1_C2MISR_INT4            MAILBOX1_C2MISR_INT4_Msk
#define MAILBOX1_C2MISR_INT5_Pos        (5U)
#define MAILBOX1_C2MISR_INT5_Msk        (0x1UL << MAILBOX1_C2MISR_INT5_Pos)
#define MAILBOX1_C2MISR_INT5            MAILBOX1_C2MISR_INT5_Msk
#define MAILBOX1_C2MISR_INT6_Pos        (6U)
#define MAILBOX1_C2MISR_INT6_Msk        (0x1UL << MAILBOX1_C2MISR_INT6_Pos)
#define MAILBOX1_C2MISR_INT6            MAILBOX1_C2MISR_INT6_Msk
#define MAILBOX1_C2MISR_INT7_Pos        (7U)
#define MAILBOX1_C2MISR_INT7_Msk        (0x1UL << MAILBOX1_C2MISR_INT7_Pos)
#define MAILBOX1_C2MISR_INT7            MAILBOX1_C2MISR_INT7_Msk
#define MAILBOX1_C2MISR_INT8_Pos        (8U)
#define MAILBOX1_C2MISR_INT8_Msk        (0x1UL << MAILBOX1_C2MISR_INT8_Pos)
#define MAILBOX1_C2MISR_INT8            MAILBOX1_C2MISR_INT8_Msk
#define MAILBOX1_C2MISR_INT9_Pos        (9U)
#define MAILBOX1_C2MISR_INT9_Msk        (0x1UL << MAILBOX1_C2MISR_INT9_Pos)
#define MAILBOX1_C2MISR_INT9            MAILBOX1_C2MISR_INT9_Msk
#define MAILBOX1_C2MISR_INT10_Pos       (10U)
#define MAILBOX1_C2MISR_INT10_Msk       (0x1UL << MAILBOX1_C2MISR_INT10_Pos)
#define MAILBOX1_C2MISR_INT10           MAILBOX1_C2MISR_INT10_Msk
#define MAILBOX1_C2MISR_INT11_Pos       (11U)
#define MAILBOX1_C2MISR_INT11_Msk       (0x1UL << MAILBOX1_C2MISR_INT11_Pos)
#define MAILBOX1_C2MISR_INT11           MAILBOX1_C2MISR_INT11_Msk
#define MAILBOX1_C2MISR_INT12_Pos       (12U)
#define MAILBOX1_C2MISR_INT12_Msk       (0x1UL << MAILBOX1_C2MISR_INT12_Pos)
#define MAILBOX1_C2MISR_INT12           MAILBOX1_C2MISR_INT12_Msk
#define MAILBOX1_C2MISR_INT13_Pos       (13U)
#define MAILBOX1_C2MISR_INT13_Msk       (0x1UL << MAILBOX1_C2MISR_INT13_Pos)
#define MAILBOX1_C2MISR_INT13           MAILBOX1_C2MISR_INT13_Msk
#define MAILBOX1_C2MISR_INT14_Pos       (14U)
#define MAILBOX1_C2MISR_INT14_Msk       (0x1UL << MAILBOX1_C2MISR_INT14_Pos)
#define MAILBOX1_C2MISR_INT14           MAILBOX1_C2MISR_INT14_Msk
#define MAILBOX1_C2MISR_INT15_Pos       (15U)
#define MAILBOX1_C2MISR_INT15_Msk       (0x1UL << MAILBOX1_C2MISR_INT15_Pos)
#define MAILBOX1_C2MISR_INT15           MAILBOX1_C2MISR_INT15_Msk

/***************** Bit definition for MAILBOX1_C2EXR register *****************/
#define MAILBOX1_C2EXR_ID_Pos           (0U)
#define MAILBOX1_C2EXR_ID_Msk           (0xFUL << MAILBOX1_C2EXR_ID_Pos)
#define MAILBOX1_C2EXR_ID               MAILBOX1_C2EXR_ID_Msk
#define MAILBOX1_C2EXR_EX_Pos           (31U)
#define MAILBOX1_C2EXR_EX_Msk           (0x1UL << MAILBOX1_C2EXR_EX_Pos)
#define MAILBOX1_C2EXR_EX               MAILBOX1_C2EXR_EX_Msk

/***************** Bit definition for MAILBOX1_C3IER register *****************/
#define MAILBOX1_C3IER_INT0_Pos         (0U)
#define MAILBOX1_C3IER_INT0_Msk         (0x1UL << MAILBOX1_C3IER_INT0_Pos)
#define MAILBOX1_C3IER_INT0             MAILBOX1_C3IER_INT0_Msk
#define MAILBOX1_C3IER_INT1_Pos         (1U)
#define MAILBOX1_C3IER_INT1_Msk         (0x1UL << MAILBOX1_C3IER_INT1_Pos)
#define MAILBOX1_C3IER_INT1             MAILBOX1_C3IER_INT1_Msk
#define MAILBOX1_C3IER_INT2_Pos         (2U)
#define MAILBOX1_C3IER_INT2_Msk         (0x1UL << MAILBOX1_C3IER_INT2_Pos)
#define MAILBOX1_C3IER_INT2             MAILBOX1_C3IER_INT2_Msk
#define MAILBOX1_C3IER_INT3_Pos         (3U)
#define MAILBOX1_C3IER_INT3_Msk         (0x1UL << MAILBOX1_C3IER_INT3_Pos)
#define MAILBOX1_C3IER_INT3             MAILBOX1_C3IER_INT3_Msk
#define MAILBOX1_C3IER_INT4_Pos         (4U)
#define MAILBOX1_C3IER_INT4_Msk         (0x1UL << MAILBOX1_C3IER_INT4_Pos)
#define MAILBOX1_C3IER_INT4             MAILBOX1_C3IER_INT4_Msk
#define MAILBOX1_C3IER_INT5_Pos         (5U)
#define MAILBOX1_C3IER_INT5_Msk         (0x1UL << MAILBOX1_C3IER_INT5_Pos)
#define MAILBOX1_C3IER_INT5             MAILBOX1_C3IER_INT5_Msk
#define MAILBOX1_C3IER_INT6_Pos         (6U)
#define MAILBOX1_C3IER_INT6_Msk         (0x1UL << MAILBOX1_C3IER_INT6_Pos)
#define MAILBOX1_C3IER_INT6             MAILBOX1_C3IER_INT6_Msk
#define MAILBOX1_C3IER_INT7_Pos         (7U)
#define MAILBOX1_C3IER_INT7_Msk         (0x1UL << MAILBOX1_C3IER_INT7_Pos)
#define MAILBOX1_C3IER_INT7             MAILBOX1_C3IER_INT7_Msk
#define MAILBOX1_C3IER_INT8_Pos         (8U)
#define MAILBOX1_C3IER_INT8_Msk         (0x1UL << MAILBOX1_C3IER_INT8_Pos)
#define MAILBOX1_C3IER_INT8             MAILBOX1_C3IER_INT8_Msk
#define MAILBOX1_C3IER_INT9_Pos         (9U)
#define MAILBOX1_C3IER_INT9_Msk         (0x1UL << MAILBOX1_C3IER_INT9_Pos)
#define MAILBOX1_C3IER_INT9             MAILBOX1_C3IER_INT9_Msk
#define MAILBOX1_C3IER_INT10_Pos        (10U)
#define MAILBOX1_C3IER_INT10_Msk        (0x1UL << MAILBOX1_C3IER_INT10_Pos)
#define MAILBOX1_C3IER_INT10            MAILBOX1_C3IER_INT10_Msk
#define MAILBOX1_C3IER_INT11_Pos        (11U)
#define MAILBOX1_C3IER_INT11_Msk        (0x1UL << MAILBOX1_C3IER_INT11_Pos)
#define MAILBOX1_C3IER_INT11            MAILBOX1_C3IER_INT11_Msk
#define MAILBOX1_C3IER_INT12_Pos        (12U)
#define MAILBOX1_C3IER_INT12_Msk        (0x1UL << MAILBOX1_C3IER_INT12_Pos)
#define MAILBOX1_C3IER_INT12            MAILBOX1_C3IER_INT12_Msk
#define MAILBOX1_C3IER_INT13_Pos        (13U)
#define MAILBOX1_C3IER_INT13_Msk        (0x1UL << MAILBOX1_C3IER_INT13_Pos)
#define MAILBOX1_C3IER_INT13            MAILBOX1_C3IER_INT13_Msk
#define MAILBOX1_C3IER_INT14_Pos        (14U)
#define MAILBOX1_C3IER_INT14_Msk        (0x1UL << MAILBOX1_C3IER_INT14_Pos)
#define MAILBOX1_C3IER_INT14            MAILBOX1_C3IER_INT14_Msk
#define MAILBOX1_C3IER_INT15_Pos        (15U)
#define MAILBOX1_C3IER_INT15_Msk        (0x1UL << MAILBOX1_C3IER_INT15_Pos)
#define MAILBOX1_C3IER_INT15            MAILBOX1_C3IER_INT15_Msk

/***************** Bit definition for MAILBOX1_C3ITR register *****************/
#define MAILBOX1_C3ITR_INT0_Pos         (0U)
#define MAILBOX1_C3ITR_INT0_Msk         (0x1UL << MAILBOX1_C3ITR_INT0_Pos)
#define MAILBOX1_C3ITR_INT0             MAILBOX1_C3ITR_INT0_Msk
#define MAILBOX1_C3ITR_INT1_Pos         (1U)
#define MAILBOX1_C3ITR_INT1_Msk         (0x1UL << MAILBOX1_C3ITR_INT1_Pos)
#define MAILBOX1_C3ITR_INT1             MAILBOX1_C3ITR_INT1_Msk
#define MAILBOX1_C3ITR_INT2_Pos         (2U)
#define MAILBOX1_C3ITR_INT2_Msk         (0x1UL << MAILBOX1_C3ITR_INT2_Pos)
#define MAILBOX1_C3ITR_INT2             MAILBOX1_C3ITR_INT2_Msk
#define MAILBOX1_C3ITR_INT3_Pos         (3U)
#define MAILBOX1_C3ITR_INT3_Msk         (0x1UL << MAILBOX1_C3ITR_INT3_Pos)
#define MAILBOX1_C3ITR_INT3             MAILBOX1_C3ITR_INT3_Msk
#define MAILBOX1_C3ITR_INT4_Pos         (4U)
#define MAILBOX1_C3ITR_INT4_Msk         (0x1UL << MAILBOX1_C3ITR_INT4_Pos)
#define MAILBOX1_C3ITR_INT4             MAILBOX1_C3ITR_INT4_Msk
#define MAILBOX1_C3ITR_INT5_Pos         (5U)
#define MAILBOX1_C3ITR_INT5_Msk         (0x1UL << MAILBOX1_C3ITR_INT5_Pos)
#define MAILBOX1_C3ITR_INT5             MAILBOX1_C3ITR_INT5_Msk
#define MAILBOX1_C3ITR_INT6_Pos         (6U)
#define MAILBOX1_C3ITR_INT6_Msk         (0x1UL << MAILBOX1_C3ITR_INT6_Pos)
#define MAILBOX1_C3ITR_INT6             MAILBOX1_C3ITR_INT6_Msk
#define MAILBOX1_C3ITR_INT7_Pos         (7U)
#define MAILBOX1_C3ITR_INT7_Msk         (0x1UL << MAILBOX1_C3ITR_INT7_Pos)
#define MAILBOX1_C3ITR_INT7             MAILBOX1_C3ITR_INT7_Msk
#define MAILBOX1_C3ITR_INT8_Pos         (8U)
#define MAILBOX1_C3ITR_INT8_Msk         (0x1UL << MAILBOX1_C3ITR_INT8_Pos)
#define MAILBOX1_C3ITR_INT8             MAILBOX1_C3ITR_INT8_Msk
#define MAILBOX1_C3ITR_INT9_Pos         (9U)
#define MAILBOX1_C3ITR_INT9_Msk         (0x1UL << MAILBOX1_C3ITR_INT9_Pos)
#define MAILBOX1_C3ITR_INT9             MAILBOX1_C3ITR_INT9_Msk
#define MAILBOX1_C3ITR_INT10_Pos        (10U)
#define MAILBOX1_C3ITR_INT10_Msk        (0x1UL << MAILBOX1_C3ITR_INT10_Pos)
#define MAILBOX1_C3ITR_INT10            MAILBOX1_C3ITR_INT10_Msk
#define MAILBOX1_C3ITR_INT11_Pos        (11U)
#define MAILBOX1_C3ITR_INT11_Msk        (0x1UL << MAILBOX1_C3ITR_INT11_Pos)
#define MAILBOX1_C3ITR_INT11            MAILBOX1_C3ITR_INT11_Msk
#define MAILBOX1_C3ITR_INT12_Pos        (12U)
#define MAILBOX1_C3ITR_INT12_Msk        (0x1UL << MAILBOX1_C3ITR_INT12_Pos)
#define MAILBOX1_C3ITR_INT12            MAILBOX1_C3ITR_INT12_Msk
#define MAILBOX1_C3ITR_INT13_Pos        (13U)
#define MAILBOX1_C3ITR_INT13_Msk        (0x1UL << MAILBOX1_C3ITR_INT13_Pos)
#define MAILBOX1_C3ITR_INT13            MAILBOX1_C3ITR_INT13_Msk
#define MAILBOX1_C3ITR_INT14_Pos        (14U)
#define MAILBOX1_C3ITR_INT14_Msk        (0x1UL << MAILBOX1_C3ITR_INT14_Pos)
#define MAILBOX1_C3ITR_INT14            MAILBOX1_C3ITR_INT14_Msk
#define MAILBOX1_C3ITR_INT15_Pos        (15U)
#define MAILBOX1_C3ITR_INT15_Msk        (0x1UL << MAILBOX1_C3ITR_INT15_Pos)
#define MAILBOX1_C3ITR_INT15            MAILBOX1_C3ITR_INT15_Msk

/***************** Bit definition for MAILBOX1_C3ICR register *****************/
#define MAILBOX1_C3ICR_INT0_Pos         (0U)
#define MAILBOX1_C3ICR_INT0_Msk         (0x1UL << MAILBOX1_C3ICR_INT0_Pos)
#define MAILBOX1_C3ICR_INT0             MAILBOX1_C3ICR_INT0_Msk
#define MAILBOX1_C3ICR_INT1_Pos         (1U)
#define MAILBOX1_C3ICR_INT1_Msk         (0x1UL << MAILBOX1_C3ICR_INT1_Pos)
#define MAILBOX1_C3ICR_INT1             MAILBOX1_C3ICR_INT1_Msk
#define MAILBOX1_C3ICR_INT2_Pos         (2U)
#define MAILBOX1_C3ICR_INT2_Msk         (0x1UL << MAILBOX1_C3ICR_INT2_Pos)
#define MAILBOX1_C3ICR_INT2             MAILBOX1_C3ICR_INT2_Msk
#define MAILBOX1_C3ICR_INT3_Pos         (3U)
#define MAILBOX1_C3ICR_INT3_Msk         (0x1UL << MAILBOX1_C3ICR_INT3_Pos)
#define MAILBOX1_C3ICR_INT3             MAILBOX1_C3ICR_INT3_Msk
#define MAILBOX1_C3ICR_INT4_Pos         (4U)
#define MAILBOX1_C3ICR_INT4_Msk         (0x1UL << MAILBOX1_C3ICR_INT4_Pos)
#define MAILBOX1_C3ICR_INT4             MAILBOX1_C3ICR_INT4_Msk
#define MAILBOX1_C3ICR_INT5_Pos         (5U)
#define MAILBOX1_C3ICR_INT5_Msk         (0x1UL << MAILBOX1_C3ICR_INT5_Pos)
#define MAILBOX1_C3ICR_INT5             MAILBOX1_C3ICR_INT5_Msk
#define MAILBOX1_C3ICR_INT6_Pos         (6U)
#define MAILBOX1_C3ICR_INT6_Msk         (0x1UL << MAILBOX1_C3ICR_INT6_Pos)
#define MAILBOX1_C3ICR_INT6             MAILBOX1_C3ICR_INT6_Msk
#define MAILBOX1_C3ICR_INT7_Pos         (7U)
#define MAILBOX1_C3ICR_INT7_Msk         (0x1UL << MAILBOX1_C3ICR_INT7_Pos)
#define MAILBOX1_C3ICR_INT7             MAILBOX1_C3ICR_INT7_Msk
#define MAILBOX1_C3ICR_INT8_Pos         (8U)
#define MAILBOX1_C3ICR_INT8_Msk         (0x1UL << MAILBOX1_C3ICR_INT8_Pos)
#define MAILBOX1_C3ICR_INT8             MAILBOX1_C3ICR_INT8_Msk
#define MAILBOX1_C3ICR_INT9_Pos         (9U)
#define MAILBOX1_C3ICR_INT9_Msk         (0x1UL << MAILBOX1_C3ICR_INT9_Pos)
#define MAILBOX1_C3ICR_INT9             MAILBOX1_C3ICR_INT9_Msk
#define MAILBOX1_C3ICR_INT10_Pos        (10U)
#define MAILBOX1_C3ICR_INT10_Msk        (0x1UL << MAILBOX1_C3ICR_INT10_Pos)
#define MAILBOX1_C3ICR_INT10            MAILBOX1_C3ICR_INT10_Msk
#define MAILBOX1_C3ICR_INT11_Pos        (11U)
#define MAILBOX1_C3ICR_INT11_Msk        (0x1UL << MAILBOX1_C3ICR_INT11_Pos)
#define MAILBOX1_C3ICR_INT11            MAILBOX1_C3ICR_INT11_Msk
#define MAILBOX1_C3ICR_INT12_Pos        (12U)
#define MAILBOX1_C3ICR_INT12_Msk        (0x1UL << MAILBOX1_C3ICR_INT12_Pos)
#define MAILBOX1_C3ICR_INT12            MAILBOX1_C3ICR_INT12_Msk
#define MAILBOX1_C3ICR_INT13_Pos        (13U)
#define MAILBOX1_C3ICR_INT13_Msk        (0x1UL << MAILBOX1_C3ICR_INT13_Pos)
#define MAILBOX1_C3ICR_INT13            MAILBOX1_C3ICR_INT13_Msk
#define MAILBOX1_C3ICR_INT14_Pos        (14U)
#define MAILBOX1_C3ICR_INT14_Msk        (0x1UL << MAILBOX1_C3ICR_INT14_Pos)
#define MAILBOX1_C3ICR_INT14            MAILBOX1_C3ICR_INT14_Msk
#define MAILBOX1_C3ICR_INT15_Pos        (15U)
#define MAILBOX1_C3ICR_INT15_Msk        (0x1UL << MAILBOX1_C3ICR_INT15_Pos)
#define MAILBOX1_C3ICR_INT15            MAILBOX1_C3ICR_INT15_Msk

/***************** Bit definition for MAILBOX1_C3ISR register *****************/
#define MAILBOX1_C3ISR_INT0_Pos         (0U)
#define MAILBOX1_C3ISR_INT0_Msk         (0x1UL << MAILBOX1_C3ISR_INT0_Pos)
#define MAILBOX1_C3ISR_INT0             MAILBOX1_C3ISR_INT0_Msk
#define MAILBOX1_C3ISR_INT1_Pos         (1U)
#define MAILBOX1_C3ISR_INT1_Msk         (0x1UL << MAILBOX1_C3ISR_INT1_Pos)
#define MAILBOX1_C3ISR_INT1             MAILBOX1_C3ISR_INT1_Msk
#define MAILBOX1_C3ISR_INT2_Pos         (2U)
#define MAILBOX1_C3ISR_INT2_Msk         (0x1UL << MAILBOX1_C3ISR_INT2_Pos)
#define MAILBOX1_C3ISR_INT2             MAILBOX1_C3ISR_INT2_Msk
#define MAILBOX1_C3ISR_INT3_Pos         (3U)
#define MAILBOX1_C3ISR_INT3_Msk         (0x1UL << MAILBOX1_C3ISR_INT3_Pos)
#define MAILBOX1_C3ISR_INT3             MAILBOX1_C3ISR_INT3_Msk
#define MAILBOX1_C3ISR_INT4_Pos         (4U)
#define MAILBOX1_C3ISR_INT4_Msk         (0x1UL << MAILBOX1_C3ISR_INT4_Pos)
#define MAILBOX1_C3ISR_INT4             MAILBOX1_C3ISR_INT4_Msk
#define MAILBOX1_C3ISR_INT5_Pos         (5U)
#define MAILBOX1_C3ISR_INT5_Msk         (0x1UL << MAILBOX1_C3ISR_INT5_Pos)
#define MAILBOX1_C3ISR_INT5             MAILBOX1_C3ISR_INT5_Msk
#define MAILBOX1_C3ISR_INT6_Pos         (6U)
#define MAILBOX1_C3ISR_INT6_Msk         (0x1UL << MAILBOX1_C3ISR_INT6_Pos)
#define MAILBOX1_C3ISR_INT6             MAILBOX1_C3ISR_INT6_Msk
#define MAILBOX1_C3ISR_INT7_Pos         (7U)
#define MAILBOX1_C3ISR_INT7_Msk         (0x1UL << MAILBOX1_C3ISR_INT7_Pos)
#define MAILBOX1_C3ISR_INT7             MAILBOX1_C3ISR_INT7_Msk
#define MAILBOX1_C3ISR_INT8_Pos         (8U)
#define MAILBOX1_C3ISR_INT8_Msk         (0x1UL << MAILBOX1_C3ISR_INT8_Pos)
#define MAILBOX1_C3ISR_INT8             MAILBOX1_C3ISR_INT8_Msk
#define MAILBOX1_C3ISR_INT9_Pos         (9U)
#define MAILBOX1_C3ISR_INT9_Msk         (0x1UL << MAILBOX1_C3ISR_INT9_Pos)
#define MAILBOX1_C3ISR_INT9             MAILBOX1_C3ISR_INT9_Msk
#define MAILBOX1_C3ISR_INT10_Pos        (10U)
#define MAILBOX1_C3ISR_INT10_Msk        (0x1UL << MAILBOX1_C3ISR_INT10_Pos)
#define MAILBOX1_C3ISR_INT10            MAILBOX1_C3ISR_INT10_Msk
#define MAILBOX1_C3ISR_INT11_Pos        (11U)
#define MAILBOX1_C3ISR_INT11_Msk        (0x1UL << MAILBOX1_C3ISR_INT11_Pos)
#define MAILBOX1_C3ISR_INT11            MAILBOX1_C3ISR_INT11_Msk
#define MAILBOX1_C3ISR_INT12_Pos        (12U)
#define MAILBOX1_C3ISR_INT12_Msk        (0x1UL << MAILBOX1_C3ISR_INT12_Pos)
#define MAILBOX1_C3ISR_INT12            MAILBOX1_C3ISR_INT12_Msk
#define MAILBOX1_C3ISR_INT13_Pos        (13U)
#define MAILBOX1_C3ISR_INT13_Msk        (0x1UL << MAILBOX1_C3ISR_INT13_Pos)
#define MAILBOX1_C3ISR_INT13            MAILBOX1_C3ISR_INT13_Msk
#define MAILBOX1_C3ISR_INT14_Pos        (14U)
#define MAILBOX1_C3ISR_INT14_Msk        (0x1UL << MAILBOX1_C3ISR_INT14_Pos)
#define MAILBOX1_C3ISR_INT14            MAILBOX1_C3ISR_INT14_Msk
#define MAILBOX1_C3ISR_INT15_Pos        (15U)
#define MAILBOX1_C3ISR_INT15_Msk        (0x1UL << MAILBOX1_C3ISR_INT15_Pos)
#define MAILBOX1_C3ISR_INT15            MAILBOX1_C3ISR_INT15_Msk

/**************** Bit definition for MAILBOX1_C3MISR register *****************/
#define MAILBOX1_C3MISR_INT0_Pos        (0U)
#define MAILBOX1_C3MISR_INT0_Msk        (0x1UL << MAILBOX1_C3MISR_INT0_Pos)
#define MAILBOX1_C3MISR_INT0            MAILBOX1_C3MISR_INT0_Msk
#define MAILBOX1_C3MISR_INT1_Pos        (1U)
#define MAILBOX1_C3MISR_INT1_Msk        (0x1UL << MAILBOX1_C3MISR_INT1_Pos)
#define MAILBOX1_C3MISR_INT1            MAILBOX1_C3MISR_INT1_Msk
#define MAILBOX1_C3MISR_INT2_Pos        (2U)
#define MAILBOX1_C3MISR_INT2_Msk        (0x1UL << MAILBOX1_C3MISR_INT2_Pos)
#define MAILBOX1_C3MISR_INT2            MAILBOX1_C3MISR_INT2_Msk
#define MAILBOX1_C3MISR_INT3_Pos        (3U)
#define MAILBOX1_C3MISR_INT3_Msk        (0x1UL << MAILBOX1_C3MISR_INT3_Pos)
#define MAILBOX1_C3MISR_INT3            MAILBOX1_C3MISR_INT3_Msk
#define MAILBOX1_C3MISR_INT4_Pos        (4U)
#define MAILBOX1_C3MISR_INT4_Msk        (0x1UL << MAILBOX1_C3MISR_INT4_Pos)
#define MAILBOX1_C3MISR_INT4            MAILBOX1_C3MISR_INT4_Msk
#define MAILBOX1_C3MISR_INT5_Pos        (5U)
#define MAILBOX1_C3MISR_INT5_Msk        (0x1UL << MAILBOX1_C3MISR_INT5_Pos)
#define MAILBOX1_C3MISR_INT5            MAILBOX1_C3MISR_INT5_Msk
#define MAILBOX1_C3MISR_INT6_Pos        (6U)
#define MAILBOX1_C3MISR_INT6_Msk        (0x1UL << MAILBOX1_C3MISR_INT6_Pos)
#define MAILBOX1_C3MISR_INT6            MAILBOX1_C3MISR_INT6_Msk
#define MAILBOX1_C3MISR_INT7_Pos        (7U)
#define MAILBOX1_C3MISR_INT7_Msk        (0x1UL << MAILBOX1_C3MISR_INT7_Pos)
#define MAILBOX1_C3MISR_INT7            MAILBOX1_C3MISR_INT7_Msk
#define MAILBOX1_C3MISR_INT8_Pos        (8U)
#define MAILBOX1_C3MISR_INT8_Msk        (0x1UL << MAILBOX1_C3MISR_INT8_Pos)
#define MAILBOX1_C3MISR_INT8            MAILBOX1_C3MISR_INT8_Msk
#define MAILBOX1_C3MISR_INT9_Pos        (9U)
#define MAILBOX1_C3MISR_INT9_Msk        (0x1UL << MAILBOX1_C3MISR_INT9_Pos)
#define MAILBOX1_C3MISR_INT9            MAILBOX1_C3MISR_INT9_Msk
#define MAILBOX1_C3MISR_INT10_Pos       (10U)
#define MAILBOX1_C3MISR_INT10_Msk       (0x1UL << MAILBOX1_C3MISR_INT10_Pos)
#define MAILBOX1_C3MISR_INT10           MAILBOX1_C3MISR_INT10_Msk
#define MAILBOX1_C3MISR_INT11_Pos       (11U)
#define MAILBOX1_C3MISR_INT11_Msk       (0x1UL << MAILBOX1_C3MISR_INT11_Pos)
#define MAILBOX1_C3MISR_INT11           MAILBOX1_C3MISR_INT11_Msk
#define MAILBOX1_C3MISR_INT12_Pos       (12U)
#define MAILBOX1_C3MISR_INT12_Msk       (0x1UL << MAILBOX1_C3MISR_INT12_Pos)
#define MAILBOX1_C3MISR_INT12           MAILBOX1_C3MISR_INT12_Msk
#define MAILBOX1_C3MISR_INT13_Pos       (13U)
#define MAILBOX1_C3MISR_INT13_Msk       (0x1UL << MAILBOX1_C3MISR_INT13_Pos)
#define MAILBOX1_C3MISR_INT13           MAILBOX1_C3MISR_INT13_Msk
#define MAILBOX1_C3MISR_INT14_Pos       (14U)
#define MAILBOX1_C3MISR_INT14_Msk       (0x1UL << MAILBOX1_C3MISR_INT14_Pos)
#define MAILBOX1_C3MISR_INT14           MAILBOX1_C3MISR_INT14_Msk
#define MAILBOX1_C3MISR_INT15_Pos       (15U)
#define MAILBOX1_C3MISR_INT15_Msk       (0x1UL << MAILBOX1_C3MISR_INT15_Pos)
#define MAILBOX1_C3MISR_INT15           MAILBOX1_C3MISR_INT15_Msk

/***************** Bit definition for MAILBOX1_C3EXR register *****************/
#define MAILBOX1_C3EXR_ID_Pos           (0U)
#define MAILBOX1_C3EXR_ID_Msk           (0xFUL << MAILBOX1_C3EXR_ID_Pos)
#define MAILBOX1_C3EXR_ID               MAILBOX1_C3EXR_ID_Msk
#define MAILBOX1_C3EXR_EX_Pos           (31U)
#define MAILBOX1_C3EXR_EX_Msk           (0x1UL << MAILBOX1_C3EXR_EX_Pos)
#define MAILBOX1_C3EXR_EX               MAILBOX1_C3EXR_EX_Msk

/***************** Bit definition for MAILBOX1_C4IER register *****************/
#define MAILBOX1_C4IER_INT0_Pos         (0U)
#define MAILBOX1_C4IER_INT0_Msk         (0x1UL << MAILBOX1_C4IER_INT0_Pos)
#define MAILBOX1_C4IER_INT0             MAILBOX1_C4IER_INT0_Msk
#define MAILBOX1_C4IER_INT1_Pos         (1U)
#define MAILBOX1_C4IER_INT1_Msk         (0x1UL << MAILBOX1_C4IER_INT1_Pos)
#define MAILBOX1_C4IER_INT1             MAILBOX1_C4IER_INT1_Msk
#define MAILBOX1_C4IER_INT2_Pos         (2U)
#define MAILBOX1_C4IER_INT2_Msk         (0x1UL << MAILBOX1_C4IER_INT2_Pos)
#define MAILBOX1_C4IER_INT2             MAILBOX1_C4IER_INT2_Msk
#define MAILBOX1_C4IER_INT3_Pos         (3U)
#define MAILBOX1_C4IER_INT3_Msk         (0x1UL << MAILBOX1_C4IER_INT3_Pos)
#define MAILBOX1_C4IER_INT3             MAILBOX1_C4IER_INT3_Msk
#define MAILBOX1_C4IER_INT4_Pos         (4U)
#define MAILBOX1_C4IER_INT4_Msk         (0x1UL << MAILBOX1_C4IER_INT4_Pos)
#define MAILBOX1_C4IER_INT4             MAILBOX1_C4IER_INT4_Msk
#define MAILBOX1_C4IER_INT5_Pos         (5U)
#define MAILBOX1_C4IER_INT5_Msk         (0x1UL << MAILBOX1_C4IER_INT5_Pos)
#define MAILBOX1_C4IER_INT5             MAILBOX1_C4IER_INT5_Msk
#define MAILBOX1_C4IER_INT6_Pos         (6U)
#define MAILBOX1_C4IER_INT6_Msk         (0x1UL << MAILBOX1_C4IER_INT6_Pos)
#define MAILBOX1_C4IER_INT6             MAILBOX1_C4IER_INT6_Msk
#define MAILBOX1_C4IER_INT7_Pos         (7U)
#define MAILBOX1_C4IER_INT7_Msk         (0x1UL << MAILBOX1_C4IER_INT7_Pos)
#define MAILBOX1_C4IER_INT7             MAILBOX1_C4IER_INT7_Msk
#define MAILBOX1_C4IER_INT8_Pos         (8U)
#define MAILBOX1_C4IER_INT8_Msk         (0x1UL << MAILBOX1_C4IER_INT8_Pos)
#define MAILBOX1_C4IER_INT8             MAILBOX1_C4IER_INT8_Msk
#define MAILBOX1_C4IER_INT9_Pos         (9U)
#define MAILBOX1_C4IER_INT9_Msk         (0x1UL << MAILBOX1_C4IER_INT9_Pos)
#define MAILBOX1_C4IER_INT9             MAILBOX1_C4IER_INT9_Msk
#define MAILBOX1_C4IER_INT10_Pos        (10U)
#define MAILBOX1_C4IER_INT10_Msk        (0x1UL << MAILBOX1_C4IER_INT10_Pos)
#define MAILBOX1_C4IER_INT10            MAILBOX1_C4IER_INT10_Msk
#define MAILBOX1_C4IER_INT11_Pos        (11U)
#define MAILBOX1_C4IER_INT11_Msk        (0x1UL << MAILBOX1_C4IER_INT11_Pos)
#define MAILBOX1_C4IER_INT11            MAILBOX1_C4IER_INT11_Msk
#define MAILBOX1_C4IER_INT12_Pos        (12U)
#define MAILBOX1_C4IER_INT12_Msk        (0x1UL << MAILBOX1_C4IER_INT12_Pos)
#define MAILBOX1_C4IER_INT12            MAILBOX1_C4IER_INT12_Msk
#define MAILBOX1_C4IER_INT13_Pos        (13U)
#define MAILBOX1_C4IER_INT13_Msk        (0x1UL << MAILBOX1_C4IER_INT13_Pos)
#define MAILBOX1_C4IER_INT13            MAILBOX1_C4IER_INT13_Msk
#define MAILBOX1_C4IER_INT14_Pos        (14U)
#define MAILBOX1_C4IER_INT14_Msk        (0x1UL << MAILBOX1_C4IER_INT14_Pos)
#define MAILBOX1_C4IER_INT14            MAILBOX1_C4IER_INT14_Msk
#define MAILBOX1_C4IER_INT15_Pos        (15U)
#define MAILBOX1_C4IER_INT15_Msk        (0x1UL << MAILBOX1_C4IER_INT15_Pos)
#define MAILBOX1_C4IER_INT15            MAILBOX1_C4IER_INT15_Msk

/***************** Bit definition for MAILBOX1_C4ITR register *****************/
#define MAILBOX1_C4ITR_INT0_Pos         (0U)
#define MAILBOX1_C4ITR_INT0_Msk         (0x1UL << MAILBOX1_C4ITR_INT0_Pos)
#define MAILBOX1_C4ITR_INT0             MAILBOX1_C4ITR_INT0_Msk
#define MAILBOX1_C4ITR_INT1_Pos         (1U)
#define MAILBOX1_C4ITR_INT1_Msk         (0x1UL << MAILBOX1_C4ITR_INT1_Pos)
#define MAILBOX1_C4ITR_INT1             MAILBOX1_C4ITR_INT1_Msk
#define MAILBOX1_C4ITR_INT2_Pos         (2U)
#define MAILBOX1_C4ITR_INT2_Msk         (0x1UL << MAILBOX1_C4ITR_INT2_Pos)
#define MAILBOX1_C4ITR_INT2             MAILBOX1_C4ITR_INT2_Msk
#define MAILBOX1_C4ITR_INT3_Pos         (3U)
#define MAILBOX1_C4ITR_INT3_Msk         (0x1UL << MAILBOX1_C4ITR_INT3_Pos)
#define MAILBOX1_C4ITR_INT3             MAILBOX1_C4ITR_INT3_Msk
#define MAILBOX1_C4ITR_INT4_Pos         (4U)
#define MAILBOX1_C4ITR_INT4_Msk         (0x1UL << MAILBOX1_C4ITR_INT4_Pos)
#define MAILBOX1_C4ITR_INT4             MAILBOX1_C4ITR_INT4_Msk
#define MAILBOX1_C4ITR_INT5_Pos         (5U)
#define MAILBOX1_C4ITR_INT5_Msk         (0x1UL << MAILBOX1_C4ITR_INT5_Pos)
#define MAILBOX1_C4ITR_INT5             MAILBOX1_C4ITR_INT5_Msk
#define MAILBOX1_C4ITR_INT6_Pos         (6U)
#define MAILBOX1_C4ITR_INT6_Msk         (0x1UL << MAILBOX1_C4ITR_INT6_Pos)
#define MAILBOX1_C4ITR_INT6             MAILBOX1_C4ITR_INT6_Msk
#define MAILBOX1_C4ITR_INT7_Pos         (7U)
#define MAILBOX1_C4ITR_INT7_Msk         (0x1UL << MAILBOX1_C4ITR_INT7_Pos)
#define MAILBOX1_C4ITR_INT7             MAILBOX1_C4ITR_INT7_Msk
#define MAILBOX1_C4ITR_INT8_Pos         (8U)
#define MAILBOX1_C4ITR_INT8_Msk         (0x1UL << MAILBOX1_C4ITR_INT8_Pos)
#define MAILBOX1_C4ITR_INT8             MAILBOX1_C4ITR_INT8_Msk
#define MAILBOX1_C4ITR_INT9_Pos         (9U)
#define MAILBOX1_C4ITR_INT9_Msk         (0x1UL << MAILBOX1_C4ITR_INT9_Pos)
#define MAILBOX1_C4ITR_INT9             MAILBOX1_C4ITR_INT9_Msk
#define MAILBOX1_C4ITR_INT10_Pos        (10U)
#define MAILBOX1_C4ITR_INT10_Msk        (0x1UL << MAILBOX1_C4ITR_INT10_Pos)
#define MAILBOX1_C4ITR_INT10            MAILBOX1_C4ITR_INT10_Msk
#define MAILBOX1_C4ITR_INT11_Pos        (11U)
#define MAILBOX1_C4ITR_INT11_Msk        (0x1UL << MAILBOX1_C4ITR_INT11_Pos)
#define MAILBOX1_C4ITR_INT11            MAILBOX1_C4ITR_INT11_Msk
#define MAILBOX1_C4ITR_INT12_Pos        (12U)
#define MAILBOX1_C4ITR_INT12_Msk        (0x1UL << MAILBOX1_C4ITR_INT12_Pos)
#define MAILBOX1_C4ITR_INT12            MAILBOX1_C4ITR_INT12_Msk
#define MAILBOX1_C4ITR_INT13_Pos        (13U)
#define MAILBOX1_C4ITR_INT13_Msk        (0x1UL << MAILBOX1_C4ITR_INT13_Pos)
#define MAILBOX1_C4ITR_INT13            MAILBOX1_C4ITR_INT13_Msk
#define MAILBOX1_C4ITR_INT14_Pos        (14U)
#define MAILBOX1_C4ITR_INT14_Msk        (0x1UL << MAILBOX1_C4ITR_INT14_Pos)
#define MAILBOX1_C4ITR_INT14            MAILBOX1_C4ITR_INT14_Msk
#define MAILBOX1_C4ITR_INT15_Pos        (15U)
#define MAILBOX1_C4ITR_INT15_Msk        (0x1UL << MAILBOX1_C4ITR_INT15_Pos)
#define MAILBOX1_C4ITR_INT15            MAILBOX1_C4ITR_INT15_Msk

/***************** Bit definition for MAILBOX1_C4ICR register *****************/
#define MAILBOX1_C4ICR_INT0_Pos         (0U)
#define MAILBOX1_C4ICR_INT0_Msk         (0x1UL << MAILBOX1_C4ICR_INT0_Pos)
#define MAILBOX1_C4ICR_INT0             MAILBOX1_C4ICR_INT0_Msk
#define MAILBOX1_C4ICR_INT1_Pos         (1U)
#define MAILBOX1_C4ICR_INT1_Msk         (0x1UL << MAILBOX1_C4ICR_INT1_Pos)
#define MAILBOX1_C4ICR_INT1             MAILBOX1_C4ICR_INT1_Msk
#define MAILBOX1_C4ICR_INT2_Pos         (2U)
#define MAILBOX1_C4ICR_INT2_Msk         (0x1UL << MAILBOX1_C4ICR_INT2_Pos)
#define MAILBOX1_C4ICR_INT2             MAILBOX1_C4ICR_INT2_Msk
#define MAILBOX1_C4ICR_INT3_Pos         (3U)
#define MAILBOX1_C4ICR_INT3_Msk         (0x1UL << MAILBOX1_C4ICR_INT3_Pos)
#define MAILBOX1_C4ICR_INT3             MAILBOX1_C4ICR_INT3_Msk
#define MAILBOX1_C4ICR_INT4_Pos         (4U)
#define MAILBOX1_C4ICR_INT4_Msk         (0x1UL << MAILBOX1_C4ICR_INT4_Pos)
#define MAILBOX1_C4ICR_INT4             MAILBOX1_C4ICR_INT4_Msk
#define MAILBOX1_C4ICR_INT5_Pos         (5U)
#define MAILBOX1_C4ICR_INT5_Msk         (0x1UL << MAILBOX1_C4ICR_INT5_Pos)
#define MAILBOX1_C4ICR_INT5             MAILBOX1_C4ICR_INT5_Msk
#define MAILBOX1_C4ICR_INT6_Pos         (6U)
#define MAILBOX1_C4ICR_INT6_Msk         (0x1UL << MAILBOX1_C4ICR_INT6_Pos)
#define MAILBOX1_C4ICR_INT6             MAILBOX1_C4ICR_INT6_Msk
#define MAILBOX1_C4ICR_INT7_Pos         (7U)
#define MAILBOX1_C4ICR_INT7_Msk         (0x1UL << MAILBOX1_C4ICR_INT7_Pos)
#define MAILBOX1_C4ICR_INT7             MAILBOX1_C4ICR_INT7_Msk
#define MAILBOX1_C4ICR_INT8_Pos         (8U)
#define MAILBOX1_C4ICR_INT8_Msk         (0x1UL << MAILBOX1_C4ICR_INT8_Pos)
#define MAILBOX1_C4ICR_INT8             MAILBOX1_C4ICR_INT8_Msk
#define MAILBOX1_C4ICR_INT9_Pos         (9U)
#define MAILBOX1_C4ICR_INT9_Msk         (0x1UL << MAILBOX1_C4ICR_INT9_Pos)
#define MAILBOX1_C4ICR_INT9             MAILBOX1_C4ICR_INT9_Msk
#define MAILBOX1_C4ICR_INT10_Pos        (10U)
#define MAILBOX1_C4ICR_INT10_Msk        (0x1UL << MAILBOX1_C4ICR_INT10_Pos)
#define MAILBOX1_C4ICR_INT10            MAILBOX1_C4ICR_INT10_Msk
#define MAILBOX1_C4ICR_INT11_Pos        (11U)
#define MAILBOX1_C4ICR_INT11_Msk        (0x1UL << MAILBOX1_C4ICR_INT11_Pos)
#define MAILBOX1_C4ICR_INT11            MAILBOX1_C4ICR_INT11_Msk
#define MAILBOX1_C4ICR_INT12_Pos        (12U)
#define MAILBOX1_C4ICR_INT12_Msk        (0x1UL << MAILBOX1_C4ICR_INT12_Pos)
#define MAILBOX1_C4ICR_INT12            MAILBOX1_C4ICR_INT12_Msk
#define MAILBOX1_C4ICR_INT13_Pos        (13U)
#define MAILBOX1_C4ICR_INT13_Msk        (0x1UL << MAILBOX1_C4ICR_INT13_Pos)
#define MAILBOX1_C4ICR_INT13            MAILBOX1_C4ICR_INT13_Msk
#define MAILBOX1_C4ICR_INT14_Pos        (14U)
#define MAILBOX1_C4ICR_INT14_Msk        (0x1UL << MAILBOX1_C4ICR_INT14_Pos)
#define MAILBOX1_C4ICR_INT14            MAILBOX1_C4ICR_INT14_Msk
#define MAILBOX1_C4ICR_INT15_Pos        (15U)
#define MAILBOX1_C4ICR_INT15_Msk        (0x1UL << MAILBOX1_C4ICR_INT15_Pos)
#define MAILBOX1_C4ICR_INT15            MAILBOX1_C4ICR_INT15_Msk

/***************** Bit definition for MAILBOX1_C4ISR register *****************/
#define MAILBOX1_C4ISR_INT0_Pos         (0U)
#define MAILBOX1_C4ISR_INT0_Msk         (0x1UL << MAILBOX1_C4ISR_INT0_Pos)
#define MAILBOX1_C4ISR_INT0             MAILBOX1_C4ISR_INT0_Msk
#define MAILBOX1_C4ISR_INT1_Pos         (1U)
#define MAILBOX1_C4ISR_INT1_Msk         (0x1UL << MAILBOX1_C4ISR_INT1_Pos)
#define MAILBOX1_C4ISR_INT1             MAILBOX1_C4ISR_INT1_Msk
#define MAILBOX1_C4ISR_INT2_Pos         (2U)
#define MAILBOX1_C4ISR_INT2_Msk         (0x1UL << MAILBOX1_C4ISR_INT2_Pos)
#define MAILBOX1_C4ISR_INT2             MAILBOX1_C4ISR_INT2_Msk
#define MAILBOX1_C4ISR_INT3_Pos         (3U)
#define MAILBOX1_C4ISR_INT3_Msk         (0x1UL << MAILBOX1_C4ISR_INT3_Pos)
#define MAILBOX1_C4ISR_INT3             MAILBOX1_C4ISR_INT3_Msk
#define MAILBOX1_C4ISR_INT4_Pos         (4U)
#define MAILBOX1_C4ISR_INT4_Msk         (0x1UL << MAILBOX1_C4ISR_INT4_Pos)
#define MAILBOX1_C4ISR_INT4             MAILBOX1_C4ISR_INT4_Msk
#define MAILBOX1_C4ISR_INT5_Pos         (5U)
#define MAILBOX1_C4ISR_INT5_Msk         (0x1UL << MAILBOX1_C4ISR_INT5_Pos)
#define MAILBOX1_C4ISR_INT5             MAILBOX1_C4ISR_INT5_Msk
#define MAILBOX1_C4ISR_INT6_Pos         (6U)
#define MAILBOX1_C4ISR_INT6_Msk         (0x1UL << MAILBOX1_C4ISR_INT6_Pos)
#define MAILBOX1_C4ISR_INT6             MAILBOX1_C4ISR_INT6_Msk
#define MAILBOX1_C4ISR_INT7_Pos         (7U)
#define MAILBOX1_C4ISR_INT7_Msk         (0x1UL << MAILBOX1_C4ISR_INT7_Pos)
#define MAILBOX1_C4ISR_INT7             MAILBOX1_C4ISR_INT7_Msk
#define MAILBOX1_C4ISR_INT8_Pos         (8U)
#define MAILBOX1_C4ISR_INT8_Msk         (0x1UL << MAILBOX1_C4ISR_INT8_Pos)
#define MAILBOX1_C4ISR_INT8             MAILBOX1_C4ISR_INT8_Msk
#define MAILBOX1_C4ISR_INT9_Pos         (9U)
#define MAILBOX1_C4ISR_INT9_Msk         (0x1UL << MAILBOX1_C4ISR_INT9_Pos)
#define MAILBOX1_C4ISR_INT9             MAILBOX1_C4ISR_INT9_Msk
#define MAILBOX1_C4ISR_INT10_Pos        (10U)
#define MAILBOX1_C4ISR_INT10_Msk        (0x1UL << MAILBOX1_C4ISR_INT10_Pos)
#define MAILBOX1_C4ISR_INT10            MAILBOX1_C4ISR_INT10_Msk
#define MAILBOX1_C4ISR_INT11_Pos        (11U)
#define MAILBOX1_C4ISR_INT11_Msk        (0x1UL << MAILBOX1_C4ISR_INT11_Pos)
#define MAILBOX1_C4ISR_INT11            MAILBOX1_C4ISR_INT11_Msk
#define MAILBOX1_C4ISR_INT12_Pos        (12U)
#define MAILBOX1_C4ISR_INT12_Msk        (0x1UL << MAILBOX1_C4ISR_INT12_Pos)
#define MAILBOX1_C4ISR_INT12            MAILBOX1_C4ISR_INT12_Msk
#define MAILBOX1_C4ISR_INT13_Pos        (13U)
#define MAILBOX1_C4ISR_INT13_Msk        (0x1UL << MAILBOX1_C4ISR_INT13_Pos)
#define MAILBOX1_C4ISR_INT13            MAILBOX1_C4ISR_INT13_Msk
#define MAILBOX1_C4ISR_INT14_Pos        (14U)
#define MAILBOX1_C4ISR_INT14_Msk        (0x1UL << MAILBOX1_C4ISR_INT14_Pos)
#define MAILBOX1_C4ISR_INT14            MAILBOX1_C4ISR_INT14_Msk
#define MAILBOX1_C4ISR_INT15_Pos        (15U)
#define MAILBOX1_C4ISR_INT15_Msk        (0x1UL << MAILBOX1_C4ISR_INT15_Pos)
#define MAILBOX1_C4ISR_INT15            MAILBOX1_C4ISR_INT15_Msk

/**************** Bit definition for MAILBOX1_C4MISR register *****************/
#define MAILBOX1_C4MISR_INT0_Pos        (0U)
#define MAILBOX1_C4MISR_INT0_Msk        (0x1UL << MAILBOX1_C4MISR_INT0_Pos)
#define MAILBOX1_C4MISR_INT0            MAILBOX1_C4MISR_INT0_Msk
#define MAILBOX1_C4MISR_INT1_Pos        (1U)
#define MAILBOX1_C4MISR_INT1_Msk        (0x1UL << MAILBOX1_C4MISR_INT1_Pos)
#define MAILBOX1_C4MISR_INT1            MAILBOX1_C4MISR_INT1_Msk
#define MAILBOX1_C4MISR_INT2_Pos        (2U)
#define MAILBOX1_C4MISR_INT2_Msk        (0x1UL << MAILBOX1_C4MISR_INT2_Pos)
#define MAILBOX1_C4MISR_INT2            MAILBOX1_C4MISR_INT2_Msk
#define MAILBOX1_C4MISR_INT3_Pos        (3U)
#define MAILBOX1_C4MISR_INT3_Msk        (0x1UL << MAILBOX1_C4MISR_INT3_Pos)
#define MAILBOX1_C4MISR_INT3            MAILBOX1_C4MISR_INT3_Msk
#define MAILBOX1_C4MISR_INT4_Pos        (4U)
#define MAILBOX1_C4MISR_INT4_Msk        (0x1UL << MAILBOX1_C4MISR_INT4_Pos)
#define MAILBOX1_C4MISR_INT4            MAILBOX1_C4MISR_INT4_Msk
#define MAILBOX1_C4MISR_INT5_Pos        (5U)
#define MAILBOX1_C4MISR_INT5_Msk        (0x1UL << MAILBOX1_C4MISR_INT5_Pos)
#define MAILBOX1_C4MISR_INT5            MAILBOX1_C4MISR_INT5_Msk
#define MAILBOX1_C4MISR_INT6_Pos        (6U)
#define MAILBOX1_C4MISR_INT6_Msk        (0x1UL << MAILBOX1_C4MISR_INT6_Pos)
#define MAILBOX1_C4MISR_INT6            MAILBOX1_C4MISR_INT6_Msk
#define MAILBOX1_C4MISR_INT7_Pos        (7U)
#define MAILBOX1_C4MISR_INT7_Msk        (0x1UL << MAILBOX1_C4MISR_INT7_Pos)
#define MAILBOX1_C4MISR_INT7            MAILBOX1_C4MISR_INT7_Msk
#define MAILBOX1_C4MISR_INT8_Pos        (8U)
#define MAILBOX1_C4MISR_INT8_Msk        (0x1UL << MAILBOX1_C4MISR_INT8_Pos)
#define MAILBOX1_C4MISR_INT8            MAILBOX1_C4MISR_INT8_Msk
#define MAILBOX1_C4MISR_INT9_Pos        (9U)
#define MAILBOX1_C4MISR_INT9_Msk        (0x1UL << MAILBOX1_C4MISR_INT9_Pos)
#define MAILBOX1_C4MISR_INT9            MAILBOX1_C4MISR_INT9_Msk
#define MAILBOX1_C4MISR_INT10_Pos       (10U)
#define MAILBOX1_C4MISR_INT10_Msk       (0x1UL << MAILBOX1_C4MISR_INT10_Pos)
#define MAILBOX1_C4MISR_INT10           MAILBOX1_C4MISR_INT10_Msk
#define MAILBOX1_C4MISR_INT11_Pos       (11U)
#define MAILBOX1_C4MISR_INT11_Msk       (0x1UL << MAILBOX1_C4MISR_INT11_Pos)
#define MAILBOX1_C4MISR_INT11           MAILBOX1_C4MISR_INT11_Msk
#define MAILBOX1_C4MISR_INT12_Pos       (12U)
#define MAILBOX1_C4MISR_INT12_Msk       (0x1UL << MAILBOX1_C4MISR_INT12_Pos)
#define MAILBOX1_C4MISR_INT12           MAILBOX1_C4MISR_INT12_Msk
#define MAILBOX1_C4MISR_INT13_Pos       (13U)
#define MAILBOX1_C4MISR_INT13_Msk       (0x1UL << MAILBOX1_C4MISR_INT13_Pos)
#define MAILBOX1_C4MISR_INT13           MAILBOX1_C4MISR_INT13_Msk
#define MAILBOX1_C4MISR_INT14_Pos       (14U)
#define MAILBOX1_C4MISR_INT14_Msk       (0x1UL << MAILBOX1_C4MISR_INT14_Pos)
#define MAILBOX1_C4MISR_INT14           MAILBOX1_C4MISR_INT14_Msk
#define MAILBOX1_C4MISR_INT15_Pos       (15U)
#define MAILBOX1_C4MISR_INT15_Msk       (0x1UL << MAILBOX1_C4MISR_INT15_Pos)
#define MAILBOX1_C4MISR_INT15           MAILBOX1_C4MISR_INT15_Msk

/***************** Bit definition for MAILBOX1_C4EXR register *****************/
#define MAILBOX1_C4EXR_ID_Pos           (0U)
#define MAILBOX1_C4EXR_ID_Msk           (0xFUL << MAILBOX1_C4EXR_ID_Pos)
#define MAILBOX1_C4EXR_ID               MAILBOX1_C4EXR_ID_Msk
#define MAILBOX1_C4EXR_EX_Pos           (31U)
#define MAILBOX1_C4EXR_EX_Msk           (0x1UL << MAILBOX1_C4EXR_EX_Pos)
#define MAILBOX1_C4EXR_EX               MAILBOX1_C4EXR_EX_Msk

#endif