DIFF_CTL,VAR_0
DIFF_ST,VAR_1
DMA_CTRL_ACK,VAR_2
DMA_DEV_TO_MEM,VAR_3
DMA_MEM_TO_DEV,VAR_4
DMA_PREP_INTERRUPT,VAR_5
EIO,VAR_6
ERR_OVER,VAR_7
FIFO_CLR,VAR_8
dev_err,FUNC_0
dma_async_issue_pending,FUNC_1
dmaengine_prep_dma_cyclic,FUNC_2
dmaengine_submit,FUNC_3
fsi_dma_complete,VAR_9
fsi_get_dai,FUNC_4
fsi_reg_mask_set,FUNC_5
fsi_reg_read,FUNC_6
fsi_reg_write,FUNC_7
fsi_stream_is_play,FUNC_8
snd_pcm_lib_buffer_bytes,FUNC_9
snd_pcm_lib_period_bytes,FUNC_10
fsi_dma_transfer,FUNC_11
fsi,VAR_10
io,VAR_11
dai,VAR_12
substream,VAR_13
desc,VAR_14
is_play,VAR_15
dir,VAR_16
ret,VAR_17
