// Seed: 661584328
module module_0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output uwire id_2,
    output wor   id_3
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  specify
    $setup(negedge id_9, negedge id_10, 1);
    (id_11 => id_12) = (id_1  : 1 < (1): id_4, 1  : id_5 < id_6  : id_6 ~^ 1);
    if ("") (posedge id_13 => (id_14 +: 1)) = (1'b0, 1  : 1  : id_12);
    (id_15 => id_16) = 0;
    specparam id_17 = 1'b0;
  endspecify
  module_0 modCall_1 ();
  wire id_18;
endmodule
