#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul  3 16:26:11 2022
# Process ID: 12812
# Current directory: D:/FPGA_Development/TempProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9308 D:\FPGA_Development\TempProject\TempProject.xpr
# Log file: D:/FPGA_Development/TempProject/vivado.log
# Journal file: D:/FPGA_Development/TempProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Development/TempProject/TempProject.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/ALU.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/ALU.v
update_compile_order -fileset sources_1
import_files -force -norecurse D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
launch_simulation
source alu_tb.tcl
close_sim
import_files -norecurse {D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/SRegister.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/Memory.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/Mux.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/Decoder.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/Register.v}
update_compile_order -fileset sources_1
launch_simulation
source alu_tb.tcl
close_sim
import_files -norecurse D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/processor.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source alu_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/ALU.v]
export_ip_user_files -of_objects  [get_files D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/imports/new/alu_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/imports/new/alu_tb.v
set_property is_enabled true [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/ALU.v]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sim_1/new/alu_tb.v
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/processor.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/processor.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/imports/new/alu_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/imports/new/alu_tb.v]
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source alu_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/imports/new/alu_tb.v]
file mkdir D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/reg_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/reg_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source reg_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/reg_tb.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/sreg_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/sreg_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sreg_tb.tcl
close_sim
launch_simulation
source sreg_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/sreg_tb.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mux_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mux_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source mux_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mux_tb.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mem_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mem_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mem_tb.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/dmem_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/dmem_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source dmem_tb.tcl
close_sim
launch_simulation
source dmem_tb.tcl
close_sim
launch_simulation
source dmem_tb.tcl
close_sim
launch_simulation
source dmem_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/dmem_tb.v]
