// Seed: 2771016693
module module_0 (
    output tri1 id_0
    , id_3,
    output tri1 id_1
);
  always begin
    $display(id_3, id_3);
  end
  uwire id_5;
  assign id_3 = id_5;
  reg id_6;
  always begin
    id_6 <= 1'b0;
  end
  assign id_5 = id_4;
  wire id_7;
  always_latch while (id_5) id_3 = id_4 << 1;
  supply1 id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    output tri1 id_4,
    output tri1 id_5,
    output tri1 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10
    , id_22,
    input supply0 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wor id_17,
    input tri0 id_18,
    input supply0 id_19,
    output wand id_20
);
  module_0(
      id_5, id_16
  );
  wire id_23;
endmodule
