<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/Desktop/TOMASULO/testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="11" />
   <wvobject fp_name="/testbench/fop" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">fop[1:0]</obj_property>
      <obj_property name="ObjectShortName">fop[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/futype" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">futype[1:0]</obj_property>
      <obj_property name="ObjectShortName">futype[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/rj" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rj[4:0]</obj_property>
      <obj_property name="ObjectShortName">rj[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/rk" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rk[4:0]</obj_property>
      <obj_property name="ObjectShortName">rk[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ri" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ri[4:0]</obj_property>
      <obj_property name="ObjectShortName">ri[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/issue" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">issue</obj_property>
      <obj_property name="ObjectShortName">issue</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ifacc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ifacc</obj_property>
      <obj_property name="ObjectShortName">ifacc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/ISSUEa/acc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">acc</obj_property>
      <obj_property name="ObjectShortName">acc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
