$comment
	File created using the following command:
		vcd file calculadora.msim.vcd -direction
$end
$date
	Mon Apr 08 23:01:17 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module calculadora_vlg_vec_tst $end
$var reg 3 ! chave [2:0] $end
$var reg 4 " x1 [3:0] $end
$var reg 4 # x2 [3:0] $end
$var wire 1 $ c0 $end
$var wire 1 % ctrl [1] $end
$var wire 1 & ctrl [0] $end
$var wire 1 ' saidaf [3] $end
$var wire 1 ( saidaf [2] $end
$var wire 1 ) saidaf [1] $end
$var wire 1 * saidaf [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 instanciaMaiorQue|y~0_combout $end
$var wire 1 3 instanciaMaiorQue|y~1_combout $end
$var wire 1 4 instanciaMaiorQue|y~2_combout $end
$var wire 1 5 multiplexador|gen:1:uut|saida~1_combout $end
$var wire 1 6 multiplexador|gen:1:uut|saida~2_combout $end
$var wire 1 7 multiplexador|gen:2:uut|saida~1_combout $end
$var wire 1 8 instanciaMaiorQue|y~3_combout $end
$var wire 1 9 instanciaSubtrator|gen:3:uut|S~combout $end
$var wire 1 : instanciaMenorQue|ymiss~2_combout $end
$var wire 1 ; instanciaMenorQue|ymiss~0_combout $end
$var wire 1 < instanciaMenorQue|ymiss~1_combout $end
$var wire 1 = instanciaMenorQue|ymiss~3_combout $end
$var wire 1 > multiplexador|gen:0:uut|saida~1_combout $end
$var wire 1 ? multiplexador|gen:0:uut|saida~0_combout $end
$var wire 1 @ multiplexador|gen:0:uut|saida~2_combout $end
$var wire 1 A multiplexador|gen:1:uut|saida~3_combout $end
$var wire 1 B multiplexador|gen:1:uut|saida~0_combout $end
$var wire 1 C multiplexador|gen:1:uut|saida~4_combout $end
$var wire 1 D instanciaSubtrator|gen:1:uut|c_out~0_combout $end
$var wire 1 E multiplexador|gen:2:uut|saida~0_combout $end
$var wire 1 F multiplexador|gen:2:uut|saida~2_combout $end
$var wire 1 G multiplexador|gen:2:uut|saida~3_combout $end
$var wire 1 H instanciaSomador|gen:1:uut|cout~0_combout $end
$var wire 1 I instanciaSomador|gen:3:uut|s~combout $end
$var wire 1 J multiplexador|gen:3:uut|saida~0_combout $end
$var wire 1 K multiplexador|gen:3:uut|saida~1_combout $end
$var wire 1 L multiplexador|gen:3:uut|saida~2_combout $end
$var wire 1 M x2~combout [3] $end
$var wire 1 N x2~combout [2] $end
$var wire 1 O x2~combout [1] $end
$var wire 1 P x2~combout [0] $end
$var wire 1 Q x1~combout [3] $end
$var wire 1 R x1~combout [2] $end
$var wire 1 S x1~combout [1] $end
$var wire 1 T x1~combout [0] $end
$var wire 1 U chave~combout [2] $end
$var wire 1 V chave~combout [1] $end
$var wire 1 W chave~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b10 "
b11 #
1$
0&
0%
1*
0)
1(
0'
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
19
1:
0;
0<
1=
0>
1?
1@
1A
0B
0C
1D
1E
1F
1G
1H
0I
0J
0K
0L
1P
1O
0N
0M
0T
1S
0R
0Q
0W
0V
0U
$end
#70000
b1 !
1W
0+
1K
1>
17
15
1L
16
0A
1'
1C
1)
#140000
b101 !
b100 !
0W
1U
1+
0K
1B
0>
07
05
0L
0G
0C
1L
1G
06
0'
0(
0)
1A
1'
1(
#200000
b110 !
b10 !
1V
0U
0+
0F
0B
0@
0G
0L
0*
0(
0'
#250000
b11 !
1W
1+
1K
1J
1>
17
15
1L
1@
1F
16
1G
0A
1'
1*
1C
1(
1)
#290000
b0 "
b1 #
b0 #
b1 !
b0 !
0W
0V
0P
0O
0S
0+
0J
0?
0>
07
05
1A
0H
0D
0:
0C
0K
0@
06
1C
0E
09
0=
0)
0L
0A
0F
0*
1)
0$
0C
0G
0'
0)
0(
#1000000
