{"related:kOQU0f03GaEJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"Programmable active memories: Reconfigurable systems come of age","url":"https://ieeexplore.ieee.org/abstract/document/486081/","authors":["JE Vuillemin","JE Vuillemin P Bertin","JE Vuillemin P Bertin D Roncin…"],"year":1996,"numCitations":541,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.100.6613&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=11608371077798225040&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:kOQU0f03GaEJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11608371077798225040&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596361281399},{"title":"Programmable Active Memories: the Coming of Age","url":"https://pdfs.semanticscholar.org/4e93/2d4fa1daa0d961cd6fdec3253b2108d798b6.pdf","authors":["J Vuillemin","J Vuillemin P Bertin","J Vuillemin P Bertin D Roncin…"],"year":1994,"numCitations":2,"pdf":"https://pdfs.semanticscholar.org/4e93/2d4fa1daa0d961cd6fdec3253b2108d798b6.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15962322344764742760&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:aJz7vZmPhd0J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15962322344764742760&hl=en&as_sdt=0,5","publication":"pdfs.semanticscholar.org"},{"title":"Splash 2","url":"https://dl.acm.org/doi/pdf/10.1145/140901.141896","authors":["JM Arnold","JM Arnold DA Buell","JM Arnold DA Buell EG Davis"],"year":1992,"numCitations":369,"pdf":"https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/19930016386.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5308889966079123300&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ZB_I40v3rEkJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5308889966079123300&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"Teramac-configurable custom computing","url":"https://ieeexplore.ieee.org/abstract/document/477406/","authors":["R Amerson","R Amerson RJ Carter","R Amerson RJ Carter WB Culbertson…"],"year":1995,"numCitations":194,"pdf":"http://www.ece.iastate.edu/~zambreno/classes/cpre583/2006/documents/AmeCar95A.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2777320252795340307&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:E0ZdFw4GiyYJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2777320252795340307&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Building and using a highly parallel programmable logic array","url":"https://ieeexplore.ieee.org/abstract/document/67197/","authors":["M Gokhale","M Gokhale W Holmes","M Gokhale W Holmes A Kopser","M Gokhale W Holmes A Kopser S Lucas…"],"year":1991,"numCitations":323,"pdf":"https://www.researchgate.net/profile/Ronald_Minnich/publication/2953984_Building_and_using_a_highly_parallel_programmable_logic_array/links/00463539bbecf81140000000.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7421026110287100392&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:6LmP1O3H_GYJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7421026110287100392&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Garp: A MIPS processor with a reconfigurable coprocessor","url":"https://ieeexplore.ieee.org/abstract/document/624600/","authors":["JR Hauser","JR Hauser J Wawrzynek"],"year":1997,"numCitations":1315,"pdf":"http://class.ece.iastate.edu/tyagi/cpre583/documents/garp.pdf","citationUrl":"http://scholar.google.com/scholar?cites=565011823852774864&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0OWjnkJT1wcJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=565011823852774864&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A CAD suite for high-performance FPGA design","url":"https://ieeexplore.ieee.org/abstract/document/803663/","authors":["B Hutchings","B Hutchings P Bellows","B Hutchings P Bellows J Hawkins…"],"year":1999,"numCitations":217,"pdf":"https://apps.dtic.mil/dtic/tr/fulltext/u2/a450475.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17609364855787870609&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:kdl7tQkIYfQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17609364855787870609&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"The design and implementation of a context switching FPGA","url":"https://ieeexplore.ieee.org/abstract/document/707884/","authors":["SM Scalera","SM Scalera JR Vázquez"],"year":1998,"numCitations":257,"citationUrl":"http://scholar.google.com/scholar?cites=6437936959974303473&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:8WagMY4lWFkJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6437936959974303473&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}