Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2bebfda1280d411e95867e981f099b0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RCA_4bits_behav xil_defaultlib.tb_RCA_4bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.register_logic
Compiling module xil_defaultlib.RCA_4bits
Compiling module xil_defaultlib.tb_RCA_4bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RCA_4bits_behav
