{
  "sha": "38397794c90dc92e92ca4b0a9d00005f23fe500b",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MzgzOTc3OTRjOTBkYzkyZTkyY2E0YjBhOWQwMDAwNWYyM2ZlNTAwYg==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-07-14T08:22:45Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-07-14T08:22:45Z"
    },
    "message": "x86-64: fold ILP32 test expectations\n\nVarious of the test expectations get adjusted later in this and a\nsubsequent series, so in order to avoid having to adjust more instances\nthan necessary fold respective test ILP32 expectations with their main\n64-bit counterparts where they're identical anyway.",
    "tree": {
      "sha": "37dbdf1c0130f4e3109508d83b24a381ef2a72a6",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/37dbdf1c0130f4e3109508d83b24a381ef2a72a6"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/38397794c90dc92e92ca4b0a9d00005f23fe500b",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/38397794c90dc92e92ca4b0a9d00005f23fe500b",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/38397794c90dc92e92ca4b0a9d00005f23fe500b",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/38397794c90dc92e92ca4b0a9d00005f23fe500b/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "b315b67d7a57a0fd995cce5dfec77a4b61fa23d4",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/b315b67d7a57a0fd995cce5dfec77a4b61fa23d4",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/b315b67d7a57a0fd995cce5dfec77a4b61fa23d4"
    }
  ],
  "stats": {
    "total": 7842,
    "additions": 36,
    "deletions": 7806
  },
  "files": [
    {
      "sha": "88dffa53a5a7ea09fc2bd3b347eb5b8ac9333c5d",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,3 +1,23 @@\n+2020-07-14  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* testsuite/gas/i386/ilp32/x86-64-arch-1.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-arch-2.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-avx-intel.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-avx.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-crc32-intel.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-crc32.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-gotpcrel.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-ifunc.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-reg-intel.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-reg.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-rep-suffix.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-sse4_2-intel.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-sse4_2.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-stack-intel.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-stack-suffix.d,\n+\ttestsuite/gas/i386/ilp32/x86-64-stack.d: Reference parent dir\n+\tdump expectations.\n+\n 2020-07-13  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* config/tc-i386.c (offset_in_range): Remove 32-bit sign"
    },
    {
      "sha": "891f9463e3dc9a9c84cb155b4c54ad2518ff835b",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-arch-1.d",
      "status": "modified",
      "additions": 1,
      "deletions": 13,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-arch-1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-arch-1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-arch-1.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,16 +1,4 @@\n #source: ../x86-64-arch-1.s\n #objdump: -dw\n #name: x86-64 (ILP32) arch 1\n-\n-.*:     file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <.text>:\n-[ \t]*[a-f0-9]+:\t66 0f 38 17 c1       \tptest  %xmm1,%xmm0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 09 c1 00    \troundpd \\$0x0,%xmm1,%xmm0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 08 c1 00    \troundps \\$0x0,%xmm1,%xmm0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 0b c1 00    \troundsd \\$0x0,%xmm1,%xmm0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 0a c1 00    \troundss \\$0x0,%xmm1,%xmm0\n-[ \t]*[a-f0-9]+:\t66 0f 38 41 d9       \tphminposuw %xmm1,%xmm3\n-#pass\n+#dump: ../x86-64-arch-1.d"
    },
    {
      "sha": "284cc24a68fc1983ab1f057dacfc538b39598a12",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-arch-2.d",
      "status": "modified",
      "additions": 1,
      "deletions": 38,
      "changes": 39,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-arch-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-arch-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-arch-2.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -2,41 +2,4 @@\n #as: -march=generic64+avx+vmx+smx+xsave+xsaveopt+aes+pclmul+fma+movbe+cx16+ept+clflush+syscall+rdtscp+3dnowa+sse4a+svme+abm+padlock+bmi+tbm\n #objdump: -dw\n #name: x86-64 (ILP32) arch 2\n-\n-.*:     file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <.text>:\n-[ \t]*[a-f0-9]+:\t0f 44 d8             \tcmove  %eax,%ebx\n-[ \t]*[a-f0-9]+:\t0f ae 38             \tclflush \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t0f 05                \tsyscall \n-[ \t]*[a-f0-9]+:\t0f fc dc             \tpaddb  %mm4,%mm3\n-[ \t]*[a-f0-9]+:\tf3 0f 58 dc          \taddss  %xmm4,%xmm3\n-[ \t]*[a-f0-9]+:\tf2 0f 58 dc          \taddsd  %xmm4,%xmm3\n-[ \t]*[a-f0-9]+:\t66 0f d0 dc          \taddsubpd %xmm4,%xmm3\n-[ \t]*[a-f0-9]+:\t66 0f 38 01 dc       \tphaddw %xmm4,%xmm3\n-[ \t]*[a-f0-9]+:\t66 0f 38 41 d9       \tphminposuw %xmm1,%xmm3\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 d9       \tcrc32l %ecx,%ebx\n-[ \t]*[a-f0-9]+:\tc5 fc 77             \tvzeroall \n-[ \t]*[a-f0-9]+:\t0f 01 c4             \tvmxoff \n-[ \t]*[a-f0-9]+:\t0f 37                \tgetsec \n-[ \t]*[a-f0-9]+:\t0f 01 d0             \txgetbv \n-[ \t]*[a-f0-9]+:\t0f ae 31             \txsaveopt \\(%rcx\\)\n-[ \t]*[a-f0-9]+:\t66 0f 38 dc 01       \taesenc \\(%rcx\\),%xmm0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 44 c1 08    \tpclmulqdq \\$0x8,%xmm1,%xmm0\n-[ \t]*[a-f0-9]+:\tc4 e2 79 dc 11       \tvaesenc \\(%rcx\\),%xmm0,%xmm2\n-[ \t]*[a-f0-9]+:\tc4 e3 49 44 d4 08    \tvpclmulqdq \\$0x8,%xmm4,%xmm6,%xmm2\n-[ \t]*[a-f0-9]+:\tc4 e2 c9 98 d4       \tvfmadd132pd %xmm4,%xmm6,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 38 f0 19          \tmovbe  \\(%rcx\\),%ebx\n-[ \t]*[a-f0-9]+:\t48 0f c7 0e          \tcmpxchg16b \\(%rsi\\)\n-[ \t]*[a-f0-9]+:\t66 0f 38 80 19       \tinvept \\(%rcx\\),%rbx\n-[ \t]*[a-f0-9]+:\t0f 01 f9             \trdtscp \n-[ \t]*[a-f0-9]+:\t0f 0d 0c 75 00 10 00 00 \tprefetchw 0x1000\\(,%rsi,2\\)\n-[ \t]*[a-f0-9]+:\tf2 0f 79 ca          \tinsertq %xmm2,%xmm1\n-[ \t]*[a-f0-9]+:\t0f 01 da             \tvmload \n-[ \t]*[a-f0-9]+:\tf3 0f bd d9          \tlzcnt  %ecx,%ebx\n-[ \t]*[a-f0-9]+:\t0f a7 c0             \txstore-rng \n-[ \t]*[a-f0-9]+:\tc4 e2 60 f3 c9       \tblsr   %ecx,%ebx\n-[ \t]*[a-f0-9]+:\t8f e9 60 01 c9       \tblcfill %ecx,%ebx\n-#pass\n+#dump: ../x86-64-arch-2.d"
    },
    {
      "sha": "146730330574cb82bb22e6f55685e2f3c5ae61a9",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-avx-intel.d",
      "status": "modified",
      "additions": 1,
      "deletions": 3599,
      "changes": 3600,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-avx-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-avx-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-avx-intel.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b"
    },
    {
      "sha": "09f6b584357df8304495a405fdd781caa3fa315e",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-avx.d",
      "status": "modified",
      "additions": 1,
      "deletions": 3599,
      "changes": 3600,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-avx.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-avx.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-avx.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b"
    },
    {
      "sha": "240231187f2427dbe51fd10fc21d402437f3a881",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-crc32-intel.d",
      "status": "modified",
      "additions": 1,
      "deletions": 32,
      "changes": 33,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-crc32-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-crc32-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-crc32-intel.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,35 +1,4 @@\n #source: ../x86-64-crc32.s\n #objdump: -drwMintel\n #name: x86-64 (ILP32) crc32 (Intel mode)\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <foo>:\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 06       \tcrc32  eax,BYTE PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 06    \tcrc32  rax,BYTE PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 06    \tcrc32  eax,WORD PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 06       \tcrc32  eax,DWORD PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 06    \tcrc32  rax,QWORD PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 c0       \tcrc32  eax,al\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 c0       \tcrc32  eax,al\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 c0    \tcrc32  rax,al\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 c0    \tcrc32  rax,al\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 c0    \tcrc32  eax,ax\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 c0    \tcrc32  eax,ax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 c0       \tcrc32  eax,eax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 c0       \tcrc32  eax,eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 c0    \tcrc32  rax,rax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 c0    \tcrc32  rax,rax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 06    \tcrc32  rax,BYTE PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 06       \tcrc32  eax,BYTE PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 06    \tcrc32  eax,WORD PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 06       \tcrc32  eax,DWORD PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 06    \tcrc32  rax,QWORD PTR \\[rsi\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 c0       \tcrc32  eax,al\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 c0    \tcrc32  rax,al\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 c0    \tcrc32  eax,ax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 c0       \tcrc32  eax,eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 c0    \tcrc32  rax,rax\n-#pass\n+#dump: ../x86-64-crc32-intel.d"
    },
    {
      "sha": "c2969178f80ee025f37fb10d7496f0c09a97e658",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-crc32.d",
      "status": "modified",
      "additions": 1,
      "deletions": 32,
      "changes": 33,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-crc32.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-crc32.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-crc32.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,35 +1,4 @@\n #source: ../x86-64-crc32.s\n #objdump: -dw\n #name: x86-64 (ILP32) crc32\n-\n-.*:     file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <foo>:\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 06       \tcrc32b \\(%rsi\\),%eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 06    \tcrc32b \\(%rsi\\),%rax\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 06    \tcrc32w \\(%rsi\\),%eax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 06       \tcrc32l \\(%rsi\\),%eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 06    \tcrc32q \\(%rsi\\),%rax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 c0       \tcrc32b %al,%eax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 c0       \tcrc32b %al,%eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 c0    \tcrc32b %al,%rax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 c0    \tcrc32b %al,%rax\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 c0    \tcrc32w %ax,%eax\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 c0    \tcrc32w %ax,%eax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 c0       \tcrc32l %eax,%eax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 c0       \tcrc32l %eax,%eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 c0    \tcrc32q %rax,%rax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 c0    \tcrc32q %rax,%rax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 06    \tcrc32b \\(%rsi\\),%rax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 06       \tcrc32b \\(%rsi\\),%eax\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 06    \tcrc32w \\(%rsi\\),%eax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 06       \tcrc32l \\(%rsi\\),%eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 06    \tcrc32q \\(%rsi\\),%rax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 c0       \tcrc32b %al,%eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 c0    \tcrc32b %al,%rax\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 c0    \tcrc32w %ax,%eax\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 c0       \tcrc32l %eax,%eax\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 c0    \tcrc32q %rax,%rax\n-#pass\n+#dump: ../x86-64-crc32.d"
    },
    {
      "sha": "6c50e65101c1c7619eea19e4688659ff865d82a9",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-gotpcrel.d",
      "status": "modified",
      "additions": 1,
      "deletions": 24,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-gotpcrel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-gotpcrel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-gotpcrel.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -2,27 +2,4 @@\n #as: --x32 -mrelax-relocations=yes\n #objdump: -dwr\n #name: x86-64 (ILP32) gotpcrel\n-\n-.*: +file format .*\n-\n-\n-Disassembly of section .text:\n-\n-0+ <_start>:\n-[ \t]*[a-f0-9]+:\t48 c7 c0 00 00 00 00 \tmov    \\$0x0,%rax\t3: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\t48 8b 04 25 00 00 00 00 \tmov    0x0,%rax\tb: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\t48 8b 05 00 00 00 00 \tmov    0x0\\(%rip\\),%rax        # 16 <_start\\+0x16>\t12: R_X86_64_REX_GOTPCRELX\tfoo-0x4\n-[ \t]*[a-f0-9]+:\t48 8b 81 00 00 00 00 \tmov    0x0\\(%rcx\\),%rax\t19: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\tff 15 00 00 00 00    \tcallq  \\*0x0\\(%rip\\)        # 23 <_start\\+0x23>\t1f: R_X86_64_GOTPCRELX\tfoo-0x4\n-[ \t]*[a-f0-9]+:\tff 90 00 00 00 00    \tcallq  \\*0x0\\(%rax\\)\t25: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\tff 25 00 00 00 00    \tjmpq   \\*0x0\\(%rip\\)        # 2f <_start\\+0x2f>\t2b: R_X86_64_GOTPCRELX\tfoo-0x4\n-[ \t]*[a-f0-9]+:\tff a1 00 00 00 00    \tjmpq   \\*0x0\\(%rcx\\)\t31: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\t48 c7 c0 00 00 00 00 \tmov    \\$0x0,%rax\t38: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\t48 8b 04 25 00 00 00 00 \tmov    0x0,%rax\t40: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\t48 8b 05 00 00 00 00 \tmov    0x0\\(%rip\\),%rax        # 4b <_start\\+0x4b>\t47: R_X86_64_REX_GOTPCRELX\tfoo-0x4\n-[ \t]*[a-f0-9]+:\t48 8b 81 00 00 00 00 \tmov    0x0\\(%rcx\\),%rax\t4e: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\tff 15 00 00 00 00    \tcallq  \\*0x0\\(%rip\\)        # 58 <_start\\+0x58>\t54: R_X86_64_GOTPCRELX\tfoo-0x4\n-[ \t]*[a-f0-9]+:\tff 90 00 00 00 00    \tcallq  \\*0x0\\(%rax\\)\t5a: R_X86_64_GOTPCREL\tfoo\n-[ \t]*[a-f0-9]+:\tff 25 00 00 00 00    \tjmpq   \\*0x0\\(%rip\\)        # 64 <_start\\+0x64>\t60: R_X86_64_GOTPCRELX\tfoo-0x4\n-[ \t]*[a-f0-9]+:\tff a1 00 00 00 00    \tjmpq   \\*0x0\\(%rcx\\)\t66: R_X86_64_GOTPCREL\tfoo\n-#pass\n+#dump: ../x86-64-gotpcrel.d"
    },
    {
      "sha": "e88503cfa12d8cff7fd9ead083650bdecf022e0c",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-ifunc.d",
      "status": "modified",
      "additions": 1,
      "deletions": 17,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-ifunc.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-ifunc.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-ifunc.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,20 +1,4 @@\n #source: ../ifunc.s\n #objdump: -drw\n #name: x86-64 (ILP32) ifunc\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <foo>:\n-[ \t]*[a-f0-9]+:\te9 00 00 00 00       \tjmpq   5 <ifunc>\t1: R_X86_64_PLT32\tifunc(\\+0xf+c|-0x4)\n-\n-0+5 <ifunc>:\n-[ \t]*[a-f0-9]+:\tc3                   \tretq   \n-\n-0+6 <bar>:\n-[ \t]*[a-f0-9]+:\teb 00                \tjmp    8 <normal>\n-\n-0+8 <normal>:\n-[ \t]*[a-f0-9]+:\tc3                   \tretq   \n-#pass\n+#dump: ../x86-64-ifunc.d"
    },
    {
      "sha": "dada63019e0746c72bed86e4fdcd18762482f953",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-reg-intel.d",
      "status": "modified",
      "additions": 1,
      "deletions": 51,
      "changes": 52,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-reg-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-reg-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-reg-intel.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -2,54 +2,4 @@\n #as: -J\n #objdump: -dw -Mintel\n #name: x86-64 (ILP32) reg (Intel mode)\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <_start>:\n-[ \t]*[a-f0-9]+:\t0f 71 d6 02          \tpsrlw  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 71 d2 02    \tpsrlw  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t0f 71 e6 02          \tpsraw  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 71 e2 02    \tpsraw  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t0f 71 f6 02          \tpsllw  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 71 f2 02    \tpsllw  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t0f 72 d6 02          \tpsrld  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 72 d2 02    \tpsrld  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t0f 72 e6 02          \tpsrad  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 72 e2 02    \tpsrad  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t0f 72 f6 02          \tpslld  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 72 f2 02    \tpslld  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t0f 73 d6 02          \tpsrlq  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 d2 02    \tpsrlq  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 da 02    \tpsrldq xmm10,0x2\n-[ \t]*[a-f0-9]+:\t0f 73 f6 02          \tpsllq  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 f2 02    \tpsllq  xmm10,0x2\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 fa 02    \tpslldq xmm10,0x2\n-[ \t]*[a-f0-9]+:\t40 80 c0 01[ \t]+add    al,0x1\n-[ \t]*[a-f0-9]+:\t40 80 c1 01[ \t]+add    cl,0x1\n-[ \t]*[a-f0-9]+:\t40 80 c2 01[ \t]+add    dl,0x1\n-[ \t]*[a-f0-9]+:\t40 80 c3 01[ \t]+add    bl,0x1\n-[ \t]*[a-f0-9]+:\t40 80 c4 01[ \t]+add    spl,0x1\n-[ \t]*[a-f0-9]+:\t40 80 c5 01[ \t]+add    bpl,0x1\n-[ \t]*[a-f0-9]+:\t40 80 c6 01[ \t]+add    sil,0x1\n-[ \t]*[a-f0-9]+:\t40 80 c7 01[ \t]+add    dil,0x1\n-[ \t]*[a-f0-9]+:\t0f 71 d6 02          \tpsrlw  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 71 d2 02       \tpsrlw  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t0f 71 e6 02          \tpsraw  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 71 e2 02       \tpsraw  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t0f 71 f6 02          \tpsllw  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 71 f2 02       \tpsllw  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t0f 72 d6 02          \tpsrld  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 72 d2 02       \tpsrld  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t0f 72 e6 02          \tpsrad  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 72 e2 02       \tpsrad  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t0f 72 f6 02          \tpslld  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 72 f2 02       \tpslld  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t0f 73 d6 02          \tpsrlq  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 73 d2 02       \tpsrlq  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 73 da 02       \tpsrldq xmm2,0x2\n-[ \t]*[a-f0-9]+:\t0f 73 f6 02          \tpsllq  mm6,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 73 f2 02       \tpsllq  xmm2,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 73 fa 02       \tpslldq xmm2,0x2\n-#pass\n+#dump: ../x86-64-reg-intel.d"
    },
    {
      "sha": "6f716f3d5a87606c4e11937909393bf0be2f1e64",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-reg.d",
      "status": "modified",
      "additions": 1,
      "deletions": 51,
      "changes": 52,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-reg.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-reg.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-reg.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -2,54 +2,4 @@\n #as: -J\n #objdump: -dw\n #name: x86-64 (ILP32) reg\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <_start>:\n-[ \t]*[a-f0-9]+:\t0f 71 d6 02          \tpsrlw  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 71 d2 02    \tpsrlw  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t0f 71 e6 02          \tpsraw  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 71 e2 02    \tpsraw  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t0f 71 f6 02          \tpsllw  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 71 f2 02    \tpsllw  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t0f 72 d6 02          \tpsrld  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 72 d2 02    \tpsrld  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t0f 72 e6 02          \tpsrad  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 72 e2 02    \tpsrad  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t0f 72 f6 02          \tpslld  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 72 f2 02    \tpslld  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t0f 73 d6 02          \tpsrlq  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 d2 02    \tpsrlq  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 da 02    \tpsrldq \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t0f 73 f6 02          \tpsllq  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 f2 02    \tpsllq  \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t66 41 0f 73 fa 02    \tpslldq \\$0x2,%xmm10\n-[ \t]*[a-f0-9]+:\t40 80 c0 01[ \t]+add    \\$0x1,%al\n-[ \t]*[a-f0-9]+:\t40 80 c1 01[ \t]+add    \\$0x1,%cl\n-[ \t]*[a-f0-9]+:\t40 80 c2 01[ \t]+add    \\$0x1,%dl\n-[ \t]*[a-f0-9]+:\t40 80 c3 01[ \t]+add    \\$0x1,%bl\n-[ \t]*[a-f0-9]+:\t40 80 c4 01[ \t]+add    \\$0x1,%spl\n-[ \t]*[a-f0-9]+:\t40 80 c5 01[ \t]+add    \\$0x1,%bpl\n-[ \t]*[a-f0-9]+:\t40 80 c6 01[ \t]+add    \\$0x1,%sil\n-[ \t]*[a-f0-9]+:\t40 80 c7 01[ \t]+add    \\$0x1,%dil\n-[ \t]*[a-f0-9]+:\t0f 71 d6 02          \tpsrlw  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 71 d2 02       \tpsrlw  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 71 e6 02          \tpsraw  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 71 e2 02       \tpsraw  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 71 f6 02          \tpsllw  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 71 f2 02       \tpsllw  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 72 d6 02          \tpsrld  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 72 d2 02       \tpsrld  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 72 e6 02          \tpsrad  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 72 e2 02       \tpsrad  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 72 f6 02          \tpslld  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 72 f2 02       \tpslld  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 73 d6 02          \tpsrlq  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 73 d2 02       \tpsrlq  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t66 0f 73 da 02       \tpsrldq \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t0f 73 f6 02          \tpsllq  \\$0x2,%mm6\n-[ \t]*[a-f0-9]+:\t66 0f 73 f2 02       \tpsllq  \\$0x2,%xmm2\n-[ \t]*[a-f0-9]+:\t66 0f 73 fa 02       \tpslldq \\$0x2,%xmm2\n-#pass\n+#dump: ../x86-64-reg.d"
    },
    {
      "sha": "78c139ba06a8cefa1f230c1a1b64af4f85404246",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-rep-suffix.d",
      "status": "modified",
      "additions": 1,
      "deletions": 19,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-rep-suffix.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-rep-suffix.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-rep-suffix.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,22 +1,4 @@\n #source: ../x86-64-rep-suffix.s\n #objdump: -dwMsuffix\n #name: x86-64 (ILP32) rep prefix (with suffixes)\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+000 <_start>:\n-   0:\tf3 ac[ \t]+rep lodsb %ds:\\(%rsi\\),%al\n-   2:\tf3 aa[ \t]+rep stosb %al,%es:\\(%rdi\\)\n-   4:\t66 f3 ad[ \t]+rep lodsw %ds:\\(%rsi\\),%ax\n-   7:\t66 f3 ab[ \t]+rep stosw %ax,%es:\\(%rdi\\)\n-   a:\tf3 ad[ \t]+rep lodsl %ds:\\(%rsi\\),%eax\n-   c:\tf3 ab[ \t]+rep stosl %eax,%es:\\(%rdi\\)\n-   e:\tf3 48 ad[ \t]+rep lodsq %ds:\\(%rsi\\),%rax\n-  11:\tf3 48 ab[ \t]+rep stosq %rax,%es:\\(%rdi\\)\n-  14:\tf3 0f bc c1[\t ]+tzcntl %ecx,%eax\n-  18:\tf3 0f bd c1[\t ]+lzcntl %ecx,%eax\n-  1c:\tf3 c3[\t ]+repz retq\\s*\n-  1e:\tf3 90[\t ]+pause\\s*\n-#pass\n+#dump: ../x86-64-rep-suffix.d"
    },
    {
      "sha": "1ab519095a980fb39bee6911984f1879517aa251",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-sse4_2-intel.d",
      "status": "modified",
      "additions": 1,
      "deletions": 83,
      "changes": 84,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-sse4_2-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-sse4_2-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-sse4_2-intel.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,86 +1,4 @@\n #source: ../x86-64-sse4_2.s\n #objdump: -dwMintel\n #name: x86-64 (ILP32) SSE4.2 (Intel disassembly)\n-\n-.*:     file format .*\n-\n-Disassembly of section .text:\n-\n-0+000 <foo>:\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 d9       \tcrc32  ebx,cl\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 d9    \tcrc32  rbx,cl\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 d9    \tcrc32  ebx,cx\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 d9       \tcrc32  ebx,ecx\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 d9    \tcrc32  rbx,rcx\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 19       \tcrc32  ebx,BYTE PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 19    \tcrc32  ebx,WORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 19       \tcrc32  ebx,DWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 19    \tcrc32  rbx,QWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 d9       \tcrc32  ebx,cl\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 d9    \tcrc32  rbx,cl\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 d9    \tcrc32  ebx,cx\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 d9       \tcrc32  ebx,ecx\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 d9    \tcrc32  rbx,rcx\n-[ \t]*[a-f0-9]+:\t66 0f 38 37 01       \tpcmpgtq xmm0,XMMWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 0f 38 37 c1       \tpcmpgtq xmm0,xmm1\n-[ \t]*[a-f0-9]+:\t66 0f 3a 61 01 00    \tpcmpestri xmm0,XMMWORD PTR \\[rcx\\],0x0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 61 c1 00    \tpcmpestri xmm0,xmm1,0x0\n-[ \t]*[a-f0-9]+:\t66 48 0f 3a 61 01 00 \trex\\.W pcmpestri xmm0,XMMWORD PTR \\[rcx\\],0x0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 61 c1 00    \tpcmpestri xmm0,xmm1,0x0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 60 01 01    \tpcmpestrm xmm0,XMMWORD PTR \\[rcx\\],0x1\n-[ \t]*[a-f0-9]+:\t66 0f 3a 60 c1 01    \tpcmpestrm xmm0,xmm1,0x1\n-[ \t]*[a-f0-9]+:\t66 48 0f 3a 60 01 01 \trex\\.W pcmpestrm xmm0,XMMWORD PTR \\[rcx\\],0x1\n-[ \t]*[a-f0-9]+:\t66 0f 3a 60 c1 01    \tpcmpestrm xmm0,xmm1,0x1\n-[ \t]*[a-f0-9]+:\t66 0f 3a 63 01 02    \tpcmpistri xmm0,XMMWORD PTR \\[rcx\\],0x2\n-[ \t]*[a-f0-9]+:\t66 0f 3a 63 c1 02    \tpcmpistri xmm0,xmm1,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 3a 62 01 03    \tpcmpistrm xmm0,XMMWORD PTR \\[rcx\\],0x3\n-[ \t]*[a-f0-9]+:\t66 0f 3a 62 c1 03    \tpcmpistrm xmm0,xmm1,0x3\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 19       \tpopcnt bx,WORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 0f b8 19          \tpopcnt ebx,DWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 19       \tpopcnt rbx,QWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 19       \tpopcnt bx,WORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 0f b8 19          \tpopcnt ebx,DWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 19       \tpopcnt rbx,QWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 d9       \tpopcnt bx,cx\n-[ \t]*[a-f0-9]+:\tf3 0f b8 d9          \tpopcnt ebx,ecx\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 d9       \tpopcnt rbx,rcx\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 d9       \tpopcnt bx,cx\n-[ \t]*[a-f0-9]+:\tf3 0f b8 d9          \tpopcnt ebx,ecx\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 d9       \tpopcnt rbx,rcx\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 d9       \tcrc32  ebx,cl\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 d9    \tcrc32  rbx,cl\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 d9    \tcrc32  ebx,cx\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 d9       \tcrc32  ebx,ecx\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 d9    \tcrc32  rbx,rcx\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 19       \tcrc32  ebx,BYTE PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 19    \tcrc32  ebx,WORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 19       \tcrc32  ebx,DWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 19    \tcrc32  rbx,QWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f0 d9       \tcrc32  ebx,cl\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f0 d9    \tcrc32  rbx,cl\n-[ \t]*[a-f0-9]+:\t66 f2 0f 38 f1 d9    \tcrc32  ebx,cx\n-[ \t]*[a-f0-9]+:\tf2 0f 38 f1 d9       \tcrc32  ebx,ecx\n-[ \t]*[a-f0-9]+:\tf2 48 0f 38 f1 d9    \tcrc32  rbx,rcx\n-[ \t]*[a-f0-9]+:\t66 0f 38 37 01       \tpcmpgtq xmm0,XMMWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 0f 38 37 c1       \tpcmpgtq xmm0,xmm1\n-[ \t]*[a-f0-9]+:\t66 0f 3a 61 01 00    \tpcmpestri xmm0,XMMWORD PTR \\[rcx\\],0x0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 61 c1 00    \tpcmpestri xmm0,xmm1,0x0\n-[ \t]*[a-f0-9]+:\t66 0f 3a 60 01 01    \tpcmpestrm xmm0,XMMWORD PTR \\[rcx\\],0x1\n-[ \t]*[a-f0-9]+:\t66 0f 3a 60 c1 01    \tpcmpestrm xmm0,xmm1,0x1\n-[ \t]*[a-f0-9]+:\t66 0f 3a 63 01 02    \tpcmpistri xmm0,XMMWORD PTR \\[rcx\\],0x2\n-[ \t]*[a-f0-9]+:\t66 0f 3a 63 c1 02    \tpcmpistri xmm0,xmm1,0x2\n-[ \t]*[a-f0-9]+:\t66 0f 3a 62 01 03    \tpcmpistrm xmm0,XMMWORD PTR \\[rcx\\],0x3\n-[ \t]*[a-f0-9]+:\t66 0f 3a 62 c1 03    \tpcmpistrm xmm0,xmm1,0x3\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 19       \tpopcnt bx,WORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 0f b8 19          \tpopcnt ebx,DWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 19       \tpopcnt rbx,QWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 19       \tpopcnt bx,WORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 0f b8 19          \tpopcnt ebx,DWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 19       \tpopcnt rbx,QWORD PTR \\[rcx\\]\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 d9       \tpopcnt bx,cx\n-[ \t]*[a-f0-9]+:\tf3 0f b8 d9          \tpopcnt ebx,ecx\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 d9       \tpopcnt rbx,rcx\n-[ \t]*[a-f0-9]+:\t66 f3 0f b8 d9       \tpopcnt bx,cx\n-[ \t]*[a-f0-9]+:\tf3 0f b8 d9          \tpopcnt ebx,ecx\n-[ \t]*[a-f0-9]+:\tf3 48 0f b8 d9       \tpopcnt rbx,rcx\n-#pass\n+#dump: ../x86-64-sse4_2-intel.d"
    },
    {
      "sha": "db9e981cfdbb503e29810049d715ef9a4e99c79b",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-sse4_2.d",
      "status": "modified",
      "additions": 1,
      "deletions": 47,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-sse4_2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-sse4_2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-sse4_2.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,50 +1,4 @@\n #source: ../x86-64-sse4_2.s\n #objdump: -dw\n #name: x86-64 (ILP32) SSE4.2\n-\n-.*:     file format .*\n-\n-Disassembly of section .text:\n-\n-0+000 <foo>:\n-[ \t]*[0-9a-f]+:\tf2 0f 38 f0 d9       \tcrc32b %cl,%ebx\n-[ \t]*[0-9a-f]+:\tf2 48 0f 38 f0 d9    \tcrc32b %cl,%rbx\n-[ \t]*[0-9a-f]+:\t66 f2 0f 38 f1 d9    \tcrc32w %cx,%ebx\n-[ \t]*[0-9a-f]+:\tf2 0f 38 f1 d9       \tcrc32l %ecx,%ebx\n-[ \t]*[0-9a-f]+:\tf2 48 0f 38 f1 d9    \tcrc32q %rcx,%rbx\n-[ \t]*[0-9a-f]+:\tf2 0f 38 f0 19       \tcrc32b \\(%rcx\\),%ebx\n-[ \t]*[0-9a-f]+:\t66 f2 0f 38 f1 19    \tcrc32w \\(%rcx\\),%ebx\n-[ \t]*[0-9a-f]+:\tf2 0f 38 f1 19       \tcrc32l \\(%rcx\\),%ebx\n-[ \t]*[0-9a-f]+:\tf2 48 0f 38 f1 19    \tcrc32q \\(%rcx\\),%rbx\n-[ \t]*[0-9a-f]+:\tf2 0f 38 f0 d9       \tcrc32b %cl,%ebx\n-[ \t]*[0-9a-f]+:\tf2 48 0f 38 f0 d9    \tcrc32b %cl,%rbx\n-[ \t]*[0-9a-f]+:\t66 f2 0f 38 f1 d9    \tcrc32w %cx,%ebx\n-[ \t]*[0-9a-f]+:\tf2 0f 38 f1 d9       \tcrc32l %ecx,%ebx\n-[ \t]*[0-9a-f]+:\tf2 48 0f 38 f1 d9    \tcrc32q %rcx,%rbx\n-[ \t]*[0-9a-f]+:\t66 0f 38 37 01       \tpcmpgtq \\(%rcx\\),%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 38 37 c1       \tpcmpgtq %xmm1,%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 61 01 00    \tpcmpestril? \\$0x0,\\(%rcx\\),%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 61 c1 00    \tpcmpestril? \\$0x0,%xmm1,%xmm0\n-[ \t]*[0-9a-f]+:\t66 48 0f 3a 61 01 00 \tpcmpestriq \\$0x0,\\(%rcx\\),%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 61 c1 00    \tpcmpestril? \\$0x0,%xmm1,%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 60 01 01    \tpcmpestrml? \\$0x1,\\(%rcx\\),%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 60 c1 01    \tpcmpestrml? \\$0x1,%xmm1,%xmm0\n-[ \t]*[0-9a-f]+:\t66 48 0f 3a 60 01 01 \tpcmpestrmq \\$0x1,\\(%rcx\\),%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 60 c1 01    \tpcmpestrml? \\$0x1,%xmm1,%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 63 01 02    \tpcmpistri \\$0x2,\\(%rcx\\),%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 63 c1 02    \tpcmpistri \\$0x2,%xmm1,%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 62 01 03    \tpcmpistrm \\$0x3,\\(%rcx\\),%xmm0\n-[ \t]*[0-9a-f]+:\t66 0f 3a 62 c1 03    \tpcmpistrm \\$0x3,%xmm1,%xmm0\n-[ \t]*[0-9a-f]+:\t66 f3 0f b8 19       \tpopcnt \\(%rcx\\),%bx\n-[ \t]*[0-9a-f]+:\tf3 0f b8 19          \tpopcnt \\(%rcx\\),%ebx\n-[ \t]*[0-9a-f]+:\tf3 48 0f b8 19       \tpopcnt \\(%rcx\\),%rbx\n-[ \t]*[0-9a-f]+:\t66 f3 0f b8 19       \tpopcnt \\(%rcx\\),%bx\n-[ \t]*[0-9a-f]+:\tf3 0f b8 19          \tpopcnt \\(%rcx\\),%ebx\n-[ \t]*[0-9a-f]+:\tf3 48 0f b8 19       \tpopcnt \\(%rcx\\),%rbx\n-[ \t]*[0-9a-f]+:\t66 f3 0f b8 d9       \tpopcnt %cx,%bx\n-[ \t]*[0-9a-f]+:\tf3 0f b8 d9          \tpopcnt %ecx,%ebx\n-[ \t]*[0-9a-f]+:\tf3 48 0f b8 d9       \tpopcnt %rcx,%rbx\n-[ \t]*[0-9a-f]+:\t66 f3 0f b8 d9       \tpopcnt %cx,%bx\n-[ \t]*[0-9a-f]+:\tf3 0f b8 d9          \tpopcnt %ecx,%ebx\n-[ \t]*[0-9a-f]+:\tf3 48 0f b8 d9       \tpopcnt %rcx,%rbx\n-#pass\n+#dump: ../x86-64-sse4_2.d"
    },
    {
      "sha": "89b29be5bb3d21b6237bf313c739594dd22d0779",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-stack-intel.d",
      "status": "modified",
      "additions": 1,
      "deletions": 67,
      "changes": 68,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-stack-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-stack-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-stack-intel.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,70 +1,4 @@\n #source: ../x86-64-stack.s\n #objdump: -dwMintel\n #name: x86-64 (ILP32) stack-related opcodes (Intel mode)\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <_start>:\n-[ \t]*[a-f0-9]+:\t50                   \tpush   rax\n-[ \t]*[a-f0-9]+:\t66 50                \tpush   ax\n-[ \t]*[a-f0-9]+:\t48 50                \trex.W push rax\n-[ \t]*[a-f0-9]+:\t66 48 50             \tdata16 rex.W push rax\n-[ \t]*[a-f0-9]+:\t58                   \tpop    rax\n-[ \t]*[a-f0-9]+:\t66 58                \tpop    ax\n-[ \t]*[a-f0-9]+:\t48 58                \trex.W pop rax\n-[ \t]*[a-f0-9]+:\t66 48 58             \tdata16 rex.W pop rax\n-[ \t]*[a-f0-9]+:\t8f c0                \tpop    rax\n-[ \t]*[a-f0-9]+:\t66 8f c0             \tpop    ax\n-[ \t]*[a-f0-9]+:\t48 8f c0             \trex.W pop rax\n-[ \t]*[a-f0-9]+:\t66 48 8f c0          \tdata16 rex.W pop rax\n-[ \t]*[a-f0-9]+:\t8f 00                \tpop    QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 8f 00             \tpop    WORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t48 8f 00             \trex.W pop QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 48 8f 00          \tdata16 rex.W pop QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\tff d0                \tcall   rax\n-[ \t]*[a-f0-9]+:\t66 ff d0             \tcall   ax\n-[ \t]*[a-f0-9]+:\t48 ff d0             \trex.W call rax\n-[ \t]*[a-f0-9]+:\t66 48 ff d0          \tdata16 rex.W call rax\n-[ \t]*[a-f0-9]+:\tff 10                \tcall   QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 ff 10             \tcall   WORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t48 ff 10             \trex.W call QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 48 ff 10          \tdata16 rex.W call QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\tff e0                \tjmp    rax\n-[ \t]*[a-f0-9]+:\t66 ff e0             \tjmp    ax\n-[ \t]*[a-f0-9]+:\t48 ff e0             \trex.W jmp rax\n-[ \t]*[a-f0-9]+:\t66 48 ff e0          \tdata16 rex.W jmp rax\n-[ \t]*[a-f0-9]+:\tff 20                \tjmp    QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 ff 20             \tjmp    WORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t48 ff 20             \trex.W jmp QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 48 ff 20          \tdata16 rex.W jmp QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\tff f0                \tpush   rax\n-[ \t]*[a-f0-9]+:\t66 ff f0             \tpush   ax\n-[ \t]*[a-f0-9]+:\t48 ff f0             \trex.W push rax\n-[ \t]*[a-f0-9]+:\t66 48 ff f0          \tdata16 rex.W push rax\n-[ \t]*[a-f0-9]+:\tff 30                \tpush   QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 ff 30             \tpush   WORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t48 ff 30             \trex.W push QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t66 48 ff 30          \tdata16 rex.W push QWORD PTR \\[rax\\]\n-[ \t]*[a-f0-9]+:\t6a ff                \tpush   0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t66 6a ff             \tpushw  0xffff\n-[ \t]*[a-f0-9]+:\t48 6a ff             \trex.W push 0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t66 48 6a ff          \tdata16 rex.W push 0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t68 01 02 03 04       \tpush   0x4030201\n-[ \t]*[a-f0-9]+:\t66 68 01 02          \tpushw  0x201\n-[ \t]*[a-f0-9]+:\t03 04 48             \tadd    eax,DWORD PTR \\[rax\\+rcx\\*2\\]\n-[ \t]*[a-f0-9]+:\t68 01 02 03 04       \tpush   0x4030201\n-[ \t]*[a-f0-9]+:\t66 48 68 01 02 03 04 \tdata16 rex.W push 0x4030201\n-[ \t]*[a-f0-9]+:\t0f a8                \tpush   gs\n-[ \t]*[a-f0-9]+:\t66 0f a8             \tpushw  gs\n-[ \t]*[a-f0-9]+:\t48 0f a8             \trex.W push gs\n-[ \t]*[a-f0-9]+:\t66 48 0f a8          \tdata16 rex.W push gs\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B push gs\n-[ \t]*[a-f0-9]+:\t66 41 0f a8          \trex.B pushw gs\n-[ \t]*[a-f0-9]+:\t48                   \trex.W\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B push gs\n-[ \t]*[a-f0-9]+:\t66 48                \tdata16 rex.W\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B push gs\n-[ \t]*[a-f0-9]+:\t90                   \tnop\n-#pass\n+#dump: ../x86-64-stack-intel.d"
    },
    {
      "sha": "94c02c3f65516edf3ecc3234daec58c452c32ee0",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-stack-suffix.d",
      "status": "modified",
      "additions": 1,
      "deletions": 67,
      "changes": 68,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-stack-suffix.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-stack-suffix.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-stack-suffix.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,70 +1,4 @@\n #source: ../x86-64-stack.s\n #objdump: -dwMsuffix\n #name: x86-64 (ILP32) stack-related opcodes (with suffixes)\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <_start>:\n-[ \t]*[a-f0-9]+:\t50                   \tpushq  %rax\n-[ \t]*[a-f0-9]+:\t66 50                \tpushw  %ax\n-[ \t]*[a-f0-9]+:\t48 50                \trex.W pushq %rax\n-[ \t]*[a-f0-9]+:\t66 48 50             \tdata16 rex.W pushq %rax\n-[ \t]*[a-f0-9]+:\t58                   \tpopq   %rax\n-[ \t]*[a-f0-9]+:\t66 58                \tpopw   %ax\n-[ \t]*[a-f0-9]+:\t48 58                \trex.W popq %rax\n-[ \t]*[a-f0-9]+:\t66 48 58             \tdata16 rex.W popq %rax\n-[ \t]*[a-f0-9]+:\t8f c0                \tpopq   %rax\n-[ \t]*[a-f0-9]+:\t66 8f c0             \tpopw   %ax\n-[ \t]*[a-f0-9]+:\t48 8f c0             \trex.W popq %rax\n-[ \t]*[a-f0-9]+:\t66 48 8f c0          \tdata16 rex.W popq %rax\n-[ \t]*[a-f0-9]+:\t8f 00                \tpopq   \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 8f 00             \tpopw   \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 8f 00             \trex.W popq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 8f 00          \tdata16 rex.W popq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\tff d0                \tcallq  \\*%rax\n-[ \t]*[a-f0-9]+:\t66 ff d0             \tcallw  \\*%ax\n-[ \t]*[a-f0-9]+:\t48 ff d0             \trex.W callq \\*%rax\n-[ \t]*[a-f0-9]+:\t66 48 ff d0          \tdata16 rex.W callq \\*%rax\n-[ \t]*[a-f0-9]+:\tff 10                \tcallq  \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 ff 10             \tcallw  \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 ff 10             \trex.W callq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 ff 10          \tdata16 rex.W callq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\tff e0                \tjmpq   \\*%rax\n-[ \t]*[a-f0-9]+:\t66 ff e0             \tjmpw   \\*%ax\n-[ \t]*[a-f0-9]+:\t48 ff e0             \trex.W jmpq \\*%rax\n-[ \t]*[a-f0-9]+:\t66 48 ff e0          \tdata16 rex.W jmpq \\*%rax\n-[ \t]*[a-f0-9]+:\tff 20                \tjmpq   \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 ff 20             \tjmpw   \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 ff 20             \trex.W jmpq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 ff 20          \tdata16 rex.W jmpq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\tff f0                \tpushq  %rax\n-[ \t]*[a-f0-9]+:\t66 ff f0             \tpushw  %ax\n-[ \t]*[a-f0-9]+:\t48 ff f0             \trex.W pushq %rax\n-[ \t]*[a-f0-9]+:\t66 48 ff f0          \tdata16 rex.W pushq %rax\n-[ \t]*[a-f0-9]+:\tff 30                \tpushq  \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 ff 30             \tpushw  \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 ff 30             \trex.W pushq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 ff 30          \tdata16 rex.W pushq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t6a ff                \tpushq  \\$0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t66 6a ff             \tpushw  \\$0xffff\n-[ \t]*[a-f0-9]+:\t48 6a ff             \trex.W pushq \\$0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t66 48 6a ff          \tdata16 rex.W pushq \\$0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t68 01 02 03 04       \tpushq  \\$0x4030201\n-[ \t]*[a-f0-9]+:\t66 68 01 02          \tpushw  \\$0x201\n-[ \t]*[a-f0-9]+:\t03 04 48             \taddl   \\(%rax,%rcx,2\\),%eax\n-[ \t]*[a-f0-9]+:\t68 01 02 03 04       \tpushq  \\$0x4030201\n-[ \t]*[a-f0-9]+:\t66 48 68 01 02 03 04 \tdata16 rex.W pushq \\$0x4030201\n-[ \t]*[a-f0-9]+:\t0f a8                \tpushq  %gs\n-[ \t]*[a-f0-9]+:\t66 0f a8             \tpushw  %gs\n-[ \t]*[a-f0-9]+:\t48 0f a8             \trex.W pushq %gs\n-[ \t]*[a-f0-9]+:\t66 48 0f a8          \tdata16 rex.W pushq %gs\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B pushq %gs\n-[ \t]*[a-f0-9]+:\t66 41 0f a8          \trex.B pushw %gs\n-[ \t]*[a-f0-9]+:\t48                   \trex.W\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B pushq %gs\n-[ \t]*[a-f0-9]+:\t66 48                \tdata16 rex.W\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B pushq %gs\n-[ \t]*[a-f0-9]+:\t90                   \tnop\n-#pass\n+#dump: ../x86-64-stack-suffix.d"
    },
    {
      "sha": "285d2fe48d491eae9b9ef08104283ca11a01fb9f",
      "filename": "gas/testsuite/gas/i386/ilp32/x86-64-stack.d",
      "status": "modified",
      "additions": 1,
      "deletions": 67,
      "changes": 68,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-stack.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/38397794c90dc92e92ca4b0a9d00005f23fe500b/gas/testsuite/gas/i386/ilp32/x86-64-stack.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/ilp32/x86-64-stack.d?ref=38397794c90dc92e92ca4b0a9d00005f23fe500b",
      "patch": "@@ -1,70 +1,4 @@\n #source: ../x86-64-stack.s\n #objdump: -dw\n #name: x86-64 (ILP32) stack-related opcodes\n-\n-.*: +file format .*\n-\n-Disassembly of section .text:\n-\n-0+ <_start>:\n-[ \t]*[a-f0-9]+:\t50                   \tpush   %rax\n-[ \t]*[a-f0-9]+:\t66 50                \tpush   %ax\n-[ \t]*[a-f0-9]+:\t48 50                \trex.W push %rax\n-[ \t]*[a-f0-9]+:\t66 48 50             \tdata16 rex.W push %rax\n-[ \t]*[a-f0-9]+:\t58                   \tpop    %rax\n-[ \t]*[a-f0-9]+:\t66 58                \tpop    %ax\n-[ \t]*[a-f0-9]+:\t48 58                \trex.W pop %rax\n-[ \t]*[a-f0-9]+:\t66 48 58             \tdata16 rex.W pop %rax\n-[ \t]*[a-f0-9]+:\t8f c0                \tpop    %rax\n-[ \t]*[a-f0-9]+:\t66 8f c0             \tpop    %ax\n-[ \t]*[a-f0-9]+:\t48 8f c0             \trex.W pop %rax\n-[ \t]*[a-f0-9]+:\t66 48 8f c0          \tdata16 rex.W pop %rax\n-[ \t]*[a-f0-9]+:\t8f 00                \tpopq   \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 8f 00             \tpopw   \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 8f 00             \trex.W popq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 8f 00          \tdata16 rex.W popq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\tff d0                \tcallq  \\*%rax\n-[ \t]*[a-f0-9]+:\t66 ff d0             \tcallw  \\*%ax\n-[ \t]*[a-f0-9]+:\t48 ff d0             \trex.W callq \\*%rax\n-[ \t]*[a-f0-9]+:\t66 48 ff d0          \tdata16 rex.W callq \\*%rax\n-[ \t]*[a-f0-9]+:\tff 10                \tcallq  \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 ff 10             \tcallw  \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 ff 10             \trex.W callq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 ff 10          \tdata16 rex.W callq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\tff e0                \tjmpq   \\*%rax\n-[ \t]*[a-f0-9]+:\t66 ff e0             \tjmpw   \\*%ax\n-[ \t]*[a-f0-9]+:\t48 ff e0             \trex.W jmpq \\*%rax\n-[ \t]*[a-f0-9]+:\t66 48 ff e0          \tdata16 rex.W jmpq \\*%rax\n-[ \t]*[a-f0-9]+:\tff 20                \tjmpq   \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 ff 20             \tjmpw   \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 ff 20             \trex.W jmpq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 ff 20          \tdata16 rex.W jmpq \\*\\(%rax\\)\n-[ \t]*[a-f0-9]+:\tff f0                \tpush   %rax\n-[ \t]*[a-f0-9]+:\t66 ff f0             \tpush   %ax\n-[ \t]*[a-f0-9]+:\t48 ff f0             \trex.W push %rax\n-[ \t]*[a-f0-9]+:\t66 48 ff f0          \tdata16 rex.W push %rax\n-[ \t]*[a-f0-9]+:\tff 30                \tpushq  \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 ff 30             \tpushw  \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t48 ff 30             \trex.W pushq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t66 48 ff 30          \tdata16 rex.W pushq \\(%rax\\)\n-[ \t]*[a-f0-9]+:\t6a ff                \tpushq  \\$0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t66 6a ff             \tpushw  \\$0xffff\n-[ \t]*[a-f0-9]+:\t48 6a ff             \trex.W pushq \\$0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t66 48 6a ff          \tdata16 rex.W pushq \\$0xffffffffffffffff\n-[ \t]*[a-f0-9]+:\t68 01 02 03 04       \tpushq  \\$0x4030201\n-[ \t]*[a-f0-9]+:\t66 68 01 02          \tpushw  \\$0x201\n-[ \t]*[a-f0-9]+:\t03 04 48             \tadd    \\(%rax,%rcx,2\\),%eax\n-[ \t]*[a-f0-9]+:\t68 01 02 03 04       \tpushq  \\$0x4030201\n-[ \t]*[a-f0-9]+:\t66 48 68 01 02 03 04 \tdata16 rex.W pushq \\$0x4030201\n-[ \t]*[a-f0-9]+:\t0f a8                \tpushq  %gs\n-[ \t]*[a-f0-9]+:\t66 0f a8             \tpushw  %gs\n-[ \t]*[a-f0-9]+:\t48 0f a8             \trex.W pushq %gs\n-[ \t]*[a-f0-9]+:\t66 48 0f a8          \tdata16 rex.W pushq %gs\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B pushq %gs\n-[ \t]*[a-f0-9]+:\t66 41 0f a8          \trex.B pushw %gs\n-[ \t]*[a-f0-9]+:\t48                   \trex.W\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B pushq %gs\n-[ \t]*[a-f0-9]+:\t66 48                \tdata16 rex.W\n-[ \t]*[a-f0-9]+:\t41 0f a8             \trex.B pushq %gs\n-[ \t]*[a-f0-9]+:\t90                   \tnop\n-#pass\n+#dump: ../x86-64-stack.d"
    }
  ]
}