{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709171508019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709171508020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 18:51:47 2024 " "Processing started: Wed Feb 28 18:51:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709171508020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709171508020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_mealy -c fsm_mealy " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_mealy -c fsm_mealy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709171508020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709171508340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709171508340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pknad/documents/eee333_verilog/homework_6/homework_6.sv 6 6 " "Found 6 design units, including 6 entities, in source file /users/pknad/documents/eee333_verilog/homework_6/homework_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_41 " "Found entity 1: mux_41" {  } { { "../../homework_6.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709171514368 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_reg " "Found entity 2: D_reg" {  } { { "../../homework_6.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709171514368 ""} { "Info" "ISGN_ENTITY_NAME" "3 fsm_moore " "Found entity 3: fsm_moore" {  } { { "../../homework_6.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709171514368 ""} { "Info" "ISGN_ENTITY_NAME" "4 fsm_moore_tb " "Found entity 4: fsm_moore_tb" {  } { { "../../homework_6.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709171514368 ""} { "Info" "ISGN_ENTITY_NAME" "5 fsm_mealy " "Found entity 5: fsm_mealy" {  } { { "../../homework_6.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709171514368 ""} { "Info" "ISGN_ENTITY_NAME" "6 fsm_mealy_tb " "Found entity 6: fsm_mealy_tb" {  } { { "../../homework_6.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709171514368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709171514368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_mealy " "Elaborating entity \"fsm_mealy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709171514396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_reg D_reg:D1 " "Elaborating entity \"D_reg\" for hierarchy \"D_reg:D1\"" {  } { { "../../homework_6.sv" "D1" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709171514416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_41 mux_41:M1 " "Elaborating entity \"mux_41\" for hierarchy \"mux_41:M1\"" {  } { { "../../homework_6.sv" "M1" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_6/homework_6.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709171514421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709171514795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709171515156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709171515156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709171515200 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709171515200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709171515200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709171515200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709171515209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 18:51:55 2024 " "Processing ended: Wed Feb 28 18:51:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709171515209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709171515209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709171515209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709171515209 ""}
