// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_aggregate_coef (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        a_strm_dout,
        a_strm_empty_n,
        a_strm_read,
        a_strm_num_data_valid,
        a_strm_fifo_cap,
        ch2_strm_dout,
        ch2_strm_empty_n,
        ch2_strm_read,
        ch2_strm_num_data_valid,
        ch2_strm_fifo_cap,
        a0_tilde,
        a0_tilde_ap_vld,
        a1_tilde,
        a1_tilde_ap_vld,
        proof_strm_TDATA,
        proof_strm_TVALID,
        proof_strm_TREADY
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_pp0_stage1 = 8'd4;
parameter    ap_ST_fsm_pp0_stage2 = 8'd8;
parameter    ap_ST_fsm_pp0_stage3 = 8'd16;
parameter    ap_ST_fsm_pp0_stage4 = 8'd32;
parameter    ap_ST_fsm_state14 = 8'd64;
parameter    ap_ST_fsm_state15 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read;
input  [127:0] p_read1;
input  [255:0] a_strm_dout;
input   a_strm_empty_n;
output   a_strm_read;
input  [2:0] a_strm_num_data_valid;
input  [2:0] a_strm_fifo_cap;
input  [127:0] ch2_strm_dout;
input   ch2_strm_empty_n;
output   ch2_strm_read;
input  [2:0] ch2_strm_num_data_valid;
input  [2:0] ch2_strm_fifo_cap;
output  [127:0] a0_tilde;
output   a0_tilde_ap_vld;
output  [127:0] a1_tilde;
output   a1_tilde_ap_vld;
output  [127:0] proof_strm_TDATA;
output   proof_strm_TVALID;
input   proof_strm_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_strm_read;
reg ch2_strm_read;
reg[127:0] a0_tilde;
reg a0_tilde_ap_vld;
reg[127:0] a1_tilde;
reg a1_tilde_ap_vld;
reg proof_strm_TVALID;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    a_strm_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_grp1;
reg   [0:0] icmp_ln163_reg_256;
reg    ap_block_pp0_stage1_subdone_grp1_done_reg;
reg    ap_block_pp0_stage1_subdone_grp1;
reg    ap_block_pp0_stage1_subdone;
reg    ch2_strm_blk_n;
wire    ap_block_pp0_stage1_grp2;
reg    ap_block_pp0_stage1_subdone_grp2_done_reg;
reg    ap_block_pp0_stage1_subdone_grp2;
reg    proof_strm_TDATA_blk_n;
reg   [127:0] p_read_1_reg_246;
reg    ap_block_state1;
reg   [127:0] p_read_2_reg_251;
wire   [0:0] icmp_ln163_fu_148_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg   [127:0] ch2_strm_read_reg_260;
reg    ap_block_state3_pp0_stage1_iter0_grp2;
reg    ap_block_pp0_stage1_11001_grp2;
wire   [127:0] a0_fu_165_p1;
reg   [127:0] a0_reg_265;
reg    ap_block_state3_pp0_stage1_iter0_grp1;
reg    ap_block_pp0_stage1_11001_grp1;
reg   [127:0] a1_reg_270;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage4_subdone;
wire    ap_CS_fsm_pp0_stage4;
reg    ap_enable_reg_pp0_iter2;
reg   [127:0] grp_gf128_multiply_fu_124_b_val;
wire   [127:0] grp_gf128_multiply_fu_124_ap_return;
reg    grp_gf128_multiply_fu_124_ap_ce;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call10_grp1;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call10_grp2;
reg    ap_block_pp0_stage1_11001_ignoreCallOp45;
wire    ap_block_pp0_stage2_11001_ignoreCallOp38;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage3_11001_ignoreCallOp39;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage4_11001_ignoreCallOp41;
wire    ap_block_pp0_stage0_11001_ignoreCallOp43;
wire    ap_block_pp0_stage1_11001_ignoreCallOp45_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire    ap_block_pp0_stage2_ignoreCallOp38;
wire    ap_block_pp0_stage3_ignoreCallOp40;
reg   [127:0] agg_a0_fu_66;
wire   [127:0] agg_a0_1_fu_180_p2;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_state14;
reg   [127:0] agg_a1_fu_70;
wire   [127:0] agg_a1_1_fu_194_p2;
wire    ap_block_pp0_stage1_11001_grp0;
wire    ap_block_pp0_stage1_grp0;
reg   [15:0] i_fu_74;
wire   [15:0] i_16_fu_154_p2;
reg    ap_block_pp0_stage1_01001_grp2;
wire   [127:0] xor_ln182_fu_211_p2;
reg   [127:0] a0_tilde_preg;
wire   [127:0] xor_ln183_fu_217_p2;
reg   [127:0] a1_tilde_preg;
wire    ap_CS_fsm_state15;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp2_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 agg_a0_fu_66 = 128'd0;
#0 agg_a1_fu_70 = 128'd0;
#0 i_fu_74 = 16'd0;
#0 a0_tilde_preg = 128'd0;
#0 a1_tilde_preg = 128'd0;
end

GenerateProof_gf128_multiply grp_gf128_multiply_fu_124(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(ch2_strm_read_reg_260),
    .b_val(grp_gf128_multiply_fu_124_b_val),
    .ap_return(grp_gf128_multiply_fu_124_ap_return),
    .ap_ce(grp_gf128_multiply_fu_124_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        a0_tilde_preg <= 128'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            a0_tilde_preg <= xor_ln182_fu_211_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        a1_tilde_preg <= 128'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            a1_tilde_preg <= xor_ln183_fu_217_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp1)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp2)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        agg_a0_fu_66 <= 128'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        agg_a0_fu_66 <= agg_a0_1_fu_180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        agg_a1_fu_70 <= 128'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        agg_a1_fu_70 <= agg_a1_1_fu_194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_74 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln163_fu_148_p2 == 1'd0))) begin
        i_fu_74 <= i_16_fu_154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a0_reg_265 <= a0_fu_165_p1;
        a1_reg_270 <= {{a_strm_dout[255:128]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ch2_strm_read_reg_260 <= ch2_strm_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln163_reg_256 <= icmp_ln163_fu_148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read_1_reg_246 <= p_read1;
        p_read_2_reg_251 <= p_read;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a0_tilde = xor_ln182_fu_211_p2;
    end else begin
        a0_tilde = a0_tilde_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a0_tilde_ap_vld = 1'b1;
    end else begin
        a0_tilde_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a1_tilde = xor_ln183_fu_217_p2;
    end else begin
        a1_tilde = a1_tilde_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a1_tilde_ap_vld = 1'b1;
    end else begin
        a1_tilde_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln163_reg_256 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_strm_blk_n = a_strm_empty_n;
    end else begin
        a_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln163_reg_256 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_strm_read = 1'b1;
    end else begin
        a_strm_read = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln163_fu_148_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln163_reg_256 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ch2_strm_blk_n = ch2_strm_empty_n;
    end else begin
        ch2_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln163_reg_256 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ch2_strm_read = 1'b1;
    end else begin
        ch2_strm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp45_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp39) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_gf128_multiply_fu_124_ap_ce = 1'b1;
    end else begin
        grp_gf128_multiply_fu_124_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln163_reg_256 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage3_ignoreCallOp40) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_gf128_multiply_fu_124_b_val = a1_reg_270;
        end else if (((1'b0 == ap_block_pp0_stage2_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_gf128_multiply_fu_124_b_val = a0_reg_265;
        end else begin
            grp_gf128_multiply_fu_124_b_val = 'bx;
        end
    end else begin
        grp_gf128_multiply_fu_124_b_val = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln163_reg_256 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        proof_strm_TDATA_blk_n = proof_strm_TREADY;
    end else begin
        proof_strm_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln163_reg_256 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        proof_strm_TVALID = 1'b1;
    end else begin
        proof_strm_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln163_fu_148_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln163_fu_148_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_fu_165_p1 = a_strm_dout[127:0];

assign agg_a0_1_fu_180_p2 = (grp_gf128_multiply_fu_124_ap_return ^ agg_a0_fu_66);

assign agg_a1_1_fu_194_p2 = (grp_gf128_multiply_fu_124_ap_return ^ agg_a1_fu_70);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001_grp2 = ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage1_iter0_grp2));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage1_iter0_grp1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage1_iter0_grp2));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp45 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b1 == ap_block_state3_pp0_stage1_iter0_ignore_call10_grp2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage1_iter0_ignore_call10_grp1))));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp45_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b1 == ap_block_state3_pp0_stage1_iter0_grp2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage1_iter0_grp1))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp1 = ((1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage1_iter0_grp1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp2 = ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage1_iter0_grp2));
end

assign ap_block_pp0_stage2_11001_ignoreCallOp38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_ignoreCallOp38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_ignoreCallOp40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp41 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_grp1 = ((icmp_ln163_reg_256 == 1'd0) & (1'b0 == a_strm_empty_n));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_grp2 = (((icmp_ln163_reg_256 == 1'd0) & (proof_strm_TREADY == 1'b0)) | ((icmp_ln163_reg_256 == 1'd0) & (ch2_strm_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call10_grp1 = ((icmp_ln163_reg_256 == 1'd0) & (1'b0 == a_strm_empty_n));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call10_grp2 = (((icmp_ln163_reg_256 == 1'd0) & (proof_strm_TREADY == 1'b0)) | ((icmp_ln163_reg_256 == 1'd0) & (ch2_strm_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_16_fu_154_p2 = (i_fu_74 + 16'd1);

assign icmp_ln163_fu_148_p2 = ((i_fu_74 == 16'd38400) ? 1'b1 : 1'b0);

assign proof_strm_TDATA = ch2_strm_dout;

assign xor_ln182_fu_211_p2 = (p_read_1_reg_246 ^ agg_a0_fu_66);

assign xor_ln183_fu_217_p2 = (p_read_2_reg_251 ^ agg_a1_fu_70);

endmodule //GenerateProof_aggregate_coef
