{
  "module_name": "vcn_4_0_3_offset.h",
  "hash_id": "b727f94b89e82329059601f8610d7a62915a5d190d079d16152c6bc1e5607025",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_offset.h",
  "human_readable_source": " \n#ifndef _vcn_4_0_3_OFFSET_HEADER\n#define _vcn_4_0_3_OFFSET_HEADER\n\n\n\n\n\n#define regUVD_TOP_CTRL                                                                                 0x00c0\n#define regUVD_TOP_CTRL_BASE_IDX                                                                        1\n#define regUVD_CGC_GATE                                                                                 0x00c1\n#define regUVD_CGC_GATE_BASE_IDX                                                                        1\n#define regUVD_CGC_CTRL                                                                                 0x00c2\n#define regUVD_CGC_CTRL_BASE_IDX                                                                        1\n#define regAVM_SUVD_CGC_GATE                                                                            0x00c4\n#define regAVM_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regCDEFE_SUVD_CGC_GATE                                                                          0x00c4\n#define regCDEFE_SUVD_CGC_GATE_BASE_IDX                                                                 1\n#define regEFC_SUVD_CGC_GATE                                                                            0x00c4\n#define regEFC_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regENT_SUVD_CGC_GATE                                                                            0x00c4\n#define regENT_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regIME_SUVD_CGC_GATE                                                                            0x00c4\n#define regIME_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regPPU_SUVD_CGC_GATE                                                                            0x00c4\n#define regPPU_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regSAOE_SUVD_CGC_GATE                                                                           0x00c4\n#define regSAOE_SUVD_CGC_GATE_BASE_IDX                                                                  1\n#define regSCM_SUVD_CGC_GATE                                                                            0x00c4\n#define regSCM_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regSDB_SUVD_CGC_GATE                                                                            0x00c4\n#define regSDB_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regSIT0_NXT_SUVD_CGC_GATE                                                                       0x00c4\n#define regSIT0_NXT_SUVD_CGC_GATE_BASE_IDX                                                              1\n#define regSIT1_NXT_SUVD_CGC_GATE                                                                       0x00c4\n#define regSIT1_NXT_SUVD_CGC_GATE_BASE_IDX                                                              1\n#define regSIT2_NXT_SUVD_CGC_GATE                                                                       0x00c4\n#define regSIT2_NXT_SUVD_CGC_GATE_BASE_IDX                                                              1\n#define regSIT_SUVD_CGC_GATE                                                                            0x00c4\n#define regSIT_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regSMPA_SUVD_CGC_GATE                                                                           0x00c4\n#define regSMPA_SUVD_CGC_GATE_BASE_IDX                                                                  1\n#define regSMP_SUVD_CGC_GATE                                                                            0x00c4\n#define regSMP_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regSRE_SUVD_CGC_GATE                                                                            0x00c4\n#define regSRE_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regUVD_MPBE0_SUVD_CGC_GATE                                                                      0x00c4\n#define regUVD_MPBE0_SUVD_CGC_GATE_BASE_IDX                                                             1\n#define regUVD_MPBE1_SUVD_CGC_GATE                                                                      0x00c4\n#define regUVD_MPBE1_SUVD_CGC_GATE_BASE_IDX                                                             1\n#define regUVD_SUVD_CGC_GATE                                                                            0x00c4\n#define regUVD_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regAVM_SUVD_CGC_GATE2                                                                           0x00c5\n#define regAVM_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regCDEFE_SUVD_CGC_GATE2                                                                         0x00c5\n#define regCDEFE_SUVD_CGC_GATE2_BASE_IDX                                                                1\n#define regDBR_SUVD_CGC_GATE2                                                                           0x00c5\n#define regDBR_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regENT_SUVD_CGC_GATE2                                                                           0x00c5\n#define regENT_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regIME_SUVD_CGC_GATE2                                                                           0x00c5\n#define regIME_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regMPC1_SUVD_CGC_GATE2                                                                          0x00c5\n#define regMPC1_SUVD_CGC_GATE2_BASE_IDX                                                                 1\n#define regSAOE_SUVD_CGC_GATE2                                                                          0x00c5\n#define regSAOE_SUVD_CGC_GATE2_BASE_IDX                                                                 1\n#define regSDB_SUVD_CGC_GATE2                                                                           0x00c5\n#define regSDB_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regSIT0_NXT_SUVD_CGC_GATE2                                                                      0x00c5\n#define regSIT0_NXT_SUVD_CGC_GATE2_BASE_IDX                                                             1\n#define regSIT1_NXT_SUVD_CGC_GATE2                                                                      0x00c5\n#define regSIT1_NXT_SUVD_CGC_GATE2_BASE_IDX                                                             1\n#define regSIT2_NXT_SUVD_CGC_GATE2                                                                      0x00c5\n#define regSIT2_NXT_SUVD_CGC_GATE2_BASE_IDX                                                             1\n#define regSIT_SUVD_CGC_GATE2                                                                           0x00c5\n#define regSIT_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regSMPA_SUVD_CGC_GATE2                                                                          0x00c5\n#define regSMPA_SUVD_CGC_GATE2_BASE_IDX                                                                 1\n#define regSMP_SUVD_CGC_GATE2                                                                           0x00c5\n#define regSMP_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regSRE_SUVD_CGC_GATE2                                                                           0x00c5\n#define regSRE_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regUVD_MPBE0_SUVD_CGC_GATE2                                                                     0x00c5\n#define regUVD_MPBE0_SUVD_CGC_GATE2_BASE_IDX                                                            1\n#define regUVD_MPBE1_SUVD_CGC_GATE2                                                                     0x00c5\n#define regUVD_MPBE1_SUVD_CGC_GATE2_BASE_IDX                                                            1\n#define regUVD_SUVD_CGC_GATE2                                                                           0x00c5\n#define regUVD_SUVD_CGC_GATE2_BASE_IDX                                                                  1\n#define regAVM_SUVD_CGC_CTRL                                                                            0x00c6\n#define regAVM_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regCDEFE_SUVD_CGC_CTRL                                                                          0x00c6\n#define regCDEFE_SUVD_CGC_CTRL_BASE_IDX                                                                 1\n#define regDBR_SUVD_CGC_CTRL                                                                            0x00c6\n#define regDBR_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regEFC_SUVD_CGC_CTRL                                                                            0x00c6\n#define regEFC_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regENT_SUVD_CGC_CTRL                                                                            0x00c6\n#define regENT_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regIME_SUVD_CGC_CTRL                                                                            0x00c6\n#define regIME_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regMPC1_SUVD_CGC_CTRL                                                                           0x00c6\n#define regMPC1_SUVD_CGC_CTRL_BASE_IDX                                                                  1\n#define regPPU_SUVD_CGC_CTRL                                                                            0x00c6\n#define regPPU_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regSAOE_SUVD_CGC_CTRL                                                                           0x00c6\n#define regSAOE_SUVD_CGC_CTRL_BASE_IDX                                                                  1\n#define regSCM_SUVD_CGC_CTRL                                                                            0x00c6\n#define regSCM_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regSDB_SUVD_CGC_CTRL                                                                            0x00c6\n#define regSDB_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regSIT0_NXT_SUVD_CGC_CTRL                                                                       0x00c6\n#define regSIT0_NXT_SUVD_CGC_CTRL_BASE_IDX                                                              1\n#define regSIT1_NXT_SUVD_CGC_CTRL                                                                       0x00c6\n#define regSIT1_NXT_SUVD_CGC_CTRL_BASE_IDX                                                              1\n#define regSIT2_NXT_SUVD_CGC_CTRL                                                                       0x00c6\n#define regSIT2_NXT_SUVD_CGC_CTRL_BASE_IDX                                                              1\n#define regSIT_SUVD_CGC_CTRL                                                                            0x00c6\n#define regSIT_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regSMPA_SUVD_CGC_CTRL                                                                           0x00c6\n#define regSMPA_SUVD_CGC_CTRL_BASE_IDX                                                                  1\n#define regSMP_SUVD_CGC_CTRL                                                                            0x00c6\n#define regSMP_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regSRE_SUVD_CGC_CTRL                                                                            0x00c6\n#define regSRE_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regUVD_MPBE0_SUVD_CGC_CTRL                                                                      0x00c6\n#define regUVD_MPBE0_SUVD_CGC_CTRL_BASE_IDX                                                             1\n#define regUVD_MPBE1_SUVD_CGC_CTRL                                                                      0x00c6\n#define regUVD_MPBE1_SUVD_CGC_CTRL_BASE_IDX                                                             1\n#define regUVD_SUVD_CGC_CTRL                                                                            0x00c6\n#define regUVD_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regUVD_CGC_CTRL3                                                                                0x00ca\n#define regUVD_CGC_CTRL3_BASE_IDX                                                                       1\n#define regUVD_GPCOM_VCPU_DATA0                                                                         0x00d0\n#define regUVD_GPCOM_VCPU_DATA0_BASE_IDX                                                                1\n#define regUVD_GPCOM_VCPU_DATA1                                                                         0x00d1\n#define regUVD_GPCOM_VCPU_DATA1_BASE_IDX                                                                1\n#define regUVD_GPCOM_SYS_CMD                                                                            0x00d2\n#define regUVD_GPCOM_SYS_CMD_BASE_IDX                                                                   1\n#define regUVD_GPCOM_SYS_DATA0                                                                          0x00d3\n#define regUVD_GPCOM_SYS_DATA0_BASE_IDX                                                                 1\n#define regUVD_GPCOM_SYS_DATA1                                                                          0x00d4\n#define regUVD_GPCOM_SYS_DATA1_BASE_IDX                                                                 1\n#define regUVD_VCPU_INT_EN                                                                              0x00d5\n#define regUVD_VCPU_INT_EN_BASE_IDX                                                                     1\n#define regUVD_VCPU_INT_STATUS                                                                          0x00d6\n#define regUVD_VCPU_INT_STATUS_BASE_IDX                                                                 1\n#define regUVD_VCPU_INT_ACK                                                                             0x00d7\n#define regUVD_VCPU_INT_ACK_BASE_IDX                                                                    1\n#define regUVD_VCPU_INT_ROUTE                                                                           0x00d8\n#define regUVD_VCPU_INT_ROUTE_BASE_IDX                                                                  1\n#define regUVD_DRV_FW_MSG                                                                               0x00d9\n#define regUVD_DRV_FW_MSG_BASE_IDX                                                                      1\n#define regUVD_FW_DRV_MSG_ACK                                                                           0x00da\n#define regUVD_FW_DRV_MSG_ACK_BASE_IDX                                                                  1\n#define regUVD_SUVD_INT_EN                                                                              0x00db\n#define regUVD_SUVD_INT_EN_BASE_IDX                                                                     1\n#define regUVD_SUVD_INT_STATUS                                                                          0x00dc\n#define regUVD_SUVD_INT_STATUS_BASE_IDX                                                                 1\n#define regUVD_SUVD_INT_ACK                                                                             0x00dd\n#define regUVD_SUVD_INT_ACK_BASE_IDX                                                                    1\n#define regUVD_ENC_VCPU_INT_EN                                                                          0x00de\n#define regUVD_ENC_VCPU_INT_EN_BASE_IDX                                                                 1\n#define regUVD_ENC_VCPU_INT_STATUS                                                                      0x00df\n#define regUVD_ENC_VCPU_INT_STATUS_BASE_IDX                                                             1\n#define regUVD_ENC_VCPU_INT_ACK                                                                         0x00e0\n#define regUVD_ENC_VCPU_INT_ACK_BASE_IDX                                                                1\n#define regUVD_MASTINT_EN                                                                               0x00e1\n#define regUVD_MASTINT_EN_BASE_IDX                                                                      1\n#define regUVD_SYS_INT_EN                                                                               0x00e2\n#define regUVD_SYS_INT_EN_BASE_IDX                                                                      1\n#define regUVD_SYS_INT_STATUS                                                                           0x00e3\n#define regUVD_SYS_INT_STATUS_BASE_IDX                                                                  1\n#define regUVD_SYS_INT_ACK                                                                              0x00e4\n#define regUVD_SYS_INT_ACK_BASE_IDX                                                                     1\n#define regUVD_JOB_DONE                                                                                 0x00e5\n#define regUVD_JOB_DONE_BASE_IDX                                                                        1\n#define regUVD_CBUF_ID                                                                                  0x00e6\n#define regUVD_CBUF_ID_BASE_IDX                                                                         1\n#define regUVD_CONTEXT_ID                                                                               0x00e7\n#define regUVD_CONTEXT_ID_BASE_IDX                                                                      1\n#define regUVD_CONTEXT_ID2                                                                              0x00e8\n#define regUVD_CONTEXT_ID2_BASE_IDX                                                                     1\n#define regUVD_NO_OP                                                                                    0x00e9\n#define regUVD_NO_OP_BASE_IDX                                                                           1\n#define regUVD_RB_BASE_LO                                                                               0x00ea\n#define regUVD_RB_BASE_LO_BASE_IDX                                                                      1\n#define regUVD_RB_BASE_HI                                                                               0x00eb\n#define regUVD_RB_BASE_HI_BASE_IDX                                                                      1\n#define regUVD_RB_SIZE                                                                                  0x00ec\n#define regUVD_RB_SIZE_BASE_IDX                                                                         1\n#define regUVD_RB_BASE_LO2                                                                              0x00ef\n#define regUVD_RB_BASE_LO2_BASE_IDX                                                                     1\n#define regUVD_RB_BASE_HI2                                                                              0x00f0\n#define regUVD_RB_BASE_HI2_BASE_IDX                                                                     1\n#define regUVD_RB_SIZE2                                                                                 0x00f1\n#define regUVD_RB_SIZE2_BASE_IDX                                                                        1\n#define regUVD_RB_BASE_LO3                                                                              0x00f4\n#define regUVD_RB_BASE_LO3_BASE_IDX                                                                     1\n#define regUVD_RB_BASE_HI3                                                                              0x00f5\n#define regUVD_RB_BASE_HI3_BASE_IDX                                                                     1\n#define regUVD_RB_SIZE3                                                                                 0x00f6\n#define regUVD_RB_SIZE3_BASE_IDX                                                                        1\n#define regUVD_RB_BASE_LO4                                                                              0x00f9\n#define regUVD_RB_BASE_LO4_BASE_IDX                                                                     1\n#define regUVD_RB_BASE_HI4                                                                              0x00fa\n#define regUVD_RB_BASE_HI4_BASE_IDX                                                                     1\n#define regUVD_RB_SIZE4                                                                                 0x00fb\n#define regUVD_RB_SIZE4_BASE_IDX                                                                        1\n#define regUVD_OUT_RB_BASE_LO                                                                           0x00fe\n#define regUVD_OUT_RB_BASE_LO_BASE_IDX                                                                  1\n#define regUVD_OUT_RB_BASE_HI                                                                           0x00ff\n#define regUVD_OUT_RB_BASE_HI_BASE_IDX                                                                  1\n#define regUVD_OUT_RB_SIZE                                                                              0x0100\n#define regUVD_OUT_RB_SIZE_BASE_IDX                                                                     1\n#define regUVD_IOV_ACTIVE_FCN_ID                                                                        0x0103\n#define regUVD_IOV_ACTIVE_FCN_ID_BASE_IDX                                                               1\n#define regUVD_IOV_MAILBOX                                                                              0x0104\n#define regUVD_IOV_MAILBOX_BASE_IDX                                                                     1\n#define regUVD_IOV_MAILBOX_RESP                                                                         0x0105\n#define regUVD_IOV_MAILBOX_RESP_BASE_IDX                                                                1\n#define regUVD_RB_ARB_CTRL                                                                              0x0106\n#define regUVD_RB_ARB_CTRL_BASE_IDX                                                                     1\n#define regUVD_CTX_INDEX                                                                                0x0107\n#define regUVD_CTX_INDEX_BASE_IDX                                                                       1\n#define regUVD_CTX_DATA                                                                                 0x0108\n#define regUVD_CTX_DATA_BASE_IDX                                                                        1\n#define regUVD_CXW_WR                                                                                   0x0109\n#define regUVD_CXW_WR_BASE_IDX                                                                          1\n#define regUVD_CXW_WR_INT_ID                                                                            0x010a\n#define regUVD_CXW_WR_INT_ID_BASE_IDX                                                                   1\n#define regUVD_CXW_WR_INT_CTX_ID                                                                        0x010b\n#define regUVD_CXW_WR_INT_CTX_ID_BASE_IDX                                                               1\n#define regUVD_CXW_INT_ID                                                                               0x010c\n#define regUVD_CXW_INT_ID_BASE_IDX                                                                      1\n#define regUVD_MPEG2_ERROR                                                                              0x010d\n#define regUVD_MPEG2_ERROR_BASE_IDX                                                                     1\n#define regUVD_YBASE                                                                                    0x0110\n#define regUVD_YBASE_BASE_IDX                                                                           1\n#define regUVD_UVBASE                                                                                   0x0111\n#define regUVD_UVBASE_BASE_IDX                                                                          1\n#define regUVD_PITCH                                                                                    0x0112\n#define regUVD_PITCH_BASE_IDX                                                                           1\n#define regUVD_WIDTH                                                                                    0x0113\n#define regUVD_WIDTH_BASE_IDX                                                                           1\n#define regUVD_HEIGHT                                                                                   0x0114\n#define regUVD_HEIGHT_BASE_IDX                                                                          1\n#define regUVD_PICCOUNT                                                                                 0x0115\n#define regUVD_PICCOUNT_BASE_IDX                                                                        1\n#define regUVD_MPRD_INITIAL_XY                                                                          0x0116\n#define regUVD_MPRD_INITIAL_XY_BASE_IDX                                                                 1\n#define regUVD_MPEG2_CTRL                                                                               0x0117\n#define regUVD_MPEG2_CTRL_BASE_IDX                                                                      1\n#define regUVD_MB_CTL_BUF_BASE                                                                          0x0118\n#define regUVD_MB_CTL_BUF_BASE_BASE_IDX                                                                 1\n#define regUVD_PIC_CTL_BUF_BASE                                                                         0x0119\n#define regUVD_PIC_CTL_BUF_BASE_BASE_IDX                                                                1\n#define regUVD_DXVA_BUF_SIZE                                                                            0x011a\n#define regUVD_DXVA_BUF_SIZE_BASE_IDX                                                                   1\n#define regUVD_SCRATCH_NP                                                                               0x011b\n#define regUVD_SCRATCH_NP_BASE_IDX                                                                      1\n#define regUVD_CLK_SWT_HANDSHAKE                                                                        0x011c\n#define regUVD_CLK_SWT_HANDSHAKE_BASE_IDX                                                               1\n#define regUVD_GP_SCRATCH0                                                                              0x011e\n#define regUVD_GP_SCRATCH0_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH1                                                                              0x011f\n#define regUVD_GP_SCRATCH1_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH2                                                                              0x0120\n#define regUVD_GP_SCRATCH2_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH3                                                                              0x0121\n#define regUVD_GP_SCRATCH3_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH4                                                                              0x0122\n#define regUVD_GP_SCRATCH4_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH5                                                                              0x0123\n#define regUVD_GP_SCRATCH5_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH6                                                                              0x0124\n#define regUVD_GP_SCRATCH6_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH7                                                                              0x0125\n#define regUVD_GP_SCRATCH7_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH8                                                                              0x0126\n#define regUVD_GP_SCRATCH8_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH9                                                                              0x0127\n#define regUVD_GP_SCRATCH9_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH10                                                                             0x0128\n#define regUVD_GP_SCRATCH10_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH11                                                                             0x0129\n#define regUVD_GP_SCRATCH11_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH12                                                                             0x012a\n#define regUVD_GP_SCRATCH12_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH13                                                                             0x012b\n#define regUVD_GP_SCRATCH13_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH14                                                                             0x012c\n#define regUVD_GP_SCRATCH14_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH15                                                                             0x012d\n#define regUVD_GP_SCRATCH15_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH16                                                                             0x012e\n#define regUVD_GP_SCRATCH16_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH17                                                                             0x012f\n#define regUVD_GP_SCRATCH17_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH18                                                                             0x0130\n#define regUVD_GP_SCRATCH18_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH19                                                                             0x0131\n#define regUVD_GP_SCRATCH19_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH20                                                                             0x0132\n#define regUVD_GP_SCRATCH20_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH21                                                                             0x0133\n#define regUVD_GP_SCRATCH21_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH22                                                                             0x0134\n#define regUVD_GP_SCRATCH22_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH23                                                                             0x0135\n#define regUVD_GP_SCRATCH23_BASE_IDX                                                                    1\n#define regUVD_AUDIO_RB_BASE_LO                                                                         0x0136\n#define regUVD_AUDIO_RB_BASE_LO_BASE_IDX                                                                1\n#define regUVD_AUDIO_RB_BASE_HI                                                                         0x0137\n#define regUVD_AUDIO_RB_BASE_HI_BASE_IDX                                                                1\n#define regUVD_AUDIO_RB_SIZE                                                                            0x0138\n#define regUVD_AUDIO_RB_SIZE_BASE_IDX                                                                   1\n#define regUVD_VCPU_INT_STATUS2                                                                         0x013b\n#define regUVD_VCPU_INT_STATUS2_BASE_IDX                                                                1\n#define regUVD_VCPU_INT_ACK2                                                                            0x013c\n#define regUVD_VCPU_INT_ACK2_BASE_IDX                                                                   1\n#define regUVD_VCPU_INT_EN2                                                                             0x013d\n#define regUVD_VCPU_INT_EN2_BASE_IDX                                                                    1\n#define regUVD_SUVD_CGC_STATUS2                                                                         0x013e\n#define regUVD_SUVD_CGC_STATUS2_BASE_IDX                                                                1\n#define regUVD_SUVD_INT_STATUS2                                                                         0x0140\n#define regUVD_SUVD_INT_STATUS2_BASE_IDX                                                                1\n#define regUVD_SUVD_INT_EN2                                                                             0x0141\n#define regUVD_SUVD_INT_EN2_BASE_IDX                                                                    1\n#define regUVD_SUVD_INT_ACK2                                                                            0x0142\n#define regUVD_SUVD_INT_ACK2_BASE_IDX                                                                   1\n#define regUVD_STATUS                                                                                   0x0143\n#define regUVD_STATUS_BASE_IDX                                                                          1\n#define regUVD_ENC_PIPE_BUSY                                                                            0x0144\n#define regUVD_ENC_PIPE_BUSY_BASE_IDX                                                                   1\n#define regUVD_FW_POWER_STATUS                                                                          0x0145\n#define regUVD_FW_POWER_STATUS_BASE_IDX                                                                 1\n#define regUVD_CNTL                                                                                     0x0146\n#define regUVD_CNTL_BASE_IDX                                                                            1\n#define regUVD_SOFT_RESET                                                                               0x0147\n#define regUVD_SOFT_RESET_BASE_IDX                                                                      1\n#define regUVD_SOFT_RESET2                                                                              0x0148\n#define regUVD_SOFT_RESET2_BASE_IDX                                                                     1\n#define regUVD_MMSCH_SOFT_RESET                                                                         0x0149\n#define regUVD_MMSCH_SOFT_RESET_BASE_IDX                                                                1\n#define regUVD_WIG_CTRL                                                                                 0x014a\n#define regUVD_WIG_CTRL_BASE_IDX                                                                        1\n#define regUVD_CGC_STATUS                                                                               0x014c\n#define regUVD_CGC_STATUS_BASE_IDX                                                                      1\n#define regUVD_CGC_UDEC_STATUS                                                                          0x014e\n#define regUVD_CGC_UDEC_STATUS_BASE_IDX                                                                 1\n#define regUVD_SUVD_CGC_STATUS                                                                          0x0150\n#define regUVD_SUVD_CGC_STATUS_BASE_IDX                                                                 1\n#define regUVD_GPCOM_VCPU_CMD                                                                           0x0152\n#define regUVD_GPCOM_VCPU_CMD_BASE_IDX                                                                  1\n\n\n\n\n#define regUVD_VCPU_CACHE_OFFSET0                                                                       0x0180\n#define regUVD_VCPU_CACHE_OFFSET0_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE0                                                                         0x0181\n#define regUVD_VCPU_CACHE_SIZE0_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET1                                                                       0x0182\n#define regUVD_VCPU_CACHE_OFFSET1_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE1                                                                         0x0183\n#define regUVD_VCPU_CACHE_SIZE1_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET2                                                                       0x0184\n#define regUVD_VCPU_CACHE_OFFSET2_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE2                                                                         0x0185\n#define regUVD_VCPU_CACHE_SIZE2_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET3                                                                       0x0186\n#define regUVD_VCPU_CACHE_OFFSET3_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE3                                                                         0x0187\n#define regUVD_VCPU_CACHE_SIZE3_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET4                                                                       0x0188\n#define regUVD_VCPU_CACHE_OFFSET4_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE4                                                                         0x0189\n#define regUVD_VCPU_CACHE_SIZE4_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET5                                                                       0x018a\n#define regUVD_VCPU_CACHE_OFFSET5_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE5                                                                         0x018b\n#define regUVD_VCPU_CACHE_SIZE5_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET6                                                                       0x018c\n#define regUVD_VCPU_CACHE_OFFSET6_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE6                                                                         0x018d\n#define regUVD_VCPU_CACHE_SIZE6_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET7                                                                       0x018e\n#define regUVD_VCPU_CACHE_OFFSET7_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE7                                                                         0x018f\n#define regUVD_VCPU_CACHE_SIZE7_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET8                                                                       0x0190\n#define regUVD_VCPU_CACHE_OFFSET8_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE8                                                                         0x0191\n#define regUVD_VCPU_CACHE_SIZE8_BASE_IDX                                                                1\n#define regUVD_VCPU_NONCACHE_OFFSET0                                                                    0x0192\n#define regUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX                                                           1\n#define regUVD_VCPU_NONCACHE_SIZE0                                                                      0x0193\n#define regUVD_VCPU_NONCACHE_SIZE0_BASE_IDX                                                             1\n#define regUVD_VCPU_NONCACHE_OFFSET1                                                                    0x0194\n#define regUVD_VCPU_NONCACHE_OFFSET1_BASE_IDX                                                           1\n#define regUVD_VCPU_NONCACHE_SIZE1                                                                      0x0195\n#define regUVD_VCPU_NONCACHE_SIZE1_BASE_IDX                                                             1\n#define regUVD_VCPU_CNTL                                                                                0x0196\n#define regUVD_VCPU_CNTL_BASE_IDX                                                                       1\n#define regUVD_VCPU_PRID                                                                                0x0197\n#define regUVD_VCPU_PRID_BASE_IDX                                                                       1\n#define regUVD_VCPU_TRCE                                                                                0x0198\n#define regUVD_VCPU_TRCE_BASE_IDX                                                                       1\n#define regUVD_VCPU_TRCE_RD                                                                             0x0199\n#define regUVD_VCPU_TRCE_RD_BASE_IDX                                                                    1\n#define regUVD_VCPU_IND_INDEX                                                                           0x019b\n#define regUVD_VCPU_IND_INDEX_BASE_IDX                                                                  1\n#define regUVD_VCPU_IND_DATA                                                                            0x019c\n#define regUVD_VCPU_IND_DATA_BASE_IDX                                                                   1\n\n\n\n\n#define regUVD_MP_SWAP_CNTL                                                                             0x01cc\n#define regUVD_MP_SWAP_CNTL_BASE_IDX                                                                    1\n#define regUVD_MP_SWAP_CNTL2                                                                            0x01cd\n#define regUVD_MP_SWAP_CNTL2_BASE_IDX                                                                   1\n#define regUVD_MPC_LUMA_SRCH                                                                            0x01ce\n#define regUVD_MPC_LUMA_SRCH_BASE_IDX                                                                   1\n#define regUVD_MPC_LUMA_HIT                                                                             0x01cf\n#define regUVD_MPC_LUMA_HIT_BASE_IDX                                                                    1\n#define regUVD_MPC_LUMA_HITPEND                                                                         0x01d0\n#define regUVD_MPC_LUMA_HITPEND_BASE_IDX                                                                1\n#define regUVD_MPC_CHROMA_SRCH                                                                          0x01d1\n#define regUVD_MPC_CHROMA_SRCH_BASE_IDX                                                                 1\n#define regUVD_MPC_CHROMA_HIT                                                                           0x01d2\n#define regUVD_MPC_CHROMA_HIT_BASE_IDX                                                                  1\n#define regUVD_MPC_CHROMA_HITPEND                                                                       0x01d3\n#define regUVD_MPC_CHROMA_HITPEND_BASE_IDX                                                              1\n#define regUVD_MPC_CNTL                                                                                 0x01d4\n#define regUVD_MPC_CNTL_BASE_IDX                                                                        1\n#define regUVD_MPC_PITCH                                                                                0x01d5\n#define regUVD_MPC_PITCH_BASE_IDX                                                                       1\n#define regUVD_MPC_SET_MUXA0                                                                            0x01d6\n#define regUVD_MPC_SET_MUXA0_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUXA1                                                                            0x01d7\n#define regUVD_MPC_SET_MUXA1_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUXB0                                                                            0x01d8\n#define regUVD_MPC_SET_MUXB0_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUXB1                                                                            0x01d9\n#define regUVD_MPC_SET_MUXB1_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUX                                                                              0x01da\n#define regUVD_MPC_SET_MUX_BASE_IDX                                                                     1\n#define regUVD_MPC_SET_ALU                                                                              0x01db\n#define regUVD_MPC_SET_ALU_BASE_IDX                                                                     1\n#define regUVD_MPC_PERF0                                                                                0x01dc\n#define regUVD_MPC_PERF0_BASE_IDX                                                                       1\n#define regUVD_MPC_PERF1                                                                                0x01dd\n#define regUVD_MPC_PERF1_BASE_IDX                                                                       1\n#define regUVD_MPC_IND_INDEX                                                                            0x01de\n#define regUVD_MPC_IND_INDEX_BASE_IDX                                                                   1\n#define regUVD_MPC_IND_DATA                                                                             0x01df\n#define regUVD_MPC_IND_DATA_BASE_IDX                                                                    1\n\n\n\n\n#define regUVD_RBC_IB_SIZE                                                                              0x01e4\n#define regUVD_RBC_IB_SIZE_BASE_IDX                                                                     1\n#define regUVD_RBC_IB_SIZE_UPDATE                                                                       0x01e5\n#define regUVD_RBC_IB_SIZE_UPDATE_BASE_IDX                                                              1\n#define regUVD_RBC_RB_CNTL                                                                              0x01e6\n#define regUVD_RBC_RB_CNTL_BASE_IDX                                                                     1\n#define regUVD_RBC_RB_RPTR_ADDR                                                                         0x01e7\n#define regUVD_RBC_RB_RPTR_ADDR_BASE_IDX                                                                1\n#define regUVD_RBC_VCPU_ACCESS                                                                          0x01ea\n#define regUVD_RBC_VCPU_ACCESS_BASE_IDX                                                                 1\n#define regUVD_FW_SEMAPHORE_CNTL                                                                        0x01eb\n#define regUVD_FW_SEMAPHORE_CNTL_BASE_IDX                                                               1\n#define regUVD_RBC_READ_REQ_URGENT_CNTL                                                                 0x01ed\n#define regUVD_RBC_READ_REQ_URGENT_CNTL_BASE_IDX                                                        1\n#define regUVD_RBC_RB_WPTR_CNTL                                                                         0x01ee\n#define regUVD_RBC_RB_WPTR_CNTL_BASE_IDX                                                                1\n#define regUVD_RBC_WPTR_STATUS                                                                          0x01ef\n#define regUVD_RBC_WPTR_STATUS_BASE_IDX                                                                 1\n#define regUVD_RBC_WPTR_POLL_CNTL                                                                       0x01f0\n#define regUVD_RBC_WPTR_POLL_CNTL_BASE_IDX                                                              1\n#define regUVD_RBC_WPTR_POLL_ADDR                                                                       0x01f1\n#define regUVD_RBC_WPTR_POLL_ADDR_BASE_IDX                                                              1\n#define regUVD_SEMA_CMD                                                                                 0x01f2\n#define regUVD_SEMA_CMD_BASE_IDX                                                                        1\n#define regUVD_SEMA_ADDR_LOW                                                                            0x01f3\n#define regUVD_SEMA_ADDR_LOW_BASE_IDX                                                                   1\n#define regUVD_SEMA_ADDR_HIGH                                                                           0x01f4\n#define regUVD_SEMA_ADDR_HIGH_BASE_IDX                                                                  1\n#define regUVD_ENGINE_CNTL                                                                              0x01f5\n#define regUVD_ENGINE_CNTL_BASE_IDX                                                                     1\n#define regUVD_SEMA_TIMEOUT_STATUS                                                                      0x01f6\n#define regUVD_SEMA_TIMEOUT_STATUS_BASE_IDX                                                             1\n#define regUVD_SEMA_CNTL                                                                                0x01f7\n#define regUVD_SEMA_CNTL_BASE_IDX                                                                       1\n#define regUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL                                                      0x01f8\n#define regUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                             1\n#define regUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL                                                             0x01f9\n#define regUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL_BASE_IDX                                                    1\n#define regUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL                                                        0x01fa\n#define regUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                               1\n#define regUVD_JOB_START                                                                                0x01fb\n#define regUVD_JOB_START_BASE_IDX                                                                       1\n#define regUVD_RBC_BUF_STATUS                                                                           0x01fc\n#define regUVD_RBC_BUF_STATUS_BASE_IDX                                                                  1\n#define regUVD_RBC_SWAP_CNTL                                                                            0x01fd\n#define regUVD_RBC_SWAP_CNTL_BASE_IDX                                                                   1\n\n\n\n\n#define regUVD_LMI_RE_64BIT_BAR_LOW                                                                     0x0224\n#define regUVD_LMI_RE_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_RE_64BIT_BAR_HIGH                                                                    0x0225\n#define regUVD_LMI_RE_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_IT_64BIT_BAR_LOW                                                                     0x0226\n#define regUVD_LMI_IT_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_IT_64BIT_BAR_HIGH                                                                    0x0227\n#define regUVD_LMI_IT_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_MP_64BIT_BAR_LOW                                                                     0x0228\n#define regUVD_LMI_MP_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_MP_64BIT_BAR_HIGH                                                                    0x0229\n#define regUVD_LMI_MP_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_CM_64BIT_BAR_LOW                                                                     0x022a\n#define regUVD_LMI_CM_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_CM_64BIT_BAR_HIGH                                                                    0x022b\n#define regUVD_LMI_CM_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_DB_64BIT_BAR_LOW                                                                     0x022c\n#define regUVD_LMI_DB_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_DB_64BIT_BAR_HIGH                                                                    0x022d\n#define regUVD_LMI_DB_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_DBW_64BIT_BAR_LOW                                                                    0x022e\n#define regUVD_LMI_DBW_64BIT_BAR_LOW_BASE_IDX                                                           1\n#define regUVD_LMI_DBW_64BIT_BAR_HIGH                                                                   0x022f\n#define regUVD_LMI_DBW_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_IDCT_64BIT_BAR_LOW                                                                   0x0230\n#define regUVD_LMI_IDCT_64BIT_BAR_LOW_BASE_IDX                                                          1\n#define regUVD_LMI_IDCT_64BIT_BAR_HIGH                                                                  0x0231\n#define regUVD_LMI_IDCT_64BIT_BAR_HIGH_BASE_IDX                                                         1\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_LOW                                                                0x0232\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_HIGH                                                               0x0233\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_LOW                                                                0x0234\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_HIGH                                                               0x0235\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_LOW                                                               0x0236\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_HIGH                                                              0x0237\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MPC_64BIT_BAR_LOW                                                                    0x0238\n#define regUVD_LMI_MPC_64BIT_BAR_LOW_BASE_IDX                                                           1\n#define regUVD_LMI_MPC_64BIT_BAR_HIGH                                                                   0x0239\n#define regUVD_LMI_MPC_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_RBC_RB_64BIT_BAR_LOW                                                                 0x023a\n#define regUVD_LMI_RBC_RB_64BIT_BAR_LOW_BASE_IDX                                                        1\n#define regUVD_LMI_RBC_RB_64BIT_BAR_HIGH                                                                0x023b\n#define regUVD_LMI_RBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define regUVD_LMI_RBC_IB_64BIT_BAR_LOW                                                                 0x023c\n#define regUVD_LMI_RBC_IB_64BIT_BAR_LOW_BASE_IDX                                                        1\n#define regUVD_LMI_RBC_IB_64BIT_BAR_HIGH                                                                0x023d\n#define regUVD_LMI_RBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define regUVD_LMI_LBSI_64BIT_BAR_LOW                                                                   0x023e\n#define regUVD_LMI_LBSI_64BIT_BAR_LOW_BASE_IDX                                                          1\n#define regUVD_LMI_LBSI_64BIT_BAR_HIGH                                                                  0x023f\n#define regUVD_LMI_LBSI_64BIT_BAR_HIGH_BASE_IDX                                                         1\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW                                                               0x0240\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH                                                              0x0241\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_LOW                                                               0x0242\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_HIGH                                                              0x0243\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                             0x0244\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                    1\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                            0x0245\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                                   1\n#define regUVD_LMI_CENC_64BIT_BAR_LOW                                                                   0x0246\n#define regUVD_LMI_CENC_64BIT_BAR_LOW_BASE_IDX                                                          1\n#define regUVD_LMI_CENC_64BIT_BAR_HIGH                                                                  0x0247\n#define regUVD_LMI_CENC_64BIT_BAR_HIGH_BASE_IDX                                                         1\n#define regUVD_LMI_SRE_64BIT_BAR_LOW                                                                    0x0248\n#define regUVD_LMI_SRE_64BIT_BAR_LOW_BASE_IDX                                                           1\n#define regUVD_LMI_SRE_64BIT_BAR_HIGH                                                                   0x0249\n#define regUVD_LMI_SRE_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_LOW                                                              0x024a\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_HIGH                                                             0x024b\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_LOW                                                          0x024c\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_LOW_BASE_IDX                                                 1\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_HIGH                                                         0x024d\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_HIGH_BASE_IDX                                                1\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_LOW                                                        0x024e\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_LOW_BASE_IDX                                               1\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_HIGH                                                       0x024f\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_HIGH_BASE_IDX                                              1\n#define regUVD_LMI_MIF_REF_64BIT_BAR_LOW                                                                0x0250\n#define regUVD_LMI_MIF_REF_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MIF_REF_64BIT_BAR_HIGH                                                               0x0251\n#define regUVD_LMI_MIF_REF_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_LOW                                                                0x0252\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_HIGH                                                               0x0253\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_LOW                                                           0x0254\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_LOW_BASE_IDX                                                  1\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_HIGH                                                          0x0255\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_HIGH_BASE_IDX                                                 1\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_LOW                                                               0x0256\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_HIGH                                                              0x0257\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_LOW                                                               0x0258\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_HIGH                                                              0x0259\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_LOW                                                               0x025a\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_HIGH                                                              0x025b\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_LOW                                                               0x025c\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_HIGH                                                              0x025d\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_LOW                                                               0x025e\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_HIGH                                                              0x025f\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_LOW                                                               0x0260\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_HIGH                                                              0x0261\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_LOW                                                               0x0262\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_HIGH                                                              0x0263\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_LOW                                                               0x0264\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_HIGH                                                              0x0265\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_LOW                                                               0x0266\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_HIGH                                                              0x0267\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW                                                            0x0270\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH                                                           0x0271\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_LOW                                                            0x0272\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_HIGH                                                           0x0273\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW                                                            0x0274\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH                                                           0x0275\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_LOW                                                            0x0276\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_HIGH                                                           0x0277\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_LOW                                                            0x0278\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_HIGH                                                           0x0279\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW                                                            0x027a\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_HIGH                                                           0x027b\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_LOW                                                            0x027c\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_HIGH                                                           0x027d\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_LOW                                                            0x027e\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH                                                           0x027f\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_LOW                                                               0x0280\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_HIGH                                                              0x0281\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_LOW                                                              0x0282\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_HIGH                                                             0x0283\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_SPH_64BIT_BAR_HIGH                                                                   0x0284\n#define regUVD_LMI_SPH_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_LOW                                                    0x0298\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_LOW_BASE_IDX                                           1\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_HIGH                                                   0x0299\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_HIGH_BASE_IDX                                          1\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_LOW                                                  0x029a\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_LOW_BASE_IDX                                         1\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_HIGH                                                 0x029b\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_HIGH_BASE_IDX                                        1\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_LOW                                                       0x029c\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_LOW_BASE_IDX                                              1\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_HIGH                                                      0x029d\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_HIGH_BASE_IDX                                             1\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_LOW                                                     0x029e\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_LOW_BASE_IDX                                            1\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_HIGH                                                    0x029f\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_HIGH_BASE_IDX                                           1\n#define regUVD_ADP_ATOMIC_CONFIG                                                                        0x02a1\n#define regUVD_ADP_ATOMIC_CONFIG_BASE_IDX                                                               1\n#define regUVD_LMI_ARB_CTRL2                                                                            0x02a2\n#define regUVD_LMI_ARB_CTRL2_BASE_IDX                                                                   1\n#define regUVD_LMI_VCPU_CACHE_VMIDS_MULTI                                                               0x02a7\n#define regUVD_LMI_VCPU_CACHE_VMIDS_MULTI_BASE_IDX                                                      1\n#define regUVD_LMI_VCPU_NC_VMIDS_MULTI                                                                  0x02a8\n#define regUVD_LMI_VCPU_NC_VMIDS_MULTI_BASE_IDX                                                         1\n#define regUVD_LMI_LAT_CTRL                                                                             0x02a9\n#define regUVD_LMI_LAT_CTRL_BASE_IDX                                                                    1\n#define regUVD_LMI_LAT_CNTR                                                                             0x02aa\n#define regUVD_LMI_LAT_CNTR_BASE_IDX                                                                    1\n#define regUVD_LMI_AVG_LAT_CNTR                                                                         0x02ab\n#define regUVD_LMI_AVG_LAT_CNTR_BASE_IDX                                                                1\n#define regUVD_LMI_SPH                                                                                  0x02ac\n#define regUVD_LMI_SPH_BASE_IDX                                                                         1\n#define regUVD_LMI_VCPU_CACHE_VMID                                                                      0x02ad\n#define regUVD_LMI_VCPU_CACHE_VMID_BASE_IDX                                                             1\n#define regUVD_LMI_CTRL2                                                                                0x02ae\n#define regUVD_LMI_CTRL2_BASE_IDX                                                                       1\n#define regUVD_LMI_URGENT_CTRL                                                                          0x02af\n#define regUVD_LMI_URGENT_CTRL_BASE_IDX                                                                 1\n#define regUVD_LMI_CTRL                                                                                 0x02b0\n#define regUVD_LMI_CTRL_BASE_IDX                                                                        1\n#define regUVD_LMI_STATUS                                                                               0x02b1\n#define regUVD_LMI_STATUS_BASE_IDX                                                                      1\n#define regUVD_LMI_PERFMON_CTRL                                                                         0x02b4\n#define regUVD_LMI_PERFMON_CTRL_BASE_IDX                                                                1\n#define regUVD_LMI_PERFMON_COUNT_LO                                                                     0x02b5\n#define regUVD_LMI_PERFMON_COUNT_LO_BASE_IDX                                                            1\n#define regUVD_LMI_PERFMON_COUNT_HI                                                                     0x02b6\n#define regUVD_LMI_PERFMON_COUNT_HI_BASE_IDX                                                            1\n#define regUVD_LMI_ADP_SWAP_CNTL                                                                        0x02b7\n#define regUVD_LMI_ADP_SWAP_CNTL_BASE_IDX                                                               1\n#define regUVD_LMI_RBC_RB_VMID                                                                          0x02b8\n#define regUVD_LMI_RBC_RB_VMID_BASE_IDX                                                                 1\n#define regUVD_LMI_RBC_IB_VMID                                                                          0x02b9\n#define regUVD_LMI_RBC_IB_VMID_BASE_IDX                                                                 1\n#define regUVD_LMI_MC_CREDITS                                                                           0x02ba\n#define regUVD_LMI_MC_CREDITS_BASE_IDX                                                                  1\n#define regUVD_LMI_ADP_IND_INDEX                                                                        0x02be\n#define regUVD_LMI_ADP_IND_INDEX_BASE_IDX                                                               1\n#define regUVD_LMI_ADP_IND_DATA                                                                         0x02bf\n#define regUVD_LMI_ADP_IND_DATA_BASE_IDX                                                                1\n#define regUVD_LMI_ADP_PF_EN                                                                            0x02c0\n#define regUVD_LMI_ADP_PF_EN_BASE_IDX                                                                   1\n#define regUVD_LMI_PREF_CTRL                                                                            0x02c2\n#define regUVD_LMI_PREF_CTRL_BASE_IDX                                                                   1\n#define regUVD_LMI_MIF_REF_LUMA_64BIT_BAR_LOW                                                           0x02dd\n#define regUVD_LMI_MIF_REF_LUMA_64BIT_BAR_LOW_BASE_IDX                                                  1\n#define regUVD_LMI_MIF_REF_LUMA_64BIT_BAR_HIGH                                                          0x02de\n#define regUVD_LMI_MIF_REF_LUMA_64BIT_BAR_HIGH_BASE_IDX                                                 1\n#define regVCN_RAS_CNTL                                                                                 0x02df\n#define regVCN_RAS_CNTL_BASE_IDX                                                                        1\n\n\n\n\n#define regUVD_JPEG_CNTL                                                                                0x05c0\n#define regUVD_JPEG_CNTL_BASE_IDX                                                                       1\n#define regUVD_JPEG_RB_BASE                                                                             0x05c1\n#define regUVD_JPEG_RB_BASE_BASE_IDX                                                                    1\n#define regUVD_JPEG_RB_WPTR                                                                             0x05c2\n#define regUVD_JPEG_RB_WPTR_BASE_IDX                                                                    1\n#define regUVD_JPEG_RB_RPTR                                                                             0x05c3\n#define regUVD_JPEG_RB_RPTR_BASE_IDX                                                                    1\n#define regUVD_JPEG_RB_SIZE                                                                             0x05c4\n#define regUVD_JPEG_RB_SIZE_BASE_IDX                                                                    1\n#define regUVD_JPEG_DEC_CNT                                                                             0x05c5\n#define regUVD_JPEG_DEC_CNT_BASE_IDX                                                                    1\n#define regUVD_JPEG_SPS_INFO                                                                            0x05c6\n#define regUVD_JPEG_SPS_INFO_BASE_IDX                                                                   1\n#define regUVD_JPEG_SPS1_INFO                                                                           0x05c7\n#define regUVD_JPEG_SPS1_INFO_BASE_IDX                                                                  1\n#define regUVD_JPEG_RE_TIMER                                                                            0x05c8\n#define regUVD_JPEG_RE_TIMER_BASE_IDX                                                                   1\n#define regUVD_JPEG_DEC_SCRATCH0                                                                        0x05c9\n#define regUVD_JPEG_DEC_SCRATCH0_BASE_IDX                                                               1\n#define regUVD_JPEG_INT_EN                                                                              0x05ca\n#define regUVD_JPEG_INT_EN_BASE_IDX                                                                     1\n#define regUVD_JPEG_INT_STAT                                                                            0x05cb\n#define regUVD_JPEG_INT_STAT_BASE_IDX                                                                   1\n#define regUVD_JPEG_TIER_CNTL0                                                                          0x05cc\n#define regUVD_JPEG_TIER_CNTL0_BASE_IDX                                                                 1\n#define regUVD_JPEG_TIER_CNTL1                                                                          0x05cd\n#define regUVD_JPEG_TIER_CNTL1_BASE_IDX                                                                 1\n#define regUVD_JPEG_TIER_CNTL2                                                                          0x05ce\n#define regUVD_JPEG_TIER_CNTL2_BASE_IDX                                                                 1\n#define regUVD_JPEG_TIER_STATUS                                                                         0x05cf\n#define regUVD_JPEG_TIER_STATUS_BASE_IDX                                                                1\n\n\n\n\n#define regUVD_JPEG_OUTBUF_CNTL                                                                         0x0600\n#define regUVD_JPEG_OUTBUF_CNTL_BASE_IDX                                                                1\n#define regUVD_JPEG_OUTBUF_WPTR                                                                         0x0601\n#define regUVD_JPEG_OUTBUF_WPTR_BASE_IDX                                                                1\n#define regUVD_JPEG_OUTBUF_RPTR                                                                         0x0602\n#define regUVD_JPEG_OUTBUF_RPTR_BASE_IDX                                                                1\n#define regUVD_JPEG_PITCH                                                                               0x0603\n#define regUVD_JPEG_PITCH_BASE_IDX                                                                      1\n#define regUVD_JPEG_UV_PITCH                                                                            0x0604\n#define regUVD_JPEG_UV_PITCH_BASE_IDX                                                                   1\n#define regJPEG_DEC_Y_GFX8_TILING_SURFACE                                                               0x0605\n#define regJPEG_DEC_Y_GFX8_TILING_SURFACE_BASE_IDX                                                      1\n#define regJPEG_DEC_UV_GFX8_TILING_SURFACE                                                              0x0606\n#define regJPEG_DEC_UV_GFX8_TILING_SURFACE_BASE_IDX                                                     1\n#define regJPEG_DEC_GFX8_ADDR_CONFIG                                                                    0x0607\n#define regJPEG_DEC_GFX8_ADDR_CONFIG_BASE_IDX                                                           1\n#define regJPEG_DEC_Y_GFX10_TILING_SURFACE                                                              0x0608\n#define regJPEG_DEC_Y_GFX10_TILING_SURFACE_BASE_IDX                                                     1\n#define regJPEG_DEC_UV_GFX10_TILING_SURFACE                                                             0x0609\n#define regJPEG_DEC_UV_GFX10_TILING_SURFACE_BASE_IDX                                                    1\n#define regJPEG_DEC_GFX10_ADDR_CONFIG                                                                   0x060a\n#define regJPEG_DEC_GFX10_ADDR_CONFIG_BASE_IDX                                                          1\n#define regJPEG_DEC_ADDR_MODE                                                                           0x060b\n#define regJPEG_DEC_ADDR_MODE_BASE_IDX                                                                  1\n#define regUVD_JPEG_OUTPUT_XY                                                                           0x060c\n#define regUVD_JPEG_OUTPUT_XY_BASE_IDX                                                                  1\n#define regUVD_JPEG_GPCOM_CMD                                                                           0x060d\n#define regUVD_JPEG_GPCOM_CMD_BASE_IDX                                                                  1\n#define regUVD_JPEG_GPCOM_DATA0                                                                         0x060e\n#define regUVD_JPEG_GPCOM_DATA0_BASE_IDX                                                                1\n#define regUVD_JPEG_GPCOM_DATA1                                                                         0x060f\n#define regUVD_JPEG_GPCOM_DATA1_BASE_IDX                                                                1\n#define regUVD_JPEG_SCRATCH1                                                                            0x0610\n#define regUVD_JPEG_SCRATCH1_BASE_IDX                                                                   1\n#define regUVD_JPEG_DEC_SOFT_RST                                                                        0x0611\n#define regUVD_JPEG_DEC_SOFT_RST_BASE_IDX                                                               1\n\n\n\n\n#define regUVD_JRBC0_UVD_JRBC_RB_WPTR                                                                   0x0640\n#define regUVD_JRBC0_UVD_JRBC_RB_WPTR_BASE_IDX                                                          1\n#define regUVD_JRBC0_UVD_JRBC_RB_CNTL                                                                   0x0641\n#define regUVD_JRBC0_UVD_JRBC_RB_CNTL_BASE_IDX                                                          1\n#define regUVD_JRBC0_UVD_JRBC_IB_SIZE                                                                   0x0642\n#define regUVD_JRBC0_UVD_JRBC_IB_SIZE_BASE_IDX                                                          1\n#define regUVD_JRBC0_UVD_JRBC_URGENT_CNTL                                                               0x0643\n#define regUVD_JRBC0_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      1\n#define regUVD_JRBC0_UVD_JRBC_RB_REF_DATA                                                               0x0644\n#define regUVD_JRBC0_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      1\n#define regUVD_JRBC0_UVD_JRBC_RB_COND_RD_TIMER                                                          0x0645\n#define regUVD_JRBC0_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 1\n#define regUVD_JRBC0_UVD_JRBC_SOFT_RESET                                                                0x0648\n#define regUVD_JRBC0_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       1\n#define regUVD_JRBC0_UVD_JRBC_STATUS                                                                    0x0649\n#define regUVD_JRBC0_UVD_JRBC_STATUS_BASE_IDX                                                           1\n#define regUVD_JRBC0_UVD_JRBC_RB_RPTR                                                                   0x064a\n#define regUVD_JRBC0_UVD_JRBC_RB_RPTR_BASE_IDX                                                          1\n#define regUVD_JRBC0_UVD_JRBC_RB_BUF_STATUS                                                             0x064b\n#define regUVD_JRBC0_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    1\n#define regUVD_JRBC0_UVD_JRBC_IB_BUF_STATUS                                                             0x064c\n#define regUVD_JRBC0_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    1\n#define regUVD_JRBC0_UVD_JRBC_IB_SIZE_UPDATE                                                            0x064d\n#define regUVD_JRBC0_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   1\n#define regUVD_JRBC0_UVD_JRBC_IB_COND_RD_TIMER                                                          0x064e\n#define regUVD_JRBC0_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 1\n#define regUVD_JRBC0_UVD_JRBC_IB_REF_DATA                                                               0x064f\n#define regUVD_JRBC0_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      1\n#define regUVD_JRBC0_UVD_JPEG_PREEMPT_CMD                                                               0x0650\n#define regUVD_JRBC0_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      1\n#define regUVD_JRBC0_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x0651\n#define regUVD_JRBC0_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              1\n#define regUVD_JRBC0_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x0652\n#define regUVD_JRBC0_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              1\n#define regUVD_JRBC0_UVD_JRBC_RB_SIZE                                                                   0x0653\n#define regUVD_JRBC0_UVD_JRBC_RB_SIZE_BASE_IDX                                                          1\n#define regUVD_JRBC0_UVD_JRBC_SCRATCH0                                                                  0x0654\n#define regUVD_JRBC0_UVD_JRBC_SCRATCH0_BASE_IDX                                                         1\n\n\n\n\n#define regUVD_JMI0_UVD_JPEG_DEC_PF_CTRL                                                                0x0660\n#define regUVD_JMI0_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       1\n#define regUVD_JMI0_UVD_LMI_JRBC_CTRL                                                                   0x0661\n#define regUVD_JMI0_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          1\n#define regUVD_JMI0_UVD_LMI_JPEG_CTRL                                                                   0x0662\n#define regUVD_JMI0_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          1\n#define regUVD_JMI0_JPEG_LMI_DROP                                                                       0x0663\n#define regUVD_JMI0_JPEG_LMI_DROP_BASE_IDX                                                              1\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_VMID                                                                0x0664\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       1\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_VMID                                                                0x0665\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       1\n#define regUVD_JMI0_UVD_LMI_JPEG_VMID                                                                   0x0666\n#define regUVD_JMI0_UVD_LMI_JPEG_VMID_BASE_IDX                                                          1\n#define regUVD_JMI0_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x0667\n#define regUVD_JMI0_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   1\n#define regUVD_JMI0_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x0668\n#define regUVD_JMI0_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  1\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x0669\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              1\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x066a\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             1\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x066b\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       1\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x066c\n#define regUVD_JMI0_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      1\n#define regUVD_JMI0_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x066d\n#define regUVD_JMI0_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  1\n#define regUVD_JMI0_UVD_JMI_DEC_SWAP_CNTL                                                               0x066e\n#define regUVD_JMI0_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      1\n#define regUVD_JMI0_UVD_JMI_ATOMIC_CNTL                                                                 0x066f\n#define regUVD_JMI0_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        1\n#define regUVD_JMI0_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x0670\n#define regUVD_JMI0_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   1\n#define regUVD_JMI0_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x0671\n#define regUVD_JMI0_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  1\n#define regUVD_JMI0_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x0672\n#define regUVD_JMI0_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            1\n#define regUVD_JMI0_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x0673\n#define regUVD_JMI0_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           1\n#define regUVD_JMI0_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x0674\n#define regUVD_JMI0_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           1\n#define regUVD_JMI0_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x0675\n#define regUVD_JMI0_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          1\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x0676\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              1\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x0677\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             1\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x0678\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       1\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x0679\n#define regUVD_JMI0_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      1\n#define regUVD_JMI0_UVD_JMI_ATOMIC_CNTL2                                                                0x067d\n#define regUVD_JMI0_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       1\n\n\n\n\n#define regUVD_JADP_MCIF_URGENT_CTRL                                                                    0x06c1\n#define regUVD_JADP_MCIF_URGENT_CTRL_BASE_IDX                                                           1\n#define regUVD_JMI_URGENT_CTRL                                                                          0x06c2\n#define regUVD_JMI_URGENT_CTRL_BASE_IDX                                                                 1\n#define regUVD_JMI_CTRL                                                                                 0x06c3\n#define regUVD_JMI_CTRL_BASE_IDX                                                                        1\n#define regJPEG_MEMCHECK_CLAMPING_CNTL                                                                  0x06c4\n#define regJPEG_MEMCHECK_CLAMPING_CNTL_BASE_IDX                                                         1\n#define regJPEG_MEMCHECK_SAFE_ADDR                                                                      0x06c5\n#define regJPEG_MEMCHECK_SAFE_ADDR_BASE_IDX                                                             1\n#define regJPEG_MEMCHECK_SAFE_ADDR_64BIT                                                                0x06c6\n#define regJPEG_MEMCHECK_SAFE_ADDR_64BIT_BASE_IDX                                                       1\n#define regUVD_JMI_LAT_CTRL                                                                             0x06c7\n#define regUVD_JMI_LAT_CTRL_BASE_IDX                                                                    1\n#define regUVD_JMI_LAT_CNTR                                                                             0x06c8\n#define regUVD_JMI_LAT_CNTR_BASE_IDX                                                                    1\n#define regUVD_JMI_AVG_LAT_CNTR                                                                         0x06c9\n#define regUVD_JMI_AVG_LAT_CNTR_BASE_IDX                                                                1\n#define regUVD_JMI_PERFMON_CTRL                                                                         0x06ca\n#define regUVD_JMI_PERFMON_CTRL_BASE_IDX                                                                1\n#define regUVD_JMI_PERFMON_COUNT_LO                                                                     0x06cb\n#define regUVD_JMI_PERFMON_COUNT_LO_BASE_IDX                                                            1\n#define regUVD_JMI_PERFMON_COUNT_HI                                                                     0x06cc\n#define regUVD_JMI_PERFMON_COUNT_HI_BASE_IDX                                                            1\n#define regUVD_JMI_CLEAN_STATUS                                                                         0x06cd\n#define regUVD_JMI_CLEAN_STATUS_BASE_IDX                                                                1\n#define regUVD_JMI_CNTL                                                                                 0x06ce\n#define regUVD_JMI_CNTL_BASE_IDX                                                                        1\n\n\n\n\n#define regJPEG_SOFT_RESET_STATUS                                                                       0x0700\n#define regJPEG_SOFT_RESET_STATUS_BASE_IDX                                                              1\n#define regJPEG_SYS_INT_EN                                                                              0x0701\n#define regJPEG_SYS_INT_EN_BASE_IDX                                                                     1\n#define regJPEG_SYS_INT_EN1                                                                             0x0702\n#define regJPEG_SYS_INT_EN1_BASE_IDX                                                                    1\n#define regJPEG_SYS_INT_STATUS                                                                          0x0703\n#define regJPEG_SYS_INT_STATUS_BASE_IDX                                                                 1\n#define regJPEG_SYS_INT_STATUS1                                                                         0x0704\n#define regJPEG_SYS_INT_STATUS1_BASE_IDX                                                                1\n#define regJPEG_SYS_INT_ACK                                                                             0x0705\n#define regJPEG_SYS_INT_ACK_BASE_IDX                                                                    1\n#define regJPEG_SYS_INT_ACK1                                                                            0x0706\n#define regJPEG_SYS_INT_ACK1_BASE_IDX                                                                   1\n#define regJPEG_MEMCHECK_SYS_INT_EN                                                                     0x0707\n#define regJPEG_MEMCHECK_SYS_INT_EN_BASE_IDX                                                            1\n#define regJPEG_MEMCHECK_SYS_INT_EN1                                                                    0x0708\n#define regJPEG_MEMCHECK_SYS_INT_EN1_BASE_IDX                                                           1\n#define regJPEG_MEMCHECK_SYS_INT_STAT                                                                   0x0709\n#define regJPEG_MEMCHECK_SYS_INT_STAT_BASE_IDX                                                          1\n#define regJPEG_MEMCHECK_SYS_INT_STAT1                                                                  0x070a\n#define regJPEG_MEMCHECK_SYS_INT_STAT1_BASE_IDX                                                         1\n#define regJPEG_MEMCHECK_SYS_INT_STAT2                                                                  0x070b\n#define regJPEG_MEMCHECK_SYS_INT_STAT2_BASE_IDX                                                         1\n#define regJPEG_MEMCHECK_SYS_INT_ACK                                                                    0x070c\n#define regJPEG_MEMCHECK_SYS_INT_ACK_BASE_IDX                                                           1\n#define regJPEG_MEMCHECK_SYS_INT_ACK1                                                                   0x070d\n#define regJPEG_MEMCHECK_SYS_INT_ACK1_BASE_IDX                                                          1\n#define regJPEG_MEMCHECK_SYS_INT_ACK2                                                                   0x070e\n#define regJPEG_MEMCHECK_SYS_INT_ACK2_BASE_IDX                                                          1\n#define regJPEG_MASTINT_EN                                                                              0x0710\n#define regJPEG_MASTINT_EN_BASE_IDX                                                                     1\n#define regJPEG_IH_CTRL                                                                                 0x0711\n#define regJPEG_IH_CTRL_BASE_IDX                                                                        1\n#define regJRBBM_ARB_CTRL                                                                               0x0713\n#define regJRBBM_ARB_CTRL_BASE_IDX                                                                      1\n\n\n\n\n#define regJPEG_CGC_GATE                                                                                0x0720\n#define regJPEG_CGC_GATE_BASE_IDX                                                                       1\n#define regJPEG_CGC_CTRL                                                                                0x0721\n#define regJPEG_CGC_CTRL_BASE_IDX                                                                       1\n#define regJPEG_CGC_STATUS                                                                              0x0722\n#define regJPEG_CGC_STATUS_BASE_IDX                                                                     1\n#define regJPEG_COMN_CGC_MEM_CTRL                                                                       0x0723\n#define regJPEG_COMN_CGC_MEM_CTRL_BASE_IDX                                                              1\n#define regJPEG_DEC_CGC_MEM_CTRL                                                                        0x0724\n#define regJPEG_DEC_CGC_MEM_CTRL_BASE_IDX                                                               1\n#define regJPEG_ENC_CGC_MEM_CTRL                                                                        0x0726\n#define regJPEG_ENC_CGC_MEM_CTRL_BASE_IDX                                                               1\n#define regJPEG_PERF_BANK_CONF                                                                          0x0727\n#define regJPEG_PERF_BANK_CONF_BASE_IDX                                                                 1\n#define regJPEG_PERF_BANK_EVENT_SEL                                                                     0x0728\n#define regJPEG_PERF_BANK_EVENT_SEL_BASE_IDX                                                            1\n#define regJPEG_PERF_BANK_COUNT0                                                                        0x0729\n#define regJPEG_PERF_BANK_COUNT0_BASE_IDX                                                               1\n#define regJPEG_PERF_BANK_COUNT1                                                                        0x072a\n#define regJPEG_PERF_BANK_COUNT1_BASE_IDX                                                               1\n#define regJPEG_PERF_BANK_COUNT2                                                                        0x072b\n#define regJPEG_PERF_BANK_COUNT2_BASE_IDX                                                               1\n#define regJPEG_PERF_BANK_COUNT3                                                                        0x072c\n#define regJPEG_PERF_BANK_COUNT3_BASE_IDX                                                               1\n\n\n\n\n#define regUVD_PGFSM_CONFIG                                                                             0x0000\n#define regUVD_PGFSM_CONFIG_BASE_IDX                                                                    1\n#define regUVD_PGFSM_STATUS                                                                             0x0001\n#define regUVD_PGFSM_STATUS_BASE_IDX                                                                    1\n#define regUVD_POWER_STATUS                                                                             0x0002\n#define regUVD_POWER_STATUS_BASE_IDX                                                                    1\n#define regUVD_JPEG_POWER_STATUS                                                                        0x0003\n#define regUVD_JPEG_POWER_STATUS_BASE_IDX                                                               1\n#define regUVD_MC_DJPEG_RD_SPACE                                                                        0x0006\n#define regUVD_MC_DJPEG_RD_SPACE_BASE_IDX                                                               1\n#define regUVD_MC_DJPEG_WR_SPACE                                                                        0x0007\n#define regUVD_MC_DJPEG_WR_SPACE_BASE_IDX                                                               1\n#define regUVD_MC_EJPEG_RD_SPACE                                                                        0x0008\n#define regUVD_MC_EJPEG_RD_SPACE_BASE_IDX                                                               1\n#define regUVD_MC_EJPEG_WR_SPACE                                                                        0x0009\n#define regUVD_MC_EJPEG_WR_SPACE_BASE_IDX                                                               1\n#define regUVD_PG_IND_INDEX                                                                             0x000c\n#define regUVD_PG_IND_INDEX_BASE_IDX                                                                    1\n#define regUVD_PG_IND_DATA                                                                              0x000e\n#define regUVD_PG_IND_DATA_BASE_IDX                                                                     1\n#define regCC_UVD_HARVESTING                                                                            0x000f\n#define regCC_UVD_HARVESTING_BASE_IDX                                                                   1\n#define regUVD_DPG_LMA_CTL                                                                              0x0011\n#define regUVD_DPG_LMA_CTL_BASE_IDX                                                                     1\n#define regUVD_DPG_LMA_DATA                                                                             0x0012\n#define regUVD_DPG_LMA_DATA_BASE_IDX                                                                    1\n#define regUVD_DPG_LMA_MASK                                                                             0x0013\n#define regUVD_DPG_LMA_MASK_BASE_IDX                                                                    1\n#define regUVD_DPG_PAUSE                                                                                0x0014\n#define regUVD_DPG_PAUSE_BASE_IDX                                                                       1\n#define regUVD_SCRATCH1                                                                                 0x0015\n#define regUVD_SCRATCH1_BASE_IDX                                                                        1\n#define regUVD_SCRATCH2                                                                                 0x0016\n#define regUVD_SCRATCH2_BASE_IDX                                                                        1\n#define regUVD_SCRATCH3                                                                                 0x0017\n#define regUVD_SCRATCH3_BASE_IDX                                                                        1\n#define regUVD_SCRATCH4                                                                                 0x0018\n#define regUVD_SCRATCH4_BASE_IDX                                                                        1\n#define regUVD_SCRATCH5                                                                                 0x0019\n#define regUVD_SCRATCH5_BASE_IDX                                                                        1\n#define regUVD_SCRATCH6                                                                                 0x001a\n#define regUVD_SCRATCH6_BASE_IDX                                                                        1\n#define regUVD_SCRATCH7                                                                                 0x001b\n#define regUVD_SCRATCH7_BASE_IDX                                                                        1\n#define regUVD_SCRATCH8                                                                                 0x001c\n#define regUVD_SCRATCH8_BASE_IDX                                                                        1\n#define regUVD_SCRATCH9                                                                                 0x001d\n#define regUVD_SCRATCH9_BASE_IDX                                                                        1\n#define regUVD_SCRATCH10                                                                                0x001e\n#define regUVD_SCRATCH10_BASE_IDX                                                                       1\n#define regUVD_SCRATCH11                                                                                0x001f\n#define regUVD_SCRATCH11_BASE_IDX                                                                       1\n#define regUVD_SCRATCH12                                                                                0x0020\n#define regUVD_SCRATCH12_BASE_IDX                                                                       1\n#define regUVD_SCRATCH13                                                                                0x0021\n#define regUVD_SCRATCH13_BASE_IDX                                                                       1\n#define regUVD_SCRATCH14                                                                                0x0022\n#define regUVD_SCRATCH14_BASE_IDX                                                                       1\n#define regUVD_FREE_COUNTER_REG                                                                         0x0023\n#define regUVD_FREE_COUNTER_REG_BASE_IDX                                                                1\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                         0x0024\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                1\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                        0x0025\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                               1\n#define regUVD_DPG_VCPU_CACHE_OFFSET0                                                                   0x0026\n#define regUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX                                                          1\n#define regUVD_DPG_LMI_VCPU_CACHE_VMID                                                                  0x0027\n#define regUVD_DPG_LMI_VCPU_CACHE_VMID_BASE_IDX                                                         1\n#define regUVD_REG_FILTER_EN                                                                            0x0028\n#define regUVD_REG_FILTER_EN_BASE_IDX                                                                   1\n#define regUVD_SECURITY_REG_VIO_REPORT                                                                  0x0029\n#define regUVD_SECURITY_REG_VIO_REPORT_BASE_IDX                                                         1\n#define regUVD_FW_VERSION                                                                               0x002a\n#define regUVD_FW_VERSION_BASE_IDX                                                                      1\n#define regUVD_PF_STATUS                                                                                0x002c\n#define regUVD_PF_STATUS_BASE_IDX                                                                       1\n#define regUVD_DPG_CLK_EN_VCPU_REPORT                                                                   0x002e\n#define regUVD_DPG_CLK_EN_VCPU_REPORT_BASE_IDX                                                          1\n#define regCC_UVD_VCPU_ERR_DETECT_BOT_LO                                                                0x002f\n#define regCC_UVD_VCPU_ERR_DETECT_BOT_LO_BASE_IDX                                                       1\n#define regCC_UVD_VCPU_ERR_DETECT_BOT_HI                                                                0x0030\n#define regCC_UVD_VCPU_ERR_DETECT_BOT_HI_BASE_IDX                                                       1\n#define regCC_UVD_VCPU_ERR_DETECT_TOP_LO                                                                0x0031\n#define regCC_UVD_VCPU_ERR_DETECT_TOP_LO_BASE_IDX                                                       1\n#define regCC_UVD_VCPU_ERR_DETECT_TOP_HI                                                                0x0032\n#define regCC_UVD_VCPU_ERR_DETECT_TOP_HI_BASE_IDX                                                       1\n#define regCC_UVD_VCPU_ERR                                                                              0x0033\n#define regCC_UVD_VCPU_ERR_BASE_IDX                                                                     1\n#define regCC_UVD_VCPU_ERR_INST_ADDR_LO                                                                 0x0034\n#define regCC_UVD_VCPU_ERR_INST_ADDR_LO_BASE_IDX                                                        1\n#define regCC_UVD_VCPU_ERR_INST_ADDR_HI                                                                 0x0035\n#define regCC_UVD_VCPU_ERR_INST_ADDR_HI_BASE_IDX                                                        1\n#define regUVD_LMI_MMSCH_NC_SPACE                                                                       0x003d\n#define regUVD_LMI_MMSCH_NC_SPACE_BASE_IDX                                                              1\n#define regUVD_LMI_ATOMIC_SPACE                                                                         0x003e\n#define regUVD_LMI_ATOMIC_SPACE_BASE_IDX                                                                1\n#define regUVD_GFX8_ADDR_CONFIG                                                                         0x0041\n#define regUVD_GFX8_ADDR_CONFIG_BASE_IDX                                                                1\n#define regUVD_GFX10_ADDR_CONFIG                                                                        0x0042\n#define regUVD_GFX10_ADDR_CONFIG_BASE_IDX                                                               1\n#define regUVD_GPCNT2_CNTL                                                                              0x0043\n#define regUVD_GPCNT2_CNTL_BASE_IDX                                                                     1\n#define regUVD_GPCNT2_TARGET_LOWER                                                                      0x0044\n#define regUVD_GPCNT2_TARGET_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT2_STATUS_LOWER                                                                      0x0045\n#define regUVD_GPCNT2_STATUS_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT2_TARGET_UPPER                                                                      0x0046\n#define regUVD_GPCNT2_TARGET_UPPER_BASE_IDX                                                             1\n#define regUVD_GPCNT2_STATUS_UPPER                                                                      0x0047\n#define regUVD_GPCNT2_STATUS_UPPER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_CNTL                                                                              0x0048\n#define regUVD_GPCNT3_CNTL_BASE_IDX                                                                     1\n#define regUVD_GPCNT3_TARGET_LOWER                                                                      0x0049\n#define regUVD_GPCNT3_TARGET_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_STATUS_LOWER                                                                      0x004a\n#define regUVD_GPCNT3_STATUS_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_TARGET_UPPER                                                                      0x004b\n#define regUVD_GPCNT3_TARGET_UPPER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_STATUS_UPPER                                                                      0x004c\n#define regUVD_GPCNT3_STATUS_UPPER_BASE_IDX                                                             1\n#define regUVD_VCLK_DS_CNTL                                                                             0x004d\n#define regUVD_VCLK_DS_CNTL_BASE_IDX                                                                    1\n#define regUVD_DCLK_DS_CNTL                                                                             0x004e\n#define regUVD_DCLK_DS_CNTL_BASE_IDX                                                                    1\n#define regUVD_TSC_LOWER                                                                                0x004f\n#define regUVD_TSC_LOWER_BASE_IDX                                                                       1\n#define regUVD_TSC_UPPER                                                                                0x0050\n#define regUVD_TSC_UPPER_BASE_IDX                                                                       1\n#define regVCN_FEATURES                                                                                 0x0051\n#define regVCN_FEATURES_BASE_IDX                                                                        1\n#define regUVD_GPUIOV_STATUS                                                                            0x0055\n#define regUVD_GPUIOV_STATUS_BASE_IDX                                                                   1\n#define regUVD_RAS_VCPU_VCODEC_STATUS                                                                   0x0057\n#define regUVD_RAS_VCPU_VCODEC_STATUS_BASE_IDX                                                          1\n#define regUVD_RAS_MMSCH_FATAL_ERROR                                                                    0x0058\n#define regUVD_RAS_MMSCH_FATAL_ERROR_BASE_IDX                                                           1\n#define regUVD_RAS_JPEG0_STATUS                                                                         0x0059\n#define regUVD_RAS_JPEG0_STATUS_BASE_IDX                                                                1\n#define regUVD_RAS_JPEG1_STATUS                                                                         0x005a\n#define regUVD_RAS_JPEG1_STATUS_BASE_IDX                                                                1\n#define regUVD_RAS_CNTL_PMI_ARB                                                                         0x005b\n#define regUVD_RAS_CNTL_PMI_ARB_BASE_IDX                                                                1\n#define regUVD_SCRATCH15                                                                                0x005c\n#define regUVD_SCRATCH15_BASE_IDX                                                                       1\n#define regVCN_JPEG_DB_CTRL1                                                                            0x005d\n#define regVCN_JPEG_DB_CTRL1_BASE_IDX                                                                   1\n#define regVCN_JPEG_DB_CTRL2                                                                            0x005e\n#define regVCN_JPEG_DB_CTRL2_BASE_IDX                                                                   1\n#define regVCN_JPEG_DB_CTRL3                                                                            0x005f\n#define regVCN_JPEG_DB_CTRL3_BASE_IDX                                                                   1\n#define regVCN_JPEG_DB_CTRL4                                                                            0x0060\n#define regVCN_JPEG_DB_CTRL4_BASE_IDX                                                                   1\n#define regVCN_JPEG_DB_CTRL5                                                                            0x0061\n#define regVCN_JPEG_DB_CTRL5_BASE_IDX                                                                   1\n#define regVCN_JPEG_DB_CTRL6                                                                            0x0062\n#define regVCN_JPEG_DB_CTRL6_BASE_IDX                                                                   1\n#define regVCN_JPEG_DB_CTRL7                                                                            0x0063\n#define regVCN_JPEG_DB_CTRL7_BASE_IDX                                                                   1\n#define regUVD_SCRATCH32                                                                                0x006d\n#define regUVD_SCRATCH32_BASE_IDX                                                                       1\n#define regUVD_VERSION                                                                                  0x006e\n#define regUVD_VERSION_BASE_IDX                                                                         1\n#define regVCN_RB_DB_CTRL                                                                               0x0070\n#define regVCN_RB_DB_CTRL_BASE_IDX                                                                      1\n#define regVCN_JPEG_DB_CTRL                                                                             0x0071\n#define regVCN_JPEG_DB_CTRL_BASE_IDX                                                                    1\n#define regVCN_RB1_DB_CTRL                                                                              0x0072\n#define regVCN_RB1_DB_CTRL_BASE_IDX                                                                     1\n#define regVCN_RB2_DB_CTRL                                                                              0x0073\n#define regVCN_RB2_DB_CTRL_BASE_IDX                                                                     1\n#define regVCN_RB3_DB_CTRL                                                                              0x0074\n#define regVCN_RB3_DB_CTRL_BASE_IDX                                                                     1\n#define regVCN_RB4_DB_CTRL                                                                              0x0075\n#define regVCN_RB4_DB_CTRL_BASE_IDX                                                                     1\n#define regVCN_RB_ENABLE                                                                                0x0085\n#define regVCN_RB_ENABLE_BASE_IDX                                                                       1\n#define regVCN_RB_WPTR_CTRL                                                                             0x0086\n#define regVCN_RB_WPTR_CTRL_BASE_IDX                                                                    1\n#define regUVD_RB_RPTR                                                                                  0x00ac\n#define regUVD_RB_RPTR_BASE_IDX                                                                         1\n#define regUVD_RB_WPTR                                                                                  0x00ad\n#define regUVD_RB_WPTR_BASE_IDX                                                                         1\n#define regUVD_RB_RPTR2                                                                                 0x00ae\n#define regUVD_RB_RPTR2_BASE_IDX                                                                        1\n#define regUVD_RB_WPTR2                                                                                 0x00af\n#define regUVD_RB_WPTR2_BASE_IDX                                                                        1\n#define regUVD_RB_RPTR3                                                                                 0x00b0\n#define regUVD_RB_RPTR3_BASE_IDX                                                                        1\n#define regUVD_RB_WPTR3                                                                                 0x00b1\n#define regUVD_RB_WPTR3_BASE_IDX                                                                        1\n#define regUVD_RB_RPTR4                                                                                 0x00b2\n#define regUVD_RB_RPTR4_BASE_IDX                                                                        1\n#define regUVD_RB_WPTR4                                                                                 0x00b3\n#define regUVD_RB_WPTR4_BASE_IDX                                                                        1\n#define regUVD_OUT_RB_RPTR                                                                              0x00b4\n#define regUVD_OUT_RB_RPTR_BASE_IDX                                                                     1\n#define regUVD_OUT_RB_WPTR                                                                              0x00b5\n#define regUVD_OUT_RB_WPTR_BASE_IDX                                                                     1\n#define regUVD_AUDIO_RB_RPTR                                                                            0x00b6\n#define regUVD_AUDIO_RB_RPTR_BASE_IDX                                                                   1\n#define regUVD_AUDIO_RB_WPTR                                                                            0x00b7\n#define regUVD_AUDIO_RB_WPTR_BASE_IDX                                                                   1\n#define regUVD_RBC_RB_RPTR                                                                              0x00b8\n#define regUVD_RBC_RB_RPTR_BASE_IDX                                                                     1\n#define regUVD_RBC_RB_WPTR                                                                              0x00b9\n#define regUVD_RBC_RB_WPTR_BASE_IDX                                                                     1\n#define regUVD_DPG_LMA_CTL2                                                                             0x00bb\n#define regUVD_DPG_LMA_CTL2_BASE_IDX                                                                    1\n\n\n\n\n#define regMMSCH_UCODE_ADDR                                                                             0x0540\n#define regMMSCH_UCODE_ADDR_BASE_IDX                                                                    1\n#define regMMSCH_UCODE_DATA                                                                             0x0541\n#define regMMSCH_UCODE_DATA_BASE_IDX                                                                    1\n#define regMMSCH_SRAM_ADDR                                                                              0x0542\n#define regMMSCH_SRAM_ADDR_BASE_IDX                                                                     1\n#define regMMSCH_SRAM_DATA                                                                              0x0543\n#define regMMSCH_SRAM_DATA_BASE_IDX                                                                     1\n#define regMMSCH_VF_SRAM_OFFSET                                                                         0x0544\n#define regMMSCH_VF_SRAM_OFFSET_BASE_IDX                                                                1\n#define regMMSCH_DB_SRAM_OFFSET                                                                         0x0545\n#define regMMSCH_DB_SRAM_OFFSET_BASE_IDX                                                                1\n#define regMMSCH_CTX_SRAM_OFFSET                                                                        0x0546\n#define regMMSCH_CTX_SRAM_OFFSET_BASE_IDX                                                               1\n#define regMMSCH_CTL                                                                                    0x0547\n#define regMMSCH_CTL_BASE_IDX                                                                           1\n#define regMMSCH_INTR                                                                                   0x0548\n#define regMMSCH_INTR_BASE_IDX                                                                          1\n#define regMMSCH_INTR_ACK                                                                               0x0549\n#define regMMSCH_INTR_ACK_BASE_IDX                                                                      1\n#define regMMSCH_INTR_STATUS                                                                            0x054a\n#define regMMSCH_INTR_STATUS_BASE_IDX                                                                   1\n#define regMMSCH_VF_VMID                                                                                0x054b\n#define regMMSCH_VF_VMID_BASE_IDX                                                                       1\n#define regMMSCH_VF_CTX_ADDR_LO                                                                         0x054c\n#define regMMSCH_VF_CTX_ADDR_LO_BASE_IDX                                                                1\n#define regMMSCH_VF_CTX_ADDR_HI                                                                         0x054d\n#define regMMSCH_VF_CTX_ADDR_HI_BASE_IDX                                                                1\n#define regMMSCH_VF_CTX_SIZE                                                                            0x054e\n#define regMMSCH_VF_CTX_SIZE_BASE_IDX                                                                   1\n#define regMMSCH_VF_GPCOM_ADDR_LO                                                                       0x054f\n#define regMMSCH_VF_GPCOM_ADDR_LO_BASE_IDX                                                              1\n#define regMMSCH_VF_GPCOM_ADDR_HI                                                                       0x0550\n#define regMMSCH_VF_GPCOM_ADDR_HI_BASE_IDX                                                              1\n#define regMMSCH_VF_GPCOM_SIZE                                                                          0x0551\n#define regMMSCH_VF_GPCOM_SIZE_BASE_IDX                                                                 1\n#define regMMSCH_VF_MAILBOX_HOST                                                                        0x0552\n#define regMMSCH_VF_MAILBOX_HOST_BASE_IDX                                                               1\n#define regMMSCH_VF_MAILBOX_RESP                                                                        0x0553\n#define regMMSCH_VF_MAILBOX_RESP_BASE_IDX                                                               1\n#define regMMSCH_VF_MAILBOX_0                                                                           0x0554\n#define regMMSCH_VF_MAILBOX_0_BASE_IDX                                                                  1\n#define regMMSCH_VF_MAILBOX_0_RESP                                                                      0x0555\n#define regMMSCH_VF_MAILBOX_0_RESP_BASE_IDX                                                             1\n#define regMMSCH_VF_MAILBOX_1                                                                           0x0556\n#define regMMSCH_VF_MAILBOX_1_BASE_IDX                                                                  1\n#define regMMSCH_VF_MAILBOX_1_RESP                                                                      0x0557\n#define regMMSCH_VF_MAILBOX_1_RESP_BASE_IDX                                                             1\n#define regMMSCH_CNTL                                                                                   0x055c\n#define regMMSCH_CNTL_BASE_IDX                                                                          1\n#define regMMSCH_NONCACHE_OFFSET0                                                                       0x055d\n#define regMMSCH_NONCACHE_OFFSET0_BASE_IDX                                                              1\n#define regMMSCH_NONCACHE_SIZE0                                                                         0x055e\n#define regMMSCH_NONCACHE_SIZE0_BASE_IDX                                                                1\n#define regMMSCH_NONCACHE_OFFSET1                                                                       0x055f\n#define regMMSCH_NONCACHE_OFFSET1_BASE_IDX                                                              1\n#define regMMSCH_NONCACHE_SIZE1                                                                         0x0560\n#define regMMSCH_NONCACHE_SIZE1_BASE_IDX                                                                1\n#define regMMSCH_PROC_STATE1                                                                            0x0566\n#define regMMSCH_PROC_STATE1_BASE_IDX                                                                   1\n#define regMMSCH_LAST_MC_ADDR                                                                           0x0567\n#define regMMSCH_LAST_MC_ADDR_BASE_IDX                                                                  1\n#define regMMSCH_LAST_MEM_ACCESS_HI                                                                     0x0568\n#define regMMSCH_LAST_MEM_ACCESS_HI_BASE_IDX                                                            1\n#define regMMSCH_LAST_MEM_ACCESS_LO                                                                     0x0569\n#define regMMSCH_LAST_MEM_ACCESS_LO_BASE_IDX                                                            1\n#define regMMSCH_IOV_ACTIVE_FCN_ID                                                                      0x056a\n#define regMMSCH_IOV_ACTIVE_FCN_ID_BASE_IDX                                                             1\n#define regMMSCH_SCRATCH_0                                                                              0x056b\n#define regMMSCH_SCRATCH_0_BASE_IDX                                                                     1\n#define regMMSCH_SCRATCH_1                                                                              0x056c\n#define regMMSCH_SCRATCH_1_BASE_IDX                                                                     1\n#define regMMSCH_GPUIOV_SCH_BLOCK_0                                                                     0x056d\n#define regMMSCH_GPUIOV_SCH_BLOCK_0_BASE_IDX                                                            1\n#define regMMSCH_GPUIOV_CMD_CONTROL_0                                                                   0x056e\n#define regMMSCH_GPUIOV_CMD_CONTROL_0_BASE_IDX                                                          1\n#define regMMSCH_GPUIOV_CMD_STATUS_0                                                                    0x056f\n#define regMMSCH_GPUIOV_CMD_STATUS_0_BASE_IDX                                                           1\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_0                                                                0x0570\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_0_BASE_IDX                                                       1\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_0                                                                   0x0571\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_0_BASE_IDX                                                          1\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_0                                                                 0x0572\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_0_BASE_IDX                                                        1\n#define regMMSCH_GPUIOV_DW6_0                                                                           0x0573\n#define regMMSCH_GPUIOV_DW6_0_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_DW7_0                                                                           0x0574\n#define regMMSCH_GPUIOV_DW7_0_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_DW8_0                                                                           0x0575\n#define regMMSCH_GPUIOV_DW8_0_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_SCH_BLOCK_1                                                                     0x0576\n#define regMMSCH_GPUIOV_SCH_BLOCK_1_BASE_IDX                                                            1\n#define regMMSCH_GPUIOV_CMD_CONTROL_1                                                                   0x0577\n#define regMMSCH_GPUIOV_CMD_CONTROL_1_BASE_IDX                                                          1\n#define regMMSCH_GPUIOV_CMD_STATUS_1                                                                    0x0578\n#define regMMSCH_GPUIOV_CMD_STATUS_1_BASE_IDX                                                           1\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_1                                                                0x0579\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_1_BASE_IDX                                                       1\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_1                                                                   0x057a\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_1_BASE_IDX                                                          1\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_1                                                                 0x057b\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_1_BASE_IDX                                                        1\n#define regMMSCH_GPUIOV_DW6_1                                                                           0x057c\n#define regMMSCH_GPUIOV_DW6_1_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_DW7_1                                                                           0x057d\n#define regMMSCH_GPUIOV_DW7_1_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_DW8_1                                                                           0x057e\n#define regMMSCH_GPUIOV_DW8_1_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_CNTXT                                                                           0x057f\n#define regMMSCH_GPUIOV_CNTXT_BASE_IDX                                                                  1\n#define regMMSCH_SCRATCH_2                                                                              0x0580\n#define regMMSCH_SCRATCH_2_BASE_IDX                                                                     1\n#define regMMSCH_SCRATCH_3                                                                              0x0581\n#define regMMSCH_SCRATCH_3_BASE_IDX                                                                     1\n#define regMMSCH_SCRATCH_4                                                                              0x0582\n#define regMMSCH_SCRATCH_4_BASE_IDX                                                                     1\n#define regMMSCH_SCRATCH_5                                                                              0x0583\n#define regMMSCH_SCRATCH_5_BASE_IDX                                                                     1\n#define regMMSCH_SCRATCH_6                                                                              0x0584\n#define regMMSCH_SCRATCH_6_BASE_IDX                                                                     1\n#define regMMSCH_SCRATCH_7                                                                              0x0585\n#define regMMSCH_SCRATCH_7_BASE_IDX                                                                     1\n#define regMMSCH_VFID_FIFO_HEAD_0                                                                       0x0586\n#define regMMSCH_VFID_FIFO_HEAD_0_BASE_IDX                                                              1\n#define regMMSCH_VFID_FIFO_TAIL_0                                                                       0x0587\n#define regMMSCH_VFID_FIFO_TAIL_0_BASE_IDX                                                              1\n#define regMMSCH_VFID_FIFO_HEAD_1                                                                       0x0588\n#define regMMSCH_VFID_FIFO_HEAD_1_BASE_IDX                                                              1\n#define regMMSCH_VFID_FIFO_TAIL_1                                                                       0x0589\n#define regMMSCH_VFID_FIFO_TAIL_1_BASE_IDX                                                              1\n#define regMMSCH_NACK_STATUS                                                                            0x058a\n#define regMMSCH_NACK_STATUS_BASE_IDX                                                                   1\n#define regMMSCH_VF_MAILBOX0_DATA                                                                       0x058b\n#define regMMSCH_VF_MAILBOX0_DATA_BASE_IDX                                                              1\n#define regMMSCH_VF_MAILBOX1_DATA                                                                       0x058c\n#define regMMSCH_VF_MAILBOX1_DATA_BASE_IDX                                                              1\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_0                                                                  0x058d\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_0_BASE_IDX                                                         1\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_0                                                                 0x058e\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_0_BASE_IDX                                                        1\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_0                                                              0x058f\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_0_BASE_IDX                                                     1\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_1                                                                  0x0590\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_1_BASE_IDX                                                         1\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_1                                                                 0x0591\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_1_BASE_IDX                                                        1\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_1                                                              0x0592\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_1_BASE_IDX                                                     1\n#define regMMSCH_GPUIOV_CNTXT_IP                                                                        0x0593\n#define regMMSCH_GPUIOV_CNTXT_IP_BASE_IDX                                                               1\n#define regMMSCH_GPUIOV_SCH_BLOCK_2                                                                     0x0594\n#define regMMSCH_GPUIOV_SCH_BLOCK_2_BASE_IDX                                                            1\n#define regMMSCH_GPUIOV_CMD_CONTROL_2                                                                   0x0595\n#define regMMSCH_GPUIOV_CMD_CONTROL_2_BASE_IDX                                                          1\n#define regMMSCH_GPUIOV_CMD_STATUS_2                                                                    0x0596\n#define regMMSCH_GPUIOV_CMD_STATUS_2_BASE_IDX                                                           1\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_2                                                                0x0597\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_2_BASE_IDX                                                       1\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_2                                                                   0x0598\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_2_BASE_IDX                                                          1\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_2                                                                 0x0599\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_2_BASE_IDX                                                        1\n#define regMMSCH_GPUIOV_DW6_2                                                                           0x059a\n#define regMMSCH_GPUIOV_DW6_2_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_DW7_2                                                                           0x059b\n#define regMMSCH_GPUIOV_DW7_2_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_DW8_2                                                                           0x059c\n#define regMMSCH_GPUIOV_DW8_2_BASE_IDX                                                                  1\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_2                                                                  0x059d\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_2_BASE_IDX                                                         1\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_2                                                                 0x059e\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_2_BASE_IDX                                                        1\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_2                                                              0x059f\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_2_BASE_IDX                                                     1\n#define regMMSCH_VFID_FIFO_HEAD_2                                                                       0x05a0\n#define regMMSCH_VFID_FIFO_HEAD_2_BASE_IDX                                                              1\n#define regMMSCH_VFID_FIFO_TAIL_2                                                                       0x05a1\n#define regMMSCH_VFID_FIFO_TAIL_2_BASE_IDX                                                              1\n#define regMMSCH_VM_BUSY_STATUS_0                                                                       0x05a2\n#define regMMSCH_VM_BUSY_STATUS_0_BASE_IDX                                                              1\n#define regMMSCH_VM_BUSY_STATUS_1                                                                       0x05a3\n#define regMMSCH_VM_BUSY_STATUS_1_BASE_IDX                                                              1\n#define regMMSCH_VM_BUSY_STATUS_2                                                                       0x05a4\n#define regMMSCH_VM_BUSY_STATUS_2_BASE_IDX                                                              1\n\n\n\n\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_LOW                                                              0x0900\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_HIGH                                                             0x0901\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_LOW                                                              0x0902\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_HIGH                                                             0x0903\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_LOW                                                              0x0904\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_HIGH                                                             0x0905\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_LOW                                                              0x0906\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_HIGH                                                             0x0907\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_LOW                                                              0x0908\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_HIGH                                                             0x0909\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_LOW                                                              0x090a\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_HIGH                                                             0x090b\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_LOW                                                              0x090c\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_HIGH                                                             0x090d\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_LOW                                                              0x090e\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_HIGH                                                             0x090f\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC_VMID                                                                        0x0910\n#define regUVD_LMI_MMSCH_NC_VMID_BASE_IDX                                                               1\n#define regUVD_LMI_MMSCH_CTRL                                                                           0x0911\n#define regUVD_LMI_MMSCH_CTRL_BASE_IDX                                                                  1\n#define regUVD_MMSCH_LMI_STATUS                                                                         0x0912\n#define regUVD_MMSCH_LMI_STATUS_BASE_IDX                                                                1\n#define regVCN_RAS_CNTL_MMSCH                                                                           0x0914\n#define regVCN_RAS_CNTL_MMSCH_BASE_IDX                                                                  1\n\n\n\n#define regVCN_UE_ERR_STATUS_LO_VIDD                                                                    0x094c\n#define regVCN_UE_ERR_STATUS_LO_VIDD_BASE_IDX                                                           1\n#define regVCN_UE_ERR_STATUS_HI_VIDD                                                                    0x094d\n#define regVCN_UE_ERR_STATUS_HI_VIDD_BASE_IDX                                                           1\n#define regVCN_UE_ERR_STATUS_LO_VIDV                                                                    0x094e\n#define regVCN_UE_ERR_STATUS_LO_VIDV_BASE_IDX                                                           1\n#define regVCN_UE_ERR_STATUS_HI_VIDV                                                                    0x094f\n#define regVCN_UE_ERR_STATUS_HI_VIDV_BASE_IDX                                                           1\n#define regVCN_CE_ERR_STATUS_LO_MMSCHD                                                                  0x0950\n#define regVCN_CE_ERR_STATUS_LO_MMSCHD_BASE_IDX                                                         1\n#define regVCN_CE_ERR_STATUS_HI_MMSCHD                                                                  0x0951\n#define regVCN_CE_ERR_STATUS_HI_MMSCHD_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG0S                                                                  0x0952\n#define regVCN_UE_ERR_STATUS_LO_JPEG0S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG0S                                                                  0x0953\n#define regVCN_UE_ERR_STATUS_HI_JPEG0S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG0D                                                                  0x0954\n#define regVCN_UE_ERR_STATUS_LO_JPEG0D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG0D                                                                  0x0955\n#define regVCN_UE_ERR_STATUS_HI_JPEG0D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG1S                                                                  0x0956\n#define regVCN_UE_ERR_STATUS_LO_JPEG1S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG1S                                                                  0x0957\n#define regVCN_UE_ERR_STATUS_HI_JPEG1S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG1D                                                                  0x0958\n#define regVCN_UE_ERR_STATUS_LO_JPEG1D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG1D                                                                  0x0959\n#define regVCN_UE_ERR_STATUS_HI_JPEG1D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG2S                                                                  0x095a\n#define regVCN_UE_ERR_STATUS_LO_JPEG2S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG2S                                                                  0x095b\n#define regVCN_UE_ERR_STATUS_HI_JPEG2S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG2D                                                                  0x095c\n#define regVCN_UE_ERR_STATUS_LO_JPEG2D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG2D                                                                  0x095d\n#define regVCN_UE_ERR_STATUS_HI_JPEG2D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG3S                                                                  0x095e\n#define regVCN_UE_ERR_STATUS_LO_JPEG3S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG3S                                                                  0x095f\n#define regVCN_UE_ERR_STATUS_HI_JPEG3S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG3D                                                                  0x0960\n#define regVCN_UE_ERR_STATUS_LO_JPEG3D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG3D                                                                  0x0961\n#define regVCN_UE_ERR_STATUS_HI_JPEG3D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG4S                                                                  0x0962\n#define regVCN_UE_ERR_STATUS_LO_JPEG4S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG4S                                                                  0x0963\n#define regVCN_UE_ERR_STATUS_HI_JPEG4S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG4D                                                                  0x0964\n#define regVCN_UE_ERR_STATUS_LO_JPEG4D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG4D                                                                  0x0965\n#define regVCN_UE_ERR_STATUS_HI_JPEG4D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG5S                                                                  0x0966\n#define regVCN_UE_ERR_STATUS_LO_JPEG5S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG5S                                                                  0x0967\n#define regVCN_UE_ERR_STATUS_HI_JPEG5S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG5D                                                                  0x0968\n#define regVCN_UE_ERR_STATUS_LO_JPEG5D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG5D                                                                  0x0969\n#define regVCN_UE_ERR_STATUS_HI_JPEG5D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG6S                                                                  0x096a\n#define regVCN_UE_ERR_STATUS_LO_JPEG6S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG6S                                                                  0x096b\n#define regVCN_UE_ERR_STATUS_HI_JPEG6S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG6D                                                                  0x096c\n#define regVCN_UE_ERR_STATUS_LO_JPEG6D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG6D                                                                  0x096d\n#define regVCN_UE_ERR_STATUS_HI_JPEG6D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG7S                                                                  0x096e\n#define regVCN_UE_ERR_STATUS_LO_JPEG7S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG7S                                                                  0x096f\n#define regVCN_UE_ERR_STATUS_HI_JPEG7S_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_LO_JPEG7D                                                                  0x0970\n#define regVCN_UE_ERR_STATUS_LO_JPEG7D_BASE_IDX                                                         1\n#define regVCN_UE_ERR_STATUS_HI_JPEG7D                                                                  0x0971\n#define regVCN_UE_ERR_STATUS_HI_JPEG7D_BASE_IDX                                                         1\n\n\n\n#define regUVD_JRBC1_UVD_JRBC_RB_WPTR                                                                   0x0000\n#define regUVD_JRBC1_UVD_JRBC_RB_WPTR_BASE_IDX                                                          0\n#define regUVD_JRBC1_UVD_JRBC_RB_CNTL                                                                   0x0001\n#define regUVD_JRBC1_UVD_JRBC_RB_CNTL_BASE_IDX                                                          0\n#define regUVD_JRBC1_UVD_JRBC_IB_SIZE                                                                   0x0002\n#define regUVD_JRBC1_UVD_JRBC_IB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC1_UVD_JRBC_URGENT_CNTL                                                               0x0003\n#define regUVD_JRBC1_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      0\n#define regUVD_JRBC1_UVD_JRBC_RB_REF_DATA                                                               0x0004\n#define regUVD_JRBC1_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC1_UVD_JRBC_RB_COND_RD_TIMER                                                          0x0005\n#define regUVD_JRBC1_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC1_UVD_JRBC_SOFT_RESET                                                                0x0008\n#define regUVD_JRBC1_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       0\n#define regUVD_JRBC1_UVD_JRBC_STATUS                                                                    0x0009\n#define regUVD_JRBC1_UVD_JRBC_STATUS_BASE_IDX                                                           0\n#define regUVD_JRBC1_UVD_JRBC_RB_RPTR                                                                   0x000a\n#define regUVD_JRBC1_UVD_JRBC_RB_RPTR_BASE_IDX                                                          0\n#define regUVD_JRBC1_UVD_JRBC_RB_BUF_STATUS                                                             0x000b\n#define regUVD_JRBC1_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC1_UVD_JRBC_IB_BUF_STATUS                                                             0x000c\n#define regUVD_JRBC1_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC1_UVD_JRBC_IB_SIZE_UPDATE                                                            0x000d\n#define regUVD_JRBC1_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   0\n#define regUVD_JRBC1_UVD_JRBC_IB_COND_RD_TIMER                                                          0x000e\n#define regUVD_JRBC1_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC1_UVD_JRBC_IB_REF_DATA                                                               0x000f\n#define regUVD_JRBC1_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC1_UVD_JPEG_PREEMPT_CMD                                                               0x0010\n#define regUVD_JRBC1_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      0\n#define regUVD_JRBC1_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x0011\n#define regUVD_JRBC1_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              0\n#define regUVD_JRBC1_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x0012\n#define regUVD_JRBC1_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              0\n#define regUVD_JRBC1_UVD_JRBC_RB_SIZE                                                                   0x0013\n#define regUVD_JRBC1_UVD_JRBC_RB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC1_UVD_JRBC_SCRATCH0                                                                  0x0014\n#define regUVD_JRBC1_UVD_JRBC_SCRATCH0_BASE_IDX                                                         0\n\n\n\n\n#define regUVD_JRBC2_UVD_JRBC_RB_WPTR                                                                   0x0040\n#define regUVD_JRBC2_UVD_JRBC_RB_WPTR_BASE_IDX                                                          0\n#define regUVD_JRBC2_UVD_JRBC_RB_CNTL                                                                   0x0041\n#define regUVD_JRBC2_UVD_JRBC_RB_CNTL_BASE_IDX                                                          0\n#define regUVD_JRBC2_UVD_JRBC_IB_SIZE                                                                   0x0042\n#define regUVD_JRBC2_UVD_JRBC_IB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC2_UVD_JRBC_URGENT_CNTL                                                               0x0043\n#define regUVD_JRBC2_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      0\n#define regUVD_JRBC2_UVD_JRBC_RB_REF_DATA                                                               0x0044\n#define regUVD_JRBC2_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC2_UVD_JRBC_RB_COND_RD_TIMER                                                          0x0045\n#define regUVD_JRBC2_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC2_UVD_JRBC_SOFT_RESET                                                                0x0048\n#define regUVD_JRBC2_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       0\n#define regUVD_JRBC2_UVD_JRBC_STATUS                                                                    0x0049\n#define regUVD_JRBC2_UVD_JRBC_STATUS_BASE_IDX                                                           0\n#define regUVD_JRBC2_UVD_JRBC_RB_RPTR                                                                   0x004a\n#define regUVD_JRBC2_UVD_JRBC_RB_RPTR_BASE_IDX                                                          0\n#define regUVD_JRBC2_UVD_JRBC_RB_BUF_STATUS                                                             0x004b\n#define regUVD_JRBC2_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC2_UVD_JRBC_IB_BUF_STATUS                                                             0x004c\n#define regUVD_JRBC2_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC2_UVD_JRBC_IB_SIZE_UPDATE                                                            0x004d\n#define regUVD_JRBC2_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   0\n#define regUVD_JRBC2_UVD_JRBC_IB_COND_RD_TIMER                                                          0x004e\n#define regUVD_JRBC2_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC2_UVD_JRBC_IB_REF_DATA                                                               0x004f\n#define regUVD_JRBC2_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC2_UVD_JPEG_PREEMPT_CMD                                                               0x0050\n#define regUVD_JRBC2_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      0\n#define regUVD_JRBC2_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x0051\n#define regUVD_JRBC2_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              0\n#define regUVD_JRBC2_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x0052\n#define regUVD_JRBC2_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              0\n#define regUVD_JRBC2_UVD_JRBC_RB_SIZE                                                                   0x0053\n#define regUVD_JRBC2_UVD_JRBC_RB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC2_UVD_JRBC_SCRATCH0                                                                  0x0054\n#define regUVD_JRBC2_UVD_JRBC_SCRATCH0_BASE_IDX                                                         0\n\n\n\n\n#define regUVD_JRBC3_UVD_JRBC_RB_WPTR                                                                   0x0080\n#define regUVD_JRBC3_UVD_JRBC_RB_WPTR_BASE_IDX                                                          0\n#define regUVD_JRBC3_UVD_JRBC_RB_CNTL                                                                   0x0081\n#define regUVD_JRBC3_UVD_JRBC_RB_CNTL_BASE_IDX                                                          0\n#define regUVD_JRBC3_UVD_JRBC_IB_SIZE                                                                   0x0082\n#define regUVD_JRBC3_UVD_JRBC_IB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC3_UVD_JRBC_URGENT_CNTL                                                               0x0083\n#define regUVD_JRBC3_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      0\n#define regUVD_JRBC3_UVD_JRBC_RB_REF_DATA                                                               0x0084\n#define regUVD_JRBC3_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC3_UVD_JRBC_RB_COND_RD_TIMER                                                          0x0085\n#define regUVD_JRBC3_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC3_UVD_JRBC_SOFT_RESET                                                                0x0088\n#define regUVD_JRBC3_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       0\n#define regUVD_JRBC3_UVD_JRBC_STATUS                                                                    0x0089\n#define regUVD_JRBC3_UVD_JRBC_STATUS_BASE_IDX                                                           0\n#define regUVD_JRBC3_UVD_JRBC_RB_RPTR                                                                   0x008a\n#define regUVD_JRBC3_UVD_JRBC_RB_RPTR_BASE_IDX                                                          0\n#define regUVD_JRBC3_UVD_JRBC_RB_BUF_STATUS                                                             0x008b\n#define regUVD_JRBC3_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC3_UVD_JRBC_IB_BUF_STATUS                                                             0x008c\n#define regUVD_JRBC3_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC3_UVD_JRBC_IB_SIZE_UPDATE                                                            0x008d\n#define regUVD_JRBC3_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   0\n#define regUVD_JRBC3_UVD_JRBC_IB_COND_RD_TIMER                                                          0x008e\n#define regUVD_JRBC3_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC3_UVD_JRBC_IB_REF_DATA                                                               0x008f\n#define regUVD_JRBC3_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC3_UVD_JPEG_PREEMPT_CMD                                                               0x0090\n#define regUVD_JRBC3_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      0\n#define regUVD_JRBC3_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x0091\n#define regUVD_JRBC3_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              0\n#define regUVD_JRBC3_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x0092\n#define regUVD_JRBC3_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              0\n#define regUVD_JRBC3_UVD_JRBC_RB_SIZE                                                                   0x0093\n#define regUVD_JRBC3_UVD_JRBC_RB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC3_UVD_JRBC_SCRATCH0                                                                  0x0094\n#define regUVD_JRBC3_UVD_JRBC_SCRATCH0_BASE_IDX                                                         0\n\n\n\n\n#define regUVD_JRBC4_UVD_JRBC_RB_WPTR                                                                   0x00c0\n#define regUVD_JRBC4_UVD_JRBC_RB_WPTR_BASE_IDX                                                          0\n#define regUVD_JRBC4_UVD_JRBC_RB_CNTL                                                                   0x00c1\n#define regUVD_JRBC4_UVD_JRBC_RB_CNTL_BASE_IDX                                                          0\n#define regUVD_JRBC4_UVD_JRBC_IB_SIZE                                                                   0x00c2\n#define regUVD_JRBC4_UVD_JRBC_IB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC4_UVD_JRBC_URGENT_CNTL                                                               0x00c3\n#define regUVD_JRBC4_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      0\n#define regUVD_JRBC4_UVD_JRBC_RB_REF_DATA                                                               0x00c4\n#define regUVD_JRBC4_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC4_UVD_JRBC_RB_COND_RD_TIMER                                                          0x00c5\n#define regUVD_JRBC4_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC4_UVD_JRBC_SOFT_RESET                                                                0x00c8\n#define regUVD_JRBC4_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       0\n#define regUVD_JRBC4_UVD_JRBC_STATUS                                                                    0x00c9\n#define regUVD_JRBC4_UVD_JRBC_STATUS_BASE_IDX                                                           0\n#define regUVD_JRBC4_UVD_JRBC_RB_RPTR                                                                   0x00ca\n#define regUVD_JRBC4_UVD_JRBC_RB_RPTR_BASE_IDX                                                          0\n#define regUVD_JRBC4_UVD_JRBC_RB_BUF_STATUS                                                             0x00cb\n#define regUVD_JRBC4_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC4_UVD_JRBC_IB_BUF_STATUS                                                             0x00cc\n#define regUVD_JRBC4_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC4_UVD_JRBC_IB_SIZE_UPDATE                                                            0x00cd\n#define regUVD_JRBC4_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   0\n#define regUVD_JRBC4_UVD_JRBC_IB_COND_RD_TIMER                                                          0x00ce\n#define regUVD_JRBC4_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC4_UVD_JRBC_IB_REF_DATA                                                               0x00cf\n#define regUVD_JRBC4_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC4_UVD_JPEG_PREEMPT_CMD                                                               0x00d0\n#define regUVD_JRBC4_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      0\n#define regUVD_JRBC4_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x00d1\n#define regUVD_JRBC4_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              0\n#define regUVD_JRBC4_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x00d2\n#define regUVD_JRBC4_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              0\n#define regUVD_JRBC4_UVD_JRBC_RB_SIZE                                                                   0x00d3\n#define regUVD_JRBC4_UVD_JRBC_RB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC4_UVD_JRBC_SCRATCH0                                                                  0x00d4\n#define regUVD_JRBC4_UVD_JRBC_SCRATCH0_BASE_IDX                                                         0\n\n\n\n\n#define regUVD_JRBC5_UVD_JRBC_RB_WPTR                                                                   0x0100\n#define regUVD_JRBC5_UVD_JRBC_RB_WPTR_BASE_IDX                                                          0\n#define regUVD_JRBC5_UVD_JRBC_RB_CNTL                                                                   0x0101\n#define regUVD_JRBC5_UVD_JRBC_RB_CNTL_BASE_IDX                                                          0\n#define regUVD_JRBC5_UVD_JRBC_IB_SIZE                                                                   0x0102\n#define regUVD_JRBC5_UVD_JRBC_IB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC5_UVD_JRBC_URGENT_CNTL                                                               0x0103\n#define regUVD_JRBC5_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      0\n#define regUVD_JRBC5_UVD_JRBC_RB_REF_DATA                                                               0x0104\n#define regUVD_JRBC5_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC5_UVD_JRBC_RB_COND_RD_TIMER                                                          0x0105\n#define regUVD_JRBC5_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC5_UVD_JRBC_SOFT_RESET                                                                0x0108\n#define regUVD_JRBC5_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       0\n#define regUVD_JRBC5_UVD_JRBC_STATUS                                                                    0x0109\n#define regUVD_JRBC5_UVD_JRBC_STATUS_BASE_IDX                                                           0\n#define regUVD_JRBC5_UVD_JRBC_RB_RPTR                                                                   0x010a\n#define regUVD_JRBC5_UVD_JRBC_RB_RPTR_BASE_IDX                                                          0\n#define regUVD_JRBC5_UVD_JRBC_RB_BUF_STATUS                                                             0x010b\n#define regUVD_JRBC5_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC5_UVD_JRBC_IB_BUF_STATUS                                                             0x010c\n#define regUVD_JRBC5_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC5_UVD_JRBC_IB_SIZE_UPDATE                                                            0x010d\n#define regUVD_JRBC5_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   0\n#define regUVD_JRBC5_UVD_JRBC_IB_COND_RD_TIMER                                                          0x010e\n#define regUVD_JRBC5_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC5_UVD_JRBC_IB_REF_DATA                                                               0x010f\n#define regUVD_JRBC5_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC5_UVD_JPEG_PREEMPT_CMD                                                               0x0110\n#define regUVD_JRBC5_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      0\n#define regUVD_JRBC5_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x0111\n#define regUVD_JRBC5_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              0\n#define regUVD_JRBC5_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x0112\n#define regUVD_JRBC5_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              0\n#define regUVD_JRBC5_UVD_JRBC_RB_SIZE                                                                   0x0113\n#define regUVD_JRBC5_UVD_JRBC_RB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC5_UVD_JRBC_SCRATCH0                                                                  0x0114\n#define regUVD_JRBC5_UVD_JRBC_SCRATCH0_BASE_IDX                                                         0\n\n\n\n\n#define regUVD_JRBC6_UVD_JRBC_RB_WPTR                                                                   0x0140\n#define regUVD_JRBC6_UVD_JRBC_RB_WPTR_BASE_IDX                                                          0\n#define regUVD_JRBC6_UVD_JRBC_RB_CNTL                                                                   0x0141\n#define regUVD_JRBC6_UVD_JRBC_RB_CNTL_BASE_IDX                                                          0\n#define regUVD_JRBC6_UVD_JRBC_IB_SIZE                                                                   0x0142\n#define regUVD_JRBC6_UVD_JRBC_IB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC6_UVD_JRBC_URGENT_CNTL                                                               0x0143\n#define regUVD_JRBC6_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      0\n#define regUVD_JRBC6_UVD_JRBC_RB_REF_DATA                                                               0x0144\n#define regUVD_JRBC6_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC6_UVD_JRBC_RB_COND_RD_TIMER                                                          0x0145\n#define regUVD_JRBC6_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC6_UVD_JRBC_SOFT_RESET                                                                0x0148\n#define regUVD_JRBC6_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       0\n#define regUVD_JRBC6_UVD_JRBC_STATUS                                                                    0x0149\n#define regUVD_JRBC6_UVD_JRBC_STATUS_BASE_IDX                                                           0\n#define regUVD_JRBC6_UVD_JRBC_RB_RPTR                                                                   0x014a\n#define regUVD_JRBC6_UVD_JRBC_RB_RPTR_BASE_IDX                                                          0\n#define regUVD_JRBC6_UVD_JRBC_RB_BUF_STATUS                                                             0x014b\n#define regUVD_JRBC6_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC6_UVD_JRBC_IB_BUF_STATUS                                                             0x014c\n#define regUVD_JRBC6_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC6_UVD_JRBC_IB_SIZE_UPDATE                                                            0x014d\n#define regUVD_JRBC6_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   0\n#define regUVD_JRBC6_UVD_JRBC_IB_COND_RD_TIMER                                                          0x014e\n#define regUVD_JRBC6_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC6_UVD_JRBC_IB_REF_DATA                                                               0x014f\n#define regUVD_JRBC6_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC6_UVD_JPEG_PREEMPT_CMD                                                               0x0150\n#define regUVD_JRBC6_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      0\n#define regUVD_JRBC6_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x0151\n#define regUVD_JRBC6_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              0\n#define regUVD_JRBC6_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x0152\n#define regUVD_JRBC6_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              0\n#define regUVD_JRBC6_UVD_JRBC_RB_SIZE                                                                   0x0153\n#define regUVD_JRBC6_UVD_JRBC_RB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC6_UVD_JRBC_SCRATCH0                                                                  0x0154\n#define regUVD_JRBC6_UVD_JRBC_SCRATCH0_BASE_IDX                                                         0\n\n\n\n\n#define regUVD_JRBC7_UVD_JRBC_RB_WPTR                                                                   0x0180\n#define regUVD_JRBC7_UVD_JRBC_RB_WPTR_BASE_IDX                                                          0\n#define regUVD_JRBC7_UVD_JRBC_RB_CNTL                                                                   0x0181\n#define regUVD_JRBC7_UVD_JRBC_RB_CNTL_BASE_IDX                                                          0\n#define regUVD_JRBC7_UVD_JRBC_IB_SIZE                                                                   0x0182\n#define regUVD_JRBC7_UVD_JRBC_IB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC7_UVD_JRBC_URGENT_CNTL                                                               0x0183\n#define regUVD_JRBC7_UVD_JRBC_URGENT_CNTL_BASE_IDX                                                      0\n#define regUVD_JRBC7_UVD_JRBC_RB_REF_DATA                                                               0x0184\n#define regUVD_JRBC7_UVD_JRBC_RB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC7_UVD_JRBC_RB_COND_RD_TIMER                                                          0x0185\n#define regUVD_JRBC7_UVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC7_UVD_JRBC_SOFT_RESET                                                                0x0188\n#define regUVD_JRBC7_UVD_JRBC_SOFT_RESET_BASE_IDX                                                       0\n#define regUVD_JRBC7_UVD_JRBC_STATUS                                                                    0x0189\n#define regUVD_JRBC7_UVD_JRBC_STATUS_BASE_IDX                                                           0\n#define regUVD_JRBC7_UVD_JRBC_RB_RPTR                                                                   0x018a\n#define regUVD_JRBC7_UVD_JRBC_RB_RPTR_BASE_IDX                                                          0\n#define regUVD_JRBC7_UVD_JRBC_RB_BUF_STATUS                                                             0x018b\n#define regUVD_JRBC7_UVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC7_UVD_JRBC_IB_BUF_STATUS                                                             0x018c\n#define regUVD_JRBC7_UVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                    0\n#define regUVD_JRBC7_UVD_JRBC_IB_SIZE_UPDATE                                                            0x018d\n#define regUVD_JRBC7_UVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                   0\n#define regUVD_JRBC7_UVD_JRBC_IB_COND_RD_TIMER                                                          0x018e\n#define regUVD_JRBC7_UVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                 0\n#define regUVD_JRBC7_UVD_JRBC_IB_REF_DATA                                                               0x018f\n#define regUVD_JRBC7_UVD_JRBC_IB_REF_DATA_BASE_IDX                                                      0\n#define regUVD_JRBC7_UVD_JPEG_PREEMPT_CMD                                                               0x0190\n#define regUVD_JRBC7_UVD_JPEG_PREEMPT_CMD_BASE_IDX                                                      0\n#define regUVD_JRBC7_UVD_JPEG_PREEMPT_FENCE_DATA0                                                       0x0191\n#define regUVD_JRBC7_UVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                              0\n#define regUVD_JRBC7_UVD_JPEG_PREEMPT_FENCE_DATA1                                                       0x0192\n#define regUVD_JRBC7_UVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                              0\n#define regUVD_JRBC7_UVD_JRBC_RB_SIZE                                                                   0x0193\n#define regUVD_JRBC7_UVD_JRBC_RB_SIZE_BASE_IDX                                                          0\n#define regUVD_JRBC7_UVD_JRBC_SCRATCH0                                                                  0x0194\n#define regUVD_JRBC7_UVD_JRBC_SCRATCH0_BASE_IDX                                                         0\n\n\n\n\n#define regUVD_JMI1_UVD_JPEG_DEC_PF_CTRL                                                                0x0020\n#define regUVD_JMI1_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       0\n#define regUVD_JMI1_UVD_LMI_JRBC_CTRL                                                                   0x0021\n#define regUVD_JMI1_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI1_UVD_LMI_JPEG_CTRL                                                                   0x0022\n#define regUVD_JMI1_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI1_JPEG_LMI_DROP                                                                       0x0023\n#define regUVD_JMI1_JPEG_LMI_DROP_BASE_IDX                                                              0\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_VMID                                                                0x0024\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_VMID                                                                0x0025\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI1_UVD_LMI_JPEG_VMID                                                                   0x0026\n#define regUVD_JMI1_UVD_LMI_JPEG_VMID_BASE_IDX                                                          0\n#define regUVD_JMI1_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x0027\n#define regUVD_JMI1_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI1_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x0028\n#define regUVD_JMI1_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x0029\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x002a\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x002b\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x002c\n#define regUVD_JMI1_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI1_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x002d\n#define regUVD_JMI1_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  0\n#define regUVD_JMI1_UVD_JMI_DEC_SWAP_CNTL                                                               0x002e\n#define regUVD_JMI1_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      0\n#define regUVD_JMI1_UVD_JMI_ATOMIC_CNTL                                                                 0x002f\n#define regUVD_JMI1_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        0\n#define regUVD_JMI1_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x0030\n#define regUVD_JMI1_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI1_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x0031\n#define regUVD_JMI1_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI1_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x0032\n#define regUVD_JMI1_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI1_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x0033\n#define regUVD_JMI1_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI1_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x0034\n#define regUVD_JMI1_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_JMI1_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x0035\n#define regUVD_JMI1_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x0036\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x0037\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x0038\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x0039\n#define regUVD_JMI1_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI1_UVD_JMI_ATOMIC_CNTL2                                                                0x003d\n#define regUVD_JMI1_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       0\n\n\n\n\n#define regUVD_JMI2_UVD_JPEG_DEC_PF_CTRL                                                                0x0060\n#define regUVD_JMI2_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       0\n#define regUVD_JMI2_UVD_LMI_JRBC_CTRL                                                                   0x0061\n#define regUVD_JMI2_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI2_UVD_LMI_JPEG_CTRL                                                                   0x0062\n#define regUVD_JMI2_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI2_JPEG_LMI_DROP                                                                       0x0063\n#define regUVD_JMI2_JPEG_LMI_DROP_BASE_IDX                                                              0\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_VMID                                                                0x0064\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_VMID                                                                0x0065\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI2_UVD_LMI_JPEG_VMID                                                                   0x0066\n#define regUVD_JMI2_UVD_LMI_JPEG_VMID_BASE_IDX                                                          0\n#define regUVD_JMI2_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x0067\n#define regUVD_JMI2_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI2_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x0068\n#define regUVD_JMI2_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x0069\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x006a\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x006b\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x006c\n#define regUVD_JMI2_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI2_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x006d\n#define regUVD_JMI2_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  0\n#define regUVD_JMI2_UVD_JMI_DEC_SWAP_CNTL                                                               0x006e\n#define regUVD_JMI2_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      0\n#define regUVD_JMI2_UVD_JMI_ATOMIC_CNTL                                                                 0x006f\n#define regUVD_JMI2_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        0\n#define regUVD_JMI2_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x0070\n#define regUVD_JMI2_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI2_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x0071\n#define regUVD_JMI2_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI2_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x0072\n#define regUVD_JMI2_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI2_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x0073\n#define regUVD_JMI2_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI2_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x0074\n#define regUVD_JMI2_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_JMI2_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x0075\n#define regUVD_JMI2_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x0076\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x0077\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x0078\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x0079\n#define regUVD_JMI2_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI2_UVD_JMI_ATOMIC_CNTL2                                                                0x007d\n#define regUVD_JMI2_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       0\n\n\n\n\n#define regUVD_JMI3_UVD_JPEG_DEC_PF_CTRL                                                                0x00a0\n#define regUVD_JMI3_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       0\n#define regUVD_JMI3_UVD_LMI_JRBC_CTRL                                                                   0x00a1\n#define regUVD_JMI3_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI3_UVD_LMI_JPEG_CTRL                                                                   0x00a2\n#define regUVD_JMI3_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI3_JPEG_LMI_DROP                                                                       0x00a3\n#define regUVD_JMI3_JPEG_LMI_DROP_BASE_IDX                                                              0\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_VMID                                                                0x00a4\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_VMID                                                                0x00a5\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI3_UVD_LMI_JPEG_VMID                                                                   0x00a6\n#define regUVD_JMI3_UVD_LMI_JPEG_VMID_BASE_IDX                                                          0\n#define regUVD_JMI3_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x00a7\n#define regUVD_JMI3_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI3_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x00a8\n#define regUVD_JMI3_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x00a9\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x00aa\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x00ab\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x00ac\n#define regUVD_JMI3_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI3_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x00ad\n#define regUVD_JMI3_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  0\n#define regUVD_JMI3_UVD_JMI_DEC_SWAP_CNTL                                                               0x00ae\n#define regUVD_JMI3_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      0\n#define regUVD_JMI3_UVD_JMI_ATOMIC_CNTL                                                                 0x00af\n#define regUVD_JMI3_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        0\n#define regUVD_JMI3_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x00b0\n#define regUVD_JMI3_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI3_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x00b1\n#define regUVD_JMI3_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI3_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x00b2\n#define regUVD_JMI3_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI3_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x00b3\n#define regUVD_JMI3_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI3_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x00b4\n#define regUVD_JMI3_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_JMI3_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x00b5\n#define regUVD_JMI3_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x00b6\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x00b7\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x00b8\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x00b9\n#define regUVD_JMI3_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI3_UVD_JMI_ATOMIC_CNTL2                                                                0x00bd\n#define regUVD_JMI3_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       0\n\n\n\n\n#define regUVD_JMI4_UVD_JPEG_DEC_PF_CTRL                                                                0x00e0\n#define regUVD_JMI4_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       0\n#define regUVD_JMI4_UVD_LMI_JRBC_CTRL                                                                   0x00e1\n#define regUVD_JMI4_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI4_UVD_LMI_JPEG_CTRL                                                                   0x00e2\n#define regUVD_JMI4_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI4_JPEG_LMI_DROP                                                                       0x00e3\n#define regUVD_JMI4_JPEG_LMI_DROP_BASE_IDX                                                              0\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_VMID                                                                0x00e4\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_VMID                                                                0x00e5\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI4_UVD_LMI_JPEG_VMID                                                                   0x00e6\n#define regUVD_JMI4_UVD_LMI_JPEG_VMID_BASE_IDX                                                          0\n#define regUVD_JMI4_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x00e7\n#define regUVD_JMI4_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI4_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x00e8\n#define regUVD_JMI4_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x00e9\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x00ea\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x00eb\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x00ec\n#define regUVD_JMI4_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI4_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x00ed\n#define regUVD_JMI4_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  0\n#define regUVD_JMI4_UVD_JMI_DEC_SWAP_CNTL                                                               0x00ee\n#define regUVD_JMI4_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      0\n#define regUVD_JMI4_UVD_JMI_ATOMIC_CNTL                                                                 0x00ef\n#define regUVD_JMI4_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        0\n#define regUVD_JMI4_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x00f0\n#define regUVD_JMI4_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI4_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x00f1\n#define regUVD_JMI4_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI4_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x00f2\n#define regUVD_JMI4_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI4_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x00f3\n#define regUVD_JMI4_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI4_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x00f4\n#define regUVD_JMI4_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_JMI4_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x00f5\n#define regUVD_JMI4_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x00f6\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x00f7\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x00f8\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x00f9\n#define regUVD_JMI4_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI4_UVD_JMI_ATOMIC_CNTL2                                                                0x00fd\n#define regUVD_JMI4_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       0\n\n\n\n\n#define regUVD_JMI5_UVD_JPEG_DEC_PF_CTRL                                                                0x0120\n#define regUVD_JMI5_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       0\n#define regUVD_JMI5_UVD_LMI_JRBC_CTRL                                                                   0x0121\n#define regUVD_JMI5_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI5_UVD_LMI_JPEG_CTRL                                                                   0x0122\n#define regUVD_JMI5_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI5_JPEG_LMI_DROP                                                                       0x0123\n#define regUVD_JMI5_JPEG_LMI_DROP_BASE_IDX                                                              0\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_VMID                                                                0x0124\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_VMID                                                                0x0125\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI5_UVD_LMI_JPEG_VMID                                                                   0x0126\n#define regUVD_JMI5_UVD_LMI_JPEG_VMID_BASE_IDX                                                          0\n#define regUVD_JMI5_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x0127\n#define regUVD_JMI5_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI5_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x0128\n#define regUVD_JMI5_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x0129\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x012a\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x012b\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x012c\n#define regUVD_JMI5_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI5_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x012d\n#define regUVD_JMI5_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  0\n#define regUVD_JMI5_UVD_JMI_DEC_SWAP_CNTL                                                               0x012e\n#define regUVD_JMI5_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      0\n#define regUVD_JMI5_UVD_JMI_ATOMIC_CNTL                                                                 0x012f\n#define regUVD_JMI5_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        0\n#define regUVD_JMI5_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x0130\n#define regUVD_JMI5_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI5_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x0131\n#define regUVD_JMI5_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI5_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x0132\n#define regUVD_JMI5_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI5_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x0133\n#define regUVD_JMI5_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI5_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x0134\n#define regUVD_JMI5_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_JMI5_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x0135\n#define regUVD_JMI5_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x0136\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x0137\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x0138\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x0139\n#define regUVD_JMI5_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI5_UVD_JMI_ATOMIC_CNTL2                                                                0x013d\n#define regUVD_JMI5_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       0\n\n\n\n\n#define regUVD_JMI6_UVD_JPEG_DEC_PF_CTRL                                                                0x0160\n#define regUVD_JMI6_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       0\n#define regUVD_JMI6_UVD_LMI_JRBC_CTRL                                                                   0x0161\n#define regUVD_JMI6_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI6_UVD_LMI_JPEG_CTRL                                                                   0x0162\n#define regUVD_JMI6_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI6_JPEG_LMI_DROP                                                                       0x0163\n#define regUVD_JMI6_JPEG_LMI_DROP_BASE_IDX                                                              0\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_VMID                                                                0x0164\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_VMID                                                                0x0165\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI6_UVD_LMI_JPEG_VMID                                                                   0x0166\n#define regUVD_JMI6_UVD_LMI_JPEG_VMID_BASE_IDX                                                          0\n#define regUVD_JMI6_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x0167\n#define regUVD_JMI6_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI6_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x0168\n#define regUVD_JMI6_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x0169\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x016a\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x016b\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x016c\n#define regUVD_JMI6_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI6_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x016d\n#define regUVD_JMI6_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  0\n#define regUVD_JMI6_UVD_JMI_DEC_SWAP_CNTL                                                               0x016e\n#define regUVD_JMI6_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      0\n#define regUVD_JMI6_UVD_JMI_ATOMIC_CNTL                                                                 0x016f\n#define regUVD_JMI6_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        0\n#define regUVD_JMI6_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x0170\n#define regUVD_JMI6_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI6_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x0171\n#define regUVD_JMI6_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI6_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x0172\n#define regUVD_JMI6_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI6_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x0173\n#define regUVD_JMI6_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI6_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x0174\n#define regUVD_JMI6_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_JMI6_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x0175\n#define regUVD_JMI6_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x0176\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x0177\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x0178\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x0179\n#define regUVD_JMI6_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI6_UVD_JMI_ATOMIC_CNTL2                                                                0x017d\n#define regUVD_JMI6_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       0\n\n\n\n\n#define regUVD_JMI7_UVD_JPEG_DEC_PF_CTRL                                                                0x01a0\n#define regUVD_JMI7_UVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                       0\n#define regUVD_JMI7_UVD_LMI_JRBC_CTRL                                                                   0x01a1\n#define regUVD_JMI7_UVD_LMI_JRBC_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI7_UVD_LMI_JPEG_CTRL                                                                   0x01a2\n#define regUVD_JMI7_UVD_LMI_JPEG_CTRL_BASE_IDX                                                          0\n#define regUVD_JMI7_JPEG_LMI_DROP                                                                       0x01a3\n#define regUVD_JMI7_JPEG_LMI_DROP_BASE_IDX                                                              0\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_VMID                                                                0x01a4\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_VMID                                                                0x01a5\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_VMID_BASE_IDX                                                       0\n#define regUVD_JMI7_UVD_LMI_JPEG_VMID                                                                   0x01a6\n#define regUVD_JMI7_UVD_LMI_JPEG_VMID_BASE_IDX                                                          0\n#define regUVD_JMI7_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                            0x01a7\n#define regUVD_JMI7_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI7_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                           0x01a8\n#define regUVD_JMI7_UVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                       0x01a9\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                      0x01aa\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                0x01ab\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                               0x01ac\n#define regUVD_JMI7_UVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI7_UVD_LMI_JPEG_PREEMPT_VMID                                                           0x01ad\n#define regUVD_JMI7_UVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                  0\n#define regUVD_JMI7_UVD_JMI_DEC_SWAP_CNTL                                                               0x01ae\n#define regUVD_JMI7_UVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                      0\n#define regUVD_JMI7_UVD_JMI_ATOMIC_CNTL                                                                 0x01af\n#define regUVD_JMI7_UVD_JMI_ATOMIC_CNTL_BASE_IDX                                                        0\n#define regUVD_JMI7_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                            0x01b0\n#define regUVD_JMI7_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                   0\n#define regUVD_JMI7_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                           0x01b1\n#define regUVD_JMI7_UVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                  0\n#define regUVD_JMI7_UVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                     0x01b2\n#define regUVD_JMI7_UVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI7_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                    0x01b3\n#define regUVD_JMI7_UVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI7_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                    0x01b4\n#define regUVD_JMI7_UVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_JMI7_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                   0x01b5\n#define regUVD_JMI7_UVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                       0x01b6\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                              0\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                      0x01b7\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                             0\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                0x01b8\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                       0\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                               0x01b9\n#define regUVD_JMI7_UVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                      0\n#define regUVD_JMI7_UVD_JMI_ATOMIC_CNTL2                                                                0x01bd\n#define regUVD_JMI7_UVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                       0\n\n\n\n\n#define ixUVD_CGC_MEM_CTRL                                                                             0x0000\n#define ixUVD_CGC_CTRL2                                                                                0x0001\n#define ixUVD_CGC_MEM_DS_CTRL                                                                          0x0002\n#define ixUVD_CGC_MEM_SD_CTRL                                                                          0x0003\n#define ixUVD_SW_SCRATCH_00                                                                            0x0004\n#define ixUVD_SW_SCRATCH_01                                                                            0x0005\n#define ixUVD_SW_SCRATCH_02                                                                            0x0006\n#define ixUVD_SW_SCRATCH_03                                                                            0x0007\n#define ixUVD_SW_SCRATCH_04                                                                            0x0008\n#define ixUVD_SW_SCRATCH_05                                                                            0x0009\n#define ixUVD_SW_SCRATCH_06                                                                            0x000a\n#define ixUVD_SW_SCRATCH_07                                                                            0x000b\n#define ixUVD_SW_SCRATCH_08                                                                            0x000c\n#define ixUVD_SW_SCRATCH_09                                                                            0x000d\n#define ixUVD_SW_SCRATCH_10                                                                            0x000e\n#define ixUVD_SW_SCRATCH_11                                                                            0x000f\n#define ixUVD_SW_SCRATCH_12                                                                            0x0010\n#define ixUVD_SW_SCRATCH_13                                                                            0x0011\n#define ixUVD_SW_SCRATCH_14                                                                            0x0012\n#define ixUVD_SW_SCRATCH_15                                                                            0x0013\n#define ixUVD_IH_SEM_CTRL                                                                              0x001e\n\n\n\n\n#define ixUVD_LMI_CRC0                                                                                 0x0000\n#define ixUVD_LMI_CRC1                                                                                 0x0001\n#define ixUVD_LMI_CRC2                                                                                 0x0002\n#define ixUVD_LMI_CRC3                                                                                 0x0003\n#define ixUVD_LMI_CRC10                                                                                0x000a\n#define ixUVD_LMI_CRC11                                                                                0x000b\n#define ixUVD_LMI_CRC12                                                                                0x000c\n#define ixUVD_LMI_CRC13                                                                                0x000d\n#define ixUVD_LMI_CRC14                                                                                0x000e\n#define ixUVD_LMI_CRC15                                                                                0x000f\n#define ixUVD_LMI_SWAP_CNTL2                                                                           0x0029\n#define ixUVD_MEMCHECK_SYS_INT_EN                                                                      0x0134\n#define ixUVD_MEMCHECK_SYS_INT_STAT                                                                    0x0135\n#define ixUVD_MEMCHECK_SYS_INT_ACK                                                                     0x0136\n#define ixUVD_MEMCHECK_VCPU_INT_EN                                                                     0x0137\n#define ixUVD_MEMCHECK_VCPU_INT_STAT                                                                   0x0138\n#define ixUVD_MEMCHECK_VCPU_INT_ACK                                                                    0x0139\n#define ixUVD_MEMCHECK2_SYS_INT_STAT                                                                   0x0140\n#define ixUVD_MEMCHECK2_SYS_INT_ACK                                                                    0x0141\n#define ixUVD_MEMCHECK2_VCPU_INT_STAT                                                                  0x0142\n#define ixUVD_MEMCHECK2_VCPU_INT_ACK                                                                   0x0143\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}