$date
	Sat Sep 17 16:07:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q3_tb $end
$var wire 1 ! f $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module q3 $end
$var wire 1 " A $end
$var wire 1 & Ad $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ' Cd $end
$var wire 1 % D $end
$var wire 1 ( F $end
$var wire 1 ) d $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
0(
1&
1'
0)
1%
#40
0!
1(
0&
1)
0'
0%
1$
#60
1!
0(
1&
0)
1%
#80
0!
1(
0&
1)
0'
0%
0$
1#
#100
1!
0(
1&
1'
0)
1%
#120
0!
1(
0&
1)
0'
0%
1$
#140
1!
0(
1&
0)
1%
#160
0!
1(
1)
0'
0&
0%
0$
0#
1"
#180
1!
0(
1'
0)
1%
#200
0!
1(
1)
0'
0%
1$
#220
0)
1%
#240
0!
1(
1)
0'
0%
0$
1#
#260
1!
0(
1'
0)
1%
#280
0!
1(
1)
0'
0%
1$
#300
0)
1%
#320
