{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dell/welcome-to-illinois/hardware_code/lab8.sv " "Source file: /home/dell/welcome-to-illinois/hardware_code/lab8.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1641303846280 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1641303846280 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dell/welcome-to-illinois/hardware_code/lab8.sv " "Source file: /home/dell/welcome-to-illinois/hardware_code/lab8.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1641303846309 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1641303846309 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dell/welcome-to-illinois/hardware_code/lab8.sv " "Source file: /home/dell/welcome-to-illinois/hardware_code/lab8.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1641303846339 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1641303846339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641303846722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641303846722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  4 21:44:06 2022 " "Processing started: Tue Jan  4 21:44:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641303846722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303846722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303846722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641303846975 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641303852234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Loading hardware_code/lab8_soc.qsys " "2022.01.04.21:44:14 Progress: Loading hardware_code/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Reading input file " "2022.01.04.21:44:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding BEGINPOINT \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding BEGINPOINT \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module BEGINPOINT " "2022.01.04.21:44:14 Progress: Parameterizing module BEGINPOINT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding DEBUG_MIN_INDEX \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding DEBUG_MIN_INDEX \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module DEBUG_MIN_INDEX " "2022.01.04.21:44:14 Progress: Parameterizing module DEBUG_MIN_INDEX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding DEBUG_MIN_NUM \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding DEBUG_MIN_NUM \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module DEBUG_MIN_NUM " "2022.01.04.21:44:14 Progress: Parameterizing module DEBUG_MIN_NUM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding DEBUG_STATE \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding DEBUG_STATE \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module DEBUG_STATE " "2022.01.04.21:44:14 Progress: Parameterizing module DEBUG_STATE" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding ENDPOINT \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding ENDPOINT \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module ENDPOINT " "2022.01.04.21:44:14 Progress: Parameterizing module ENDPOINT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding FINISH \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding FINISH \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module FINISH " "2022.01.04.21:44:14 Progress: Parameterizing module FINISH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding MIN_PATH_LENGTH \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding MIN_PATH_LENGTH \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module MIN_PATH_LENGTH " "2022.01.04.21:44:14 Progress: Parameterizing module MIN_PATH_LENGTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding PATH1 \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding PATH1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module PATH1 " "2022.01.04.21:44:14 Progress: Parameterizing module PATH1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding PATH2 \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding PATH2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module PATH2 " "2022.01.04.21:44:14 Progress: Parameterizing module PATH2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding PATH3 \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding PATH3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module PATH3 " "2022.01.04.21:44:14 Progress: Parameterizing module PATH3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding PATH4 \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding PATH4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module PATH4 " "2022.01.04.21:44:14 Progress: Parameterizing module PATH4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding POS_X \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding POS_X \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module POS_X " "2022.01.04.21:44:14 Progress: Parameterizing module POS_X" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding POS_Y \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding POS_Y \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module POS_Y " "2022.01.04.21:44:14 Progress: Parameterizing module POS_Y" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding SOURCE_INDEX \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding SOURCE_INDEX \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module SOURCE_INDEX " "2022.01.04.21:44:14 Progress: Parameterizing module SOURCE_INDEX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding START \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding START \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module START " "2022.01.04.21:44:14 Progress: Parameterizing module START" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding TARGET_INDEX \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding TARGET_INDEX \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module TARGET_INDEX " "2022.01.04.21:44:14 Progress: Parameterizing module TARGET_INDEX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.01.04.21:44:14 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module clk_0 " "2022.01.04.21:44:14 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding distancehigh \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding distancehigh \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module distancehigh " "2022.01.04.21:44:14 Progress: Parameterizing module distancehigh" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding distancelow \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding distancelow \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module distancelow " "2022.01.04.21:44:14 Progress: Parameterizing module distancelow" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.01.04.21:44:14 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module jtag_uart_0 " "2022.01.04.21:44:14 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module keycode " "2022.01.04.21:44:14 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.01.04.21:44:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module nios2_gen2_0 " "2022.01.04.21:44:14 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.01.04.21:44:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module onchip_memory2_0 " "2022.01.04.21:44:14 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_address " "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_cs " "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_data " "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_r " "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_reset " "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\] " "2022.01.04.21:44:14 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_w " "2022.01.04.21:44:14 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.01.04.21:44:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Parameterizing module sdram " "2022.01.04.21:44:14 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:14 Progress: Adding sdram_pll \[altpll 18.1\] " "2022.01.04.21:44:14 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303854957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Parameterizing module sdram_pll " "2022.01.04.21:44:15 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.01.04.21:44:15 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Parameterizing module sysid_qsys_0 " "2022.01.04.21:44:15 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.01.04.21:44:15 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Parameterizing module timer_0 " "2022.01.04.21:44:15 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Building connections " "2022.01.04.21:44:15 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Parameterizing connections " "2022.01.04.21:44:15 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Validating " "2022.01.04.21:44:15 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.04.21:44:15 Progress: Done reading input file " "2022.01.04.21:44:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.DEBUG_MIN_INDEX: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.DEBUG_MIN_INDEX: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.DEBUG_MIN_NUM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.DEBUG_MIN_NUM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.DEBUG_STATE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.DEBUG_STATE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.FINISH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.FINISH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.MIN_PATH_LENGTH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.MIN_PATH_LENGTH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.POS_X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.POS_X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.POS_Y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.POS_Y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303855971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303856800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303858172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303858179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303858182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303858185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BEGINPOINT: Starting RTL generation for module 'lab8_soc_BEGINPOINT' " "BEGINPOINT: Starting RTL generation for module 'lab8_soc_BEGINPOINT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BEGINPOINT:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_BEGINPOINT --dir=/tmp/alt8996_5969939926128777444.dir/0002_BEGINPOINT_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0002_BEGINPOINT_gen//lab8_soc_BEGINPOINT_component_configuration.pl  --do_build_sim=0  \] " "BEGINPOINT:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_BEGINPOINT --dir=/tmp/alt8996_5969939926128777444.dir/0002_BEGINPOINT_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0002_BEGINPOINT_gen//lab8_soc_BEGINPOINT_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BEGINPOINT: Done RTL generation for module 'lab8_soc_BEGINPOINT' " "BEGINPOINT: Done RTL generation for module 'lab8_soc_BEGINPOINT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BEGINPOINT: \"lab8_soc\" instantiated altera_avalon_pio \"BEGINPOINT\" " "BEGINPOINT: \"lab8_soc\" instantiated altera_avalon_pio \"BEGINPOINT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_INDEX: Starting RTL generation for module 'lab8_soc_DEBUG_MIN_INDEX' " "DEBUG_MIN_INDEX: Starting RTL generation for module 'lab8_soc_DEBUG_MIN_INDEX'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_INDEX:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_DEBUG_MIN_INDEX --dir=/tmp/alt8996_5969939926128777444.dir/0003_DEBUG_MIN_INDEX_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0003_DEBUG_MIN_INDEX_gen//lab8_soc_DEBUG_MIN_INDEX_component_configuration.pl  --do_build_sim=0  \] " "DEBUG_MIN_INDEX:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_DEBUG_MIN_INDEX --dir=/tmp/alt8996_5969939926128777444.dir/0003_DEBUG_MIN_INDEX_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0003_DEBUG_MIN_INDEX_gen//lab8_soc_DEBUG_MIN_INDEX_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_INDEX: Done RTL generation for module 'lab8_soc_DEBUG_MIN_INDEX' " "DEBUG_MIN_INDEX: Done RTL generation for module 'lab8_soc_DEBUG_MIN_INDEX'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_INDEX: \"lab8_soc\" instantiated altera_avalon_pio \"DEBUG_MIN_INDEX\" " "DEBUG_MIN_INDEX: \"lab8_soc\" instantiated altera_avalon_pio \"DEBUG_MIN_INDEX\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_NUM: Starting RTL generation for module 'lab8_soc_DEBUG_MIN_NUM' " "DEBUG_MIN_NUM: Starting RTL generation for module 'lab8_soc_DEBUG_MIN_NUM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_NUM:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_DEBUG_MIN_NUM --dir=/tmp/alt8996_5969939926128777444.dir/0004_DEBUG_MIN_NUM_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0004_DEBUG_MIN_NUM_gen//lab8_soc_DEBUG_MIN_NUM_component_configuration.pl  --do_build_sim=0  \] " "DEBUG_MIN_NUM:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_DEBUG_MIN_NUM --dir=/tmp/alt8996_5969939926128777444.dir/0004_DEBUG_MIN_NUM_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0004_DEBUG_MIN_NUM_gen//lab8_soc_DEBUG_MIN_NUM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_NUM: Done RTL generation for module 'lab8_soc_DEBUG_MIN_NUM' " "DEBUG_MIN_NUM: Done RTL generation for module 'lab8_soc_DEBUG_MIN_NUM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_MIN_NUM: \"lab8_soc\" instantiated altera_avalon_pio \"DEBUG_MIN_NUM\" " "DEBUG_MIN_NUM: \"lab8_soc\" instantiated altera_avalon_pio \"DEBUG_MIN_NUM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_STATE: Starting RTL generation for module 'lab8_soc_DEBUG_STATE' " "DEBUG_STATE: Starting RTL generation for module 'lab8_soc_DEBUG_STATE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_STATE:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_DEBUG_STATE --dir=/tmp/alt8996_5969939926128777444.dir/0005_DEBUG_STATE_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0005_DEBUG_STATE_gen//lab8_soc_DEBUG_STATE_component_configuration.pl  --do_build_sim=0  \] " "DEBUG_STATE:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_DEBUG_STATE --dir=/tmp/alt8996_5969939926128777444.dir/0005_DEBUG_STATE_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0005_DEBUG_STATE_gen//lab8_soc_DEBUG_STATE_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_STATE: Done RTL generation for module 'lab8_soc_DEBUG_STATE' " "DEBUG_STATE: Done RTL generation for module 'lab8_soc_DEBUG_STATE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_STATE: \"lab8_soc\" instantiated altera_avalon_pio \"DEBUG_STATE\" " "DEBUG_STATE: \"lab8_soc\" instantiated altera_avalon_pio \"DEBUG_STATE\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINISH: Starting RTL generation for module 'lab8_soc_FINISH' " "FINISH: Starting RTL generation for module 'lab8_soc_FINISH'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINISH:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_FINISH --dir=/tmp/alt8996_5969939926128777444.dir/0006_FINISH_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0006_FINISH_gen//lab8_soc_FINISH_component_configuration.pl  --do_build_sim=0  \] " "FINISH:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_FINISH --dir=/tmp/alt8996_5969939926128777444.dir/0006_FINISH_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0006_FINISH_gen//lab8_soc_FINISH_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINISH: Done RTL generation for module 'lab8_soc_FINISH' " "FINISH: Done RTL generation for module 'lab8_soc_FINISH'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINISH: \"lab8_soc\" instantiated altera_avalon_pio \"FINISH\" " "FINISH: \"lab8_soc\" instantiated altera_avalon_pio \"FINISH\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "POS_X: Starting RTL generation for module 'lab8_soc_POS_X' " "POS_X: Starting RTL generation for module 'lab8_soc_POS_X'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "POS_X:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_POS_X --dir=/tmp/alt8996_5969939926128777444.dir/0007_POS_X_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0007_POS_X_gen//lab8_soc_POS_X_component_configuration.pl  --do_build_sim=0  \] " "POS_X:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_POS_X --dir=/tmp/alt8996_5969939926128777444.dir/0007_POS_X_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0007_POS_X_gen//lab8_soc_POS_X_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "POS_X: Done RTL generation for module 'lab8_soc_POS_X' " "POS_X: Done RTL generation for module 'lab8_soc_POS_X'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "POS_X: \"lab8_soc\" instantiated altera_avalon_pio \"POS_X\" " "POS_X: \"lab8_soc\" instantiated altera_avalon_pio \"POS_X\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOURCE_INDEX: Starting RTL generation for module 'lab8_soc_SOURCE_INDEX' " "SOURCE_INDEX: Starting RTL generation for module 'lab8_soc_SOURCE_INDEX'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOURCE_INDEX:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_SOURCE_INDEX --dir=/tmp/alt8996_5969939926128777444.dir/0008_SOURCE_INDEX_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0008_SOURCE_INDEX_gen//lab8_soc_SOURCE_INDEX_component_configuration.pl  --do_build_sim=0  \] " "SOURCE_INDEX:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_SOURCE_INDEX --dir=/tmp/alt8996_5969939926128777444.dir/0008_SOURCE_INDEX_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0008_SOURCE_INDEX_gen//lab8_soc_SOURCE_INDEX_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOURCE_INDEX: Done RTL generation for module 'lab8_soc_SOURCE_INDEX' " "SOURCE_INDEX: Done RTL generation for module 'lab8_soc_SOURCE_INDEX'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOURCE_INDEX: \"lab8_soc\" instantiated altera_avalon_pio \"SOURCE_INDEX\" " "SOURCE_INDEX: \"lab8_soc\" instantiated altera_avalon_pio \"SOURCE_INDEX\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "START: Starting RTL generation for module 'lab8_soc_START' " "START: Starting RTL generation for module 'lab8_soc_START'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "START:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_START --dir=/tmp/alt8996_5969939926128777444.dir/0009_START_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0009_START_gen//lab8_soc_START_component_configuration.pl  --do_build_sim=0  \] " "START:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_START --dir=/tmp/alt8996_5969939926128777444.dir/0009_START_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0009_START_gen//lab8_soc_START_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "START: Done RTL generation for module 'lab8_soc_START' " "START: Done RTL generation for module 'lab8_soc_START'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "START: \"lab8_soc\" instantiated altera_avalon_pio \"START\" " "START: \"lab8_soc\" instantiated altera_avalon_pio \"START\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=/tmp/alt8996_5969939926128777444.dir/0010_jtag_uart_0_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0010_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=/tmp/alt8996_5969939926128777444.dir/0010_jtag_uart_0_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0010_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=/tmp/alt8996_5969939926128777444.dir/0011_onchip_memory2_0_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0011_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=/tmp/alt8996_5969939926128777444.dir/0011_onchip_memory2_0_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0011_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=/tmp/alt8996_5969939926128777444.dir/0012_otg_hpi_address_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0012_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=/tmp/alt8996_5969939926128777444.dir/0012_otg_hpi_address_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0012_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=/tmp/alt8996_5969939926128777444.dir/0013_otg_hpi_data_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0013_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=/tmp/alt8996_5969939926128777444.dir/0013_otg_hpi_data_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0013_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=/tmp/alt8996_5969939926128777444.dir/0014_sdram_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0014_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=/tmp/alt8996_5969939926128777444.dir/0014_sdram_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0014_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303861914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab8_soc_sdram' " "Sdram: Done RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab8_soc_timer_0' " "Timer_0: Starting RTL generation for module 'lab8_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab8_soc_timer_0 --dir=/tmp/alt8996_5969939926128777444.dir/0018_timer_0_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0018_timer_0_gen//lab8_soc_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /root/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab8_soc_timer_0 --dir=/tmp/alt8996_5969939926128777444.dir/0018_timer_0_gen/ --quartus_dir=/root/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8996_5969939926128777444.dir/0018_timer_0_gen//lab8_soc_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab8_soc_timer_0' " "Timer_0: Done RTL generation for module 'lab8_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab8_soc\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab8_soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303862734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303864734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303865568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303865571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303865572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303865581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /root/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=/tmp/alt8996_5969939926128777444.dir/0021_cpu_gen/ --quartus_bindir=/root/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8996_5969939926128777444.dir/0021_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /root/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /root/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /root/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /root/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=/tmp/alt8996_5969939926128777444.dir/0021_cpu_gen/ --quartus_bindir=/root/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8996_5969939926128777444.dir/0021_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303865581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:25 (*) Starting Nios II generation " "Cpu: # 2022.01.04 21:44:25 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:25 (*)   Checking for plaintext license. " "Cpu: # 2022.01.04 21:44:25 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   Couldn't query license setup in Quartus directory /root/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2022.01.04 21:44:26 (*)   Couldn't query license setup in Quartus directory /root/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.04 21:44:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.04 21:44:26 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   Plaintext license not found. " "Cpu: # 2022.01.04 21:44:26 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.01.04 21:44:26 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.04 21:44:26 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   Creating all objects for CPU " "Cpu: # 2022.01.04 21:44:26 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.04 21:44:26 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*)   Creating plain-text RTL " "Cpu: # 2022.01.04 21:44:26 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.04 21:44:26 (*) Done Nios II generation " "Cpu: # 2022.01.04 21:44:26 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303866990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303867007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303867009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Done \"lab8_soc\" with 42 modules, 59 files " "Lab8_soc: Done \"lab8_soc\" with 42 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303867009 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab8_soc.qsys " "Finished elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641303868399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Backgroundmusic_music.v 1 1 " "Found 1 design units, including 1 entities, in source file Backgroundmusic_music.v" { { "Info" "ISGN_ENTITY_NAME" "1 Backgroundmusic_music " "Found entity 1: Backgroundmusic_music" {  } { { "Backgroundmusic_music.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/Backgroundmusic_music.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Backgroundmusic_effect.v 1 1 " "Found 1 design units, including 1 entities, in source file Backgroundmusic_effect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Backgroundmusic_effect " "Found entity 1: Backgroundmusic_effect" {  } { { "Backgroundmusic_effect.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/Backgroundmusic_effect.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "I2C_Protocol.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/I2C_Protocol.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top.v 1 1 " "Found 1 design units, including 1 entities, in source file Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/Top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "USB_Clock_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file USB_Clock_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL " "Found entity 1: USB_Clock_PLL" {  } { { "USB_Clock_PLL.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/USB_Clock_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868477 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(44) " "Verilog HDL warning at hpi_io_intf.sv(44): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/hpi_io_intf.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641303868477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868478 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641303868478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramstore.sv 1 1 " "Found 1 design units, including 1 entities, in source file ramstore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramstore " "Found entity 1: ramstore" {  } { { "ramstore.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/ramstore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868573 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "final_high_level.sv(67) " "Verilog HDL Module Instantiation warning at final_high_level.sv(67): ignored dangling comma in List of Port Connections" {  } { { "final_high_level.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/final_high_level.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1641303868573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_high_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_high_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_high_level " "Found entity 1: final_high_level" {  } { { "final_high_level.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/final_high_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7_LUT.v " "Can't analyze file -- file SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641303868574 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mouse.sv " "Can't analyze file -- file mouse.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641303868574 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "usbmouse.sv " "Can't analyze file -- file usbmouse.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641303868574 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Color_Map_For_Mouse.sv " "Can't analyze file -- file Color_Map_For_Mouse.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641303868574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramstore2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ramstore2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramstore2 " "Found entity 1: ramstore2" {  } { { "ramstore2.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/ramstore2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868701 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "detectBeginEnd.sv " "Can't analyze file -- file detectBeginEnd.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641303868701 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "randomprocessor.sv " "Can't analyze file -- file randomprocessor.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641303868701 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "detectBeginEndmouse.sv " "Can't analyze file -- file detectBeginEndmouse.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641303868701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramstore3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ramstore3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramstore3 " "Found entity 1: ramstore3" {  } { { "ramstore3.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/ramstore3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramstore4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ramstore4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramstore4 " "Found entity 1: ramstore4" {  } { { "ramstore4.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/ramstore4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramstore5.sv 1 1 " "Found 1 design units, including 1 entities, in source file ramstore5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramstore5 " "Found entity 1: ramstore5" {  } { { "ramstore5.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/ramstore5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INPUTCONTROL.sv 1 1 " "Found 1 design units, including 1 entities, in source file INPUTCONTROL.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INPUTCONTROL " "Found entity 1: INPUTCONTROL" {  } { { "INPUTCONTROL.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/INPUTCONTROL.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "db/ip/lab8_soc/lab8_soc.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868804 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab8_soc/submodules/altera_reset_controller.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_BEGINPOINT.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_BEGINPOINT.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_BEGINPOINT " "Found entity 1: lab8_soc_BEGINPOINT" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_BEGINPOINT.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_BEGINPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_INDEX.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_INDEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_DEBUG_MIN_INDEX " "Found entity 1: lab8_soc_DEBUG_MIN_INDEX" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_INDEX.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_INDEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_NUM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_NUM.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_DEBUG_MIN_NUM " "Found entity 1: lab8_soc_DEBUG_MIN_NUM" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_NUM.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_DEBUG_MIN_NUM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_DEBUG_STATE.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_DEBUG_STATE.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_DEBUG_STATE " "Found entity 1: lab8_soc_DEBUG_STATE" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_DEBUG_STATE.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_DEBUG_STATE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_FINISH.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_FINISH.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_FINISH " "Found entity 1: lab8_soc_FINISH" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_FINISH.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_FINISH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_POS_X.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_POS_X.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_POS_X " "Found entity 1: lab8_soc_POS_X" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_POS_X.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_POS_X.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_SOURCE_INDEX.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_SOURCE_INDEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_SOURCE_INDEX " "Found entity 1: lab8_soc_SOURCE_INDEX" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_SOURCE_INDEX.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_SOURCE_INDEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_START.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_START.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_START " "Found entity 1: lab8_soc_START" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_START.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_START.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868813 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868813 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868813 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868813 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868831 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868832 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868832 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641303868832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868833 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868847 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868848 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868848 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868848 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_timer_0 " "Found entity 1: lab8_soc_timer_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_timer_0.v" "" { Text "/home/dell/welcome-to-illinois/hardware_code/db/ip/lab8_soc/submodules/lab8_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641303868849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303868849 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab8.sv(196) " "Verilog HDL Instantiation warning at lab8.sv(196): instance has no name" {  } { { "lab8.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/lab8.sv" 196 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641303870025 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "instance_cursor_click lab8.sv(203) " "SystemVerilog error at lab8.sv(203): can't resolve implicit port connection(s) to instance \"instance_cursor_click\" without a module declaration or an extern equivalent" {  } { { "lab8.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/lab8.sv" 203 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1641303870025 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "instance_color_mapper lab8.sv(204) " "SystemVerilog error at lab8.sv(204): can't resolve implicit port connection(s) to instance \"instance_color_mapper\" without a module declaration or an extern equivalent" {  } { { "lab8.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/lab8.sv" 204 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1641303870025 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "instance_cursor_detect lab8.sv(205) " "SystemVerilog error at lab8.sv(205): can't resolve implicit port connection(s) to instance \"instance_cursor_detect\" without a module declaration or an extern equivalent" {  } { { "lab8.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/lab8.sv" 205 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1641303870025 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "instance_cursor_driver lab8.sv(206) " "SystemVerilog error at lab8.sv(206): can't resolve implicit port connection(s) to instance \"instance_cursor_driver\" without a module declaration or an extern equivalent" {  } { { "lab8.sv" "" { Text "/home/dell/welcome-to-illinois/hardware_code/lab8.sv" 206 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1641303870025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dell/welcome-to-illinois/hardware_code/lab8.map.smsg " "Generated suppressed messages file /home/dell/welcome-to-illinois/hardware_code/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303870404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2004 " "Peak virtual memory: 2004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641303870459 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan  4 21:44:30 2022 " "Processing ended: Tue Jan  4 21:44:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641303870459 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641303870459 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641303870459 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303870459 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641303870551 ""}
