{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590229531309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590229531319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 11:25:31 2020 " "Processing started: Sat May 23 11:25:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590229531319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229531319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalYearProject -c FinalYearProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalYearProject -c FinalYearProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229531319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590229532034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590229532034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalyearproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalyearproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalYearProject " "Found entity 1: FinalYearProject" {  } { { "FinalYearProject.bdf" "" { Schematic "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/FinalYearProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590229545342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-VGA_Controller_V1 " "Found design unit 1: VGA_Controller-VGA_Controller_V1" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/VGA_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590229545833 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590229545833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file live_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Live_Buffer-Live_Buffer_V1 " "Found design unit 1: Live_Buffer-Live_Buffer_V1" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590229545839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Live_Buffer " "Found entity 1: Live_Buffer" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590229545839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Live_Buffer " "Elaborating entity \"Live_Buffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590229545907 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRequest Live_Buffer.vhd(30) " "VHDL Process Statement warning at Live_Buffer.vhd(30): signal \"WriteRequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590229545951 "|FinalYearProject|Live_Buffer:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_In Live_Buffer.vhd(31) " "VHDL Process Statement warning at Live_Buffer.vhd(31): signal \"Data_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590229545951 "|FinalYearProject|Live_Buffer:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_Address Live_Buffer.vhd(31) " "VHDL Process Statement warning at Live_Buffer.vhd(31): signal \"H_Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590229545951 "|FinalYearProject|Live_Buffer:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V_Address Live_Buffer.vhd(31) " "VHDL Process Statement warning at Live_Buffer.vhd(31): signal \"V_Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590229545951 "|FinalYearProject|Live_Buffer:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "matrix Live_Buffer.vhd(34) " "VHDL Process Statement warning at Live_Buffer.vhd(34): signal \"matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590229545952 "|FinalYearProject|Live_Buffer:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_Address Live_Buffer.vhd(34) " "VHDL Process Statement warning at Live_Buffer.vhd(34): signal \"H_Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590229545952 "|FinalYearProject|Live_Buffer:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V_Address Live_Buffer.vhd(34) " "VHDL Process Statement warning at Live_Buffer.vhd(34): signal \"V_Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590229545952 "|FinalYearProject|Live_Buffer:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "matrix Live_Buffer.vhd(27) " "VHDL Process Statement warning at Live_Buffer.vhd(27): inferring latch(es) for signal or variable \"matrix\", which holds its previous value in one or more paths through the process" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590229545953 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545953 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545953 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545953 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545953 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545953 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545954 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545955 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545956 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545957 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545957 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545957 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545957 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545957 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545957 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545958 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545959 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545959 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545959 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545960 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545961 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545961 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545961 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545961 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545962 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545962 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545962 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545962 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545963 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545964 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545965 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545965 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545965 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545965 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545965 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545965 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545965 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545966 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545967 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545968 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545968 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545968 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545968 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545969 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[16\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[16\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545970 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545971 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545972 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545973 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545974 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545975 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545976 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545977 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545978 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[15\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[15\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545979 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545980 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545981 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545982 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545983 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545984 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545985 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[14\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[14\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545986 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545987 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545988 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545989 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545990 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545991 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[13\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[13\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545992 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545993 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545994 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545995 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545996 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[12\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[12\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545997 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545998 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229545999 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546000 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546001 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546002 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[11\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[11\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546003 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546004 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546005 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546006 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546007 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546008 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546009 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[10\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[10\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546010 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546011 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546012 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546013 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546014 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546015 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546016 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546017 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[9\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[9\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546018 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546019 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546020 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546021 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546022 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546023 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546024 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546025 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[8\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[8\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546026 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546027 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546028 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546029 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546030 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546031 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546032 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546033 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[7\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[7\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546034 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546035 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546036 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546037 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546038 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546039 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546040 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546041 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[6\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[6\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546042 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546043 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546044 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546045 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546046 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546047 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546048 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[5\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[5\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546049 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546050 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546051 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546052 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546053 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546054 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546055 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546056 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[4\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[4\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546057 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546058 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546059 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546060 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546061 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546062 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546063 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546064 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[3\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[3\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546065 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546066 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546067 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546068 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546069 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546070 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546071 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[2\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[2\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546072 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546073 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546074 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546075 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546076 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546077 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546078 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546079 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[1\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[1\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546080 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[16\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[16\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[15\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[15\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546081 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[14\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[14\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[13\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[13\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546082 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[12\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[12\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[11\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[11\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546083 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[10\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[10\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[9\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[9\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[8\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[8\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546084 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[7\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[7\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[6\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[6\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546085 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[5\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[5\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[4\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[4\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546086 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[3\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[3\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[2\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[2\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546087 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[1\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[1\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[0\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[0\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[1\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[1\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[2\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[2\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[3\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[3\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[4\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[4\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[5\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[5\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[6\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[6\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrix\[0\]\[0\]\[7\] Live_Buffer.vhd(27) " "Inferred latch for \"matrix\[0\]\[0\]\[7\]\" at Live_Buffer.vhd(27)" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 "|FinalYearProject|Live_Buffer:inst1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590229546088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590229548037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590229549602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590229549602 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "H_Address\[5\] " "No output dependent on input pin \"H_Address\[5\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|H_Address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "H_Address\[6\] " "No output dependent on input pin \"H_Address\[6\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|H_Address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "H_Address\[7\] " "No output dependent on input pin \"H_Address\[7\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|H_Address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "H_Address\[8\] " "No output dependent on input pin \"H_Address\[8\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|H_Address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "H_Address\[9\] " "No output dependent on input pin \"H_Address\[9\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|H_Address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_Address\[5\] " "No output dependent on input pin \"V_Address\[5\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|V_Address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_Address\[6\] " "No output dependent on input pin \"V_Address\[6\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|V_Address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_Address\[7\] " "No output dependent on input pin \"V_Address\[7\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|V_Address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_Address\[8\] " "No output dependent on input pin \"V_Address\[8\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|V_Address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_Address\[9\] " "No output dependent on input pin \"V_Address\[9\]\"" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590229549866 "|Live_Buffer|V_Address[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590229549866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4214 " "Implemented 4214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590229549867 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590229549867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4176 " "Implemented 4176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590229549867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590229549867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590229549986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 11:25:49 2020 " "Processing ended: Sat May 23 11:25:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590229549986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590229549986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590229549986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590229549986 ""}
