
STM32_TMCM_1260_alternative.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e7c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001f38  08001f38  00002f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f68  08001f68  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001f68  08001f68  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f68  08001f68  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f68  08001f68  00002f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001f6c  08001f6c  00002f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001f70  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001f7c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001f7c  00003090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004985  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000118d  00000000  00000000  000079b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000578  00000000  00000000  00008b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000413  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001959b  00000000  00000000  000094d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006d55  00000000  00000000  00022a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099cbb  00000000  00000000  000297c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c347e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001240  00000000  00000000  000c34c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000c4704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001f20 	.word	0x08001f20

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001f20 	.word	0x08001f20

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <TMC5160_Enable>:
/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */


// Enable driver (active low)
static inline void TMC5160_Enable(void) {
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(DRV_ENN_GPIO_Port, DRV_ENN_Pin, GPIO_PIN_RESET);
 8000220:	2390      	movs	r3, #144	@ 0x90
 8000222:	05db      	lsls	r3, r3, #23
 8000224:	2200      	movs	r2, #0
 8000226:	2104      	movs	r1, #4
 8000228:	0018      	movs	r0, r3
 800022a:	f000 fd4d 	bl	8000cc8 <HAL_GPIO_WritePin>
    // Keep as output low
}
 800022e:	46c0      	nop			@ (mov r8, r8)
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}

08000234 <TMC5160_Disable>:

// Disable driver (let external pull-up do the work), so there is no 5V -> 3V3 feeding
static inline void TMC5160_Disable(void) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0
	// Make PA2 input, high-Z
	    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	0018      	movs	r0, r3
 800023e:	2314      	movs	r3, #20
 8000240:	001a      	movs	r2, r3
 8000242:	2100      	movs	r1, #0
 8000244:	f001 fe40 	bl	8001ec8 <memset>
	    GPIO_InitStruct.Pin = DRV_ENN_Pin;
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2204      	movs	r2, #4
 800024c:	601a      	str	r2, [r3, #0]
	    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	2200      	movs	r2, #0
 8000252:	605a      	str	r2, [r3, #4]
	    GPIO_InitStruct.Pull = GPIO_NOPULL; // let external pull-up pull it high
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
	    HAL_GPIO_Init(DRV_ENN_GPIO_Port, &GPIO_InitStruct);
 800025a:	1d3a      	adds	r2, r7, #4
 800025c:	2390      	movs	r3, #144	@ 0x90
 800025e:	05db      	lsls	r3, r3, #23
 8000260:	0011      	movs	r1, r2
 8000262:	0018      	movs	r0, r3
 8000264:	f000 fbb8 	bl	80009d8 <HAL_GPIO_Init>
}
 8000268:	46c0      	nop			@ (mov r8, r8)
 800026a:	46bd      	mov	sp, r7
 800026c:	b006      	add	sp, #24
 800026e:	bd80      	pop	{r7, pc}

08000270 <TMC5160_CS_LOW>:
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */


static inline void TMC5160_CS_LOW(void) {
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TMC5160_CS_GPIO_Port, TMC5160_CS_Pin, GPIO_PIN_RESET);
 8000274:	2390      	movs	r3, #144	@ 0x90
 8000276:	05db      	lsls	r3, r3, #23
 8000278:	2200      	movs	r2, #0
 800027a:	2110      	movs	r1, #16
 800027c:	0018      	movs	r0, r3
 800027e:	f000 fd23 	bl	8000cc8 <HAL_GPIO_WritePin>
}
 8000282:	46c0      	nop			@ (mov r8, r8)
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}

08000288 <TMC5160_CS_HIGH>:
static inline void TMC5160_CS_HIGH(void) {
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TMC5160_CS_GPIO_Port, TMC5160_CS_Pin, GPIO_PIN_SET);
 800028c:	2390      	movs	r3, #144	@ 0x90
 800028e:	05db      	lsls	r3, r3, #23
 8000290:	2201      	movs	r2, #1
 8000292:	2110      	movs	r1, #16
 8000294:	0018      	movs	r0, r3
 8000296:	f000 fd17 	bl	8000cc8 <HAL_GPIO_WritePin>
}
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <TMC5160_WriteReg>:

uint32_t TMC5160_WriteReg(uint8_t address, uint32_t value) {
 80002a0:	b5b0      	push	{r4, r5, r7, lr}
 80002a2:	b08a      	sub	sp, #40	@ 0x28
 80002a4:	af02      	add	r7, sp, #8
 80002a6:	0002      	movs	r2, r0
 80002a8:	6039      	str	r1, [r7, #0]
 80002aa:	1dfb      	adds	r3, r7, #7
 80002ac:	701a      	strb	r2, [r3, #0]
    uint8_t tx[5], rx[5];
    uint32_t ret;

    tx[0] = address & 0x7F; // MSB=0 for write
 80002ae:	1dfb      	adds	r3, r7, #7
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	227f      	movs	r2, #127	@ 0x7f
 80002b4:	4013      	ands	r3, r2
 80002b6:	b2da      	uxtb	r2, r3
 80002b8:	2114      	movs	r1, #20
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	701a      	strb	r2, [r3, #0]
    tx[1] = (value >> 24) & 0xFF;
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	0e1b      	lsrs	r3, r3, #24
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	705a      	strb	r2, [r3, #1]
    tx[2] = (value >> 16) & 0xFF;
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	0c1b      	lsrs	r3, r3, #16
 80002cc:	b2da      	uxtb	r2, r3
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	709a      	strb	r2, [r3, #2]
    tx[3] = (value >> 8) & 0xFF;
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	0a1b      	lsrs	r3, r3, #8
 80002d6:	b2da      	uxtb	r2, r3
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	70da      	strb	r2, [r3, #3]
    tx[4] = value & 0xFF;
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	b2da      	uxtb	r2, r3
 80002e0:	000c      	movs	r4, r1
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	711a      	strb	r2, [r3, #4]

    TMC5160_CS_LOW();
 80002e6:	f7ff ffc3 	bl	8000270 <TMC5160_CS_LOW>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY);
 80002ea:	250c      	movs	r5, #12
 80002ec:	197a      	adds	r2, r7, r5
 80002ee:	1939      	adds	r1, r7, r4
 80002f0:	480e      	ldr	r0, [pc, #56]	@ (800032c <TMC5160_WriteReg+0x8c>)
 80002f2:	2301      	movs	r3, #1
 80002f4:	425b      	negs	r3, r3
 80002f6:	9300      	str	r3, [sp, #0]
 80002f8:	2305      	movs	r3, #5
 80002fa:	f001 fa8d 	bl	8001818 <HAL_SPI_TransmitReceive>
    TMC5160_CS_HIGH();
 80002fe:	f7ff ffc3 	bl	8000288 <TMC5160_CS_HIGH>

    ret = ((uint32_t)rx[1] << 24) | ((uint32_t)rx[2] << 16) | ((uint32_t)rx[3] << 8) | rx[4];
 8000302:	0029      	movs	r1, r5
 8000304:	187b      	adds	r3, r7, r1
 8000306:	785b      	ldrb	r3, [r3, #1]
 8000308:	061a      	lsls	r2, r3, #24
 800030a:	187b      	adds	r3, r7, r1
 800030c:	789b      	ldrb	r3, [r3, #2]
 800030e:	041b      	lsls	r3, r3, #16
 8000310:	431a      	orrs	r2, r3
 8000312:	187b      	adds	r3, r7, r1
 8000314:	78db      	ldrb	r3, [r3, #3]
 8000316:	021b      	lsls	r3, r3, #8
 8000318:	4313      	orrs	r3, r2
 800031a:	187a      	adds	r2, r7, r1
 800031c:	7912      	ldrb	r2, [r2, #4]
 800031e:	4313      	orrs	r3, r2
 8000320:	61fb      	str	r3, [r7, #28]
    return ret;
 8000322:	69fb      	ldr	r3, [r7, #28]
}
 8000324:	0018      	movs	r0, r3
 8000326:	46bd      	mov	sp, r7
 8000328:	b008      	add	sp, #32
 800032a:	bdb0      	pop	{r4, r5, r7, pc}
 800032c:	20000028 	.word	0x20000028

08000330 <TMC5160_ReadReg>:

uint32_t TMC5160_ReadReg(uint8_t address) {
 8000330:	b5b0      	push	{r4, r5, r7, lr}
 8000332:	b08a      	sub	sp, #40	@ 0x28
 8000334:	af02      	add	r7, sp, #8
 8000336:	0002      	movs	r2, r0
 8000338:	1dfb      	adds	r3, r7, #7
 800033a:	701a      	strb	r2, [r3, #0]
    uint8_t tx[5], rx[5];
    uint32_t ret;

    tx[0] = 0x80 | (address & 0x7F); // MSB=1 for read
 800033c:	1dfb      	adds	r3, r7, #7
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2280      	movs	r2, #128	@ 0x80
 8000342:	4252      	negs	r2, r2
 8000344:	4313      	orrs	r3, r2
 8000346:	b2da      	uxtb	r2, r3
 8000348:	2414      	movs	r4, #20
 800034a:	193b      	adds	r3, r7, r4
 800034c:	701a      	strb	r2, [r3, #0]
    tx[1] = tx[2] = tx[3] = tx[4] = 0;
 800034e:	193b      	adds	r3, r7, r4
 8000350:	2200      	movs	r2, #0
 8000352:	711a      	strb	r2, [r3, #4]
 8000354:	193b      	adds	r3, r7, r4
 8000356:	791a      	ldrb	r2, [r3, #4]
 8000358:	193b      	adds	r3, r7, r4
 800035a:	70da      	strb	r2, [r3, #3]
 800035c:	193b      	adds	r3, r7, r4
 800035e:	78da      	ldrb	r2, [r3, #3]
 8000360:	193b      	adds	r3, r7, r4
 8000362:	709a      	strb	r2, [r3, #2]
 8000364:	193b      	adds	r3, r7, r4
 8000366:	789a      	ldrb	r2, [r3, #2]
 8000368:	193b      	adds	r3, r7, r4
 800036a:	705a      	strb	r2, [r3, #1]

    TMC5160_CS_LOW();
 800036c:	f7ff ff80 	bl	8000270 <TMC5160_CS_LOW>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY);
 8000370:	250c      	movs	r5, #12
 8000372:	197a      	adds	r2, r7, r5
 8000374:	1939      	adds	r1, r7, r4
 8000376:	480f      	ldr	r0, [pc, #60]	@ (80003b4 <TMC5160_ReadReg+0x84>)
 8000378:	2301      	movs	r3, #1
 800037a:	425b      	negs	r3, r3
 800037c:	9300      	str	r3, [sp, #0]
 800037e:	2305      	movs	r3, #5
 8000380:	f001 fa4a 	bl	8001818 <HAL_SPI_TransmitReceive>
    TMC5160_CS_HIGH();
 8000384:	f7ff ff80 	bl	8000288 <TMC5160_CS_HIGH>

    ret = ((uint32_t)rx[1] << 24) | ((uint32_t)rx[2] << 16) | ((uint32_t)rx[3] << 8) | rx[4];
 8000388:	0029      	movs	r1, r5
 800038a:	187b      	adds	r3, r7, r1
 800038c:	785b      	ldrb	r3, [r3, #1]
 800038e:	061a      	lsls	r2, r3, #24
 8000390:	187b      	adds	r3, r7, r1
 8000392:	789b      	ldrb	r3, [r3, #2]
 8000394:	041b      	lsls	r3, r3, #16
 8000396:	431a      	orrs	r2, r3
 8000398:	187b      	adds	r3, r7, r1
 800039a:	78db      	ldrb	r3, [r3, #3]
 800039c:	021b      	lsls	r3, r3, #8
 800039e:	4313      	orrs	r3, r2
 80003a0:	187a      	adds	r2, r7, r1
 80003a2:	7912      	ldrb	r2, [r2, #4]
 80003a4:	4313      	orrs	r3, r2
 80003a6:	61fb      	str	r3, [r7, #28]
    return ret;
 80003a8:	69fb      	ldr	r3, [r7, #28]
}
 80003aa:	0018      	movs	r0, r3
 80003ac:	46bd      	mov	sp, r7
 80003ae:	b008      	add	sp, #32
 80003b0:	bdb0      	pop	{r4, r5, r7, pc}
 80003b2:	46c0      	nop			@ (mov r8, r8)
 80003b4:	20000028 	.word	0x20000028

080003b8 <TMC5160_Init>:

void TMC5160_Init(void) {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
    TMC5160_WriteReg(GCONF, 0x00000000);
 80003bc:	2100      	movs	r1, #0
 80003be:	2000      	movs	r0, #0
 80003c0:	f7ff ff6e 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(IHOLD_IRUN, IHOLD_IRUN_VALUE);
 80003c4:	4b10      	ldr	r3, [pc, #64]	@ (8000408 <TMC5160_Init+0x50>)
 80003c6:	0019      	movs	r1, r3
 80003c8:	2010      	movs	r0, #16
 80003ca:	f7ff ff69 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(CHOPCONF, CHOPCONF_VALUE);
 80003ce:	4b0f      	ldr	r3, [pc, #60]	@ (800040c <TMC5160_Init+0x54>)
 80003d0:	0019      	movs	r1, r3
 80003d2:	206c      	movs	r0, #108	@ 0x6c
 80003d4:	f7ff ff64 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(VSTART, 0x00000000);
 80003d8:	2100      	movs	r1, #0
 80003da:	2023      	movs	r0, #35	@ 0x23
 80003dc:	f7ff ff60 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(Amax, 500);
 80003e0:	23fa      	movs	r3, #250	@ 0xfa
 80003e2:	005b      	lsls	r3, r3, #1
 80003e4:	0019      	movs	r1, r3
 80003e6:	2026      	movs	r0, #38	@ 0x26
 80003e8:	f7ff ff5a 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(Dmax, 500);
 80003ec:	23fa      	movs	r3, #250	@ 0xfa
 80003ee:	005b      	lsls	r3, r3, #1
 80003f0:	0019      	movs	r1, r3
 80003f2:	2028      	movs	r0, #40	@ 0x28
 80003f4:	f7ff ff54 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(VMAX, 50000);
 80003f8:	4b05      	ldr	r3, [pc, #20]	@ (8000410 <TMC5160_Init+0x58>)
 80003fa:	0019      	movs	r1, r3
 80003fc:	2027      	movs	r0, #39	@ 0x27
 80003fe:	f7ff ff4f 	bl	80002a0 <TMC5160_WriteReg>
}
 8000402:	46c0      	nop			@ (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	00061905 	.word	0x00061905
 800040c:	080100c3 	.word	0x080100c3
 8000410:	0000c350 	.word	0x0000c350

08000414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800041a:	f000 f9a1 	bl	8000760 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800041e:	f000 f82b 	bl	8000478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000422:	f000 f8a7 	bl	8000574 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000426:	f000 f867 	bl	80004f8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  TMC5160_CS_HIGH();
 800042a:	f7ff ff2d 	bl	8000288 <TMC5160_CS_HIGH>
  HAL_Delay(10);
 800042e:	200a      	movs	r0, #10
 8000430:	f000 f9fa 	bl	8000828 <HAL_Delay>

  // Driver disabled by default (external pull-up)
  TMC5160_Disable();
 8000434:	f7ff fefe 	bl	8000234 <TMC5160_Disable>
  HAL_Delay(10); // let things stabilize
 8000438:	200a      	movs	r0, #10
 800043a:	f000 f9f5 	bl	8000828 <HAL_Delay>


  TMC5160_Init();
 800043e:	f7ff ffbb 	bl	80003b8 <TMC5160_Init>

  // Enable driver after configuration
  TMC5160_Enable();
 8000442:	f7ff feeb 	bl	800021c <TMC5160_Enable>
  HAL_Delay(10); // small delay to let driver enable
 8000446:	200a      	movs	r0, #10
 8000448:	f000 f9ee 	bl	8000828 <HAL_Delay>
  // Never enable DRV_ENN before configuring registers — can cause motor to jerk with undefined current/microstep.
  // Driver can be disabled any time if you need to stop the motor immediately — the motor will coast.


  // Move 10 revolutions
  TMC5160_WriteReg(XTARGET, 2000);
 800044c:	23fa      	movs	r3, #250	@ 0xfa
 800044e:	00db      	lsls	r3, r3, #3
 8000450:	0019      	movs	r1, r3
 8000452:	202d      	movs	r0, #45	@ 0x2d
 8000454:	f7ff ff24 	bl	80002a0 <TMC5160_WriteReg>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Wait while motor reaches target
	  uint32_t xactual = TMC5160_ReadReg(0x21); // XACTUAL
 8000458:	2021      	movs	r0, #33	@ 0x21
 800045a:	f7ff ff69 	bl	8000330 <TMC5160_ReadReg>
 800045e:	0003      	movs	r3, r0
 8000460:	607b      	str	r3, [r7, #4]
	  if (xactual >= 2000) { // in full steps, so 10 revolutions × 200 steps/rev = 2000 steps
 8000462:	687a      	ldr	r2, [r7, #4]
 8000464:	23fa      	movs	r3, #250	@ 0xfa
 8000466:	00db      	lsls	r3, r3, #3
 8000468:	429a      	cmp	r2, r3
 800046a:	d300      	bcc.n	800046e <main+0x5a>
		  break;
 800046c:	e003      	b.n	8000476 <main+0x62>
	  }
	  HAL_Delay(10);
 800046e:	200a      	movs	r0, #10
 8000470:	f000 f9da 	bl	8000828 <HAL_Delay>
  {
 8000474:	e7f0      	b.n	8000458 <main+0x44>

    /* USER CODE BEGIN 3 */
  }

  // Motor reached position
  while (1);
 8000476:	e7fe      	b.n	8000476 <main+0x62>

08000478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000478:	b590      	push	{r4, r7, lr}
 800047a:	b093      	sub	sp, #76	@ 0x4c
 800047c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047e:	2414      	movs	r4, #20
 8000480:	193b      	adds	r3, r7, r4
 8000482:	0018      	movs	r0, r3
 8000484:	2334      	movs	r3, #52	@ 0x34
 8000486:	001a      	movs	r2, r3
 8000488:	2100      	movs	r1, #0
 800048a:	f001 fd1d 	bl	8001ec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	0018      	movs	r0, r3
 8000492:	2310      	movs	r3, #16
 8000494:	001a      	movs	r2, r3
 8000496:	2100      	movs	r1, #0
 8000498:	f001 fd16 	bl	8001ec8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800049c:	0021      	movs	r1, r4
 800049e:	187b      	adds	r3, r7, r1
 80004a0:	2202      	movs	r2, #2
 80004a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	2201      	movs	r2, #1
 80004a8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	2210      	movs	r2, #16
 80004ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	2200      	movs	r2, #0
 80004b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 fc23 	bl	8000d04 <HAL_RCC_OscConfig>
 80004be:	1e03      	subs	r3, r0, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80004c2:	f000 f88f 	bl	80005e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2207      	movs	r2, #7
 80004ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	2200      	movs	r2, #0
 80004d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2200      	movs	r2, #0
 80004d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004d8:	1d3b      	adds	r3, r7, #4
 80004da:	2200      	movs	r2, #0
 80004dc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	2100      	movs	r1, #0
 80004e2:	0018      	movs	r0, r3
 80004e4:	f000 ff94 	bl	8001410 <HAL_RCC_ClockConfig>
 80004e8:	1e03      	subs	r3, r0, #0
 80004ea:	d001      	beq.n	80004f0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80004ec:	f000 f87a 	bl	80005e4 <Error_Handler>
  }
}
 80004f0:	46c0      	nop			@ (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b013      	add	sp, #76	@ 0x4c
 80004f6:	bd90      	pop	{r4, r7, pc}

080004f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004fc:	4b1b      	ldr	r3, [pc, #108]	@ (800056c <MX_SPI1_Init+0x74>)
 80004fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000570 <MX_SPI1_Init+0x78>)
 8000500:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000502:	4b1a      	ldr	r3, [pc, #104]	@ (800056c <MX_SPI1_Init+0x74>)
 8000504:	2282      	movs	r2, #130	@ 0x82
 8000506:	0052      	lsls	r2, r2, #1
 8000508:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800050a:	4b18      	ldr	r3, [pc, #96]	@ (800056c <MX_SPI1_Init+0x74>)
 800050c:	2200      	movs	r2, #0
 800050e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000510:	4b16      	ldr	r3, [pc, #88]	@ (800056c <MX_SPI1_Init+0x74>)
 8000512:	22e0      	movs	r2, #224	@ 0xe0
 8000514:	00d2      	lsls	r2, r2, #3
 8000516:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000518:	4b14      	ldr	r3, [pc, #80]	@ (800056c <MX_SPI1_Init+0x74>)
 800051a:	2202      	movs	r2, #2
 800051c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800051e:	4b13      	ldr	r3, [pc, #76]	@ (800056c <MX_SPI1_Init+0x74>)
 8000520:	2201      	movs	r2, #1
 8000522:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000524:	4b11      	ldr	r3, [pc, #68]	@ (800056c <MX_SPI1_Init+0x74>)
 8000526:	2280      	movs	r2, #128	@ 0x80
 8000528:	0092      	lsls	r2, r2, #2
 800052a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800052c:	4b0f      	ldr	r3, [pc, #60]	@ (800056c <MX_SPI1_Init+0x74>)
 800052e:	2200      	movs	r2, #0
 8000530:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000532:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <MX_SPI1_Init+0x74>)
 8000534:	2200      	movs	r2, #0
 8000536:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000538:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <MX_SPI1_Init+0x74>)
 800053a:	2200      	movs	r2, #0
 800053c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800053e:	4b0b      	ldr	r3, [pc, #44]	@ (800056c <MX_SPI1_Init+0x74>)
 8000540:	2200      	movs	r2, #0
 8000542:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000544:	4b09      	ldr	r3, [pc, #36]	@ (800056c <MX_SPI1_Init+0x74>)
 8000546:	2207      	movs	r2, #7
 8000548:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800054a:	4b08      	ldr	r3, [pc, #32]	@ (800056c <MX_SPI1_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000550:	4b06      	ldr	r3, [pc, #24]	@ (800056c <MX_SPI1_Init+0x74>)
 8000552:	2200      	movs	r2, #0
 8000554:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000556:	4b05      	ldr	r3, [pc, #20]	@ (800056c <MX_SPI1_Init+0x74>)
 8000558:	0018      	movs	r0, r3
 800055a:	f001 f8a5 	bl	80016a8 <HAL_SPI_Init>
 800055e:	1e03      	subs	r3, r0, #0
 8000560:	d001      	beq.n	8000566 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000562:	f000 f83f 	bl	80005e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000566:	46c0      	nop			@ (mov r8, r8)
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20000028 	.word	0x20000028
 8000570:	40013000 	.word	0x40013000

08000574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b086      	sub	sp, #24
 8000578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	0018      	movs	r0, r3
 800057e:	2314      	movs	r3, #20
 8000580:	001a      	movs	r2, r3
 8000582:	2100      	movs	r1, #0
 8000584:	f001 fca0 	bl	8001ec8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000588:	4b15      	ldr	r3, [pc, #84]	@ (80005e0 <MX_GPIO_Init+0x6c>)
 800058a:	695a      	ldr	r2, [r3, #20]
 800058c:	4b14      	ldr	r3, [pc, #80]	@ (80005e0 <MX_GPIO_Init+0x6c>)
 800058e:	2180      	movs	r1, #128	@ 0x80
 8000590:	0289      	lsls	r1, r1, #10
 8000592:	430a      	orrs	r2, r1
 8000594:	615a      	str	r2, [r3, #20]
 8000596:	4b12      	ldr	r3, [pc, #72]	@ (80005e0 <MX_GPIO_Init+0x6c>)
 8000598:	695a      	ldr	r2, [r3, #20]
 800059a:	2380      	movs	r3, #128	@ 0x80
 800059c:	029b      	lsls	r3, r3, #10
 800059e:	4013      	ands	r3, r2
 80005a0:	603b      	str	r3, [r7, #0]
 80005a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80005a4:	2390      	movs	r3, #144	@ 0x90
 80005a6:	05db      	lsls	r3, r3, #23
 80005a8:	2200      	movs	r2, #0
 80005aa:	2114      	movs	r1, #20
 80005ac:	0018      	movs	r0, r3
 80005ae:	f000 fb8b 	bl	8000cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	2214      	movs	r2, #20
 80005b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	2201      	movs	r2, #1
 80005bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	2200      	movs	r2, #0
 80005c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ca:	1d3a      	adds	r2, r7, #4
 80005cc:	2390      	movs	r3, #144	@ 0x90
 80005ce:	05db      	lsls	r3, r3, #23
 80005d0:	0011      	movs	r1, r2
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fa00 	bl	80009d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005d8:	46c0      	nop			@ (mov r8, r8)
 80005da:	46bd      	mov	sp, r7
 80005dc:	b006      	add	sp, #24
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40021000 	.word	0x40021000

080005e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e8:	b672      	cpsid	i
}
 80005ea:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005ec:	46c0      	nop			@ (mov r8, r8)
 80005ee:	e7fd      	b.n	80005ec <Error_Handler+0x8>

080005f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <HAL_MspInit+0x44>)
 80005f8:	699a      	ldr	r2, [r3, #24]
 80005fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000634 <HAL_MspInit+0x44>)
 80005fc:	2101      	movs	r1, #1
 80005fe:	430a      	orrs	r2, r1
 8000600:	619a      	str	r2, [r3, #24]
 8000602:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <HAL_MspInit+0x44>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	2201      	movs	r2, #1
 8000608:	4013      	ands	r3, r2
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <HAL_MspInit+0x44>)
 8000610:	69da      	ldr	r2, [r3, #28]
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <HAL_MspInit+0x44>)
 8000614:	2180      	movs	r1, #128	@ 0x80
 8000616:	0549      	lsls	r1, r1, #21
 8000618:	430a      	orrs	r2, r1
 800061a:	61da      	str	r2, [r3, #28]
 800061c:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <HAL_MspInit+0x44>)
 800061e:	69da      	ldr	r2, [r3, #28]
 8000620:	2380      	movs	r3, #128	@ 0x80
 8000622:	055b      	lsls	r3, r3, #21
 8000624:	4013      	ands	r3, r2
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b002      	add	sp, #8
 8000630:	bd80      	pop	{r7, pc}
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	40021000 	.word	0x40021000

08000638 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b08b      	sub	sp, #44	@ 0x2c
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000640:	2414      	movs	r4, #20
 8000642:	193b      	adds	r3, r7, r4
 8000644:	0018      	movs	r0, r3
 8000646:	2314      	movs	r3, #20
 8000648:	001a      	movs	r2, r3
 800064a:	2100      	movs	r1, #0
 800064c:	f001 fc3c 	bl	8001ec8 <memset>
  if(hspi->Instance==SPI1)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a1c      	ldr	r2, [pc, #112]	@ (80006c8 <HAL_SPI_MspInit+0x90>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d132      	bne.n	80006c0 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800065a:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <HAL_SPI_MspInit+0x94>)
 800065c:	699a      	ldr	r2, [r3, #24]
 800065e:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <HAL_SPI_MspInit+0x94>)
 8000660:	2180      	movs	r1, #128	@ 0x80
 8000662:	0149      	lsls	r1, r1, #5
 8000664:	430a      	orrs	r2, r1
 8000666:	619a      	str	r2, [r3, #24]
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <HAL_SPI_MspInit+0x94>)
 800066a:	699a      	ldr	r2, [r3, #24]
 800066c:	2380      	movs	r3, #128	@ 0x80
 800066e:	015b      	lsls	r3, r3, #5
 8000670:	4013      	ands	r3, r2
 8000672:	613b      	str	r3, [r7, #16]
 8000674:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000676:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <HAL_SPI_MspInit+0x94>)
 8000678:	695a      	ldr	r2, [r3, #20]
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <HAL_SPI_MspInit+0x94>)
 800067c:	2180      	movs	r1, #128	@ 0x80
 800067e:	0289      	lsls	r1, r1, #10
 8000680:	430a      	orrs	r2, r1
 8000682:	615a      	str	r2, [r3, #20]
 8000684:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <HAL_SPI_MspInit+0x94>)
 8000686:	695a      	ldr	r2, [r3, #20]
 8000688:	2380      	movs	r3, #128	@ 0x80
 800068a:	029b      	lsls	r3, r3, #10
 800068c:	4013      	ands	r3, r2
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000692:	0021      	movs	r1, r4
 8000694:	187b      	adds	r3, r7, r1
 8000696:	22e0      	movs	r2, #224	@ 0xe0
 8000698:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2202      	movs	r2, #2
 800069e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2203      	movs	r2, #3
 80006aa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b2:	187a      	adds	r2, r7, r1
 80006b4:	2390      	movs	r3, #144	@ 0x90
 80006b6:	05db      	lsls	r3, r3, #23
 80006b8:	0011      	movs	r1, r2
 80006ba:	0018      	movs	r0, r3
 80006bc:	f000 f98c 	bl	80009d8 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80006c0:	46c0      	nop			@ (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b00b      	add	sp, #44	@ 0x2c
 80006c6:	bd90      	pop	{r4, r7, pc}
 80006c8:	40013000 	.word	0x40013000
 80006cc:	40021000 	.word	0x40021000

080006d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006d4:	46c0      	nop			@ (mov r8, r8)
 80006d6:	e7fd      	b.n	80006d4 <NMI_Handler+0x4>

080006d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006dc:	46c0      	nop			@ (mov r8, r8)
 80006de:	e7fd      	b.n	80006dc <HardFault_Handler+0x4>

080006e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006e4:	46c0      	nop			@ (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f8:	f000 f87a 	bl	80007f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006fc:	46c0      	nop			@ (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800070c:	480d      	ldr	r0, [pc, #52]	@ (8000744 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800070e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000710:	f7ff fff7 	bl	8000702 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000714:	480c      	ldr	r0, [pc, #48]	@ (8000748 <LoopForever+0x6>)
  ldr r1, =_edata
 8000716:	490d      	ldr	r1, [pc, #52]	@ (800074c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000718:	4a0d      	ldr	r2, [pc, #52]	@ (8000750 <LoopForever+0xe>)
  movs r3, #0
 800071a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800071c:	e002      	b.n	8000724 <LoopCopyDataInit>

0800071e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800071e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000722:	3304      	adds	r3, #4

08000724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000728:	d3f9      	bcc.n	800071e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072a:	4a0a      	ldr	r2, [pc, #40]	@ (8000754 <LoopForever+0x12>)
  ldr r4, =_ebss
 800072c:	4c0a      	ldr	r4, [pc, #40]	@ (8000758 <LoopForever+0x16>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000730:	e001      	b.n	8000736 <LoopFillZerobss>

08000732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000734:	3204      	adds	r2, #4

08000736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000738:	d3fb      	bcc.n	8000732 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800073a:	f001 fbcd 	bl	8001ed8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800073e:	f7ff fe69 	bl	8000414 <main>

08000742 <LoopForever>:

LoopForever:
    b LoopForever
 8000742:	e7fe      	b.n	8000742 <LoopForever>
  ldr   r0, =_estack
 8000744:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800074c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000750:	08001f70 	.word	0x08001f70
  ldr r2, =_sbss
 8000754:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000758:	20000090 	.word	0x20000090

0800075c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800075c:	e7fe      	b.n	800075c <ADC1_COMP_IRQHandler>
	...

08000760 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000764:	4b07      	ldr	r3, [pc, #28]	@ (8000784 <HAL_Init+0x24>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <HAL_Init+0x24>)
 800076a:	2110      	movs	r1, #16
 800076c:	430a      	orrs	r2, r1
 800076e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000770:	2003      	movs	r0, #3
 8000772:	f000 f809 	bl	8000788 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000776:	f7ff ff3b 	bl	80005f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800077a:	2300      	movs	r3, #0
}
 800077c:	0018      	movs	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	40022000 	.word	0x40022000

08000788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000788:	b590      	push	{r4, r7, lr}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <HAL_InitTick+0x5c>)
 8000792:	681c      	ldr	r4, [r3, #0]
 8000794:	4b14      	ldr	r3, [pc, #80]	@ (80007e8 <HAL_InitTick+0x60>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	0019      	movs	r1, r3
 800079a:	23fa      	movs	r3, #250	@ 0xfa
 800079c:	0098      	lsls	r0, r3, #2
 800079e:	f7ff fcb1 	bl	8000104 <__udivsi3>
 80007a2:	0003      	movs	r3, r0
 80007a4:	0019      	movs	r1, r3
 80007a6:	0020      	movs	r0, r4
 80007a8:	f7ff fcac 	bl	8000104 <__udivsi3>
 80007ac:	0003      	movs	r3, r0
 80007ae:	0018      	movs	r0, r3
 80007b0:	f000 f905 	bl	80009be <HAL_SYSTICK_Config>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d001      	beq.n	80007bc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007b8:	2301      	movs	r3, #1
 80007ba:	e00f      	b.n	80007dc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d80b      	bhi.n	80007da <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	2301      	movs	r3, #1
 80007c6:	425b      	negs	r3, r3
 80007c8:	2200      	movs	r2, #0
 80007ca:	0018      	movs	r0, r3
 80007cc:	f000 f8e2 	bl	8000994 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <HAL_InitTick+0x64>)
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007d6:	2300      	movs	r3, #0
 80007d8:	e000      	b.n	80007dc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007da:	2301      	movs	r3, #1
}
 80007dc:	0018      	movs	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	b003      	add	sp, #12
 80007e2:	bd90      	pop	{r4, r7, pc}
 80007e4:	20000000 	.word	0x20000000
 80007e8:	20000008 	.word	0x20000008
 80007ec:	20000004 	.word	0x20000004

080007f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007f4:	4b05      	ldr	r3, [pc, #20]	@ (800080c <HAL_IncTick+0x1c>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	001a      	movs	r2, r3
 80007fa:	4b05      	ldr	r3, [pc, #20]	@ (8000810 <HAL_IncTick+0x20>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	18d2      	adds	r2, r2, r3
 8000800:	4b03      	ldr	r3, [pc, #12]	@ (8000810 <HAL_IncTick+0x20>)
 8000802:	601a      	str	r2, [r3, #0]
}
 8000804:	46c0      	nop			@ (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	20000008 	.word	0x20000008
 8000810:	2000008c 	.word	0x2000008c

08000814 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  return uwTick;
 8000818:	4b02      	ldr	r3, [pc, #8]	@ (8000824 <HAL_GetTick+0x10>)
 800081a:	681b      	ldr	r3, [r3, #0]
}
 800081c:	0018      	movs	r0, r3
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	2000008c 	.word	0x2000008c

08000828 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000830:	f7ff fff0 	bl	8000814 <HAL_GetTick>
 8000834:	0003      	movs	r3, r0
 8000836:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	3301      	adds	r3, #1
 8000840:	d005      	beq.n	800084e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000842:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <HAL_Delay+0x44>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	001a      	movs	r2, r3
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	189b      	adds	r3, r3, r2
 800084c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	f7ff ffe0 	bl	8000814 <HAL_GetTick>
 8000854:	0002      	movs	r2, r0
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	68fa      	ldr	r2, [r7, #12]
 800085c:	429a      	cmp	r2, r3
 800085e:	d8f7      	bhi.n	8000850 <HAL_Delay+0x28>
  {
  }
}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46c0      	nop			@ (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b004      	add	sp, #16
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	20000008 	.word	0x20000008

08000870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	0002      	movs	r2, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b7f      	cmp	r3, #127	@ 0x7f
 8000884:	d828      	bhi.n	80008d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000886:	4a2f      	ldr	r2, [pc, #188]	@ (8000944 <__NVIC_SetPriority+0xd4>)
 8000888:	1dfb      	adds	r3, r7, #7
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	b25b      	sxtb	r3, r3
 800088e:	089b      	lsrs	r3, r3, #2
 8000890:	33c0      	adds	r3, #192	@ 0xc0
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	589b      	ldr	r3, [r3, r2]
 8000896:	1dfa      	adds	r2, r7, #7
 8000898:	7812      	ldrb	r2, [r2, #0]
 800089a:	0011      	movs	r1, r2
 800089c:	2203      	movs	r2, #3
 800089e:	400a      	ands	r2, r1
 80008a0:	00d2      	lsls	r2, r2, #3
 80008a2:	21ff      	movs	r1, #255	@ 0xff
 80008a4:	4091      	lsls	r1, r2
 80008a6:	000a      	movs	r2, r1
 80008a8:	43d2      	mvns	r2, r2
 80008aa:	401a      	ands	r2, r3
 80008ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	019b      	lsls	r3, r3, #6
 80008b2:	22ff      	movs	r2, #255	@ 0xff
 80008b4:	401a      	ands	r2, r3
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	0018      	movs	r0, r3
 80008bc:	2303      	movs	r3, #3
 80008be:	4003      	ands	r3, r0
 80008c0:	00db      	lsls	r3, r3, #3
 80008c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c4:	481f      	ldr	r0, [pc, #124]	@ (8000944 <__NVIC_SetPriority+0xd4>)
 80008c6:	1dfb      	adds	r3, r7, #7
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	b25b      	sxtb	r3, r3
 80008cc:	089b      	lsrs	r3, r3, #2
 80008ce:	430a      	orrs	r2, r1
 80008d0:	33c0      	adds	r3, #192	@ 0xc0
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008d6:	e031      	b.n	800093c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008d8:	4a1b      	ldr	r2, [pc, #108]	@ (8000948 <__NVIC_SetPriority+0xd8>)
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	0019      	movs	r1, r3
 80008e0:	230f      	movs	r3, #15
 80008e2:	400b      	ands	r3, r1
 80008e4:	3b08      	subs	r3, #8
 80008e6:	089b      	lsrs	r3, r3, #2
 80008e8:	3306      	adds	r3, #6
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	18d3      	adds	r3, r2, r3
 80008ee:	3304      	adds	r3, #4
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	1dfa      	adds	r2, r7, #7
 80008f4:	7812      	ldrb	r2, [r2, #0]
 80008f6:	0011      	movs	r1, r2
 80008f8:	2203      	movs	r2, #3
 80008fa:	400a      	ands	r2, r1
 80008fc:	00d2      	lsls	r2, r2, #3
 80008fe:	21ff      	movs	r1, #255	@ 0xff
 8000900:	4091      	lsls	r1, r2
 8000902:	000a      	movs	r2, r1
 8000904:	43d2      	mvns	r2, r2
 8000906:	401a      	ands	r2, r3
 8000908:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	019b      	lsls	r3, r3, #6
 800090e:	22ff      	movs	r2, #255	@ 0xff
 8000910:	401a      	ands	r2, r3
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	0018      	movs	r0, r3
 8000918:	2303      	movs	r3, #3
 800091a:	4003      	ands	r3, r0
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <__NVIC_SetPriority+0xd8>)
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	001c      	movs	r4, r3
 8000928:	230f      	movs	r3, #15
 800092a:	4023      	ands	r3, r4
 800092c:	3b08      	subs	r3, #8
 800092e:	089b      	lsrs	r3, r3, #2
 8000930:	430a      	orrs	r2, r1
 8000932:	3306      	adds	r3, #6
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	18c3      	adds	r3, r0, r3
 8000938:	3304      	adds	r3, #4
 800093a:	601a      	str	r2, [r3, #0]
}
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	b003      	add	sp, #12
 8000942:	bd90      	pop	{r4, r7, pc}
 8000944:	e000e100 	.word	0xe000e100
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	1e5a      	subs	r2, r3, #1
 8000958:	2380      	movs	r3, #128	@ 0x80
 800095a:	045b      	lsls	r3, r3, #17
 800095c:	429a      	cmp	r2, r3
 800095e:	d301      	bcc.n	8000964 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000960:	2301      	movs	r3, #1
 8000962:	e010      	b.n	8000986 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <SysTick_Config+0x44>)
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	3a01      	subs	r2, #1
 800096a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800096c:	2301      	movs	r3, #1
 800096e:	425b      	negs	r3, r3
 8000970:	2103      	movs	r1, #3
 8000972:	0018      	movs	r0, r3
 8000974:	f7ff ff7c 	bl	8000870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <SysTick_Config+0x44>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800097e:	4b04      	ldr	r3, [pc, #16]	@ (8000990 <SysTick_Config+0x44>)
 8000980:	2207      	movs	r2, #7
 8000982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000984:	2300      	movs	r3, #0
}
 8000986:	0018      	movs	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	b002      	add	sp, #8
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			@ (mov r8, r8)
 8000990:	e000e010 	.word	0xe000e010

08000994 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	60b9      	str	r1, [r7, #8]
 800099c:	607a      	str	r2, [r7, #4]
 800099e:	210f      	movs	r1, #15
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	1c02      	adds	r2, r0, #0
 80009a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009a6:	68ba      	ldr	r2, [r7, #8]
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	0011      	movs	r1, r2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f7ff ff5d 	bl	8000870 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b004      	add	sp, #16
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b082      	sub	sp, #8
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	0018      	movs	r0, r3
 80009ca:	f7ff ffbf 	bl	800094c <SysTick_Config>
 80009ce:	0003      	movs	r3, r0
}
 80009d0:	0018      	movs	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b002      	add	sp, #8
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009e6:	e155      	b.n	8000c94 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2101      	movs	r1, #1
 80009ee:	697a      	ldr	r2, [r7, #20]
 80009f0:	4091      	lsls	r1, r2
 80009f2:	000a      	movs	r2, r1
 80009f4:	4013      	ands	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d100      	bne.n	8000a00 <HAL_GPIO_Init+0x28>
 80009fe:	e146      	b.n	8000c8e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	2203      	movs	r2, #3
 8000a06:	4013      	ands	r3, r2
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d005      	beq.n	8000a18 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	2203      	movs	r2, #3
 8000a12:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d130      	bne.n	8000a7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	2203      	movs	r2, #3
 8000a24:	409a      	lsls	r2, r3
 8000a26:	0013      	movs	r3, r2
 8000a28:	43da      	mvns	r2, r3
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	68da      	ldr	r2, [r3, #12]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	409a      	lsls	r2, r3
 8000a3a:	0013      	movs	r3, r2
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a4e:	2201      	movs	r2, #1
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	409a      	lsls	r2, r3
 8000a54:	0013      	movs	r3, r2
 8000a56:	43da      	mvns	r2, r3
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	091b      	lsrs	r3, r3, #4
 8000a64:	2201      	movs	r2, #1
 8000a66:	401a      	ands	r2, r3
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	409a      	lsls	r2, r3
 8000a6c:	0013      	movs	r3, r2
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	2203      	movs	r2, #3
 8000a80:	4013      	ands	r3, r2
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d017      	beq.n	8000ab6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	68db      	ldr	r3, [r3, #12]
 8000a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	43da      	mvns	r2, r3
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	409a      	lsls	r2, r3
 8000aa8:	0013      	movs	r3, r2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	2203      	movs	r2, #3
 8000abc:	4013      	ands	r3, r2
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d123      	bne.n	8000b0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	08da      	lsrs	r2, r3, #3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	3208      	adds	r2, #8
 8000aca:	0092      	lsls	r2, r2, #2
 8000acc:	58d3      	ldr	r3, [r2, r3]
 8000ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	2207      	movs	r2, #7
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	220f      	movs	r2, #15
 8000ada:	409a      	lsls	r2, r3
 8000adc:	0013      	movs	r3, r2
 8000ade:	43da      	mvns	r2, r3
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	691a      	ldr	r2, [r3, #16]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	2107      	movs	r1, #7
 8000aee:	400b      	ands	r3, r1
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	409a      	lsls	r2, r3
 8000af4:	0013      	movs	r3, r2
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	08da      	lsrs	r2, r3, #3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3208      	adds	r2, #8
 8000b04:	0092      	lsls	r2, r2, #2
 8000b06:	6939      	ldr	r1, [r7, #16]
 8000b08:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	2203      	movs	r2, #3
 8000b16:	409a      	lsls	r2, r3
 8000b18:	0013      	movs	r3, r2
 8000b1a:	43da      	mvns	r2, r3
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	4013      	ands	r3, r2
 8000b20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	2203      	movs	r2, #3
 8000b28:	401a      	ands	r2, r3
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	409a      	lsls	r2, r3
 8000b30:	0013      	movs	r3, r2
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685a      	ldr	r2, [r3, #4]
 8000b42:	23c0      	movs	r3, #192	@ 0xc0
 8000b44:	029b      	lsls	r3, r3, #10
 8000b46:	4013      	ands	r3, r2
 8000b48:	d100      	bne.n	8000b4c <HAL_GPIO_Init+0x174>
 8000b4a:	e0a0      	b.n	8000c8e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4c:	4b57      	ldr	r3, [pc, #348]	@ (8000cac <HAL_GPIO_Init+0x2d4>)
 8000b4e:	699a      	ldr	r2, [r3, #24]
 8000b50:	4b56      	ldr	r3, [pc, #344]	@ (8000cac <HAL_GPIO_Init+0x2d4>)
 8000b52:	2101      	movs	r1, #1
 8000b54:	430a      	orrs	r2, r1
 8000b56:	619a      	str	r2, [r3, #24]
 8000b58:	4b54      	ldr	r3, [pc, #336]	@ (8000cac <HAL_GPIO_Init+0x2d4>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	4013      	ands	r3, r2
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b64:	4a52      	ldr	r2, [pc, #328]	@ (8000cb0 <HAL_GPIO_Init+0x2d8>)
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	089b      	lsrs	r3, r3, #2
 8000b6a:	3302      	adds	r3, #2
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	589b      	ldr	r3, [r3, r2]
 8000b70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	2203      	movs	r2, #3
 8000b76:	4013      	ands	r3, r2
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	220f      	movs	r2, #15
 8000b7c:	409a      	lsls	r2, r3
 8000b7e:	0013      	movs	r3, r2
 8000b80:	43da      	mvns	r2, r3
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	4013      	ands	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b88:	687a      	ldr	r2, [r7, #4]
 8000b8a:	2390      	movs	r3, #144	@ 0x90
 8000b8c:	05db      	lsls	r3, r3, #23
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d019      	beq.n	8000bc6 <HAL_GPIO_Init+0x1ee>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4a47      	ldr	r2, [pc, #284]	@ (8000cb4 <HAL_GPIO_Init+0x2dc>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d013      	beq.n	8000bc2 <HAL_GPIO_Init+0x1ea>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a46      	ldr	r2, [pc, #280]	@ (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d00d      	beq.n	8000bbe <HAL_GPIO_Init+0x1e6>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4a45      	ldr	r2, [pc, #276]	@ (8000cbc <HAL_GPIO_Init+0x2e4>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d007      	beq.n	8000bba <HAL_GPIO_Init+0x1e2>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a44      	ldr	r2, [pc, #272]	@ (8000cc0 <HAL_GPIO_Init+0x2e8>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d101      	bne.n	8000bb6 <HAL_GPIO_Init+0x1de>
 8000bb2:	2304      	movs	r3, #4
 8000bb4:	e008      	b.n	8000bc8 <HAL_GPIO_Init+0x1f0>
 8000bb6:	2305      	movs	r3, #5
 8000bb8:	e006      	b.n	8000bc8 <HAL_GPIO_Init+0x1f0>
 8000bba:	2303      	movs	r3, #3
 8000bbc:	e004      	b.n	8000bc8 <HAL_GPIO_Init+0x1f0>
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	e002      	b.n	8000bc8 <HAL_GPIO_Init+0x1f0>
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e000      	b.n	8000bc8 <HAL_GPIO_Init+0x1f0>
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	697a      	ldr	r2, [r7, #20]
 8000bca:	2103      	movs	r1, #3
 8000bcc:	400a      	ands	r2, r1
 8000bce:	0092      	lsls	r2, r2, #2
 8000bd0:	4093      	lsls	r3, r2
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bd8:	4935      	ldr	r1, [pc, #212]	@ (8000cb0 <HAL_GPIO_Init+0x2d8>)
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	089b      	lsrs	r3, r3, #2
 8000bde:	3302      	adds	r3, #2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000be6:	4b37      	ldr	r3, [pc, #220]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	43da      	mvns	r2, r3
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	2380      	movs	r3, #128	@ 0x80
 8000bfc:	035b      	lsls	r3, r3, #13
 8000bfe:	4013      	ands	r3, r2
 8000c00:	d003      	beq.n	8000c0a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c10:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	43da      	mvns	r2, r3
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685a      	ldr	r2, [r3, #4]
 8000c24:	2380      	movs	r3, #128	@ 0x80
 8000c26:	039b      	lsls	r3, r3, #14
 8000c28:	4013      	ands	r3, r2
 8000c2a:	d003      	beq.n	8000c34 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c34:	4b23      	ldr	r3, [pc, #140]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000c3a:	4b22      	ldr	r3, [pc, #136]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	43da      	mvns	r2, r3
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	4013      	ands	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	2380      	movs	r3, #128	@ 0x80
 8000c50:	029b      	lsls	r3, r3, #10
 8000c52:	4013      	ands	r3, r2
 8000c54:	d003      	beq.n	8000c5e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c5e:	4b19      	ldr	r3, [pc, #100]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000c60:	693a      	ldr	r2, [r7, #16]
 8000c62:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000c64:	4b17      	ldr	r3, [pc, #92]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	43da      	mvns	r2, r3
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	4013      	ands	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685a      	ldr	r2, [r3, #4]
 8000c78:	2380      	movs	r3, #128	@ 0x80
 8000c7a:	025b      	lsls	r3, r3, #9
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	d003      	beq.n	8000c88 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c88:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <HAL_GPIO_Init+0x2ec>)
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	3301      	adds	r3, #1
 8000c92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	40da      	lsrs	r2, r3
 8000c9c:	1e13      	subs	r3, r2, #0
 8000c9e:	d000      	beq.n	8000ca2 <HAL_GPIO_Init+0x2ca>
 8000ca0:	e6a2      	b.n	80009e8 <HAL_GPIO_Init+0x10>
  } 
}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	46c0      	nop			@ (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b006      	add	sp, #24
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	40010000 	.word	0x40010000
 8000cb4:	48000400 	.word	0x48000400
 8000cb8:	48000800 	.word	0x48000800
 8000cbc:	48000c00 	.word	0x48000c00
 8000cc0:	48001000 	.word	0x48001000
 8000cc4:	40010400 	.word	0x40010400

08000cc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	0008      	movs	r0, r1
 8000cd2:	0011      	movs	r1, r2
 8000cd4:	1cbb      	adds	r3, r7, #2
 8000cd6:	1c02      	adds	r2, r0, #0
 8000cd8:	801a      	strh	r2, [r3, #0]
 8000cda:	1c7b      	adds	r3, r7, #1
 8000cdc:	1c0a      	adds	r2, r1, #0
 8000cde:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ce0:	1c7b      	adds	r3, r7, #1
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d004      	beq.n	8000cf2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ce8:	1cbb      	adds	r3, r7, #2
 8000cea:	881a      	ldrh	r2, [r3, #0]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cf0:	e003      	b.n	8000cfa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cf2:	1cbb      	adds	r3, r7, #2
 8000cf4:	881a      	ldrh	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b002      	add	sp, #8
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d102      	bne.n	8000d18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d12:	2301      	movs	r3, #1
 8000d14:	f000 fb76 	bl	8001404 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d100      	bne.n	8000d24 <HAL_RCC_OscConfig+0x20>
 8000d22:	e08e      	b.n	8000e42 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d24:	4bc5      	ldr	r3, [pc, #788]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	220c      	movs	r2, #12
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	2b04      	cmp	r3, #4
 8000d2e:	d00e      	beq.n	8000d4e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d30:	4bc2      	ldr	r3, [pc, #776]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	220c      	movs	r2, #12
 8000d36:	4013      	ands	r3, r2
 8000d38:	2b08      	cmp	r3, #8
 8000d3a:	d117      	bne.n	8000d6c <HAL_RCC_OscConfig+0x68>
 8000d3c:	4bbf      	ldr	r3, [pc, #764]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d3e:	685a      	ldr	r2, [r3, #4]
 8000d40:	23c0      	movs	r3, #192	@ 0xc0
 8000d42:	025b      	lsls	r3, r3, #9
 8000d44:	401a      	ands	r2, r3
 8000d46:	2380      	movs	r3, #128	@ 0x80
 8000d48:	025b      	lsls	r3, r3, #9
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d10e      	bne.n	8000d6c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d4e:	4bbb      	ldr	r3, [pc, #748]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	2380      	movs	r3, #128	@ 0x80
 8000d54:	029b      	lsls	r3, r3, #10
 8000d56:	4013      	ands	r3, r2
 8000d58:	d100      	bne.n	8000d5c <HAL_RCC_OscConfig+0x58>
 8000d5a:	e071      	b.n	8000e40 <HAL_RCC_OscConfig+0x13c>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d000      	beq.n	8000d66 <HAL_RCC_OscConfig+0x62>
 8000d64:	e06c      	b.n	8000e40 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	f000 fb4c 	bl	8001404 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d107      	bne.n	8000d84 <HAL_RCC_OscConfig+0x80>
 8000d74:	4bb1      	ldr	r3, [pc, #708]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4bb0      	ldr	r3, [pc, #704]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d7a:	2180      	movs	r1, #128	@ 0x80
 8000d7c:	0249      	lsls	r1, r1, #9
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	e02f      	b.n	8000de4 <HAL_RCC_OscConfig+0xe0>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d10c      	bne.n	8000da6 <HAL_RCC_OscConfig+0xa2>
 8000d8c:	4bab      	ldr	r3, [pc, #684]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4baa      	ldr	r3, [pc, #680]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d92:	49ab      	ldr	r1, [pc, #684]	@ (8001040 <HAL_RCC_OscConfig+0x33c>)
 8000d94:	400a      	ands	r2, r1
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	4ba8      	ldr	r3, [pc, #672]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4ba7      	ldr	r3, [pc, #668]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000d9e:	49a9      	ldr	r1, [pc, #676]	@ (8001044 <HAL_RCC_OscConfig+0x340>)
 8000da0:	400a      	ands	r2, r1
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	e01e      	b.n	8000de4 <HAL_RCC_OscConfig+0xe0>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b05      	cmp	r3, #5
 8000dac:	d10e      	bne.n	8000dcc <HAL_RCC_OscConfig+0xc8>
 8000dae:	4ba3      	ldr	r3, [pc, #652]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	4ba2      	ldr	r3, [pc, #648]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000db4:	2180      	movs	r1, #128	@ 0x80
 8000db6:	02c9      	lsls	r1, r1, #11
 8000db8:	430a      	orrs	r2, r1
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	4b9f      	ldr	r3, [pc, #636]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	4b9e      	ldr	r3, [pc, #632]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000dc2:	2180      	movs	r1, #128	@ 0x80
 8000dc4:	0249      	lsls	r1, r1, #9
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	e00b      	b.n	8000de4 <HAL_RCC_OscConfig+0xe0>
 8000dcc:	4b9b      	ldr	r3, [pc, #620]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b9a      	ldr	r3, [pc, #616]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000dd2:	499b      	ldr	r1, [pc, #620]	@ (8001040 <HAL_RCC_OscConfig+0x33c>)
 8000dd4:	400a      	ands	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	4b98      	ldr	r3, [pc, #608]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4b97      	ldr	r3, [pc, #604]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000dde:	4999      	ldr	r1, [pc, #612]	@ (8001044 <HAL_RCC_OscConfig+0x340>)
 8000de0:	400a      	ands	r2, r1
 8000de2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d014      	beq.n	8000e16 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dec:	f7ff fd12 	bl	8000814 <HAL_GetTick>
 8000df0:	0003      	movs	r3, r0
 8000df2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000df4:	e008      	b.n	8000e08 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000df6:	f7ff fd0d 	bl	8000814 <HAL_GetTick>
 8000dfa:	0002      	movs	r2, r0
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	2b64      	cmp	r3, #100	@ 0x64
 8000e02:	d901      	bls.n	8000e08 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000e04:	2303      	movs	r3, #3
 8000e06:	e2fd      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e08:	4b8c      	ldr	r3, [pc, #560]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	2380      	movs	r3, #128	@ 0x80
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	4013      	ands	r3, r2
 8000e12:	d0f0      	beq.n	8000df6 <HAL_RCC_OscConfig+0xf2>
 8000e14:	e015      	b.n	8000e42 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e16:	f7ff fcfd 	bl	8000814 <HAL_GetTick>
 8000e1a:	0003      	movs	r3, r0
 8000e1c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e1e:	e008      	b.n	8000e32 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e20:	f7ff fcf8 	bl	8000814 <HAL_GetTick>
 8000e24:	0002      	movs	r2, r0
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	2b64      	cmp	r3, #100	@ 0x64
 8000e2c:	d901      	bls.n	8000e32 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	e2e8      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e32:	4b82      	ldr	r3, [pc, #520]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	2380      	movs	r3, #128	@ 0x80
 8000e38:	029b      	lsls	r3, r3, #10
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	d1f0      	bne.n	8000e20 <HAL_RCC_OscConfig+0x11c>
 8000e3e:	e000      	b.n	8000e42 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e40:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2202      	movs	r2, #2
 8000e48:	4013      	ands	r3, r2
 8000e4a:	d100      	bne.n	8000e4e <HAL_RCC_OscConfig+0x14a>
 8000e4c:	e06c      	b.n	8000f28 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e4e:	4b7b      	ldr	r3, [pc, #492]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	220c      	movs	r2, #12
 8000e54:	4013      	ands	r3, r2
 8000e56:	d00e      	beq.n	8000e76 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e58:	4b78      	ldr	r3, [pc, #480]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	220c      	movs	r2, #12
 8000e5e:	4013      	ands	r3, r2
 8000e60:	2b08      	cmp	r3, #8
 8000e62:	d11f      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x1a0>
 8000e64:	4b75      	ldr	r3, [pc, #468]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	23c0      	movs	r3, #192	@ 0xc0
 8000e6a:	025b      	lsls	r3, r3, #9
 8000e6c:	401a      	ands	r2, r3
 8000e6e:	2380      	movs	r3, #128	@ 0x80
 8000e70:	021b      	lsls	r3, r3, #8
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d116      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e76:	4b71      	ldr	r3, [pc, #452]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	d005      	beq.n	8000e8c <HAL_RCC_OscConfig+0x188>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d001      	beq.n	8000e8c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	e2bb      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e8c:	4b6b      	ldr	r3, [pc, #428]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	22f8      	movs	r2, #248	@ 0xf8
 8000e92:	4393      	bics	r3, r2
 8000e94:	0019      	movs	r1, r3
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	691b      	ldr	r3, [r3, #16]
 8000e9a:	00da      	lsls	r2, r3, #3
 8000e9c:	4b67      	ldr	r3, [pc, #412]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea2:	e041      	b.n	8000f28 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d024      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eac:	4b63      	ldr	r3, [pc, #396]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b62      	ldr	r3, [pc, #392]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fcac 	bl	8000814 <HAL_GetTick>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ec2:	f7ff fca7 	bl	8000814 <HAL_GetTick>
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e297      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ed4:	4b59      	ldr	r3, [pc, #356]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2202      	movs	r2, #2
 8000eda:	4013      	ands	r3, r2
 8000edc:	d0f1      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ede:	4b57      	ldr	r3, [pc, #348]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	22f8      	movs	r2, #248	@ 0xf8
 8000ee4:	4393      	bics	r3, r2
 8000ee6:	0019      	movs	r1, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	691b      	ldr	r3, [r3, #16]
 8000eec:	00da      	lsls	r2, r3, #3
 8000eee:	4b53      	ldr	r3, [pc, #332]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	e018      	b.n	8000f28 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ef6:	4b51      	ldr	r3, [pc, #324]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b50      	ldr	r3, [pc, #320]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000efc:	2101      	movs	r1, #1
 8000efe:	438a      	bics	r2, r1
 8000f00:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f02:	f7ff fc87 	bl	8000814 <HAL_GetTick>
 8000f06:	0003      	movs	r3, r0
 8000f08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f0a:	e008      	b.n	8000f1e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f0c:	f7ff fc82 	bl	8000814 <HAL_GetTick>
 8000f10:	0002      	movs	r2, r0
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d901      	bls.n	8000f1e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e272      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f1e:	4b47      	ldr	r3, [pc, #284]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2202      	movs	r2, #2
 8000f24:	4013      	ands	r3, r2
 8000f26:	d1f1      	bne.n	8000f0c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2208      	movs	r2, #8
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d036      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d019      	beq.n	8000f6e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f3a:	4b40      	ldr	r3, [pc, #256]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000f3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000f40:	2101      	movs	r1, #1
 8000f42:	430a      	orrs	r2, r1
 8000f44:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f46:	f7ff fc65 	bl	8000814 <HAL_GetTick>
 8000f4a:	0003      	movs	r3, r0
 8000f4c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f50:	f7ff fc60 	bl	8000814 <HAL_GetTick>
 8000f54:	0002      	movs	r2, r0
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e250      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f62:	4b36      	ldr	r3, [pc, #216]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f66:	2202      	movs	r2, #2
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d0f1      	beq.n	8000f50 <HAL_RCC_OscConfig+0x24c>
 8000f6c:	e018      	b.n	8000fa0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f6e:	4b33      	ldr	r3, [pc, #204]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000f70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f72:	4b32      	ldr	r3, [pc, #200]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000f74:	2101      	movs	r1, #1
 8000f76:	438a      	bics	r2, r1
 8000f78:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f7a:	f7ff fc4b 	bl	8000814 <HAL_GetTick>
 8000f7e:	0003      	movs	r3, r0
 8000f80:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f82:	e008      	b.n	8000f96 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f84:	f7ff fc46 	bl	8000814 <HAL_GetTick>
 8000f88:	0002      	movs	r2, r0
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d901      	bls.n	8000f96 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e236      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f96:	4b29      	ldr	r3, [pc, #164]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	d1f1      	bne.n	8000f84 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	d100      	bne.n	8000fac <HAL_RCC_OscConfig+0x2a8>
 8000faa:	e0b5      	b.n	8001118 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fac:	201f      	movs	r0, #31
 8000fae:	183b      	adds	r3, r7, r0
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fb4:	4b21      	ldr	r3, [pc, #132]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000fb6:	69da      	ldr	r2, [r3, #28]
 8000fb8:	2380      	movs	r3, #128	@ 0x80
 8000fba:	055b      	lsls	r3, r3, #21
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d110      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000fc2:	69da      	ldr	r2, [r3, #28]
 8000fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000fc6:	2180      	movs	r1, #128	@ 0x80
 8000fc8:	0549      	lsls	r1, r1, #21
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	61da      	str	r2, [r3, #28]
 8000fce:	4b1b      	ldr	r3, [pc, #108]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8000fd0:	69da      	ldr	r2, [r3, #28]
 8000fd2:	2380      	movs	r3, #128	@ 0x80
 8000fd4:	055b      	lsls	r3, r3, #21
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000fdc:	183b      	adds	r3, r7, r0
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe2:	4b19      	ldr	r3, [pc, #100]	@ (8001048 <HAL_RCC_OscConfig+0x344>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	2380      	movs	r3, #128	@ 0x80
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	4013      	ands	r3, r2
 8000fec:	d11a      	bne.n	8001024 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fee:	4b16      	ldr	r3, [pc, #88]	@ (8001048 <HAL_RCC_OscConfig+0x344>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <HAL_RCC_OscConfig+0x344>)
 8000ff4:	2180      	movs	r1, #128	@ 0x80
 8000ff6:	0049      	lsls	r1, r1, #1
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ffc:	f7ff fc0a 	bl	8000814 <HAL_GetTick>
 8001000:	0003      	movs	r3, r0
 8001002:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001006:	f7ff fc05 	bl	8000814 <HAL_GetTick>
 800100a:	0002      	movs	r2, r0
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b64      	cmp	r3, #100	@ 0x64
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e1f5      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001018:	4b0b      	ldr	r3, [pc, #44]	@ (8001048 <HAL_RCC_OscConfig+0x344>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	2380      	movs	r3, #128	@ 0x80
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	4013      	ands	r3, r2
 8001022:	d0f0      	beq.n	8001006 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d10f      	bne.n	800104c <HAL_RCC_OscConfig+0x348>
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 800102e:	6a1a      	ldr	r2, [r3, #32]
 8001030:	4b02      	ldr	r3, [pc, #8]	@ (800103c <HAL_RCC_OscConfig+0x338>)
 8001032:	2101      	movs	r1, #1
 8001034:	430a      	orrs	r2, r1
 8001036:	621a      	str	r2, [r3, #32]
 8001038:	e036      	b.n	80010a8 <HAL_RCC_OscConfig+0x3a4>
 800103a:	46c0      	nop			@ (mov r8, r8)
 800103c:	40021000 	.word	0x40021000
 8001040:	fffeffff 	.word	0xfffeffff
 8001044:	fffbffff 	.word	0xfffbffff
 8001048:	40007000 	.word	0x40007000
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d10c      	bne.n	800106e <HAL_RCC_OscConfig+0x36a>
 8001054:	4bca      	ldr	r3, [pc, #808]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001056:	6a1a      	ldr	r2, [r3, #32]
 8001058:	4bc9      	ldr	r3, [pc, #804]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800105a:	2101      	movs	r1, #1
 800105c:	438a      	bics	r2, r1
 800105e:	621a      	str	r2, [r3, #32]
 8001060:	4bc7      	ldr	r3, [pc, #796]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001062:	6a1a      	ldr	r2, [r3, #32]
 8001064:	4bc6      	ldr	r3, [pc, #792]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001066:	2104      	movs	r1, #4
 8001068:	438a      	bics	r2, r1
 800106a:	621a      	str	r2, [r3, #32]
 800106c:	e01c      	b.n	80010a8 <HAL_RCC_OscConfig+0x3a4>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	2b05      	cmp	r3, #5
 8001074:	d10c      	bne.n	8001090 <HAL_RCC_OscConfig+0x38c>
 8001076:	4bc2      	ldr	r3, [pc, #776]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001078:	6a1a      	ldr	r2, [r3, #32]
 800107a:	4bc1      	ldr	r3, [pc, #772]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800107c:	2104      	movs	r1, #4
 800107e:	430a      	orrs	r2, r1
 8001080:	621a      	str	r2, [r3, #32]
 8001082:	4bbf      	ldr	r3, [pc, #764]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001084:	6a1a      	ldr	r2, [r3, #32]
 8001086:	4bbe      	ldr	r3, [pc, #760]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001088:	2101      	movs	r1, #1
 800108a:	430a      	orrs	r2, r1
 800108c:	621a      	str	r2, [r3, #32]
 800108e:	e00b      	b.n	80010a8 <HAL_RCC_OscConfig+0x3a4>
 8001090:	4bbb      	ldr	r3, [pc, #748]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001092:	6a1a      	ldr	r2, [r3, #32]
 8001094:	4bba      	ldr	r3, [pc, #744]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001096:	2101      	movs	r1, #1
 8001098:	438a      	bics	r2, r1
 800109a:	621a      	str	r2, [r3, #32]
 800109c:	4bb8      	ldr	r3, [pc, #736]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800109e:	6a1a      	ldr	r2, [r3, #32]
 80010a0:	4bb7      	ldr	r3, [pc, #732]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80010a2:	2104      	movs	r1, #4
 80010a4:	438a      	bics	r2, r1
 80010a6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d014      	beq.n	80010da <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b0:	f7ff fbb0 	bl	8000814 <HAL_GetTick>
 80010b4:	0003      	movs	r3, r0
 80010b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b8:	e009      	b.n	80010ce <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ba:	f7ff fbab 	bl	8000814 <HAL_GetTick>
 80010be:	0002      	movs	r2, r0
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	4aaf      	ldr	r2, [pc, #700]	@ (8001384 <HAL_RCC_OscConfig+0x680>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e19a      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ce:	4bac      	ldr	r3, [pc, #688]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80010d0:	6a1b      	ldr	r3, [r3, #32]
 80010d2:	2202      	movs	r2, #2
 80010d4:	4013      	ands	r3, r2
 80010d6:	d0f0      	beq.n	80010ba <HAL_RCC_OscConfig+0x3b6>
 80010d8:	e013      	b.n	8001102 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010da:	f7ff fb9b 	bl	8000814 <HAL_GetTick>
 80010de:	0003      	movs	r3, r0
 80010e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010e2:	e009      	b.n	80010f8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e4:	f7ff fb96 	bl	8000814 <HAL_GetTick>
 80010e8:	0002      	movs	r2, r0
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	4aa5      	ldr	r2, [pc, #660]	@ (8001384 <HAL_RCC_OscConfig+0x680>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e185      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010f8:	4ba1      	ldr	r3, [pc, #644]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	2202      	movs	r2, #2
 80010fe:	4013      	ands	r3, r2
 8001100:	d1f0      	bne.n	80010e4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001102:	231f      	movs	r3, #31
 8001104:	18fb      	adds	r3, r7, r3
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d105      	bne.n	8001118 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800110c:	4b9c      	ldr	r3, [pc, #624]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800110e:	69da      	ldr	r2, [r3, #28]
 8001110:	4b9b      	ldr	r3, [pc, #620]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001112:	499d      	ldr	r1, [pc, #628]	@ (8001388 <HAL_RCC_OscConfig+0x684>)
 8001114:	400a      	ands	r2, r1
 8001116:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2210      	movs	r2, #16
 800111e:	4013      	ands	r3, r2
 8001120:	d063      	beq.n	80011ea <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	695b      	ldr	r3, [r3, #20]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d12a      	bne.n	8001180 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800112a:	4b95      	ldr	r3, [pc, #596]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800112c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800112e:	4b94      	ldr	r3, [pc, #592]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001130:	2104      	movs	r1, #4
 8001132:	430a      	orrs	r2, r1
 8001134:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001136:	4b92      	ldr	r3, [pc, #584]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001138:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800113a:	4b91      	ldr	r3, [pc, #580]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800113c:	2101      	movs	r1, #1
 800113e:	430a      	orrs	r2, r1
 8001140:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001142:	f7ff fb67 	bl	8000814 <HAL_GetTick>
 8001146:	0003      	movs	r3, r0
 8001148:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800114a:	e008      	b.n	800115e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800114c:	f7ff fb62 	bl	8000814 <HAL_GetTick>
 8001150:	0002      	movs	r2, r0
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b02      	cmp	r3, #2
 8001158:	d901      	bls.n	800115e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e152      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800115e:	4b88      	ldr	r3, [pc, #544]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001162:	2202      	movs	r2, #2
 8001164:	4013      	ands	r3, r2
 8001166:	d0f1      	beq.n	800114c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001168:	4b85      	ldr	r3, [pc, #532]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800116a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800116c:	22f8      	movs	r2, #248	@ 0xf8
 800116e:	4393      	bics	r3, r2
 8001170:	0019      	movs	r1, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	00da      	lsls	r2, r3, #3
 8001178:	4b81      	ldr	r3, [pc, #516]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800117a:	430a      	orrs	r2, r1
 800117c:	635a      	str	r2, [r3, #52]	@ 0x34
 800117e:	e034      	b.n	80011ea <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	3305      	adds	r3, #5
 8001186:	d111      	bne.n	80011ac <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001188:	4b7d      	ldr	r3, [pc, #500]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800118a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800118c:	4b7c      	ldr	r3, [pc, #496]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800118e:	2104      	movs	r1, #4
 8001190:	438a      	bics	r2, r1
 8001192:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001194:	4b7a      	ldr	r3, [pc, #488]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001198:	22f8      	movs	r2, #248	@ 0xf8
 800119a:	4393      	bics	r3, r2
 800119c:	0019      	movs	r1, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	00da      	lsls	r2, r3, #3
 80011a4:	4b76      	ldr	r3, [pc, #472]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80011a6:	430a      	orrs	r2, r1
 80011a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80011aa:	e01e      	b.n	80011ea <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011ac:	4b74      	ldr	r3, [pc, #464]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80011ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011b0:	4b73      	ldr	r3, [pc, #460]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80011b2:	2104      	movs	r1, #4
 80011b4:	430a      	orrs	r2, r1
 80011b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80011b8:	4b71      	ldr	r3, [pc, #452]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80011ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011bc:	4b70      	ldr	r3, [pc, #448]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80011be:	2101      	movs	r1, #1
 80011c0:	438a      	bics	r2, r1
 80011c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011c4:	f7ff fb26 	bl	8000814 <HAL_GetTick>
 80011c8:	0003      	movs	r3, r0
 80011ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011cc:	e008      	b.n	80011e0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011ce:	f7ff fb21 	bl	8000814 <HAL_GetTick>
 80011d2:	0002      	movs	r2, r0
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d901      	bls.n	80011e0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e111      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011e0:	4b67      	ldr	r3, [pc, #412]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80011e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011e4:	2202      	movs	r2, #2
 80011e6:	4013      	ands	r3, r2
 80011e8:	d1f1      	bne.n	80011ce <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2220      	movs	r2, #32
 80011f0:	4013      	ands	r3, r2
 80011f2:	d05c      	beq.n	80012ae <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80011f4:	4b62      	ldr	r3, [pc, #392]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	220c      	movs	r2, #12
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b0c      	cmp	r3, #12
 80011fe:	d00e      	beq.n	800121e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001200:	4b5f      	ldr	r3, [pc, #380]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	220c      	movs	r2, #12
 8001206:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001208:	2b08      	cmp	r3, #8
 800120a:	d114      	bne.n	8001236 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800120c:	4b5c      	ldr	r3, [pc, #368]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	23c0      	movs	r3, #192	@ 0xc0
 8001212:	025b      	lsls	r3, r3, #9
 8001214:	401a      	ands	r2, r3
 8001216:	23c0      	movs	r3, #192	@ 0xc0
 8001218:	025b      	lsls	r3, r3, #9
 800121a:	429a      	cmp	r2, r3
 800121c:	d10b      	bne.n	8001236 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800121e:	4b58      	ldr	r3, [pc, #352]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001222:	2380      	movs	r3, #128	@ 0x80
 8001224:	029b      	lsls	r3, r3, #10
 8001226:	4013      	ands	r3, r2
 8001228:	d040      	beq.n	80012ac <HAL_RCC_OscConfig+0x5a8>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a1b      	ldr	r3, [r3, #32]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d03c      	beq.n	80012ac <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e0e6      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6a1b      	ldr	r3, [r3, #32]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d01b      	beq.n	8001276 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800123e:	4b50      	ldr	r3, [pc, #320]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001240:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001242:	4b4f      	ldr	r3, [pc, #316]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001244:	2180      	movs	r1, #128	@ 0x80
 8001246:	0249      	lsls	r1, r1, #9
 8001248:	430a      	orrs	r2, r1
 800124a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124c:	f7ff fae2 	bl	8000814 <HAL_GetTick>
 8001250:	0003      	movs	r3, r0
 8001252:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001256:	f7ff fadd 	bl	8000814 <HAL_GetTick>
 800125a:	0002      	movs	r2, r0
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b02      	cmp	r3, #2
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e0cd      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001268:	4b45      	ldr	r3, [pc, #276]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800126a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800126c:	2380      	movs	r3, #128	@ 0x80
 800126e:	029b      	lsls	r3, r3, #10
 8001270:	4013      	ands	r3, r2
 8001272:	d0f0      	beq.n	8001256 <HAL_RCC_OscConfig+0x552>
 8001274:	e01b      	b.n	80012ae <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001276:	4b42      	ldr	r3, [pc, #264]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001278:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800127a:	4b41      	ldr	r3, [pc, #260]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800127c:	4943      	ldr	r1, [pc, #268]	@ (800138c <HAL_RCC_OscConfig+0x688>)
 800127e:	400a      	ands	r2, r1
 8001280:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001282:	f7ff fac7 	bl	8000814 <HAL_GetTick>
 8001286:	0003      	movs	r3, r0
 8001288:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800128c:	f7ff fac2 	bl	8000814 <HAL_GetTick>
 8001290:	0002      	movs	r2, r0
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e0b2      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800129e:	4b38      	ldr	r3, [pc, #224]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80012a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012a2:	2380      	movs	r3, #128	@ 0x80
 80012a4:	029b      	lsls	r3, r3, #10
 80012a6:	4013      	ands	r3, r2
 80012a8:	d1f0      	bne.n	800128c <HAL_RCC_OscConfig+0x588>
 80012aa:	e000      	b.n	80012ae <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80012ac:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d100      	bne.n	80012b8 <HAL_RCC_OscConfig+0x5b4>
 80012b6:	e0a4      	b.n	8001402 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012b8:	4b31      	ldr	r3, [pc, #196]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	220c      	movs	r2, #12
 80012be:	4013      	ands	r3, r2
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d100      	bne.n	80012c6 <HAL_RCC_OscConfig+0x5c2>
 80012c4:	e078      	b.n	80013b8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d14c      	bne.n	8001368 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80012d4:	492e      	ldr	r1, [pc, #184]	@ (8001390 <HAL_RCC_OscConfig+0x68c>)
 80012d6:	400a      	ands	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7ff fa9b 	bl	8000814 <HAL_GetTick>
 80012de:	0003      	movs	r3, r0
 80012e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012e4:	f7ff fa96 	bl	8000814 <HAL_GetTick>
 80012e8:	0002      	movs	r2, r0
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e086      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f6:	4b22      	ldr	r3, [pc, #136]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	049b      	lsls	r3, r3, #18
 80012fe:	4013      	ands	r3, r2
 8001300:	d1f0      	bne.n	80012e4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001302:	4b1f      	ldr	r3, [pc, #124]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001306:	220f      	movs	r2, #15
 8001308:	4393      	bics	r3, r2
 800130a:	0019      	movs	r1, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001310:	4b1b      	ldr	r3, [pc, #108]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001312:	430a      	orrs	r2, r1
 8001314:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001316:	4b1a      	ldr	r3, [pc, #104]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4a1e      	ldr	r2, [pc, #120]	@ (8001394 <HAL_RCC_OscConfig+0x690>)
 800131c:	4013      	ands	r3, r2
 800131e:	0019      	movs	r1, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001328:	431a      	orrs	r2, r3
 800132a:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800132c:	430a      	orrs	r2, r1
 800132e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001330:	4b13      	ldr	r3, [pc, #76]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 8001336:	2180      	movs	r1, #128	@ 0x80
 8001338:	0449      	lsls	r1, r1, #17
 800133a:	430a      	orrs	r2, r1
 800133c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133e:	f7ff fa69 	bl	8000814 <HAL_GetTick>
 8001342:	0003      	movs	r3, r0
 8001344:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001348:	f7ff fa64 	bl	8000814 <HAL_GetTick>
 800134c:	0002      	movs	r2, r0
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e054      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800135a:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	2380      	movs	r3, #128	@ 0x80
 8001360:	049b      	lsls	r3, r3, #18
 8001362:	4013      	ands	r3, r2
 8001364:	d0f0      	beq.n	8001348 <HAL_RCC_OscConfig+0x644>
 8001366:	e04c      	b.n	8001402 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001368:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <HAL_RCC_OscConfig+0x67c>)
 800136e:	4908      	ldr	r1, [pc, #32]	@ (8001390 <HAL_RCC_OscConfig+0x68c>)
 8001370:	400a      	ands	r2, r1
 8001372:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff fa4e 	bl	8000814 <HAL_GetTick>
 8001378:	0003      	movs	r3, r0
 800137a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137c:	e015      	b.n	80013aa <HAL_RCC_OscConfig+0x6a6>
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	40021000 	.word	0x40021000
 8001384:	00001388 	.word	0x00001388
 8001388:	efffffff 	.word	0xefffffff
 800138c:	fffeffff 	.word	0xfffeffff
 8001390:	feffffff 	.word	0xfeffffff
 8001394:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001398:	f7ff fa3c 	bl	8000814 <HAL_GetTick>
 800139c:	0002      	movs	r2, r0
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e02c      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013aa:	4b18      	ldr	r3, [pc, #96]	@ (800140c <HAL_RCC_OscConfig+0x708>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	2380      	movs	r3, #128	@ 0x80
 80013b0:	049b      	lsls	r3, r3, #18
 80013b2:	4013      	ands	r3, r2
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0x694>
 80013b6:	e024      	b.n	8001402 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d101      	bne.n	80013c4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e01f      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80013c4:	4b11      	ldr	r3, [pc, #68]	@ (800140c <HAL_RCC_OscConfig+0x708>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80013ca:	4b10      	ldr	r3, [pc, #64]	@ (800140c <HAL_RCC_OscConfig+0x708>)
 80013cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ce:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	23c0      	movs	r3, #192	@ 0xc0
 80013d4:	025b      	lsls	r3, r3, #9
 80013d6:	401a      	ands	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013dc:	429a      	cmp	r2, r3
 80013de:	d10e      	bne.n	80013fe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	220f      	movs	r2, #15
 80013e4:	401a      	ands	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d107      	bne.n	80013fe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	23f0      	movs	r3, #240	@ 0xf0
 80013f2:	039b      	lsls	r3, r3, #14
 80013f4:	401a      	ands	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d001      	beq.n	8001402 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e000      	b.n	8001404 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001402:	2300      	movs	r3, #0
}
 8001404:	0018      	movs	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	b008      	add	sp, #32
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40021000 	.word	0x40021000

08001410 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e0bf      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001424:	4b61      	ldr	r3, [pc, #388]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2201      	movs	r2, #1
 800142a:	4013      	ands	r3, r2
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	429a      	cmp	r2, r3
 8001430:	d911      	bls.n	8001456 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001432:	4b5e      	ldr	r3, [pc, #376]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2201      	movs	r2, #1
 8001438:	4393      	bics	r3, r2
 800143a:	0019      	movs	r1, r3
 800143c:	4b5b      	ldr	r3, [pc, #364]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	430a      	orrs	r2, r1
 8001442:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001444:	4b59      	ldr	r3, [pc, #356]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2201      	movs	r2, #1
 800144a:	4013      	ands	r3, r2
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	429a      	cmp	r2, r3
 8001450:	d001      	beq.n	8001456 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e0a6      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2202      	movs	r2, #2
 800145c:	4013      	ands	r3, r2
 800145e:	d015      	beq.n	800148c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2204      	movs	r2, #4
 8001466:	4013      	ands	r3, r2
 8001468:	d006      	beq.n	8001478 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800146a:	4b51      	ldr	r3, [pc, #324]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	4b50      	ldr	r3, [pc, #320]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 8001470:	21e0      	movs	r1, #224	@ 0xe0
 8001472:	00c9      	lsls	r1, r1, #3
 8001474:	430a      	orrs	r2, r1
 8001476:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001478:	4b4d      	ldr	r3, [pc, #308]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	22f0      	movs	r2, #240	@ 0xf0
 800147e:	4393      	bics	r3, r2
 8001480:	0019      	movs	r1, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	4b4a      	ldr	r3, [pc, #296]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 8001488:	430a      	orrs	r2, r1
 800148a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2201      	movs	r2, #1
 8001492:	4013      	ands	r3, r2
 8001494:	d04c      	beq.n	8001530 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d107      	bne.n	80014ae <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800149e:	4b44      	ldr	r3, [pc, #272]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	2380      	movs	r3, #128	@ 0x80
 80014a4:	029b      	lsls	r3, r3, #10
 80014a6:	4013      	ands	r3, r2
 80014a8:	d120      	bne.n	80014ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e07a      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d107      	bne.n	80014c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b6:	4b3e      	ldr	r3, [pc, #248]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	2380      	movs	r3, #128	@ 0x80
 80014bc:	049b      	lsls	r3, r3, #18
 80014be:	4013      	ands	r3, r2
 80014c0:	d114      	bne.n	80014ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e06e      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b03      	cmp	r3, #3
 80014cc:	d107      	bne.n	80014de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014ce:	4b38      	ldr	r3, [pc, #224]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 80014d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014d2:	2380      	movs	r3, #128	@ 0x80
 80014d4:	029b      	lsls	r3, r3, #10
 80014d6:	4013      	ands	r3, r2
 80014d8:	d108      	bne.n	80014ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e062      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014de:	4b34      	ldr	r3, [pc, #208]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2202      	movs	r2, #2
 80014e4:	4013      	ands	r3, r2
 80014e6:	d101      	bne.n	80014ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e05b      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014ec:	4b30      	ldr	r3, [pc, #192]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	2203      	movs	r2, #3
 80014f2:	4393      	bics	r3, r2
 80014f4:	0019      	movs	r1, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685a      	ldr	r2, [r3, #4]
 80014fa:	4b2d      	ldr	r3, [pc, #180]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 80014fc:	430a      	orrs	r2, r1
 80014fe:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001500:	f7ff f988 	bl	8000814 <HAL_GetTick>
 8001504:	0003      	movs	r3, r0
 8001506:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001508:	e009      	b.n	800151e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800150a:	f7ff f983 	bl	8000814 <HAL_GetTick>
 800150e:	0002      	movs	r2, r0
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	4a27      	ldr	r2, [pc, #156]	@ (80015b4 <HAL_RCC_ClockConfig+0x1a4>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d901      	bls.n	800151e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e042      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800151e:	4b24      	ldr	r3, [pc, #144]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	220c      	movs	r2, #12
 8001524:	401a      	ands	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	429a      	cmp	r2, r3
 800152e:	d1ec      	bne.n	800150a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001530:	4b1e      	ldr	r3, [pc, #120]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2201      	movs	r2, #1
 8001536:	4013      	ands	r3, r2
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	429a      	cmp	r2, r3
 800153c:	d211      	bcs.n	8001562 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800153e:	4b1b      	ldr	r3, [pc, #108]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2201      	movs	r2, #1
 8001544:	4393      	bics	r3, r2
 8001546:	0019      	movs	r1, r3
 8001548:	4b18      	ldr	r3, [pc, #96]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	430a      	orrs	r2, r1
 800154e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001550:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <HAL_RCC_ClockConfig+0x19c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2201      	movs	r2, #1
 8001556:	4013      	ands	r3, r2
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	429a      	cmp	r2, r3
 800155c:	d001      	beq.n	8001562 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e020      	b.n	80015a4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2204      	movs	r2, #4
 8001568:	4013      	ands	r3, r2
 800156a:	d009      	beq.n	8001580 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800156c:	4b10      	ldr	r3, [pc, #64]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	4a11      	ldr	r2, [pc, #68]	@ (80015b8 <HAL_RCC_ClockConfig+0x1a8>)
 8001572:	4013      	ands	r3, r2
 8001574:	0019      	movs	r1, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68da      	ldr	r2, [r3, #12]
 800157a:	4b0d      	ldr	r3, [pc, #52]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 800157c:	430a      	orrs	r2, r1
 800157e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001580:	f000 f820 	bl	80015c4 <HAL_RCC_GetSysClockFreq>
 8001584:	0001      	movs	r1, r0
 8001586:	4b0a      	ldr	r3, [pc, #40]	@ (80015b0 <HAL_RCC_ClockConfig+0x1a0>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	091b      	lsrs	r3, r3, #4
 800158c:	220f      	movs	r2, #15
 800158e:	4013      	ands	r3, r2
 8001590:	4a0a      	ldr	r2, [pc, #40]	@ (80015bc <HAL_RCC_ClockConfig+0x1ac>)
 8001592:	5cd3      	ldrb	r3, [r2, r3]
 8001594:	000a      	movs	r2, r1
 8001596:	40da      	lsrs	r2, r3
 8001598:	4b09      	ldr	r3, [pc, #36]	@ (80015c0 <HAL_RCC_ClockConfig+0x1b0>)
 800159a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800159c:	2003      	movs	r0, #3
 800159e:	f7ff f8f3 	bl	8000788 <HAL_InitTick>
  
  return HAL_OK;
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	0018      	movs	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b004      	add	sp, #16
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40022000 	.word	0x40022000
 80015b0:	40021000 	.word	0x40021000
 80015b4:	00001388 	.word	0x00001388
 80015b8:	fffff8ff 	.word	0xfffff8ff
 80015bc:	08001f38 	.word	0x08001f38
 80015c0:	20000000 	.word	0x20000000

080015c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80015de:	4b2d      	ldr	r3, [pc, #180]	@ (8001694 <HAL_RCC_GetSysClockFreq+0xd0>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	220c      	movs	r2, #12
 80015e8:	4013      	ands	r3, r2
 80015ea:	2b0c      	cmp	r3, #12
 80015ec:	d046      	beq.n	800167c <HAL_RCC_GetSysClockFreq+0xb8>
 80015ee:	d848      	bhi.n	8001682 <HAL_RCC_GetSysClockFreq+0xbe>
 80015f0:	2b04      	cmp	r3, #4
 80015f2:	d002      	beq.n	80015fa <HAL_RCC_GetSysClockFreq+0x36>
 80015f4:	2b08      	cmp	r3, #8
 80015f6:	d003      	beq.n	8001600 <HAL_RCC_GetSysClockFreq+0x3c>
 80015f8:	e043      	b.n	8001682 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015fa:	4b27      	ldr	r3, [pc, #156]	@ (8001698 <HAL_RCC_GetSysClockFreq+0xd4>)
 80015fc:	613b      	str	r3, [r7, #16]
      break;
 80015fe:	e043      	b.n	8001688 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	0c9b      	lsrs	r3, r3, #18
 8001604:	220f      	movs	r2, #15
 8001606:	4013      	ands	r3, r2
 8001608:	4a24      	ldr	r2, [pc, #144]	@ (800169c <HAL_RCC_GetSysClockFreq+0xd8>)
 800160a:	5cd3      	ldrb	r3, [r2, r3]
 800160c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800160e:	4b21      	ldr	r3, [pc, #132]	@ (8001694 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001612:	220f      	movs	r2, #15
 8001614:	4013      	ands	r3, r2
 8001616:	4a22      	ldr	r2, [pc, #136]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001618:	5cd3      	ldrb	r3, [r2, r3]
 800161a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800161c:	68fa      	ldr	r2, [r7, #12]
 800161e:	23c0      	movs	r3, #192	@ 0xc0
 8001620:	025b      	lsls	r3, r3, #9
 8001622:	401a      	ands	r2, r3
 8001624:	2380      	movs	r3, #128	@ 0x80
 8001626:	025b      	lsls	r3, r3, #9
 8001628:	429a      	cmp	r2, r3
 800162a:	d109      	bne.n	8001640 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800162c:	68b9      	ldr	r1, [r7, #8]
 800162e:	481a      	ldr	r0, [pc, #104]	@ (8001698 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001630:	f7fe fd68 	bl	8000104 <__udivsi3>
 8001634:	0003      	movs	r3, r0
 8001636:	001a      	movs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4353      	muls	r3, r2
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	e01a      	b.n	8001676 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001640:	68fa      	ldr	r2, [r7, #12]
 8001642:	23c0      	movs	r3, #192	@ 0xc0
 8001644:	025b      	lsls	r3, r3, #9
 8001646:	401a      	ands	r2, r3
 8001648:	23c0      	movs	r3, #192	@ 0xc0
 800164a:	025b      	lsls	r3, r3, #9
 800164c:	429a      	cmp	r2, r3
 800164e:	d109      	bne.n	8001664 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001650:	68b9      	ldr	r1, [r7, #8]
 8001652:	4814      	ldr	r0, [pc, #80]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001654:	f7fe fd56 	bl	8000104 <__udivsi3>
 8001658:	0003      	movs	r3, r0
 800165a:	001a      	movs	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4353      	muls	r3, r2
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e008      	b.n	8001676 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001664:	68b9      	ldr	r1, [r7, #8]
 8001666:	480c      	ldr	r0, [pc, #48]	@ (8001698 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001668:	f7fe fd4c 	bl	8000104 <__udivsi3>
 800166c:	0003      	movs	r3, r0
 800166e:	001a      	movs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4353      	muls	r3, r2
 8001674:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	613b      	str	r3, [r7, #16]
      break;
 800167a:	e005      	b.n	8001688 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800167c:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0xe0>)
 800167e:	613b      	str	r3, [r7, #16]
      break;
 8001680:	e002      	b.n	8001688 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001682:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001684:	613b      	str	r3, [r7, #16]
      break;
 8001686:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001688:	693b      	ldr	r3, [r7, #16]
}
 800168a:	0018      	movs	r0, r3
 800168c:	46bd      	mov	sp, r7
 800168e:	b006      	add	sp, #24
 8001690:	bd80      	pop	{r7, pc}
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	40021000 	.word	0x40021000
 8001698:	007a1200 	.word	0x007a1200
 800169c:	08001f48 	.word	0x08001f48
 80016a0:	08001f58 	.word	0x08001f58
 80016a4:	02dc6c00 	.word	0x02dc6c00

080016a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e0a8      	b.n	800180c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d109      	bne.n	80016d6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	2382      	movs	r3, #130	@ 0x82
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d009      	beq.n	80016e2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	61da      	str	r2, [r3, #28]
 80016d4:	e005      	b.n	80016e2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	225d      	movs	r2, #93	@ 0x5d
 80016ec:	5c9b      	ldrb	r3, [r3, r2]
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d107      	bne.n	8001704 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	225c      	movs	r2, #92	@ 0x5c
 80016f8:	2100      	movs	r1, #0
 80016fa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	0018      	movs	r0, r3
 8001700:	f7fe ff9a 	bl	8000638 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	225d      	movs	r2, #93	@ 0x5d
 8001708:	2102      	movs	r1, #2
 800170a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2140      	movs	r1, #64	@ 0x40
 8001718:	438a      	bics	r2, r1
 800171a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68da      	ldr	r2, [r3, #12]
 8001720:	23e0      	movs	r3, #224	@ 0xe0
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	429a      	cmp	r2, r3
 8001726:	d902      	bls.n	800172e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e002      	b.n	8001734 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800172e:	2380      	movs	r3, #128	@ 0x80
 8001730:	015b      	lsls	r3, r3, #5
 8001732:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68da      	ldr	r2, [r3, #12]
 8001738:	23f0      	movs	r3, #240	@ 0xf0
 800173a:	011b      	lsls	r3, r3, #4
 800173c:	429a      	cmp	r2, r3
 800173e:	d008      	beq.n	8001752 <HAL_SPI_Init+0xaa>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68da      	ldr	r2, [r3, #12]
 8001744:	23e0      	movs	r3, #224	@ 0xe0
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	429a      	cmp	r2, r3
 800174a:	d002      	beq.n	8001752 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685a      	ldr	r2, [r3, #4]
 8001756:	2382      	movs	r3, #130	@ 0x82
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	401a      	ands	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6899      	ldr	r1, [r3, #8]
 8001760:	2384      	movs	r3, #132	@ 0x84
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	400b      	ands	r3, r1
 8001766:	431a      	orrs	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	2102      	movs	r1, #2
 800176e:	400b      	ands	r3, r1
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	695b      	ldr	r3, [r3, #20]
 8001776:	2101      	movs	r1, #1
 8001778:	400b      	ands	r3, r1
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6999      	ldr	r1, [r3, #24]
 8001780:	2380      	movs	r3, #128	@ 0x80
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	400b      	ands	r3, r1
 8001786:	431a      	orrs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	69db      	ldr	r3, [r3, #28]
 800178c:	2138      	movs	r1, #56	@ 0x38
 800178e:	400b      	ands	r3, r1
 8001790:	431a      	orrs	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	2180      	movs	r1, #128	@ 0x80
 8001798:	400b      	ands	r3, r1
 800179a:	431a      	orrs	r2, r3
 800179c:	0011      	movs	r1, r2
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	019b      	lsls	r3, r3, #6
 80017a6:	401a      	ands	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	430a      	orrs	r2, r1
 80017ae:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	0c1b      	lsrs	r3, r3, #16
 80017b6:	2204      	movs	r2, #4
 80017b8:	401a      	ands	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017be:	2110      	movs	r1, #16
 80017c0:	400b      	ands	r3, r1
 80017c2:	431a      	orrs	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017c8:	2108      	movs	r1, #8
 80017ca:	400b      	ands	r3, r1
 80017cc:	431a      	orrs	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	68d9      	ldr	r1, [r3, #12]
 80017d2:	23f0      	movs	r3, #240	@ 0xf0
 80017d4:	011b      	lsls	r3, r3, #4
 80017d6:	400b      	ands	r3, r1
 80017d8:	431a      	orrs	r2, r3
 80017da:	0011      	movs	r1, r2
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	2380      	movs	r3, #128	@ 0x80
 80017e0:	015b      	lsls	r3, r3, #5
 80017e2:	401a      	ands	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	430a      	orrs	r2, r1
 80017ea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	69da      	ldr	r2, [r3, #28]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4907      	ldr	r1, [pc, #28]	@ (8001814 <HAL_SPI_Init+0x16c>)
 80017f8:	400a      	ands	r2, r1
 80017fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	225d      	movs	r2, #93	@ 0x5d
 8001806:	2101      	movs	r1, #1
 8001808:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800180a:	2300      	movs	r3, #0
}
 800180c:	0018      	movs	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	b004      	add	sp, #16
 8001812:	bd80      	pop	{r7, pc}
 8001814:	fffff7ff 	.word	0xfffff7ff

08001818 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08a      	sub	sp, #40	@ 0x28
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
 8001824:	001a      	movs	r2, r3
 8001826:	1cbb      	adds	r3, r7, #2
 8001828:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800182a:	2301      	movs	r3, #1
 800182c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800182e:	2323      	movs	r3, #35	@ 0x23
 8001830:	18fb      	adds	r3, r7, r3
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	225c      	movs	r2, #92	@ 0x5c
 800183a:	5c9b      	ldrb	r3, [r3, r2]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d101      	bne.n	8001844 <HAL_SPI_TransmitReceive+0x2c>
 8001840:	2302      	movs	r3, #2
 8001842:	e1c4      	b.n	8001bce <HAL_SPI_TransmitReceive+0x3b6>
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	225c      	movs	r2, #92	@ 0x5c
 8001848:	2101      	movs	r1, #1
 800184a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800184c:	f7fe ffe2 	bl	8000814 <HAL_GetTick>
 8001850:	0003      	movs	r3, r0
 8001852:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001854:	201b      	movs	r0, #27
 8001856:	183b      	adds	r3, r7, r0
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	215d      	movs	r1, #93	@ 0x5d
 800185c:	5c52      	ldrb	r2, [r2, r1]
 800185e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001866:	2312      	movs	r3, #18
 8001868:	18fb      	adds	r3, r7, r3
 800186a:	1cba      	adds	r2, r7, #2
 800186c:	8812      	ldrh	r2, [r2, #0]
 800186e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001870:	183b      	adds	r3, r7, r0
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d011      	beq.n	800189c <HAL_SPI_TransmitReceive+0x84>
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	2382      	movs	r3, #130	@ 0x82
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	429a      	cmp	r2, r3
 8001880:	d107      	bne.n	8001892 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d103      	bne.n	8001892 <HAL_SPI_TransmitReceive+0x7a>
 800188a:	183b      	adds	r3, r7, r0
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b04      	cmp	r3, #4
 8001890:	d004      	beq.n	800189c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8001892:	2323      	movs	r3, #35	@ 0x23
 8001894:	18fb      	adds	r3, r7, r3
 8001896:	2202      	movs	r2, #2
 8001898:	701a      	strb	r2, [r3, #0]
    goto error;
 800189a:	e191      	b.n	8001bc0 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d006      	beq.n	80018b0 <HAL_SPI_TransmitReceive+0x98>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_SPI_TransmitReceive+0x98>
 80018a8:	1cbb      	adds	r3, r7, #2
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d104      	bne.n	80018ba <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80018b0:	2323      	movs	r3, #35	@ 0x23
 80018b2:	18fb      	adds	r3, r7, r3
 80018b4:	2201      	movs	r2, #1
 80018b6:	701a      	strb	r2, [r3, #0]
    goto error;
 80018b8:	e182      	b.n	8001bc0 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	225d      	movs	r2, #93	@ 0x5d
 80018be:	5c9b      	ldrb	r3, [r3, r2]
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	d003      	beq.n	80018ce <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	225d      	movs	r2, #93	@ 0x5d
 80018ca:	2105      	movs	r1, #5
 80018cc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2200      	movs	r2, #0
 80018d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	1cba      	adds	r2, r7, #2
 80018de:	2146      	movs	r1, #70	@ 0x46
 80018e0:	8812      	ldrh	r2, [r2, #0]
 80018e2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	1cba      	adds	r2, r7, #2
 80018e8:	2144      	movs	r1, #68	@ 0x44
 80018ea:	8812      	ldrh	r2, [r2, #0]
 80018ec:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	68ba      	ldr	r2, [r7, #8]
 80018f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	1cba      	adds	r2, r7, #2
 80018f8:	8812      	ldrh	r2, [r2, #0]
 80018fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	1cba      	adds	r2, r7, #2
 8001900:	8812      	ldrh	r2, [r2, #0]
 8001902:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2200      	movs	r2, #0
 8001908:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	2200      	movs	r2, #0
 800190e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	68da      	ldr	r2, [r3, #12]
 8001914:	23e0      	movs	r3, #224	@ 0xe0
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	429a      	cmp	r2, r3
 800191a:	d908      	bls.n	800192e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	49ac      	ldr	r1, [pc, #688]	@ (8001bd8 <HAL_SPI_TransmitReceive+0x3c0>)
 8001928:	400a      	ands	r2, r1
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	e008      	b.n	8001940 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2180      	movs	r1, #128	@ 0x80
 800193a:	0149      	lsls	r1, r1, #5
 800193c:	430a      	orrs	r2, r1
 800193e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2240      	movs	r2, #64	@ 0x40
 8001948:	4013      	ands	r3, r2
 800194a:	2b40      	cmp	r3, #64	@ 0x40
 800194c:	d007      	beq.n	800195e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2140      	movs	r1, #64	@ 0x40
 800195a:	430a      	orrs	r2, r1
 800195c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	23e0      	movs	r3, #224	@ 0xe0
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	429a      	cmp	r2, r3
 8001968:	d800      	bhi.n	800196c <HAL_SPI_TransmitReceive+0x154>
 800196a:	e083      	b.n	8001a74 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d005      	beq.n	8001980 <HAL_SPI_TransmitReceive+0x168>
 8001974:	2312      	movs	r3, #18
 8001976:	18fb      	adds	r3, r7, r3
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d000      	beq.n	8001980 <HAL_SPI_TransmitReceive+0x168>
 800197e:	e06d      	b.n	8001a5c <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001984:	881a      	ldrh	r2, [r3, #0]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001990:	1c9a      	adds	r2, r3, #2
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800199a:	b29b      	uxth	r3, r3
 800199c:	3b01      	subs	r3, #1
 800199e:	b29a      	uxth	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80019a4:	e05a      	b.n	8001a5c <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	2202      	movs	r2, #2
 80019ae:	4013      	ands	r3, r2
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d11b      	bne.n	80019ec <HAL_SPI_TransmitReceive+0x1d4>
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d016      	beq.n	80019ec <HAL_SPI_TransmitReceive+0x1d4>
 80019be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d113      	bne.n	80019ec <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019c8:	881a      	ldrh	r2, [r3, #0]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019d4:	1c9a      	adds	r2, r3, #2
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019de:	b29b      	uxth	r3, r3
 80019e0:	3b01      	subs	r3, #1
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	2201      	movs	r2, #1
 80019f4:	4013      	ands	r3, r2
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d11c      	bne.n	8001a34 <HAL_SPI_TransmitReceive+0x21c>
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2246      	movs	r2, #70	@ 0x46
 80019fe:	5a9b      	ldrh	r3, [r3, r2]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d016      	beq.n	8001a34 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68da      	ldr	r2, [r3, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a10:	b292      	uxth	r2, r2
 8001a12:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a18:	1c9a      	adds	r2, r3, #2
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2246      	movs	r2, #70	@ 0x46
 8001a22:	5a9b      	ldrh	r3, [r3, r2]
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	3b01      	subs	r3, #1
 8001a28:	b299      	uxth	r1, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2246      	movs	r2, #70	@ 0x46
 8001a2e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001a30:	2301      	movs	r3, #1
 8001a32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001a34:	f7fe feee 	bl	8000814 <HAL_GetTick>
 8001a38:	0002      	movs	r2, r0
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d80b      	bhi.n	8001a5c <HAL_SPI_TransmitReceive+0x244>
 8001a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a46:	3301      	adds	r3, #1
 8001a48:	d008      	beq.n	8001a5c <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8001a4a:	2323      	movs	r3, #35	@ 0x23
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	2203      	movs	r2, #3
 8001a50:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	225d      	movs	r2, #93	@ 0x5d
 8001a56:	2101      	movs	r1, #1
 8001a58:	5499      	strb	r1, [r3, r2]
        goto error;
 8001a5a:	e0b1      	b.n	8001bc0 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a60:	b29b      	uxth	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d19f      	bne.n	80019a6 <HAL_SPI_TransmitReceive+0x18e>
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2246      	movs	r2, #70	@ 0x46
 8001a6a:	5a9b      	ldrh	r3, [r3, r2]
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d199      	bne.n	80019a6 <HAL_SPI_TransmitReceive+0x18e>
 8001a72:	e089      	b.n	8001b88 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_SPI_TransmitReceive+0x270>
 8001a7c:	2312      	movs	r3, #18
 8001a7e:	18fb      	adds	r3, r7, r3
 8001a80:	881b      	ldrh	r3, [r3, #0]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d000      	beq.n	8001a88 <HAL_SPI_TransmitReceive+0x270>
 8001a86:	e074      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	330c      	adds	r3, #12
 8001a92:	7812      	ldrb	r2, [r2, #0]
 8001a94:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a9a:	1c5a      	adds	r2, r3, #1
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001aae:	e060      	b.n	8001b72 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	4013      	ands	r3, r2
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d11c      	bne.n	8001af8 <HAL_SPI_TransmitReceive+0x2e0>
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d017      	beq.n	8001af8 <HAL_SPI_TransmitReceive+0x2e0>
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d114      	bne.n	8001af8 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	330c      	adds	r3, #12
 8001ad8:	7812      	ldrb	r2, [r2, #0]
 8001ada:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	3b01      	subs	r3, #1
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2201      	movs	r2, #1
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d11e      	bne.n	8001b44 <HAL_SPI_TransmitReceive+0x32c>
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2246      	movs	r2, #70	@ 0x46
 8001b0a:	5a9b      	ldrh	r3, [r3, r2]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d018      	beq.n	8001b44 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	330c      	adds	r3, #12
 8001b18:	001a      	movs	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	7812      	ldrb	r2, [r2, #0]
 8001b20:	b2d2      	uxtb	r2, r2
 8001b22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b28:	1c5a      	adds	r2, r3, #1
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2246      	movs	r2, #70	@ 0x46
 8001b32:	5a9b      	ldrh	r3, [r3, r2]
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	3b01      	subs	r3, #1
 8001b38:	b299      	uxth	r1, r3
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2246      	movs	r2, #70	@ 0x46
 8001b3e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001b40:	2301      	movs	r3, #1
 8001b42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001b44:	f7fe fe66 	bl	8000814 <HAL_GetTick>
 8001b48:	0002      	movs	r2, r0
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d802      	bhi.n	8001b5a <HAL_SPI_TransmitReceive+0x342>
 8001b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b56:	3301      	adds	r3, #1
 8001b58:	d102      	bne.n	8001b60 <HAL_SPI_TransmitReceive+0x348>
 8001b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d108      	bne.n	8001b72 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8001b60:	2323      	movs	r3, #35	@ 0x23
 8001b62:	18fb      	adds	r3, r7, r3
 8001b64:	2203      	movs	r2, #3
 8001b66:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	225d      	movs	r2, #93	@ 0x5d
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	5499      	strb	r1, [r3, r2]
        goto error;
 8001b70:	e026      	b.n	8001bc0 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d199      	bne.n	8001ab0 <HAL_SPI_TransmitReceive+0x298>
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2246      	movs	r2, #70	@ 0x46
 8001b80:	5a9b      	ldrh	r3, [r3, r2]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d193      	bne.n	8001ab0 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b88:	69fa      	ldr	r2, [r7, #28]
 8001b8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f000 f954 	bl	8001e3c <SPI_EndRxTxTransaction>
 8001b94:	1e03      	subs	r3, r0, #0
 8001b96:	d006      	beq.n	8001ba6 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8001b98:	2323      	movs	r3, #35	@ 0x23
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d004      	beq.n	8001bb8 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8001bae:	2323      	movs	r3, #35	@ 0x23
 8001bb0:	18fb      	adds	r3, r7, r3
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	701a      	strb	r2, [r3, #0]
 8001bb6:	e003      	b.n	8001bc0 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	225d      	movs	r2, #93	@ 0x5d
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	225c      	movs	r2, #92	@ 0x5c
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001bc8:	2323      	movs	r3, #35	@ 0x23
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	781b      	ldrb	r3, [r3, #0]
}
 8001bce:	0018      	movs	r0, r3
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	b00a      	add	sp, #40	@ 0x28
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	46c0      	nop			@ (mov r8, r8)
 8001bd8:	ffffefff 	.word	0xffffefff

08001bdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	603b      	str	r3, [r7, #0]
 8001be8:	1dfb      	adds	r3, r7, #7
 8001bea:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001bec:	f7fe fe12 	bl	8000814 <HAL_GetTick>
 8001bf0:	0002      	movs	r2, r0
 8001bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bf4:	1a9b      	subs	r3, r3, r2
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	18d3      	adds	r3, r2, r3
 8001bfa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001bfc:	f7fe fe0a 	bl	8000814 <HAL_GetTick>
 8001c00:	0003      	movs	r3, r0
 8001c02:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001c04:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	015b      	lsls	r3, r3, #5
 8001c0a:	0d1b      	lsrs	r3, r3, #20
 8001c0c:	69fa      	ldr	r2, [r7, #28]
 8001c0e:	4353      	muls	r3, r2
 8001c10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c12:	e058      	b.n	8001cc6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	3301      	adds	r3, #1
 8001c18:	d055      	beq.n	8001cc6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c1a:	f7fe fdfb 	bl	8000814 <HAL_GetTick>
 8001c1e:	0002      	movs	r2, r0
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	69fa      	ldr	r2, [r7, #28]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d902      	bls.n	8001c30 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d142      	bne.n	8001cb6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	21e0      	movs	r1, #224	@ 0xe0
 8001c3c:	438a      	bics	r2, r1
 8001c3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	2382      	movs	r3, #130	@ 0x82
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d113      	bne.n	8001c74 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	2380      	movs	r3, #128	@ 0x80
 8001c52:	021b      	lsls	r3, r3, #8
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d005      	beq.n	8001c64 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	2380      	movs	r3, #128	@ 0x80
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d107      	bne.n	8001c74 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2140      	movs	r1, #64	@ 0x40
 8001c70:	438a      	bics	r2, r1
 8001c72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c78:	2380      	movs	r3, #128	@ 0x80
 8001c7a:	019b      	lsls	r3, r3, #6
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d110      	bne.n	8001ca2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	491a      	ldr	r1, [pc, #104]	@ (8001cf4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001c8c:	400a      	ands	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2180      	movs	r1, #128	@ 0x80
 8001c9c:	0189      	lsls	r1, r1, #6
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	225d      	movs	r2, #93	@ 0x5d
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	225c      	movs	r2, #92	@ 0x5c
 8001cae:	2100      	movs	r1, #0
 8001cb0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e017      	b.n	8001ce6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	68ba      	ldr	r2, [r7, #8]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	68ba      	ldr	r2, [r7, #8]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	425a      	negs	r2, r3
 8001cd6:	4153      	adcs	r3, r2
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	001a      	movs	r2, r3
 8001cdc:	1dfb      	adds	r3, r7, #7
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d197      	bne.n	8001c14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b008      	add	sp, #32
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	46c0      	nop			@ (mov r8, r8)
 8001cf0:	20000000 	.word	0x20000000
 8001cf4:	ffffdfff 	.word	0xffffdfff

08001cf8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	@ 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
 8001d04:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001d06:	2317      	movs	r3, #23
 8001d08:	18fb      	adds	r3, r7, r3
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001d0e:	f7fe fd81 	bl	8000814 <HAL_GetTick>
 8001d12:	0002      	movs	r2, r0
 8001d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d16:	1a9b      	subs	r3, r3, r2
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	18d3      	adds	r3, r2, r3
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001d1e:	f7fe fd79 	bl	8000814 <HAL_GetTick>
 8001d22:	0003      	movs	r3, r0
 8001d24:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	330c      	adds	r3, #12
 8001d2c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001d2e:	4b41      	ldr	r3, [pc, #260]	@ (8001e34 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	0013      	movs	r3, r2
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	189b      	adds	r3, r3, r2
 8001d38:	00da      	lsls	r2, r3, #3
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	0d1b      	lsrs	r3, r3, #20
 8001d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d40:	4353      	muls	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001d44:	e068      	b.n	8001e18 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	23c0      	movs	r3, #192	@ 0xc0
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d10a      	bne.n	8001d66 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d107      	bne.n	8001d66 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	2117      	movs	r1, #23
 8001d5e:	187b      	adds	r3, r7, r1
 8001d60:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001d62:	187b      	adds	r3, r7, r1
 8001d64:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	d055      	beq.n	8001e18 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001d6c:	f7fe fd52 	bl	8000814 <HAL_GetTick>
 8001d70:	0002      	movs	r2, r0
 8001d72:	6a3b      	ldr	r3, [r7, #32]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d902      	bls.n	8001d82 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d142      	bne.n	8001e08 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	21e0      	movs	r1, #224	@ 0xe0
 8001d8e:	438a      	bics	r2, r1
 8001d90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	2382      	movs	r3, #130	@ 0x82
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d113      	bne.n	8001dc6 <SPI_WaitFifoStateUntilTimeout+0xce>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	689a      	ldr	r2, [r3, #8]
 8001da2:	2380      	movs	r3, #128	@ 0x80
 8001da4:	021b      	lsls	r3, r3, #8
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d005      	beq.n	8001db6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	689a      	ldr	r2, [r3, #8]
 8001dae:	2380      	movs	r3, #128	@ 0x80
 8001db0:	00db      	lsls	r3, r3, #3
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d107      	bne.n	8001dc6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2140      	movs	r1, #64	@ 0x40
 8001dc2:	438a      	bics	r2, r1
 8001dc4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dca:	2380      	movs	r3, #128	@ 0x80
 8001dcc:	019b      	lsls	r3, r3, #6
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d110      	bne.n	8001df4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4916      	ldr	r1, [pc, #88]	@ (8001e38 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001dde:	400a      	ands	r2, r1
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2180      	movs	r1, #128	@ 0x80
 8001dee:	0189      	lsls	r1, r1, #6
 8001df0:	430a      	orrs	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	225d      	movs	r2, #93	@ 0x5d
 8001df8:	2101      	movs	r1, #1
 8001dfa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	225c      	movs	r2, #92	@ 0x5c
 8001e00:	2100      	movs	r1, #0
 8001e02:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e010      	b.n	8001e2a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	68ba      	ldr	r2, [r7, #8]
 8001e20:	4013      	ands	r3, r2
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d18e      	bne.n	8001d46 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	b00a      	add	sp, #40	@ 0x28
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	46c0      	nop			@ (mov r8, r8)
 8001e34:	20000000 	.word	0x20000000
 8001e38:	ffffdfff 	.word	0xffffdfff

08001e3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af02      	add	r7, sp, #8
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001e48:	68ba      	ldr	r2, [r7, #8]
 8001e4a:	23c0      	movs	r3, #192	@ 0xc0
 8001e4c:	0159      	lsls	r1, r3, #5
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	0013      	movs	r3, r2
 8001e56:	2200      	movs	r2, #0
 8001e58:	f7ff ff4e 	bl	8001cf8 <SPI_WaitFifoStateUntilTimeout>
 8001e5c:	1e03      	subs	r3, r0, #0
 8001e5e:	d007      	beq.n	8001e70 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e64:	2220      	movs	r2, #32
 8001e66:	431a      	orrs	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e027      	b.n	8001ec0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	9300      	str	r3, [sp, #0]
 8001e78:	0013      	movs	r3, r2
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2180      	movs	r1, #128	@ 0x80
 8001e7e:	f7ff fead 	bl	8001bdc <SPI_WaitFlagStateUntilTimeout>
 8001e82:	1e03      	subs	r3, r0, #0
 8001e84:	d007      	beq.n	8001e96 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	431a      	orrs	r2, r3
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e014      	b.n	8001ec0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	23c0      	movs	r3, #192	@ 0xc0
 8001e9a:	00d9      	lsls	r1, r3, #3
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	0013      	movs	r3, r2
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f7ff ff27 	bl	8001cf8 <SPI_WaitFifoStateUntilTimeout>
 8001eaa:	1e03      	subs	r3, r0, #0
 8001eac:	d007      	beq.n	8001ebe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e000      	b.n	8001ec0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	0018      	movs	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	b004      	add	sp, #16
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <memset>:
 8001ec8:	0003      	movs	r3, r0
 8001eca:	1882      	adds	r2, r0, r2
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d100      	bne.n	8001ed2 <memset+0xa>
 8001ed0:	4770      	bx	lr
 8001ed2:	7019      	strb	r1, [r3, #0]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	e7f9      	b.n	8001ecc <memset+0x4>

08001ed8 <__libc_init_array>:
 8001ed8:	b570      	push	{r4, r5, r6, lr}
 8001eda:	2600      	movs	r6, #0
 8001edc:	4c0c      	ldr	r4, [pc, #48]	@ (8001f10 <__libc_init_array+0x38>)
 8001ede:	4d0d      	ldr	r5, [pc, #52]	@ (8001f14 <__libc_init_array+0x3c>)
 8001ee0:	1b64      	subs	r4, r4, r5
 8001ee2:	10a4      	asrs	r4, r4, #2
 8001ee4:	42a6      	cmp	r6, r4
 8001ee6:	d109      	bne.n	8001efc <__libc_init_array+0x24>
 8001ee8:	2600      	movs	r6, #0
 8001eea:	f000 f819 	bl	8001f20 <_init>
 8001eee:	4c0a      	ldr	r4, [pc, #40]	@ (8001f18 <__libc_init_array+0x40>)
 8001ef0:	4d0a      	ldr	r5, [pc, #40]	@ (8001f1c <__libc_init_array+0x44>)
 8001ef2:	1b64      	subs	r4, r4, r5
 8001ef4:	10a4      	asrs	r4, r4, #2
 8001ef6:	42a6      	cmp	r6, r4
 8001ef8:	d105      	bne.n	8001f06 <__libc_init_array+0x2e>
 8001efa:	bd70      	pop	{r4, r5, r6, pc}
 8001efc:	00b3      	lsls	r3, r6, #2
 8001efe:	58eb      	ldr	r3, [r5, r3]
 8001f00:	4798      	blx	r3
 8001f02:	3601      	adds	r6, #1
 8001f04:	e7ee      	b.n	8001ee4 <__libc_init_array+0xc>
 8001f06:	00b3      	lsls	r3, r6, #2
 8001f08:	58eb      	ldr	r3, [r5, r3]
 8001f0a:	4798      	blx	r3
 8001f0c:	3601      	adds	r6, #1
 8001f0e:	e7f2      	b.n	8001ef6 <__libc_init_array+0x1e>
 8001f10:	08001f68 	.word	0x08001f68
 8001f14:	08001f68 	.word	0x08001f68
 8001f18:	08001f6c 	.word	0x08001f6c
 8001f1c:	08001f68 	.word	0x08001f68

08001f20 <_init>:
 8001f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f22:	46c0      	nop			@ (mov r8, r8)
 8001f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f26:	bc08      	pop	{r3}
 8001f28:	469e      	mov	lr, r3
 8001f2a:	4770      	bx	lr

08001f2c <_fini>:
 8001f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f2e:	46c0      	nop			@ (mov r8, r8)
 8001f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f32:	bc08      	pop	{r3}
 8001f34:	469e      	mov	lr, r3
 8001f36:	4770      	bx	lr
