// Seed: 1996379225
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1;
  wire id_2 = id_2;
  module_0(
      id_2, id_2
  ); id_3(
      .id_0(id_2), .id_1(id_1 - 1)
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_28(
      .id_0(id_18),
      .id_1(1),
      .id_2(id_5),
      .id_3(1'b0),
      .id_4(id_24),
      .id_5(1 / id_4),
      .id_6(id_27),
      .id_7(1'b0)
  );
  assign id_17 = (id_23);
  assign id_2  = 1;
  wire id_29;
  wire id_30;
  reg  id_31 = ~id_8 ? 1'b0 : id_8;
  module_0(
      id_2, id_10
  );
  always @(*) begin
    id_23 = 1;
    if (id_17) id_8 <= 1'b0;
  end
  assign id_22 = id_30;
endmodule
