INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/fa/fa.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/fa/fa.srcs/sim_1/new/fa_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fa_tb'
