#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb 21 12:06:33 2021
# Process ID: 11128
# Current directory: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10668 C:\Users\james\OneDrive\Dokumente\Vivado\SoC_Projects\Stepper_Motor_Dig\Stepper_Motor_Dig.xpr
# Log file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/vivado.log
# Journal file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 896.016 ; gain = 140.770
update_compile_order -fileset sources_1
create_project digital_test C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 919.289 ; gain = 19.414
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc w ]
add_files -fileset constrs_1 C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc
current_project Stepper_Motor_Dig
current_project digital_test
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v
update_compile_order -fileset sources_1
create_bd_design "system"
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
set_property name FCLK_CLK0 [get_bd_ports FCLK_CLK0_0]
set_property name FCLK_RESET0_N [get_bd_ports FCLK_RESET0_N_0]
generate_target all [get_files  C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.656 ; gain = 134.230
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_processing_system7_0_0_synth_1
[Sun Feb 21 12:11:39 2021] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd] -directory C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.ip_user_files -ipstatic_source_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/modelsim} {questa=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/questa} {riviera=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/riviera} {activehdl=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
current_project Stepper_Motor_Dig
current_project digital_test
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top digital_test_top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: digital_test_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1417.824 ; gain = 104.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_test_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-11128-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-11128-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v:57]
INFO: [Synth 8-6155] done synthesizing module 'digital_test_top' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v:23]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[4]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[3]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[2]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[1]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.273 ; gain = 146.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.273 ; gain = 146.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.273 ; gain = 146.602
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1738.418 ; gain = 424.746
19 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1738.418 ; gain = 426.203
launch_runs synth_1 -jobs 4
[Sun Feb 21 12:22:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Feb 21 12:22:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 21 12:24:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1755.383 ; gain = 6.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_test_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-11128-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-11128-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v:57]
INFO: [Synth 8-6155] done synthesizing module 'digital_test_top' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v:23]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[4]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[3]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[2]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[1]
WARNING: [Synth 8-3331] design digital_test_top has unconnected port exp_n_io[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.691 ; gain = 42.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.691 ; gain = 42.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.691 ; gain = 42.613
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1807.809 ; gain = 58.730
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 21 12:31:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.625 ; gain = 97.816
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1959.379 ; gain = 19.305
[Sun Feb 21 12:32:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 21 12:33:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 21 13:38:33 2021...
