#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 14 15:08:26 2023
# Process ID: 2428
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_Buffer:1.0 AXI_Buffer_0
endgroup
set_property location {1 568 305} [get_bd_cells AXI_Buffer_0]
set_property location {1.5 603 322} [get_bd_cells AXI_Buffer_0]
set_property location {2 599 480} [get_bd_cells AXI_Buffer_0]
connect_bd_intf_net [get_bd_intf_pins AXI_Buffer_0/m_axi] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD] [get_bd_intf_pins AXI_Buffer_0/s_axi]
connect_bd_net [get_bd_pins AXI_Buffer_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins AXI_Buffer_0/m_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins AXI_Buffer_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI_Buffer_0/m_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {250}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
set_property CONFIG.FREQ_HZ 4000000000 [get_bd_ports RF3_CLKO_A_C_N_228]
set_property CONFIG.FREQ_HZ 4000000000 [get_bd_ports RF3_CLKO_A_C_N_229]
set_property CONFIG.FREQ_HZ 4000000000 [get_bd_ports RF3_CLKO_A_C_P_228]
set_property CONFIG.FREQ_HZ 4000000000 [get_bd_ports RF3_CLKO_A_C_P_229]
startgroup
set_property -dict [list CONFIG.Axiclk_Freq {250} CONFIG.DAC0_Sampling_Rate {4} CONFIG.DAC0_Refclk_Freq {4000.000} CONFIG.DAC0_Outclk_Freq {250.000} CONFIG.DAC0_Fabric_Freq {250.000} CONFIG.DAC1_Sampling_Rate {4} CONFIG.DAC1_Refclk_Freq {4000.000} CONFIG.DAC1_Outclk_Freq {250.000} CONFIG.DAC1_Fabric_Freq {250.000}] [get_bd_cells usp_rf_data_converter_0]
endgroup
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs AXI_Buffer_0/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_0/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_2/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_3/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_4/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_5/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_6/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_7/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs usp_rf_data_converter_0/s_axi/Reg] -force
save_bd_design
validate_bd_design
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run synth_1 -name synth_1
