{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 12:09:32 2010 " "Info: Processing started: Sun Nov 21 12:09:32 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pixel_clock " "Info: Detected ripple clock \"pixel_clock\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register znak_v\[1\] register ram_address\[12\] 111.25 MHz 8.989 ns Internal " "Info: Clock \"clock\" has Internal fmax of 111.25 MHz between source register \"znak_v\[1\]\" and destination register \"ram_address\[12\]\" (period= 8.989 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.408 ns + Longest register register " "Info: + Longest register to register delay is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns znak_v\[1\] 1 REG LCFF_X41_Y27_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y27_N17; Fanout = 19; REG Node = 'znak_v\[1\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { znak_v[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.398 ns) 1.160 ns ramadr\[8\]~38 2 COMB LCCOMB_X42_Y27_N30 2 " "Info: 2: + IC(0.762 ns) + CELL(0.398 ns) = 1.160 ns; Loc. = LCCOMB_X42_Y27_N30; Fanout = 2; COMB Node = 'ramadr\[8\]~38'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { znak_v[1] ramadr[8]~38 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 1.706 ns ramadr\[8\]~41 3 COMB LCCOMB_X41_Y27_N12 2 " "Info: 3: + IC(0.396 ns) + CELL(0.150 ns) = 1.706 ns; Loc. = LCCOMB_X41_Y27_N12; Fanout = 2; COMB Node = 'ramadr\[8\]~41'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { ramadr[8]~38 ramadr[8]~41 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.150 ns) 2.328 ns ramadr\[8\]~42 4 COMB LCCOMB_X42_Y27_N20 1 " "Info: 4: + IC(0.472 ns) + CELL(0.150 ns) = 2.328 ns; Loc. = LCCOMB_X42_Y27_N20; Fanout = 1; COMB Node = 'ramadr\[8\]~42'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { ramadr[8]~41 ramadr[8]~42 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.275 ns) 3.052 ns ramadr\[8\]~44 5 COMB LCCOMB_X43_Y27_N0 2 " "Info: 5: + IC(0.449 ns) + CELL(0.275 ns) = 3.052 ns; Loc. = LCCOMB_X43_Y27_N0; Fanout = 2; COMB Node = 'ramadr\[8\]~44'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { ramadr[8]~42 ramadr[8]~44 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.393 ns) 3.701 ns ram_address\[8\]~28 6 COMB LCCOMB_X43_Y27_N16 2 " "Info: 6: + IC(0.256 ns) + CELL(0.393 ns) = 3.701 ns; Loc. = LCCOMB_X43_Y27_N16; Fanout = 2; COMB Node = 'ram_address\[8\]~28'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ramadr[8]~44 ram_address[8]~28 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.772 ns ram_address\[9\]~30 7 COMB LCCOMB_X43_Y27_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.772 ns; Loc. = LCCOMB_X43_Y27_N18; Fanout = 2; COMB Node = 'ram_address\[9\]~30'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[8]~28 ram_address[9]~30 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.843 ns ram_address\[10\]~32 8 COMB LCCOMB_X43_Y27_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.843 ns; Loc. = LCCOMB_X43_Y27_N20; Fanout = 2; COMB Node = 'ram_address\[10\]~32'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[9]~30 ram_address[10]~32 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.914 ns ram_address\[11\]~34 9 COMB LCCOMB_X43_Y27_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.914 ns; Loc. = LCCOMB_X43_Y27_N22; Fanout = 1; COMB Node = 'ram_address\[11\]~34'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[10]~32 ram_address[11]~34 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.324 ns ram_address\[12\]~35 10 COMB LCCOMB_X43_Y27_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.324 ns; Loc. = LCCOMB_X43_Y27_N24; Fanout = 1; COMB Node = 'ram_address\[12\]~35'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ram_address[11]~34 ram_address[12]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.408 ns ram_address\[12\] 11 REG LCFF_X43_Y27_N25 209 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.408 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[12]~35 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 47.03 % ) " "Info: Total cell delay = 2.073 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.335 ns ( 52.97 % ) " "Info: Total interconnect delay = 2.335 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { znak_v[1] ramadr[8]~38 ramadr[8]~41 ramadr[8]~42 ramadr[8]~44 ram_address[8]~28 ram_address[9]~30 ram_address[10]~32 ram_address[11]~34 ram_address[12]~35 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { znak_v[1] {} ramadr[8]~38 {} ramadr[8]~41 {} ramadr[8]~42 {} ramadr[8]~44 {} ram_address[8]~28 {} ram_address[9]~30 {} ram_address[10]~32 {} ram_address[11]~34 {} ram_address[12]~35 {} ram_address[12] {} } { 0.000ns 0.762ns 0.396ns 0.472ns 0.449ns 0.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.367 ns - Smallest " "Info: - Smallest clock skew is -4.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.644 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 968 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.644 ns ram_address\[12\] 3 REG LCFF_X43_Y27_N25 209 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clock~clkctrl ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.09 % ) " "Info: Total cell delay = 1.536 ns ( 58.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 41.91 % ) " "Info: Total interconnect delay = 1.108 ns ( 41.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.011 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.787 ns) 2.773 ns pixel_clock 2 REG LCFF_X12_Y22_N5 4 " "Info: 2: + IC(0.987 ns) + CELL(0.787 ns) = 2.773 ns; Loc. = LCFF_X12_Y22_N5; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 3.855 ns h_sync_b 3 REG LCFF_X12_Y22_N1 5 " "Info: 3: + IC(0.295 ns) + CELL(0.787 ns) = 3.855 ns; Loc. = LCFF_X12_Y22_N1; Fanout = 5; REG Node = 'h_sync_b'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 5.484 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G1 50 " "Info: 4: + IC(1.629 ns) + CELL(0.000 ns) = 5.484 ns; Loc. = CLKCTRL_G1; Fanout = 50; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 7.011 ns znak_v\[1\] 5 REG LCFF_X41_Y27_N17 19 " "Info: 5: + IC(0.990 ns) + CELL(0.537 ns) = 7.011 ns; Loc. = LCFF_X41_Y27_N17; Fanout = 19; REG Node = 'znak_v\[1\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 44.36 % ) " "Info: Total cell delay = 3.110 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 55.64 % ) " "Info: Total interconnect delay = 3.901 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} znak_v[1] {} } { 0.000ns 0.000ns 0.987ns 0.295ns 1.629ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} znak_v[1] {} } { 0.000ns 0.000ns 0.987ns 0.295ns 1.629ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { znak_v[1] ramadr[8]~38 ramadr[8]~41 ramadr[8]~42 ramadr[8]~44 ram_address[8]~28 ram_address[9]~30 ram_address[10]~32 ram_address[11]~34 ram_address[12]~35 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { znak_v[1] {} ramadr[8]~38 {} ramadr[8]~41 {} ramadr[8]~42 {} ramadr[8]~44 {} ram_address[8]~28 {} ram_address[9]~30 {} ram_address[10]~32 {} ram_address[11]~34 {} ram_address[12]~35 {} ram_address[12] {} } { 0.000ns 0.762ns 0.396ns 0.472ns 0.449ns 0.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} znak_v[1] {} } { 0.000ns 0.000ns 0.987ns 0.295ns 1.629ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_address\[12\] reset clock 7.647 ns register " "Info: tsu for register \"ram_address\[12\]\" (data pin = \"reset\", clock pin = \"clock\") is 7.647 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.327 ns + Longest pin register " "Info: + Longest pin to register delay is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 757 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 757; PIN Node = 'reset'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.803 ns) + CELL(0.438 ns) 8.103 ns ram_address\[12\]~37 2 COMB LCCOMB_X45_Y17_N2 13 " "Info: 2: + IC(6.803 ns) + CELL(0.438 ns) = 8.103 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 13; COMB Node = 'ram_address\[12\]~37'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { reset ram_address[12]~37 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.660 ns) 10.327 ns ram_address\[12\] 3 REG LCFF_X43_Y27_N25 209 " "Info: 3: + IC(1.564 ns) + CELL(0.660 ns) = 10.327 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { ram_address[12]~37 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 18.98 % ) " "Info: Total cell delay = 1.960 ns ( 18.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.367 ns ( 81.02 % ) " "Info: Total interconnect delay = 8.367 ns ( 81.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { reset ram_address[12]~37 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[12] {} } { 0.000ns 0.000ns 6.803ns 1.564ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.644 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 968 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.644 ns ram_address\[12\] 3 REG LCFF_X43_Y27_N25 209 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clock~clkctrl ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.09 % ) " "Info: Total cell delay = 1.536 ns ( 58.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 41.91 % ) " "Info: Total interconnect delay = 1.108 ns ( 41.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { reset ram_address[12]~37 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[12] {} } { 0.000ns 0.000ns 6.803ns 1.564ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_b\[9\] pixel\[2\] 26.718 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_b\[9\]\" through register \"pixel\[2\]\" is 26.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.976 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.787 ns) 2.773 ns pixel_clock 2 REG LCFF_X12_Y22_N5 4 " "Info: 2: + IC(0.987 ns) + CELL(0.787 ns) = 2.773 ns; Loc. = LCFF_X12_Y22_N5; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 4.402 ns pixel_clock~clkctrl 3 COMB CLKCTRL_G3 29 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.402 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'pixel_clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { pixel_clock pixel_clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 5.976 ns pixel\[2\] 4 REG LCFF_X24_Y18_N13 75 " "Info: 4: + IC(1.037 ns) + CELL(0.537 ns) = 5.976 ns; Loc. = LCFF_X24_Y18_N13; Fanout = 75; REG Node = 'pixel\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { pixel_clock~clkctrl pixel[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.87 % ) " "Info: Total cell delay = 2.323 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.653 ns ( 61.13 % ) " "Info: Total interconnect delay = 3.653 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { clock pixel_clock pixel_clock~clkctrl pixel[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[2] {} } { 0.000ns 0.000ns 0.987ns 1.629ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.492 ns + Longest register pin " "Info: + Longest register to pin delay is 20.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel\[2\] 1 REG LCFF_X24_Y18_N13 75 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N13; Fanout = 75; REG Node = 'pixel\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.921 ns) + CELL(0.271 ns) 5.192 ns Mux0~321 2 COMB LCCOMB_X37_Y26_N6 1 " "Info: 2: + IC(4.921 ns) + CELL(0.271 ns) = 5.192 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 1; COMB Node = 'Mux0~321'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { pixel[2] Mux0~321 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 5.900 ns Mux0~322 3 COMB LCCOMB_X37_Y26_N16 1 " "Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 5.900 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 1; COMB Node = 'Mux0~322'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Mux0~321 Mux0~322 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.420 ns) 7.540 ns Mux0~323 4 COMB LCCOMB_X42_Y23_N26 1 " "Info: 4: + IC(1.220 ns) + CELL(0.420 ns) = 7.540 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 1; COMB Node = 'Mux0~323'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Mux0~322 Mux0~323 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 8.207 ns Mux0~326 5 COMB LCCOMB_X42_Y23_N28 1 " "Info: 5: + IC(0.247 ns) + CELL(0.420 ns) = 8.207 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 1; COMB Node = 'Mux0~326'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Mux0~323 Mux0~326 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.275 ns) 9.199 ns Mux0~327 6 COMB LCCOMB_X42_Y24_N14 1 " "Info: 6: + IC(0.717 ns) + CELL(0.275 ns) = 9.199 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 1; COMB Node = 'Mux0~327'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Mux0~326 Mux0~327 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 9.872 ns Mux0~338 7 COMB LCCOMB_X42_Y24_N8 1 " "Info: 7: + IC(0.253 ns) + CELL(0.420 ns) = 9.872 ns; Loc. = LCCOMB_X42_Y24_N8; Fanout = 1; COMB Node = 'Mux0~338'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux0~327 Mux0~338 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 10.545 ns Mux0~339 8 COMB LCCOMB_X42_Y24_N26 1 " "Info: 8: + IC(0.254 ns) + CELL(0.419 ns) = 10.545 ns; Loc. = LCCOMB_X42_Y24_N26; Fanout = 1; COMB Node = 'Mux0~339'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux0~338 Mux0~339 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.275 ns) 13.134 ns signal_r~1 9 COMB LCCOMB_X24_Y17_N6 1 " "Info: 9: + IC(2.314 ns) + CELL(0.275 ns) = 13.134 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'signal_r~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { Mux0~339 signal_r~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.150 ns) 14.531 ns signal_r~2 10 COMB LCCOMB_X20_Y22_N16 30 " "Info: 10: + IC(1.247 ns) + CELL(0.150 ns) = 14.531 ns; Loc. = LCCOMB_X20_Y22_N16; Fanout = 30; COMB Node = 'signal_r~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { signal_r~1 signal_r~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(2.788 ns) 20.492 ns signal_b\[9\] 11 PIN PIN_B12 0 " "Info: 11: + IC(3.173 ns) + CELL(2.788 ns) = 20.492 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'signal_b\[9\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { signal_r~2 signal_b[9] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.876 ns ( 28.67 % ) " "Info: Total cell delay = 5.876 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.616 ns ( 71.33 % ) " "Info: Total interconnect delay = 14.616 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.492 ns" { pixel[2] Mux0~321 Mux0~322 Mux0~323 Mux0~326 Mux0~327 Mux0~338 Mux0~339 signal_r~1 signal_r~2 signal_b[9] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "20.492 ns" { pixel[2] {} Mux0~321 {} Mux0~322 {} Mux0~323 {} Mux0~326 {} Mux0~327 {} Mux0~338 {} Mux0~339 {} signal_r~1 {} signal_r~2 {} signal_b[9] {} } { 0.000ns 4.921ns 0.270ns 1.220ns 0.247ns 0.717ns 0.253ns 0.254ns 2.314ns 1.247ns 3.173ns } { 0.000ns 0.271ns 0.438ns 0.420ns 0.420ns 0.275ns 0.420ns 0.419ns 0.275ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { clock pixel_clock pixel_clock~clkctrl pixel[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[2] {} } { 0.000ns 0.000ns 0.987ns 1.629ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.492 ns" { pixel[2] Mux0~321 Mux0~322 Mux0~323 Mux0~326 Mux0~327 Mux0~338 Mux0~339 signal_r~1 signal_r~2 signal_b[9] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "20.492 ns" { pixel[2] {} Mux0~321 {} Mux0~322 {} Mux0~323 {} Mux0~326 {} Mux0~327 {} Mux0~338 {} Mux0~339 {} signal_r~1 {} signal_r~2 {} signal_b[9] {} } { 0.000ns 4.921ns 0.270ns 1.220ns 0.247ns 0.717ns 0.253ns 0.254ns 2.314ns 1.247ns 3.173ns } { 0.000ns 0.271ns 0.438ns 0.420ns 0.420ns 0.275ns 0.420ns 0.419ns 0.275ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram_address\[0\] reset clock -7.190 ns register " "Info: th for register \"ram_address\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -7.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.653 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 968 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns ram_address\[0\] 3 REG LCFF_X44_Y26_N11 17 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X44_Y26_N11; Fanout = 17; REG Node = 'ram_address\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clock~clkctrl ram_address[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clock clock~clkctrl ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[0] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.109 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 757 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 757; PIN Node = 'reset'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.803 ns) + CELL(0.438 ns) 8.103 ns ram_address\[12\]~37 2 COMB LCCOMB_X45_Y17_N2 13 " "Info: 2: + IC(6.803 ns) + CELL(0.438 ns) = 8.103 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 13; COMB Node = 'ram_address\[12\]~37'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { reset ram_address[12]~37 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.150 ns) 10.025 ns ram_address\[0\]~38 3 COMB LCCOMB_X44_Y26_N10 1 " "Info: 3: + IC(1.772 ns) + CELL(0.150 ns) = 10.025 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 1; COMB Node = 'ram_address\[0\]~38'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { ram_address[12]~37 ram_address[0]~38 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.109 ns ram_address\[0\] 4 REG LCFF_X44_Y26_N11 17 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 10.109 ns; Loc. = LCFF_X44_Y26_N11; Fanout = 17; REG Node = 'ram_address\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[0]~38 ram_address[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 15.17 % ) " "Info: Total cell delay = 1.534 ns ( 15.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.575 ns ( 84.83 % ) " "Info: Total interconnect delay = 8.575 ns ( 84.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { reset ram_address[12]~37 ram_address[0]~38 ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[0]~38 {} ram_address[0] {} } { 0.000ns 0.000ns 6.803ns 1.772ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clock clock~clkctrl ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[0] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { reset ram_address[12]~37 ram_address[0]~38 ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[0]~38 {} ram_address[0] {} } { 0.000ns 0.000ns 6.803ns 1.772ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 21 12:09:34 2010 " "Info: Processing ended: Sun Nov 21 12:09:34 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
