In archive exe/libdriver.a:

adc.o:     file format elf32-littlearm


Disassembly of section .text.ADCEnable:

00000000 <ADCEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	687a      	ldr	r2, [r7, #4]
   c:	6812      	ldr	r2, [r2, #0]
   e:	f042 0201 	orr.w	r2, r2, #1
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.ADCDisable:

00000000 <ADCDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	687a      	ldr	r2, [r7, #4]
   c:	6812      	ldr	r2, [r2, #0]
   e:	f022 0201 	bic.w	r2, r2, #1
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.ADCChannelEnable:

00000000 <ADCChannelEnable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	d00b      	beq.n	28 <ADCChannelEnable+0x28>
  10:	683b      	ldr	r3, [r7, #0]
  12:	2b08      	cmp	r3, #8
  14:	d006      	beq.n	24 <ADCChannelEnable+0x24>
  16:	683b      	ldr	r3, [r7, #0]
  18:	2b10      	cmp	r3, #16
  1a:	d101      	bne.n	20 <ADCChannelEnable+0x20>
  1c:	2308      	movs	r3, #8
  1e:	e004      	b.n	2a <ADCChannelEnable+0x2a>
  20:	2310      	movs	r3, #16
  22:	e002      	b.n	2a <ADCChannelEnable+0x2a>
  24:	2304      	movs	r3, #4
  26:	e000      	b.n	2a <ADCChannelEnable+0x2a>
  28:	2302      	movs	r3, #2
  2a:	60fb      	str	r3, [r7, #12]
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	33b8      	adds	r3, #184	; 0xb8
  30:	687a      	ldr	r2, [r7, #4]
  32:	32b8      	adds	r2, #184	; 0xb8
  34:	6811      	ldr	r1, [r2, #0]
  36:	68fa      	ldr	r2, [r7, #12]
  38:	430a      	orrs	r2, r1
  3a:	601a      	str	r2, [r3, #0]
  3c:	3714      	adds	r7, #20
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.ADCChannelDisable:

00000000 <ADCChannelDisable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	d00b      	beq.n	28 <ADCChannelDisable+0x28>
  10:	683b      	ldr	r3, [r7, #0]
  12:	2b08      	cmp	r3, #8
  14:	d006      	beq.n	24 <ADCChannelDisable+0x24>
  16:	683b      	ldr	r3, [r7, #0]
  18:	2b10      	cmp	r3, #16
  1a:	d101      	bne.n	20 <ADCChannelDisable+0x20>
  1c:	2308      	movs	r3, #8
  1e:	e004      	b.n	2a <ADCChannelDisable+0x2a>
  20:	2310      	movs	r3, #16
  22:	e002      	b.n	2a <ADCChannelDisable+0x2a>
  24:	2304      	movs	r3, #4
  26:	e000      	b.n	2a <ADCChannelDisable+0x2a>
  28:	2302      	movs	r3, #2
  2a:	60fb      	str	r3, [r7, #12]
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	33b8      	adds	r3, #184	; 0xb8
  30:	687a      	ldr	r2, [r7, #4]
  32:	32b8      	adds	r2, #184	; 0xb8
  34:	6811      	ldr	r1, [r2, #0]
  36:	68fa      	ldr	r2, [r7, #12]
  38:	43d2      	mvns	r2, r2
  3a:	400a      	ands	r2, r1
  3c:	601a      	str	r2, [r3, #0]
  3e:	3714      	adds	r7, #20
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.ADCIntRegister:

00000000 <ADCIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	2b00      	cmp	r3, #0
  10:	d00b      	beq.n	2a <ADCIntRegister+0x2a>
  12:	68bb      	ldr	r3, [r7, #8]
  14:	2b08      	cmp	r3, #8
  16:	d006      	beq.n	26 <ADCIntRegister+0x26>
  18:	68bb      	ldr	r3, [r7, #8]
  1a:	2b10      	cmp	r3, #16
  1c:	d101      	bne.n	22 <ADCIntRegister+0x22>
  1e:	2320      	movs	r3, #32
  20:	e004      	b.n	2c <ADCIntRegister+0x2c>
  22:	2321      	movs	r3, #33	; 0x21
  24:	e002      	b.n	2c <ADCIntRegister+0x2c>
  26:	231f      	movs	r3, #31
  28:	e000      	b.n	2c <ADCIntRegister+0x2c>
  2a:	231e      	movs	r3, #30
  2c:	617b      	str	r3, [r7, #20]
  2e:	6978      	ldr	r0, [r7, #20]
  30:	6879      	ldr	r1, [r7, #4]
  32:	f7ff fffe 	bl	0 <IntRegister>
  36:	6978      	ldr	r0, [r7, #20]
  38:	f7ff fffe 	bl	0 <IntEnable>
  3c:	3718      	adds	r7, #24
  3e:	46bd      	mov	sp, r7
  40:	bd80      	pop	{r7, pc}
  42:	bf00      	nop

Disassembly of section .text.ADCIntUnregister:

00000000 <ADCIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	d00b      	beq.n	28 <ADCIntUnregister+0x28>
  10:	683b      	ldr	r3, [r7, #0]
  12:	2b08      	cmp	r3, #8
  14:	d006      	beq.n	24 <ADCIntUnregister+0x24>
  16:	683b      	ldr	r3, [r7, #0]
  18:	2b10      	cmp	r3, #16
  1a:	d101      	bne.n	20 <ADCIntUnregister+0x20>
  1c:	2320      	movs	r3, #32
  1e:	e004      	b.n	2a <ADCIntUnregister+0x2a>
  20:	2321      	movs	r3, #33	; 0x21
  22:	e002      	b.n	2a <ADCIntUnregister+0x2a>
  24:	231f      	movs	r3, #31
  26:	e000      	b.n	2a <ADCIntUnregister+0x2a>
  28:	231e      	movs	r3, #30
  2a:	60fb      	str	r3, [r7, #12]
  2c:	68f8      	ldr	r0, [r7, #12]
  2e:	f7ff fffe 	bl	0 <IntDisable>
  32:	68f8      	ldr	r0, [r7, #12]
  34:	f7ff fffe 	bl	0 <IntUnregister>
  38:	3710      	adds	r7, #16
  3a:	46bd      	mov	sp, r7
  3c:	bd80      	pop	{r7, pc}
  3e:	bf00      	nop

Disassembly of section .text.ADCIntEnable:

00000000 <ADCIntEnable>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f003 0310 	and.w	r3, r3, #16
  12:	2b00      	cmp	r3, #0
  14:	d01a      	beq.n	4c <ADCIntEnable+0x4c>
  16:	68bb      	ldr	r3, [r7, #8]
  18:	2b00      	cmp	r3, #0
  1a:	d00e      	beq.n	3a <ADCIntEnable+0x3a>
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	2b08      	cmp	r3, #8
  20:	d008      	beq.n	34 <ADCIntEnable+0x34>
  22:	68bb      	ldr	r3, [r7, #8]
  24:	2b10      	cmp	r3, #16
  26:	d102      	bne.n	2e <ADCIntEnable+0x2e>
  28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  2c:	e007      	b.n	3e <ADCIntEnable+0x3e>
  2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  32:	e004      	b.n	3e <ADCIntEnable+0x3e>
  34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  38:	e001      	b.n	3e <ADCIntEnable+0x3e>
  3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  3e:	617b      	str	r3, [r7, #20]
  40:	f246 0394 	movw	r3, #24724	; 0x6094
  44:	f2c4 4302 	movt	r3, #17410	; 0x4402
  48:	697a      	ldr	r2, [r7, #20]
  4a:	601a      	str	r2, [r3, #0]
  4c:	687b      	ldr	r3, [r7, #4]
  4e:	f003 030f 	and.w	r3, r3, #15
  52:	607b      	str	r3, [r7, #4]
  54:	68bb      	ldr	r3, [r7, #8]
  56:	3324      	adds	r3, #36	; 0x24
  58:	613b      	str	r3, [r7, #16]
  5a:	68fa      	ldr	r2, [r7, #12]
  5c:	693b      	ldr	r3, [r7, #16]
  5e:	4413      	add	r3, r2
  60:	68f9      	ldr	r1, [r7, #12]
  62:	693a      	ldr	r2, [r7, #16]
  64:	440a      	add	r2, r1
  66:	6811      	ldr	r1, [r2, #0]
  68:	687a      	ldr	r2, [r7, #4]
  6a:	f002 020f 	and.w	r2, r2, #15
  6e:	430a      	orrs	r2, r1
  70:	601a      	str	r2, [r3, #0]
  72:	371c      	adds	r7, #28
  74:	46bd      	mov	sp, r7
  76:	f85d 7b04 	ldr.w	r7, [sp], #4
  7a:	4770      	bx	lr

Disassembly of section .text.ADCIntDisable:

00000000 <ADCIntDisable>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f003 0310 	and.w	r3, r3, #16
  12:	2b00      	cmp	r3, #0
  14:	d01a      	beq.n	4c <ADCIntDisable+0x4c>
  16:	68bb      	ldr	r3, [r7, #8]
  18:	2b00      	cmp	r3, #0
  1a:	d00e      	beq.n	3a <ADCIntDisable+0x3a>
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	2b08      	cmp	r3, #8
  20:	d008      	beq.n	34 <ADCIntDisable+0x34>
  22:	68bb      	ldr	r3, [r7, #8]
  24:	2b10      	cmp	r3, #16
  26:	d102      	bne.n	2e <ADCIntDisable+0x2e>
  28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  2c:	e007      	b.n	3e <ADCIntDisable+0x3e>
  2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  32:	e004      	b.n	3e <ADCIntDisable+0x3e>
  34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  38:	e001      	b.n	3e <ADCIntDisable+0x3e>
  3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  3e:	617b      	str	r3, [r7, #20]
  40:	f246 0390 	movw	r3, #24720	; 0x6090
  44:	f2c4 4302 	movt	r3, #17410	; 0x4402
  48:	697a      	ldr	r2, [r7, #20]
  4a:	601a      	str	r2, [r3, #0]
  4c:	68bb      	ldr	r3, [r7, #8]
  4e:	3324      	adds	r3, #36	; 0x24
  50:	613b      	str	r3, [r7, #16]
  52:	68fa      	ldr	r2, [r7, #12]
  54:	693b      	ldr	r3, [r7, #16]
  56:	4413      	add	r3, r2
  58:	68f9      	ldr	r1, [r7, #12]
  5a:	693a      	ldr	r2, [r7, #16]
  5c:	440a      	add	r2, r1
  5e:	6811      	ldr	r1, [r2, #0]
  60:	687a      	ldr	r2, [r7, #4]
  62:	43d2      	mvns	r2, r2
  64:	400a      	ands	r2, r1
  66:	601a      	str	r2, [r3, #0]
  68:	371c      	adds	r7, #28
  6a:	46bd      	mov	sp, r7
  6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  70:	4770      	bx	lr
  72:	bf00      	nop

Disassembly of section .text.ADCIntStatus:

00000000 <ADCIntStatus>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	d00e      	beq.n	2e <ADCIntStatus+0x2e>
  10:	683b      	ldr	r3, [r7, #0]
  12:	2b08      	cmp	r3, #8
  14:	d008      	beq.n	28 <ADCIntStatus+0x28>
  16:	683b      	ldr	r3, [r7, #0]
  18:	2b10      	cmp	r3, #16
  1a:	d102      	bne.n	22 <ADCIntStatus+0x22>
  1c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  20:	e007      	b.n	32 <ADCIntStatus+0x32>
  22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  26:	e004      	b.n	32 <ADCIntStatus+0x32>
  28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  2c:	e001      	b.n	32 <ADCIntStatus+0x32>
  2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  32:	617b      	str	r3, [r7, #20]
  34:	f246 03a0 	movw	r3, #24736	; 0x60a0
  38:	f2c4 4302 	movt	r3, #17410	; 0x4402
  3c:	681a      	ldr	r2, [r3, #0]
  3e:	697b      	ldr	r3, [r7, #20]
  40:	4013      	ands	r3, r2
  42:	613b      	str	r3, [r7, #16]
  44:	683b      	ldr	r3, [r7, #0]
  46:	3344      	adds	r3, #68	; 0x44
  48:	60fb      	str	r3, [r7, #12]
  4a:	687a      	ldr	r2, [r7, #4]
  4c:	68fb      	ldr	r3, [r7, #12]
  4e:	4413      	add	r3, r2
  50:	681b      	ldr	r3, [r3, #0]
  52:	f003 030f 	and.w	r3, r3, #15
  56:	693a      	ldr	r2, [r7, #16]
  58:	4313      	orrs	r3, r2
  5a:	613b      	str	r3, [r7, #16]
  5c:	693b      	ldr	r3, [r7, #16]
  5e:	4618      	mov	r0, r3
  60:	371c      	adds	r7, #28
  62:	46bd      	mov	sp, r7
  64:	f85d 7b04 	ldr.w	r7, [sp], #4
  68:	4770      	bx	lr
  6a:	bf00      	nop

Disassembly of section .text.ADCIntClear:

00000000 <ADCIntClear>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f003 0310 	and.w	r3, r3, #16
  12:	2b00      	cmp	r3, #0
  14:	d01a      	beq.n	4c <ADCIntClear+0x4c>
  16:	68bb      	ldr	r3, [r7, #8]
  18:	2b00      	cmp	r3, #0
  1a:	d00e      	beq.n	3a <ADCIntClear+0x3a>
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	2b08      	cmp	r3, #8
  20:	d008      	beq.n	34 <ADCIntClear+0x34>
  22:	68bb      	ldr	r3, [r7, #8]
  24:	2b10      	cmp	r3, #16
  26:	d102      	bne.n	2e <ADCIntClear+0x2e>
  28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  2c:	e007      	b.n	3e <ADCIntClear+0x3e>
  2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  32:	e004      	b.n	3e <ADCIntClear+0x3e>
  34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  38:	e001      	b.n	3e <ADCIntClear+0x3e>
  3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  3e:	617b      	str	r3, [r7, #20]
  40:	f246 039c 	movw	r3, #24732	; 0x609c
  44:	f2c4 4302 	movt	r3, #17410	; 0x4402
  48:	697a      	ldr	r2, [r7, #20]
  4a:	601a      	str	r2, [r3, #0]
  4c:	68bb      	ldr	r3, [r7, #8]
  4e:	3344      	adds	r3, #68	; 0x44
  50:	613b      	str	r3, [r7, #16]
  52:	68fa      	ldr	r2, [r7, #12]
  54:	693b      	ldr	r3, [r7, #16]
  56:	4413      	add	r3, r2
  58:	687a      	ldr	r2, [r7, #4]
  5a:	f022 0210 	bic.w	r2, r2, #16
  5e:	601a      	str	r2, [r3, #0]
  60:	371c      	adds	r7, #28
  62:	46bd      	mov	sp, r7
  64:	f85d 7b04 	ldr.w	r7, [sp], #4
  68:	4770      	bx	lr
  6a:	bf00      	nop

Disassembly of section .text.ADCDMAEnable:

00000000 <ADCDMAEnable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	d00b      	beq.n	28 <ADCDMAEnable+0x28>
  10:	683b      	ldr	r3, [r7, #0]
  12:	2b08      	cmp	r3, #8
  14:	d006      	beq.n	24 <ADCDMAEnable+0x24>
  16:	683b      	ldr	r3, [r7, #0]
  18:	2b10      	cmp	r3, #16
  1a:	d101      	bne.n	20 <ADCDMAEnable+0x20>
  1c:	2310      	movs	r3, #16
  1e:	e004      	b.n	2a <ADCDMAEnable+0x2a>
  20:	2340      	movs	r3, #64	; 0x40
  22:	e002      	b.n	2a <ADCDMAEnable+0x2a>
  24:	2304      	movs	r3, #4
  26:	e000      	b.n	2a <ADCDMAEnable+0x2a>
  28:	2301      	movs	r3, #1
  2a:	60fb      	str	r3, [r7, #12]
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	3364      	adds	r3, #100	; 0x64
  30:	687a      	ldr	r2, [r7, #4]
  32:	3264      	adds	r2, #100	; 0x64
  34:	6811      	ldr	r1, [r2, #0]
  36:	68fa      	ldr	r2, [r7, #12]
  38:	430a      	orrs	r2, r1
  3a:	601a      	str	r2, [r3, #0]
  3c:	3714      	adds	r7, #20
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.ADCDMADisable:

00000000 <ADCDMADisable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	d00b      	beq.n	28 <ADCDMADisable+0x28>
  10:	683b      	ldr	r3, [r7, #0]
  12:	2b08      	cmp	r3, #8
  14:	d006      	beq.n	24 <ADCDMADisable+0x24>
  16:	683b      	ldr	r3, [r7, #0]
  18:	2b10      	cmp	r3, #16
  1a:	d101      	bne.n	20 <ADCDMADisable+0x20>
  1c:	2310      	movs	r3, #16
  1e:	e004      	b.n	2a <ADCDMADisable+0x2a>
  20:	2340      	movs	r3, #64	; 0x40
  22:	e002      	b.n	2a <ADCDMADisable+0x2a>
  24:	2304      	movs	r3, #4
  26:	e000      	b.n	2a <ADCDMADisable+0x2a>
  28:	2301      	movs	r3, #1
  2a:	60fb      	str	r3, [r7, #12]
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	3364      	adds	r3, #100	; 0x64
  30:	687a      	ldr	r2, [r7, #4]
  32:	3264      	adds	r2, #100	; 0x64
  34:	6811      	ldr	r1, [r2, #0]
  36:	68fa      	ldr	r2, [r7, #12]
  38:	43d2      	mvns	r2, r2
  3a:	400a      	ands	r2, r1
  3c:	601a      	str	r2, [r3, #0]
  3e:	3714      	adds	r7, #20
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.ADCTimerConfig:

00000000 <ADCTimerConfig>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3368      	adds	r3, #104	; 0x68
   e:	681b      	ldr	r3, [r3, #0]
  10:	60fb      	str	r3, [r7, #12]
  12:	68fb      	ldr	r3, [r7, #12]
  14:	0c5b      	lsrs	r3, r3, #17
  16:	045b      	lsls	r3, r3, #17
  18:	683a      	ldr	r2, [r7, #0]
  1a:	f3c2 0210 	ubfx	r2, r2, #0, #17
  1e:	4313      	orrs	r3, r2
  20:	60fb      	str	r3, [r7, #12]
  22:	687b      	ldr	r3, [r7, #4]
  24:	3368      	adds	r3, #104	; 0x68
  26:	68fa      	ldr	r2, [r7, #12]
  28:	601a      	str	r2, [r3, #0]
  2a:	3714      	adds	r7, #20
  2c:	46bd      	mov	sp, r7
  2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  32:	4770      	bx	lr

Disassembly of section .text.ADCTimerReset:

00000000 <ADCTimerReset>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3368      	adds	r3, #104	; 0x68
   c:	687a      	ldr	r2, [r7, #4]
   e:	3268      	adds	r2, #104	; 0x68
  10:	6812      	ldr	r2, [r2, #0]
  12:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.ADCTimerEnable:

00000000 <ADCTimerEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3368      	adds	r3, #104	; 0x68
   c:	687a      	ldr	r2, [r7, #4]
   e:	3268      	adds	r2, #104	; 0x68
  10:	6812      	ldr	r2, [r2, #0]
  12:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.ADCTimerDisable:

00000000 <ADCTimerDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3368      	adds	r3, #104	; 0x68
   c:	687a      	ldr	r2, [r7, #4]
   e:	3268      	adds	r2, #104	; 0x68
  10:	6812      	ldr	r2, [r2, #0]
  12:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.ADCTimerValueGet:

00000000 <ADCTimerValueGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3370      	adds	r3, #112	; 0x70
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.ADCFIFOLvlGet:

00000000 <ADCFIFOLvlGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	3394      	adds	r3, #148	; 0x94
   e:	60fb      	str	r3, [r7, #12]
  10:	687a      	ldr	r2, [r7, #4]
  12:	68fb      	ldr	r3, [r7, #12]
  14:	4413      	add	r3, r2
  16:	681b      	ldr	r3, [r3, #0]
  18:	b2db      	uxtb	r3, r3
  1a:	f003 0307 	and.w	r3, r3, #7
  1e:	b2db      	uxtb	r3, r3
  20:	4618      	mov	r0, r3
  22:	3714      	adds	r7, #20
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.ADCFIFORead:

00000000 <ADCFIFORead>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	3374      	adds	r3, #116	; 0x74
   e:	60fb      	str	r3, [r7, #12]
  10:	687a      	ldr	r2, [r7, #4]
  12:	68fb      	ldr	r3, [r7, #12]
  14:	4413      	add	r3, r2
  16:	681b      	ldr	r3, [r3, #0]
  18:	4618      	mov	r0, r3
  1a:	3714      	adds	r7, #20
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000050d 	andeq	r0, r0, sp, lsl #10
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000117 	andeq	r0, r0, r7, lsl r1
  10:	00005501 	andeq	r5, r0, r1, lsl #10
  14:	0001ce00 	andeq	ip, r1, r0, lsl #28
	...
  24:	08010200 	stmdaeq	r1, {r9}
  28:	000000da 	ldrdeq	r0, [r0], -sl
  2c:	2c040403 	cfstrscs	mvf0, [r4], {3}
  30:	02000000 	andeq	r0, r0, #0
  34:	00750704 	rsbseq	r0, r5, r4, lsl #14
  38:	1a050000 	bne	140008 <ADCEnable+0x140008>
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00000042 	andeq	r0, r0, r2, asr #32
  44:	00001e00 	andeq	r1, r0, r0, lsl #28
  48:	5e9c0100 	fmlple	f0, f4, f0
  4c:	06000000 	streq	r0, [r0], -r0
  50:	000001be 			; <UNDEFINED> instruction: 0x000001be
  54:	00334201 	eorseq	r4, r3, r1, lsl #4
  58:	91020000 	mrsls	r0, (UNDEF: 2)
  5c:	fe050074 	mcr2	0, 0, r0, cr5, cr4, {3}
  60:	01000001 	tsteq	r0, r1
  64:	00000055 	andeq	r0, r0, r5, asr r0
  68:	00001e00 	andeq	r1, r0, r0, lsl #28
  6c:	829c0100 	addshi	r0, ip, #0, 2
  70:	06000000 	streq	r0, [r0], -r0
  74:	000001be 			; <UNDEFINED> instruction: 0x000001be
  78:	00335501 	eorseq	r5, r3, r1, lsl #10
  7c:	91020000 	mrsls	r0, (UNDEF: 2)
  80:	6f050074 	svcvs	0x00050074
  84:	01000001 	tsteq	r0, r1
  88:	0000006a 	andeq	r0, r0, sl, rrx
  8c:	00004600 	andeq	r4, r0, r0, lsl #12
  90:	c29c0100 	addsgt	r0, ip, #0, 2
  94:	06000000 	streq	r0, [r0], -r0
  98:	000001be 			; <UNDEFINED> instruction: 0x000001be
  9c:	00336a01 	eorseq	r6, r3, r1, lsl #20
  a0:	91020000 	mrsls	r0, (UNDEF: 2)
  a4:	00b8066c 	adcseq	r0, r8, ip, ror #12
  a8:	6a010000 	bvs	400b0 <ADCEnable+0x400b0>
  ac:	00000033 	andeq	r0, r0, r3, lsr r0
  b0:	07689102 	strbeq	r9, [r8, -r2, lsl #2]!
  b4:	000000f9 	strdeq	r0, [r0], -r9
  b8:	00336c01 	eorseq	r6, r3, r1, lsl #24
  bc:	91020000 	mrsls	r0, (UNDEF: 2)
  c0:	9c050074 	stcls	0, cr0, [r5], {116}	; 0x74
  c4:	01000001 	tsteq	r0, r1
  c8:	00000081 	andeq	r0, r0, r1, lsl #1
  cc:	00004800 	andeq	r4, r0, r0, lsl #16
  d0:	029c0100 	addseq	r0, ip, #0, 2
  d4:	06000001 	streq	r0, [r0], -r1
  d8:	000001be 			; <UNDEFINED> instruction: 0x000001be
  dc:	00338101 	eorseq	r8, r3, r1, lsl #2
  e0:	91020000 	mrsls	r0, (UNDEF: 2)
  e4:	00b8066c 	adcseq	r0, r8, ip, ror #12
  e8:	81010000 	mrshi	r0, (UNDEF: 1)
  ec:	00000033 	andeq	r0, r0, r3, lsr r0
  f0:	07689102 	strbeq	r9, [r8, -r2, lsl #2]!
  f4:	000000f9 	strdeq	r0, [r0], -r9
  f8:	00338301 	eorseq	r8, r3, r1, lsl #6
  fc:	91020000 	mrsls	r0, (UNDEF: 2)
 100:	09080074 	stmdbeq	r8, {r2, r4, r5, r6}
 104:	01000002 	tsteq	r0, r2
 108:	000000a4 	andeq	r0, r0, r4, lsr #1
 10c:	00004200 	andeq	r4, r0, r0, lsl #4
 110:	509c0100 	addspl	r0, ip, r0, lsl #2
 114:	06000001 	streq	r0, [r0], -r1
 118:	000001be 			; <UNDEFINED> instruction: 0x000001be
 11c:	0033a401 	eorseq	sl, r3, r1, lsl #8
 120:	91020000 	mrsls	r0, (UNDEF: 2)
 124:	00b8066c 	adcseq	r0, r8, ip, ror #12
 128:	a4010000 	strge	r0, [r1], #-0
 12c:	00000033 	andeq	r0, r0, r3, lsr r0
 130:	06689102 	strbteq	r9, [r8], -r2, lsl #2
 134:	000000ee 	andeq	r0, r0, lr, ror #1
 138:	002da501 	eoreq	sl, sp, r1, lsl #10
 13c:	91020000 	mrsls	r0, (UNDEF: 2)
 140:	006d0764 	rsbeq	r0, sp, r4, ror #14
 144:	a7010000 	strge	r0, [r1, -r0]
 148:	00000033 	andeq	r0, r0, r3, lsr r0
 14c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 150:	00010608 	andeq	r0, r1, r8, lsl #12
 154:	00d10100 	sbcseq	r0, r1, r0, lsl #2
 158:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	0001909c 	muleq	r1, ip, r0
 164:	01be0600 			; <UNDEFINED> instruction: 0x01be0600
 168:	d1010000 	mrsle	r0, (UNDEF: 1)
 16c:	00000033 	andeq	r0, r0, r3, lsr r0
 170:	066c9102 	strbteq	r9, [ip], -r2, lsl #2
 174:	000000b8 	strheq	r0, [r0], -r8
 178:	0033d101 	eorseq	sp, r3, r1, lsl #2
 17c:	91020000 	mrsls	r0, (UNDEF: 2)
 180:	006d0768 	rsbeq	r0, sp, r8, ror #14
 184:	d3010000 	movwle	r0, #4096	; 0x1000
 188:	00000033 	andeq	r0, r0, r3, lsr r0
 18c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 190:	0000ab09 	andeq	sl, r0, r9, lsl #22
 194:	01050100 	mrseq	r0, (UNDEF: 21)
 198:	00000000 	andeq	r0, r0, r0
 19c:	0000007c 	andeq	r0, r0, ip, ror r0
 1a0:	01f29c01 	mvnseq	r9, r1, lsl #24
 1a4:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 1a8:	01000001 	tsteq	r0, r1
 1ac:	00330105 	eorseq	r0, r3, r5, lsl #2
 1b0:	91020000 	mrsls	r0, (UNDEF: 2)
 1b4:	00b80a6c 	adcseq	r0, r8, ip, ror #20
 1b8:	05010000 	streq	r0, [r1, #-0]
 1bc:	00003301 	andeq	r3, r0, r1, lsl #6
 1c0:	68910200 	ldmvs	r1, {r9}
 1c4:	0000000a 	andeq	r0, r0, sl
 1c8:	01060100 	mrseq	r0, (UNDEF: 22)
 1cc:	00000033 	andeq	r0, r0, r3, lsr r0
 1d0:	0b649102 	bleq	19245e0 <ADCEnable+0x19245e0>
 1d4:	000001c5 	andeq	r0, r0, r5, asr #3
 1d8:	33010801 	movwcc	r0, #6145	; 0x1801
 1dc:	02000000 	andeq	r0, r0, #0
 1e0:	a20b7091 	andge	r7, fp, #145	; 0x91
 1e4:	01000000 	mrseq	r0, (UNDEF: 0)
 1e8:	00330109 	eorseq	r0, r3, r9, lsl #2
 1ec:	91020000 	mrsls	r0, (UNDEF: 2)
 1f0:	24090074 	strcs	r0, [r9], #-116	; 0x74
 1f4:	01000000 	mrseq	r0, (UNDEF: 0)
 1f8:	00000137 	andeq	r0, r0, r7, lsr r1
 1fc:	00720000 	rsbseq	r0, r2, r0
 200:	9c010000 	stcls	0, cr0, [r1], {-0}
 204:	00000254 	andeq	r0, r0, r4, asr r2
 208:	0001be0a 	andeq	fp, r1, sl, lsl #28
 20c:	01370100 	teqeq	r7, r0, lsl #2
 210:	00000033 	andeq	r0, r0, r3, lsr r0
 214:	0a6c9102 	beq	1b24624 <ADCEnable+0x1b24624>
 218:	000000b8 	strheq	r0, [r0], -r8
 21c:	33013701 	movwcc	r3, #5889	; 0x1701
 220:	02000000 	andeq	r0, r0, #0
 224:	000a6891 	muleq	sl, r1, r8
 228:	01000000 	mrseq	r0, (UNDEF: 0)
 22c:	00330138 	eorseq	r0, r3, r8, lsr r1
 230:	91020000 	mrsls	r0, (UNDEF: 2)
 234:	01c50b64 	biceq	r0, r5, r4, ror #22
 238:	3a010000 	bcc	40240 <ADCEnable+0x40240>
 23c:	00003301 	andeq	r3, r0, r1, lsl #6
 240:	70910200 	addsvc	r0, r1, r0, lsl #4
 244:	0000a20b 	andeq	sl, r0, fp, lsl #4
 248:	013b0100 	teqeq	fp, r0, lsl #2
 24c:	00000033 	andeq	r0, r0, r3, lsr r0
 250:	00749102 	rsbseq	r9, r4, r2, lsl #2
 254:	0000320c 	andeq	r3, r0, ip, lsl #4
 258:	01640100 	cmneq	r4, r0, lsl #2
 25c:	00000033 	andeq	r0, r0, r3, lsr r0
 260:	00000000 	andeq	r0, r0, r0
 264:	0000006a 	andeq	r0, r0, sl, rrx
 268:	02ba9c01 	adcseq	r9, sl, #256	; 0x100
 26c:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 270:	01000001 	tsteq	r0, r1
 274:	00330164 	eorseq	r0, r3, r4, ror #2
 278:	91020000 	mrsls	r0, (UNDEF: 2)
 27c:	00b80a64 	adcseq	r0, r8, r4, ror #20
 280:	64010000 	strvs	r0, [r1], #-0
 284:	00003301 	andeq	r3, r0, r1, lsl #6
 288:	60910200 	addsvs	r0, r1, r0, lsl #4
 28c:	0001c50b 	andeq	ip, r1, fp, lsl #10
 290:	01660100 	cmneq	r6, r0, lsl #2
 294:	00000033 	andeq	r0, r0, r3, lsr r0
 298:	0b6c9102 	bleq	1b246a8 <ADCEnable+0x1b246a8>
 29c:	000000a2 	andeq	r0, r0, r2, lsr #1
 2a0:	33016701 	movwcc	r6, #5889	; 0x1701
 2a4:	02000000 	andeq	r0, r0, #0
 2a8:	c20b7491 	andgt	r7, fp, #-1862270976	; 0x91000000
 2ac:	01000000 	mrseq	r0, (UNDEF: 0)
 2b0:	00330168 	eorseq	r0, r3, r8, ror #2
 2b4:	91020000 	mrsls	r0, (UNDEF: 2)
 2b8:	3f090070 	svccc	0x00090070
 2bc:	01000000 	mrseq	r0, (UNDEF: 0)
 2c0:	00000196 	muleq	r0, r6, r1
 2c4:	006a0000 	rsbeq	r0, sl, r0
 2c8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2cc:	0000031c 	andeq	r0, r0, ip, lsl r3
 2d0:	0001be0a 	andeq	fp, r1, sl, lsl #28
 2d4:	01960100 	orrseq	r0, r6, r0, lsl #2
 2d8:	00000033 	andeq	r0, r0, r3, lsr r0
 2dc:	0a6c9102 	beq	1b246ec <ADCEnable+0x1b246ec>
 2e0:	000000b8 	strheq	r0, [r0], -r8
 2e4:	33019601 	movwcc	r9, #5633	; 0x1601
 2e8:	02000000 	andeq	r0, r0, #0
 2ec:	000a6891 	muleq	sl, r1, r8
 2f0:	01000000 	mrseq	r0, (UNDEF: 0)
 2f4:	00330197 	mlaseq	r3, r7, r1, r0
 2f8:	91020000 	mrsls	r0, (UNDEF: 2)
 2fc:	01c50b64 	biceq	r0, r5, r4, ror #22
 300:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
 304:	00003301 	andeq	r3, r0, r1, lsl #6
 308:	70910200 	addsvc	r0, r1, r0, lsl #4
 30c:	0000a20b 	andeq	sl, r0, fp, lsl #4
 310:	019a0100 	orrseq	r0, sl, r0, lsl #2
 314:	00000033 	andeq	r0, r0, r3, lsr r0
 318:	00749102 	rsbseq	r9, r4, r2, lsl #2
 31c:	00008709 	andeq	r8, r0, r9, lsl #14
 320:	01c60100 	biceq	r0, r6, r0, lsl #2
 324:	00000000 	andeq	r0, r0, r0
 328:	00000046 	andeq	r0, r0, r6, asr #32
 32c:	03609c01 	cmneq	r0, #256	; 0x100
 330:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 334:	01000001 	tsteq	r0, r1
 338:	003301c6 	eorseq	r0, r3, r6, asr #3
 33c:	91020000 	mrsls	r0, (UNDEF: 2)
 340:	00b80a6c 	adcseq	r0, r8, ip, ror #20
 344:	c6010000 	strgt	r0, [r1], -r0
 348:	00003301 	andeq	r3, r0, r1, lsl #6
 34c:	68910200 	ldmvs	r1, {r9}
 350:	00004b0b 	andeq	r4, r0, fp, lsl #22
 354:	01c80100 	biceq	r0, r8, r0, lsl #2
 358:	00000033 	andeq	r0, r0, r3, lsr r0
 35c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 360:	00018e09 	andeq	r8, r1, r9, lsl #28
 364:	01ea0100 	mvneq	r0, r0, lsl #2
 368:	00000000 	andeq	r0, r0, r0
 36c:	00000048 	andeq	r0, r0, r8, asr #32
 370:	03a49c01 			; <UNDEFINED> instruction: 0x03a49c01
 374:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 378:	01000001 	tsteq	r0, r1
 37c:	003301ea 	eorseq	r0, r3, sl, ror #3
 380:	91020000 	mrsls	r0, (UNDEF: 2)
 384:	00b80a6c 	adcseq	r0, r8, ip, ror #20
 388:	ea010000 	b	40390 <ADCEnable+0x40390>
 38c:	00003301 	andeq	r3, r0, r1, lsl #6
 390:	68910200 	ldmvs	r1, {r9}
 394:	00004b0b 	andeq	r4, r0, fp, lsl #22
 398:	01ec0100 	mvneq	r0, r0, lsl #2
 39c:	00000033 	andeq	r0, r0, r3, lsr r0
 3a0:	00749102 	rsbseq	r9, r4, r2, lsl #2
 3a4:	00005e09 	andeq	r5, r0, r9, lsl #28
 3a8:	020c0100 	andeq	r0, ip, #0, 2
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	00000034 	andeq	r0, r0, r4, lsr r0
 3b4:	03e89c01 	mvneq	r9, #256	; 0x100
 3b8:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 3bc:	01000001 	tsteq	r0, r1
 3c0:	0033020c 	eorseq	r0, r3, ip, lsl #4
 3c4:	91020000 	mrsls	r0, (UNDEF: 2)
 3c8:	00fe0a6c 	rscseq	r0, lr, ip, ror #20
 3cc:	0c010000 	stceq	0, cr0, [r1], {-0}
 3d0:	00003302 	andeq	r3, r0, r2, lsl #6
 3d4:	68910200 	ldmvs	r1, {r9}
 3d8:	0000e80b 	andeq	lr, r0, fp, lsl #16
 3dc:	020e0100 	andeq	r0, lr, #0, 2
 3e0:	00000033 	andeq	r0, r0, r3, lsr r0
 3e4:	00749102 	rsbseq	r9, r4, r2, lsl #2
 3e8:	00009409 	andeq	r9, r0, r9, lsl #8
 3ec:	022b0100 	eoreq	r0, fp, #0, 2
 3f0:	00000000 	andeq	r0, r0, r0
 3f4:	00000022 	andeq	r0, r0, r2, lsr #32
 3f8:	040e9c01 	streq	r9, [lr], #-3073	; 0xc01
 3fc:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 400:	01000001 	tsteq	r0, r1
 404:	0033022b 	eorseq	r0, r3, fp, lsr #4
 408:	91020000 	mrsls	r0, (UNDEF: 2)
 40c:	0b090074 	bleq	2401d8 <ADCEnable+0x2401d8>
 410:	01000000 	mrseq	r0, (UNDEF: 0)
 414:	0000023e 	andeq	r0, r0, lr, lsr r2
 418:	00220000 	eoreq	r0, r2, r0
 41c:	9c010000 	stcls	0, cr0, [r1], {-0}
 420:	00000434 	andeq	r0, r0, r4, lsr r4
 424:	0001be0a 	andeq	fp, r1, sl, lsl #28
 428:	023e0100 	eorseq	r0, lr, #0, 2
 42c:	00000033 	andeq	r0, r0, r3, lsr r0
 430:	00749102 	rsbseq	r9, r4, r2, lsl #2
 434:	0001ae09 	andeq	sl, r1, r9, lsl #28
 438:	02510100 	subseq	r0, r1, #0, 2
 43c:	00000000 	andeq	r0, r0, r0
 440:	00000022 	andeq	r0, r0, r2, lsr #32
 444:	045a9c01 	ldrbeq	r9, [sl], #-3073	; 0xc01
 448:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 44c:	01000001 	tsteq	r0, r1
 450:	00330251 	eorseq	r0, r3, r1, asr r2
 454:	91020000 	mrsls	r0, (UNDEF: 2)
 458:	180c0074 	stmdane	ip, {r2, r4, r5, r6}
 45c:	01000002 	tsteq	r0, r2
 460:	00330264 	eorseq	r0, r3, r4, ror #4
 464:	00000000 	andeq	r0, r0, r0
 468:	001a0000 	andseq	r0, sl, r0
 46c:	9c010000 	stcls	0, cr0, [r1], {-0}
 470:	00000484 	andeq	r0, r0, r4, lsl #9
 474:	0001be0a 	andeq	fp, r1, sl, lsl #28
 478:	02640100 	rsbeq	r0, r4, #0, 2
 47c:	00000033 	andeq	r0, r0, r3, lsr r0
 480:	00749102 	rsbseq	r9, r4, r2, lsl #2
 484:	0001800c 	andeq	r8, r1, ip
 488:	027c0100 	rsbseq	r0, ip, #0, 2
 48c:	00000025 	andeq	r0, r0, r5, lsr #32
 490:	00000000 	andeq	r0, r0, r0
 494:	0000002c 	andeq	r0, r0, ip, lsr #32
 498:	04cc9c01 	strbeq	r9, [ip], #3073	; 0xc01
 49c:	be0a0000 	cdplt	0, 0, cr0, cr10, cr0, {0}
 4a0:	01000001 	tsteq	r0, r1
 4a4:	0033027c 	eorseq	r0, r3, ip, ror r2
 4a8:	91020000 	mrsls	r0, (UNDEF: 2)
 4ac:	00b80a6c 	adcseq	r0, r8, ip, ror #20
 4b0:	7c010000 	stcvc	0, cr0, [r1], {-0}
 4b4:	00003302 	andeq	r3, r0, r2, lsl #6
 4b8:	68910200 	ldmvs	r1, {r9}
 4bc:	0001c50b 	andeq	ip, r1, fp, lsl #10
 4c0:	027e0100 	rsbseq	r0, lr, #0, 2
 4c4:	00000033 	andeq	r0, r0, r3, lsr r0
 4c8:	00749102 	rsbseq	r9, r4, r2, lsl #2
 4cc:	0000ce0d 	andeq	ip, r0, sp, lsl #28
 4d0:	029f0100 	addseq	r0, pc, #0, 2
 4d4:	00000033 	andeq	r0, r0, r3, lsr r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000024 	andeq	r0, r0, r4, lsr #32
 4e0:	be0a9c01 	cdplt	12, 0, cr9, cr10, cr1, {0}
 4e4:	01000001 	tsteq	r0, r1
 4e8:	0033029f 	mlaseq	r3, pc, r2, r0	; <UNPREDICTABLE>
 4ec:	91020000 	mrsls	r0, (UNDEF: 2)
 4f0:	00b80a6c 	adcseq	r0, r8, ip, ror #20
 4f4:	9f010000 	svcls	0x00010000
 4f8:	00003302 	andeq	r3, r0, r2, lsl #6
 4fc:	68910200 	ldmvs	r1, {r9}
 500:	0001c50b 	andeq	ip, r1, fp, lsl #10
 504:	02a10100 	adceq	r0, r1, #0, 2
 508:	00000033 	andeq	r0, r0, r3, lsr r0
 50c:	00749102 	rsbseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <ADCEnable+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	15030000 	strne	r0, [r3, #-0]
  20:	00192700 	andseq	r2, r9, r0, lsl #14
  24:	000f0400 	andeq	r0, pc, r0, lsl #8
  28:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  2c:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  30:	03193f01 	tsteq	r9, #1, 30
  34:	3b0b3a0e 	blcc	2ce874 <ADCEnable+0x2ce874>
  38:	1119270b 	tstne	r9, fp, lsl #14
  3c:	40061201 	andmi	r1, r6, r1, lsl #4
  40:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	03000506 	movweq	r0, #1286	; 0x506
  4c:	3b0b3a0e 	blcc	2ce88c <ADCEnable+0x2ce88c>
  50:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  54:	07000018 	smladeq	r0, r8, r0, r0
  58:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  5c:	0b3b0b3a 	bleq	ec2d4c <ADCEnable+0xec2d4c>
  60:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  64:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
  68:	03193f01 	tsteq	r9, #1, 30
  6c:	3b0b3a0e 	blcc	2ce8ac <ADCEnable+0x2ce8ac>
  70:	1119270b 	tstne	r9, fp, lsl #14
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	3f012e09 	svccc	0x00012e09
  84:	3a0e0319 	bcc	380cf0 <ADCEnable+0x380cf0>
  88:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050a0000 	streq	r0, [sl, #-0]
  9c:	3a0e0300 	bcc	380ca4 <ADCEnable+0x380ca4>
  a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	00340b00 	eorseq	r0, r4, r0, lsl #22
  ac:	0b3a0e03 	bleq	e838c0 <ADCEnable+0xe838c0>
  b0:	1349053b 	movtne	r0, #38203	; 0x953b
  b4:	00001802 	andeq	r1, r0, r2, lsl #16
  b8:	3f012e0c 	svccc	0x00012e0c
  bc:	3a0e0319 	bcc	380d28 <ADCEnable+0x380d28>
  c0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  c4:	11134919 	tstne	r3, r9, lsl r9
  c8:	40061201 	andmi	r1, r6, r1, lsl #4
  cc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	3f012e0d 	svccc	0x00012e0d
  d8:	3a0e0319 	bcc	380d44 <ADCEnable+0x380d44>
  dc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  e0:	11134919 	tstne	r3, r9, lsl r9
  e4:	40061201 	andmi	r1, r6, r1, lsl #4
  e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  ec:	Address 0x000000ec is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000ac 	andeq	r0, r0, ip, lsr #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001e 	andeq	r0, r0, lr, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000001e 	andeq	r0, r0, lr, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000046 	andeq	r0, r0, r6, asr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000048 	andeq	r0, r0, r8, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000042 	andeq	r0, r0, r2, asr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000003e 	andeq	r0, r0, lr, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000007c 	andeq	r0, r0, ip, ror r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000072 	andeq	r0, r0, r2, ror r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000006a 	andeq	r0, r0, sl, rrx
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000006a 	andeq	r0, r0, sl, rrx
  60:	00000000 	andeq	r0, r0, r0
  64:	00000046 	andeq	r0, r0, r6, asr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000048 	andeq	r0, r0, r8, asr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000034 	andeq	r0, r0, r4, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000022 	andeq	r0, r0, r2, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	00000022 	andeq	r0, r0, r2, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000022 	andeq	r0, r0, r2, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	0000001a 	andeq	r0, r0, sl, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000002c 	andeq	r0, r0, ip, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000001e 	andeq	r0, r0, lr, lsl r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000001e 	andeq	r0, r0, lr, lsl r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000046 	andeq	r0, r0, r6, asr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000042 	andeq	r0, r0, r2, asr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000003e 	andeq	r0, r0, lr, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000007c 	andeq	r0, r0, ip, ror r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000072 	andeq	r0, r0, r2, ror r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000006a 	andeq	r0, r0, sl, rrx
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000006a 	andeq	r0, r0, sl, rrx
  50:	00000000 	andeq	r0, r0, r0
  54:	00000046 	andeq	r0, r0, r6, asr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000048 	andeq	r0, r0, r8, asr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000034 	andeq	r0, r0, r4, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000022 	andeq	r0, r0, r2, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000022 	andeq	r0, r0, r2, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000022 	andeq	r0, r0, r2, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	0000001a 	andeq	r0, r0, sl, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000002c 	andeq	r0, r0, ip, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000362 	andeq	r0, r0, r2, ror #6
   4:	001f0002 	andseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6100002e 	tstvs	r0, lr, lsr #32
  20:	632e6364 	teqvs	lr, #100, 6	; 0x90000001
  24:	00000100 	andeq	r0, r0, r0, lsl #2
  28:	02050000 	andeq	r0, r5, #0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0100c203 	tsteq	r0, r3, lsl #4
  34:	0502674e 	streq	r6, [r2, #-1870]	; 0x74e
  38:	00010100 	andeq	r0, r1, r0, lsl #2
  3c:	00000205 	andeq	r0, r0, r5, lsl #4
  40:	d5030000 	strle	r0, [r3, #-0]
  44:	674e0100 	strbvs	r0, [lr, -r0, lsl #2]
  48:	01000502 	tsteq	r0, r2, lsl #10
  4c:	02050001 	andeq	r0, r5, #1
  50:	00000000 	andeq	r0, r0, r0
  54:	0100ea03 	tsteq	r0, r3, lsl #20
  58:	0402005b 	streq	r0, [r2], #-91	; 0x5b
  5c:	003c0601 	eorseq	r0, ip, r1, lsl #12
  60:	3c030402 	cfstrscc	mvf0, [r3], {2}
  64:	05040200 	streq	r0, [r4, #-512]	; 0x200
  68:	0402003c 	streq	r0, [r2], #-60	; 0x3c
  6c:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
  70:	002e0404 	eoreq	r0, lr, r4, lsl #8
  74:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  78:	07040200 	streq	r0, [r4, -r0, lsl #4]
  7c:	04020020 	streq	r0, [r2], #-32
  80:	00240607 	eoreq	r0, r4, r7, lsl #12
  84:	83070402 	movwhi	r0, #29698	; 0x7402
  88:	01000502 	tsteq	r0, r2, lsl #10
  8c:	02050001 	andeq	r0, r5, #1
  90:	00000000 	andeq	r0, r0, r0
  94:	01018103 	tsteq	r1, r3, lsl #2
  98:	0402005b 	streq	r0, [r2], #-91	; 0x5b
  9c:	003c0601 	eorseq	r0, ip, r1, lsl #12
  a0:	3c030402 	cfstrscc	mvf0, [r3], {2}
  a4:	05040200 	streq	r0, [r4, #-512]	; 0x200
  a8:	0402003c 	streq	r0, [r2], #-60	; 0x3c
  ac:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
  b0:	002e0404 	eoreq	r0, lr, r4, lsl #8
  b4:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  b8:	07040200 	streq	r0, [r4, -r0, lsl #4]
  bc:	04020020 	streq	r0, [r2], #-32
  c0:	00240607 	eoreq	r0, r4, r7, lsl #12
  c4:	91070402 	tstls	r7, r2, lsl #8
  c8:	01000502 	tsteq	r0, r2, lsl #10
  cc:	02050001 	andeq	r0, r5, #1
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0101a503 	tsteq	r1, r3, lsl #10
  d8:	0402006c 	streq	r0, [r2], #-108	; 0x6c
  dc:	003c0601 	eorseq	r0, ip, r1, lsl #12
  e0:	3c030402 	cfstrscc	mvf0, [r3], {2}
  e4:	05040200 	streq	r0, [r4, #-512]	; 0x200
  e8:	0402003c 	streq	r0, [r2], #-60	; 0x3c
  ec:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
  f0:	002e0404 	eoreq	r0, lr, r4, lsl #8
  f4:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
  fc:	04020020 	streq	r0, [r2], #-32
 100:	00270607 	eoreq	r0, r7, r7, lsl #12
 104:	4f070402 	svcmi	0x00070402
 108:	07040200 	streq	r0, [r4, -r0, lsl #4]
 10c:	0003023d 	andeq	r0, r3, sp, lsr r2
 110:	05000101 	streq	r0, [r0, #-257]	; 0x101
 114:	00000002 	andeq	r0, r0, r2
 118:	01d10300 	bicseq	r0, r1, r0, lsl #6
 11c:	02005e01 	andeq	r5, r0, #1, 28
 120:	3c060104 	stfccs	f0, [r6], {4}
 124:	03040200 	movweq	r0, #16896	; 0x4200
 128:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 12c:	02003c05 	andeq	r3, r0, #1280	; 0x500
 130:	002e0604 	eoreq	r0, lr, r4, lsl #12
 134:	2e040402 	cdpcs	4, 0, cr0, cr4, cr2, {0}
 138:	02040200 	andeq	r0, r4, #0, 4
 13c:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 140:	02002007 	andeq	r2, r0, #7
 144:	27060704 	strcs	r0, [r6, -r4, lsl #14]
 148:	07040200 	streq	r0, [r4, -r0, lsl #4]
 14c:	04020041 	streq	r0, [r2], #-65	; 0x41
 150:	03023d07 	movweq	r3, #11527	; 0x2d07
 154:	00010100 	andeq	r0, r1, r0, lsl #2
 158:	00000205 	andeq	r0, r0, r5, lsl #4
 15c:	86030000 	strhi	r0, [r3], -r0
 160:	5a6d0102 	bpl	1b40570 <ADCEnable+0x1b40570>
 164:	01040200 	mrseq	r0, R12_usr
 168:	02003c06 	andeq	r3, r0, #1536	; 0x600
 16c:	003c0304 	eorseq	r0, ip, r4, lsl #6
 170:	3c050402 	cfstrscc	mvf0, [r5], {2}
 174:	06040200 	streq	r0, [r4], -r0, lsl #4
 178:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 17c:	02003c04 	andeq	r3, r0, #4, 24	; 0x400
 180:	003c0204 	eorseq	r0, ip, r4, lsl #4
 184:	2e070402 	cdpcs	4, 0, cr0, cr7, cr2, {0}
 188:	07040200 	streq	r0, [r4, -r0, lsl #4]
 18c:	4e692406 	cdpmi	4, 6, cr2, cr9, cr6, {0}
 190:	0502bb41 	streq	fp, [r2, #-2881]	; 0xb41
 194:	00010100 	andeq	r0, r1, r0, lsl #2
 198:	00000205 	andeq	r0, r0, r5, lsl #4
 19c:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
 1a0:	5a6d0102 	bpl	1b405b0 <ADCEnable+0x1b405b0>
 1a4:	01040200 	mrseq	r0, R12_usr
 1a8:	02003c06 	andeq	r3, r0, #1536	; 0x600
 1ac:	003c0304 	eorseq	r0, ip, r4, lsl #6
 1b0:	3c050402 	cfstrscc	mvf0, [r5], {2}
 1b4:	06040200 	streq	r0, [r4], -r0, lsl #4
 1b8:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 1bc:	02003c04 	andeq	r3, r0, #4, 24	; 0x400
 1c0:	003c0204 	eorseq	r0, ip, r4, lsl #4
 1c4:	2e070402 	cdpcs	4, 0, cr0, cr7, cr2, {0}
 1c8:	07040200 	streq	r0, [r4, -r0, lsl #4]
 1cc:	416c2406 	cmnmi	ip, r6, lsl #8
 1d0:	000502ad 	andeq	r0, r5, sp, lsr #5
 1d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1d8:	00000002 	andeq	r0, r0, r2
 1dc:	02e40300 	rsceq	r0, r4, #0, 6
 1e0:	02006001 	andeq	r6, r0, #1
 1e4:	3c060104 	stfccs	f0, [r6], {4}
 1e8:	03040200 	movweq	r0, #16896	; 0x4200
 1ec:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 1f0:	02003c05 	andeq	r3, r0, #1280	; 0x500
 1f4:	003c0604 	eorseq	r0, ip, r4, lsl #12
 1f8:	3c040402 	cfstrscc	mvf0, [r4], {2}
 1fc:	02040200 	andeq	r0, r4, #0, 4
 200:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 204:	02002e07 	andeq	r2, r0, #7, 28	; 0x70
 208:	24060704 	strcs	r0, [r6], #-1796	; 0x704
 20c:	07040200 	streq	r0, [r4, -r0, lsl #4]
 210:	04020089 	streq	r0, [r2], #-137	; 0x89
 214:	02004107 	andeq	r4, r0, #-1073741823	; 0xc0000001
 218:	00950704 	addseq	r0, r5, r4, lsl #14
 21c:	21070402 	tstcs	r7, r2, lsl #8
 220:	01000602 	tsteq	r0, r2, lsl #12
 224:	02050001 	andeq	r0, r5, #1
 228:	00000000 	andeq	r0, r0, r0
 22c:	01039703 	tsteq	r3, r3, lsl #14
 230:	02005a6d 	andeq	r5, r0, #446464	; 0x6d000
 234:	3c060104 	stfccs	f0, [r6], {4}
 238:	03040200 	movweq	r0, #16896	; 0x4200
 23c:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 240:	02003c05 	andeq	r3, r0, #1280	; 0x500
 244:	003c0604 	eorseq	r0, ip, r4, lsl #12
 248:	3c040402 	cfstrscc	mvf0, [r4], {2}
 24c:	02040200 	andeq	r0, r4, #0, 4
 250:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 254:	02002e07 	andeq	r2, r0, #7, 28	; 0x70
 258:	24060704 	strcs	r0, [r6], #-1796	; 0x704
 25c:	0275416c 	rsbseq	r4, r5, #108, 2
 260:	01010005 	tsteq	r1, r5
 264:	00020500 	andeq	r0, r2, r0, lsl #10
 268:	03000000 	movweq	r0, #0
 26c:	5e0103c6 	cdppl	3, 0, cr0, cr1, cr6, {6}
 270:	01040200 	mrseq	r0, R12_usr
 274:	02003c06 	andeq	r3, r0, #1536	; 0x600
 278:	003c0304 	eorseq	r0, ip, r4, lsl #6
 27c:	3c050402 	cfstrscc	mvf0, [r5], {2}
 280:	06040200 	streq	r0, [r4], -r0, lsl #4
 284:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 288:	02002e04 	andeq	r2, r0, #4, 28	; 0x40
 28c:	002e0204 	eoreq	r0, lr, r4, lsl #4
 290:	20070402 	andcs	r0, r7, r2, lsl #8
 294:	07040200 	streq	r0, [r4, -r0, lsl #4]
 298:	02002706 	andeq	r2, r0, #1572864	; 0x180000
 29c:	02830704 	addeq	r0, r3, #4, 14	; 0x100000
 2a0:	01010005 	tsteq	r1, r5
 2a4:	00020500 	andeq	r0, r2, r0, lsl #10
 2a8:	03000000 	movweq	r0, #0
 2ac:	5e0103ea 	cdppl	3, 0, cr0, cr1, cr10, {7}
 2b0:	01040200 	mrseq	r0, R12_usr
 2b4:	02003c06 	andeq	r3, r0, #1536	; 0x600
 2b8:	003c0304 	eorseq	r0, ip, r4, lsl #6
 2bc:	3c050402 	cfstrscc	mvf0, [r5], {2}
 2c0:	06040200 	streq	r0, [r4], -r0, lsl #4
 2c4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 2c8:	02002e04 	andeq	r2, r0, #4, 28	; 0x40
 2cc:	002e0204 	eoreq	r0, lr, r4, lsl #4
 2d0:	20070402 	andcs	r0, r7, r2, lsl #8
 2d4:	07040200 	streq	r0, [r4, -r0, lsl #4]
 2d8:	02002706 	andeq	r2, r0, #1572864	; 0x180000
 2dc:	02910704 	addseq	r0, r1, #4, 14	; 0x100000
 2e0:	01010005 	tsteq	r1, r5
 2e4:	00020500 	andeq	r0, r2, r0, lsl #10
 2e8:	03000000 	movweq	r0, #0
 2ec:	5e01048c 	cdppl	4, 0, cr0, cr1, cr12, {4}
 2f0:	024b874f 	subeq	r8, fp, #20709376	; 0x13c0000
 2f4:	01010005 	tsteq	r1, r5
 2f8:	00020500 	andeq	r0, r2, r0, lsl #10
 2fc:	03000000 	movweq	r0, #0
 300:	4e0104ab 	cdpmi	4, 0, cr0, cr1, cr11, {5}
 304:	00050283 	andeq	r0, r5, r3, lsl #5
 308:	05000101 	streq	r0, [r0, #-257]	; 0x101
 30c:	00000002 	andeq	r0, r0, r2
 310:	04be0300 	ldrteq	r0, [lr], #768	; 0x300
 314:	02834e01 	addeq	r4, r3, #1, 28
 318:	01010005 	tsteq	r1, r5
 31c:	00020500 	andeq	r0, r2, r0, lsl #10
 320:	03000000 	movweq	r0, #0
 324:	4e0104d1 	mcrmi	4, 0, r0, cr1, cr1, {6}
 328:	00050283 	andeq	r0, r5, r3, lsl #5
 32c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 330:	00000002 	andeq	r0, r0, r2
 334:	04e40300 	strbteq	r0, [r4], #768	; 0x300
 338:	023d4b01 	eorseq	r4, sp, #1024	; 0x400
 33c:	01010006 	tsteq	r1, r6
 340:	00020500 	andeq	r0, r2, r0, lsl #10
 344:	03000000 	movweq	r0, #0
 348:	5e0104fc 	mcrpl	4, 0, r0, cr1, cr12, {7}
 34c:	06028341 	streq	r8, [r2], -r1, asr #6
 350:	00010100 	andeq	r0, r1, r0, lsl #2
 354:	00000205 	andeq	r0, r0, r5, lsl #4
 358:	9f030000 	svcls	0x00030000
 35c:	415e0105 	cmpmi	lr, r5, lsl #2
 360:	0006024b 	andeq	r0, r6, fp, asr #4
 364:	Address 0x00000364 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6e496c75 	mcrvs	12, 2, r6, cr9, cr5, {3}
   4:	616c4674 	smcvs	50276	; 0xc464
   8:	41007367 	tstmi	r0, r7, ror #6
   c:	69544344 	ldmdbvs	r4, {r2, r6, r8, r9, lr}^
  10:	4572656d 	ldrbmi	r6, [r2, #-1389]!	; 0x56d
  14:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  18:	44410065 	strbmi	r0, [r1], #-101	; 0x65
  1c:	616e4543 	cmnvs	lr, r3, asr #10
  20:	00656c62 	rsbeq	r6, r5, r2, ror #24
  24:	49434441 	stmdbmi	r3, {r0, r6, sl, lr}^
  28:	6944746e 	stmdbvs	r4, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
  2c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  30:	44410065 	strbmi	r0, [r1], #-101	; 0x65
  34:	746e4943 	strbtvc	r4, [lr], #-2371	; 0x943
  38:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
  3c:	41007375 	tstmi	r0, r5, ror r3
  40:	6e494344 	cdpvs	3, 4, cr4, cr9, cr4, {2}
  44:	656c4374 	strbvs	r4, [ip, #-884]!	; 0x374
  48:	75007261 	strvc	r7, [r0, #-609]	; 0x261
  4c:	7469426c 	strbtvc	r4, [r9], #-620	; 0x26c
  50:	6b73614d 	blvs	1cd858c <ADCEnable+0x1cd858c>
  54:	2f2e2e00 	svccs	0x002e2e00
  58:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
  5c:	44410063 	strbmi	r0, [r1], #-99	; 0x63
  60:	6d695443 	cfstrdvs	mvd5, [r9, #-268]!	; 0xfffffef4
  64:	6f437265 	svcvs	0x00437265
  68:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
  6c:	496c7500 	stmdbmi	ip!, {r8, sl, ip, sp, lr}^
  70:	6f4e746e 	svcvs	0x004e746e
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  7c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  80:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  84:	4100746e 	tstmi	r0, lr, ror #8
  88:	4d444344 	stclmi	3, cr4, [r4, #-272]	; 0xfffffef0
  8c:	616e4541 	cmnvs	lr, r1, asr #10
  90:	00656c62 	rsbeq	r6, r5, r2, ror #24
  94:	54434441 	strbpl	r4, [r3], #-1089	; 0x441
  98:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  9c:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
  a0:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
  a4:	4d616d44 	stclmi	13, cr6, [r1, #-272]!	; 0xfffffef0
  a8:	41006b73 	tstmi	r0, r3, ror fp
  ac:	6e494344 	cdpvs	3, 4, cr4, cr9, cr4, {2}
  b0:	616e4574 	smcvs	58452	; 0xe454
  b4:	00656c62 	rsbeq	r6, r5, r2, ror #24
  b8:	68436c75 	stmdavs	r3, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  bc:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
  c0:	6c75006c 	ldclvs	0, cr0, [r5], #-432	; 0xfffffe50
  c4:	53746e49 	cmnpl	r4, #1168	; 0x490
  c8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
  cc:	44410073 	strbmi	r0, [r1], #-115	; 0x73
  d0:	46494643 	strbmi	r4, [r9], -r3, asr #12
  d4:	6165524f 	cmnvs	r5, pc, asr #4
  d8:	6e750064 	cdpvs	0, 7, cr0, cr5, cr4, {3}
  dc:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  e0:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  e4:	00726168 	rsbseq	r6, r2, r8, ror #2
  e8:	65526c75 	ldrbvs	r6, [r2, #-3189]	; 0xc75
  ec:	66700067 	ldrbtvs	r0, [r0], -r7, rrx
  f0:	6e61486e 	cdpvs	8, 6, cr4, cr1, cr14, {3}
  f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  f8:	436c7500 	cmnmi	ip, #0, 10
  fc:	6c750068 	ldclvs	0, cr0, [r5], #-416	; 0xfffffe60
 100:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
 104:	44410065 	strbmi	r0, [r1], #-101	; 0x65
 108:	746e4943 	strbtvc	r4, [lr], #-2371	; 0x943
 10c:	65726e55 	ldrbvs	r6, [r2, #-3669]!	; 0xe55
 110:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
 114:	47007265 	strmi	r7, [r0, -r5, ror #4]
 118:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 11c:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 120:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
 124:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
 128:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
 12c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
 130:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 134:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 138:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
 13c:	4f2d2067 	svcmi	0x002d2067
 140:	732d2030 	teqvc	sp, #48	; 0x30
 144:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 148:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 14c:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 150:	6f697463 	svcvs	0x00697463
 154:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 158:	6f697463 	svcvs	0x00697463
 15c:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 160:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 164:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 168:	6f697463 	svcvs	0x00697463
 16c:	4100736e 	tstmi	r0, lr, ror #6
 170:	68434344 	stmdavs	r3, {r2, r6, r8, r9, lr}^
 174:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
 178:	616e456c 	cmnvs	lr, ip, ror #10
 17c:	00656c62 	rsbeq	r6, r5, r2, ror #24
 180:	46434441 	strbmi	r4, [r3], -r1, asr #8
 184:	4c4f4649 	mcrrmi	6, 4, r4, pc, cr9
 188:	65476c76 	strbvs	r6, [r7, #-3190]	; 0xc76
 18c:	44410074 	strbmi	r0, [r1], #-116	; 0x74
 190:	414d4443 	cmpmi	sp, r3, asr #8
 194:	61736944 	cmnvs	r3, r4, asr #18
 198:	00656c62 	rsbeq	r6, r5, r2, ror #24
 19c:	43434441 	movtmi	r4, #13377	; 0x3441
 1a0:	6e6e6168 	powvsez	f6, f6, #0.0
 1a4:	69446c65 	stmdbvs	r4, {r0, r2, r5, r6, sl, fp, sp, lr}^
 1a8:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 1ac:	44410065 	strbmi	r0, [r1], #-101	; 0x65
 1b0:	6d695443 	cfstrdvs	mvd5, [r9, #-268]!	; 0xfffffef4
 1b4:	69447265 	stmdbvs	r4, {r0, r2, r5, r6, r9, ip, sp, lr}^
 1b8:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 1bc:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 1c0:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
 1c4:	4f6c7500 	svcmi	0x006c7500
 1c8:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
 1cc:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
 1d0:	2f656d6f 	svccs	0x00656d6f
 1d4:	6f6e6976 	svcvs	0x006e6976
 1d8:	43432f64 	movtmi	r2, #16228	; 0x3f64
 1dc:	30303233 	eorscc	r3, r0, r3, lsr r2
 1e0:	4b44535f 	blmi	1114f64 <ADCEnable+0x1114f64>
 1e4:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 1e8:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 1ec:	2f6b6473 	svccs	0x006b6473
 1f0:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 1f4:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 1f8:	63672f62 	cmnvs	r7, #392	; 0x188
 1fc:	44410063 	strbmi	r0, [r1], #-99	; 0x63
 200:	73694443 	cmnvc	r9, #1124073472	; 0x43000000
 204:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 208:	43444100 	movtmi	r4, #16640	; 0x4100
 20c:	52746e49 	rsbspl	r6, r4, #1168	; 0x490
 210:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 214:	00726574 	rsbseq	r6, r2, r4, ror r5
 218:	54434441 	strbpl	r4, [r3], #-1089	; 0x441
 21c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 220:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
 224:	74654765 	strbtvc	r4, [r5], #-1893	; 0x765
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000001e 	andeq	r0, r0, lr, lsl r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	0000001e 	andeq	r0, r0, lr, lsl r0
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000046 	andeq	r0, r0, r6, asr #32
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	180e4101 	stmdane	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	00000048 	andeq	r0, r0, r8, asr #32
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  8c:	00000042 	andeq	r0, r0, r2, asr #32
  90:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  94:	41018e02 	tstmi	r1, r2, lsl #28
  98:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
  9c:	00000007 	andeq	r0, r0, r7
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  ac:	0000003e 	andeq	r0, r0, lr, lsr r0
  b0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  b4:	41018e02 	tstmi	r1, r2, lsl #28
  b8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  bc:	00000007 	andeq	r0, r0, r7
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  cc:	0000007c 	andeq	r0, r0, ip, ror r0
  d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  d4:	200e4101 	andcs	r4, lr, r1, lsl #2
  d8:	00070d41 	andeq	r0, r7, r1, asr #26
  dc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e8:	00000072 	andeq	r0, r0, r2, ror r0
  ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  f0:	200e4101 	andcs	r4, lr, r1, lsl #2
  f4:	00070d41 	andeq	r0, r7, r1, asr #26
  f8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 104:	0000006a 	andeq	r0, r0, sl, rrx
 108:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 10c:	200e4101 	andcs	r4, lr, r1, lsl #2
 110:	00070d41 	andeq	r0, r7, r1, asr #26
 114:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 120:	0000006a 	andeq	r0, r0, sl, rrx
 124:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 128:	200e4101 	andcs	r4, lr, r1, lsl #2
 12c:	00070d41 	andeq	r0, r7, r1, asr #26
 130:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 13c:	00000046 	andeq	r0, r0, r6, asr #32
 140:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 144:	180e4101 	stmdane	lr, {r0, r8, lr}
 148:	00070d41 	andeq	r0, r7, r1, asr #26
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 158:	00000048 	andeq	r0, r0, r8, asr #32
 15c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 160:	180e4101 	stmdane	lr, {r0, r8, lr}
 164:	00070d41 	andeq	r0, r7, r1, asr #26
 168:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 174:	00000034 	andeq	r0, r0, r4, lsr r0
 178:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 17c:	180e4101 	stmdane	lr, {r0, r8, lr}
 180:	00070d41 	andeq	r0, r7, r1, asr #26
 184:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 190:	00000022 	andeq	r0, r0, r2, lsr #32
 194:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 198:	100e4101 	andne	r4, lr, r1, lsl #2
 19c:	00070d41 	andeq	r0, r7, r1, asr #26
 1a0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1ac:	00000022 	andeq	r0, r0, r2, lsr #32
 1b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b4:	100e4101 	andne	r4, lr, r1, lsl #2
 1b8:	00070d41 	andeq	r0, r7, r1, asr #26
 1bc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c8:	00000022 	andeq	r0, r0, r2, lsr #32
 1cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d0:	100e4101 	andne	r4, lr, r1, lsl #2
 1d4:	00070d41 	andeq	r0, r7, r1, asr #26
 1d8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1e4:	0000001a 	andeq	r0, r0, sl, lsl r0
 1e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1ec:	100e4101 	andne	r4, lr, r1, lsl #2
 1f0:	00070d41 	andeq	r0, r7, r1, asr #26
 1f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 200:	0000002c 	andeq	r0, r0, ip, lsr #32
 204:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 208:	180e4101 	stmdane	lr, {r0, r8, lr}
 20c:	00070d41 	andeq	r0, r7, r1, asr #26
 210:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 21c:	00000024 	andeq	r0, r0, r4, lsr #32
 220:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 224:	180e4101 	stmdane	lr, {r0, r8, lr}
 228:	00070d41 	andeq	r0, r7, r1, asr #26

aes.o:     file format elf32-littlearm


Disassembly of section .text.AESConfigSet:

00000000 <AESConfigSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3350      	adds	r3, #80	; 0x50
   e:	681b      	ldr	r3, [r3, #0]
  10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
  14:	2b00      	cmp	r3, #0
  16:	d003      	beq.n	20 <AESConfigSet+0x20>
  18:	683b      	ldr	r3, [r7, #0]
  1a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  1e:	603b      	str	r3, [r7, #0]
  20:	687b      	ldr	r3, [r7, #4]
  22:	3350      	adds	r3, #80	; 0x50
  24:	683a      	ldr	r2, [r7, #0]
  26:	601a      	str	r2, [r3, #0]
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.AESKey1Set:

00000000 <AESKey1Set>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	3338      	adds	r3, #56	; 0x38
  10:	68ba      	ldr	r2, [r7, #8]
  12:	6812      	ldr	r2, [r2, #0]
  14:	601a      	str	r2, [r3, #0]
  16:	68fb      	ldr	r3, [r7, #12]
  18:	333c      	adds	r3, #60	; 0x3c
  1a:	68ba      	ldr	r2, [r7, #8]
  1c:	6852      	ldr	r2, [r2, #4]
  1e:	601a      	str	r2, [r3, #0]
  20:	68fb      	ldr	r3, [r7, #12]
  22:	3330      	adds	r3, #48	; 0x30
  24:	68ba      	ldr	r2, [r7, #8]
  26:	6892      	ldr	r2, [r2, #8]
  28:	601a      	str	r2, [r3, #0]
  2a:	68fb      	ldr	r3, [r7, #12]
  2c:	3334      	adds	r3, #52	; 0x34
  2e:	68ba      	ldr	r2, [r7, #8]
  30:	68d2      	ldr	r2, [r2, #12]
  32:	601a      	str	r2, [r3, #0]
  34:	687b      	ldr	r3, [r7, #4]
  36:	2b08      	cmp	r3, #8
  38:	d009      	beq.n	4e <AESKey1Set+0x4e>
  3a:	68fb      	ldr	r3, [r7, #12]
  3c:	3328      	adds	r3, #40	; 0x28
  3e:	68ba      	ldr	r2, [r7, #8]
  40:	6912      	ldr	r2, [r2, #16]
  42:	601a      	str	r2, [r3, #0]
  44:	68fb      	ldr	r3, [r7, #12]
  46:	332c      	adds	r3, #44	; 0x2c
  48:	68ba      	ldr	r2, [r7, #8]
  4a:	6952      	ldr	r2, [r2, #20]
  4c:	601a      	str	r2, [r3, #0]
  4e:	687b      	ldr	r3, [r7, #4]
  50:	2b18      	cmp	r3, #24
  52:	d109      	bne.n	68 <AESKey1Set+0x68>
  54:	68fb      	ldr	r3, [r7, #12]
  56:	3320      	adds	r3, #32
  58:	68ba      	ldr	r2, [r7, #8]
  5a:	6992      	ldr	r2, [r2, #24]
  5c:	601a      	str	r2, [r3, #0]
  5e:	68fb      	ldr	r3, [r7, #12]
  60:	3324      	adds	r3, #36	; 0x24
  62:	68ba      	ldr	r2, [r7, #8]
  64:	69d2      	ldr	r2, [r2, #28]
  66:	601a      	str	r2, [r3, #0]
  68:	3714      	adds	r7, #20
  6a:	46bd      	mov	sp, r7
  6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  70:	4770      	bx	lr
  72:	bf00      	nop

Disassembly of section .text.AESKey2Set:

00000000 <AESKey2Set>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	3318      	adds	r3, #24
  10:	68ba      	ldr	r2, [r7, #8]
  12:	6812      	ldr	r2, [r2, #0]
  14:	601a      	str	r2, [r3, #0]
  16:	68fb      	ldr	r3, [r7, #12]
  18:	331c      	adds	r3, #28
  1a:	68ba      	ldr	r2, [r7, #8]
  1c:	6852      	ldr	r2, [r2, #4]
  1e:	601a      	str	r2, [r3, #0]
  20:	68fb      	ldr	r3, [r7, #12]
  22:	3310      	adds	r3, #16
  24:	68ba      	ldr	r2, [r7, #8]
  26:	6892      	ldr	r2, [r2, #8]
  28:	601a      	str	r2, [r3, #0]
  2a:	68fb      	ldr	r3, [r7, #12]
  2c:	3314      	adds	r3, #20
  2e:	68ba      	ldr	r2, [r7, #8]
  30:	68d2      	ldr	r2, [r2, #12]
  32:	601a      	str	r2, [r3, #0]
  34:	687b      	ldr	r3, [r7, #4]
  36:	2b08      	cmp	r3, #8
  38:	d009      	beq.n	4e <AESKey2Set+0x4e>
  3a:	68fb      	ldr	r3, [r7, #12]
  3c:	3308      	adds	r3, #8
  3e:	68ba      	ldr	r2, [r7, #8]
  40:	6912      	ldr	r2, [r2, #16]
  42:	601a      	str	r2, [r3, #0]
  44:	68fb      	ldr	r3, [r7, #12]
  46:	330c      	adds	r3, #12
  48:	68ba      	ldr	r2, [r7, #8]
  4a:	6952      	ldr	r2, [r2, #20]
  4c:	601a      	str	r2, [r3, #0]
  4e:	687b      	ldr	r3, [r7, #4]
  50:	2b18      	cmp	r3, #24
  52:	d108      	bne.n	66 <AESKey2Set+0x66>
  54:	68fb      	ldr	r3, [r7, #12]
  56:	68ba      	ldr	r2, [r7, #8]
  58:	6992      	ldr	r2, [r2, #24]
  5a:	601a      	str	r2, [r3, #0]
  5c:	68fb      	ldr	r3, [r7, #12]
  5e:	3304      	adds	r3, #4
  60:	68ba      	ldr	r2, [r7, #8]
  62:	69d2      	ldr	r2, [r2, #28]
  64:	601a      	str	r2, [r3, #0]
  66:	3714      	adds	r7, #20
  68:	46bd      	mov	sp, r7
  6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  6e:	4770      	bx	lr

Disassembly of section .text.AESKey3Set:

00000000 <AESKey3Set>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3308      	adds	r3, #8
   e:	683a      	ldr	r2, [r7, #0]
  10:	6812      	ldr	r2, [r2, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	687b      	ldr	r3, [r7, #4]
  16:	330c      	adds	r3, #12
  18:	683a      	ldr	r2, [r7, #0]
  1a:	6852      	ldr	r2, [r2, #4]
  1c:	601a      	str	r2, [r3, #0]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	683a      	ldr	r2, [r7, #0]
  22:	6892      	ldr	r2, [r2, #8]
  24:	601a      	str	r2, [r3, #0]
  26:	687b      	ldr	r3, [r7, #4]
  28:	3304      	adds	r3, #4
  2a:	683a      	ldr	r2, [r7, #0]
  2c:	68d2      	ldr	r2, [r2, #12]
  2e:	601a      	str	r2, [r3, #0]
  30:	370c      	adds	r7, #12
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.AESIVSet:

00000000 <AESIVSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3340      	adds	r3, #64	; 0x40
   e:	683a      	ldr	r2, [r7, #0]
  10:	6812      	ldr	r2, [r2, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	687b      	ldr	r3, [r7, #4]
  16:	3344      	adds	r3, #68	; 0x44
  18:	683a      	ldr	r2, [r7, #0]
  1a:	6852      	ldr	r2, [r2, #4]
  1c:	601a      	str	r2, [r3, #0]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	3348      	adds	r3, #72	; 0x48
  22:	683a      	ldr	r2, [r7, #0]
  24:	6892      	ldr	r2, [r2, #8]
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	334c      	adds	r3, #76	; 0x4c
  2c:	683a      	ldr	r2, [r7, #0]
  2e:	68d2      	ldr	r2, [r2, #12]
  30:	601a      	str	r2, [r3, #0]
  32:	370c      	adds	r7, #12
  34:	46bd      	mov	sp, r7
  36:	f85d 7b04 	ldr.w	r7, [sp], #4
  3a:	4770      	bx	lr

Disassembly of section .text.AESTagRead:

00000000 <AESTagRead>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3370      	adds	r3, #112	; 0x70
   e:	681a      	ldr	r2, [r3, #0]
  10:	683b      	ldr	r3, [r7, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	683b      	ldr	r3, [r7, #0]
  16:	3304      	adds	r3, #4
  18:	687a      	ldr	r2, [r7, #4]
  1a:	3274      	adds	r2, #116	; 0x74
  1c:	6812      	ldr	r2, [r2, #0]
  1e:	601a      	str	r2, [r3, #0]
  20:	683b      	ldr	r3, [r7, #0]
  22:	3308      	adds	r3, #8
  24:	687a      	ldr	r2, [r7, #4]
  26:	3278      	adds	r2, #120	; 0x78
  28:	6812      	ldr	r2, [r2, #0]
  2a:	601a      	str	r2, [r3, #0]
  2c:	683b      	ldr	r3, [r7, #0]
  2e:	330c      	adds	r3, #12
  30:	687a      	ldr	r2, [r7, #4]
  32:	327c      	adds	r2, #124	; 0x7c
  34:	6812      	ldr	r2, [r2, #0]
  36:	601a      	str	r2, [r3, #0]
  38:	370c      	adds	r7, #12
  3a:	46bd      	mov	sp, r7
  3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40:	4770      	bx	lr
  42:	bf00      	nop

Disassembly of section .text.AESDataLengthSet:

00000000 <AESDataLengthSet>:
   0:	b4b0      	push	{r4, r5, r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	e9c7 2300 	strd	r2, r3, [r7]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	3354      	adds	r3, #84	; 0x54
  10:	683a      	ldr	r2, [r7, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	68fb      	ldr	r3, [r7, #12]
  16:	3358      	adds	r3, #88	; 0x58
  18:	4619      	mov	r1, r3
  1a:	e9d7 2300 	ldrd	r2, r3, [r7]
  1e:	001c      	movs	r4, r3
  20:	2500      	movs	r5, #0
  22:	4623      	mov	r3, r4
  24:	600b      	str	r3, [r1, #0]
  26:	3714      	adds	r7, #20
  28:	46bd      	mov	sp, r7
  2a:	bcb0      	pop	{r4, r5, r7}
  2c:	4770      	bx	lr
  2e:	bf00      	nop

Disassembly of section .text.AESAuthDataLengthSet:

00000000 <AESAuthDataLengthSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	335c      	adds	r3, #92	; 0x5c
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.AESDataReadNonBlocking:

00000000 <AESDataReadNonBlocking>:
   0:	b480      	push	{r7}
   2:	b08b      	sub	sp, #44	; 0x2c
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	79fb      	ldrb	r3, [r7, #7]
  10:	2b00      	cmp	r3, #0
  12:	d002      	beq.n	1a <AESDataReadNonBlocking+0x1a>
  14:	79fb      	ldrb	r3, [r7, #7]
  16:	2b10      	cmp	r3, #16
  18:	d901      	bls.n	1e <AESDataReadNonBlocking+0x1e>
  1a:	2300      	movs	r3, #0
  1c:	e034      	b.n	88 <AESDataReadNonBlocking+0x88>
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	3350      	adds	r3, #80	; 0x50
  22:	681b      	ldr	r3, [r3, #0]
  24:	f003 0301 	and.w	r3, r3, #1
  28:	2b00      	cmp	r3, #0
  2a:	d101      	bne.n	30 <AESDataReadNonBlocking+0x30>
  2c:	2300      	movs	r3, #0
  2e:	e02b      	b.n	88 <AESDataReadNonBlocking+0x88>
  30:	68fb      	ldr	r3, [r7, #12]
  32:	336c      	adds	r3, #108	; 0x6c
  34:	681b      	ldr	r3, [r3, #0]
  36:	613b      	str	r3, [r7, #16]
  38:	68fb      	ldr	r3, [r7, #12]
  3a:	3368      	adds	r3, #104	; 0x68
  3c:	681b      	ldr	r3, [r3, #0]
  3e:	617b      	str	r3, [r7, #20]
  40:	68fb      	ldr	r3, [r7, #12]
  42:	3364      	adds	r3, #100	; 0x64
  44:	681b      	ldr	r3, [r3, #0]
  46:	61bb      	str	r3, [r7, #24]
  48:	68fb      	ldr	r3, [r7, #12]
  4a:	3360      	adds	r3, #96	; 0x60
  4c:	681b      	ldr	r3, [r3, #0]
  4e:	61fb      	str	r3, [r7, #28]
  50:	f107 0310 	add.w	r3, r7, #16
  54:	623b      	str	r3, [r7, #32]
  56:	2300      	movs	r3, #0
  58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  5c:	e00e      	b.n	7c <AESDataReadNonBlocking+0x7c>
  5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  62:	68ba      	ldr	r2, [r7, #8]
  64:	4413      	add	r3, r2
  66:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  6a:	6a39      	ldr	r1, [r7, #32]
  6c:	440a      	add	r2, r1
  6e:	7812      	ldrb	r2, [r2, #0]
  70:	701a      	strb	r2, [r3, #0]
  72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  76:	3301      	adds	r3, #1
  78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  7c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  80:	79fb      	ldrb	r3, [r7, #7]
  82:	429a      	cmp	r2, r3
  84:	d3eb      	bcc.n	5e <AESDataReadNonBlocking+0x5e>
  86:	2301      	movs	r3, #1
  88:	4618      	mov	r0, r3
  8a:	372c      	adds	r7, #44	; 0x2c
  8c:	46bd      	mov	sp, r7
  8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  92:	4770      	bx	lr

Disassembly of section .text.AESDataRead:

00000000 <AESDataRead>:
   0:	b480      	push	{r7}
   2:	b08b      	sub	sp, #44	; 0x2c
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	79fb      	ldrb	r3, [r7, #7]
  10:	2b00      	cmp	r3, #0
  12:	d002      	beq.n	1a <AESDataRead+0x1a>
  14:	79fb      	ldrb	r3, [r7, #7]
  16:	2b10      	cmp	r3, #16
  18:	d900      	bls.n	1c <AESDataRead+0x1c>
  1a:	e033      	b.n	84 <AESDataRead+0x84>
  1c:	bf00      	nop
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	3350      	adds	r3, #80	; 0x50
  22:	681b      	ldr	r3, [r3, #0]
  24:	f003 0301 	and.w	r3, r3, #1
  28:	2b00      	cmp	r3, #0
  2a:	d0f8      	beq.n	1e <AESDataRead+0x1e>
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	336c      	adds	r3, #108	; 0x6c
  30:	681b      	ldr	r3, [r3, #0]
  32:	613b      	str	r3, [r7, #16]
  34:	68fb      	ldr	r3, [r7, #12]
  36:	3368      	adds	r3, #104	; 0x68
  38:	681b      	ldr	r3, [r3, #0]
  3a:	617b      	str	r3, [r7, #20]
  3c:	68fb      	ldr	r3, [r7, #12]
  3e:	3364      	adds	r3, #100	; 0x64
  40:	681b      	ldr	r3, [r3, #0]
  42:	61bb      	str	r3, [r7, #24]
  44:	68fb      	ldr	r3, [r7, #12]
  46:	3360      	adds	r3, #96	; 0x60
  48:	681b      	ldr	r3, [r3, #0]
  4a:	61fb      	str	r3, [r7, #28]
  4c:	f107 0310 	add.w	r3, r7, #16
  50:	623b      	str	r3, [r7, #32]
  52:	2300      	movs	r3, #0
  54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  58:	e00e      	b.n	78 <AESDataRead+0x78>
  5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  5e:	68ba      	ldr	r2, [r7, #8]
  60:	4413      	add	r3, r2
  62:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  66:	6a39      	ldr	r1, [r7, #32]
  68:	440a      	add	r2, r1
  6a:	7812      	ldrb	r2, [r2, #0]
  6c:	701a      	strb	r2, [r3, #0]
  6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  72:	3301      	adds	r3, #1
  74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  78:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  7c:	79fb      	ldrb	r3, [r7, #7]
  7e:	429a      	cmp	r2, r3
  80:	d3eb      	bcc.n	5a <AESDataRead+0x5a>
  82:	bf00      	nop
  84:	372c      	adds	r7, #44	; 0x2c
  86:	46bd      	mov	sp, r7
  88:	f85d 7b04 	ldr.w	r7, [sp], #4
  8c:	4770      	bx	lr
  8e:	bf00      	nop

Disassembly of section .text.AESDataWriteNonBlocking:

00000000 <AESDataWriteNonBlocking>:
   0:	b480      	push	{r7}
   2:	b08b      	sub	sp, #44	; 0x2c
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	2300      	movs	r3, #0
  10:	613b      	str	r3, [r7, #16]
  12:	2300      	movs	r3, #0
  14:	617b      	str	r3, [r7, #20]
  16:	2300      	movs	r3, #0
  18:	61bb      	str	r3, [r7, #24]
  1a:	2300      	movs	r3, #0
  1c:	61fb      	str	r3, [r7, #28]
  1e:	79fb      	ldrb	r3, [r7, #7]
  20:	2b00      	cmp	r3, #0
  22:	d002      	beq.n	2a <AESDataWriteNonBlocking+0x2a>
  24:	79fb      	ldrb	r3, [r7, #7]
  26:	2b10      	cmp	r3, #16
  28:	d901      	bls.n	2e <AESDataWriteNonBlocking+0x2e>
  2a:	2300      	movs	r3, #0
  2c:	e034      	b.n	98 <AESDataWriteNonBlocking+0x98>
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	3350      	adds	r3, #80	; 0x50
  32:	681b      	ldr	r3, [r3, #0]
  34:	f003 0302 	and.w	r3, r3, #2
  38:	2b00      	cmp	r3, #0
  3a:	d101      	bne.n	40 <AESDataWriteNonBlocking+0x40>
  3c:	2300      	movs	r3, #0
  3e:	e02b      	b.n	98 <AESDataWriteNonBlocking+0x98>
  40:	f107 0310 	add.w	r3, r7, #16
  44:	623b      	str	r3, [r7, #32]
  46:	2300      	movs	r3, #0
  48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  4c:	e00e      	b.n	6c <AESDataWriteNonBlocking+0x6c>
  4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  52:	6a3a      	ldr	r2, [r7, #32]
  54:	4413      	add	r3, r2
  56:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  5a:	68b9      	ldr	r1, [r7, #8]
  5c:	440a      	add	r2, r1
  5e:	7812      	ldrb	r2, [r2, #0]
  60:	701a      	strb	r2, [r3, #0]
  62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  66:	3301      	adds	r3, #1
  68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  6c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  70:	79fb      	ldrb	r3, [r7, #7]
  72:	429a      	cmp	r2, r3
  74:	d3eb      	bcc.n	4e <AESDataWriteNonBlocking+0x4e>
  76:	68fb      	ldr	r3, [r7, #12]
  78:	336c      	adds	r3, #108	; 0x6c
  7a:	693a      	ldr	r2, [r7, #16]
  7c:	601a      	str	r2, [r3, #0]
  7e:	68fb      	ldr	r3, [r7, #12]
  80:	3368      	adds	r3, #104	; 0x68
  82:	697a      	ldr	r2, [r7, #20]
  84:	601a      	str	r2, [r3, #0]
  86:	68fb      	ldr	r3, [r7, #12]
  88:	3364      	adds	r3, #100	; 0x64
  8a:	69ba      	ldr	r2, [r7, #24]
  8c:	601a      	str	r2, [r3, #0]
  8e:	68fb      	ldr	r3, [r7, #12]
  90:	3360      	adds	r3, #96	; 0x60
  92:	69fa      	ldr	r2, [r7, #28]
  94:	601a      	str	r2, [r3, #0]
  96:	2301      	movs	r3, #1
  98:	4618      	mov	r0, r3
  9a:	372c      	adds	r7, #44	; 0x2c
  9c:	46bd      	mov	sp, r7
  9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  a2:	4770      	bx	lr

Disassembly of section .text.AESDataWrite:

00000000 <AESDataWrite>:
   0:	b480      	push	{r7}
   2:	b08b      	sub	sp, #44	; 0x2c
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	2300      	movs	r3, #0
  10:	613b      	str	r3, [r7, #16]
  12:	2300      	movs	r3, #0
  14:	617b      	str	r3, [r7, #20]
  16:	2300      	movs	r3, #0
  18:	61bb      	str	r3, [r7, #24]
  1a:	2300      	movs	r3, #0
  1c:	61fb      	str	r3, [r7, #28]
  1e:	79fb      	ldrb	r3, [r7, #7]
  20:	2b00      	cmp	r3, #0
  22:	d002      	beq.n	2a <AESDataWrite+0x2a>
  24:	79fb      	ldrb	r3, [r7, #7]
  26:	2b10      	cmp	r3, #16
  28:	d900      	bls.n	2c <AESDataWrite+0x2c>
  2a:	e032      	b.n	92 <AESDataWrite+0x92>
  2c:	bf00      	nop
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	3350      	adds	r3, #80	; 0x50
  32:	681b      	ldr	r3, [r3, #0]
  34:	f003 0302 	and.w	r3, r3, #2
  38:	2b00      	cmp	r3, #0
  3a:	d0f8      	beq.n	2e <AESDataWrite+0x2e>
  3c:	f107 0310 	add.w	r3, r7, #16
  40:	623b      	str	r3, [r7, #32]
  42:	2300      	movs	r3, #0
  44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  48:	e00e      	b.n	68 <AESDataWrite+0x68>
  4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4e:	6a3a      	ldr	r2, [r7, #32]
  50:	4413      	add	r3, r2
  52:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  56:	68b9      	ldr	r1, [r7, #8]
  58:	440a      	add	r2, r1
  5a:	7812      	ldrb	r2, [r2, #0]
  5c:	701a      	strb	r2, [r3, #0]
  5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  62:	3301      	adds	r3, #1
  64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  68:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  6c:	79fb      	ldrb	r3, [r7, #7]
  6e:	429a      	cmp	r2, r3
  70:	d3eb      	bcc.n	4a <AESDataWrite+0x4a>
  72:	68fb      	ldr	r3, [r7, #12]
  74:	336c      	adds	r3, #108	; 0x6c
  76:	693a      	ldr	r2, [r7, #16]
  78:	601a      	str	r2, [r3, #0]
  7a:	68fb      	ldr	r3, [r7, #12]
  7c:	3368      	adds	r3, #104	; 0x68
  7e:	697a      	ldr	r2, [r7, #20]
  80:	601a      	str	r2, [r3, #0]
  82:	68fb      	ldr	r3, [r7, #12]
  84:	3364      	adds	r3, #100	; 0x64
  86:	69ba      	ldr	r2, [r7, #24]
  88:	601a      	str	r2, [r3, #0]
  8a:	68fb      	ldr	r3, [r7, #12]
  8c:	3360      	adds	r3, #96	; 0x60
  8e:	69fa      	ldr	r2, [r7, #28]
  90:	601a      	str	r2, [r3, #0]
  92:	372c      	adds	r7, #44	; 0x2c
  94:	46bd      	mov	sp, r7
  96:	f85d 7b04 	ldr.w	r7, [sp], #4
  9a:	4770      	bx	lr

Disassembly of section .text.AESDataProcess:

00000000 <AESDataProcess>:
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	683b      	ldr	r3, [r7, #0]
  10:	461a      	mov	r2, r3
  12:	f04f 0300 	mov.w	r3, #0
  16:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
  1a:	f2c4 4003 	movt	r0, #17411	; 0x4403
  1e:	f7ff fffe 	bl	0 <AESDataProcess>
  22:	683b      	ldr	r3, [r7, #0]
  24:	091b      	lsrs	r3, r3, #4
  26:	61bb      	str	r3, [r7, #24]
  28:	2300      	movs	r3, #0
  2a:	61fb      	str	r3, [r7, #28]
  2c:	e014      	b.n	58 <AESDataProcess+0x58>
  2e:	69fb      	ldr	r3, [r7, #28]
  30:	011b      	lsls	r3, r3, #4
  32:	68ba      	ldr	r2, [r7, #8]
  34:	4413      	add	r3, r2
  36:	68f8      	ldr	r0, [r7, #12]
  38:	4619      	mov	r1, r3
  3a:	2210      	movs	r2, #16
  3c:	f7ff fffe 	bl	0 <AESDataProcess>
  40:	69fb      	ldr	r3, [r7, #28]
  42:	011b      	lsls	r3, r3, #4
  44:	687a      	ldr	r2, [r7, #4]
  46:	4413      	add	r3, r2
  48:	68f8      	ldr	r0, [r7, #12]
  4a:	4619      	mov	r1, r3
  4c:	2210      	movs	r2, #16
  4e:	f7ff fffe 	bl	0 <AESDataProcess>
  52:	69fb      	ldr	r3, [r7, #28]
  54:	3301      	adds	r3, #1
  56:	61fb      	str	r3, [r7, #28]
  58:	69fa      	ldr	r2, [r7, #28]
  5a:	69bb      	ldr	r3, [r7, #24]
  5c:	429a      	cmp	r2, r3
  5e:	d3e6      	bcc.n	2e <AESDataProcess+0x2e>
  60:	683b      	ldr	r3, [r7, #0]
  62:	f003 030f 	and.w	r3, r3, #15
  66:	617b      	str	r3, [r7, #20]
  68:	697b      	ldr	r3, [r7, #20]
  6a:	2b00      	cmp	r3, #0
  6c:	d019      	beq.n	a2 <AESDataProcess+0xa2>
  6e:	69fb      	ldr	r3, [r7, #28]
  70:	69ba      	ldr	r2, [r7, #24]
  72:	fb02 f303 	mul.w	r3, r2, r3
  76:	68ba      	ldr	r2, [r7, #8]
  78:	441a      	add	r2, r3
  7a:	697b      	ldr	r3, [r7, #20]
  7c:	b2db      	uxtb	r3, r3
  7e:	68f8      	ldr	r0, [r7, #12]
  80:	4611      	mov	r1, r2
  82:	461a      	mov	r2, r3
  84:	f7ff fffe 	bl	0 <AESDataProcess>
  88:	69fb      	ldr	r3, [r7, #28]
  8a:	69ba      	ldr	r2, [r7, #24]
  8c:	fb02 f303 	mul.w	r3, r2, r3
  90:	687a      	ldr	r2, [r7, #4]
  92:	441a      	add	r2, r3
  94:	697b      	ldr	r3, [r7, #20]
  96:	b2db      	uxtb	r3, r3
  98:	68f8      	ldr	r0, [r7, #12]
  9a:	4611      	mov	r1, r2
  9c:	461a      	mov	r2, r3
  9e:	f7ff fffe 	bl	0 <AESDataProcess>
  a2:	2301      	movs	r3, #1
  a4:	4618      	mov	r0, r3
  a6:	3720      	adds	r7, #32
  a8:	46bd      	mov	sp, r7
  aa:	bd80      	pop	{r7, pc}

Disassembly of section .text.AESDataMAC:

00000000 <AESDataMAC>:
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	687b      	ldr	r3, [r7, #4]
  10:	461a      	mov	r2, r3
  12:	f04f 0300 	mov.w	r3, #0
  16:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
  1a:	f2c4 4003 	movt	r0, #17411	; 0x4403
  1e:	f7ff fffe 	bl	0 <AESDataMAC>
  22:	687b      	ldr	r3, [r7, #4]
  24:	091b      	lsrs	r3, r3, #4
  26:	61bb      	str	r3, [r7, #24]
  28:	2300      	movs	r3, #0
  2a:	61fb      	str	r3, [r7, #28]
  2c:	e00b      	b.n	46 <AESDataMAC+0x46>
  2e:	69fb      	ldr	r3, [r7, #28]
  30:	011b      	lsls	r3, r3, #4
  32:	68ba      	ldr	r2, [r7, #8]
  34:	4413      	add	r3, r2
  36:	68f8      	ldr	r0, [r7, #12]
  38:	4619      	mov	r1, r3
  3a:	2210      	movs	r2, #16
  3c:	f7ff fffe 	bl	0 <AESDataMAC>
  40:	69fb      	ldr	r3, [r7, #28]
  42:	3301      	adds	r3, #1
  44:	61fb      	str	r3, [r7, #28]
  46:	69fa      	ldr	r2, [r7, #28]
  48:	69bb      	ldr	r3, [r7, #24]
  4a:	429a      	cmp	r2, r3
  4c:	d3ef      	bcc.n	2e <AESDataMAC+0x2e>
  4e:	687b      	ldr	r3, [r7, #4]
  50:	f003 030f 	and.w	r3, r3, #15
  54:	617b      	str	r3, [r7, #20]
  56:	697b      	ldr	r3, [r7, #20]
  58:	2b00      	cmp	r3, #0
  5a:	d00d      	beq.n	78 <AESDataMAC+0x78>
  5c:	69fb      	ldr	r3, [r7, #28]
  5e:	69ba      	ldr	r2, [r7, #24]
  60:	fb02 f303 	mul.w	r3, r2, r3
  64:	68ba      	ldr	r2, [r7, #8]
  66:	441a      	add	r2, r3
  68:	697b      	ldr	r3, [r7, #20]
  6a:	b2db      	uxtb	r3, r3
  6c:	68f8      	ldr	r0, [r7, #12]
  6e:	4611      	mov	r1, r2
  70:	461a      	mov	r2, r3
  72:	f7ff fffe 	bl	0 <AESDataMAC>
  76:	e7ff      	b.n	78 <AESDataMAC+0x78>
  78:	bf00      	nop
  7a:	f247 0350 	movw	r3, #28752	; 0x7050
  7e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  82:	681b      	ldr	r3, [r3, #0]
  84:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  88:	2b00      	cmp	r3, #0
  8a:	d0f6      	beq.n	7a <AESDataMAC+0x7a>
  8c:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
  90:	f2c4 4003 	movt	r0, #17411	; 0x4403
  94:	6839      	ldr	r1, [r7, #0]
  96:	f7ff fffe 	bl	0 <AESDataMAC>
  9a:	2301      	movs	r3, #1
  9c:	4618      	mov	r0, r3
  9e:	3720      	adds	r7, #32
  a0:	46bd      	mov	sp, r7
  a2:	bd80      	pop	{r7, pc}

Disassembly of section .text.AESDataProcessAE:

00000000 <AESDataProcessAE>:
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	683b      	ldr	r3, [r7, #0]
  10:	461a      	mov	r2, r3
  12:	f04f 0300 	mov.w	r3, #0
  16:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
  1a:	f2c4 4003 	movt	r0, #17411	; 0x4403
  1e:	f7ff fffe 	bl	0 <AESDataProcessAE>
  22:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
  26:	f2c4 4003 	movt	r0, #17411	; 0x4403
  2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
  2c:	f7ff fffe 	bl	0 <AESDataProcessAE>
  30:	2300      	movs	r3, #0
  32:	617b      	str	r3, [r7, #20]
  34:	e00a      	b.n	4c <AESDataProcessAE+0x4c>
  36:	6a3a      	ldr	r2, [r7, #32]
  38:	697b      	ldr	r3, [r7, #20]
  3a:	4413      	add	r3, r2
  3c:	68f8      	ldr	r0, [r7, #12]
  3e:	4619      	mov	r1, r3
  40:	2210      	movs	r2, #16
  42:	f7ff fffe 	bl	0 <AESDataProcessAE>
  46:	697b      	ldr	r3, [r7, #20]
  48:	3310      	adds	r3, #16
  4a:	617b      	str	r3, [r7, #20]
  4c:	697a      	ldr	r2, [r7, #20]
  4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  50:	429a      	cmp	r2, r3
  52:	d3f0      	bcc.n	36 <AESDataProcessAE+0x36>
  54:	2300      	movs	r3, #0
  56:	617b      	str	r3, [r7, #20]
  58:	e012      	b.n	80 <AESDataProcessAE+0x80>
  5a:	68ba      	ldr	r2, [r7, #8]
  5c:	697b      	ldr	r3, [r7, #20]
  5e:	4413      	add	r3, r2
  60:	68f8      	ldr	r0, [r7, #12]
  62:	4619      	mov	r1, r3
  64:	2210      	movs	r2, #16
  66:	f7ff fffe 	bl	0 <AESDataProcessAE>
  6a:	687a      	ldr	r2, [r7, #4]
  6c:	697b      	ldr	r3, [r7, #20]
  6e:	4413      	add	r3, r2
  70:	68f8      	ldr	r0, [r7, #12]
  72:	4619      	mov	r1, r3
  74:	2210      	movs	r2, #16
  76:	f7ff fffe 	bl	0 <AESDataProcessAE>
  7a:	697b      	ldr	r3, [r7, #20]
  7c:	3310      	adds	r3, #16
  7e:	617b      	str	r3, [r7, #20]
  80:	697a      	ldr	r2, [r7, #20]
  82:	683b      	ldr	r3, [r7, #0]
  84:	429a      	cmp	r2, r3
  86:	d3e8      	bcc.n	5a <AESDataProcessAE+0x5a>
  88:	bf00      	nop
  8a:	f247 0350 	movw	r3, #28752	; 0x7050
  8e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  92:	681b      	ldr	r3, [r3, #0]
  94:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  98:	2b00      	cmp	r3, #0
  9a:	d0f6      	beq.n	8a <AESDataProcessAE+0x8a>
  9c:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
  a0:	f2c4 4003 	movt	r0, #17411	; 0x4403
  a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  a6:	f7ff fffe 	bl	0 <AESDataProcessAE>
  aa:	2301      	movs	r3, #1
  ac:	4618      	mov	r0, r3
  ae:	3718      	adds	r7, #24
  b0:	46bd      	mov	sp, r7
  b2:	bd80      	pop	{r7, pc}

Disassembly of section .text.AESIntStatus:

00000000 <AESIntStatus>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d014      	beq.n	3c <AESIntStatus+0x3c>
  12:	f640 0328 	movw	r3, #2088	; 0x828
  16:	f2c4 4303 	movt	r3, #17411	; 0x4403
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	60fb      	str	r3, [r7, #12]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	3390      	adds	r3, #144	; 0x90
  22:	681b      	ldr	r3, [r3, #0]
  24:	60bb      	str	r3, [r7, #8]
  26:	687b      	ldr	r3, [r7, #4]
  28:	338c      	adds	r3, #140	; 0x8c
  2a:	681a      	ldr	r2, [r3, #0]
  2c:	68bb      	ldr	r3, [r7, #8]
  2e:	401a      	ands	r2, r3
  30:	68fb      	ldr	r3, [r7, #12]
  32:	f003 030f 	and.w	r3, r3, #15
  36:	041b      	lsls	r3, r3, #16
  38:	4313      	orrs	r3, r2
  3a:	e00d      	b.n	58 <AESIntStatus+0x58>
  3c:	f640 0324 	movw	r3, #2084	; 0x824
  40:	f2c4 4303 	movt	r3, #17411	; 0x4403
  44:	681b      	ldr	r3, [r3, #0]
  46:	60fb      	str	r3, [r7, #12]
  48:	687b      	ldr	r3, [r7, #4]
  4a:	338c      	adds	r3, #140	; 0x8c
  4c:	681a      	ldr	r2, [r3, #0]
  4e:	68fb      	ldr	r3, [r7, #12]
  50:	f003 030f 	and.w	r3, r3, #15
  54:	041b      	lsls	r3, r3, #16
  56:	4313      	orrs	r3, r2
  58:	4618      	mov	r0, r3
  5a:	3714      	adds	r7, #20
  5c:	46bd      	mov	sp, r7
  5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  62:	4770      	bx	lr

Disassembly of section .text.AESIntEnable:

00000000 <AESIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f44f 6302 	mov.w	r3, #2080	; 0x820
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	f44f 6202 	mov.w	r2, #2080	; 0x820
  16:	f2c4 4203 	movt	r2, #17411	; 0x4403
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  22:	0c12      	lsrs	r2, r2, #16
  24:	43d2      	mvns	r2, r2
  26:	400a      	ands	r2, r1
  28:	601a      	str	r2, [r3, #0]
  2a:	687b      	ldr	r3, [r7, #4]
  2c:	3390      	adds	r3, #144	; 0x90
  2e:	687a      	ldr	r2, [r7, #4]
  30:	3290      	adds	r2, #144	; 0x90
  32:	6811      	ldr	r1, [r2, #0]
  34:	683a      	ldr	r2, [r7, #0]
  36:	b292      	uxth	r2, r2
  38:	430a      	orrs	r2, r1
  3a:	601a      	str	r2, [r3, #0]
  3c:	370c      	adds	r7, #12
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.AESIntDisable:

00000000 <AESIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f44f 6302 	mov.w	r3, #2080	; 0x820
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	f44f 6202 	mov.w	r2, #2080	; 0x820
  16:	f2c4 4203 	movt	r2, #17411	; 0x4403
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  22:	0c12      	lsrs	r2, r2, #16
  24:	430a      	orrs	r2, r1
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	3390      	adds	r3, #144	; 0x90
  2c:	687a      	ldr	r2, [r7, #4]
  2e:	3290      	adds	r2, #144	; 0x90
  30:	6811      	ldr	r1, [r2, #0]
  32:	683a      	ldr	r2, [r7, #0]
  34:	b292      	uxth	r2, r2
  36:	43d2      	mvns	r2, r2
  38:	400a      	ands	r2, r1
  3a:	601a      	str	r2, [r3, #0]
  3c:	370c      	adds	r7, #12
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.AESIntClear:

00000000 <AESIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f640 032c 	movw	r3, #2092	; 0x82c
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	683a      	ldr	r2, [r7, #0]
  14:	0c12      	lsrs	r2, r2, #16
  16:	f002 020f 	and.w	r2, r2, #15
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.AESIntRegister:

00000000 <AESIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	20a7      	movs	r0, #167	; 0xa7
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	20a7      	movs	r0, #167	; 0xa7
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.AESIntUnregister:

00000000 <AESIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	20a7      	movs	r0, #167	; 0xa7
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	20a7      	movs	r0, #167	; 0xa7
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .text.AESDMAEnable:

00000000 <AESDMAEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3384      	adds	r3, #132	; 0x84
   e:	687a      	ldr	r2, [r7, #4]
  10:	3284      	adds	r2, #132	; 0x84
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	430a      	orrs	r2, r1
  18:	601a      	str	r2, [r3, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.AESDMADisable:

00000000 <AESDMADisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3384      	adds	r3, #132	; 0x84
   e:	687a      	ldr	r2, [r7, #4]
  10:	3284      	adds	r2, #132	; 0x84
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	43d2      	mvns	r2, r2
  18:	400a      	ands	r2, r1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000007c6 	andeq	r0, r0, r6, asr #15
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000377 	andeq	r0, r0, r7, ror r3
  10:	0002e501 	andeq	lr, r2, r1, lsl #10
  14:	00021500 	andeq	r1, r2, r0, lsl #10
	...
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	00000245 	andeq	r0, r0, r5, asr #4
  2c:	00018603 	andeq	r8, r1, r3, lsl #12
  30:	371c0200 	ldrcc	r0, [ip, -r0, lsl #4]
  34:	02000000 	andeq	r0, r0, #0
  38:	01f10801 	mvnseq	r0, r1, lsl #16
  3c:	02020000 	andeq	r0, r2, #0
  40:	00008805 	andeq	r8, r0, r5, lsl #16
  44:	07020200 	streq	r0, [r2, -r0, lsl #4]
  48:	000002ab 	andeq	r0, r0, fp, lsr #5
  4c:	73050402 	movwvc	r0, #21506	; 0x5402
  50:	03000001 	movweq	r0, #1
  54:	000000ca 	andeq	r0, r0, sl, asr #1
  58:	005e3802 	subseq	r3, lr, r2, lsl #16
  5c:	04020000 	streq	r0, [r2], #-0
  60:	00030907 	andeq	r0, r3, r7, lsl #18
  64:	05080200 	streq	r0, [r8, #-512]	; 0x200
  68:	00000149 	andeq	r0, r0, r9, asr #2
  6c:	0002f403 	andeq	pc, r2, r3, lsl #8
  70:	774e0200 	strbvc	r0, [lr, -r0, lsl #4]
  74:	02000000 	andeq	r0, r0, #0
  78:	02510708 	subseq	r0, r1, #8, 14	; 0x200000
  7c:	04040000 	streq	r0, [r4], #-0
  80:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
  84:	07040200 	streq	r0, [r4, -r0, lsl #4]
  88:	00000271 	andeq	r0, r0, r1, ror r2
  8c:	00010503 	andeq	r0, r1, r3, lsl #10
  90:	2c2a0300 	stccs	3, cr0, [sl], #-0
  94:	03000000 	movweq	r0, #0
  98:	00000268 	andeq	r0, r0, r8, ror #4
  9c:	00534203 	subseq	r4, r3, r3, lsl #4
  a0:	69030000 	stmdbvs	r3, {}	; <UNPREDICTABLE>
  a4:	03000000 	movweq	r0, #0
  a8:	00006c4e 	andeq	r6, r0, lr, asr #24
  ac:	04060500 	streq	r0, [r6], #-1280	; 0x500
  b0:	000000ad 	andeq	r0, r0, sp, lsr #1
  b4:	00003507 	andeq	r3, r0, r7, lsl #10
  b8:	00900100 	addseq	r0, r0, r0, lsl #2
  bc:	32000000 	andcc	r0, r0, #0
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	0000e69c 	muleq	r0, ip, r6
  c8:	01dd0800 	bicseq	r0, sp, r0, lsl #16
  cc:	90010000 	andls	r0, r1, r0
  d0:	00000097 	muleq	r0, r7, r0
  d4:	08749102 	ldmdaeq	r4!, {r1, r8, ip, pc}^
  d8:	0000011e 	andeq	r0, r0, lr, lsl r1
  dc:	00979001 	addseq	r9, r7, r1
  e0:	91020000 	mrsls	r0, (UNDEF: 2)
  e4:	29070070 	stmdbcs	r7, {r4, r5, r6}
  e8:	01000003 	tsteq	r0, r3
  ec:	000000e1 	andeq	r0, r0, r1, ror #1
  f0:	00007200 	andeq	r7, r0, r0, lsl #4
  f4:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
  f8:	08000001 	stmdaeq	r0, {r0}
  fc:	000001dd 	ldrdeq	r0, [r0], -sp
 100:	0097e101 	addseq	lr, r7, r1, lsl #2
 104:	91020000 	mrsls	r0, (UNDEF: 2)
 108:	028c0874 	addeq	r0, ip, #116, 16	; 0x740000
 10c:	e1010000 	mrs	r0, (UNDEF: 1)
 110:	00000126 	andeq	r0, r0, r6, lsr #2
 114:	08709102 	ldmdaeq	r0!, {r1, r8, ip, pc}^
 118:	00000294 	muleq	r0, r4, r2
 11c:	0097e101 	addseq	lr, r7, r1, lsl #2
 120:	91020000 	mrsls	r0, (UNDEF: 2)
 124:	0406006c 	streq	r0, [r6], #-108	; 0x6c
 128:	0000008c 	andeq	r0, r0, ip, lsl #1
 12c:	00004209 	andeq	r4, r0, r9, lsl #4
 130:	01190100 	tsteq	r9, r0, lsl #2
 134:	00000000 	andeq	r0, r0, r0
 138:	00000070 	andeq	r0, r0, r0, ror r0
 13c:	01709c01 	cmneq	r0, r1, lsl #24
 140:	dd0a0000 	stcle	0, cr0, [sl, #-0]
 144:	01000001 	tsteq	r0, r1
 148:	00970119 	addseq	r0, r7, r9, lsl r1
 14c:	91020000 	mrsls	r0, (UNDEF: 2)
 150:	028c0a74 	addeq	r0, ip, #116, 20	; 0x74000
 154:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
 158:	00012601 	andeq	r2, r1, r1, lsl #12
 15c:	70910200 	addsvc	r0, r1, r0, lsl #4
 160:	0002940a 	andeq	r9, r2, sl, lsl #8
 164:	01190100 	tsteq	r9, r0, lsl #2
 168:	00000097 	muleq	r0, r7, r0
 16c:	006c9102 	rsbeq	r9, ip, r2, lsl #2
 170:	00013e09 	andeq	r3, r1, r9, lsl #28
 174:	014e0100 	mrseq	r0, (UNDEF: 94)
 178:	00000000 	andeq	r0, r0, r0
 17c:	0000003a 	andeq	r0, r0, sl, lsr r0
 180:	01a59c01 			; <UNDEFINED> instruction: 0x01a59c01
 184:	dd0a0000 	stcle	0, cr0, [sl, #-0]
 188:	01000001 	tsteq	r0, r1
 18c:	0097014e 	addseq	r0, r7, lr, asr #2
 190:	91020000 	mrsls	r0, (UNDEF: 2)
 194:	028c0a74 	addeq	r0, ip, #116, 20	; 0x74000
 198:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
 19c:	00012601 	andeq	r2, r1, r1, lsl #12
 1a0:	70910200 	addsvc	r0, r1, r0, lsl #4
 1a4:	020c0900 	andeq	r0, ip, #0, 18
 1a8:	6c010000 	stcvs	0, cr0, [r1], {-0}
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00003c00 	andeq	r3, r0, r0, lsl #24
 1b4:	da9c0100 	ble	fe7005bc <AESConfigSet+0xfe7005bc>
 1b8:	0a000001 	beq	1c4 <.debug_info+0x1c4>
 1bc:	000001dd 	ldrdeq	r0, [r0], -sp
 1c0:	97016c01 	strls	r6, [r1, -r1, lsl #24]
 1c4:	02000000 	andeq	r0, r0, #0
 1c8:	720a7491 	andvc	r7, sl, #-1862270976	; 0x91000000
 1cc:	01000000 	mrseq	r0, (UNDEF: 0)
 1d0:	0126016c 	teqeq	r6, ip, ror #2
 1d4:	91020000 	mrsls	r0, (UNDEF: 2)
 1d8:	7d090070 	stcvc	0, cr0, [r9, #-448]	; 0xfffffe40
 1dc:	01000000 	mrseq	r0, (UNDEF: 0)
 1e0:	0000018a 	andeq	r0, r0, sl, lsl #3
 1e4:	00420000 	subeq	r0, r2, r0
 1e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1ec:	0000020f 	andeq	r0, r0, pc, lsl #4
 1f0:	0001dd0a 	andeq	sp, r1, sl, lsl #26
 1f4:	018a0100 	orreq	r0, sl, r0, lsl #2
 1f8:	00000097 	muleq	r0, r7, r0
 1fc:	0a749102 	beq	1d2460c <AESConfigSet+0x1d2460c>
 200:	0000009b 	muleq	r0, fp, r0
 204:	26018a01 	strcs	r8, [r1], -r1, lsl #20
 208:	02000001 	andeq	r0, r0, #1
 20c:	09007091 	stmdbeq	r0, {r0, r4, r7, ip, sp, lr}
 210:	0000010d 	andeq	r0, r0, sp, lsl #2
 214:	0001b201 	andeq	fp, r1, r1, lsl #4
 218:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
 21c:	01000000 	mrseq	r0, (UNDEF: 0)
 220:	0002449c 	muleq	r2, ip, r4
 224:	01dd0a00 	bicseq	r0, sp, r0, lsl #20
 228:	b2010000 	andlt	r0, r1, #0
 22c:	00009701 	andeq	r9, r0, r1, lsl #14
 230:	6c910200 	lfmvs	f0, 4, [r1], {0}
 234:	0000a70a 	andeq	sl, r0, sl, lsl #14
 238:	01b20100 			; <UNDEFINED> instruction: 0x01b20100
 23c:	000000a2 	andeq	r0, r0, r2, lsr #1
 240:	00609102 	rsbeq	r9, r0, r2, lsl #2
 244:	00033409 	andeq	r3, r3, r9, lsl #8
 248:	01d70100 	bicseq	r0, r7, r0, lsl #2
 24c:	00000000 	andeq	r0, r0, r0
 250:	0000001c 	andeq	r0, r0, ip, lsl r0
 254:	02799c01 	rsbseq	r9, r9, #256	; 0x100
 258:	dd0a0000 	stcle	0, cr0, [sl, #-0]
 25c:	01000001 	tsteq	r0, r1
 260:	009701d7 			; <UNDEFINED> instruction: 0x009701d7
 264:	91020000 	mrsls	r0, (UNDEF: 2)
 268:	01290a74 	teqeq	r9, r4, ror sl
 26c:	d7010000 	strle	r0, [r1, -r0]
 270:	00009701 	andeq	r9, r0, r1, lsl #14
 274:	70910200 	addsvc	r0, r1, r0, lsl #4
 278:	01a80b00 			; <UNDEFINED> instruction: 0x01a80b00
 27c:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
 280:	0002ee01 	andeq	lr, r2, r1, lsl #28
 284:	00000000 	andeq	r0, r0, r0
 288:	00009400 	andeq	r9, r0, r0, lsl #8
 28c:	ee9c0100 	fmle	f0, f4, f0
 290:	0a000002 	beq	2a0 <.debug_info+0x2a0>
 294:	000001dd 	ldrdeq	r0, [r0], -sp
 298:	9701f601 	strls	pc, [r1, -r1, lsl #12]
 29c:	02000000 	andeq	r0, r0, #0
 2a0:	d00a5c91 	mulle	sl, r1, ip
 2a4:	01000002 	tsteq	r0, r2
 2a8:	012601f6 	strdeq	r0, [r6, -r6]!
 2ac:	91020000 	mrsls	r0, (UNDEF: 2)
 2b0:	02c60a58 	sbceq	r0, r6, #88, 20	; 0x58000
 2b4:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
 2b8:	00008c01 	andeq	r8, r0, r1, lsl #24
 2bc:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
 2c0:	0002ff0c 	andeq	pc, r2, ip, lsl #30
 2c4:	01f80100 	mvnseq	r0, r0, lsl #2
 2c8:	0000030c 	andeq	r0, r0, ip, lsl #6
 2cc:	0c609102 	stfeqp	f1, [r0], #-8
 2d0:	0000017c 	andeq	r0, r0, ip, ror r1
 2d4:	8c01f901 	stchi	9, cr15, [r1], {1}
 2d8:	02000000 	andeq	r0, r0, #0
 2dc:	de0c7791 	mcrle	7, 0, r7, cr12, cr1, {4}
 2e0:	01000000 	mrseq	r0, (UNDEF: 0)
 2e4:	012601fa 	strdeq	r0, [r6, -sl]!
 2e8:	91020000 	mrsls	r0, (UNDEF: 2)
 2ec:	01020070 	tsteq	r2, r0, ror r0
 2f0:	0002ee02 	andeq	lr, r2, r2, lsl #28
 2f4:	00970d00 	addseq	r0, r7, r0, lsl #26
 2f8:	03050000 	movweq	r0, #20480	; 0x5000
 2fc:	050e0000 	streq	r0, [lr, #-0]
 300:	03000003 	movweq	r0, #3
 304:	07040200 	streq	r0, [r4, -r0, lsl #4]
 308:	00000092 	muleq	r0, r2, r0
 30c:	0002f50f 	andeq	pc, r2, pc, lsl #10
 310:	00b20900 	adcseq	r0, r2, r0, lsl #18
 314:	37010000 	strcc	r0, [r1, -r0]
 318:	00000002 	andeq	r0, r0, r2
 31c:	00008e00 	andeq	r8, r0, r0, lsl #28
 320:	829c0100 	addshi	r0, ip, #0, 2
 324:	0a000003 	beq	338 <.debug_info+0x338>
 328:	000001dd 	ldrdeq	r0, [r0], -sp
 32c:	97023701 	strls	r3, [r2, -r1, lsl #14]
 330:	02000000 	andeq	r0, r0, #0
 334:	d00a5c91 	mulle	sl, r1, ip
 338:	01000002 	tsteq	r0, r2
 33c:	01260237 	teqeq	r6, r7, lsr r2
 340:	91020000 	mrsls	r0, (UNDEF: 2)
 344:	02c60a58 	sbceq	r0, r6, #88, 20	; 0x58000
 348:	37010000 	strcc	r0, [r1, -r0]
 34c:	00008c02 	andeq	r8, r0, r2, lsl #24
 350:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
 354:	0002ff0c 	andeq	pc, r2, ip, lsl #30
 358:	02390100 	eorseq	r0, r9, #0, 2
 35c:	00000382 	andeq	r0, r0, r2, lsl #7
 360:	0c609102 	stfeqp	f1, [r0], #-8
 364:	0000017c 	andeq	r0, r0, ip, ror r1
 368:	8c023a01 	stchi	10, cr3, [r2], {1}
 36c:	02000000 	andeq	r0, r0, #0
 370:	de0c7791 	mcrle	7, 0, r7, cr12, cr1, {4}
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	0126023b 	teqeq	r6, fp, lsr r2
 37c:	91020000 	mrsls	r0, (UNDEF: 2)
 380:	f50f0070 			; <UNDEFINED> instruction: 0xf50f0070
 384:	0b000002 	bleq	394 <.debug_info+0x394>
 388:	00000190 	muleq	r0, r0, r1
 38c:	ee027101 	adfs	f7, f2, f1
 390:	00000002 	andeq	r0, r0, r2
 394:	a4000000 	strge	r0, [r0], #-0
 398:	01000000 	mrseq	r0, (UNDEF: 0)
 39c:	0003fc9c 	muleq	r3, ip, ip
 3a0:	01dd0a00 	bicseq	r0, sp, r0, lsl #20
 3a4:	71010000 	mrsvc	r0, (UNDEF: 1)
 3a8:	00009702 	andeq	r9, r0, r2, lsl #14
 3ac:	5c910200 	lfmpl	f0, 4, [r1], {0}
 3b0:	00002d0a 	andeq	r2, r0, sl, lsl #26
 3b4:	02710100 	rsbseq	r0, r1, #0, 2
 3b8:	00000126 	andeq	r0, r0, r6, lsr #2
 3bc:	0a589102 	beq	16247cc <AESConfigSet+0x16247cc>
 3c0:	000002c6 	andeq	r0, r0, r6, asr #5
 3c4:	8c027101 	stfhis	f7, [r2], {1}
 3c8:	02000000 	andeq	r0, r0, #0
 3cc:	000c5791 	muleq	ip, r1, r7
 3d0:	01000000 	mrseq	r0, (UNDEF: 0)
 3d4:	03fc0273 	mvnseq	r0, #805306375	; 0x30000007
 3d8:	91020000 	mrsls	r0, (UNDEF: 2)
 3dc:	017c0c60 	cmneq	ip, r0, ror #24
 3e0:	74010000 	strvc	r0, [r1], #-0
 3e4:	00008c02 	andeq	r8, r0, r2, lsl #24
 3e8:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 3ec:	00036b0c 	andeq	r6, r3, ip, lsl #22
 3f0:	02750100 	rsbseq	r0, r5, #0, 2
 3f4:	00000126 	andeq	r0, r0, r6, lsr #2
 3f8:	00709102 	rsbseq	r9, r0, r2, lsl #2
 3fc:	0002f50f 	andeq	pc, r2, pc, lsl #10
 400:	00eb0900 	rsceq	r0, fp, r0, lsl #18
 404:	b1010000 	mrslt	r0, (UNDEF: 1)
 408:	00000002 	andeq	r0, r0, r2
 40c:	00009c00 	andeq	r9, r0, r0, lsl #24
 410:	729c0100 	addsvc	r0, ip, #0, 2
 414:	0a000004 	beq	42c <.debug_info+0x42c>
 418:	000001dd 	ldrdeq	r0, [r0], -sp
 41c:	9702b101 	strls	fp, [r2, -r1, lsl #2]
 420:	02000000 	andeq	r0, r0, #0
 424:	2d0a5c91 	stccs	12, cr5, [sl, #-580]	; 0xfffffdbc
 428:	01000000 	mrseq	r0, (UNDEF: 0)
 42c:	012602b1 			; <UNDEFINED> instruction: 0x012602b1
 430:	91020000 	mrsls	r0, (UNDEF: 2)
 434:	02c60a58 	sbceq	r0, r6, #88, 20	; 0x58000
 438:	b1010000 	mrslt	r0, (UNDEF: 1)
 43c:	00008c02 	andeq	r8, r0, r2, lsl #24
 440:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
 444:	0000000c 	andeq	r0, r0, ip
 448:	02b30100 	adcseq	r0, r3, #0, 2
 44c:	00000472 	andeq	r0, r0, r2, ror r4
 450:	0c609102 	stfeqp	f1, [r0], #-8
 454:	0000017c 	andeq	r0, r0, ip, ror r1
 458:	8c02b401 	cfstrshi	mvf11, [r2], {1}
 45c:	02000000 	andeq	r0, r0, #0
 460:	6b0c7791 	blvs	31de4c <AESConfigSet+0x31de4c>
 464:	01000003 	tsteq	r0, r3
 468:	012602b5 			; <UNDEFINED> instruction: 0x012602b5
 46c:	91020000 	mrsls	r0, (UNDEF: 2)
 470:	f50f0070 			; <UNDEFINED> instruction: 0xf50f0070
 474:	10000002 	andne	r0, r0, r2
 478:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
 47c:	ee02f001 	cdp	0, 0, cr15, cr2, cr1, {0}
 480:	00000002 	andeq	r0, r0, r2
 484:	ac000000 	stcge	0, cr0, [r0], {-0}
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	0004fb9c 	muleq	r4, ip, fp
 490:	01dd0a00 	bicseq	r0, sp, r0, lsl #20
 494:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
 498:	00009702 	andeq	r9, r0, r2, lsl #14
 49c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 4a0:	00002d0a 	andeq	r2, r0, sl, lsl #26
 4a4:	02f00100 	rscseq	r0, r0, #0, 2
 4a8:	00000126 	andeq	r0, r0, r6, lsr #2
 4ac:	0a609102 	beq	18248bc <AESConfigSet+0x18248bc>
 4b0:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4b4:	2602f001 	strcs	pc, [r2], -r1
 4b8:	02000001 	andeq	r0, r0, #1
 4bc:	290a5c91 	stmdbcs	sl, {r0, r4, r7, sl, fp, ip, lr}
 4c0:	01000001 	tsteq	r0, r1
 4c4:	009702f1 			; <UNDEFINED> instruction: 0x009702f1
 4c8:	91020000 	mrsls	r0, (UNDEF: 2)
 4cc:	01340c58 	teqeq	r4, r8, asr ip
 4d0:	f3010000 	vhadd.u8	d0, d1, d0
 4d4:	00009702 	andeq	r9, r0, r2, lsl #14
 4d8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 4dc:	0000130c 	andeq	r1, r0, ip, lsl #6
 4e0:	02f30100 	rscseq	r0, r3, #0, 2
 4e4:	00000097 	muleq	r0, r7, r0
 4e8:	0c709102 	ldfeqp	f1, [r0], #-8
 4ec:	00000165 	andeq	r0, r0, r5, ror #2
 4f0:	9702f301 	strls	pc, [r2, -r1, lsl #6]
 4f4:	02000000 	andeq	r0, r0, #0
 4f8:	10006c91 	mulne	r0, r1, ip
 4fc:	000002a0 	andeq	r0, r0, r0, lsr #5
 500:	ee033f01 	cdp	15, 0, cr3, cr3, cr1, {0}
 504:	00000002 	andeq	r0, r0, r2
 508:	a4000000 	strge	r0, [r0], #-0
 50c:	01000000 	mrseq	r0, (UNDEF: 0)
 510:	00057f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
 514:	01dd0a00 	bicseq	r0, sp, r0, lsl #20
 518:	3f010000 	svccc	0x00010000
 51c:	00009703 	andeq	r9, r0, r3, lsl #14
 520:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 524:	00002d0a 	andeq	r2, r0, sl, lsl #26
 528:	033f0100 	teqeq	pc, #0, 2
 52c:	00000126 	andeq	r0, r0, r6, lsr #2
 530:	0a609102 	beq	1824940 <AESConfigSet+0x1824940>
 534:	00000129 	andeq	r0, r0, r9, lsr #2
 538:	97033f01 	strls	r3, [r3, -r1, lsl #30]
 53c:	02000000 	andeq	r0, r0, #0
 540:	be0a5c91 	mcrlt	12, 0, r5, cr10, cr1, {4}
 544:	01000002 	tsteq	r0, r2
 548:	01260340 	teqeq	r6, r0, asr #6
 54c:	91020000 	mrsls	r0, (UNDEF: 2)
 550:	01340c58 	teqeq	r4, r8, asr ip
 554:	42010000 	andmi	r0, r1, #0
 558:	00009703 	andeq	r9, r0, r3, lsl #14
 55c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 560:	0000130c 	andeq	r1, r0, ip, lsl #6
 564:	03420100 	movteq	r0, #8448	; 0x2100
 568:	00000097 	muleq	r0, r7, r0
 56c:	0c709102 	ldfeqp	f1, [r0], #-8
 570:	00000165 	andeq	r0, r0, r5, ror #2
 574:	97034201 	strls	r4, [r3, -r1, lsl #4]
 578:	02000000 	andeq	r0, r0, #0
 57c:	10006c91 	mulne	r0, r1, ip
 580:	00000349 	andeq	r0, r0, r9, asr #6
 584:	ee039901 	cdp	9, 0, cr9, cr3, cr1, {0}
 588:	00000002 	andeq	r0, r0, r2
 58c:	b4000000 	strlt	r0, [r0], #-0
 590:	01000000 	mrseq	r0, (UNDEF: 0)
 594:	0006129c 	muleq	r6, ip, r2
 598:	01dd0a00 	bicseq	r0, sp, r0, lsl #20
 59c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
 5a0:	00009703 	andeq	r9, r0, r3, lsl #14
 5a4:	6c910200 	lfmvs	f0, 4, [r1], {0}
 5a8:	00002d0a 	andeq	r2, r0, sl, lsl #26
 5ac:	03990100 	orrseq	r0, r9, #0, 2
 5b0:	00000126 	andeq	r0, r0, r6, lsr #2
 5b4:	0a689102 	beq	1a249c4 <AESConfigSet+0x1a249c4>
 5b8:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 5bc:	26039901 	strcs	r9, [r3], -r1, lsl #18
 5c0:	02000001 	andeq	r0, r0, #1
 5c4:	290a6491 	stmdbcs	sl, {r0, r4, r7, sl, sp, lr}
 5c8:	01000001 	tsteq	r0, r1
 5cc:	0097039a 	umullseq	r0, r7, sl, r3
 5d0:	91020000 	mrsls	r0, (UNDEF: 2)
 5d4:	00be0a60 	adcseq	r0, lr, r0, ror #20
 5d8:	9a010000 	bls	405e0 <AESConfigSet+0x405e0>
 5dc:	00012603 	andeq	r2, r1, r3, lsl #12
 5e0:	00910200 	addseq	r0, r1, r0, lsl #4
 5e4:	0001ce0a 	andeq	ip, r1, sl, lsl #28
 5e8:	039b0100 	orrseq	r0, fp, #0, 2
 5ec:	00000097 	muleq	r0, r7, r0
 5f0:	0a049102 	beq	124a00 <AESConfigSet+0x124a00>
 5f4:	000002be 			; <UNDEFINED> instruction: 0x000002be
 5f8:	26039b01 	strcs	r9, [r3], -r1, lsl #22
 5fc:	02000001 	andeq	r0, r0, #1
 600:	340c0891 	strcc	r0, [ip], #-2193	; 0x891
 604:	01000001 	tsteq	r0, r1
 608:	0097039d 	umullseq	r0, r7, sp, r3
 60c:	91020000 	mrsls	r0, (UNDEF: 2)
 610:	5c0b0074 	stcpl	0, cr0, [fp], {116}	; 0x74
 614:	01000000 	mrseq	r0, (UNDEF: 0)
 618:	009703f3 			; <UNDEFINED> instruction: 0x009703f3
 61c:	00000000 	andeq	r0, r0, r0
 620:	00640000 	rsbeq	r0, r4, r0
 624:	9c010000 	stcls	0, cr0, [r1], {-0}
 628:	00000669 	andeq	r0, r0, r9, ror #12
 62c:	0001dd0a 	andeq	sp, r1, sl, lsl #26
 630:	03f30100 	mvnseq	r0, #0, 2
 634:	00000097 	muleq	r0, r7, r0
 638:	0a6c9102 	beq	1b24a48 <AESConfigSet+0x1b24a48>
 63c:	000003cf 	andeq	r0, r0, pc, asr #7
 640:	ee03f301 	cdp	3, 0, cr15, cr3, cr1, {0}
 644:	02000002 	andeq	r0, r0, #2
 648:	d50c6b91 	strle	r6, [ip, #-2961]	; 0xb91
 64c:	01000000 	mrseq	r0, (UNDEF: 0)
 650:	009703f5 			; <UNDEFINED> instruction: 0x009703f5
 654:	91020000 	mrsls	r0, (UNDEF: 2)
 658:	01570c74 	cmpeq	r7, r4, ror ip
 65c:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
 660:	00009703 	andeq	r9, r0, r3, lsl #14
 664:	70910200 	addsvc	r0, r1, r0, lsl #4
 668:	00f80900 	rscseq	r0, r8, r0, lsl #18
 66c:	2a010000 	bcs	40674 <AESConfigSet+0x40674>
 670:	00000004 	andeq	r0, r0, r4
 674:	00004600 	andeq	r4, r0, r0, lsl #12
 678:	9e9c0100 	fmllse	f0, f4, f0
 67c:	0a000006 	beq	69c <.debug_info+0x69c>
 680:	000001dd 	ldrdeq	r0, [r0], -sp
 684:	97042a01 	strls	r2, [r4, -r1, lsl #20]
 688:	02000000 	andeq	r0, r0, #0
 68c:	200a7491 	mulcs	sl, r1, r4
 690:	01000000 	mrseq	r0, (UNDEF: 0)
 694:	0097042a 	addseq	r0, r7, sl, lsr #8
 698:	91020000 	mrsls	r0, (UNDEF: 2)
 69c:	7e090070 	mcrvc	0, 0, r0, cr9, cr0, {3}
 6a0:	01000002 	tsteq	r0, r2
 6a4:	0000045b 	andeq	r0, r0, fp, asr r4
 6a8:	00460000 	subeq	r0, r6, r0
 6ac:	9c010000 	stcls	0, cr0, [r1], {-0}
 6b0:	000006d3 	ldrdeq	r0, [r0], -r3
 6b4:	0001dd0a 	andeq	sp, r1, sl, lsl #26
 6b8:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
 6bc:	00000097 	muleq	r0, r7, r0
 6c0:	0a749102 	beq	1d24ad0 <AESConfigSet+0x1d24ad0>
 6c4:	00000020 	andeq	r0, r0, r0, lsr #32
 6c8:	97045b01 	strls	r5, [r4, -r1, lsl #22]
 6cc:	02000000 	andeq	r0, r0, #0
 6d0:	09007091 	stmdbeq	r0, {r0, r4, r7, ip, sp, lr}
 6d4:	000002d9 	ldrdeq	r0, [r0], -r9
 6d8:	00048801 	andeq	r8, r4, r1, lsl #16
 6dc:	26000000 	strcs	r0, [r0], -r0
 6e0:	01000000 	mrseq	r0, (UNDEF: 0)
 6e4:	0007089c 	muleq	r7, ip, r8
 6e8:	01dd0a00 	bicseq	r0, sp, r0, lsl #20
 6ec:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
 6f0:	00009704 	andeq	r9, r0, r4, lsl #14
 6f4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 6f8:	0000200a 	andeq	r2, r0, sl
 6fc:	04880100 	streq	r0, [r8], #256	; 0x100
 700:	00000097 	muleq	r0, r7, r0
 704:	00709102 	rsbseq	r9, r0, r2, lsl #2
 708:	00004d11 	andeq	r4, r0, r1, lsl sp
 70c:	04b00100 	ldrteq	r0, [r0], #256	; 0x100
 710:	00000000 	andeq	r0, r0, r0
 714:	0000001e 	andeq	r0, r0, lr, lsl r0
 718:	073d9c01 	ldreq	r9, [sp, -r1, lsl #24]!
 71c:	dd0a0000 	stcle	0, cr0, [sl, #-0]
 720:	01000001 	tsteq	r0, r1
 724:	009704b0 			; <UNDEFINED> instruction: 0x009704b0
 728:	91020000 	mrsls	r0, (UNDEF: 2)
 72c:	01e60a74 	mvneq	r0, r4, ror sl
 730:	b0010000 	andlt	r0, r1, r0
 734:	0000ae04 	andeq	sl, r0, r4, lsl #28
 738:	70910200 	addsvc	r0, r1, r0, lsl #4
 73c:	035a1100 	cmpeq	sl, #0, 2
 740:	d2010000 	andle	r0, r1, #0
 744:	00000004 	andeq	r0, r0, r4
 748:	00001a00 	andeq	r1, r0, r0, lsl #20
 74c:	639c0100 	orrsvs	r0, ip, #0, 2
 750:	0a000007 	beq	774 <.debug_info+0x774>
 754:	000001dd 	ldrdeq	r0, [r0], -sp
 758:	9704d201 	strls	sp, [r4, -r1, lsl #4]
 75c:	02000000 	andeq	r0, r0, #0
 760:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
 764:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 768:	0004f701 	andeq	pc, r4, r1, lsl #14
 76c:	24000000 	strcs	r0, [r0], #-0
 770:	01000000 	mrseq	r0, (UNDEF: 0)
 774:	0007989c 	muleq	r7, ip, r8
 778:	01dd0a00 	bicseq	r0, sp, r0, lsl #20
 77c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
 780:	00009704 	andeq	r9, r0, r4, lsl #14
 784:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 788:	0000090a 	andeq	r0, r0, sl, lsl #18
 78c:	04f70100 	ldrbteq	r0, [r7], #256	; 0x100
 790:	00000097 	muleq	r0, r7, r0
 794:	00709102 	rsbseq	r9, r0, r2, lsl #2
 798:	00031b12 	andeq	r1, r3, r2, lsl fp
 79c:	051c0100 	ldreq	r0, [ip, #-256]	; 0x100
 7a0:	00000000 	andeq	r0, r0, r0
 7a4:	00000026 	andeq	r0, r0, r6, lsr #32
 7a8:	dd0a9c01 	stcle	12, cr9, [sl, #-4]
 7ac:	01000001 	tsteq	r0, r1
 7b0:	0097051c 	addseq	r0, r7, ip, lsl r5
 7b4:	91020000 	mrsls	r0, (UNDEF: 2)
 7b8:	00090a74 	andeq	r0, r9, r4, ror sl
 7bc:	1c010000 	stcne	0, cr0, [r1], {-0}
 7c0:	00009705 	andeq	r9, r0, r5, lsl #14
 7c4:	70910200 	addsvc	r0, r1, r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <AESConfigSet+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <AESConfigSet+0x380c28>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <AESConfigSet+0x2c00c4>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	15050000 	strne	r0, [r5, #-0]
  38:	00192700 	andseq	r2, r9, r0, lsl #14
  3c:	000f0600 	andeq	r0, pc, r0, lsl #12
  40:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  44:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  48:	03193f01 	tsteq	r9, #1, 30
  4c:	3b0b3a0e 	blcc	2ce88c <AESConfigSet+0x2ce88c>
  50:	1119270b 	tstne	r9, fp, lsl #14
  54:	40061201 	andmi	r1, r6, r1, lsl #4
  58:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  5c:	00001301 	andeq	r1, r0, r1, lsl #6
  60:	03000508 	movweq	r0, #1288	; 0x508
  64:	3b0b3a0e 	blcc	2ce8a4 <AESConfigSet+0x2ce8a4>
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	09000018 	stmdbeq	r0, {r3, r4}
  70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  74:	0b3a0e03 	bleq	e83888 <AESConfigSet+0xe83888>
  78:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050a00 	andeq	r0, r5, r0, lsl #20
  8c:	0b3a0e03 	bleq	e838a0 <AESConfigSet+0xe838a0>
  90:	1349053b 	movtne	r0, #38203	; 0x953b
  94:	00001802 	andeq	r1, r0, r2, lsl #16
  98:	3f012e0b 	svccc	0x00012e0b
  9c:	3a0e0319 	bcc	380d08 <AESConfigSet+0x380d08>
  a0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  a4:	11134919 	tstne	r3, r9, lsl r9
  a8:	40061201 	andmi	r1, r6, r1, lsl #4
  ac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b0:	00001301 	andeq	r1, r0, r1, lsl #6
  b4:	0300340c 	movweq	r3, #1036	; 0x40c
  b8:	3b0b3a0e 	blcc	2ce8f8 <AESConfigSet+0x2ce8f8>
  bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
  c0:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  c4:	13490101 	movtne	r0, #37121	; 0x9101
  c8:	00001301 	andeq	r1, r0, r1, lsl #6
  cc:	4900210e 	stmdbmi	r0, {r1, r2, r3, r8, sp}
  d0:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d4:	00350f00 	eorseq	r0, r5, r0, lsl #30
  d8:	00001349 	andeq	r1, r0, r9, asr #6
  dc:	3f012e10 	svccc	0x00012e10
  e0:	3a0e0319 	bcc	380d4c <AESConfigSet+0x380d4c>
  e4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  e8:	11134919 	tstne	r3, r9, lsl r9
  ec:	40061201 	andmi	r1, r6, r1, lsl #4
  f0:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  f4:	00001301 	andeq	r1, r0, r1, lsl #6
  f8:	3f012e11 	svccc	0x00012e11
  fc:	3a0e0319 	bcc	380d68 <AESConfigSet+0x380d68>
 100:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 104:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 108:	96184006 	ldrls	r4, [r8], -r6
 10c:	13011942 	movwne	r1, #6466	; 0x1942
 110:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 114:	03193f01 	tsteq	r9, #1, 30
 118:	3b0b3a0e 	blcc	2ce958 <AESConfigSet+0x2ce958>
 11c:	11192705 	tstne	r9, r5, lsl #14
 120:	40061201 	andmi	r1, r6, r1, lsl #4
 124:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 128:	Address 0x00000128 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000cc 	andeq	r0, r0, ip, asr #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000032 	andeq	r0, r0, r2, lsr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000072 	andeq	r0, r0, r2, ror r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000070 	andeq	r0, r0, r0, ror r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000003a 	andeq	r0, r0, sl, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000003c 	andeq	r0, r0, ip, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000042 	andeq	r0, r0, r2, asr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	0000002e 	andeq	r0, r0, lr, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000094 	muleq	r0, r4, r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000008e 	andeq	r0, r0, lr, lsl #1
  60:	00000000 	andeq	r0, r0, r0
  64:	000000a4 	andeq	r0, r0, r4, lsr #1
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000009c 	muleq	r0, ip, r0
  70:	00000000 	andeq	r0, r0, r0
  74:	000000ac 	andeq	r0, r0, ip, lsr #1
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000a4 	andeq	r0, r0, r4, lsr #1
  80:	00000000 	andeq	r0, r0, r0
  84:	000000b4 	strheq	r0, [r0], -r4
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000064 	andeq	r0, r0, r4, rrx
  90:	00000000 	andeq	r0, r0, r0
  94:	00000046 	andeq	r0, r0, r6, asr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000046 	andeq	r0, r0, r6, asr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000026 	andeq	r0, r0, r6, lsr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000001e 	andeq	r0, r0, lr, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000001a 	andeq	r0, r0, sl, lsl r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000024 	andeq	r0, r0, r4, lsr #32
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000032 	andeq	r0, r0, r2, lsr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	00000072 	andeq	r0, r0, r2, ror r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000070 	andeq	r0, r0, r0, ror r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000003a 	andeq	r0, r0, sl, lsr r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0000003c 	andeq	r0, r0, ip, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000042 	andeq	r0, r0, r2, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	0000002e 	andeq	r0, r0, lr, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001c 	andeq	r0, r0, ip, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000094 	muleq	r0, r4, r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000008e 	andeq	r0, r0, lr, lsl #1
  50:	00000000 	andeq	r0, r0, r0
  54:	000000a4 	andeq	r0, r0, r4, lsr #1
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000009c 	muleq	r0, ip, r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000000ac 	andeq	r0, r0, ip, lsr #1
  68:	00000000 	andeq	r0, r0, r0
  6c:	000000a4 	andeq	r0, r0, r4, lsr #1
  70:	00000000 	andeq	r0, r0, r0
  74:	000000b4 	strheq	r0, [r0], -r4
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000064 	andeq	r0, r0, r4, rrx
  80:	00000000 	andeq	r0, r0, r0
  84:	00000046 	andeq	r0, r0, r6, asr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000046 	andeq	r0, r0, r6, asr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000026 	andeq	r0, r0, r6, lsr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000001e 	andeq	r0, r0, lr, lsl r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000001a 	andeq	r0, r0, sl, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000024 	andeq	r0, r0, r4, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000037a 	andeq	r0, r0, sl, ror r3
   4:	006f0002 	rsbeq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	752f002e 	strvc	r0, [pc, #-46]!	; fffffff6 <AESConfigSet+0xfffffff6>
  20:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  24:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  28:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  2c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  30:	616d2f62 	cmnvs	sp, r2, ror #30
  34:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
  38:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffdb <AESConfigSet+0xffffffdb>
  3c:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  40:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  44:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  48:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  4c:	61000062 	tstvs	r0, r2, rrx
  50:	632e7365 	teqvs	lr, #-1811939327	; 0x94000001
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
  5c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
  60:	7079745f 	rsbsvc	r7, r9, pc, asr r4
  64:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  68:	00000200 	andeq	r0, r0, r0, lsl #4
  6c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  70:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	00000300 	andeq	r0, r0, r0, lsl #6
  78:	02050000 	andeq	r0, r5, #0
  7c:	00000000 	andeq	r0, r0, r0
  80:	01019003 	tsteq	r1, r3
  84:	76583203 	ldrbvc	r3, [r8], -r3, lsl #4
  88:	05024b50 	streq	r4, [r2, #-2896]	; 0xb50
  8c:	00010100 	andeq	r0, r1, r0, lsl #2
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	e1030000 	mrs	r0, (UNDEF: 3)
  98:	0c030101 	stfeqs	f0, [r3], {1}
  9c:	59595966 	ldmdbpl	r9, {r1, r2, r5, r6, r8, fp, ip, lr}^
  a0:	5e593e5d 	mrcpl	14, 2, r3, cr9, cr13, {2}
  a4:	025a593e 	subseq	r5, sl, #1015808	; 0xf8000
  a8:	01010005 	tsteq	r1, r5
  ac:	00020500 	andeq	r0, r2, r0, lsl #10
  b0:	03000000 	movweq	r0, #0
  b4:	03010299 	movweq	r0, #4761	; 0x1299
  b8:	5959660c 	ldmdbpl	r9, {r2, r3, r9, sl, sp, lr}^
  bc:	593e5d59 	ldmdbpl	lr!, {r0, r3, r4, r6, r8, sl, fp, ip, lr}
  c0:	5a4b3e5e 	bpl	12cfa40 <AESConfigSet+0x12cfa40>
  c4:	01000502 	tsteq	r0, r2, lsl #10
  c8:	02050001 	andeq	r0, r5, #1
  cc:	00000000 	andeq	r0, r0, r0
  d0:	0102ce03 	tsteq	r2, r3, lsl #28
  d4:	59580903 	ldmdbpl	r8, {r0, r1, r8, fp}^
  d8:	02594b59 	subseq	r4, r9, #91136	; 0x16400
  dc:	01010005 	tsteq	r1, r5
  e0:	00020500 	andeq	r0, r2, r0, lsl #10
  e4:	03000000 	movweq	r0, #0
  e8:	030102ec 	movweq	r0, #4844	; 0x12ec
  ec:	59595809 	ldmdbpl	r9, {r0, r3, fp, ip, lr}^
  f0:	05025959 	streq	r5, [r2, #-2393]	; 0x959
  f4:	00010100 	andeq	r0, r1, r0, lsl #2
  f8:	00000205 	andeq	r0, r0, r5, lsl #4
  fc:	8a030000 	bhi	c0104 <AESConfigSet+0xc0104>
 100:	09030103 	stmdbeq	r3, {r0, r1, r8}
 104:	67675958 			; <UNDEFINED> instruction: 0x67675958
 108:	00050267 	andeq	r0, r5, r7, ror #4
 10c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 110:	00000002 	andeq	r0, r0, r2
 114:	03b20300 			; <UNDEFINED> instruction: 0x03b20300
 118:	66090301 	strvs	r0, [r9], -r1, lsl #6
 11c:	0402914b 	streq	r9, [r2], #-331	; 0x14b
 120:	00010100 	andeq	r0, r1, r0, lsl #2
 124:	00000205 	andeq	r0, r0, r5, lsl #4
 128:	d7030000 	strle	r0, [r3, -r0]
 12c:	09030103 	stmdbeq	r3, {r0, r1, r8}
 130:	05024b58 	streq	r4, [r2, #-2904]	; 0xb58
 134:	00010100 	andeq	r0, r1, r0, lsl #2
 138:	00000205 	andeq	r0, r0, r5, lsl #4
 13c:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
 140:	007c0103 	rsbseq	r0, ip, r3, lsl #2
 144:	06010402 	streq	r0, [r1], -r2, lsl #8
 148:	353e063c 	ldrcc	r0, [lr, #-1596]!	; 0x63c
 14c:	4b4b3476 	blmi	12cd32c <AESConfigSet+0x12cd32c>
 150:	003d4f4b 	eorseq	r4, sp, fp, asr #30
 154:	4c020402 	cfstrsmi	mvf0, [r2], {2}
 158:	02040200 	andeq	r0, r4, #0, 4
 15c:	0402009c 	streq	r0, [r2], #-156	; 0x9c
 160:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
 164:	0602215f 			; <UNDEFINED> instruction: 0x0602215f
 168:	00010100 	andeq	r0, r1, r0, lsl #2
 16c:	00000205 	andeq	r0, r0, r5, lsl #4
 170:	b7030000 	strlt	r0, [r3, -r0]
 174:	09030104 	stmdbeq	r3, {r2, r8}
 178:	04020074 	streq	r0, [r2], #-116	; 0x74
 17c:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 180:	0200273e 	andeq	r2, r0, #16252928	; 0xf80000
 184:	20060104 	andcs	r0, r6, r4, lsl #2
 188:	4b4b7b06 	blmi	12deda8 <AESConfigSet+0x12deda8>
 18c:	003d4e4b 	eorseq	r4, sp, fp, asr #28
 190:	4c020402 	cfstrsmi	mvf0, [r2], {2}
 194:	02040200 	andeq	r0, r4, #0, 4
 198:	0402009c 	streq	r0, [r2], #-156	; 0x9c
 19c:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
 1a0:	0502215d 	streq	r2, [r2, #-349]	; 0x15d
 1a4:	00010100 	andeq	r0, r1, r0, lsl #2
 1a8:	00000205 	andeq	r0, r0, r5, lsl #4
 1ac:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
 1b0:	8a750104 	bhi	1d405c8 <AESConfigSet+0x1d405c8>
 1b4:	01040200 	mrseq	r0, R12_usr
 1b8:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
 1bc:	3d357634 	ldccc	6, cr7, [r5, #-208]!	; 0xffffff30
 1c0:	02040200 	andeq	r0, r4, #0, 4
 1c4:	0402004c 	streq	r0, [r2], #-76	; 0x4c
 1c8:	02009c02 	andeq	r9, r0, #512	; 0x200
 1cc:	58060104 	stmdapl	r6, {r2, r8}
 1d0:	4b4b5f06 	blmi	12d7df0 <AESConfigSet+0x12d7df0>
 1d4:	02214f4b 	eoreq	r4, r1, #300	; 0x12c
 1d8:	01010006 	tsteq	r1, r6
 1dc:	00020500 	andeq	r0, r2, r0, lsl #10
 1e0:	03000000 	movweq	r0, #0
 1e4:	750105b1 	strvc	r0, [r1, #-1457]	; 0x5b1
 1e8:	04020089 	streq	r0, [r2], #-137	; 0x89
 1ec:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 1f0:	0200253e 	andeq	r2, r0, #260046848	; 0xf800000
 1f4:	20060104 	andcs	r0, r6, r4, lsl #2
 1f8:	003d7b06 	eorseq	r7, sp, r6, lsl #22
 1fc:	4c020402 	cfstrsmi	mvf0, [r2], {2}
 200:	02040200 	andeq	r0, r4, #0, 4
 204:	0402009c 	streq	r0, [r2], #-156	; 0x9c
 208:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
 20c:	4b4b4b60 	blmi	12d2f94 <AESConfigSet+0x12d2f94>
 210:	0005024b 	andeq	r0, r5, fp, asr #4
 214:	05000101 	streq	r0, [r0, #-257]	; 0x101
 218:	00000002 	andeq	r0, r0, r2
 21c:	05f10300 	ldrbeq	r0, [r1, #768]!	; 0x300
 220:	740c0301 	strvc	r0, [ip], #-769	; 0x301
 224:	02003da3 	andeq	r3, r0, #10432	; 0x28c0
 228:	00410204 	subeq	r0, r1, r4, lsl #4
 22c:	95020402 	strls	r0, [r2, #-1026]	; 0x402
 230:	02040200 	andeq	r0, r4, #0, 4
 234:	00907603 	addseq	r7, r0, r3, lsl #12
 238:	06010402 	streq	r0, [r1], -r2, lsl #8
 23c:	1103063c 	tstne	r3, ip, lsr r6
 240:	cd414b4a 	vstrgt	d20, [r1, #-296]	; 0xfffffed8
 244:	040221d0 	streq	r2, [r2], #-464	; 0x1d0
 248:	00010100 	andeq	r0, r1, r0, lsl #2
 24c:	00000205 	andeq	r0, r0, r5, lsl #4
 250:	c0030000 	andgt	r0, r3, r0
 254:	0b030106 	bleq	c0674 <AESConfigSet+0xc0674>
 258:	9e090374 	mcrls	3, 0, r0, cr9, cr4, {3}
 25c:	0402003d 	streq	r0, [r2], #-61	; 0x3d
 260:	02004102 	andeq	r4, r0, #-2147483648	; 0x80000000
 264:	008b0204 	addeq	r0, fp, r4, lsl #4
 268:	06010402 	streq	r0, [r1], -r2, lsl #8
 26c:	0b03063c 	bleq	c1b64 <AESConfigSet+0xc1b64>
 270:	ce414b4a 	vmlsgt.f64	d20, d1, d10
 274:	01040200 	mrseq	r0, R12_usr
 278:	97062e06 	strls	r2, [r6, -r6, lsl #28]
 27c:	04022179 	streq	r2, [r2], #-377	; 0x179
 280:	00010100 	andeq	r0, r1, r0, lsl #2
 284:	00000205 	andeq	r0, r0, r5, lsl #4
 288:	9b030000 	blls	c0290 <AESConfigSet+0xc0290>
 28c:	0b030107 	bleq	c06b0 <AESConfigSet+0xc06b0>
 290:	0079a374 	rsbseq	sl, r9, r4, ror r3
 294:	41020402 	tstmi	r2, r2, lsl #8
 298:	02040200 	andeq	r0, r4, #0, 4
 29c:	0402007d 	streq	r0, [r2], #-125	; 0x7d
 2a0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 2a4:	004a0b03 	subeq	r0, sl, r3, lsl #22
 2a8:	41020402 	tstmi	r2, r2, lsl #8
 2ac:	02040200 	andeq	r0, r4, #0, 4
 2b0:	04020088 	streq	r0, [r2], #-136	; 0x88
 2b4:	82750302 	rsbshi	r0, r5, #134217728	; 0x8000000
 2b8:	01040200 	mrseq	r0, R12_usr
 2bc:	03063c06 	movweq	r3, #27654	; 0x6c06
 2c0:	02004a11 	andeq	r4, r0, #69632	; 0x11000
 2c4:	20060104 	andcs	r0, r6, r4, lsl #2
 2c8:	21799706 	cmncs	r9, r6, lsl #14
 2cc:	01000402 	tsteq	r0, r2, lsl #8
 2d0:	02050001 	andeq	r0, r5, #1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	0107f303 	tsteq	r7, r3, lsl #6
 2dc:	3e660c03 	cdpcc	12, 6, cr0, cr6, cr3, {0}
 2e0:	49594b67 	ldmdbmi	r9, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
 2e4:	493d6733 	ldmdbmi	sp!, {r0, r1, r4, r5, r8, r9, sl, sp, lr}
 2e8:	00060223 	andeq	r0, r6, r3, lsr #4
 2ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2f0:	00000002 	andeq	r0, r0, r2
 2f4:	08aa0300 	stmiaeq	sl!, {r8, r9}
 2f8:	58110301 	ldmdapl	r1, {r0, r8, r9}
 2fc:	050291f3 	streq	r9, [r2, #-499]	; 0x1f3
 300:	00010100 	andeq	r0, r1, r0, lsl #2
 304:	00000205 	andeq	r0, r0, r5, lsl #4
 308:	db030000 	blle	c0310 <AESConfigSet+0xc0310>
 30c:	11030108 	tstne	r3, r8, lsl #2
 310:	029fe558 	addseq	lr, pc, #88, 10	; 0x16000000
 314:	01010005 	tsteq	r1, r5
 318:	00020500 	andeq	r0, r2, r0, lsl #10
 31c:	03000000 	movweq	r0, #0
 320:	03010988 	movweq	r0, #6536	; 0x1988
 324:	0291580a 	addseq	r5, r1, #655360	; 0xa0000
 328:	01010005 	tsteq	r1, r5
 32c:	00020500 	andeq	r0, r2, r0, lsl #10
 330:	03000000 	movweq	r0, #0
 334:	030109b0 	movweq	r0, #6576	; 0x19b0
 338:	3d4f5809 	stclcc	8, cr5, [pc, #-36]	; 31c <.debug_line+0x31c>
 33c:	01000302 	tsteq	r0, r2, lsl #6
 340:	02050001 	andeq	r0, r5, #1
 344:	00000000 	andeq	r0, r0, r0
 348:	0109d203 	tsteq	r9, r3, lsl #4
 34c:	414a0903 	cmpmi	sl, r3, lsl #18
 350:	0003023d 	andeq	r0, r3, sp, lsr r2
 354:	05000101 	streq	r0, [r0, #-257]	; 0x101
 358:	00000002 	andeq	r0, r0, r2
 35c:	09f70300 	ldmibeq	r7!, {r8, r9}^
 360:	580d0301 	stmdapl	sp, {r0, r8, r9}
 364:	00050283 	andeq	r0, r5, r3, lsl #5
 368:	05000101 	streq	r0, [r0, #-257]	; 0x101
 36c:	00000002 	andeq	r0, r0, r2
 370:	0a9c0300 	beq	fe700f78 <AESConfigSet+0xfe700f78>
 374:	580d0301 	stmdapl	sp, {r0, r8, r9}
 378:	00050291 	muleq	r5, r1, r2
 37c:	Address 0x0000037c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33697570 	cmncc	r9, #112, 10	; 0x1c000000
   4:	63725332 	cmnvs	r2, #-939524096	; 0xc8000000
   8:	33697500 	cmncc	r9, #0, 10
   c:	616c4632 	cmnvs	ip, r2, lsr r6
  10:	75007367 	strvc	r7, [r0, #-871]	; 0x367
  14:	42323369 	eorsmi	r3, r2, #-1543503871	; 0xa4000001
  18:	6f436b6c 	svcvs	0x00436b6c
  1c:	00746e75 	rsbseq	r6, r4, r5, ror lr
  20:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
  24:	46746e49 	ldrbtmi	r6, [r4], -r9, asr #28
  28:	7367616c 	cmnvc	r7, #108, 2
  2c:	69757000 	ldmdbvs	r5!, {ip, sp, lr}^
  30:	63725338 	cmnvs	r2, #56, 6	; 0xe0000000
  34:	53454100 	movtpl	r4, #20736	; 0x5100
  38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
  3c:	65536769 	ldrbvs	r6, [r3, #-1897]	; 0x769
  40:	45410074 	strbmi	r0, [r1, #-116]	; 0x74
  44:	79654b53 	stmdbvc	r5!, {r0, r1, r4, r6, r8, r9, fp, lr}^
  48:	74655332 	strbtvc	r5, [r5], #-818	; 0x332
  4c:	53454100 	movtpl	r4, #20736	; 0x5100
  50:	52746e49 	rsbspl	r6, r4, #1168	; 0x490
  54:	73696765 	cmnvc	r9, #26476544	; 0x1940000
  58:	00726574 	rsbseq	r6, r2, r4, ror r5
  5c:	49534541 	ldmdbmi	r3, {r0, r6, r8, sl, lr}^
  60:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
  64:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
  68:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  6c:	5f343674 	svcpl	0x00343674
  70:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0x74
  74:	56493869 	strbpl	r3, [r9], -r9, ror #16
  78:	61746164 	cmnvs	r4, r4, ror #2
  7c:	53454100 	movtpl	r4, #20736	; 0x5100
  80:	52676154 	rsbpl	r6, r7, #84, 2
  84:	00646165 	rsbeq	r6, r4, r5, ror #2
  88:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  8c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  90:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  94:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
  98:	70006570 	andvc	r6, r0, r0, ror r5
  9c:	54386975 	ldrtpl	r6, [r8], #-2421	; 0x975
  a0:	61446761 	cmpvs	r4, r1, ror #14
  a4:	75006174 	strvc	r6, [r0, #-372]	; 0x174
  a8:	4c343669 	ldcmi	6, cr3, [r4], #-420	; 0xfffffe5c
  ac:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
  b0:	45410068 	strbmi	r0, [r1, #-104]	; 0x68
  b4:	74614453 	strbtvc	r4, [r1], #-1107	; 0x453
  b8:	61655261 	cmnvs	r5, r1, ror #4
  bc:	75700064 	ldrbvc	r0, [r0, #-100]!	; 0x64
  c0:	75413869 	strbvc	r3, [r1, #-2153]	; 0x869
  c4:	72536874 	subsvc	r6, r3, #116, 16	; 0x740000
  c8:	5f5f0063 	svcpl	0x005f0063
  cc:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
  d0:	745f3233 	ldrbvc	r3, [pc], #-563	; d8 <.debug_str+0xd8>
  d4:	33697500 	cmncc	r9, #0, 10
  d8:	6d655432 	cfstrdvs	mvd5, [r5, #-200]!	; 0xffffff38
  dc:	75700070 	ldrbvc	r0, [r0, #-112]!	; 0x70
  e0:	65443869 	strbvs	r3, [r4, #-2153]	; 0x869
  e4:	65547473 	ldrbvs	r7, [r4, #-1139]	; 0x473
  e8:	4100706d 	tstmi	r0, sp, rrx
  ec:	61445345 	cmpvs	r4, r5, asr #6
  f0:	72576174 	subsvc	r6, r7, #116, 2
  f4:	00657469 	rsbeq	r7, r5, r9, ror #8
  f8:	49534541 	ldmdbmi	r3, {r0, r6, r8, sl, lr}^
  fc:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
 100:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 104:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 108:	745f3874 	ldrbvc	r3, [pc], #-2164	; 110 <.debug_str+0x110>
 10c:	53454100 	movtpl	r4, #20736	; 0x5100
 110:	61746144 	cmnvs	r4, r4, asr #2
 114:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
 118:	65536874 	ldrbvs	r6, [r3, #-2164]	; 0x874
 11c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 120:	6f433233 	svcvs	0x00433233
 124:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 128:	33697500 	cmncc	r9, #0, 10
 12c:	6e654c32 	mcrvs	12, 3, r4, cr5, cr2, {1}
 130:	00687467 	rsbeq	r7, r8, r7, ror #8
 134:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 138:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
 13c:	45410074 	strbmi	r0, [r1, #-116]	; 0x74
 140:	79654b53 	stmdbvc	r5!, {r0, r1, r4, r6, r8, r9, fp, lr}^
 144:	74655333 	strbtvc	r5, [r5], #-819	; 0x333
 148:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 14c:	6f6c2067 	svcvs	0x006c2067
 150:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 154:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
 158:	49323369 	ldmdbmi	r2!, {r0, r3, r5, r6, r8, r9, ip, sp}
 15c:	6e457172 	mcrvs	1, 2, r7, cr5, cr2, {3}
 160:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 164:	33697500 	cmncc	r9, #0, 10
 168:	74794232 	ldrbtvc	r4, [r9], #-562	; 0x232
 16c:	756f4365 	strbvc	r4, [pc, #-869]!	; fffffe0f <AESConfigSet+0xfffffe0f>
 170:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 174:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 178:	00746e69 	rsbseq	r6, r4, r9, ror #28
 17c:	42386975 	eorsmi	r6, r8, #1916928	; 0x1d4000
 180:	6e437479 	mcrvs	4, 2, r7, cr3, cr9, {3}
 184:	5f5f0074 	svcpl	0x005f0074
 188:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
 18c:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 190:	44534541 	ldrbmi	r4, [r3], #-1345	; 0x541
 194:	57617461 	strbpl	r7, [r1, -r1, ror #8]!
 198:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
 19c:	426e6f4e 	rsbmi	r6, lr, #312	; 0x138
 1a0:	6b636f6c 	blvs	18dbf58 <AESConfigSet+0x18dbf58>
 1a4:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1a8:	44534541 	ldrbmi	r4, [r3], #-1345	; 0x541
 1ac:	52617461 	rsbpl	r7, r1, #1627389952	; 0x61000000
 1b0:	4e646165 	powmisz	f6, f4, f5
 1b4:	6c426e6f 	mcrrvs	14, 6, r6, r2, cr15
 1b8:	696b636f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 1bc:	4100676e 	tstmi	r0, lr, ror #14
 1c0:	61445345 	cmpvs	r4, r5, asr #6
 1c4:	72506174 	subsvc	r6, r0, #116, 2
 1c8:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
 1cc:	69750073 	ldmdbvs	r5!, {r0, r1, r4, r5, r6}^
 1d0:	75413233 	strbvc	r3, [r1, #-563]	; 0x233
 1d4:	654c6874 	strbvs	r6, [ip, #-2164]	; 0x874
 1d8:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
 1dc:	33697500 	cmncc	r9, #0, 10
 1e0:	73614232 	cmnvc	r1, #536870915	; 0x20000003
 1e4:	66700065 	ldrbtvs	r0, [r0], -r5, rrx
 1e8:	6e61486e 	cdpvs	8, 6, cr4, cr1, cr14, {3}
 1ec:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 1f0:	736e7500 	cmnvc	lr, #0, 10
 1f4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 1f8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1fc:	41007261 	tstmi	r0, r1, ror #4
 200:	4d445345 	stclmi	3, cr5, [r4, #-276]	; 0xfffffeec
 204:	616e4541 	cmnvs	lr, r1, asr #10
 208:	00656c62 	rsbeq	r6, r5, r2, ror #24
 20c:	49534541 	ldmdbmi	r3, {r0, r6, r8, sl, lr}^
 210:	74655356 	strbtvc	r5, [r5], #-854	; 0x356
 214:	6f682f00 	svcvs	0x00682f00
 218:	762f656d 	strtvc	r6, [pc], -sp, ror #10
 21c:	646f6e69 	strbtvs	r6, [pc], #-3689	; 224 <.debug_str+0x224>
 220:	3343432f 	movtcc	r4, #13103	; 0x332f
 224:	5f303032 	svcpl	0x00303032
 228:	2f4b4453 	svccs	0x004b4453
 22c:	32336363 	eorscc	r6, r3, #-1946157055	; 0x8c000001
 230:	732d3030 	teqvc	sp, #48	; 0x30
 234:	642f6b64 	strtvs	r6, [pc], #-2916	; 23c <.debug_str+0x23c>
 238:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
 23c:	62696c72 	rsbvs	r6, r9, #29184	; 0x7200
 240:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 244:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 248:	2064656e 	rsbcs	r6, r4, lr, ror #10
 24c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 250:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 254:	6f6c2067 	svcvs	0x006c2067
 258:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
 25c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 260:	2064656e 	rsbcs	r6, r4, lr, ror #10
 264:	00746e69 	rsbseq	r6, r4, r9, ror #28
 268:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
 26c:	745f3233 	ldrbvc	r3, [pc], #-563	; 274 <.debug_str+0x274>
 270:	736e7500 	cmnvc	lr, #0, 10
 274:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 278:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 27c:	45410074 	strbmi	r0, [r1, #-116]	; 0x74
 280:	746e4953 	strbtvc	r4, [lr], #-2387	; 0x953
 284:	61736944 	cmnvs	r3, r4, asr #18
 288:	00656c62 	rsbeq	r6, r5, r2, ror #24
 28c:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
 290:	0079654b 	rsbseq	r6, r9, fp, asr #10
 294:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 298:	7379654b 	cmnvc	r9, #314572800	; 0x12c00000
 29c:	00657a69 	rsbeq	r7, r5, r9, ror #20
 2a0:	44534541 	ldrbmi	r4, [r3], #-1345	; 0x541
 2a4:	4d617461 	cfstrdmi	mvd7, [r1, #-388]!	; 0xfffffe7c
 2a8:	73004341 	movwvc	r4, #833	; 0x341
 2ac:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
 2b0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 2b4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 2b8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 2bc:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0x74
 2c0:	61543869 	cmpvs	r4, r9, ror #16
 2c4:	69750067 	ldmdbvs	r5!, {r0, r1, r2, r5, r6}^
 2c8:	6e654c38 	mcrvs	12, 3, r4, cr5, cr8, {1}
 2cc:	00687467 	rsbeq	r7, r8, r7, ror #8
 2d0:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
 2d4:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0x544
 2d8:	53454100 	movtpl	r4, #20736	; 0x5100
 2dc:	43746e49 	cmnmi	r4, #1168	; 0x490
 2e0:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 2e4:	2f2e2e00 	svccs	0x002e2e00
 2e8:	2e736561 	cdpcs	5, 7, cr6, cr3, cr1, {3}
 2ec:	425f0063 	subsmi	r0, pc, #99	; 0x63
 2f0:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
 2f4:	69755f5f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 2f8:	3436746e 	ldrtcc	r7, [r6], #-1134	; 0x46e
 2fc:	7000745f 	andvc	r7, r0, pc, asr r4
 300:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 304:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0x544
 308:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 30c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 310:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 314:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 318:	4100746e 	tstmi	r0, lr, ror #8
 31c:	4d445345 	stclmi	3, cr5, [r4, #-276]	; 0xfffffeec
 320:	73694441 	cmnvc	r9, #1090519040	; 0x41000000
 324:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 328:	53454100 	movtpl	r4, #20736	; 0x5100
 32c:	3179654b 	cmncc	r9, fp, asr #10
 330:	00746553 	rsbseq	r6, r4, r3, asr r5
 334:	41534541 	cmpmi	r3, r1, asr #10
 338:	44687475 	strbtmi	r7, [r8], #-1141	; 0x475
 33c:	4c617461 	cfstrdmi	mvd7, [r1], #-388	; 0xfffffe7c
 340:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
 344:	74655368 	strbtvc	r5, [r5], #-872	; 0x368
 348:	53454100 	movtpl	r4, #20736	; 0x5100
 34c:	61746144 	cmnvs	r4, r4, asr #2
 350:	636f7250 	cmnvs	pc, #80, 4
 354:	41737365 	cmnmi	r3, r5, ror #6
 358:	45410045 	strbmi	r0, [r1, #-69]	; 0x45
 35c:	746e4953 	strbtvc	r4, [lr], #-2387	; 0x953
 360:	65726e55 	ldrbvs	r6, [r2, #-3669]!	; 0xe55
 364:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
 368:	70007265 	andvc	r7, r0, r5, ror #4
 36c:	53386975 	teqpl	r8, #1916928	; 0x1d4000
 370:	65546372 	ldrbvs	r6, [r4, #-882]	; 0x372
 374:	4700706d 	strmi	r7, [r0, -sp, rrx]
 378:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 37c:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 380:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
 384:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
 388:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
 38c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
 390:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 394:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 398:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
 39c:	4f2d2067 	svcmi	0x002d2067
 3a0:	732d2030 	teqvc	sp, #48	; 0x30
 3a4:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 3a8:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 3ac:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 3b0:	6f697463 	svcvs	0x00697463
 3b4:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 3b8:	6f697463 	svcvs	0x00697463
 3bc:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 3c0:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 3c4:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 3c8:	6f697463 	svcvs	0x00697463
 3cc:	6200736e 	andvs	r7, r0, #-1207959551	; 0xb8000001
 3d0:	6b73614d 	blvs	1cd890c <AESConfigSet+0x1cd890c>
 3d4:	Address 0x000003d4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000032 	andeq	r0, r0, r2, lsr r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000072 	andeq	r0, r0, r2, ror r0
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	180e4101 	stmdane	lr, {r0, r8, lr}
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000070 	andeq	r0, r0, r0, ror r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	180e4101 	stmdane	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	0000003a 	andeq	r0, r0, sl, lsr r0
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	100e4101 	andne	r4, lr, r1, lsl #2
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	0000003c 	andeq	r0, r0, ip, lsr r0
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	100e4101 	andne	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000042 	andeq	r0, r0, r2, asr #32
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	100e4101 	andne	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  c4:	0000002e 	andeq	r0, r0, lr, lsr #32
  c8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
  cc:	87028503 	strhi	r8, [r2, -r3, lsl #10]
  d0:	200e4101 	andcs	r4, lr, r1, lsl #2
  d4:	00070d41 	andeq	r0, r7, r1, asr #26
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e4:	0000001c 	andeq	r0, r0, ip, lsl r0
  e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  ec:	100e4101 	andne	r4, lr, r1, lsl #2
  f0:	00070d41 	andeq	r0, r7, r1, asr #26
  f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 100:	00000094 	muleq	r0, r4, r0
 104:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 108:	300e4101 	andcc	r4, lr, r1, lsl #2
 10c:	00070d41 	andeq	r0, r7, r1, asr #26
 110:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 11c:	0000008e 	andeq	r0, r0, lr, lsl #1
 120:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 124:	300e4101 	andcc	r4, lr, r1, lsl #2
 128:	00070d41 	andeq	r0, r7, r1, asr #26
 12c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 138:	000000a4 	andeq	r0, r0, r4, lsr #1
 13c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 140:	300e4101 	andcc	r4, lr, r1, lsl #2
 144:	00070d41 	andeq	r0, r7, r1, asr #26
 148:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 154:	0000009c 	muleq	r0, ip, r0
 158:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 15c:	300e4101 	andcc	r4, lr, r1, lsl #2
 160:	00070d41 	andeq	r0, r7, r1, asr #26
 164:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 170:	000000ac 	andeq	r0, r0, ip, lsr #1
 174:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 178:	41018e02 	tstmi	r1, r2, lsl #28
 17c:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 180:	00000007 	andeq	r0, r0, r7
 184:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 190:	000000a4 	andeq	r0, r0, r4, lsr #1
 194:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 198:	41018e02 	tstmi	r1, r2, lsl #28
 19c:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 1a0:	00000007 	andeq	r0, r0, r7
 1a4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1b0:	000000b4 	strheq	r0, [r0], -r4
 1b4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1b8:	41018e02 	tstmi	r1, r2, lsl #28
 1bc:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
 1c0:	00000007 	andeq	r0, r0, r7
 1c4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1d0:	00000064 	andeq	r0, r0, r4, rrx
 1d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d8:	180e4101 	stmdane	lr, {r0, r8, lr}
 1dc:	00070d41 	andeq	r0, r7, r1, asr #26
 1e0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1ec:	00000046 	andeq	r0, r0, r6, asr #32
 1f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1f4:	100e4101 	andne	r4, lr, r1, lsl #2
 1f8:	00070d41 	andeq	r0, r7, r1, asr #26
 1fc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 208:	00000046 	andeq	r0, r0, r6, asr #32
 20c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 210:	100e4101 	andne	r4, lr, r1, lsl #2
 214:	00070d41 	andeq	r0, r7, r1, asr #26
 218:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 224:	00000026 	andeq	r0, r0, r6, lsr #32
 228:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 22c:	100e4101 	andne	r4, lr, r1, lsl #2
 230:	00070d41 	andeq	r0, r7, r1, asr #26
 234:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 240:	0000001e 	andeq	r0, r0, lr, lsl r0
 244:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 248:	41018e02 	tstmi	r1, r2, lsl #28
 24c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 250:	00000007 	andeq	r0, r0, r7
 254:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 260:	0000001a 	andeq	r0, r0, sl, lsl r0
 264:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 268:	41018e02 	tstmi	r1, r2, lsl #28
 26c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 270:	00000007 	andeq	r0, r0, r7
 274:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 280:	00000024 	andeq	r0, r0, r4, lsr #32
 284:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 288:	100e4101 	andne	r4, lr, r1, lsl #2
 28c:	00070d41 	andeq	r0, r7, r1, asr #26
 290:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 29c:	00000026 	andeq	r0, r0, r6, lsr #32
 2a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2a4:	100e4101 	andne	r4, lr, r1, lsl #2
 2a8:	00070d41 	andeq	r0, r7, r1, asr #26

camera.o:     file format elf32-littlearm


Disassembly of section .text.CameraReset:

00000000 <CameraReset>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3310      	adds	r3, #16
   c:	2202      	movs	r2, #2
   e:	601a      	str	r2, [r3, #0]
  10:	bf00      	nop
  12:	687b      	ldr	r3, [r7, #4]
  14:	3314      	adds	r3, #20
  16:	681b      	ldr	r3, [r3, #0]
  18:	f003 0301 	and.w	r3, r3, #1
  1c:	2b00      	cmp	r3, #0
  1e:	d0f8      	beq.n	12 <CameraReset+0x12>
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.CameraParamsConfig:

00000000 <CameraParamsConfig>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	3340      	adds	r3, #64	; 0x40
  12:	681b      	ldr	r3, [r3, #0]
  14:	617b      	str	r3, [r7, #20]
  16:	683a      	ldr	r2, [r7, #0]
  18:	68bb      	ldr	r3, [r7, #8]
  1a:	431a      	orrs	r2, r3
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	4313      	orrs	r3, r2
  20:	603b      	str	r3, [r7, #0]
  22:	697b      	ldr	r3, [r7, #20]
  24:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
  28:	683b      	ldr	r3, [r7, #0]
  2a:	4313      	orrs	r3, r2
  2c:	617b      	str	r3, [r7, #20]
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	3340      	adds	r3, #64	; 0x40
  32:	697a      	ldr	r2, [r7, #20]
  34:	601a      	str	r2, [r3, #0]
  36:	371c      	adds	r7, #28
  38:	46bd      	mov	sp, r7
  3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  3e:	4770      	bx	lr

Disassembly of section .text.CameraXClkConfig:

00000000 <CameraXClkConfig>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	3348      	adds	r3, #72	; 0x48
  10:	681b      	ldr	r3, [r3, #0]
  12:	617b      	str	r3, [r7, #20]
  14:	697b      	ldr	r3, [r7, #20]
  16:	f023 031f 	bic.w	r3, r3, #31
  1a:	617b      	str	r3, [r7, #20]
  1c:	68ba      	ldr	r2, [r7, #8]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	fbb2 f3f3 	udiv	r3, r2, r3
  24:	613b      	str	r3, [r7, #16]
  26:	693b      	ldr	r3, [r7, #16]
  28:	2b1e      	cmp	r3, #30
  2a:	d900      	bls.n	2e <CameraXClkConfig+0x2e>
  2c:	e007      	b.n	3e <CameraXClkConfig+0x3e>
  2e:	697a      	ldr	r2, [r7, #20]
  30:	693b      	ldr	r3, [r7, #16]
  32:	4313      	orrs	r3, r2
  34:	617b      	str	r3, [r7, #20]
  36:	68fb      	ldr	r3, [r7, #12]
  38:	3348      	adds	r3, #72	; 0x48
  3a:	697a      	ldr	r2, [r7, #20]
  3c:	601a      	str	r2, [r3, #0]
  3e:	371c      	adds	r7, #28
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.CameraXClkSet:

00000000 <CameraXClkSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	3348      	adds	r3, #72	; 0x48
  10:	681b      	ldr	r3, [r3, #0]
  12:	f023 031f 	bic.w	r3, r3, #31
  16:	60fb      	str	r3, [r7, #12]
  18:	78fb      	ldrb	r3, [r7, #3]
  1a:	2b01      	cmp	r3, #1
  1c:	d002      	beq.n	24 <CameraXClkSet+0x24>
  1e:	2b02      	cmp	r3, #2
  20:	d005      	beq.n	2e <CameraXClkSet+0x2e>
  22:	e009      	b.n	38 <CameraXClkSet+0x38>
  24:	68fb      	ldr	r3, [r7, #12]
  26:	f043 0301 	orr.w	r3, r3, #1
  2a:	60fb      	str	r3, [r7, #12]
  2c:	e004      	b.n	38 <CameraXClkSet+0x38>
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	f043 030f 	orr.w	r3, r3, #15
  34:	60fb      	str	r3, [r7, #12]
  36:	bf00      	nop
  38:	687b      	ldr	r3, [r7, #4]
  3a:	3348      	adds	r3, #72	; 0x48
  3c:	68fa      	ldr	r2, [r7, #12]
  3e:	601a      	str	r2, [r3, #0]
  40:	3714      	adds	r7, #20
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	bf00      	nop

Disassembly of section .text.CameraDMAEnable:

00000000 <CameraDMAEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3344      	adds	r3, #68	; 0x44
   c:	687a      	ldr	r2, [r7, #4]
   e:	3244      	adds	r2, #68	; 0x44
  10:	6812      	ldr	r2, [r2, #0]
  12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.CameraDMADisable:

00000000 <CameraDMADisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3344      	adds	r3, #68	; 0x44
   c:	687a      	ldr	r2, [r7, #4]
   e:	3244      	adds	r2, #68	; 0x44
  10:	6812      	ldr	r2, [r2, #0]
  12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.CameraThresholdSet:

00000000 <CameraThresholdSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3344      	adds	r3, #68	; 0x44
   e:	687a      	ldr	r2, [r7, #4]
  10:	3244      	adds	r2, #68	; 0x44
  12:	6812      	ldr	r2, [r2, #0]
  14:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  18:	601a      	str	r2, [r3, #0]
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	3344      	adds	r3, #68	; 0x44
  1e:	687a      	ldr	r2, [r7, #4]
  20:	3244      	adds	r2, #68	; 0x44
  22:	6811      	ldr	r1, [r2, #0]
  24:	683a      	ldr	r2, [r7, #0]
  26:	3a01      	subs	r2, #1
  28:	430a      	orrs	r2, r1
  2a:	601a      	str	r2, [r3, #0]
  2c:	370c      	adds	r7, #12
  2e:	46bd      	mov	sp, r7
  30:	f85d 7b04 	ldr.w	r7, [sp], #4
  34:	4770      	bx	lr
  36:	bf00      	nop

Disassembly of section .text.CameraIntRegister:

00000000 <CameraIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	20b3      	movs	r0, #179	; 0xb3
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	20b3      	movs	r0, #179	; 0xb3
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.CameraIntUnregister:

00000000 <CameraIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	20b3      	movs	r0, #179	; 0xb3
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	20b3      	movs	r0, #179	; 0xb3
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .text.CameraIntEnable:

00000000 <CameraIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	da06      	bge.n	1e <CameraIntEnable+0x1e>
  10:	f246 0394 	movw	r3, #24724	; 0x6094
  14:	f2c4 4302 	movt	r3, #17410	; 0x4402
  18:	f44f 7280 	mov.w	r2, #256	; 0x100
  1c:	601a      	str	r2, [r3, #0]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	331c      	adds	r3, #28
  22:	687a      	ldr	r2, [r7, #4]
  24:	321c      	adds	r2, #28
  26:	6811      	ldr	r1, [r2, #0]
  28:	683a      	ldr	r2, [r7, #0]
  2a:	430a      	orrs	r2, r1
  2c:	601a      	str	r2, [r3, #0]
  2e:	370c      	adds	r7, #12
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.CameraIntDisable:

00000000 <CameraIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	da06      	bge.n	1e <CameraIntDisable+0x1e>
  10:	f246 0390 	movw	r3, #24720	; 0x6090
  14:	f2c4 4302 	movt	r3, #17410	; 0x4402
  18:	f44f 7280 	mov.w	r2, #256	; 0x100
  1c:	601a      	str	r2, [r3, #0]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	331c      	adds	r3, #28
  22:	687a      	ldr	r2, [r7, #4]
  24:	321c      	adds	r2, #28
  26:	6811      	ldr	r1, [r2, #0]
  28:	683a      	ldr	r2, [r7, #0]
  2a:	43d2      	mvns	r2, r2
  2c:	400a      	ands	r2, r1
  2e:	601a      	str	r2, [r3, #0]
  30:	370c      	adds	r7, #12
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.CameraIntStatus:

00000000 <CameraIntStatus>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3318      	adds	r3, #24
   c:	681b      	ldr	r3, [r3, #0]
   e:	60fb      	str	r3, [r7, #12]
  10:	f246 03a0 	movw	r3, #24736	; 0x60a0
  14:	f2c4 4302 	movt	r3, #17410	; 0x4402
  18:	681b      	ldr	r3, [r3, #0]
  1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  1e:	2b00      	cmp	r3, #0
  20:	d003      	beq.n	2a <CameraIntStatus+0x2a>
  22:	68fb      	ldr	r3, [r7, #12]
  24:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  28:	60fb      	str	r3, [r7, #12]
  2a:	68fb      	ldr	r3, [r7, #12]
  2c:	4618      	mov	r0, r3
  2e:	3714      	adds	r7, #20
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.CameraIntClear:

00000000 <CameraIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2b00      	cmp	r3, #0
   e:	da06      	bge.n	1e <CameraIntClear+0x1e>
  10:	f246 039c 	movw	r3, #24732	; 0x609c
  14:	f2c4 4302 	movt	r3, #17410	; 0x4402
  18:	f44f 7280 	mov.w	r2, #256	; 0x100
  1c:	601a      	str	r2, [r3, #0]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	3318      	adds	r3, #24
  22:	683a      	ldr	r2, [r7, #0]
  24:	601a      	str	r2, [r3, #0]
  26:	370c      	adds	r7, #12
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.CameraCaptureStart:

00000000 <CameraCaptureStart>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3340      	adds	r3, #64	; 0x40
   c:	687a      	ldr	r2, [r7, #4]
   e:	3240      	adds	r2, #64	; 0x40
  10:	6812      	ldr	r2, [r2, #0]
  12:	f022 020f 	bic.w	r2, r2, #15
  16:	601a      	str	r2, [r3, #0]
  18:	687b      	ldr	r3, [r7, #4]
  1a:	3340      	adds	r3, #64	; 0x40
  1c:	687a      	ldr	r2, [r7, #4]
  1e:	3240      	adds	r2, #64	; 0x40
  20:	6812      	ldr	r2, [r2, #0]
  22:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  26:	601a      	str	r2, [r3, #0]
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.CameraCaptureStop:

00000000 <CameraCaptureStop>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d008      	beq.n	24 <CameraCaptureStop+0x24>
  12:	687b      	ldr	r3, [r7, #4]
  14:	3340      	adds	r3, #64	; 0x40
  16:	687a      	ldr	r2, [r7, #4]
  18:	3240      	adds	r2, #64	; 0x40
  1a:	6812      	ldr	r2, [r2, #0]
  1c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  20:	601a      	str	r2, [r3, #0]
  22:	e007      	b.n	34 <CameraCaptureStop+0x34>
  24:	687b      	ldr	r3, [r7, #4]
  26:	3340      	adds	r3, #64	; 0x40
  28:	687a      	ldr	r2, [r7, #4]
  2a:	3240      	adds	r2, #64	; 0x40
  2c:	6812      	ldr	r2, [r2, #0]
  2e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  32:	601a      	str	r2, [r3, #0]
  34:	687b      	ldr	r3, [r7, #4]
  36:	3340      	adds	r3, #64	; 0x40
  38:	687a      	ldr	r2, [r7, #4]
  3a:	3240      	adds	r2, #64	; 0x40
  3c:	6812      	ldr	r2, [r2, #0]
  3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  42:	601a      	str	r2, [r3, #0]
  44:	370c      	adds	r7, #12
  46:	46bd      	mov	sp, r7
  48:	f85d 7b04 	ldr.w	r7, [sp], #4
  4c:	4770      	bx	lr
  4e:	bf00      	nop

Disassembly of section .text.CameraBufferRead:

00000000 <CameraBufferRead>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	f44f 4301 	mov.w	r3, #33024	; 0x8100
  12:	f2c4 4301 	movt	r3, #17409	; 0x4401
  16:	613b      	str	r3, [r7, #16]
  18:	2300      	movs	r3, #0
  1a:	75fb      	strb	r3, [r7, #23]
  1c:	e00b      	b.n	36 <CameraBufferRead+0x36>
  1e:	7dfb      	ldrb	r3, [r7, #23]
  20:	009b      	lsls	r3, r3, #2
  22:	68ba      	ldr	r2, [r7, #8]
  24:	4413      	add	r3, r2
  26:	7dfa      	ldrb	r2, [r7, #23]
  28:	6939      	ldr	r1, [r7, #16]
  2a:	440a      	add	r2, r1
  2c:	7812      	ldrb	r2, [r2, #0]
  2e:	601a      	str	r2, [r3, #0]
  30:	7dfb      	ldrb	r3, [r7, #23]
  32:	3301      	adds	r3, #1
  34:	75fb      	strb	r3, [r7, #23]
  36:	7dfa      	ldrb	r2, [r7, #23]
  38:	79fb      	ldrb	r3, [r7, #7]
  3a:	429a      	cmp	r2, r3
  3c:	d3ef      	bcc.n	1e <CameraBufferRead+0x1e>
  3e:	371c      	adds	r7, #28
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003de 	ldrdeq	r0, [r0], -lr
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000168 	andeq	r0, r0, r8, ror #2
  10:	00007f01 	andeq	r7, r0, r1, lsl #30
  14:	00020400 	andeq	r0, r2, r0, lsl #8
	...
  24:	00100200 	andseq	r0, r0, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	d8080103 	stmdale	r8, {r0, r1, r8}
  34:	04000000 	streq	r0, [r0], #-0
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	00008b07 	andeq	r8, r0, r7, lsl #22
  44:	00b10600 	adcseq	r0, r1, r0, lsl #12
  48:	42010000 	andmi	r0, r1, #0
  4c:	00000000 	andeq	r0, r0, r0
  50:	0000002a 	andeq	r0, r0, sl, lsr #32
  54:	00699c01 	rsbeq	r9, r9, r1, lsl #24
  58:	ec070000 	stc	0, cr0, [r7], {-0}
  5c:	01000001 	tsteq	r0, r1
  60:	00003e42 	andeq	r3, r0, r2, asr #28
  64:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  68:	013b0600 	teqeq	fp, r0, lsl #12
  6c:	73010000 	movwvc	r0, #4096	; 0x1000
  70:	00000000 	andeq	r0, r0, r0
  74:	00000040 	andeq	r0, r0, r0, asr #32
  78:	00c59c01 	sbceq	r9, r5, r1, lsl #24
  7c:	ec070000 	stc	0, cr0, [r7], {-0}
  80:	01000001 	tsteq	r0, r1
  84:	00003e73 	andeq	r3, r0, r3, ror lr
  88:	6c910200 	lfmvs	f0, 4, [r1], {0}
  8c:	0000a907 	andeq	sl, r0, r7, lsl #18
  90:	3e730100 	rpwccs	f0, f3, f0
  94:	02000000 	andeq	r0, r0, #0
  98:	cf076891 	svcgt	0x00076891
  9c:	01000001 	tsteq	r0, r1
  a0:	00003e74 	andeq	r3, r0, r4, ror lr
  a4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
  a8:	0001c007 	andeq	ip, r1, r7
  ac:	3e740100 	rpwccs	f0, f4, f0
  b0:	02000000 	andeq	r0, r0, #0
  b4:	ed086091 	stc	0, cr6, [r8, #-580]	; 0xfffffdbc
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	00003e76 	andeq	r3, r0, r6, ror lr
  c0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  c4:	00fe0600 	rscseq	r0, lr, r0, lsl #12
  c8:	9d010000 	stcls	0, cr0, [r1, #-0]
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000048 	andeq	r0, r0, r8, asr #32
  d4:	01219c01 	teqeq	r1, r1, lsl #24
  d8:	ec070000 	stc	0, cr0, [r7], {-0}
  dc:	01000001 	tsteq	r0, r1
  e0:	00003e9d 	muleq	r0, sp, lr
  e4:	6c910200 	lfmvs	f0, 4, [r1], {0}
  e8:	00001907 	andeq	r1, r0, r7, lsl #18
  ec:	3e9d0100 	fmlcce	f0, f5, f0
  f0:	02000000 	andeq	r0, r0, #0
  f4:	e6076891 			; <UNDEFINED> instruction: 0xe6076891
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	00003e9e 	muleq	r0, lr, lr
 100:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 104:	0000ed08 	andeq	lr, r0, r8, lsl #26
 108:	3ea00100 	fdvccs	f0, f0, f0
 10c:	02000000 	andeq	r0, r0, #0
 110:	55087491 	strpl	r7, [r8, #-1169]	; 0x491
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	00003ea1 	andeq	r3, r0, r1, lsr #29
 11c:	70910200 	addsvc	r0, r1, r0, lsl #4
 120:	02460600 	subeq	r0, r6, #0, 12
 124:	d4010000 	strle	r0, [r1], #-0
 128:	00000000 	andeq	r0, r0, r0
 12c:	0000004a 	andeq	r0, r0, sl, asr #32
 130:	01619c01 	cmneq	r1, r1, lsl #24
 134:	ec070000 	stc	0, cr0, [r7], {-0}
 138:	01000001 	tsteq	r0, r1
 13c:	00003ed4 	ldrdeq	r3, [r0], -r4
 140:	6c910200 	lfmvs	f0, 4, [r1], {0}
 144:	00026407 	andeq	r6, r2, r7, lsl #8
 148:	30d40100 	sbcscc	r0, r4, r0, lsl #2
 14c:	02000000 	andeq	r0, r0, #0
 150:	ed086b91 	vstr	d6, [r8, #-580]	; 0xfffffdbc
 154:	01000000 	mrseq	r0, (UNDEF: 0)
 158:	00003ed6 	ldrdeq	r3, [r0], -r6
 15c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 160:	02540600 	subseq	r0, r4, #0, 12
 164:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
 168:	00000000 	andeq	r0, r0, r0
 16c:	00000022 	andeq	r0, r0, r2, lsr #32
 170:	01859c01 	orreq	r9, r5, r1, lsl #24
 174:	ec070000 	stc	0, cr0, [r7], {-0}
 178:	01000001 	tsteq	r0, r1
 17c:	00003efe 	strdeq	r3, [r0], -lr
 180:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 184:	010f0900 	tsteq	pc, r0, lsl #18
 188:	12010000 	andne	r0, r1, #0
 18c:	00000001 	andeq	r0, r0, r1
 190:	00002200 	andeq	r2, r0, r0, lsl #4
 194:	ab9c0100 	blge	fe70059c <CameraReset+0xfe70059c>
 198:	0a000001 	beq	1a4 <.debug_info+0x1a4>
 19c:	000001ec 	andeq	r0, r0, ip, ror #3
 1a0:	3e011201 	cdpcc	2, 0, cr1, cr1, cr1, {0}
 1a4:	02000000 	andeq	r0, r0, #0
 1a8:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
 1ac:	00000042 	andeq	r0, r0, r2, asr #32
 1b0:	00012901 	andeq	r2, r1, r1, lsl #18
 1b4:	36000000 	strcc	r0, [r0], -r0
 1b8:	01000000 	mrseq	r0, (UNDEF: 0)
 1bc:	0001e09c 	muleq	r1, ip, r0
 1c0:	01ec0a00 	mvneq	r0, r0, lsl #20
 1c4:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
 1c8:	00003e01 	andeq	r3, r0, r1, lsl #28
 1cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1d0:	00009d0a 	andeq	r9, r0, sl, lsl #26
 1d4:	01290100 	teqeq	r9, r0, lsl #2
 1d8:	0000003e 	andeq	r0, r0, lr, lsr r0
 1dc:	00709102 	rsbseq	r9, r0, r2, lsl #2
 1e0:	0002340b 	andeq	r3, r2, fp, lsl #8
 1e4:	01440100 	mrseq	r0, (UNDEF: 84)
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	0000001e 	andeq	r0, r0, lr, lsl r0
 1f0:	02159c01 	andseq	r9, r5, #256	; 0x100
 1f4:	ec0a0000 	stc	0, cr0, [sl], {-0}
 1f8:	01000001 	tsteq	r0, r1
 1fc:	003e0144 	eorseq	r0, lr, r4, asr #2
 200:	91020000 	mrsls	r0, (UNDEF: 2)
 204:	00f30a74 	rscseq	r0, r3, r4, ror sl
 208:	44010000 	strmi	r0, [r1], #-0
 20c:	00003801 	andeq	r3, r0, r1, lsl #16
 210:	70910200 	addsvc	r0, r1, r0, lsl #4
 214:	006b0b00 	rsbeq	r0, fp, r0, lsl #22
 218:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
 21c:	00000001 	andeq	r0, r0, r1
 220:	00001a00 	andeq	r1, r0, r0, lsl #20
 224:	3b9c0100 	blcc	fe70062c <CameraReset+0xfe70062c>
 228:	0a000002 	beq	238 <.debug_info+0x238>
 22c:	000001ec 	andeq	r0, r0, ip, ror #3
 230:	3e015e01 	cdpcc	14, 0, cr5, cr1, cr1, {0}
 234:	02000000 	andeq	r0, r0, #0
 238:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
 23c:	00000000 	andeq	r0, r0, r0
 240:	00018301 	andeq	r8, r1, r1, lsl #6
 244:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 248:	01000000 	mrseq	r0, (UNDEF: 0)
 24c:	0002709c 	muleq	r2, ip, r0
 250:	01ec0a00 	mvneq	r0, r0, lsl #20
 254:	83010000 	movwhi	r0, #4096	; 0x1000
 258:	00003e01 	andeq	r3, r0, r1, lsl #28
 25c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 260:	00015d0a 	andeq	r5, r1, sl, lsl #26
 264:	01830100 	orreq	r0, r3, r0, lsl #2
 268:	0000003e 	andeq	r0, r0, lr, lsr r0
 26c:	00709102 	rsbseq	r9, r0, r2, lsl #2
 270:	00003109 	andeq	r3, r0, r9, lsl #2
 274:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
 278:	00000000 	andeq	r0, r0, r0
 27c:	0000003a 	andeq	r0, r0, sl, lsr r0
 280:	02a59c01 	adceq	r9, r5, #256	; 0x100
 284:	ec0a0000 	stc	0, cr0, [sl], {-0}
 288:	01000001 	tsteq	r0, r1
 28c:	003e01a2 	eorseq	r0, lr, r2, lsr #3
 290:	91020000 	mrsls	r0, (UNDEF: 2)
 294:	015d0a74 	cmpeq	sp, r4, ror sl
 298:	a2010000 	andge	r0, r1, #0
 29c:	00003e01 	andeq	r3, r0, r1, lsl #28
 2a0:	70910200 	addsvc	r0, r1, r0, lsl #4
 2a4:	005b0c00 	subseq	r0, fp, r0, lsl #24
 2a8:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
 2ac:	00003e01 	andeq	r3, r0, r1, lsl #28
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	00003800 	andeq	r3, r0, r0, lsl #16
 2b8:	de9c0100 	fmllee	f0, f4, f0
 2bc:	0a000002 	beq	2cc <.debug_info+0x2cc>
 2c0:	000001ec 	andeq	r0, r0, ip, ror #3
 2c4:	3e01be01 	cdpcc	14, 0, cr11, cr1, cr1, {0}
 2c8:	02000000 	andeq	r0, r0, #0
 2cc:	e20d6c91 	and	r6, sp, #37120	; 0x9100
 2d0:	01000001 	tsteq	r0, r1
 2d4:	02de01c0 	sbcseq	r0, lr, #192, 2	; 0x30
 2d8:	91020000 	mrsls	r0, (UNDEF: 2)
 2dc:	04030074 	streq	r0, [r3], #-116	; 0x74
 2e0:	00002407 	andeq	r2, r0, r7, lsl #8
 2e4:	014e0900 	cmpeq	lr, r0, lsl #18
 2e8:	e5010000 	str	r0, [r1, #-0]
 2ec:	00000001 	andeq	r0, r0, r1
 2f0:	00003000 	andeq	r3, r0, r0
 2f4:	1a9c0100 	bne	fe7006fc <CameraReset+0xfe7006fc>
 2f8:	0a000003 	beq	30c <.debug_info+0x30c>
 2fc:	000001ec 	andeq	r0, r0, ip, ror #3
 300:	3e01e501 	cfsh32cc	mvfx14, mvfx1, #1
 304:	02000000 	andeq	r0, r0, #0
 308:	5d0a7491 	cfstrspl	mvf7, [sl, #-580]	; 0xfffffdbc
 30c:	01000001 	tsteq	r0, r1
 310:	003e01e5 	eorseq	r0, lr, r5, ror #3
 314:	91020000 	mrsls	r0, (UNDEF: 2)
 318:	28090070 	stmdacs	r9, {r4, r5, r6}
 31c:	01000001 	tsteq	r0, r1
 320:	00000202 	andeq	r0, r0, r2, lsl #4
 324:	00320000 	eorseq	r0, r2, r0
 328:	9c010000 	stcls	0, cr0, [r1], {-0}
 32c:	00000340 	andeq	r0, r0, r0, asr #6
 330:	0001ec0a 	andeq	lr, r1, sl, lsl #24
 334:	02020100 	andeq	r0, r2, #0, 2
 338:	0000003e 	andeq	r0, r0, lr, lsr r0
 33c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 340:	0000bd09 	andeq	fp, r0, r9, lsl #26
 344:	021d0100 	andseq	r0, sp, #0, 2
 348:	00000000 	andeq	r0, r0, r0
 34c:	0000004e 	andeq	r0, r0, lr, asr #32
 350:	03759c01 	cmneq	r5, #256	; 0x100
 354:	ec0a0000 	stc	0, cr0, [sl], {-0}
 358:	01000001 	tsteq	r0, r1
 35c:	003e021d 	eorseq	r0, lr, sp, lsl r2
 360:	91020000 	mrsls	r0, (UNDEF: 2)
 364:	01d70a74 	bicseq	r0, r7, r4, ror sl
 368:	1d010000 	stcne	0, cr0, [r1, #-0]
 36c:	00002502 	andeq	r2, r0, r2, lsl #10
 370:	73910200 	orrsvc	r0, r1, #0, 4
 374:	01f30900 	mvnseq	r0, r0, lsl #18
 378:	42010000 	andmi	r0, r1, #0
 37c:	00000002 	andeq	r0, r0, r2
 380:	00004800 	andeq	r4, r0, r0, lsl #16
 384:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
 388:	0a000003 	beq	39c <.debug_info+0x39c>
 38c:	000001ec 	andeq	r0, r0, ip, ror #3
 390:	3e024201 	cdpcc	2, 0, cr4, cr2, cr1, {0}
 394:	02000000 	andeq	r0, r0, #0
 398:	200a6c91 	mulcs	sl, r1, ip
 39c:	01000001 	tsteq	r0, r1
 3a0:	03d50242 	bicseq	r0, r5, #536870916	; 0x20000004
 3a4:	91020000 	mrsls	r0, (UNDEF: 2)
 3a8:	01c80a68 	biceq	r0, r8, r8, ror #20
 3ac:	43010000 	movwmi	r0, #4096	; 0x1000
 3b0:	00003002 	andeq	r3, r0, r2
 3b4:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
 3b8:	0000cf0d 	andeq	ip, r0, sp, lsl #30
 3bc:	02450100 	subeq	r0, r5, #0, 2
 3c0:	000003db 	ldrdeq	r0, [r0], -fp
 3c4:	0e709102 	expeqs	f1, f2
 3c8:	46010069 	strmi	r0, [r1], -r9, rrx
 3cc:	00003002 	andeq	r3, r0, r2
 3d0:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 3d4:	3e040500 	cfsh32cc	mvfx0, mvfx4, #0
 3d8:	05000000 	streq	r0, [r0, #-0]
 3dc:	00003004 	andeq	r3, r0, r4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <CameraReset+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <CameraReset+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  40:	0b3a0e03 	bleq	e83854 <CameraReset+0xe83854>
  44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  48:	06120111 			; <UNDEFINED> instruction: 0x06120111
  4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  50:	00130119 	andseq	r0, r3, r9, lsl r1
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0e03 	bleq	e8386c <CameraReset+0xe8386c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	00001802 	andeq	r1, r0, r2, lsl #16
  64:	03003408 	movweq	r3, #1032	; 0x408
  68:	3b0b3a0e 	blcc	2ce8a8 <CameraReset+0x2ce8a8>
  6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  70:	09000018 	stmdbeq	r0, {r3, r4}
  74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  78:	0b3a0e03 	bleq	e8388c <CameraReset+0xe8388c>
  7c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  80:	06120111 			; <UNDEFINED> instruction: 0x06120111
  84:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  88:	00130119 	andseq	r0, r3, r9, lsl r1
  8c:	00050a00 	andeq	r0, r5, r0, lsl #20
  90:	0b3a0e03 	bleq	e838a4 <CameraReset+0xe838a4>
  94:	1349053b 	movtne	r0, #38203	; 0x953b
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	3f012e0b 	svccc	0x00012e0b
  a0:	3a0e0319 	bcc	380d0c <CameraReset+0x380d0c>
  a4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  a8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  ac:	96184006 	ldrls	r4, [r8], -r6
  b0:	13011942 	movwne	r1, #6466	; 0x1942
  b4:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  b8:	03193f01 	tsteq	r9, #1, 30
  bc:	3b0b3a0e 	blcc	2ce8fc <CameraReset+0x2ce8fc>
  c0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
  c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  c8:	97184006 	ldrls	r4, [r8, -r6]
  cc:	13011942 	movwne	r1, #6466	; 0x1942
  d0:	340d0000 	strcc	r0, [sp], #-0
  d4:	3a0e0300 	bcc	380cdc <CameraReset+0x380cdc>
  d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  dc:	00180213 	andseq	r0, r8, r3, lsl r2
  e0:	00340e00 	eorseq	r0, r4, r0, lsl #28
  e4:	0b3a0803 	bleq	e820f8 <CameraReset+0xe820f8>
  e8:	1349053b 	movtne	r0, #38203	; 0x953b
  ec:	00001802 	andeq	r1, r0, r2, lsl #16
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000094 	muleq	r0, r4, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002a 	andeq	r0, r0, sl, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000040 	andeq	r0, r0, r0, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000048 	andeq	r0, r0, r8, asr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000004a 	andeq	r0, r0, sl, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000022 	andeq	r0, r0, r2, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000022 	andeq	r0, r0, r2, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000036 	andeq	r0, r0, r6, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001e 	andeq	r0, r0, lr, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000001a 	andeq	r0, r0, sl, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000038 	andeq	r0, r0, r8, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	0000003a 	andeq	r0, r0, sl, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000038 	andeq	r0, r0, r8, lsr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000030 	andeq	r0, r0, r0, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000032 	andeq	r0, r0, r2, lsr r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000004e 	andeq	r0, r0, lr, asr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000048 	andeq	r0, r0, r8, asr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002a 	andeq	r0, r0, sl, lsr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	00000040 	andeq	r0, r0, r0, asr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	00000048 	andeq	r0, r0, r8, asr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000004a 	andeq	r0, r0, sl, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000022 	andeq	r0, r0, r2, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000022 	andeq	r0, r0, r2, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000036 	andeq	r0, r0, r6, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001a 	andeq	r0, r0, sl, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000038 	andeq	r0, r0, r8, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000003a 	andeq	r0, r0, sl, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000038 	andeq	r0, r0, r8, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000030 	andeq	r0, r0, r0, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000032 	andeq	r0, r0, r2, lsr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004e 	andeq	r0, r0, lr, asr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000048 	andeq	r0, r0, r8, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000019b 	muleq	r0, fp, r1
   4:	003a0002 	eorseq	r0, sl, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	6d616300 	stclvs	3, cr6, [r1, #-0]
  2c:	2e617265 	cdpcs	2, 6, cr7, cr1, cr5, {3}
  30:	00010063 	andeq	r0, r1, r3, rrx
  34:	5f776800 	svcpl	0x00776800
  38:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  3c:	00682e73 	rsbeq	r2, r8, r3, ror lr
  40:	00000002 	andeq	r0, r0, r2
  44:	00020500 	andeq	r0, r2, r0, lsl #10
  48:	03000000 	movweq	r0, #0
  4c:	4e0100c2 	cdpmi	0, 0, cr0, cr1, cr2, {6}
  50:	0402004f 	streq	r0, [r2], #-79	; 0x4f
  54:	06200601 	strteq	r0, [r0], -r1, lsl #12
  58:	0005027a 	andeq	r0, r5, sl, ror r2
  5c:	05000101 	streq	r0, [r0, #-257]	; 0x101
  60:	00000002 	andeq	r0, r0, r2
  64:	00f40300 	rscseq	r0, r4, r0, lsl #6
  68:	674f7a01 	strbvs	r7, [pc, -r1, lsl #20]
  6c:	4b660a03 	blmi	1982880 <CameraReset+0x1982880>
  70:	01000502 	tsteq	r0, r2, lsl #10
  74:	02050001 	andeq	r0, r5, #1
  78:	00000000 	andeq	r0, r0, r0
  7c:	01019e03 	tsteq	r1, r3, lsl #28
  80:	5d4f4f6d 	stclpl	15, cr4, [pc, #-436]	; fffffed4 <CameraReset+0xfffffed4>
  84:	4b4b263e 	blmi	12c9984 <CameraReset+0x12c9984>
  88:	01000502 	tsteq	r0, r2, lsl #10
  8c:	02050001 	andeq	r0, r5, #1
  90:	00000000 	andeq	r0, r0, r0
  94:	0101d403 	tsteq	r1, r3, lsl #8
  98:	4b696c6c 	blmi	1a5b250 <CameraReset+0x1a5b250>
  9c:	4b264b22 	blmi	992d2c <CameraReset+0x992d2c>
  a0:	01000502 	tsteq	r0, r2, lsl #10
  a4:	02050001 	andeq	r0, r5, #1
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0101fe03 	tsteq	r1, r3, lsl #28
  b0:	0502834e 	streq	r8, [r2, #-846]	; 0x34e
  b4:	00010100 	andeq	r0, r1, r0, lsl #2
  b8:	00000205 	andeq	r0, r0, r5, lsl #4
  bc:	92030000 	andls	r0, r3, #0
  c0:	834e0102 	movthi	r0, #57602	; 0xe102
  c4:	01000502 	tsteq	r0, r2, lsl #10
  c8:	02050001 	andeq	r0, r5, #1
  cc:	00000000 	andeq	r0, r0, r0
  d0:	0102a903 	tsteq	r2, r3, lsl #18
  d4:	0291865c 	addseq	r8, r1, #92, 12	; 0x5c00000
  d8:	01010005 	tsteq	r1, r5
  dc:	00020500 	andeq	r0, r2, r0, lsl #10
  e0:	03000000 	movweq	r0, #0
  e4:	5c0102c4 	sfmpl	f0, 4, [r1], {196}	; 0xc4
  e8:	03023d4f 	movweq	r3, #11599	; 0x2d4f
  ec:	00010100 	andeq	r0, r1, r0, lsl #2
  f0:	00000205 	andeq	r0, r0, r5, lsl #4
  f4:	de030000 	cdple	0, 0, cr0, cr3, cr0, {0}
  f8:	414e0102 	cmpmi	lr, r2, lsl #2
  fc:	0003023d 	andeq	r0, r3, sp, lsr r2
 100:	05000101 	streq	r0, [r0, #-257]	; 0x101
 104:	00000002 	andeq	r0, r0, r2
 108:	03830300 	orreq	r0, r3, #0, 6
 10c:	7a3e5c01 	bvc	f97118 <CameraReset+0xf97118>
 110:	00050283 	andeq	r0, r5, r3, lsl #5
 114:	05000101 	streq	r0, [r0, #-257]	; 0x101
 118:	00000002 	andeq	r0, r0, r2
 11c:	03a20300 			; <UNDEFINED> instruction: 0x03a20300
 120:	7a3e5c01 	bvc	f9712c <CameraReset+0xf9712c>
 124:	00050291 	muleq	r5, r1, r2
 128:	05000101 	streq	r0, [r0, #-257]	; 0x101
 12c:	00000002 	andeq	r0, r0, r2
 130:	03be0300 			; <UNDEFINED> instruction: 0x03be0300
 134:	92505001 	subsls	r5, r0, #1
 138:	06022150 			; <UNDEFINED> instruction: 0x06022150
 13c:	00010100 	andeq	r0, r1, r0, lsl #2
 140:	00000205 	andeq	r0, r0, r5, lsl #4
 144:	e5030000 	str	r0, [r3, #-0]
 148:	3e5c0103 	rdfcce	f0, f4, f3
 14c:	05024b7a 	streq	r4, [r2, #-2938]	; 0xb7a
 150:	00010100 	andeq	r0, r1, r0, lsl #2
 154:	00000205 	andeq	r0, r0, r5, lsl #4
 158:	82030000 	andhi	r0, r3, #0
 15c:	874e0104 	strbhi	r0, [lr, -r4, lsl #2]
 160:	00050283 	andeq	r0, r5, r3, lsl #5
 164:	05000101 	streq	r0, [r0, #-257]	; 0x101
 168:	00000002 	andeq	r0, r0, r2
 16c:	049d0300 	ldreq	r0, [sp], #768	; 0x300
 170:	97416701 	strbls	r6, [r1, -r1, lsl #14]
 174:	05028388 	streq	r8, [r2, #-904]	; 0x388
 178:	00010100 	andeq	r0, r1, r0, lsl #2
 17c:	00000205 	andeq	r0, r0, r5, lsl #4
 180:	c3030000 	movwgt	r0, #12288	; 0x3000
 184:	5d7b0104 	ldfple	f0, [fp, #-16]!
 188:	02040200 	andeq	r0, r4, #0, 4
 18c:	0402003e 	streq	r0, [r2], #-62	; 0x3e
 190:	02008e02 	andeq	r8, r0, #2, 28
 194:	3c060104 	stfccs	f0, [r6], {4}
 198:	05024e06 	streq	r4, [r2, #-3590]	; 0xe06
 19c:	Address 0x0000019c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	656d6143 	strbvs	r6, [sp, #-323]!	; 0x143
   4:	6e496172 	mcrvs	1, 2, r6, cr9, cr2, {3}
   8:	616e4574 	smcvs	58452	; 0xe454
   c:	00656c62 	rsbeq	r6, r5, r2, ror #24
  10:	6f6f4274 	svcvs	0x006f4274
  14:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  18:	436c7500 	cmnmi	ip, #0, 10
  1c:	6c436d61 	mcrrvs	13, 6, r6, r3, cr1
  20:	006e496b 	rsbeq	r4, lr, fp, ror #18
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  2c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  30:	6d614300 	stclvs	3, cr4, [r1, #-0]
  34:	49617265 	stmdbmi	r1!, {r0, r2, r5, r6, r9, ip, sp, lr}^
  38:	6944746e 	stmdbvs	r4, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
  3c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  40:	61430065 	cmpvs	r3, r5, rrx
  44:	6172656d 	cmnvs	r2, sp, ror #10
  48:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0x854
  4c:	6c6f6873 	stclvs	8, cr6, [pc], #-460	; fffffe88 <CameraReset+0xfffffe88>
  50:	74655364 	strbtvc	r5, [r5], #-868	; 0x364
  54:	44637500 	strbtmi	r7, [r3], #-1280	; 0x500
  58:	43007669 	movwmi	r7, #1641	; 0x669
  5c:	72656d61 	rsbvc	r6, r5, #6208	; 0x1840
  60:	746e4961 	strbtvc	r4, [lr], #-2401	; 0x961
  64:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
  68:	43007375 	movwmi	r7, #885	; 0x375
  6c:	72656d61 	rsbvc	r6, r5, #6208	; 0x1840
  70:	746e4961 	strbtvc	r4, [lr], #-2401	; 0x961
  74:	65726e55 	ldrbvs	r6, [r2, #-3669]!	; 0xe55
  78:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
  7c:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
  80:	61632f2e 	cmnvs	r3, lr, lsr #30
  84:	6172656d 	cmnvs	r2, sp, ror #10
  88:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  94:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  98:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  9c:	546c7500 	strbtpl	r7, [ip], #-1280	; 0x500
  a0:	73657268 	cmnvc	r5, #104, 4	; 0x80000006
  a4:	646c6f68 	strbtvs	r6, [ip], #-3944	; 0xf68
  a8:	486c7500 	stmdami	ip!, {r8, sl, ip, sp, lr}^
  ac:	6c6f5053 	stclvs	0, cr5, [pc], #-332	; ffffff68 <CameraReset+0xffffff68>
  b0:	6d614300 	stclvs	3, cr4, [r1, #-0]
  b4:	52617265 	rsbpl	r7, r1, #1342177286	; 0x50000006
  b8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
  bc:	6d614300 	stclvs	3, cr4, [r1, #-0]
  c0:	43617265 	cmnmi	r1, #1342177286	; 0x50000006
  c4:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
  c8:	74536572 	ldrbvc	r6, [r3], #-1394	; 0x572
  cc:	7000706f 	andvc	r7, r0, pc, rrx
  d0:	426d6143 	rsbmi	r6, sp, #-1073741808	; 0xc0000010
  d4:	00666675 	rsbeq	r6, r6, r5, ror r6
  d8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  e0:	61686320 	cmnvs	r8, r0, lsr #6
  e4:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
  e8:	6b6c4358 	blvs	1b10e50 <CameraReset+0x1b10e50>
  ec:	526c7500 	rsbpl	r7, ip, #0, 10
  f0:	70006765 	andvc	r6, r0, r5, ror #14
  f4:	61486e66 	cmpvs	r8, r6, ror #28
  f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
  fc:	61430072 	hvcvs	12290	; 0x3002
 100:	6172656d 	cmnvs	r2, sp, ror #10
 104:	6b6c4358 	blvs	1b10e6c <CameraReset+0x1b10e6c>
 108:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
 10c:	43006769 	movwmi	r6, #1897	; 0x769
 110:	72656d61 	rsbvc	r6, r5, #6208	; 0x1840
 114:	414d4461 	cmpmi	sp, r1, ror #8
 118:	61736944 	cmnvs	r3, r4, asr #18
 11c:	00656c62 	rsbeq	r6, r5, r2, ror #24
 120:	66754270 			; <UNDEFINED> instruction: 0x66754270
 124:	00726566 	rsbseq	r6, r2, r6, ror #10
 128:	656d6143 	strbvs	r6, [sp, #-323]!	; 0x143
 12c:	61436172 	hvcvs	13842	; 0x3612
 130:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
 134:	61745365 	cmnvs	r4, r5, ror #6
 138:	43007472 	movwmi	r7, #1138	; 0x472
 13c:	72656d61 	rsbvc	r6, r5, #6208	; 0x1840
 140:	72615061 	rsbvc	r5, r1, #97	; 0x61
 144:	43736d61 	cmnmi	r3, #6208	; 0x1840
 148:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 14c:	61430067 	cmpvs	r3, r7, rrx
 150:	6172656d 	cmnvs	r2, sp, ror #10
 154:	43746e49 	cmnmi	r4, #1168	; 0x490
 158:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 15c:	496c7500 	stmdbmi	ip!, {r8, sl, ip, sp, lr}^
 160:	6c46746e 	cfstrdvs	mvd7, [r6], {110}	; 0x6e
 164:	00736761 	rsbseq	r6, r3, r1, ror #14
 168:	20554e47 	subscs	r4, r5, r7, asr #28
 16c:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 170:	20322e38 	eorscs	r2, r2, r8, lsr lr
 174:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 178:	20626d75 	rsbcs	r6, r2, r5, ror sp
 17c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 180:	6f633d75 	svcvs	0x00633d75
 184:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 188:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 18c:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 190:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 194:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 198:	20393963 	eorscs	r3, r9, r3, ror #18
 19c:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 1a0:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 1a4:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 1a8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 1ac:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 1b0:	6164662d 	cmnvs	r4, sp, lsr #12
 1b4:	732d6174 	teqvc	sp, #116, 2
 1b8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 1bc:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 1c0:	6c466c75 	mcrrvs	12, 7, r6, r6, cr5
 1c4:	00736761 	rsbseq	r6, r3, r1, ror #14
 1c8:	69536375 	ldmdbvs	r3, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
 1cc:	7500657a 	strvc	r6, [r0, #-1402]	; 0x57a
 1d0:	5053566c 	subspl	r5, r3, ip, ror #12
 1d4:	62006c6f 	andvs	r6, r0, #28416	; 0x6f00
 1d8:	656d6d49 	strbvs	r6, [sp, #-3401]!	; 0xd49
 1dc:	74616964 	strbtvc	r6, [r1], #-2404	; 0x964
 1e0:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 1e4:	46746e49 	ldrbtmi	r6, [r4], -r9, asr #28
 1e8:	0067616c 	rsbeq	r6, r7, ip, ror #2
 1ec:	61426c75 	hvcvs	9925	; 0x26c5
 1f0:	43006573 	movwmi	r6, #1395	; 0x573
 1f4:	72656d61 	rsbvc	r6, r5, #6208	; 0x1840
 1f8:	66754261 	ldrbtvs	r4, [r5], -r1, ror #4
 1fc:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
 200:	00646165 	rsbeq	r6, r4, r5, ror #2
 204:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 150 <.debug_str+0x150>
 208:	69762f65 	ldmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 20c:	2f646f6e 	svccs	0x00646f6e
 210:	32334343 	eorscc	r4, r3, #201326593	; 0xc000001
 214:	535f3030 	cmppl	pc, #48	; 0x30
 218:	632f4b44 	teqvs	pc, #68, 22	; 0x11000
 21c:	30323363 	eorscc	r3, r2, r3, ror #6
 220:	64732d30 	ldrbtvs	r2, [r3], #-3376	; 0xd30
 224:	72642f6b 	rsbvc	r2, r4, #428	; 0x1ac
 228:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 22c:	2f62696c 	svccs	0x0062696c
 230:	00636367 	rsbeq	r6, r3, r7, ror #6
 234:	656d6143 	strbvs	r6, [sp, #-323]!	; 0x143
 238:	6e496172 	mcrvs	1, 2, r6, cr9, cr2, {3}
 23c:	67655274 			; <UNDEFINED> instruction: 0x67655274
 240:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
 244:	61430072 	hvcvs	12290	; 0x3002
 248:	6172656d 	cmnvs	r2, sp, ror #10
 24c:	6b6c4358 	blvs	1b10fb4 <CameraReset+0x1b10fb4>
 250:	00746553 	rsbseq	r6, r4, r3, asr r5
 254:	656d6143 	strbvs	r6, [sp, #-323]!	; 0x143
 258:	4d446172 	stfmie	f6, [r4, #-456]	; 0xfffffe38
 25c:	616e4541 	cmnvs	lr, r1, asr #10
 260:	00656c62 	rsbeq	r6, r5, r2, ror #24
 264:	6c435862 	mcrrvs	8, 6, r5, r3, cr2
 268:	616c466b 	cmnvs	ip, fp, ror #12
 26c:	Address 0x0000026c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000002a 	andeq	r0, r0, sl, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000040 	andeq	r0, r0, r0, asr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	200e4101 	andcs	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000048 	andeq	r0, r0, r8, asr #32
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	200e4101 	andcs	r4, lr, r1, lsl #2
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	0000004a 	andeq	r0, r0, sl, asr #32
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000022 	andeq	r0, r0, r2, lsr #32
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	100e4101 	andne	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000022 	andeq	r0, r0, r2, lsr #32
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	100e4101 	andne	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c4:	00000036 	andeq	r0, r0, r6, lsr r0
  c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  cc:	100e4101 	andne	r4, lr, r1, lsl #2
  d0:	00070d41 	andeq	r0, r7, r1, asr #26
  d4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  e0:	0000001e 	andeq	r0, r0, lr, lsl r0
  e4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  e8:	41018e02 	tstmi	r1, r2, lsl #28
  ec:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  f0:	00000007 	andeq	r0, r0, r7
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 100:	0000001a 	andeq	r0, r0, sl, lsl r0
 104:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 108:	41018e02 	tstmi	r1, r2, lsl #28
 10c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 110:	00000007 	andeq	r0, r0, r7
 114:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 120:	00000038 	andeq	r0, r0, r8, lsr r0
 124:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 128:	100e4101 	andne	r4, lr, r1, lsl #2
 12c:	00070d41 	andeq	r0, r7, r1, asr #26
 130:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 13c:	0000003a 	andeq	r0, r0, sl, lsr r0
 140:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 144:	100e4101 	andne	r4, lr, r1, lsl #2
 148:	00070d41 	andeq	r0, r7, r1, asr #26
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 158:	00000038 	andeq	r0, r0, r8, lsr r0
 15c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 160:	180e4101 	stmdane	lr, {r0, r8, lr}
 164:	00070d41 	andeq	r0, r7, r1, asr #26
 168:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 174:	00000030 	andeq	r0, r0, r0, lsr r0
 178:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 17c:	100e4101 	andne	r4, lr, r1, lsl #2
 180:	00070d41 	andeq	r0, r7, r1, asr #26
 184:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 190:	00000032 	andeq	r0, r0, r2, lsr r0
 194:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 198:	100e4101 	andne	r4, lr, r1, lsl #2
 19c:	00070d41 	andeq	r0, r7, r1, asr #26
 1a0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1ac:	0000004e 	andeq	r0, r0, lr, asr #32
 1b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b4:	100e4101 	andne	r4, lr, r1, lsl #2
 1b8:	00070d41 	andeq	r0, r7, r1, asr #26
 1bc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c8:	00000048 	andeq	r0, r0, r8, asr #32
 1cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d0:	200e4101 	andcs	r4, lr, r1, lsl #2
 1d4:	00070d41 	andeq	r0, r7, r1, asr #26

cpu.o:     file format elf32-littlearm


Disassembly of section .text.CPUcpsid:

00000000 <CPUcpsid>:
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	b672      	cpsid	i
   6:	f3bf 8f4f 	dsb	sy
   a:	f3bf 8f6f 	isb	sy
   e:	4770      	bx	lr
  10:	461c      	mov	r4, r3
  12:	4623      	mov	r3, r4
  14:	4618      	mov	r0, r3
  16:	bf00      	nop

Disassembly of section .text.CPUprimask:

00000000 <CPUprimask>:
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	4770      	bx	lr
   6:	461c      	mov	r4, r3
   8:	4623      	mov	r3, r4
   a:	4618      	mov	r0, r3

Disassembly of section .text.CPUcpsie:

00000000 <CPUcpsie>:
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	b662      	cpsie	i
   6:	f3bf 8f4f 	dsb	sy
   a:	f3bf 8f6f 	isb	sy
   e:	4770      	bx	lr
  10:	461c      	mov	r4, r3
  12:	4623      	mov	r3, r4
  14:	4618      	mov	r0, r3
  16:	bf00      	nop

Disassembly of section .text.CPUwfi:

00000000 <CPUwfi>:
   0:	f3bf 8f4f 	dsb	sy
   4:	f3bf 8f6f 	isb	sy
   8:	bf30      	wfi
   a:	4770      	bx	lr

Disassembly of section .text.CPUbasepriSet:

00000000 <CPUbasepriSet>:
   0:	f380 8811 	msr	BASEPRI, r0
   4:	f3bf 8f4f 	dsb	sy
   8:	f3bf 8f6f 	isb	sy
   c:	4770      	bx	lr
   e:	bf00      	nop

Disassembly of section .text.CPUbasepriGet:

00000000 <CPUbasepriGet>:
   0:	f3ef 8011 	mrs	r0, BASEPRI
   4:	4770      	bx	lr
   6:	461c      	mov	r4, r3
   8:	4623      	mov	r3, r4
   a:	4618      	mov	r0, r3

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000090 	muleq	r0, r0, r0
  10:	00007601 	andeq	r7, r0, r1, lsl #12
  14:	00003800 	andeq	r3, r0, r0, lsl #16
	...
  24:	00120200 	andseq	r0, r2, r0, lsl #4
  28:	32010000 	andcc	r0, r1, #0
  2c:	0000004c 	andeq	r0, r0, ip, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000016 	andeq	r0, r0, r6, lsl r0
  38:	004c9c01 	subeq	r9, ip, r1, lsl #24
  3c:	7f030000 	svcvc	0x00030000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	00004c34 	andeq	r4, r0, r4, lsr ip
  48:	00540100 	subseq	r0, r4, r0, lsl #2
  4c:	00070404 	andeq	r0, r7, r4, lsl #8
  50:	02000000 	andeq	r0, r0, #0
  54:	00000085 	andeq	r0, r0, r5, lsl #1
  58:	004c7e01 	subeq	r7, ip, r1, lsl #28
  5c:	00000000 	andeq	r0, r0, r0
  60:	000c0000 	andeq	r0, ip, r0
  64:	9c010000 	stcls	0, cr0, [r1], {-0}
  68:	0000007a 	andeq	r0, r0, sl, ror r0
  6c:	00007f03 	andeq	r7, r0, r3, lsl #30
  70:	4c800100 	stfmis	f0, [r0], {0}
  74:	01000000 	mrseq	r0, (UNDEF: 0)
  78:	1b020054 	blne	80158 <CPUcpsid+0x80158>
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00004cc1 	andeq	r4, r0, r1, asr #25
  84:	00000000 	andeq	r0, r0, r0
  88:	00001600 	andeq	r1, r0, r0, lsl #12
  8c:	a19c0100 	orrsge	r0, ip, r0, lsl #2
  90:	03000000 	movweq	r0, #0
  94:	0000007f 	andeq	r0, r0, pc, ror r0
  98:	004cc301 	subeq	ip, ip, r1, lsl #6
  9c:	54010000 	strpl	r0, [r1], #-0
  a0:	00310500 	eorseq	r0, r1, r0, lsl #10
  a4:	0c010000 	stceq	0, cr0, [r1], {-0}
  a8:	00000001 	andeq	r0, r0, r1
  ac:	00000c00 	andeq	r0, r0, r0, lsl #24
  b0:	069c0100 	ldreq	r0, [ip], r0, lsl #2
  b4:	00000068 	andeq	r0, r0, r8, rrx
  b8:	00013701 	andeq	r3, r1, r1, lsl #14
  bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	0000d89c 	muleq	r0, ip, r8
  c8:	00240700 	eoreq	r0, r4, r0, lsl #14
  cc:	37010000 	strcc	r0, [r1, -r0]
  d0:	00004c01 	andeq	r4, r0, r1, lsl #24
  d4:	00500100 	subseq	r0, r0, r0, lsl #2
  d8:	0000e808 	andeq	lr, r0, r8, lsl #16
  dc:	01630100 	cmneq	r3, r0, lsl #2
  e0:	0000004c 	andeq	r0, r0, ip, asr #32
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000000c 	andeq	r0, r0, ip
  ec:	7f099c01 	svcvc	0x00099c01
  f0:	01000000 	mrseq	r0, (UNDEF: 0)
  f4:	004c0165 	subeq	r0, ip, r5, ror #2
  f8:	54010000 	strpl	r0, [r1], #-0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <CPUcpsid+0xe8382c>
  1c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  20:	01111349 	tsteq	r1, r9, asr #6
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	01194297 			; <UNDEFINED> instruction: 0x01194297
  2c:	03000013 	movweq	r0, #19
  30:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  34:	0b3b0b3a 	bleq	ec2d24 <CPUcpsid+0xec2d24>
  38:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  3c:	24040000 	strcs	r0, [r4], #-0
  40:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  44:	000e030b 	andeq	r0, lr, fp, lsl #6
  48:	002e0500 	eoreq	r0, lr, r0, lsl #10
  4c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  50:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  54:	01111927 	tsteq	r1, r7, lsr #18
  58:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  5c:	00194297 	mulseq	r9, r7, r2
  60:	012e0600 	teqeq	lr, r0, lsl #12
  64:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  6c:	01111927 	tsteq	r1, r7, lsr #18
  70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  74:	01194297 			; <UNDEFINED> instruction: 0x01194297
  78:	07000013 	smladeq	r0, r3, r0, r0
  7c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  84:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  88:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
  8c:	03193f01 	tsteq	r9, #1, 30
  90:	3b0b3a0e 	blcc	2ce8d0 <CPUcpsid+0x2ce8d0>
  94:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
  98:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  9c:	97184006 	ldrls	r4, [r8, -r6]
  a0:	00001942 	andeq	r1, r0, r2, asr #18
  a4:	03003409 	movweq	r3, #1033	; 0x409
  a8:	3b0b3a0e 	blcc	2ce8e8 <CPUcpsid+0x2ce8e8>
  ac:	02134905 	andseq	r4, r3, #81920	; 0x14000
  b0:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000044 	andeq	r0, r0, r4, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000016 	andeq	r0, r0, r6, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000000 	andeq	r0, r0, r0
  24:	00000016 	andeq	r0, r0, r6, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000000c 	andeq	r0, r0, ip
  30:	00000000 	andeq	r0, r0, r0
  34:	0000000e 	andeq	r0, r0, lr
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000016 	andeq	r0, r0, r6, lsl r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000000c 	andeq	r0, r0, ip
  10:	00000000 	andeq	r0, r0, r0
  14:	00000016 	andeq	r0, r0, r6, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000000 	andeq	r0, r0, r0
  24:	0000000e 	andeq	r0, r0, lr
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	001f0002 	andseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6300002e 	movwvs	r0, #46	; 0x2e
  20:	632e7570 	teqvs	lr, #112, 10	; 0x1c000000
  24:	00000100 	andeq	r0, r0, r0, lsl #2
  28:	02050000 	andeq	r0, r5, #0
  2c:	00000000 	andeq	r0, r0, r0
  30:	18013203 	stmdane	r1, {r0, r1, r9, ip, sp}
  34:	21900d03 	orrscs	r0, r0, r3, lsl #26
  38:	01000102 	tsteq	r0, r2, lsl #2
  3c:	02050001 	andeq	r0, r5, #1
  40:	00000000 	andeq	r0, r0, r0
  44:	0100fe03 	tsteq	r0, r3, lsl #28
  48:	4a0a0318 	bmi	280cb0 <CPUcpsid+0x280cb0>
  4c:	00010221 	andeq	r0, r1, r1, lsr #4
  50:	05000101 	streq	r0, [r0, #-257]	; 0x101
  54:	00000002 	andeq	r0, r0, r2
  58:	01c10300 	biceq	r0, r1, r0, lsl #6
  5c:	0d031801 	stceq	8, cr1, [r3, #-4]
  60:	01022190 			; <UNDEFINED> instruction: 0x01022190
  64:	00010100 	andeq	r0, r1, r0, lsl #2
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	8c030000 	stchi	0, cr0, [r3], {-0}
  70:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
  74:	01010006 	tsteq	r1, r6
  78:	00020500 	andeq	r0, r2, r0, lsl #10
  7c:	03000000 	movweq	r0, #0
  80:	03010294 	movweq	r0, #4756	; 0x1294
  84:	02170123 	andseq	r0, r7, #-1073741816	; 0xc0000008
  88:	01010007 	tsteq	r1, r7
  8c:	00020500 	andeq	r0, r2, r0, lsl #10
  90:	03000000 	movweq	r0, #0
  94:	030102c0 	movweq	r0, #4800	; 0x12c0
  98:	03180123 	tsteq	r8, #-1073741816	; 0xc0000008
  9c:	02214a0a 	eoreq	r4, r1, #40960	; 0xa000
  a0:	01010001 	tsteq	r1, r1

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
   c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  10:	50430074 	subpl	r0, r3, r4, ror r0
  14:	73706355 	cmnvc	r0, #1409286145	; 0x54000001
  18:	43006469 	movwmi	r6, #1129	; 0x469
  1c:	70635550 	rsbvc	r5, r3, r0, asr r5
  20:	00656973 	rsbeq	r6, r5, r3, ror r9
  24:	654e6c75 	strbvs	r6, [lr, #-3189]	; 0xc75
  28:	73614277 	cmnvc	r1, #1879048199	; 0x70000007
  2c:	69727065 	ldmdbvs	r2!, {r0, r2, r5, r6, ip, sp, lr}^
  30:	55504300 	ldrbpl	r4, [r0, #-768]	; 0x300
  34:	00696677 	rsbeq	r6, r9, r7, ror r6
  38:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff84 <CPUcpsid+0xffffff84>
  3c:	69762f65 	ldmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f646f6e 	svccs	0x00646f6e
  44:	32334343 	eorscc	r4, r3, #201326593	; 0xc000001
  48:	535f3030 	cmppl	pc, #48	; 0x30
  4c:	632f4b44 	teqvs	pc, #68, 22	; 0x11000
  50:	30323363 	eorscc	r3, r2, r3, ror #6
  54:	64732d30 	ldrbtvs	r2, [r3], #-3376	; 0xd30
  58:	72642f6b 	rsbvc	r2, r4, #428	; 0x1ac
  5c:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
  60:	2f62696c 	svccs	0x0062696c
  64:	00636367 	rsbeq	r6, r3, r7, ror #6
  68:	62555043 	subsvs	r5, r5, #67	; 0x43
  6c:	70657361 	rsbvc	r7, r5, r1, ror #6
  70:	65536972 	ldrbvs	r6, [r3, #-2418]	; 0x972
  74:	2e2e0074 	mcrcs	0, 1, r0, cr14, cr4, {3}
  78:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
  7c:	7500632e 	strvc	r6, [r0, #-814]	; 0x32e
  80:	7465526c 	strbtvc	r5, [r5], #-620	; 0x26c
  84:	55504300 	ldrbpl	r4, [r0, #-768]	; 0x300
  88:	6d697270 	sfmvs	f7, 2, [r9, #-448]!	; 0xfffffe40
  8c:	006b7361 	rsbeq	r7, fp, r1, ror #6
  90:	20554e47 	subscs	r4, r5, r7, asr #28
  94:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
  98:	20322e38 	eorscs	r2, r2, r8, lsr lr
  9c:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  a0:	20626d75 	rsbcs	r6, r2, r5, ror sp
  a4:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  a8:	6f633d75 	svcvs	0x00633d75
  ac:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
  b0:	20346d2d 	eorscs	r6, r4, sp, lsr #26
  b4:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  b8:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
  bc:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  c0:	20393963 	eorscs	r3, r9, r3, ror #18
  c4:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
  c8:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  cc:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
  d0:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
  d4:	20736e6f 	rsbscs	r6, r3, pc, ror #28
  d8:	6164662d 	cmnvs	r4, sp, lsr #12
  dc:	732d6174 	teqvc	sp, #116, 2
  e0:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
  e4:	00736e6f 	rsbseq	r6, r3, pc, ror #28
  e8:	62555043 	subsvs	r5, r5, #67	; 0x43
  ec:	70657361 	rsbvc	r7, r5, r1, ror #6
  f0:	65476972 	strbvs	r6, [r7, #-2418]	; 0x972
  f4:	Address 0x000000f4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000016 	andeq	r0, r0, r6, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
	...
  2c:	0000000c 	andeq	r0, r0, ip
  30:	0000000c 	andeq	r0, r0, ip
	...
  3c:	00000016 	andeq	r0, r0, r6, lsl r0
  40:	0000000c 	andeq	r0, r0, ip
	...
  4c:	0000000c 	andeq	r0, r0, ip
  50:	0000000c 	andeq	r0, r0, ip
	...
  5c:	0000000e 	andeq	r0, r0, lr
  60:	0000000c 	andeq	r0, r0, ip
	...
  6c:	0000000c 	andeq	r0, r0, ip

crc.o:     file format elf32-littlearm


Disassembly of section .text.CRCConfigSet:

00000000 <CRCConfigSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
  10:	683a      	ldr	r2, [r7, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.CRCSeedSet:

00000000 <CRCSeedSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 6341 	add.w	r3, r3, #3088	; 0xc10
  10:	683a      	ldr	r2, [r7, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.CRCDataWrite:

00000000 <CRCDataWrite>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f640 4314 	movw	r3, #3092	; 0xc14
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	683a      	ldr	r2, [r7, #0]
  14:	601a      	str	r2, [r3, #0]
  16:	370c      	adds	r7, #12
  18:	46bd      	mov	sp, r7
  1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  1e:	4770      	bx	lr

Disassembly of section .text.CRCResultRead:

00000000 <CRCResultRead>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f640 4318 	movw	r3, #3096	; 0xc18
   c:	f2c4 4303 	movt	r3, #17411	; 0x4403
  10:	681b      	ldr	r3, [r3, #0]
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.CRCDataProcess:

00000000 <CRCDataProcess>:
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	683b      	ldr	r3, [r7, #0]
  10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  14:	2b00      	cmp	r3, #0
  16:	d011      	beq.n	3c <CRCDataProcess+0x3c>
  18:	68bb      	ldr	r3, [r7, #8]
  1a:	617b      	str	r3, [r7, #20]
  1c:	e008      	b.n	30 <CRCDataProcess+0x30>
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	f603 4314 	addw	r3, r3, #3092	; 0xc14
  24:	461a      	mov	r2, r3
  26:	697b      	ldr	r3, [r7, #20]
  28:	1c59      	adds	r1, r3, #1
  2a:	6179      	str	r1, [r7, #20]
  2c:	781b      	ldrb	r3, [r3, #0]
  2e:	6013      	str	r3, [r2, #0]
  30:	687b      	ldr	r3, [r7, #4]
  32:	1e5a      	subs	r2, r3, #1
  34:	607a      	str	r2, [r7, #4]
  36:	2b00      	cmp	r3, #0
  38:	d1f1      	bne.n	1e <CRCDataProcess+0x1e>
  3a:	e010      	b.n	5e <CRCDataProcess+0x5e>
  3c:	68bb      	ldr	r3, [r7, #8]
  3e:	613b      	str	r3, [r7, #16]
  40:	e008      	b.n	54 <CRCDataProcess+0x54>
  42:	68fb      	ldr	r3, [r7, #12]
  44:	f603 4314 	addw	r3, r3, #3092	; 0xc14
  48:	461a      	mov	r2, r3
  4a:	693b      	ldr	r3, [r7, #16]
  4c:	1d19      	adds	r1, r3, #4
  4e:	6139      	str	r1, [r7, #16]
  50:	681b      	ldr	r3, [r3, #0]
  52:	6013      	str	r3, [r2, #0]
  54:	687b      	ldr	r3, [r7, #4]
  56:	1e5a      	subs	r2, r3, #1
  58:	607a      	str	r2, [r7, #4]
  5a:	2b00      	cmp	r3, #0
  5c:	d1f1      	bne.n	42 <CRCDataProcess+0x42>
  5e:	68f8      	ldr	r0, [r7, #12]
  60:	f7ff fffe 	bl	0 <CRCDataProcess>
  64:	4603      	mov	r3, r0
  66:	4618      	mov	r0, r3
  68:	3718      	adds	r7, #24
  6a:	46bd      	mov	sp, r7
  6c:	bd80      	pop	{r7, pc}
  6e:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001ce 	andeq	r0, r0, lr, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000095 	muleq	r0, r5, r0
  10:	0000ed01 	andeq	lr, r0, r1, lsl #26
  14:	00013000 	andeq	r3, r1, r0
	...
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
  2c:	00000003 	andeq	r0, r0, r3
  30:	371c0200 	ldrcc	r0, [ip, -r0, lsl #4]
  34:	02000000 	andeq	r0, r0, #0
  38:	003e0801 	eorseq	r0, lr, r1, lsl #16
  3c:	02020000 	andeq	r0, r2, #0
  40:	00018405 	andeq	r8, r1, r5, lsl #8
  44:	07020200 	streq	r0, [r2, -r0, lsl #4]
  48:	0000006c 	andeq	r0, r0, ip, rrx
  4c:	97050402 	strls	r0, [r5, -r2, lsl #8]
  50:	03000001 	movweq	r0, #1
  54:	0000008a 	andeq	r0, r0, sl, lsl #1
  58:	005e3802 	subseq	r3, lr, r2, lsl #16
  5c:	04020000 	streq	r0, [r2], #-0
  60:	00005a07 	andeq	r5, r0, r7, lsl #20
  64:	05080200 	streq	r0, [r8, #-512]	; 0x200
  68:	00000160 	andeq	r0, r0, r0, ror #2
  6c:	03070802 	movweq	r0, #30722	; 0x7802
  70:	04000001 	streq	r0, [r0], #-1
  74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  78:	04020074 	streq	r0, [r2], #-116	; 0x74
  7c:	0000f607 	andeq	pc, r0, r7, lsl #12
  80:	011a0300 	tsteq	sl, r0, lsl #6
  84:	2a030000 	bcs	c008c <CRCConfigSet+0xc008c>
  88:	0000002c 	andeq	r0, r0, ip, lsr #32
  8c:	00018e03 	andeq	r8, r1, r3, lsl #28
  90:	53420300 	movtpl	r0, #8960	; 0x2300
  94:	05000000 	streq	r0, [r0, #-0]
  98:	0000016e 	andeq	r0, r0, lr, ror #2
  9c:	00006101 	andeq	r6, r0, r1, lsl #2
  a0:	001e0000 	andseq	r0, lr, r0
  a4:	9c010000 	stcls	0, cr0, [r1], {-0}
  a8:	000000c9 	andeq	r0, r0, r9, asr #1
  ac:	00002006 	andeq	r2, r0, r6
  b0:	8c610100 	stfhie	f0, [r1], #-0
  b4:	02000000 	andeq	r0, r0, #0
  b8:	4c067491 	cfstrsmi	mvf7, [r6], {145}	; 0x91
  bc:	01000000 	mrseq	r0, (UNDEF: 0)
  c0:	00008c61 	andeq	r8, r0, r1, ror #24
  c4:	70910200 	addsvc	r0, r1, r0, lsl #4
  c8:	007f0500 	rsbseq	r0, pc, r0, lsl #10
  cc:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0000001e 	andeq	r0, r0, lr, lsl r0
  d8:	00fb9c01 	rscseq	r9, fp, r1, lsl #24
  dc:	20060000 	andcs	r0, r6, r0
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	00008c8e 	andeq	r8, r0, lr, lsl #25
  e8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  ec:	00017b06 	andeq	r7, r1, r6, lsl #22
  f0:	8c8e0100 	stfhis	f0, [lr], {0}
  f4:	02000000 	andeq	r0, r0, #0
  f8:	05007091 	streq	r7, [r0, #-145]	; 0x91
  fc:	00000013 	andeq	r0, r0, r3, lsl r0
 100:	0000af01 	andeq	sl, r0, r1, lsl #30
 104:	00200000 	eoreq	r0, r0, r0
 108:	9c010000 	stcls	0, cr0, [r1], {-0}
 10c:	0000012d 	andeq	r0, r0, sp, lsr #2
 110:	00002006 	andeq	r2, r0, r6
 114:	8caf0100 	stfhis	f0, [pc]	; 11c <.debug_info+0x11c>
 118:	02000000 	andeq	r0, r0, #0
 11c:	0a067491 	beq	19d24c <CRCConfigSet+0x19d24c>
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	00008caf 	andeq	r8, r0, pc, lsr #25
 128:	70910200 	addsvc	r0, r1, r0, lsl #4
 12c:	01220700 	teqeq	r2, r0, lsl #14
 130:	cb010000 	blgt	40138 <CRCConfigSet+0x40138>
 134:	0000008c 	andeq	r0, r0, ip, lsl #1
 138:	00000000 	andeq	r0, r0, r0
 13c:	0000001e 	andeq	r0, r0, lr, lsl r0
 140:	01559c01 	cmpeq	r5, r1, lsl #24
 144:	20060000 	andcs	r0, r6, r0
 148:	01000000 	mrseq	r0, (UNDEF: 0)
 14c:	00008ccb 	andeq	r8, r0, fp, asr #25
 150:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 154:	01d20800 	bicseq	r0, r2, r0, lsl #16
 158:	f4010000 	vst4.8	{d0-d3}, [r1], r0
 15c:	0000008c 	andeq	r0, r0, ip, lsl #1
 160:	00000000 	andeq	r0, r0, r0
 164:	0000006e 	andeq	r0, r0, lr, rrx
 168:	01c39c01 	biceq	r9, r3, r1, lsl #24
 16c:	20060000 	andcs	r0, r6, r0
 170:	01000000 	mrseq	r0, (UNDEF: 0)
 174:	00008cf4 	strdeq	r8, [r0], -r4
 178:	6c910200 	lfmvs	f0, 4, [r1], {0}
 17c:	00002906 	andeq	r2, r0, r6, lsl #18
 180:	c3f40100 	mvnsgt	r0, #0, 2
 184:	02000001 	andeq	r0, r0, #1
 188:	ac066891 	stcge	8, cr6, [r6], {145}	; 0x91
 18c:	01000001 	tsteq	r0, r1
 190:	00008cf5 	strdeq	r8, [r0], -r5
 194:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 198:	0001c706 	andeq	ip, r1, r6, lsl #14
 19c:	8cf50100 	ldfhie	f0, [r5]
 1a0:	02000000 	andeq	r0, r0, #0
 1a4:	33096091 	movwcc	r6, #37009	; 0x9091
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	0001c5f7 	strdeq	ip, [r1], -r7
 1b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1b4:	0001a009 	andeq	sl, r1, r9
 1b8:	cbf80100 	blgt	ffe005c0 <CRCConfigSet+0xffe005c0>
 1bc:	02000001 	andeq	r0, r0, #1
 1c0:	0a007091 	beq	1c40c <CRCConfigSet+0x1c40c>
 1c4:	81040b04 	tsthi	r4, r4, lsl #22
 1c8:	0b000000 	bleq	1d0 <.debug_info+0x1d0>
 1cc:	00008c04 	andeq	r8, r0, r4, lsl #24
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <CRCConfigSet+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <CRCConfigSet+0x380c28>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <CRCConfigSet+0x2c00c4>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  38:	03193f01 	tsteq	r9, #1, 30
  3c:	3b0b3a0e 	blcc	2ce87c <CRCConfigSet+0x2ce87c>
  40:	1119270b 	tstne	r9, fp, lsl #14
  44:	40061201 	andmi	r1, r6, r1, lsl #4
  48:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  4c:	00001301 	andeq	r1, r0, r1, lsl #6
  50:	03000506 	movweq	r0, #1286	; 0x506
  54:	3b0b3a0e 	blcc	2ce894 <CRCConfigSet+0x2ce894>
  58:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  5c:	07000018 	smladeq	r0, r8, r0, r0
  60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  64:	0b3a0e03 	bleq	e83878 <CRCConfigSet+0xe83878>
  68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  6c:	01111349 	tsteq	r1, r9, asr #6
  70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  74:	01194297 			; <UNDEFINED> instruction: 0x01194297
  78:	08000013 	stmdaeq	r0, {r0, r1, r4}
  7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <CRCConfigSet+0xe83894>
  84:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  88:	01111349 	tsteq	r1, r9, asr #6
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	01194296 			; <UNDEFINED> instruction: 0x01194296
  94:	09000013 	stmdbeq	r0, {r0, r1, r4}
  98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  9c:	0b3b0b3a 	bleq	ec2d8c <CRCConfigSet+0xec2d8c>
  a0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  a4:	0f0a0000 	svceq	0x000a0000
  a8:	000b0b00 	andeq	r0, fp, r0, lsl #22
  ac:	000f0b00 	andeq	r0, pc, r0, lsl #22
  b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  b4:	Address 0x000000b4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000003c 	andeq	r0, r0, ip, lsr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001e 	andeq	r0, r0, lr, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000001e 	andeq	r0, r0, lr, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000020 	andeq	r0, r0, r0, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000001e 	andeq	r0, r0, lr, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000006e 	andeq	r0, r0, lr, rrx
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000001e 	andeq	r0, r0, lr, lsl r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000001e 	andeq	r0, r0, lr, lsl r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000020 	andeq	r0, r0, r0, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000001e 	andeq	r0, r0, lr, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0000006e 	andeq	r0, r0, lr, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ee 	andeq	r0, r0, lr, ror #1
   4:	006f0002 	rsbeq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	752f002e 	strvc	r0, [pc, #-46]!	; fffffff6 <CRCConfigSet+0xfffffff6>
  20:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  24:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  28:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  2c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  30:	616d2f62 	cmnvs	sp, r2, ror #30
  34:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
  38:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffdb <CRCConfigSet+0xffffffdb>
  3c:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  40:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  44:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  48:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  4c:	63000062 	movwvs	r0, #98	; 0x62
  50:	632e6372 	teqvs	lr, #-939524095	; 0xc8000001
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
  5c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
  60:	7079745f 	rsbsvc	r7, r9, pc, asr r4
  64:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  68:	00000200 	andeq	r0, r0, r0, lsl #4
  6c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  70:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	00000300 	andeq	r0, r0, r0, lsl #6
  78:	02050000 	andeq	r0, r5, #0
  7c:	00000000 	andeq	r0, r0, r0
  80:	0100e103 	tsteq	r0, r3, lsl #2
  84:	59581803 	ldmdbpl	r8, {r0, r1, fp, ip}^
  88:	01000502 	tsteq	r0, r2, lsl #10
  8c:	02050001 	andeq	r0, r5, #1
  90:	00000000 	andeq	r0, r0, r0
  94:	01018e03 	tsteq	r1, r3, lsl #28
  98:	59580903 	ldmdbpl	r8, {r0, r1, r8, fp}^
  9c:	01000502 	tsteq	r0, r2, lsl #10
  a0:	02050001 	andeq	r0, r5, #1
  a4:	00000000 	andeq	r0, r0, r0
  a8:	0101af03 	tsteq	r1, r3, lsl #30
  ac:	67580903 	ldrbvs	r0, [r8, -r3, lsl #18]
  b0:	01000502 	tsteq	r0, r2, lsl #10
  b4:	02050001 	andeq	r0, r5, #1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0101cb03 	tsteq	r1, r3, lsl #22
  c0:	5a4a0903 	bpl	12824d4 <CRCConfigSet+0x12824d4>
  c4:	01000602 	tsteq	r0, r2, lsl #12
  c8:	02050001 	andeq	r0, r5, #1
  cc:	00000000 	andeq	r0, r0, r0
  d0:	0101f503 	tsteq	r1, r3, lsl #10
  d4:	5e740c03 	cdppl	12, 7, cr0, cr4, cr3, {0}
  d8:	02002533 	andeq	r2, r0, #213909504	; 0xcc00000
  dc:	038b0104 	orreq	r0, fp, #4, 2
  e0:	252f660d 	strcs	r6, [pc, #-1549]!	; fffffadb <CRCConfigSet+0xfffffadb>
  e4:	01040200 	mrseq	r0, R12_usr
  e8:	580c038b 	stmdapl	ip, {r0, r1, r3, r7, r8, r9}
  ec:	0004024b 	andeq	r0, r4, fp, asr #4
  f0:	Address 0x000000f0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69755f5f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
   4:	5f38746e 	svcpl	0x0038746e
   8:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
   c:	61443233 	cmpvs	r4, r3, lsr r2
  10:	43006174 	movwmi	r6, #372	; 0x174
  14:	61444352 	cmpvs	r4, r2, asr r3
  18:	72576174 	subsvc	r6, r7, #116, 2
  1c:	00657469 	rsbeq	r7, r5, r9, ror #8
  20:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
  24:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
  28:	69757000 	ldmdbvs	r5!, {ip, sp, lr}^
  2c:	61746144 	cmnvs	r4, r4, asr #2
  30:	70006e49 	andvc	r6, r0, r9, asr #28
  34:	44386975 	ldrtmi	r6, [r8], #-2421	; 0x975
  38:	49617461 	stmdbmi	r1!, {r0, r5, r6, sl, ip, sp, lr}^
  3c:	6e75006e 	cdpvs	0, 7, cr0, cr5, cr14, {3}
  40:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  44:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  48:	00726168 	rsbseq	r6, r2, r8, ror #2
  4c:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
  50:	43435243 	movtmi	r5, #12867	; 0x3243
  54:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
  58:	6f6c0067 	svcvs	0x006c0067
  5c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  70:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  74:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  78:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  7c:	4300746e 	movwmi	r7, #1134	; 0x46e
  80:	65534352 	ldrbvs	r4, [r3, #-850]	; 0x352
  84:	65536465 	ldrbvs	r6, [r3, #-1125]	; 0x465
  88:	5f5f0074 	svcpl	0x005f0074
  8c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
  90:	745f3233 	ldrbvc	r3, [pc], #-563	; 98 <.debug_str+0x98>
  94:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  98:	34204320 	strtcc	r4, [r0], #-800	; 0x320
  9c:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
  a0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xd20
  a4:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
  a8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  ac:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
  b0:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
  b4:	346d2d78 	strbtcc	r2, [sp], #-3448	; 0xd78
  b8:	20672d20 	rsbcs	r2, r7, r0, lsr #26
  bc:	20304f2d 	eorscs	r4, r0, sp, lsr #30
  c0:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0x32d
  c4:	3939633d 	ldmdbcc	r9!, {r0, r2, r3, r4, r5, r8, r9, sp, lr}
  c8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  cc:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
  d0:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
  d4:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
  d8:	736e6f69 	cmnvc	lr, #420	; 0x1a4
  dc:	64662d20 	strbtvs	r2, [r6], #-3360	; 0xd20
  e0:	2d617461 	cfstrdcs	mvd7, [r1, #-388]!	; 0xfffffe7c
  e4:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
  e8:	736e6f69 	cmnvc	lr, #420	; 0x1a4
  ec:	2f2e2e00 	svccs	0x002e2e00
  f0:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  f4:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  f8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  fc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 100:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 104:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 108:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 10c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 110:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 114:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 118:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 11c:	5f38746e 	svcpl	0x0038746e
 120:	52430074 	subpl	r0, r3, #116	; 0x74
 124:	73655243 	cmnvc	r5, #805306372	; 0x30000004
 128:	52746c75 	rsbspl	r6, r4, #29952	; 0x7500
 12c:	00646165 	rsbeq	r6, r4, r5, ror #2
 130:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 7c <.debug_str+0x7c>
 134:	69762f65 	ldmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 138:	2f646f6e 	svccs	0x00646f6e
 13c:	32334343 	eorscc	r4, r3, #201326593	; 0xc000001
 140:	535f3030 	cmppl	pc, #48	; 0x30
 144:	632f4b44 	teqvs	pc, #68, 22	; 0x11000
 148:	30323363 	eorscc	r3, r2, r3, ror #6
 14c:	64732d30 	ldrbtvs	r2, [r3], #-3376	; 0xd30
 150:	72642f6b 	rsbvc	r2, r4, #428	; 0x1ac
 154:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 158:	2f62696c 	svccs	0x0062696c
 15c:	00636367 	rsbeq	r6, r3, r7, ror #6
 160:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 164:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 168:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 16c:	52430074 	subpl	r0, r3, #116	; 0x74
 170:	6e6f4343 	cdpvs	3, 6, cr4, cr15, cr3, {2}
 174:	53676966 	cmnpl	r7, #1671168	; 0x198000
 178:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 17c:	53323369 	teqpl	r2, #-1543503871	; 0xa4000001
 180:	00646565 	rsbeq	r6, r4, r5, ror #10
 184:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 188:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 18c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 190:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 194:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 198:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 19c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a0:	33697570 	cmncc	r9, #112, 10	; 0x1c000000
 1a4:	74614432 	strbtvc	r4, [r1], #-1074	; 0x432
 1a8:	006e4961 	rsbeq	r4, lr, r1, ror #18
 1ac:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 1b0:	61746144 	cmnvs	r4, r4, asr #2
 1b4:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
 1b8:	73006874 	movwvc	r6, #2164	; 0x874
 1bc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 1c0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1c4:	75007261 	strvc	r7, [r0, #-609]	; 0x261
 1c8:	43323369 	teqmi	r2, #-1543503871	; 0xa4000001
 1cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 1d0:	52430067 	subpl	r0, r3, #103	; 0x67
 1d4:	74614443 	strbtvc	r4, [r1], #-1091	; 0x443
 1d8:	6f725061 	svcvs	0x00725061
 1dc:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000001e 	andeq	r0, r0, lr, lsl r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	0000001e 	andeq	r0, r0, lr, lsl r0
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000020 	andeq	r0, r0, r0, lsr #32
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	100e4101 	andne	r4, lr, r1, lsl #2
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	0000001e 	andeq	r0, r0, lr, lsl r0
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	100e4101 	andne	r4, lr, r1, lsl #2
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  8c:	0000006e 	andeq	r0, r0, lr, rrx
  90:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  94:	41018e02 	tstmi	r1, r2, lsl #28
  98:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
  9c:	00000007 	andeq	r0, r0, r7

des.o:     file format elf32-littlearm


Disassembly of section .text.DESConfigSet:

00000000 <DESConfigSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3320      	adds	r3, #32
   e:	681b      	ldr	r3, [r3, #0]
  10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  14:	683a      	ldr	r2, [r7, #0]
  16:	4313      	orrs	r3, r2
  18:	603b      	str	r3, [r7, #0]
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	3320      	adds	r3, #32
  1e:	683a      	ldr	r2, [r7, #0]
  20:	601a      	str	r2, [r3, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.DESKeySet:

00000000 <DESKeySet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3310      	adds	r3, #16
   e:	683a      	ldr	r2, [r7, #0]
  10:	6812      	ldr	r2, [r2, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	687b      	ldr	r3, [r7, #4]
  16:	3314      	adds	r3, #20
  18:	683a      	ldr	r2, [r7, #0]
  1a:	6852      	ldr	r2, [r2, #4]
  1c:	601a      	str	r2, [r3, #0]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	3320      	adds	r3, #32
  22:	681b      	ldr	r3, [r3, #0]
  24:	f003 0308 	and.w	r3, r3, #8
  28:	2b00      	cmp	r3, #0
  2a:	d012      	beq.n	52 <DESKeySet+0x52>
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	3308      	adds	r3, #8
  30:	683a      	ldr	r2, [r7, #0]
  32:	6892      	ldr	r2, [r2, #8]
  34:	601a      	str	r2, [r3, #0]
  36:	687b      	ldr	r3, [r7, #4]
  38:	330c      	adds	r3, #12
  3a:	683a      	ldr	r2, [r7, #0]
  3c:	68d2      	ldr	r2, [r2, #12]
  3e:	601a      	str	r2, [r3, #0]
  40:	687b      	ldr	r3, [r7, #4]
  42:	683a      	ldr	r2, [r7, #0]
  44:	6912      	ldr	r2, [r2, #16]
  46:	601a      	str	r2, [r3, #0]
  48:	687b      	ldr	r3, [r7, #4]
  4a:	3304      	adds	r3, #4
  4c:	683a      	ldr	r2, [r7, #0]
  4e:	6952      	ldr	r2, [r2, #20]
  50:	601a      	str	r2, [r3, #0]
  52:	370c      	adds	r7, #12
  54:	46bd      	mov	sp, r7
  56:	f85d 7b04 	ldr.w	r7, [sp], #4
  5a:	4770      	bx	lr

Disassembly of section .text.DESIVSet:

00000000 <DESIVSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3320      	adds	r3, #32
   e:	681b      	ldr	r3, [r3, #0]
  10:	2b00      	cmp	r3, #0
  12:	db01      	blt.n	18 <DESIVSet+0x18>
  14:	2300      	movs	r3, #0
  16:	e00a      	b.n	2e <DESIVSet+0x2e>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	3318      	adds	r3, #24
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	6812      	ldr	r2, [r2, #0]
  20:	601a      	str	r2, [r3, #0]
  22:	687b      	ldr	r3, [r7, #4]
  24:	331c      	adds	r3, #28
  26:	683a      	ldr	r2, [r7, #0]
  28:	6852      	ldr	r2, [r2, #4]
  2a:	601a      	str	r2, [r3, #0]
  2c:	2301      	movs	r3, #1
  2e:	4618      	mov	r0, r3
  30:	370c      	adds	r7, #12
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.DESDataLengthSet:

00000000 <DESDataLengthSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3324      	adds	r3, #36	; 0x24
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.DESDataReadNonBlocking:

00000000 <DESDataReadNonBlocking>:
   0:	b480      	push	{r7}
   2:	b089      	sub	sp, #36	; 0x24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	79fb      	ldrb	r3, [r7, #7]
  10:	2b00      	cmp	r3, #0
  12:	d002      	beq.n	1a <DESDataReadNonBlocking+0x1a>
  14:	79fb      	ldrb	r3, [r7, #7]
  16:	2b08      	cmp	r3, #8
  18:	d901      	bls.n	1e <DESDataReadNonBlocking+0x1e>
  1a:	2300      	movs	r3, #0
  1c:	e02a      	b.n	74 <DESDataReadNonBlocking+0x74>
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	3320      	adds	r3, #32
  22:	681b      	ldr	r3, [r3, #0]
  24:	f003 0301 	and.w	r3, r3, #1
  28:	2b00      	cmp	r3, #0
  2a:	d101      	bne.n	30 <DESDataReadNonBlocking+0x30>
  2c:	2300      	movs	r3, #0
  2e:	e021      	b.n	74 <DESDataReadNonBlocking+0x74>
  30:	f249 0328 	movw	r3, #36904	; 0x9028
  34:	f2c4 4303 	movt	r3, #17411	; 0x4403
  38:	681b      	ldr	r3, [r3, #0]
  3a:	613b      	str	r3, [r7, #16]
  3c:	f249 032c 	movw	r3, #36908	; 0x902c
  40:	f2c4 4303 	movt	r3, #17411	; 0x4403
  44:	681b      	ldr	r3, [r3, #0]
  46:	617b      	str	r3, [r7, #20]
  48:	f107 0310 	add.w	r3, r7, #16
  4c:	61bb      	str	r3, [r7, #24]
  4e:	2300      	movs	r3, #0
  50:	77fb      	strb	r3, [r7, #31]
  52:	e00a      	b.n	6a <DESDataReadNonBlocking+0x6a>
  54:	7ffb      	ldrb	r3, [r7, #31]
  56:	68ba      	ldr	r2, [r7, #8]
  58:	4413      	add	r3, r2
  5a:	7ffa      	ldrb	r2, [r7, #31]
  5c:	69b9      	ldr	r1, [r7, #24]
  5e:	440a      	add	r2, r1
  60:	7812      	ldrb	r2, [r2, #0]
  62:	701a      	strb	r2, [r3, #0]
  64:	7ffb      	ldrb	r3, [r7, #31]
  66:	3301      	adds	r3, #1
  68:	77fb      	strb	r3, [r7, #31]
  6a:	7ffa      	ldrb	r2, [r7, #31]
  6c:	79fb      	ldrb	r3, [r7, #7]
  6e:	429a      	cmp	r2, r3
  70:	d3f0      	bcc.n	54 <DESDataReadNonBlocking+0x54>
  72:	2301      	movs	r3, #1
  74:	4618      	mov	r0, r3
  76:	3724      	adds	r7, #36	; 0x24
  78:	46bd      	mov	sp, r7
  7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  7e:	4770      	bx	lr

Disassembly of section .text.DESDataRead:

00000000 <DESDataRead>:
   0:	b480      	push	{r7}
   2:	b089      	sub	sp, #36	; 0x24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	79fb      	ldrb	r3, [r7, #7]
  10:	2b00      	cmp	r3, #0
  12:	d002      	beq.n	1a <DESDataRead+0x1a>
  14:	79fb      	ldrb	r3, [r7, #7]
  16:	2b08      	cmp	r3, #8
  18:	d900      	bls.n	1c <DESDataRead+0x1c>
  1a:	e028      	b.n	6e <DESDataRead+0x6e>
  1c:	bf00      	nop
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	3320      	adds	r3, #32
  22:	681b      	ldr	r3, [r3, #0]
  24:	f003 0301 	and.w	r3, r3, #1
  28:	2b00      	cmp	r3, #0
  2a:	d0f8      	beq.n	1e <DESDataRead+0x1e>
  2c:	f249 0328 	movw	r3, #36904	; 0x9028
  30:	f2c4 4303 	movt	r3, #17411	; 0x4403
  34:	681b      	ldr	r3, [r3, #0]
  36:	613b      	str	r3, [r7, #16]
  38:	f249 032c 	movw	r3, #36908	; 0x902c
  3c:	f2c4 4303 	movt	r3, #17411	; 0x4403
  40:	681b      	ldr	r3, [r3, #0]
  42:	617b      	str	r3, [r7, #20]
  44:	f107 0310 	add.w	r3, r7, #16
  48:	61bb      	str	r3, [r7, #24]
  4a:	2300      	movs	r3, #0
  4c:	77fb      	strb	r3, [r7, #31]
  4e:	e00a      	b.n	66 <DESDataRead+0x66>
  50:	7ffb      	ldrb	r3, [r7, #31]
  52:	68ba      	ldr	r2, [r7, #8]
  54:	4413      	add	r3, r2
  56:	7ffa      	ldrb	r2, [r7, #31]
  58:	69b9      	ldr	r1, [r7, #24]
  5a:	440a      	add	r2, r1
  5c:	7812      	ldrb	r2, [r2, #0]
  5e:	701a      	strb	r2, [r3, #0]
  60:	7ffb      	ldrb	r3, [r7, #31]
  62:	3301      	adds	r3, #1
  64:	77fb      	strb	r3, [r7, #31]
  66:	7ffa      	ldrb	r2, [r7, #31]
  68:	79fb      	ldrb	r3, [r7, #7]
  6a:	429a      	cmp	r2, r3
  6c:	d3f0      	bcc.n	50 <DESDataRead+0x50>
  6e:	3724      	adds	r7, #36	; 0x24
  70:	46bd      	mov	sp, r7
  72:	f85d 7b04 	ldr.w	r7, [sp], #4
  76:	4770      	bx	lr

Disassembly of section .text.DESDataWriteNonBlocking:

00000000 <DESDataWriteNonBlocking>:
   0:	b480      	push	{r7}
   2:	b089      	sub	sp, #36	; 0x24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	2300      	movs	r3, #0
  10:	613b      	str	r3, [r7, #16]
  12:	2300      	movs	r3, #0
  14:	617b      	str	r3, [r7, #20]
  16:	79fb      	ldrb	r3, [r7, #7]
  18:	2b00      	cmp	r3, #0
  1a:	d002      	beq.n	22 <DESDataWriteNonBlocking+0x22>
  1c:	79fb      	ldrb	r3, [r7, #7]
  1e:	2b08      	cmp	r3, #8
  20:	d901      	bls.n	26 <DESDataWriteNonBlocking+0x26>
  22:	2300      	movs	r3, #0
  24:	e02a      	b.n	7c <DESDataWriteNonBlocking+0x7c>
  26:	68fb      	ldr	r3, [r7, #12]
  28:	3320      	adds	r3, #32
  2a:	681b      	ldr	r3, [r3, #0]
  2c:	f003 0302 	and.w	r3, r3, #2
  30:	2b00      	cmp	r3, #0
  32:	d101      	bne.n	38 <DESDataWriteNonBlocking+0x38>
  34:	2300      	movs	r3, #0
  36:	e021      	b.n	7c <DESDataWriteNonBlocking+0x7c>
  38:	f107 0310 	add.w	r3, r7, #16
  3c:	61bb      	str	r3, [r7, #24]
  3e:	2300      	movs	r3, #0
  40:	77fb      	strb	r3, [r7, #31]
  42:	e00a      	b.n	5a <DESDataWriteNonBlocking+0x5a>
  44:	7ffb      	ldrb	r3, [r7, #31]
  46:	69ba      	ldr	r2, [r7, #24]
  48:	4413      	add	r3, r2
  4a:	7ffa      	ldrb	r2, [r7, #31]
  4c:	68b9      	ldr	r1, [r7, #8]
  4e:	440a      	add	r2, r1
  50:	7812      	ldrb	r2, [r2, #0]
  52:	701a      	strb	r2, [r3, #0]
  54:	7ffb      	ldrb	r3, [r7, #31]
  56:	3301      	adds	r3, #1
  58:	77fb      	strb	r3, [r7, #31]
  5a:	7ffa      	ldrb	r2, [r7, #31]
  5c:	79fb      	ldrb	r3, [r7, #7]
  5e:	429a      	cmp	r2, r3
  60:	d3f0      	bcc.n	44 <DESDataWriteNonBlocking+0x44>
  62:	f249 0328 	movw	r3, #36904	; 0x9028
  66:	f2c4 4303 	movt	r3, #17411	; 0x4403
  6a:	693a      	ldr	r2, [r7, #16]
  6c:	601a      	str	r2, [r3, #0]
  6e:	f249 032c 	movw	r3, #36908	; 0x902c
  72:	f2c4 4303 	movt	r3, #17411	; 0x4403
  76:	697a      	ldr	r2, [r7, #20]
  78:	601a      	str	r2, [r3, #0]
  7a:	2301      	movs	r3, #1
  7c:	4618      	mov	r0, r3
  7e:	3724      	adds	r7, #36	; 0x24
  80:	46bd      	mov	sp, r7
  82:	f85d 7b04 	ldr.w	r7, [sp], #4
  86:	4770      	bx	lr

Disassembly of section .text.DESDataWrite:

00000000 <DESDataWrite>:
   0:	b480      	push	{r7}
   2:	b089      	sub	sp, #36	; 0x24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	2300      	movs	r3, #0
  10:	613b      	str	r3, [r7, #16]
  12:	2300      	movs	r3, #0
  14:	617b      	str	r3, [r7, #20]
  16:	79fb      	ldrb	r3, [r7, #7]
  18:	2b00      	cmp	r3, #0
  1a:	d002      	beq.n	22 <DESDataWrite+0x22>
  1c:	79fb      	ldrb	r3, [r7, #7]
  1e:	2b08      	cmp	r3, #8
  20:	d900      	bls.n	24 <DESDataWrite+0x24>
  22:	e028      	b.n	76 <DESDataWrite+0x76>
  24:	bf00      	nop
  26:	68fb      	ldr	r3, [r7, #12]
  28:	3320      	adds	r3, #32
  2a:	681b      	ldr	r3, [r3, #0]
  2c:	f003 0302 	and.w	r3, r3, #2
  30:	2b00      	cmp	r3, #0
  32:	d0f8      	beq.n	26 <DESDataWrite+0x26>
  34:	f107 0310 	add.w	r3, r7, #16
  38:	61bb      	str	r3, [r7, #24]
  3a:	2300      	movs	r3, #0
  3c:	77fb      	strb	r3, [r7, #31]
  3e:	e00a      	b.n	56 <DESDataWrite+0x56>
  40:	7ffb      	ldrb	r3, [r7, #31]
  42:	69ba      	ldr	r2, [r7, #24]
  44:	4413      	add	r3, r2
  46:	7ffa      	ldrb	r2, [r7, #31]
  48:	68b9      	ldr	r1, [r7, #8]
  4a:	440a      	add	r2, r1
  4c:	7812      	ldrb	r2, [r2, #0]
  4e:	701a      	strb	r2, [r3, #0]
  50:	7ffb      	ldrb	r3, [r7, #31]
  52:	3301      	adds	r3, #1
  54:	77fb      	strb	r3, [r7, #31]
  56:	7ffa      	ldrb	r2, [r7, #31]
  58:	79fb      	ldrb	r3, [r7, #7]
  5a:	429a      	cmp	r2, r3
  5c:	d3f0      	bcc.n	40 <DESDataWrite+0x40>
  5e:	f249 0328 	movw	r3, #36904	; 0x9028
  62:	f2c4 4303 	movt	r3, #17411	; 0x4403
  66:	693a      	ldr	r2, [r7, #16]
  68:	601a      	str	r2, [r3, #0]
  6a:	f249 032c 	movw	r3, #36908	; 0x902c
  6e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  72:	697a      	ldr	r2, [r7, #20]
  74:	601a      	str	r2, [r3, #0]
  76:	3724      	adds	r7, #36	; 0x24
  78:	46bd      	mov	sp, r7
  7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  7e:	4770      	bx	lr

Disassembly of section .text.DESDataProcess:

00000000 <DESDataProcess>:
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	3324      	adds	r3, #36	; 0x24
  12:	683a      	ldr	r2, [r7, #0]
  14:	601a      	str	r2, [r3, #0]
  16:	683b      	ldr	r3, [r7, #0]
  18:	08db      	lsrs	r3, r3, #3
  1a:	61bb      	str	r3, [r7, #24]
  1c:	2300      	movs	r3, #0
  1e:	61fb      	str	r3, [r7, #28]
  20:	e024      	b.n	6c <DESDataProcess+0x6c>
  22:	bf00      	nop
  24:	68fb      	ldr	r3, [r7, #12]
  26:	3320      	adds	r3, #32
  28:	681b      	ldr	r3, [r3, #0]
  2a:	f003 0302 	and.w	r3, r3, #2
  2e:	2b00      	cmp	r3, #0
  30:	d0f8      	beq.n	24 <DESDataProcess+0x24>
  32:	69fb      	ldr	r3, [r7, #28]
  34:	00db      	lsls	r3, r3, #3
  36:	68ba      	ldr	r2, [r7, #8]
  38:	4413      	add	r3, r2
  3a:	68f8      	ldr	r0, [r7, #12]
  3c:	4619      	mov	r1, r3
  3e:	2208      	movs	r2, #8
  40:	f7ff fffe 	bl	0 <DESDataProcess>
  44:	bf00      	nop
  46:	68fb      	ldr	r3, [r7, #12]
  48:	3320      	adds	r3, #32
  4a:	681b      	ldr	r3, [r3, #0]
  4c:	f003 0301 	and.w	r3, r3, #1
  50:	2b00      	cmp	r3, #0
  52:	d0f8      	beq.n	46 <DESDataProcess+0x46>
  54:	69fb      	ldr	r3, [r7, #28]
  56:	00db      	lsls	r3, r3, #3
  58:	687a      	ldr	r2, [r7, #4]
  5a:	4413      	add	r3, r2
  5c:	68f8      	ldr	r0, [r7, #12]
  5e:	4619      	mov	r1, r3
  60:	2208      	movs	r2, #8
  62:	f7ff fffe 	bl	0 <DESDataProcess>
  66:	69fb      	ldr	r3, [r7, #28]
  68:	3301      	adds	r3, #1
  6a:	61fb      	str	r3, [r7, #28]
  6c:	69fa      	ldr	r2, [r7, #28]
  6e:	69bb      	ldr	r3, [r7, #24]
  70:	429a      	cmp	r2, r3
  72:	d3d6      	bcc.n	22 <DESDataProcess+0x22>
  74:	683b      	ldr	r3, [r7, #0]
  76:	f003 0307 	and.w	r3, r3, #7
  7a:	617b      	str	r3, [r7, #20]
  7c:	697b      	ldr	r3, [r7, #20]
  7e:	2b00      	cmp	r3, #0
  80:	d029      	beq.n	d6 <DESDataProcess+0xd6>
  82:	bf00      	nop
  84:	68fb      	ldr	r3, [r7, #12]
  86:	3320      	adds	r3, #32
  88:	681b      	ldr	r3, [r3, #0]
  8a:	f003 0302 	and.w	r3, r3, #2
  8e:	2b00      	cmp	r3, #0
  90:	d0f8      	beq.n	84 <DESDataProcess+0x84>
  92:	69fb      	ldr	r3, [r7, #28]
  94:	69ba      	ldr	r2, [r7, #24]
  96:	fb02 f303 	mul.w	r3, r2, r3
  9a:	68ba      	ldr	r2, [r7, #8]
  9c:	441a      	add	r2, r3
  9e:	697b      	ldr	r3, [r7, #20]
  a0:	b2db      	uxtb	r3, r3
  a2:	68f8      	ldr	r0, [r7, #12]
  a4:	4611      	mov	r1, r2
  a6:	461a      	mov	r2, r3
  a8:	f7ff fffe 	bl	0 <DESDataProcess>
  ac:	bf00      	nop
  ae:	68fb      	ldr	r3, [r7, #12]
  b0:	3320      	adds	r3, #32
  b2:	681b      	ldr	r3, [r3, #0]
  b4:	f003 0301 	and.w	r3, r3, #1
  b8:	2b00      	cmp	r3, #0
  ba:	d0f8      	beq.n	ae <DESDataProcess+0xae>
  bc:	69fb      	ldr	r3, [r7, #28]
  be:	69ba      	ldr	r2, [r7, #24]
  c0:	fb02 f303 	mul.w	r3, r2, r3
  c4:	687a      	ldr	r2, [r7, #4]
  c6:	441a      	add	r2, r3
  c8:	697b      	ldr	r3, [r7, #20]
  ca:	b2db      	uxtb	r3, r3
  cc:	68f8      	ldr	r0, [r7, #12]
  ce:	4611      	mov	r1, r2
  d0:	461a      	mov	r2, r3
  d2:	f7ff fffe 	bl	0 <DESDataProcess>
  d6:	2301      	movs	r3, #1
  d8:	4618      	mov	r0, r3
  da:	3720      	adds	r7, #32
  dc:	46bd      	mov	sp, r7
  de:	bd80      	pop	{r7, pc}

Disassembly of section .text.DESIntStatus:

00000000 <DESIntStatus>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d016      	beq.n	40 <DESIntStatus+0x40>
  12:	687b      	ldr	r3, [r7, #4]
  14:	333c      	adds	r3, #60	; 0x3c
  16:	681b      	ldr	r3, [r3, #0]
  18:	60fb      	str	r3, [r7, #12]
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	3340      	adds	r3, #64	; 0x40
  1e:	681b      	ldr	r3, [r3, #0]
  20:	68fa      	ldr	r2, [r7, #12]
  22:	4013      	ands	r3, r2
  24:	60fb      	str	r3, [r7, #12]
  26:	f640 0338 	movw	r3, #2104	; 0x838
  2a:	f2c4 4303 	movt	r3, #17411	; 0x4403
  2e:	681b      	ldr	r3, [r3, #0]
  30:	f003 0307 	and.w	r3, r3, #7
  34:	041b      	lsls	r3, r3, #16
  36:	68fa      	ldr	r2, [r7, #12]
  38:	4313      	orrs	r3, r2
  3a:	60fb      	str	r3, [r7, #12]
  3c:	68fb      	ldr	r3, [r7, #12]
  3e:	e00f      	b.n	60 <DESIntStatus+0x60>
  40:	687b      	ldr	r3, [r7, #4]
  42:	333c      	adds	r3, #60	; 0x3c
  44:	681b      	ldr	r3, [r3, #0]
  46:	60fb      	str	r3, [r7, #12]
  48:	f640 0338 	movw	r3, #2104	; 0x838
  4c:	f2c4 4303 	movt	r3, #17411	; 0x4403
  50:	681b      	ldr	r3, [r3, #0]
  52:	f003 030d 	and.w	r3, r3, #13
  56:	041b      	lsls	r3, r3, #16
  58:	68fa      	ldr	r2, [r7, #12]
  5a:	4313      	orrs	r3, r2
  5c:	60fb      	str	r3, [r7, #12]
  5e:	68fb      	ldr	r3, [r7, #12]
  60:	4618      	mov	r0, r3
  62:	3714      	adds	r7, #20
  64:	46bd      	mov	sp, r7
  66:	f85d 7b04 	ldr.w	r7, [sp], #4
  6a:	4770      	bx	lr

Disassembly of section .text.DESIntEnable:

00000000 <DESIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f44f 6303 	mov.w	r3, #2096	; 0x830
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	f44f 6203 	mov.w	r2, #2096	; 0x830
  16:	f2c4 4203 	movt	r2, #17411	; 0x4403
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  22:	0c12      	lsrs	r2, r2, #16
  24:	43d2      	mvns	r2, r2
  26:	400a      	ands	r2, r1
  28:	601a      	str	r2, [r3, #0]
  2a:	687b      	ldr	r3, [r7, #4]
  2c:	3340      	adds	r3, #64	; 0x40
  2e:	687a      	ldr	r2, [r7, #4]
  30:	3240      	adds	r2, #64	; 0x40
  32:	6811      	ldr	r1, [r2, #0]
  34:	683a      	ldr	r2, [r7, #0]
  36:	b292      	uxth	r2, r2
  38:	430a      	orrs	r2, r1
  3a:	601a      	str	r2, [r3, #0]
  3c:	370c      	adds	r7, #12
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.DESIntDisable:

00000000 <DESIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f44f 6302 	mov.w	r3, #2080	; 0x820
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	f44f 6202 	mov.w	r2, #2080	; 0x820
  16:	f2c4 4203 	movt	r2, #17411	; 0x4403
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  22:	0c12      	lsrs	r2, r2, #16
  24:	430a      	orrs	r2, r1
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	3340      	adds	r3, #64	; 0x40
  2c:	687a      	ldr	r2, [r7, #4]
  2e:	3240      	adds	r2, #64	; 0x40
  30:	6811      	ldr	r1, [r2, #0]
  32:	683a      	ldr	r2, [r7, #0]
  34:	b292      	uxth	r2, r2
  36:	43d2      	mvns	r2, r2
  38:	400a      	ands	r2, r1
  3a:	601a      	str	r2, [r3, #0]
  3c:	370c      	adds	r7, #12
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.DESIntClear:

00000000 <DESIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f640 033c 	movw	r3, #2108	; 0x83c
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	683a      	ldr	r2, [r7, #0]
  14:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  18:	0c12      	lsrs	r2, r2, #16
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.DESIntRegister:

00000000 <DESIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	20a9      	movs	r0, #169	; 0xa9
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	20a9      	movs	r0, #169	; 0xa9
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.DESIntUnregister:

00000000 <DESIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	20a9      	movs	r0, #169	; 0xa9
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	20a9      	movs	r0, #169	; 0xa9
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .text.DESDMAEnable:

00000000 <DESDMAEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3334      	adds	r3, #52	; 0x34
   e:	687a      	ldr	r2, [r7, #4]
  10:	3234      	adds	r2, #52	; 0x34
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	430a      	orrs	r2, r1
  18:	601a      	str	r2, [r3, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.DESDMADisable:

00000000 <DESDMADisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3334      	adds	r3, #52	; 0x34
   e:	687a      	ldr	r2, [r7, #4]
  10:	3234      	adds	r2, #52	; 0x34
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	43d2      	mvns	r2, r2
  18:	400a      	ands	r2, r1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000590 	muleq	r0, r0, r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000029b 	muleq	r0, fp, r2
  10:	00023201 	andeq	r3, r2, r1, lsl #4
  14:	00016400 	andeq	r6, r1, r0, lsl #8
	...
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	00000194 	muleq	r0, r4, r1
  2c:	00012d03 	andeq	r2, r1, r3, lsl #26
  30:	371c0200 	ldrcc	r0, [ip, -r0, lsl #4]
  34:	02000000 	andeq	r0, r0, #0
  38:	014b0801 	cmpeq	fp, r1, lsl #16
  3c:	02020000 	andeq	r0, r2, #0
  40:	00004f05 	andeq	r4, r0, r5, lsl #30
  44:	07020200 	streq	r0, [r2, -r0, lsl #4]
  48:	000001e2 	andeq	r0, r0, r2, ror #3
  4c:	10050402 	andne	r0, r5, r2, lsl #8
  50:	03000001 	movweq	r0, #1
  54:	00000088 	andeq	r0, r0, r8, lsl #1
  58:	005e3802 	subseq	r3, lr, r2, lsl #16
  5c:	04020000 	streq	r0, [r2], #-0
  60:	00024c07 	andeq	r4, r2, r7, lsl #24
  64:	05080200 	streq	r0, [r8, #-512]	; 0x200
  68:	000000e8 	andeq	r0, r0, r8, ror #1
  6c:	a0070802 	andge	r0, r7, r2, lsl #16
  70:	04000001 	streq	r0, [r0], #-1
  74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  78:	04020074 	streq	r0, [r2], #-116	; 0x74
  7c:	0001c007 	andeq	ip, r1, r7
  80:	00ad0300 	adceq	r0, sp, r0, lsl #6
  84:	2a030000 	bcs	c008c <DESConfigSet+0xc008c>
  88:	0000002c 	andeq	r0, r0, ip, lsr #32
  8c:	0001b703 	andeq	fp, r1, r3, lsl #14
  90:	53420300 	movtpl	r0, #8960	; 0x2300
  94:	05000000 	streq	r0, [r0, #-0]
  98:	00970406 	addseq	r0, r7, r6, lsl #8
  9c:	93070000 	movwls	r0, #28672	; 0x7000
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	0000005e 	andeq	r0, r0, lr, asr r0
  a8:	00002c00 	andeq	r2, r0, r0, lsl #24
  ac:	d09c0100 	addsle	r0, ip, r0, lsl #2
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	00000137 	andeq	r0, r0, r7, lsr r1
  b8:	008c5e01 	addeq	r5, ip, r1, lsl #28
  bc:	91020000 	mrsls	r0, (UNDEF: 2)
  c0:	00b50874 	adcseq	r0, r5, r4, ror r8
  c4:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
  c8:	0000008c 	andeq	r0, r0, ip, lsl #1
  cc:	00709102 	rsbseq	r9, r0, r2, lsl #2
  d0:	00011907 	andeq	r1, r1, r7, lsl #18
  d4:	00800100 	addeq	r0, r0, r0, lsl #2
  d8:	5c000000 	stcpl	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001029c 	muleq	r1, ip, r2
  e4:	01370800 	teqeq	r7, r0, lsl #16
  e8:	80010000 	andhi	r0, r1, r0
  ec:	0000008c 	andeq	r0, r0, ip, lsl #1
  f0:	08749102 	ldmdaeq	r4!, {r1, r8, ip, pc}^
  f4:	000001cd 	andeq	r0, r0, sp, asr #3
  f8:	01028001 	tsteq	r2, r1
  fc:	91020000 	mrsls	r0, (UNDEF: 2)
 100:	04060070 	streq	r0, [r6], #-112	; 0x70
 104:	00000081 	andeq	r0, r0, r1, lsl #1
 108:	00007009 	andeq	r7, r0, r9
 10c:	3eab0100 	fdvcce	f0, f3, f0
 110:	00000001 	andeq	r0, r0, r1
 114:	3a000000 	bcc	11c <.debug_info+0x11c>
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	00013e9c 	muleq	r1, ip, lr
 120:	01370800 	teqeq	r7, r0, lsl #16
 124:	ab010000 	blge	4012c <DESConfigSet+0x4012c>
 128:	0000008c 	andeq	r0, r0, ip, lsl #1
 12c:	08749102 	ldmdaeq	r4!, {r1, r8, ip, pc}^
 130:	00000044 	andeq	r0, r0, r4, asr #32
 134:	0102ab01 	tsteq	r2, r1, lsl #22
 138:	91020000 	mrsls	r0, (UNDEF: 2)
 13c:	01020070 	tsteq	r2, r0, ror r0
 140:	00022202 	andeq	r2, r2, r2, lsl #4
 144:	00d70700 	sbcseq	r0, r7, r0, lsl #14
 148:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
 14c:	00000000 	andeq	r0, r0, r0
 150:	0000001c 	andeq	r0, r0, ip, lsl r0
 154:	01779c01 	cmneq	r7, r1, lsl #24
 158:	37080000 	strcc	r0, [r8, -r0]
 15c:	01000001 	tsteq	r0, r1
 160:	00008cd8 	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
 164:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 168:	00015908 	andeq	r5, r1, r8, lsl #18
 16c:	8cd80100 	ldfhie	f0, [r8], {0}
 170:	02000000 	andeq	r0, r0, #0
 174:	09007091 	stmdbeq	r0, {r0, r4, r7, ip, sp, lr}
 178:	0000025e 	andeq	r0, r0, lr, asr r2
 17c:	013ef401 	teqeq	lr, r1, lsl #8
 180:	00000000 	andeq	r0, r0, r0
 184:	00800000 	addeq	r0, r0, r0
 188:	9c010000 	stcls	0, cr0, [r1], {-0}
 18c:	000001e5 	andeq	r0, r0, r5, ror #3
 190:	00013708 	andeq	r3, r1, r8, lsl #14
 194:	8cf40100 	ldfhie	f0, [r4]
 198:	02000000 	andeq	r0, r0, #0
 19c:	0c086491 	cfstrseq	mvf6, [r8], {145}	; 0x91
 1a0:	01000002 	tsteq	r0, r2
 1a4:	000102f4 	strdeq	r0, [r1], -r4
 1a8:	60910200 	addsvs	r0, r1, r0, lsl #4
 1ac:	00020208 	andeq	r0, r2, r8, lsl #4
 1b0:	81f40100 	mvnshi	r0, r0, lsl #2
 1b4:	02000000 	andeq	r0, r0, #0
 1b8:	280a5f91 	stmdacs	sl, {r0, r4, r7, r8, r9, sl, fp, ip, lr}
 1bc:	01000002 	tsteq	r0, r2
 1c0:	0001fcf6 	strdeq	pc, [r1], -r6
 1c4:	68910200 	ldmvs	r1, {r9}
 1c8:	0001230a 	andeq	r2, r1, sl, lsl #6
 1cc:	81f70100 	mvnshi	r0, r0, lsl #2
 1d0:	02000000 	andeq	r0, r0, #0
 1d4:	a00a7791 	mulge	sl, r1, r7
 1d8:	01000000 	mrseq	r0, (UNDEF: 0)
 1dc:	000102f8 	strdeq	r0, [r1], -r8
 1e0:	70910200 	addsvc	r0, r1, r0, lsl #4
 1e4:	008c0b00 	addeq	r0, ip, r0, lsl #22
 1e8:	01f50000 	mvnseq	r0, r0
 1ec:	f50c0000 			; <UNDEFINED> instruction: 0xf50c0000
 1f0:	01000001 	tsteq	r0, r1
 1f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
 1f8:	00000067 	andeq	r0, r0, r7, rrx
 1fc:	0001e50d 	andeq	lr, r1, sp, lsl #10
 200:	00f60e00 	rscseq	r0, r6, r0, lsl #28
 204:	30010000 	andcc	r0, r1, r0
 208:	00000001 	andeq	r0, r0, r1
 20c:	00007800 	andeq	r7, r0, r0, lsl #16
 210:	729c0100 	addsvc	r0, ip, #0, 2
 214:	0f000002 	svceq	0x00000002
 218:	00000137 	andeq	r0, r0, r7, lsr r1
 21c:	8c013001 	stchi	0, cr3, [r1], {1}
 220:	02000000 	andeq	r0, r0, #0
 224:	0c0f6491 	cfstrseq	mvf6, [pc], {145}	; 0x91
 228:	01000002 	tsteq	r0, r2
 22c:	01020130 	tsteq	r2, r0, lsr r1
 230:	91020000 	mrsls	r0, (UNDEF: 2)
 234:	02020f60 	andeq	r0, r2, #96, 30	; 0x180
 238:	30010000 	andcc	r0, r1, r0
 23c:	00008101 	andeq	r8, r0, r1, lsl #2
 240:	5f910200 	svcpl	0x00910200
 244:	00022810 	andeq	r2, r2, r0, lsl r8
 248:	01320100 	teqeq	r2, r0, lsl #2
 24c:	00000272 	andeq	r0, r0, r2, ror r2
 250:	10689102 	rsbne	r9, r8, r2, lsl #2
 254:	00000123 	andeq	r0, r0, r3, lsr #2
 258:	81013301 	tsthi	r1, r1, lsl #6
 25c:	02000000 	andeq	r0, r0, #0
 260:	a0107791 	mulsge	r0, r1, r7
 264:	01000000 	mrseq	r0, (UNDEF: 0)
 268:	01020134 	tsteq	r2, r4, lsr r1
 26c:	91020000 	mrsls	r0, (UNDEF: 2)
 270:	e50d0070 	str	r0, [sp, #-112]	; 0x70
 274:	11000001 	tstne	r0, r1
 278:	00000309 	andeq	r0, r0, r9, lsl #6
 27c:	3e016401 	cdpcc	4, 0, cr6, cr1, cr1, {0}
 280:	00000001 	andeq	r0, r0, r1
 284:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 288:	01000000 	mrseq	r0, (UNDEF: 0)
 28c:	0002ec9c 	muleq	r2, ip, ip
 290:	01370f00 	teqeq	r7, r0, lsl #30
 294:	64010000 	strvs	r0, [r1], #-0
 298:	00008c01 	andeq	r8, r0, r1, lsl #24
 29c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 2a0:	00003c0f 	andeq	r3, r0, pc, lsl #24
 2a4:	01640100 	cmneq	r4, r0, lsl #2
 2a8:	00000102 	andeq	r0, r0, r2, lsl #2
 2ac:	0f609102 	svceq	0x00609102
 2b0:	00000202 	andeq	r0, r0, r2, lsl #4
 2b4:	81016401 	tsthi	r1, r1, lsl #8
 2b8:	02000000 	andeq	r0, r0, #0
 2bc:	00105f91 	mulseq	r0, r1, pc	; <UNPREDICTABLE>
 2c0:	01000000 	mrseq	r0, (UNDEF: 0)
 2c4:	02ec0167 	rsceq	r0, ip, #-1073741799	; 0xc0000019
 2c8:	91020000 	mrsls	r0, (UNDEF: 2)
 2cc:	01231068 	teqeq	r3, r8, rrx
 2d0:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
 2d4:	00008101 	andeq	r8, r0, r1, lsl #2
 2d8:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 2dc:	00028f10 	andeq	r8, r2, r0, lsl pc
 2e0:	01690100 	cmneq	r9, r0, lsl #2
 2e4:	00000102 	andeq	r0, r0, r2, lsl #2
 2e8:	00709102 	rsbseq	r9, r0, r2, lsl #2
 2ec:	0001e50d 	andeq	lr, r1, sp, lsl #10
 2f0:	01f50e00 	mvnseq	r0, r0, lsl #28
 2f4:	a2010000 	andge	r0, r1, #0
 2f8:	00000001 	andeq	r0, r0, r1
 2fc:	00008000 	andeq	r8, r0, r0
 300:	629c0100 	addsvs	r0, ip, #0, 2
 304:	0f000003 	svceq	0x00000003
 308:	00000137 	andeq	r0, r0, r7, lsr r1
 30c:	8c01a201 	sfmhi	f2, 1, [r1], {1}
 310:	02000000 	andeq	r0, r0, #0
 314:	3c0f6491 	cfstrscc	mvf6, [pc], {145}	; 0x91
 318:	01000000 	mrseq	r0, (UNDEF: 0)
 31c:	010201a2 	smlatbeq	r2, r2, r1, r0
 320:	91020000 	mrsls	r0, (UNDEF: 2)
 324:	02020f60 	andeq	r0, r2, #96, 30	; 0x180
 328:	a2010000 	andge	r0, r1, #0
 32c:	00008101 	andeq	r8, r0, r1, lsl #2
 330:	5f910200 	svcpl	0x00910200
 334:	00000010 	andeq	r0, r0, r0, lsl r0
 338:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
 33c:	00000362 	andeq	r0, r0, r2, ror #6
 340:	10689102 	rsbne	r9, r8, r2, lsl #2
 344:	00000123 	andeq	r0, r0, r3, lsr #2
 348:	8101a501 	tsthi	r1, r1, lsl #10
 34c:	02000000 	andeq	r0, r0, #0
 350:	8f107791 	svchi	0x00107791
 354:	01000002 	tsteq	r0, r2
 358:	010201a6 	smlatbeq	r2, r6, r1, r0
 35c:	91020000 	mrsls	r0, (UNDEF: 2)
 360:	e50d0070 	str	r0, [sp, #-112]	; 0x70
 364:	12000001 	andne	r0, r0, #1
 368:	00000013 	andeq	r0, r0, r3, lsl r0
 36c:	3e01e101 	mvfccs	f6, f1
 370:	00000001 	andeq	r0, r0, r1
 374:	e0000000 	and	r0, r0, r0
 378:	01000000 	mrseq	r0, (UNDEF: 0)
 37c:	0003eb9c 	muleq	r3, ip, fp
 380:	01370f00 	teqeq	r7, r0, lsl #30
 384:	e1010000 	mrs	r0, (UNDEF: 1)
 388:	00008c01 	andeq	r8, r0, r1, lsl #24
 38c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 390:	00003c0f 	andeq	r3, r0, pc, lsl #24
 394:	01e10100 	mvneq	r0, r0, lsl #2
 398:	00000102 	andeq	r0, r0, r2, lsl #2
 39c:	0f609102 	svceq	0x00609102
 3a0:	0000020c 	andeq	r0, r0, ip, lsl #4
 3a4:	0201e101 	andeq	lr, r1, #1073741824	; 0x40000000
 3a8:	02000001 	andeq	r0, r0, #1
 3ac:	590f5c91 	stmdbpl	pc, {r0, r4, r7, sl, fp, ip, lr}	; <UNPREDICTABLE>
 3b0:	01000001 	tsteq	r0, r1
 3b4:	008c01e2 	addeq	r0, ip, r2, ror #3
 3b8:	91020000 	mrsls	r0, (UNDEF: 2)
 3bc:	00c01058 	sbceq	r1, r0, r8, asr r0
 3c0:	e4010000 	str	r0, [r1], #-0
 3c4:	00008c01 	andeq	r8, r0, r1, lsl #24
 3c8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3cc:	00002210 	andeq	r2, r0, r0, lsl r2
 3d0:	01e40100 	mvneq	r0, r0, lsl #2
 3d4:	0000008c 	andeq	r0, r0, ip, lsl #1
 3d8:	10709102 	rsbsne	r9, r0, r2, lsl #2
 3dc:	00000102 	andeq	r0, r0, r2, lsl #2
 3e0:	8c01e401 	cfstrshi	mvf14, [r1], {1}
 3e4:	02000000 	andeq	r0, r0, #0
 3e8:	11006c91 			; <UNDEFINED> instruction: 0x11006c91
 3ec:	00000215 	andeq	r0, r0, r5, lsl r2
 3f0:	8c024f01 	stchi	15, cr4, [r2], {1}
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	6c000000 	stcvs	0, cr0, [r0], {-0}
 3fc:	01000000 	mrseq	r0, (UNDEF: 0)
 400:	0004339c 	muleq	r4, ip, r3
 404:	01370f00 	teqeq	r7, r0, lsl #30
 408:	4f010000 	svcmi	0x00010000
 40c:	00008c02 	andeq	r8, r0, r2, lsl #24
 410:	6c910200 	lfmvs	f0, 4, [r1], {0}
 414:	0002f30f 	andeq	pc, r2, pc, lsl #6
 418:	024f0100 	subeq	r0, pc, #0, 2
 41c:	0000013e 	andeq	r0, r0, lr, lsr r1
 420:	106b9102 	rsbne	r9, fp, r2, lsl #2
 424:	000002fb 	strdeq	r0, [r0], -fp
 428:	8c025101 	stfhis	f5, [r2], {1}
 42c:	02000000 	andeq	r0, r0, #0
 430:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
 434:	000000ca 	andeq	r0, r0, sl, asr #1
 438:	00027f01 	andeq	r7, r2, r1, lsl #30
 43c:	46000000 	strmi	r0, [r0], -r0
 440:	01000000 	mrseq	r0, (UNDEF: 0)
 444:	0004689c 	muleq	r4, ip, r8
 448:	01370f00 	teqeq	r7, r0, lsl #30
 44c:	7f010000 	svcvc	0x00010000
 450:	00008c02 	andeq	r8, r0, r2, lsl #24
 454:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 458:	00002f0f 	andeq	r2, r0, pc, lsl #30
 45c:	027f0100 	rsbseq	r0, pc, #0, 2
 460:	0000008c 	andeq	r0, r0, ip, lsl #1
 464:	00709102 	rsbseq	r9, r0, r2, lsl #2
 468:	0002750e 	andeq	r7, r2, lr, lsl #10
 46c:	02a90100 	adceq	r0, r9, #0, 2
 470:	00000000 	andeq	r0, r0, r0
 474:	00000046 	andeq	r0, r0, r6, asr #32
 478:	049d9c01 	ldreq	r9, [sp], #3073	; 0xc01
 47c:	370f0000 	strcc	r0, [pc, -r0]
 480:	01000001 	tsteq	r0, r1
 484:	008c02a9 	addeq	r0, ip, r9, lsr #5
 488:	91020000 	mrsls	r0, (UNDEF: 2)
 48c:	002f0f74 	eoreq	r0, pc, r4, ror pc	; <UNPREDICTABLE>
 490:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
 494:	00008c02 	andeq	r8, r0, r2, lsl #24
 498:	70910200 	addsvc	r0, r1, r0, lsl #4
 49c:	02830e00 	addeq	r0, r3, #0, 28
 4a0:	d3010000 	movwle	r0, #4096	; 0x1000
 4a4:	00000002 	andeq	r0, r0, r2
 4a8:	00002600 	andeq	r2, r0, r0, lsl #12
 4ac:	d29c0100 	addsle	r0, ip, #0, 2
 4b0:	0f000004 	svceq	0x00000004
 4b4:	00000137 	andeq	r0, r0, r7, lsr r1
 4b8:	8c02d301 	stchi	3, cr13, [r2], {1}
 4bc:	02000000 	andeq	r0, r0, #0
 4c0:	2f0f7491 	svccs	0x000f7491
 4c4:	01000000 	mrseq	r0, (UNDEF: 0)
 4c8:	008c02d3 	ldrdeq	r0, [ip], r3
 4cc:	91020000 	mrsls	r0, (UNDEF: 2)
 4d0:	79130070 	ldmdbvc	r3, {r4, r5, r6}
 4d4:	01000000 	mrseq	r0, (UNDEF: 0)
 4d8:	000002fa 	strdeq	r0, [r0], -sl
 4dc:	001e0000 	andseq	r0, lr, r0
 4e0:	9c010000 	stcls	0, cr0, [r1], {-0}
 4e4:	00000507 	andeq	r0, r0, r7, lsl #10
 4e8:	0001370f 	andeq	r3, r1, pc, lsl #14
 4ec:	02fa0100 	rscseq	r0, sl, #0, 2
 4f0:	0000008c 	andeq	r0, r0, ip, lsl #1
 4f4:	0f749102 	svceq	0x00749102
 4f8:	00000140 	andeq	r0, r0, r0, asr #2
 4fc:	9802fa01 	stmdals	r2, {r0, r9, fp, ip, sp, lr, pc}
 500:	02000000 	andeq	r0, r0, #0
 504:	13007091 	movwne	r7, #145	; 0x91
 508:	0000023b 	andeq	r0, r0, fp, lsr r2
 50c:	00031c01 	andeq	r1, r3, r1, lsl #24
 510:	1a000000 	bne	518 <.debug_info+0x518>
 514:	01000000 	mrseq	r0, (UNDEF: 0)
 518:	00052d9c 	muleq	r5, ip, sp
 51c:	01370f00 	teqeq	r7, r0, lsl #30
 520:	1c010000 	stcne	0, cr0, [r1], {-0}
 524:	00008c03 	andeq	r8, r0, r3, lsl #24
 528:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 52c:	01d50e00 	bicseq	r0, r5, r0, lsl #28
 530:	40010000 	andmi	r0, r1, r0
 534:	00000003 	andeq	r0, r0, r3
 538:	00002400 	andeq	r2, r0, r0, lsl #8
 53c:	629c0100 	addsvs	r0, ip, #0, 2
 540:	0f000005 	svceq	0x00000005
 544:	00000137 	andeq	r0, r0, r7, lsr r1
 548:	8c034001 	stchi	0, cr4, [r3], {1}
 54c:	02000000 	andeq	r0, r0, #0
 550:	090f7491 	stmdbeq	pc, {r0, r4, r7, sl, ip, sp, lr}	; <UNPREDICTABLE>
 554:	01000000 	mrseq	r0, (UNDEF: 0)
 558:	008c0340 	addeq	r0, ip, r0, asr #6
 55c:	91020000 	mrsls	r0, (UNDEF: 2)
 560:	59140070 	ldmdbpl	r4, {r4, r5, r6}
 564:	01000000 	mrseq	r0, (UNDEF: 0)
 568:	00000362 	andeq	r0, r0, r2, ror #6
 56c:	00260000 	eoreq	r0, r6, r0
 570:	9c010000 	stcls	0, cr0, [r1], {-0}
 574:	0001370f 	andeq	r3, r1, pc, lsl #14
 578:	03620100 	cmneq	r2, #0, 2
 57c:	0000008c 	andeq	r0, r0, ip, lsl #1
 580:	0f749102 	svceq	0x00749102
 584:	00000009 	andeq	r0, r0, r9
 588:	8c036201 	sfmhi	f6, 4, [r3], {1}
 58c:	02000000 	andeq	r0, r0, #0
 590:	00007091 	muleq	r0, r1, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <DESConfigSet+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <DESConfigSet+0x380c28>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <DESConfigSet+0x2c00c4>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	15050000 	strne	r0, [r5, #-0]
  38:	00192700 	andseq	r2, r9, r0, lsl #14
  3c:	000f0600 	andeq	r0, pc, r0, lsl #12
  40:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  44:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  48:	03193f01 	tsteq	r9, #1, 30
  4c:	3b0b3a0e 	blcc	2ce88c <DESConfigSet+0x2ce88c>
  50:	1119270b 	tstne	r9, fp, lsl #14
  54:	40061201 	andmi	r1, r6, r1, lsl #4
  58:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  5c:	00001301 	andeq	r1, r0, r1, lsl #6
  60:	03000508 	movweq	r0, #1288	; 0x508
  64:	3b0b3a0e 	blcc	2ce8a4 <DESConfigSet+0x2ce8a4>
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	09000018 	stmdbeq	r0, {r3, r4}
  70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  74:	0b3a0e03 	bleq	e83888 <DESConfigSet+0xe83888>
  78:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0a000013 	beq	dc <.debug_abbrev+0xdc>
  8c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  90:	0b3b0b3a 	bleq	ec2d80 <DESConfigSet+0xec2d80>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	010b0000 	mrseq	r0, (UNDEF: 11)
  9c:	01134901 	tsteq	r3, r1, lsl #18
  a0:	0c000013 	stceq	0, cr0, [r0], {19}
  a4:	13490021 	movtne	r0, #36897	; 0x9021
  a8:	00000b2f 	andeq	r0, r0, pc, lsr #22
  ac:	4900350d 	stmdbmi	r0, {r0, r2, r3, r8, sl, ip, sp}
  b0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b8:	0b3a0e03 	bleq	e838cc <DESConfigSet+0xe838cc>
  bc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c8:	00130119 	andseq	r0, r3, r9, lsl r1
  cc:	00050f00 	andeq	r0, r5, r0, lsl #30
  d0:	0b3a0e03 	bleq	e838e4 <DESConfigSet+0xe838e4>
  d4:	1349053b 	movtne	r0, #38203	; 0x953b
  d8:	00001802 	andeq	r1, r0, r2, lsl #16
  dc:	03003410 	movweq	r3, #1040	; 0x410
  e0:	3b0b3a0e 	blcc	2ce920 <DESConfigSet+0x2ce920>
  e4:	02134905 	andseq	r4, r3, #81920	; 0x14000
  e8:	11000018 	tstne	r0, r8, lsl r0
  ec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  f0:	0b3a0e03 	bleq	e83904 <DESConfigSet+0xe83904>
  f4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  f8:	01111349 	tsteq	r1, r9, asr #6
  fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 100:	01194297 			; <UNDEFINED> instruction: 0x01194297
 104:	12000013 	andne	r0, r0, #19
 108:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 10c:	0b3a0e03 	bleq	e83920 <DESConfigSet+0xe83920>
 110:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 114:	01111349 	tsteq	r1, r9, asr #6
 118:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 11c:	01194296 			; <UNDEFINED> instruction: 0x01194296
 120:	13000013 	movwne	r0, #19
 124:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 128:	0b3a0e03 	bleq	e8393c <DESConfigSet+0xe8393c>
 12c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 130:	06120111 			; <UNDEFINED> instruction: 0x06120111
 134:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 138:	00130119 	andseq	r0, r3, r9, lsl r1
 13c:	012e1400 	teqeq	lr, r0, lsl #8
 140:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 144:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 148:	01111927 	tsteq	r1, r7, lsr #18
 14c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 150:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000009c 	muleq	r0, ip, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000005c 	andeq	r0, r0, ip, asr r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0000003a 	andeq	r0, r0, sl, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000080 	andeq	r0, r0, r0, lsl #1
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000078 	andeq	r0, r0, r8, ror r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000088 	andeq	r0, r0, r8, lsl #1
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000080 	andeq	r0, r0, r0, lsl #1
  50:	00000000 	andeq	r0, r0, r0
  54:	000000e0 	andeq	r0, r0, r0, ror #1
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000006c 	andeq	r0, r0, ip, rrx
  60:	00000000 	andeq	r0, r0, r0
  64:	00000046 	andeq	r0, r0, r6, asr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000046 	andeq	r0, r0, r6, asr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000026 	andeq	r0, r0, r6, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000001e 	andeq	r0, r0, lr, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000001a 	andeq	r0, r0, sl, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000024 	andeq	r0, r0, r4, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	0000005c 	andeq	r0, r0, ip, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	0000003a 	andeq	r0, r0, sl, lsr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000080 	andeq	r0, r0, r0, lsl #1
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000078 	andeq	r0, r0, r8, ror r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000088 	andeq	r0, r0, r8, lsl #1
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000080 	andeq	r0, r0, r0, lsl #1
  40:	00000000 	andeq	r0, r0, r0
  44:	000000e0 	andeq	r0, r0, r0, ror #1
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000006c 	andeq	r0, r0, ip, rrx
  50:	00000000 	andeq	r0, r0, r0
  54:	00000046 	andeq	r0, r0, r6, asr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000046 	andeq	r0, r0, r6, asr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000026 	andeq	r0, r0, r6, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000001a 	andeq	r0, r0, sl, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000024 	andeq	r0, r0, r4, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002a2 	andeq	r0, r0, r2, lsr #5
   4:	006f0002 	rsbeq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	752f002e 	strvc	r0, [pc, #-46]!	; fffffff6 <DESConfigSet+0xfffffff6>
  20:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  24:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  28:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  2c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  30:	616d2f62 	cmnvs	sp, r2, ror #30
  34:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
  38:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffdb <DESConfigSet+0xffffffdb>
  3c:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  40:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  44:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  48:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  4c:	64000062 	strvs	r0, [r0], #-98	; 0x62
  50:	632e7365 	teqvs	lr, #-1811939327	; 0x94000001
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
  5c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
  60:	7079745f 	rsbsvc	r7, r9, pc, asr r4
  64:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  68:	00000200 	andeq	r0, r0, r0, lsl #4
  6c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  70:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	00000300 	andeq	r0, r0, r0, lsl #6
  78:	02050000 	andeq	r0, r5, #0
  7c:	00000000 	andeq	r0, r0, r0
  80:	0100de03 	tsteq	r0, r3, lsl #28
  84:	87580903 	ldrbhi	r0, [r8, -r3, lsl #18]
  88:	0005024b 	andeq	r0, r5, fp, asr #4
  8c:	05000101 	streq	r0, [r0, #-257]	; 0x101
  90:	00000002 	andeq	r0, r0, r2
  94:	01800300 	orreq	r0, r0, r0, lsl #6
  98:	58090301 	stmdapl	r9, {r0, r8, r9}
  9c:	59765e59 	ldmdbpl	r6!, {r0, r3, r4, r6, r9, sl, fp, ip, lr}^
  a0:	025a4b59 	subseq	r4, sl, #91136	; 0x16400
  a4:	01010005 	tsteq	r1, r5
  a8:	00020500 	andeq	r0, r2, r0, lsl #10
  ac:	03000000 	movweq	r0, #0
  b0:	030101ab 	movweq	r0, #4523	; 0x11ab
  b4:	345a580a 	ldrbcc	r5, [sl], #-2058	; 0x80a
  b8:	02215d59 	eoreq	r5, r1, #5696	; 0x1640
  bc:	01010006 	tsteq	r1, r6
  c0:	00020500 	andeq	r0, r2, r0, lsl #10
  c4:	03000000 	movweq	r0, #0
  c8:	030101d8 	movweq	r0, #4568	; 0x11d8
  cc:	024b5809 	subeq	r5, fp, #589824	; 0x90000
  d0:	01010005 	tsteq	r1, r5
  d4:	00020500 	andeq	r0, r2, r0, lsl #10
  d8:	03000000 	movweq	r0, #0
  dc:	030101f4 	movweq	r0, #4596	; 0x11f4
  e0:	02007409 	andeq	r7, r0, #150994944	; 0x9000000
  e4:	3c060104 	stfccs	f0, [r6], {4}
  e8:	76343e06 	ldrtvc	r3, [r4], -r6, lsl #28
  ec:	3d6b6734 	stclcc	7, cr6, [fp, #-208]!	; 0xffffff30
  f0:	02040200 	andeq	r0, r4, #0, 4
  f4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
  f8:	02008002 	andeq	r8, r0, #2
  fc:	3c060104 	stfccs	f0, [r6], {4}
 100:	02215206 	eoreq	r5, r1, #1610612736	; 0x60000000
 104:	01010006 	tsteq	r1, r6
 108:	00020500 	andeq	r0, r2, r0, lsl #10
 10c:	03000000 	movweq	r0, #0
 110:	030102b0 	movweq	r0, #4784	; 0x12b0
 114:	02007409 	andeq	r7, r0, #150994944	; 0x9000000
 118:	3c060104 	stfccs	f0, [r6], {4}
 11c:	00253e06 	eoreq	r3, r5, r6, lsl #28
 120:	06010402 	streq	r0, [r1], -r2, lsl #8
 124:	677b0620 	ldrbvs	r0, [fp, -r0, lsr #12]!
 128:	02003d6b 	andeq	r3, r0, #6848	; 0x1ac0
 12c:	003e0204 	eorseq	r0, lr, r4, lsl #4
 130:	80020402 	andhi	r0, r2, r2, lsl #8
 134:	01040200 	mrseq	r0, R12_usr
 138:	4e063c06 	cdpmi	12, 0, cr3, cr6, cr6, {0}
 13c:	01000502 	tsteq	r0, r2, lsl #10
 140:	02050001 	andeq	r0, r5, #1
 144:	00000000 	andeq	r0, r0, r0
 148:	0102e403 	tsteq	r2, r3, lsl #8
 14c:	4a090376 	bmi	240f2c <DESConfigSet+0x240f2c>
 150:	01040200 	mrseq	r0, R12_usr
 154:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
 158:	3d347635 	ldccc	6, cr7, [r4, #-212]!	; 0xffffff2c
 15c:	02040200 	andeq	r0, r4, #0, 4
 160:	0402003e 	streq	r0, [r2], #-62	; 0x3e
 164:	02008002 	andeq	r8, r0, #2
 168:	3c060104 	stfccs	f0, [r6], {4}
 16c:	6b675206 	blvs	19d498c <DESConfigSet+0x19d498c>
 170:	00060221 	andeq	r0, r6, r1, lsr #4
 174:	05000101 	streq	r0, [r0, #-257]	; 0x101
 178:	00000002 	andeq	r0, r0, r2
 17c:	03a20300 			; <UNDEFINED> instruction: 0x03a20300
 180:	09037501 	stmdbeq	r3, {r0, r8, sl, ip, sp, lr}
 184:	0402004a 	streq	r0, [r2], #-74	; 0x4a
 188:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 18c:	0200263e 	andeq	r2, r0, #65011712	; 0x3e00000
 190:	20060104 	andcs	r0, r6, r4, lsl #2
 194:	003d7b06 	eorseq	r7, sp, r6, lsl #22
 198:	3e020402 	cdpcc	4, 0, cr0, cr2, cr2, {0}
 19c:	02040200 	andeq	r0, r4, #0, 4
 1a0:	04020080 	streq	r0, [r2], #-128	; 0x80
 1a4:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 1a8:	02676752 	rsbeq	r6, r7, #21495808	; 0x1480000
 1ac:	01010005 	tsteq	r1, r5
 1b0:	00020500 	andeq	r0, r2, r0, lsl #10
 1b4:	03000000 	movweq	r0, #0
 1b8:	030103e2 	movweq	r0, #5090	; 0x13e2
 1bc:	3d50740d 	cfldrdcc	mvd7, [r0, #-52]	; 0xffffffcc
 1c0:	04020041 	streq	r0, [r2], #-65	; 0x41
 1c4:	06200601 	strteq	r0, [r0], -r1, lsl #12
 1c8:	0200957b 	andeq	r9, r0, #515899392	; 0x1ec00000
 1cc:	20060104 	andcs	r0, r6, r4, lsl #2
 1d0:	68037b06 	stmdavs	r3, {r1, r2, r8, r9, fp, ip, sp, lr}
 1d4:	04020090 	streq	r0, [r2], #-144	; 0x90
 1d8:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 1dc:	4b4a1e03 	blmi	12879f0 <DESConfigSet+0x12879f0>
 1e0:	04020041 	streq	r0, [r2], #-65	; 0x41
 1e4:	06200601 	strteq	r0, [r0], -r1, lsl #12
 1e8:	0200cd7a 	andeq	ip, r0, #7808	; 0x1e80
 1ec:	20060104 	andcs	r0, r6, r4, lsl #2
 1f0:	09037b06 	stmdbeq	r3, {r1, r2, r8, r9, fp, ip, sp, lr}
 1f4:	040221c8 	streq	r2, [r2], #-456	; 0x1c8
 1f8:	00010100 	andeq	r0, r1, r0, lsl #2
 1fc:	00000205 	andeq	r0, r0, r5, lsl #4
 200:	cf030000 	svcgt	0x00030000
 204:	0a030104 	beq	c061c <DESConfigSet+0xc061c>
 208:	674b3e66 	strbvs	r3, [fp, -r6, ror #28]
 20c:	ad4b32ae 	sfmge	f3, 2, [fp, #-696]	; 0xfffffd48
 210:	00060222 	andeq	r0, r6, r2, lsr #4
 214:	05000101 	streq	r0, [r0, #-257]	; 0x101
 218:	00000002 	andeq	r0, r0, r2
 21c:	04ff0300 	ldrbteq	r0, [pc], #768	; 224 <.debug_line+0x224>
 220:	580f0301 	stmdapl	pc, {r0, r8, r9}	; <UNPREDICTABLE>
 224:	050291f3 	streq	r9, [r2, #-499]	; 0x1f3
 228:	00010100 	andeq	r0, r1, r0, lsl #2
 22c:	00000205 	andeq	r0, r0, r5, lsl #4
 230:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
 234:	0f030105 	svceq	0x00030105
 238:	029fe558 	addseq	lr, pc, #88, 10	; 0x16000000
 23c:	01010005 	tsteq	r1, r5
 240:	00020500 	andeq	r0, r2, r0, lsl #10
 244:	03000000 	movweq	r0, #0
 248:	030105d3 	movweq	r0, #5587	; 0x15d3
 24c:	02915809 	addseq	r5, r1, #589824	; 0x90000
 250:	01010005 	tsteq	r1, r5
 254:	00020500 	andeq	r0, r2, r0, lsl #10
 258:	03000000 	movweq	r0, #0
 25c:	030105fa 	movweq	r0, #5626	; 0x15fa
 260:	3d4f5809 	stclcc	8, cr5, [pc, #-36]	; 244 <.debug_line+0x244>
 264:	01000302 	tsteq	r0, r2, lsl #6
 268:	02050001 	andeq	r0, r5, #1
 26c:	00000000 	andeq	r0, r0, r0
 270:	01069c03 	tsteq	r6, r3, lsl #24
 274:	414a0903 	cmpmi	sl, r3, lsl #18
 278:	0003023d 	andeq	r0, r3, sp, lsr r2
 27c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 280:	00000002 	andeq	r0, r0, r2
 284:	06c00300 	strbeq	r0, [r0], r0, lsl #6
 288:	580c0301 	stmdapl	ip, {r0, r8, r9}
 28c:	00050283 	andeq	r0, r5, r3, lsl #5
 290:	05000101 	streq	r0, [r0, #-257]	; 0x101
 294:	00000002 	andeq	r0, r0, r2
 298:	06e20300 	strbteq	r0, [r2], r0, lsl #6
 29c:	580c0301 	stmdapl	ip, {r0, r8, r9}
 2a0:	00050291 	muleq	r5, r1, r2
 2a4:	Address 0x000002a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33697570 	cmncc	r9, #112, 10	; 0x1c000000
   4:	63725332 	cmnvs	r2, #-939524096	; 0xc8000000
   8:	33697500 	cmncc	r9, #0, 10
   c:	616c4632 	cmnvs	ip, r2, lsr r6
  10:	44007367 	strmi	r7, [r0], #-871	; 0x367
  14:	61445345 	cmpvs	r4, r5, asr #6
  18:	72506174 	subsvc	r6, r0, #116, 2
  1c:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  20:	69750073 	ldmdbvs	r5!, {r0, r1, r4, r5, r6}^
  24:	6c423233 	sfmvs	f3, 2, [r2], {51}	; 0x33
  28:	756f436b 	strbvc	r4, [pc, #-875]!	; fffffcc5 <DESConfigSet+0xfffffcc5>
  2c:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
  30:	49323369 	ldmdbmi	r2!, {r0, r3, r5, r6, r8, r9, ip, sp}
  34:	6c46746e 	cfstrdvs	mvd7, [r6], {110}	; 0x6e
  38:	00736761 	rsbseq	r6, r3, r1, ror #14
  3c:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
  40:	00637253 	rsbeq	r7, r3, r3, asr r2
  44:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
  48:	61645649 	cmnvs	r4, r9, asr #12
  4c:	73006174 	movwvc	r6, #372	; 0x174
  50:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
  54:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  58:	53454400 	movtpl	r4, #21504	; 0x5400
  5c:	44414d44 	strbmi	r4, [r1], #-3396	; 0xd44
  60:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  64:	7300656c 	movwvc	r6, #1388	; 0x56c
  68:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xa69
  6c:	00657079 	rsbeq	r7, r5, r9, ror r0
  70:	49534544 	ldmdbmi	r3, {r2, r6, r8, sl, lr}^
  74:	74655356 	strbtvc	r5, [r5], #-854	; 0x356
  78:	53454400 	movtpl	r4, #21504	; 0x5400
  7c:	52746e49 	rsbspl	r6, r4, #1168	; 0x490
  80:	73696765 	cmnvc	r9, #26476544	; 0x1940000
  84:	00726574 	rsbseq	r6, r2, r4, ror r5
  88:	69755f5f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
  8c:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
  90:	4400745f 	strmi	r7, [r0], #-1119	; 0x45f
  94:	6f435345 	svcvs	0x00435345
  98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
  9c:	00746553 	rsbseq	r6, r4, r3, asr r5
  a0:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
  a4:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0x544
  a8:	706d6554 	rsbvc	r6, sp, r4, asr r5
  ac:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  b0:	745f3874 	ldrbvc	r3, [pc], #-2164	; b8 <.debug_str+0xb8>
  b4:	33697500 	cmncc	r9, #0, 10
  b8:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
  bc:	00676966 	rsbeq	r6, r7, r6, ror #18
  c0:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
  c4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
  c8:	45440074 	strbmi	r0, [r4, #-116]	; 0x74
  cc:	746e4953 	strbtvc	r4, [lr], #-2387	; 0x953
  d0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  d4:	4400656c 	strmi	r6, [r0], #-1388	; 0x56c
  d8:	61445345 	cmpvs	r4, r5, asr #6
  dc:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
  e0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
  e4:	00746553 	rsbseq	r6, r4, r3, asr r5
  e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ec:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  f0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  f4:	45440074 	strbmi	r0, [r4, #-116]	; 0x74
  f8:	74614453 	strbtvc	r4, [r1], #-1107	; 0x453
  fc:	61655261 	cmnvs	r5, r1, ror #4
 100:	69750064 	ldmdbvs	r5!, {r2, r5, r6}^
 104:	79423233 	stmdbvc	r2, {r0, r1, r4, r5, r9, ip, sp}^
 108:	6f436574 	svcvs	0x00436574
 10c:	00746e75 	rsbseq	r6, r4, r5, ror lr
 110:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 114:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 118:	53454400 	movtpl	r4, #21504	; 0x5400
 11c:	5379654b 	cmnpl	r9, #314572800	; 0x12c00000
 120:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 124:	79423869 	stmdbvc	r2, {r0, r3, r5, r6, fp, ip, sp}^
 128:	746e4374 	strbtvc	r4, [lr], #-884	; 0x374
 12c:	755f5f00 	ldrbvc	r5, [pc, #-3840]	; fffff234 <DESConfigSet+0xfffff234>
 130:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 134:	7500745f 	strvc	r7, [r0, #-1119]	; 0x45f
 138:	42323369 	eorsmi	r3, r2, #-1543503871	; 0xa4000001
 13c:	00657361 	rsbeq	r7, r5, r1, ror #6
 140:	486e6670 	stmdami	lr!, {r4, r5, r6, r9, sl, sp, lr}^
 144:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 148:	75007265 	strvc	r7, [r0, #-613]	; 0x265
 14c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 158:	33697500 	cmncc	r9, #0, 10
 15c:	6e654c32 	mcrvs	12, 3, r4, cr5, cr2, {1}
 160:	00687467 	rsbeq	r7, r8, r7, ror #8
 164:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; b0 <.debug_str+0xb0>
 168:	69762f65 	ldmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 16c:	2f646f6e 	svccs	0x00646f6e
 170:	32334343 	eorscc	r4, r3, #201326593	; 0xc000001
 174:	535f3030 	cmppl	pc, #48	; 0x30
 178:	632f4b44 	teqvs	pc, #68, 22	; 0x11000
 17c:	30323363 	eorscc	r3, r2, r3, ror #6
 180:	64732d30 	ldrbtvs	r2, [r3], #-3376	; 0xd30
 184:	72642f6b 	rsbvc	r2, r4, #428	; 0x1ac
 188:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 18c:	2f62696c 	svccs	0x0062696c
 190:	00636367 	rsbeq	r6, r3, r7, ror #6
 194:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 198:	63206465 	teqvs	r0, #1694498816	; 0x65000000
 19c:	00726168 	rsbseq	r6, r2, r8, ror #2
 1a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1a8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 1ac:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 1b0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1b4:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
 1b8:	33746e69 	cmncc	r4, #1680	; 0x690
 1bc:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 1c0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1c4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 1c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 1cc:	69757000 	ldmdbvs	r5!, {ip, sp, lr}^
 1d0:	79654b38 	stmdbvc	r5!, {r3, r4, r5, r8, r9, fp, lr}^
 1d4:	53454400 	movtpl	r4, #21504	; 0x5400
 1d8:	45414d44 	strbmi	r4, [r1, #-3396]	; 0xd44
 1dc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 1e0:	68730065 	ldmdavs	r3!, {r0, r2, r5, r6}^
 1e4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1e8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 1f0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 1f4:	53454400 	movtpl	r4, #21504	; 0x5400
 1f8:	61746144 	cmnvs	r4, r4, asr #2
 1fc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
 200:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
 204:	6e654c38 	mcrvs	12, 3, r4, cr5, cr8, {1}
 208:	00687467 	rsbeq	r7, r8, r7, ror #8
 20c:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
 210:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0x544
 214:	53454400 	movtpl	r4, #21504	; 0x5400
 218:	53746e49 	cmnpl	r4, #1168	; 0x490
 21c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 220:	425f0073 	subsmi	r0, pc, #115	; 0x73
 224:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
 228:	33697570 	cmncc	r9, #112, 10	; 0x1c000000
 22c:	73654432 	cmnvc	r5, #838860800	; 0x32000000
 230:	2e2e0074 	mcrcs	0, 1, r0, cr14, cr4, {3}
 234:	7365642f 	cmnvc	r5, #788529152	; 0x2f000000
 238:	4400632e 	strmi	r6, [r0], #-814	; 0x32e
 23c:	6e495345 	cdpvs	3, 4, cr5, cr9, cr5, {2}
 240:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
 244:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 248:	00726574 	rsbseq	r6, r2, r4, ror r5
 24c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 250:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 254:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 258:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 25c:	45440074 	strbmi	r0, [r4, #-116]	; 0x74
 260:	74614453 	strbtvc	r4, [r1], #-1107	; 0x453
 264:	61655261 	cmnvs	r5, r1, ror #4
 268:	6e6f4e64 	cdpvs	14, 6, cr4, cr15, cr4, {3}
 26c:	636f6c42 	cmnvs	pc, #16896	; 0x4200
 270:	676e696b 	strbvs	r6, [lr, -fp, ror #18]!
 274:	53454400 	movtpl	r4, #21504	; 0x5400
 278:	44746e49 	ldrbtmi	r6, [r4], #-3657	; 0xe49
 27c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 280:	4400656c 	strmi	r6, [r0], #-1388	; 0x56c
 284:	6e495345 	cdpvs	3, 4, cr5, cr9, cr5, {2}
 288:	656c4374 	strbvs	r4, [ip, #-884]!	; 0x374
 28c:	70007261 	andvc	r7, r0, r1, ror #4
 290:	53386975 	teqpl	r8, #1916928	; 0x1d4000
 294:	65546372 	ldrbvs	r6, [r4, #-882]	; 0x372
 298:	4700706d 	strmi	r7, [r0, -sp, rrx]
 29c:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 2a0:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 2a4:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
 2a8:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
 2ac:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
 2b0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
 2b4:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 2b8:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 2bc:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
 2c0:	4f2d2067 	svcmi	0x002d2067
 2c4:	732d2030 	teqvc	sp, #48	; 0x30
 2c8:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 2cc:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 2d0:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 2d4:	6f697463 	svcvs	0x00697463
 2d8:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 2dc:	6f697463 	svcvs	0x00697463
 2e0:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 2e4:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 2e8:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 2ec:	6f697463 	svcvs	0x00697463
 2f0:	6200736e 	andvs	r7, r0, #-1207959551	; 0xb8000001
 2f4:	6b73614d 	blvs	1cd8830 <DESConfigSet+0x1cd8830>
 2f8:	75006465 	strvc	r6, [r0, #-1125]	; 0x465
 2fc:	49323369 	ldmdbmi	r2!, {r0, r3, r5, r6, r8, r9, ip, sp}
 300:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
 304:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 308:	53454400 	movtpl	r4, #21504	; 0x5400
 30c:	61746144 	cmnvs	r4, r4, asr #2
 310:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
 314:	6e6f4e65 	cdpvs	14, 6, cr4, cr15, cr5, {3}
 318:	636f6c42 	cmnvs	pc, #16896	; 0x4200
 31c:	676e696b 	strbvs	r6, [lr, -fp, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	0000005c 	andeq	r0, r0, ip, asr r0
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	0000003a 	andeq	r0, r0, sl, lsr r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	100e4101 	andne	r4, lr, r1, lsl #2
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	0000001c 	andeq	r0, r0, ip, lsl r0
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	100e4101 	andne	r4, lr, r1, lsl #2
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000080 	andeq	r0, r0, r0, lsl #1
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	280e4101 	stmdacs	lr, {r0, r8, lr}
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000078 	andeq	r0, r0, r8, ror r0
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	280e4101 	stmdacs	lr, {r0, r8, lr}
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c4:	00000088 	andeq	r0, r0, r8, lsl #1
  c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  cc:	280e4101 	stmdacs	lr, {r0, r8, lr}
  d0:	00070d41 	andeq	r0, r7, r1, asr #26
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e0:	00000080 	andeq	r0, r0, r0, lsl #1
  e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e8:	280e4101 	stmdacs	lr, {r0, r8, lr}
  ec:	00070d41 	andeq	r0, r7, r1, asr #26
  f0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  fc:	000000e0 	andeq	r0, r0, r0, ror #1
 100:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 104:	41018e02 	tstmi	r1, r2, lsl #28
 108:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 10c:	00000007 	andeq	r0, r0, r7
 110:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 11c:	0000006c 	andeq	r0, r0, ip, rrx
 120:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 124:	180e4101 	stmdane	lr, {r0, r8, lr}
 128:	00070d41 	andeq	r0, r7, r1, asr #26
 12c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 138:	00000046 	andeq	r0, r0, r6, asr #32
 13c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 140:	100e4101 	andne	r4, lr, r1, lsl #2
 144:	00070d41 	andeq	r0, r7, r1, asr #26
 148:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 154:	00000046 	andeq	r0, r0, r6, asr #32
 158:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 15c:	100e4101 	andne	r4, lr, r1, lsl #2
 160:	00070d41 	andeq	r0, r7, r1, asr #26
 164:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 170:	00000026 	andeq	r0, r0, r6, lsr #32
 174:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 178:	100e4101 	andne	r4, lr, r1, lsl #2
 17c:	00070d41 	andeq	r0, r7, r1, asr #26
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 18c:	0000001e 	andeq	r0, r0, lr, lsl r0
 190:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 194:	41018e02 	tstmi	r1, r2, lsl #28
 198:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 19c:	00000007 	andeq	r0, r0, r7
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1ac:	0000001a 	andeq	r0, r0, sl, lsl r0
 1b0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1b4:	41018e02 	tstmi	r1, r2, lsl #28
 1b8:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1bc:	00000007 	andeq	r0, r0, r7
 1c0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1cc:	00000024 	andeq	r0, r0, r4, lsr #32
 1d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d4:	100e4101 	andne	r4, lr, r1, lsl #2
 1d8:	00070d41 	andeq	r0, r7, r1, asr #26
 1dc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1e8:	00000026 	andeq	r0, r0, r6, lsr #32
 1ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1f0:	100e4101 	andne	r4, lr, r1, lsl #2
 1f4:	00070d41 	andeq	r0, r7, r1, asr #26

flash.o:     file format elf32-littlearm


Disassembly of section .rodata.g_pulFMPPERegs:

00000000 <g_pulFMPPERegs>:
   0:	400fe400 	andmi	lr, pc, r0, lsl #8
   4:	400fe404 	andmi	lr, pc, r4, lsl #8
   8:	400fe408 	andmi	lr, pc, r8, lsl #8
   c:	400fe40c 	andmi	lr, pc, ip, lsl #8
  10:	400fe410 	andmi	lr, pc, r0, lsl r4	; <UNPREDICTABLE>
  14:	400fe414 	andmi	lr, pc, r4, lsl r4	; <UNPREDICTABLE>
  18:	400fe418 	andmi	lr, pc, r8, lsl r4	; <UNPREDICTABLE>
  1c:	400fe41c 	andmi	lr, pc, ip, lsl r4	; <UNPREDICTABLE>
  20:	400fe420 	andmi	lr, pc, r0, lsr #8
  24:	400fe424 	andmi	lr, pc, r4, lsr #8
  28:	400fe428 	andmi	lr, pc, r8, lsr #8
  2c:	400fe42c 	andmi	lr, pc, ip, lsr #8
  30:	400fe430 	andmi	lr, pc, r0, lsr r4	; <UNPREDICTABLE>
  34:	400fe434 	andmi	lr, pc, r4, lsr r4	; <UNPREDICTABLE>
  38:	400fe438 	andmi	lr, pc, r8, lsr r4	; <UNPREDICTABLE>
  3c:	400fe43c 	andmi	lr, pc, ip, lsr r4	; <UNPREDICTABLE>

Disassembly of section .rodata.g_pulFMPRERegs:

00000000 <g_pulFMPRERegs>:
   0:	400fe200 	andmi	lr, pc, r0, lsl #4
   4:	400fe204 	andmi	lr, pc, r4, lsl #4
   8:	400fe208 	andmi	lr, pc, r8, lsl #4
   c:	400fe20c 	andmi	lr, pc, ip, lsl #4
  10:	400fe210 	andmi	lr, pc, r0, lsl r2	; <UNPREDICTABLE>
  14:	400fe214 	andmi	lr, pc, r4, lsl r2	; <UNPREDICTABLE>
  18:	400fe218 	andmi	lr, pc, r8, lsl r2	; <UNPREDICTABLE>
  1c:	400fe21c 	andmi	lr, pc, ip, lsl r2	; <UNPREDICTABLE>
  20:	400fe220 	andmi	lr, pc, r0, lsr #4
  24:	400fe224 	andmi	lr, pc, r4, lsr #4
  28:	400fe228 	andmi	lr, pc, r8, lsr #4
  2c:	400fe22c 	andmi	lr, pc, ip, lsr #4
  30:	400fe230 	andmi	lr, pc, r0, lsr r2	; <UNPREDICTABLE>
  34:	400fe234 	andmi	lr, pc, r4, lsr r2	; <UNPREDICTABLE>
  38:	400fe238 	andmi	lr, pc, r8, lsr r2	; <UNPREDICTABLE>
  3c:	400fe23c 	andmi	lr, pc, ip, lsr r2	; <UNPREDICTABLE>

Disassembly of section .text.FlashDisable:

00000000 <FlashDisable>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	bf00      	nop
   6:	f44f 4351 	mov.w	r3, #53504	; 0xd100
   a:	f2c4 4302 	movt	r3, #17410	; 0x4402
   e:	681b      	ldr	r3, [r3, #0]
  10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  14:	2b00      	cmp	r3, #0
  16:	d1f6      	bne.n	6 <FlashDisable+0x6>
  18:	f24f 1314 	movw	r3, #61716	; 0xf114
  1c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  20:	2200      	movs	r2, #0
  22:	f6cf 72ff 	movt	r2, #65535	; 0xffff
  26:	601a      	str	r2, [r3, #0]
  28:	f240 5035 	movw	r0, #1333	; 0x535
  2c:	f7ff fffe 	bl	0 <UtilsDelay>
  30:	f44f 4351 	mov.w	r3, #53504	; 0xd100
  34:	f2c4 4302 	movt	r3, #17410	; 0x4402
  38:	2200      	movs	r2, #0
  3a:	601a      	str	r2, [r3, #0]
  3c:	f240 5035 	movw	r0, #1333	; 0x535
  40:	f7ff fffe 	bl	0 <UtilsDelay>
  44:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
  48:	f2c4 4302 	movt	r3, #17410	; 0x4402
  4c:	2201      	movs	r2, #1
  4e:	601a      	str	r2, [r3, #0]
  50:	f240 5035 	movw	r0, #1333	; 0x535
  54:	f7ff fffe 	bl	0 <UtilsDelay>
  58:	bd80      	pop	{r7, pc}
  5a:	bf00      	nop

Disassembly of section .text.FlashErase:

00000000 <FlashErase>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24d 0314 	movw	r3, #53268	; 0xd014
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	f640 2201 	movw	r2, #2561	; 0xa01
  14:	601a      	str	r2, [r3, #0]
  16:	f44f 4350 	mov.w	r3, #53248	; 0xd000
  1a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1e:	687a      	ldr	r2, [r7, #4]
  20:	601a      	str	r2, [r3, #0]
  22:	f24d 0308 	movw	r3, #53256	; 0xd008
  26:	f2c4 030f 	movt	r3, #16399	; 0x400f
  2a:	2202      	movs	r2, #2
  2c:	f2ca 4242 	movt	r2, #42050	; 0xa442
  30:	601a      	str	r2, [r3, #0]
  32:	bf00      	nop
  34:	f24d 0308 	movw	r3, #53256	; 0xd008
  38:	f2c4 030f 	movt	r3, #16399	; 0x400f
  3c:	681b      	ldr	r3, [r3, #0]
  3e:	f003 0302 	and.w	r3, r3, #2
  42:	2b00      	cmp	r3, #0
  44:	d1f6      	bne.n	34 <FlashErase+0x34>
  46:	f24d 030c 	movw	r3, #53260	; 0xd00c
  4a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  4e:	681a      	ldr	r2, [r3, #0]
  50:	f640 2301 	movw	r3, #2561	; 0xa01
  54:	4013      	ands	r3, r2
  56:	2b00      	cmp	r3, #0
  58:	d002      	beq.n	60 <FlashErase+0x60>
  5a:	f04f 33ff 	mov.w	r3, #4294967295
  5e:	e000      	b.n	62 <FlashErase+0x62>
  60:	2300      	movs	r3, #0
  62:	4618      	mov	r0, r3
  64:	370c      	adds	r7, #12
  66:	46bd      	mov	sp, r7
  68:	f85d 7b04 	ldr.w	r7, [sp], #4
  6c:	4770      	bx	lr
  6e:	bf00      	nop

Disassembly of section .text.FlashEraseNonBlocking:

00000000 <FlashEraseNonBlocking>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24d 0314 	movw	r3, #53268	; 0xd014
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	f640 2201 	movw	r2, #2561	; 0xa01
  14:	601a      	str	r2, [r3, #0]
  16:	f44f 4350 	mov.w	r3, #53248	; 0xd000
  1a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1e:	687a      	ldr	r2, [r7, #4]
  20:	601a      	str	r2, [r3, #0]
  22:	f24d 0308 	movw	r3, #53256	; 0xd008
  26:	f2c4 030f 	movt	r3, #16399	; 0x400f
  2a:	2202      	movs	r2, #2
  2c:	f2ca 4242 	movt	r2, #42050	; 0xa442
  30:	601a      	str	r2, [r3, #0]
  32:	370c      	adds	r7, #12
  34:	46bd      	mov	sp, r7
  36:	f85d 7b04 	ldr.w	r7, [sp], #4
  3a:	4770      	bx	lr

Disassembly of section .text.FlashMassErase:

00000000 <FlashMassErase>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24d 0314 	movw	r3, #53268	; 0xd014
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	f640 2201 	movw	r2, #2561	; 0xa01
  10:	601a      	str	r2, [r3, #0]
  12:	f24d 0308 	movw	r3, #53256	; 0xd008
  16:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1a:	2204      	movs	r2, #4
  1c:	f2ca 4242 	movt	r2, #42050	; 0xa442
  20:	601a      	str	r2, [r3, #0]
  22:	bf00      	nop
  24:	f24d 0308 	movw	r3, #53256	; 0xd008
  28:	f2c4 030f 	movt	r3, #16399	; 0x400f
  2c:	681b      	ldr	r3, [r3, #0]
  2e:	f003 0304 	and.w	r3, r3, #4
  32:	2b00      	cmp	r3, #0
  34:	d1f6      	bne.n	24 <FlashMassErase+0x24>
  36:	f24d 030c 	movw	r3, #53260	; 0xd00c
  3a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  3e:	681a      	ldr	r2, [r3, #0]
  40:	f640 2301 	movw	r3, #2561	; 0xa01
  44:	4013      	ands	r3, r2
  46:	2b00      	cmp	r3, #0
  48:	d002      	beq.n	50 <FlashMassErase+0x50>
  4a:	f04f 33ff 	mov.w	r3, #4294967295
  4e:	e000      	b.n	52 <FlashMassErase+0x52>
  50:	2300      	movs	r3, #0
  52:	4618      	mov	r0, r3
  54:	46bd      	mov	sp, r7
  56:	f85d 7b04 	ldr.w	r7, [sp], #4
  5a:	4770      	bx	lr

Disassembly of section .text.FlashMassEraseNonBlocking:

00000000 <FlashMassEraseNonBlocking>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24d 0314 	movw	r3, #53268	; 0xd014
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	f640 2201 	movw	r2, #2561	; 0xa01
  10:	601a      	str	r2, [r3, #0]
  12:	f24d 0308 	movw	r3, #53256	; 0xd008
  16:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1a:	2204      	movs	r2, #4
  1c:	f2ca 4242 	movt	r2, #42050	; 0xa442
  20:	601a      	str	r2, [r3, #0]
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.FlashProgram:

00000000 <FlashProgram>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	f24d 0314 	movw	r3, #53268	; 0xd014
  10:	f2c4 030f 	movt	r3, #16399	; 0x400f
  14:	f242 6201 	movw	r2, #9729	; 0x2601
  18:	601a      	str	r2, [r3, #0]
  1a:	e03d      	b.n	98 <FlashProgram+0x98>
  1c:	f44f 4350 	mov.w	r3, #53248	; 0xd000
  20:	f2c4 030f 	movt	r3, #16399	; 0x400f
  24:	68ba      	ldr	r2, [r7, #8]
  26:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  2a:	601a      	str	r2, [r3, #0]
  2c:	e013      	b.n	56 <FlashProgram+0x56>
  2e:	68bb      	ldr	r3, [r7, #8]
  30:	f003 027c 	and.w	r2, r3, #124	; 0x7c
  34:	f44f 4351 	mov.w	r3, #53504	; 0xd100
  38:	f2c4 030f 	movt	r3, #16399	; 0x400f
  3c:	4413      	add	r3, r2
  3e:	461a      	mov	r2, r3
  40:	68fb      	ldr	r3, [r7, #12]
  42:	1d19      	adds	r1, r3, #4
  44:	60f9      	str	r1, [r7, #12]
  46:	681b      	ldr	r3, [r3, #0]
  48:	6013      	str	r3, [r2, #0]
  4a:	68bb      	ldr	r3, [r7, #8]
  4c:	3304      	adds	r3, #4
  4e:	60bb      	str	r3, [r7, #8]
  50:	687b      	ldr	r3, [r7, #4]
  52:	3b04      	subs	r3, #4
  54:	607b      	str	r3, [r7, #4]
  56:	68bb      	ldr	r3, [r7, #8]
  58:	f003 037c 	and.w	r3, r3, #124	; 0x7c
  5c:	2b00      	cmp	r3, #0
  5e:	d106      	bne.n	6e <FlashProgram+0x6e>
  60:	f24d 0330 	movw	r3, #53296	; 0xd030
  64:	f2c4 030f 	movt	r3, #16399	; 0x400f
  68:	681b      	ldr	r3, [r3, #0]
  6a:	2b00      	cmp	r3, #0
  6c:	d102      	bne.n	74 <FlashProgram+0x74>
  6e:	687b      	ldr	r3, [r7, #4]
  70:	2b00      	cmp	r3, #0
  72:	d1dc      	bne.n	2e <FlashProgram+0x2e>
  74:	f24d 0320 	movw	r3, #53280	; 0xd020
  78:	f2c4 030f 	movt	r3, #16399	; 0x400f
  7c:	2201      	movs	r2, #1
  7e:	f2ca 4242 	movt	r2, #42050	; 0xa442
  82:	601a      	str	r2, [r3, #0]
  84:	bf00      	nop
  86:	f24d 0320 	movw	r3, #53280	; 0xd020
  8a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  8e:	681b      	ldr	r3, [r3, #0]
  90:	f003 0301 	and.w	r3, r3, #1
  94:	2b00      	cmp	r3, #0
  96:	d1f6      	bne.n	86 <FlashProgram+0x86>
  98:	687b      	ldr	r3, [r7, #4]
  9a:	2b00      	cmp	r3, #0
  9c:	d1be      	bne.n	1c <FlashProgram+0x1c>
  9e:	f24d 030c 	movw	r3, #53260	; 0xd00c
  a2:	f2c4 030f 	movt	r3, #16399	; 0x400f
  a6:	681a      	ldr	r2, [r3, #0]
  a8:	f242 6301 	movw	r3, #9729	; 0x2601
  ac:	4013      	ands	r3, r2
  ae:	2b00      	cmp	r3, #0
  b0:	d002      	beq.n	b8 <FlashProgram+0xb8>
  b2:	f04f 33ff 	mov.w	r3, #4294967295
  b6:	e000      	b.n	ba <FlashProgram+0xba>
  b8:	2300      	movs	r3, #0
  ba:	4618      	mov	r0, r3
  bc:	3714      	adds	r7, #20
  be:	46bd      	mov	sp, r7
  c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  c4:	4770      	bx	lr
  c6:	bf00      	nop

Disassembly of section .text.FlashProgramNonBlocking:

00000000 <FlashProgramNonBlocking>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	f24d 0314 	movw	r3, #53268	; 0xd014
  10:	f2c4 030f 	movt	r3, #16399	; 0x400f
  14:	f242 6201 	movw	r2, #9729	; 0x2601
  18:	601a      	str	r2, [r3, #0]
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	4413      	add	r3, r2
  20:	1e5a      	subs	r2, r3, #1
  22:	68bb      	ldr	r3, [r7, #8]
  24:	4053      	eors	r3, r2
  26:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  2a:	2b00      	cmp	r3, #0
  2c:	d002      	beq.n	34 <FlashProgramNonBlocking+0x34>
  2e:	f04f 33ff 	mov.w	r3, #4294967295
  32:	e038      	b.n	a6 <FlashProgramNonBlocking+0xa6>
  34:	e033      	b.n	9e <FlashProgramNonBlocking+0x9e>
  36:	f44f 4350 	mov.w	r3, #53248	; 0xd000
  3a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  3e:	68ba      	ldr	r2, [r7, #8]
  40:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  44:	601a      	str	r2, [r3, #0]
  46:	e013      	b.n	70 <FlashProgramNonBlocking+0x70>
  48:	68bb      	ldr	r3, [r7, #8]
  4a:	f003 027c 	and.w	r2, r3, #124	; 0x7c
  4e:	f44f 4351 	mov.w	r3, #53504	; 0xd100
  52:	f2c4 030f 	movt	r3, #16399	; 0x400f
  56:	4413      	add	r3, r2
  58:	461a      	mov	r2, r3
  5a:	68fb      	ldr	r3, [r7, #12]
  5c:	1d19      	adds	r1, r3, #4
  5e:	60f9      	str	r1, [r7, #12]
  60:	681b      	ldr	r3, [r3, #0]
  62:	6013      	str	r3, [r2, #0]
  64:	68bb      	ldr	r3, [r7, #8]
  66:	3304      	adds	r3, #4
  68:	60bb      	str	r3, [r7, #8]
  6a:	687b      	ldr	r3, [r7, #4]
  6c:	3b04      	subs	r3, #4
  6e:	607b      	str	r3, [r7, #4]
  70:	68bb      	ldr	r3, [r7, #8]
  72:	f003 037c 	and.w	r3, r3, #124	; 0x7c
  76:	2b00      	cmp	r3, #0
  78:	d106      	bne.n	88 <FlashProgramNonBlocking+0x88>
  7a:	f24d 0330 	movw	r3, #53296	; 0xd030
  7e:	f2c4 030f 	movt	r3, #16399	; 0x400f
  82:	681b      	ldr	r3, [r3, #0]
  84:	2b00      	cmp	r3, #0
  86:	d102      	bne.n	8e <FlashProgramNonBlocking+0x8e>
  88:	687b      	ldr	r3, [r7, #4]
  8a:	2b00      	cmp	r3, #0
  8c:	d1dc      	bne.n	48 <FlashProgramNonBlocking+0x48>
  8e:	f24d 0320 	movw	r3, #53280	; 0xd020
  92:	f2c4 030f 	movt	r3, #16399	; 0x400f
  96:	2201      	movs	r2, #1
  98:	f2ca 4242 	movt	r2, #42050	; 0xa442
  9c:	601a      	str	r2, [r3, #0]
  9e:	687b      	ldr	r3, [r7, #4]
  a0:	2b00      	cmp	r3, #0
  a2:	d1c8      	bne.n	36 <FlashProgramNonBlocking+0x36>
  a4:	2300      	movs	r3, #0
  a6:	4618      	mov	r0, r3
  a8:	3714      	adds	r7, #20
  aa:	46bd      	mov	sp, r7
  ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  b0:	4770      	bx	lr
  b2:	bf00      	nop

Disassembly of section .text.FlashProtectGet:

00000000 <FlashProtectGet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	0c1b      	lsrs	r3, r3, #16
   c:	f003 030f 	and.w	r3, r3, #15
  10:	617b      	str	r3, [r7, #20]
  12:	687b      	ldr	r3, [r7, #4]
  14:	b29b      	uxth	r3, r3
  16:	607b      	str	r3, [r7, #4]
  18:	f240 0300 	movw	r3, #0
  1c:	f2c0 0300 	movt	r3, #0
  20:	697a      	ldr	r2, [r7, #20]
  22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  26:	681b      	ldr	r3, [r3, #0]
  28:	613b      	str	r3, [r7, #16]
  2a:	f240 0300 	movw	r3, #0
  2e:	f2c0 0300 	movt	r3, #0
  32:	697a      	ldr	r2, [r7, #20]
  34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  38:	681b      	ldr	r3, [r3, #0]
  3a:	60fb      	str	r3, [r7, #12]
  3c:	687b      	ldr	r3, [r7, #4]
  3e:	0adb      	lsrs	r3, r3, #11
  40:	693a      	ldr	r2, [r7, #16]
  42:	fa22 f303 	lsr.w	r3, r2, r3
  46:	f003 0301 	and.w	r3, r3, #1
  4a:	005a      	lsls	r2, r3, #1
  4c:	687b      	ldr	r3, [r7, #4]
  4e:	0adb      	lsrs	r3, r3, #11
  50:	68f9      	ldr	r1, [r7, #12]
  52:	fa21 f303 	lsr.w	r3, r1, r3
  56:	f003 0301 	and.w	r3, r3, #1
  5a:	4313      	orrs	r3, r2
  5c:	2b01      	cmp	r3, #1
  5e:	d902      	bls.n	66 <FlashProtectGet+0x66>
  60:	2b02      	cmp	r3, #2
  62:	d002      	beq.n	6a <FlashProtectGet+0x6a>
  64:	e003      	b.n	6e <FlashProtectGet+0x6e>
  66:	2302      	movs	r3, #2
  68:	e002      	b.n	70 <FlashProtectGet+0x70>
  6a:	2301      	movs	r3, #1
  6c:	e000      	b.n	70 <FlashProtectGet+0x70>
  6e:	2300      	movs	r3, #0
  70:	4618      	mov	r0, r3
  72:	371c      	adds	r7, #28
  74:	46bd      	mov	sp, r7
  76:	f85d 7b04 	ldr.w	r7, [sp], #4
  7a:	4770      	bx	lr

Disassembly of section .text.FlashIntRegister:

00000000 <FlashIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	202d      	movs	r0, #45	; 0x2d
   a:	6879      	ldr	r1, [r7, #4]
   c:	f7ff fffe 	bl	0 <IntRegister>
  10:	202d      	movs	r0, #45	; 0x2d
  12:	f7ff fffe 	bl	0 <IntEnable>
  16:	3708      	adds	r7, #8
  18:	46bd      	mov	sp, r7
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text.FlashIntUnregister:

00000000 <FlashIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	202d      	movs	r0, #45	; 0x2d
   6:	f7ff fffe 	bl	0 <IntDisable>
   a:	202d      	movs	r0, #45	; 0x2d
   c:	f7ff fffe 	bl	0 <IntUnregister>
  10:	bd80      	pop	{r7, pc}
  12:	bf00      	nop

Disassembly of section .text.FlashIntEnable:

00000000 <FlashIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24d 0310 	movw	r3, #53264	; 0xd010
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	f24d 0210 	movw	r2, #53264	; 0xd010
  14:	f2c4 020f 	movt	r2, #16399	; 0x400f
  18:	6811      	ldr	r1, [r2, #0]
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	430a      	orrs	r2, r1
  1e:	601a      	str	r2, [r3, #0]
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.FlashIntDisable:

00000000 <FlashIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24d 0310 	movw	r3, #53264	; 0xd010
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	f24d 0210 	movw	r2, #53264	; 0xd010
  14:	f2c4 020f 	movt	r2, #16399	; 0x400f
  18:	6811      	ldr	r1, [r2, #0]
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	43d2      	mvns	r2, r2
  1e:	400a      	ands	r2, r1
  20:	601a      	str	r2, [r3, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.FlashIntStatus:

00000000 <FlashIntStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	4603      	mov	r3, r0
   8:	71fb      	strb	r3, [r7, #7]
   a:	79fb      	ldrb	r3, [r7, #7]
   c:	2b00      	cmp	r3, #0
   e:	d005      	beq.n	1c <FlashIntStatus+0x1c>
  10:	f24d 0314 	movw	r3, #53268	; 0xd014
  14:	f2c4 030f 	movt	r3, #16399	; 0x400f
  18:	681b      	ldr	r3, [r3, #0]
  1a:	e004      	b.n	26 <FlashIntStatus+0x26>
  1c:	f24d 030c 	movw	r3, #53260	; 0xd00c
  20:	f2c4 030f 	movt	r3, #16399	; 0x400f
  24:	681b      	ldr	r3, [r3, #0]
  26:	4618      	mov	r0, r3
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.FlashIntClear:

00000000 <FlashIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24d 0314 	movw	r3, #53268	; 0xd014
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	687a      	ldr	r2, [r7, #4]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000002f8 	strdeq	r0, [r0], -r8
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000014c 	andeq	r0, r0, ip, asr #2
  10:	0000eb01 	andeq	lr, r0, r1, lsl #22
  14:	00020600 	andeq	r0, r2, r0, lsl #12
	...
  24:	00180200 	andseq	r0, r8, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	f6080103 			; <UNDEFINED> instruction: 0xf6080103
  34:	04000000 	streq	r0, [r0], #-0
  38:	523d0301 	eorspl	r0, sp, #67108864	; 0x4000000
  3c:	05000000 	streq	r0, [r0, #-0]
  40:	000000b1 	strheq	r0, [r0], -r1
  44:	01f80500 	mvnseq	r0, r0, lsl #10
  48:	05010000 	streq	r0, [r1, #-0]
  4c:	00000021 	andeq	r0, r0, r1, lsr #32
  50:	a4020002 	strge	r0, [r2], #-2
  54:	03000001 	movweq	r0, #1
  58:	00003742 	andeq	r3, r0, r2, asr #14
  5c:	04070600 	streq	r0, [r7], #-1536	; 0x600
  60:	0000005d 	andeq	r0, r0, sp, asr r0
  64:	9f070403 	svcls	0x00070403
  68:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  6c:	00000087 	andeq	r0, r0, r7, lsl #1
  70:	00008101 	andeq	r8, r0, r1, lsl #2
  74:	005a0000 	subseq	r0, sl, r0
  78:	9c010000 	stcls	0, cr0, [r1], {-0}
  7c:	00009409 	andeq	r9, r0, r9, lsl #8
  80:	a4bb0100 	ldrtge	r0, [fp], #256	; 0x100
  84:	00000000 	andeq	r0, r0, r0
  88:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	0000a49c 	muleq	r0, ip, r4
  94:	01240a00 	teqeq	r4, r0, lsl #20
  98:	bb010000 	bllt	400a0 <g_pulFMPPERegs+0x400a0>
  9c:	00000064 	andeq	r0, r0, r4, rrx
  a0:	00749102 	rsbseq	r9, r4, r2, lsl #2
  a4:	1b050403 	blne	141014 <g_pulFMPPERegs+0x141014>
  a8:	0b000001 	bleq	b4 <.debug_info+0xb4>
  ac:	00000045 	andeq	r0, r0, r5, asr #32
  b0:	0000fb01 	andeq	pc, r0, r1, lsl #22
  b4:	003c0000 	eorseq	r0, ip, r0
  b8:	9c010000 	stcls	0, cr0, [r1], {-0}
  bc:	000000cf 	andeq	r0, r0, pc, asr #1
  c0:	0001240a 	andeq	r2, r1, sl, lsl #8
  c4:	64fb0100 	ldrbtvs	r0, [fp], #256	; 0x100
  c8:	02000000 	andeq	r0, r0, #0
  cc:	0c007491 	cfstrseq	mvf7, [r0], {145}	; 0x91
  d0:	00000247 	andeq	r0, r0, r7, asr #4
  d4:	a4011b01 	strge	r1, [r1], #-2817	; 0xb01
  d8:	00000000 	andeq	r0, r0, r0
  dc:	5c000000 	stcpl	0, cr0, [r0], {-0}
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	01bd0d9c 			; <UNDEFINED> instruction: 0x01bd0d9c
  e8:	4d010000 	stcmi	0, cr0, [r1, #-0]
  ec:	00000001 	andeq	r0, r0, r1
  f0:	00002a00 	andeq	r2, r0, r0, lsl #20
  f4:	0e9c0100 	fmleqe	f0, f4, f0
  f8:	0000007a 	andeq	r0, r0, sl, ror r0
  fc:	a4017701 	strge	r7, [r1], #-1793	; 0x701
 100:	00000000 	andeq	r0, r0, r0
 104:	c6000000 	strgt	r0, [r0], -r0
 108:	01000000 	mrseq	r0, (UNDEF: 0)
 10c:	00013f9c 	muleq	r1, ip, pc	; <UNPREDICTABLE>
 110:	01b50f00 			; <UNDEFINED> instruction: 0x01b50f00
 114:	77010000 	strvc	r0, [r1, -r0]
 118:	00013f01 	andeq	r3, r1, r1, lsl #30
 11c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 120:	0001240f 	andeq	r2, r1, pc, lsl #8
 124:	01770100 	cmneq	r7, r0, lsl #2
 128:	00000064 	andeq	r0, r0, r4, rrx
 12c:	0f709102 	svceq	0x00709102
 130:	00000063 	andeq	r0, r0, r3, rrx
 134:	64017801 	strvs	r7, [r1], #-2049	; 0x801
 138:	02000000 	andeq	r0, r0, #0
 13c:	07006c91 			; <UNDEFINED> instruction: 0x07006c91
 140:	00006404 	andeq	r6, r0, r4, lsl #8
 144:	00000e00 	andeq	r0, r0, r0, lsl #28
 148:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
 14c:	0000a402 	andeq	sl, r0, r2, lsl #8
 150:	00000000 	andeq	r0, r0, r0
 154:	0000b200 	andeq	fp, r0, r0, lsl #4
 158:	8d9c0100 	ldfhis	f0, [ip]
 15c:	0f000001 	svceq	0x00000001
 160:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 164:	3f020801 	svccc	0x00020801
 168:	02000001 	andeq	r0, r0, #1
 16c:	240f7491 	strcs	r7, [pc], #-1169	; 8 <.debug_info+0x8>
 170:	01000001 	tsteq	r0, r1
 174:	00640208 	rsbeq	r0, r4, r8, lsl #4
 178:	91020000 	mrsls	r0, (UNDEF: 2)
 17c:	00630f70 	rsbeq	r0, r3, r0, ror pc
 180:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 184:	00006402 	andeq	r6, r0, r2, lsl #8
 188:	6c910200 	lfmvs	f0, 4, [r1], {0}
 18c:	010b0e00 	tsteq	fp, r0, lsl #28
 190:	6f010000 	svcvs	0x00010000
 194:	00005202 	andeq	r5, r0, r2, lsl #4
 198:	00000000 	andeq	r0, r0, r0
 19c:	00007c00 	andeq	r7, r0, r0, lsl #24
 1a0:	e49c0100 	ldr	r0, [ip], #256	; 0x100
 1a4:	0f000001 	svceq	0x00000001
 1a8:	00000124 	andeq	r0, r0, r4, lsr #2
 1ac:	64026f01 	strvs	r6, [r2], #-3841	; 0xf01
 1b0:	02000000 	andeq	r0, r0, #0
 1b4:	5b106491 	blpl	41924c <g_pulFMPPERegs+0x41924c>
 1b8:	01000000 	mrseq	r0, (UNDEF: 0)
 1bc:	00640271 	rsbeq	r0, r4, r1, ror r2
 1c0:	91020000 	mrsls	r0, (UNDEF: 2)
 1c4:	02361070 	eorseq	r1, r6, #112	; 0x70
 1c8:	71010000 	mrsvc	r0, (UNDEF: 1)
 1cc:	00006402 	andeq	r6, r0, r2, lsl #8
 1d0:	6c910200 	lfmvs	f0, 4, [r1], {0}
 1d4:	00010410 	andeq	r0, r1, r0, lsl r4
 1d8:	02720100 	rsbseq	r0, r2, #0, 2
 1dc:	00000064 	andeq	r0, r0, r4, rrx
 1e0:	00749102 	rsbseq	r9, r4, r2, lsl #2
 1e4:	0000c011 	andeq	ip, r0, r1, lsl r0
 1e8:	02c30100 	sbceq	r0, r3, #0, 2
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1f4:	020a9c01 	andeq	r9, sl, #256	; 0x100
 1f8:	ed0f0000 	stc	0, cr0, [pc, #-0]	; 8 <.debug_info+0x8>
 1fc:	01000001 	tsteq	r0, r1
 200:	005e02c3 	subseq	r0, lr, r3, asr #5
 204:	91020000 	mrsls	r0, (UNDEF: 2)
 208:	32120074 	andscc	r0, r2, #116	; 0x74
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 214:	00120000 	andseq	r0, r2, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	0000dc13 	andeq	sp, r0, r3, lsl ip
 220:	02fb0100 	rscseq	r0, fp, #0, 2
 224:	00000000 	andeq	r0, r0, r0
 228:	0000002a 	andeq	r0, r0, sl, lsr #32
 22c:	02429c01 	subeq	r9, r2, #256	; 0x100
 230:	d10f0000 	mrsle	r0, CPSR
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	006402fb 	strdeq	r0, [r4], #-43	; 0xffffffd5	; <UNPREDICTABLE>
 23c:	91020000 	mrsls	r0, (UNDEF: 2)
 240:	56130074 			; <UNDEFINED> instruction: 0x56130074
 244:	01000002 	tsteq	r0, r2
 248:	00000312 	andeq	r0, r0, r2, lsl r3
 24c:	002c0000 	eoreq	r0, ip, r0
 250:	9c010000 	stcls	0, cr0, [r1], {-0}
 254:	00000268 	andeq	r0, r0, r8, ror #4
 258:	0000d10f 	andeq	sp, r0, pc, lsl #2
 25c:	03120100 	tsteq	r2, #0, 2
 260:	00000064 	andeq	r0, r0, r4, rrx
 264:	00749102 	rsbseq	r9, r4, r2, lsl #2
 268:	00012e0e 	andeq	r2, r1, lr, lsl #28
 26c:	032a0100 	teqeq	sl, #0, 2
 270:	00000064 	andeq	r0, r0, r4, rrx
 274:	00000000 	andeq	r0, r0, r0
 278:	00000032 	andeq	r0, r0, r2, lsr r0
 27c:	02929c01 	addseq	r9, r2, #256	; 0x100
 280:	d70f0000 	strle	r0, [pc, -r0]
 284:	01000001 	tsteq	r0, r1
 288:	0025032a 	eoreq	r0, r5, sl, lsr #6
 28c:	91020000 	mrsls	r0, (UNDEF: 2)
 290:	df130077 	svcle	0x00130077
 294:	01000001 	tsteq	r0, r1
 298:	00000352 	andeq	r0, r0, r2, asr r3
 29c:	001e0000 	andseq	r0, lr, r0
 2a0:	9c010000 	stcls	0, cr0, [r1], {-0}
 2a4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 2a8:	0000d10f 	andeq	sp, r0, pc, lsl #2
 2ac:	03520100 	cmpeq	r2, #0, 2
 2b0:	00000064 	andeq	r0, r0, r4, rrx
 2b4:	00749102 	rsbseq	r9, r4, r2, lsl #2
 2b8:	00006414 	andeq	r6, r0, r4, lsl r4
 2bc:	0002c800 	andeq	ip, r2, r0, lsl #16
 2c0:	02c81500 	sbceq	r1, r8, #0, 10
 2c4:	000f0000 	andeq	r0, pc, r0
 2c8:	3e070403 	cdpcc	4, 0, cr0, cr7, cr3, {0}
 2cc:	16000002 	strne	r0, [r0], -r2
 2d0:	0000013d 	andeq	r0, r0, sp, lsr r1
 2d4:	02e04701 	rsceq	r4, r0, #262144	; 0x40000
 2d8:	03050000 	movweq	r0, #20480	; 0x5000
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	0002b817 	andeq	fp, r2, r7, lsl r8
 2e4:	006b1600 	rsbeq	r1, fp, r0, lsl #12
 2e8:	63010000 	movwvs	r0, #4096	; 0x1000
 2ec:	000002f6 	strdeq	r0, [r0], -r6
 2f0:	00000305 	andeq	r0, r0, r5, lsl #6
 2f4:	b8170000 	ldmdalt	r7, {}	; <UNPREDICTABLE>
 2f8:	00000002 	andeq	r0, r0, r2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <g_pulFMPPERegs+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <g_pulFMPPERegs+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	0b0b0104 	bleq	2c0444 <g_pulFMPPERegs+0x2c0444>
  30:	0b3b0b3a 	bleq	ec2d20 <g_pulFMPPERegs+0xec2d20>
  34:	00001301 	andeq	r1, r0, r1, lsl #6
  38:	03002805 	movweq	r2, #2053	; 0x805
  3c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
  40:	00150600 	andseq	r0, r5, r0, lsl #12
  44:	00001927 	andeq	r1, r0, r7, lsr #18
  48:	0b000f07 	bleq	3c6c <g_pulFMPPERegs+0x3c6c>
  4c:	0013490b 	andseq	r4, r3, fp, lsl #18
  50:	002e0800 	eoreq	r0, lr, r0, lsl #16
  54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  58:	0b3b0b3a 	bleq	ec2d48 <g_pulFMPPERegs+0xec2d48>
  5c:	01111927 	tsteq	r1, r7, lsr #18
  60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  64:	00194296 	mulseq	r9, r6, r2
  68:	012e0900 	teqeq	lr, r0, lsl #18
  6c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  70:	0b3b0b3a 	bleq	ec2d60 <g_pulFMPPERegs+0xec2d60>
  74:	13491927 	movtne	r1, #39207	; 0x9927
  78:	06120111 			; <UNDEFINED> instruction: 0x06120111
  7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  80:	00130119 	andseq	r0, r3, r9, lsl r1
  84:	00050a00 	andeq	r0, r5, r0, lsl #20
  88:	0b3a0e03 	bleq	e8389c <g_pulFMPPERegs+0xe8389c>
  8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  90:	00001802 	andeq	r1, r0, r2, lsl #16
  94:	3f012e0b 	svccc	0x00012e0b
  98:	3a0e0319 	bcc	380d04 <g_pulFMPPERegs+0x380d04>
  9c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  a0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  b0:	03193f00 	tsteq	r9, #0, 30
  b4:	3b0b3a0e 	blcc	2ce8f4 <g_pulFMPPERegs+0x2ce8f4>
  b8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
  bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  c0:	97184006 	ldrls	r4, [r8, -r6]
  c4:	00001942 	andeq	r1, r0, r2, asr #18
  c8:	3f002e0d 	svccc	0x00002e0d
  cc:	3a0e0319 	bcc	380d38 <g_pulFMPPERegs+0x380d38>
  d0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  d4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  d8:	97184006 	ldrls	r4, [r8, -r6]
  dc:	00001942 	andeq	r1, r0, r2, asr #18
  e0:	3f012e0e 	svccc	0x00012e0e
  e4:	3a0e0319 	bcc	380d50 <g_pulFMPPERegs+0x380d50>
  e8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  ec:	11134919 	tstne	r3, r9, lsl r9
  f0:	40061201 	andmi	r1, r6, r1, lsl #4
  f4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f8:	00001301 	andeq	r1, r0, r1, lsl #6
  fc:	0300050f 	movweq	r0, #1295	; 0x50f
 100:	3b0b3a0e 	blcc	2ce940 <g_pulFMPPERegs+0x2ce940>
 104:	02134905 	andseq	r4, r3, #81920	; 0x14000
 108:	10000018 	andne	r0, r0, r8, lsl r0
 10c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 110:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 114:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 118:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 11c:	03193f01 	tsteq	r9, #1, 30
 120:	3b0b3a0e 	blcc	2ce960 <g_pulFMPPERegs+0x2ce960>
 124:	11192705 	tstne	r9, r5, lsl #14
 128:	40061201 	andmi	r1, r6, r1, lsl #4
 12c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 130:	00001301 	andeq	r1, r0, r1, lsl #6
 134:	3f002e12 	svccc	0x00002e12
 138:	3a0e0319 	bcc	380da4 <g_pulFMPPERegs+0x380da4>
 13c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 140:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 144:	96184006 	ldrls	r4, [r8], -r6
 148:	00001942 	andeq	r1, r0, r2, asr #18
 14c:	3f012e13 	svccc	0x00012e13
 150:	3a0e0319 	bcc	380dbc <g_pulFMPPERegs+0x380dbc>
 154:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 158:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 15c:	97184006 	ldrls	r4, [r8, -r6]
 160:	13011942 	movwne	r1, #6466	; 0x1942
 164:	01140000 	tsteq	r4, r0
 168:	01134901 	tsteq	r3, r1, lsl #18
 16c:	15000013 	strne	r0, [r0, #-19]
 170:	13490021 	movtne	r0, #36897	; 0x9021
 174:	00000b2f 	andeq	r0, r0, pc, lsr #22
 178:	03003416 	movweq	r3, #1046	; 0x416
 17c:	3b0b3a0e 	blcc	2ce9bc <g_pulFMPPERegs+0x2ce9bc>
 180:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 184:	17000018 	smladne	r0, r8, r0, r0
 188:	13490026 	movtne	r0, #36902	; 0x9026
 18c:	Address 0x0000018c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000084 	andeq	r0, r0, r4, lsl #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005a 	andeq	r0, r0, sl, asr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000006e 	andeq	r0, r0, lr, rrx
  20:	00000000 	andeq	r0, r0, r0
  24:	0000003c 	andeq	r0, r0, ip, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000005c 	andeq	r0, r0, ip, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000002a 	andeq	r0, r0, sl, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	000000c6 	andeq	r0, r0, r6, asr #1
  40:	00000000 	andeq	r0, r0, r0
  44:	000000b2 	strheq	r0, [r0], -r2
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000007c 	andeq	r0, r0, ip, ror r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000012 	andeq	r0, r0, r2, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	0000002a 	andeq	r0, r0, sl, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000002c 	andeq	r0, r0, ip, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000032 	andeq	r0, r0, r2, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000001e 	andeq	r0, r0, lr, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000005a 	andeq	r0, r0, sl, asr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000006e 	andeq	r0, r0, lr, rrx
  10:	00000000 	andeq	r0, r0, r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000005c 	andeq	r0, r0, ip, asr r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0000002a 	andeq	r0, r0, sl, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	000000c6 	andeq	r0, r0, r6, asr #1
  30:	00000000 	andeq	r0, r0, r0
  34:	000000b2 	strheq	r0, [r0], -r2
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000007c 	andeq	r0, r0, ip, ror r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000012 	andeq	r0, r0, r2, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000002a 	andeq	r0, r0, sl, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000002c 	andeq	r0, r0, ip, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000032 	andeq	r0, r0, r2, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000200 	andeq	r0, r0, r0, lsl #4
   4:	00440002 	subeq	r0, r4, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	616c6600 	cmnvs	ip, r0, lsl #12
  2c:	632e6873 	teqvs	lr, #7536640	; 0x730000
  30:	00000100 	andeq	r0, r0, r0, lsl #2
  34:	745f7768 	ldrbvc	r7, [pc], #-1896	; 3c <.debug_line+0x3c>
  38:	73657079 	cmnvc	r5, #121	; 0x79
  3c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  40:	6c660000 	stclvs	0, cr0, [r6], #-0
  44:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
  48:	00010068 	andeq	r0, r1, r8, rrx
  4c:	05000000 	streq	r0, [r0, #-0]
  50:	00000002 	andeq	r0, r0, r2
  54:	01810300 	orreq	r0, r1, r0, lsl #6
  58:	02003301 	andeq	r3, r0, #67108864	; 0x4000000
  5c:	20060104 	andcs	r0, r6, r4, lsl #2
  60:	01040200 	mrseq	r0, R12_usr
  64:	02005906 	andeq	r5, r0, #98304	; 0x18000
  68:	032d0104 	teqeq	sp, #4, 2
  6c:	4f872e09 	svcmi	0x00872e09
  70:	4b6b4c6b 	blmi	1ad3224 <g_pulFMPPERegs+0x1ad3224>
  74:	01000102 	tsteq	r0, r2, lsl #2
  78:	02050001 	andeq	r0, r5, #1
  7c:	00000000 	andeq	r0, r0, r0
  80:	0101bb03 	tsteq	r1, r3, lsl #22
  84:	4b4a0903 	blmi	1282498 <g_pulFMPPERegs+0x1282498>
  88:	4f4b6741 	svcmi	0x004b6741
  8c:	01040200 	mrseq	r0, R12_usr
  90:	97062006 	strls	r2, [r6, -r6]
  94:	42343b59 	eorsmi	r3, r4, #91136	; 0x16400
  98:	00060221 	andeq	r0, r6, r1, lsr #4
  9c:	05000101 	streq	r0, [r0, #-257]	; 0x101
  a0:	00000002 	andeq	r0, r0, r2
  a4:	01fb0300 	mvnseq	r0, r0, lsl #6
  a8:	4a090301 	bmi	240cb4 <g_pulFMPPERegs+0x240cb4>
  ac:	0283677b 	addeq	r6, r3, #32243712	; 0x1ec0000
  b0:	01010005 	tsteq	r1, r5
  b4:	00020500 	andeq	r0, r2, r0, lsl #10
  b8:	03000000 	movweq	r0, #0
  bc:	3201029b 	andcc	r0, r1, #-1342177271	; 0xb0000009
  c0:	0200887b 	andeq	r8, r0, #8060928	; 0x7b0000
  c4:	20060104 	andcs	r0, r6, r4, lsl #2
  c8:	3b599806 	blcc	16660e8 <g_pulFMPPERegs+0x16660e8>
  cc:	02214232 	eoreq	r4, r1, #536870915	; 0x20000003
  d0:	01010005 	tsteq	r1, r5
  d4:	00020500 	andeq	r0, r2, r0, lsl #10
  d8:	03000000 	movweq	r0, #0
  dc:	320102cd 	andcc	r0, r1, #-805306356	; 0xd000000c
  e0:	0402857b 	streq	r8, [r2], #-1403	; 0x57b
  e4:	00010100 	andeq	r0, r1, r0, lsl #2
  e8:	00000205 	andeq	r0, r0, r5, lsl #4
  ec:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
  f0:	0a030102 	beq	c0500 <g_pulFMPPERegs+0xc0500>
  f4:	0d034b66 	vstreq	d4, [r3, #-408]	; 0xfffffe68
  f8:	2787253c 			; <UNDEFINED> instruction: 0x2787253c
  fc:	003d5991 	mlaseq	sp, r1, r9, r5
 100:	03010402 	movweq	r0, #5122	; 0x1402
 104:	02003c76 	andeq	r3, r0, #30208	; 0x7600
 108:	00590204 	subseq	r0, r9, r4, lsl #4
 10c:	57020402 	strpl	r0, [r2, -r2, lsl #8]
 110:	3c0f032f 	stccc	3, cr0, [pc], {47}	; 0x2f
 114:	02004f4b 	andeq	r4, r0, #300	; 0x12c
 118:	20060104 	andcs	r0, r6, r4, lsl #2
 11c:	01040200 	mrseq	r0, R12_usr
 120:	90600306 	rsbls	r0, r0, r6, lsl #6
 124:	3c00c703 	stccc	7, cr12, [r0], {3}
 128:	022142a2 	eoreq	r4, r1, #536870922	; 0x2000000a
 12c:	01010006 	tsteq	r1, r6
 130:	00020500 	andeq	r0, r2, r0, lsl #10
 134:	03000000 	movweq	r0, #0
 138:	03010489 	movweq	r0, #5257	; 0x1489
 13c:	034b660a 	movteq	r6, #46602	; 0xb60a
 140:	42a03c0d 	adcmi	r3, r0, #3328	; 0xd00
 144:	d7268725 	strle	r8, [r6, -r5, lsr #14]!
 148:	0402003d 	streq	r0, [r2], #-61	; 0x3d
 14c:	3c780301 	ldclcc	3, cr0, [r8], #-4
 150:	03040200 	movweq	r0, #16896	; 0x4200
 154:	02005806 	andeq	r5, r0, #393216	; 0x60000
 158:	06740204 	ldrbteq	r0, [r4], -r4, lsl #4
 15c:	003c0e03 	eorseq	r0, ip, r3, lsl #28
 160:	03010402 	movweq	r0, #5122	; 0x1402
 164:	30038268 	andcc	r8, r3, r8, ror #4
 168:	0602213c 			; <UNDEFINED> instruction: 0x0602213c
 16c:	00010100 	andeq	r0, r1, r0, lsl #2
 170:	00000205 	andeq	r0, r0, r5, lsl #4
 174:	ef030000 	svc	0x00030000
 178:	0d030104 	stfeqs	f0, [r3, #-16]
 17c:	9142594a 	cmpls	r2, sl, asr #18
 180:	73217596 	teqvc	r1, #629145600	; 0x25800000
 184:	580c031f 	stmdapl	ip, {r0, r1, r2, r3, r4, r8, r9}
 188:	032e0903 	teqeq	lr, #49152	; 0xc000
 18c:	02232e09 	eoreq	r2, r3, #9, 28	; 0x90
 190:	01010006 	tsteq	r1, r6
 194:	00020500 	andeq	r0, r2, r0, lsl #10
 198:	03000000 	movweq	r0, #0
 19c:	4e0105c3 	cfsh32mi	mvfx0, mvfx1, #-29
 1a0:	03023d4f 	movweq	r3, #11599	; 0x2d4f
 1a4:	00010100 	andeq	r0, r1, r0, lsl #2
 1a8:	00000205 	andeq	r0, r0, r5, lsl #4
 1ac:	df030000 	svcle	0x00030000
 1b0:	41320105 	teqmi	r2, r5, lsl #2
 1b4:	0001023d 	andeq	r0, r1, sp, lsr r2
 1b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	05fb0300 	ldrbeq	r0, [fp, #768]!	; 0x300
 1c4:	02bb4e01 	adcseq	r4, fp, #1, 28
 1c8:	01010005 	tsteq	r1, r5
 1cc:	00020500 	andeq	r0, r2, r0, lsl #10
 1d0:	03000000 	movweq	r0, #0
 1d4:	4e010692 	mcrmi	6, 0, r0, cr1, cr2, {4}
 1d8:	000502c9 	andeq	r0, r5, r9, asr #5
 1dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1e0:	00000002 	andeq	r0, r0, r2
 1e4:	06aa0300 	strteq	r0, [sl], r0, lsl #6
 1e8:	6a3e5d01 	bvs	f975f4 <g_pulFMPPERegs+0xf975f4>
 1ec:	0006025a 	andeq	r0, r6, sl, asr r2
 1f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	06d20300 	ldrbeq	r0, [r2], r0, lsl #6
 1fc:	02674e01 	rsbeq	r4, r7, #1, 28
 200:	01010005 	tsteq	r1, r5

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73616c46 	cmnvc	r1, #17920	; 0x4600
   4:	6f725068 	svcvs	0x00725068
   8:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
   c:	426e6f4e 	rsbmi	r6, lr, #312	; 0x138
  10:	6b636f6c 	blvs	18dbdc8 <g_pulFMPPERegs+0x18dbdc8>
  14:	00676e69 	rsbeq	r6, r7, r9, ror #28
  18:	6f6f4274 	svcvs	0x006f4274
  1c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  20:	616c4600 	cmnvs	ip, r0, lsl #12
  24:	78456873 	stmdavc	r5, {r0, r1, r4, r5, r6, fp, sp, lr}^
  28:	74756365 	ldrbtvc	r6, [r5], #-869	; 0x365
  2c:	6c6e4f65 	stclvs	15, cr4, [lr], #-404	; 0xfffffe6c
  30:	6c460079 	mcrrvs	0, 7, r0, r6, cr9
  34:	49687361 	stmdbmi	r8!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  38:	6e55746e 	cdpvs	4, 5, cr7, cr5, cr14, {3}
  3c:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  40:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  44:	616c4600 	cmnvs	ip, r0, lsl #12
  48:	72456873 	subvc	r6, r5, #7536640	; 0x730000
  4c:	4e657361 	cdpmi	3, 6, cr7, cr5, cr1, {3}
  50:	6c426e6f 	mcrrvs	14, 6, r6, r2, cr15
  54:	696b636f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  58:	7500676e 	strvc	r6, [r0, #-1902]	; 0x76e
  5c:	504d466c 	subpl	r4, sp, ip, ror #12
  60:	75004552 	strvc	r4, [r0, #-1362]	; 0x552
  64:	756f436c 	strbvc	r4, [pc, #-876]!	; fffffd00 <g_pulFMPPERegs+0xfffffd00>
  68:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  6c:	6c75705f 	ldclvs	0, cr7, [r5], #-380	; 0xfffffe84
  70:	52504d46 	subspl	r4, r0, #4480	; 0x1180
  74:	67655245 	strbvs	r5, [r5, -r5, asr #4]!
  78:	6c460073 	mcrrvs	0, 7, r0, r6, cr3
  7c:	50687361 	rsbpl	r7, r8, r1, ror #6
  80:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
  84:	46006d61 	strmi	r6, [r0], -r1, ror #26
  88:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
  8c:	61736944 	cmnvs	r3, r4, asr #18
  90:	00656c62 	rsbeq	r6, r5, r2, ror #24
  94:	73616c46 	cmnvc	r1, #17920	; 0x4600
  98:	61724568 	cmnvs	r2, r8, ror #10
  9c:	6c006573 	cfstr32vs	mvfx6, [r0], {115}	; 0x73
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  b0:	616c4600 	cmnvs	ip, r0, lsl #12
  b4:	65526873 	ldrbvs	r6, [r2, #-2163]	; 0x873
  b8:	72576461 	subsvc	r6, r7, #1627389952	; 0x61000000
  bc:	00657469 	rsbeq	r7, r5, r9, ror #8
  c0:	73616c46 	cmnvc	r1, #17920	; 0x4600
  c4:	746e4968 	strbtvc	r4, [lr], #-2408	; 0x968
  c8:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
  cc:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  d0:	496c7500 	stmdbmi	ip!, {r8, sl, ip, sp, lr}^
  d4:	6c46746e 	cfstrdvs	mvd7, [r6], {110}	; 0x6e
  d8:	00736761 	rsbseq	r6, r3, r1, ror #14
  dc:	73616c46 	cmnvc	r1, #17920	; 0x4600
  e0:	746e4968 	strbtvc	r4, [lr], #-2408	; 0x968
  e4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  e8:	2e00656c 	cfsh32cs	mvfx6, mvfx0, #60
  ec:	6c662f2e 	stclvs	15, cr2, [r6], #-184	; 0xffffff48
  f0:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
  f4:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  f8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  fc:	63206465 	teqvs	r0, #1694498816	; 0x65000000
 100:	00726168 	rsbseq	r6, r2, r8, ror #2
 104:	61426c75 	hvcvs	9925	; 0x26c5
 108:	46006b6e 	strmi	r6, [r0], -lr, ror #22
 10c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 110:	746f7250 	strbtvc	r7, [pc], #-592	; 118 <.debug_str+0x118>
 114:	47746365 	ldrbmi	r6, [r4, -r5, ror #6]!
 118:	6c007465 	cfstrsvs	mvf7, [r0], {101}	; 0x65
 11c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 120:	00746e69 	rsbseq	r6, r4, r9, ror #28
 124:	64416c75 	strbvs	r6, [r1], #-3189	; 0xc75
 128:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
 12c:	6c460073 	mcrrvs	0, 7, r0, r6, cr3
 130:	49687361 	stmdbmi	r8!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 134:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
 138:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 13c:	705f6700 	subsvc	r6, pc, r0, lsl #14
 140:	4d466c75 	stclmi	12, cr6, [r6, #-468]	; 0xfffffe2c
 144:	52455050 	subpl	r5, r5, #80	; 0x50
 148:	00736765 	rsbseq	r6, r3, r5, ror #14
 14c:	20554e47 	subscs	r4, r5, r7, asr #28
 150:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 154:	20322e38 	eorscs	r2, r2, r8, lsr lr
 158:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 15c:	20626d75 	rsbcs	r6, r2, r5, ror sp
 160:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 164:	6f633d75 	svcvs	0x00633d75
 168:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 16c:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 170:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 174:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 178:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 17c:	20393963 	eorscs	r3, r9, r3, ror #18
 180:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 184:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 188:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 18c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 190:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 194:	6164662d 	cmnvs	r4, sp, lsr #12
 198:	732d6174 	teqvc	sp, #116, 2
 19c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 1a0:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 1a4:	616c4674 	smcvs	50276	; 0xc464
 1a8:	72506873 	subsvc	r6, r0, #7536640	; 0x730000
 1ac:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
 1b0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 1b4:	6c757000 	ldclvs	0, cr7, [r5], #-0
 1b8:	61746144 	cmnvs	r4, r4, asr #2
 1bc:	616c4600 	cmnvs	ip, r0, lsl #12
 1c0:	614d6873 	hvcvs	54915	; 0xd683
 1c4:	72457373 	subvc	r7, r5, #-872415231	; 0xcc000001
 1c8:	4e657361 	cdpmi	3, 6, cr7, cr5, cr1, {3}
 1cc:	6c426e6f 	mcrrvs	14, 6, r6, r2, cr15
 1d0:	696b636f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 1d4:	6200676e 	andvs	r6, r0, #28835840	; 0x1b80000
 1d8:	6b73614d 	blvs	1cd8714 <g_pulFMPPERegs+0x1cd8714>
 1dc:	46006465 	strmi	r6, [r0], -r5, ror #8
 1e0:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 1e4:	43746e49 	cmnmi	r4, #1168	; 0x490
 1e8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 1ec:	6e667000 	cdpvs	0, 6, cr7, cr6, cr0, {0}
 1f0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
 1f4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 1f8:	73616c46 	cmnvc	r1, #17920	; 0x4600
 1fc:	61655268 	cmnvs	r5, r8, ror #4
 200:	6c6e4f64 	stclvs	15, cr4, [lr], #-400	; 0xfffffe70
 204:	682f0079 	stmdavs	pc!, {r0, r3, r4, r5, r6}	; <UNPREDICTABLE>
 208:	2f656d6f 	svccs	0x00656d6f
 20c:	6f6e6976 	svcvs	0x006e6976
 210:	43432f64 	movtmi	r2, #16228	; 0x3f64
 214:	30303233 	eorscc	r3, r0, r3, lsr r2
 218:	4b44535f 	blmi	1114f9c <g_pulFMPPERegs+0x1114f9c>
 21c:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 220:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 224:	2f6b6473 	svccs	0x006b6473
 228:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 22c:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 230:	63672f62 	cmnvs	r7, #392	; 0x188
 234:	6c750063 	ldclvs	0, cr0, [r5], #-396	; 0xfffffe74
 238:	50504d46 	subspl	r4, r0, r6, asr #26
 23c:	69730045 	ldmdbvs	r3!, {r0, r2, r6}^
 240:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 244:	46006570 			; <UNDEFINED> instruction: 0x46006570
 248:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 24c:	7373614d 	cmnvc	r3, #1073741843	; 0x40000013
 250:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
 254:	6c460065 	mcrrvs	0, 6, r0, r6, cr5
 258:	49687361 	stmdbmi	r8!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 25c:	6944746e 	stmdbvs	r4, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
 260:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 264:	Address 0x00000264 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000005a 	andeq	r0, r0, sl, asr r0
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0000070d 	andeq	r0, r0, sp, lsl #14
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	0000006e 	andeq	r0, r0, lr, rrx
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	0000003c 	andeq	r0, r0, ip, lsr r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	100e4101 	andne	r4, lr, r1, lsl #2
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  70:	0000005c 	andeq	r0, r0, ip, asr r0
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  88:	0000002a 	andeq	r0, r0, sl, lsr #32
  8c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  90:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  94:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a0:	000000c6 	andeq	r0, r0, r6, asr #1
  a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  a8:	180e4101 	stmdane	lr, {r0, r8, lr}
  ac:	00070d41 	andeq	r0, r7, r1, asr #26
  b0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  bc:	000000b2 	strheq	r0, [r0], -r2
  c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  c4:	180e4101 	stmdane	lr, {r0, r8, lr}
  c8:	00070d41 	andeq	r0, r7, r1, asr #26
  cc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  d8:	0000007c 	andeq	r0, r0, ip, ror r0
  dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e0:	200e4101 	andcs	r4, lr, r1, lsl #2
  e4:	00070d41 	andeq	r0, r7, r1, asr #26
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  fc:	41018e02 	tstmi	r1, r2, lsl #28
 100:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 104:	00000007 	andeq	r0, r0, r7
 108:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 114:	00000012 	andeq	r0, r0, r2, lsl r0
 118:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 11c:	41018e02 	tstmi	r1, r2, lsl #28
 120:	0000070d 	andeq	r0, r0, sp, lsl #14
 124:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 130:	0000002a 	andeq	r0, r0, sl, lsr #32
 134:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 138:	100e4101 	andne	r4, lr, r1, lsl #2
 13c:	00070d41 	andeq	r0, r7, r1, asr #26
 140:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 14c:	0000002c 	andeq	r0, r0, ip, lsr #32
 150:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 154:	100e4101 	andne	r4, lr, r1, lsl #2
 158:	00070d41 	andeq	r0, r7, r1, asr #26
 15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 168:	00000032 	andeq	r0, r0, r2, lsr r0
 16c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 170:	100e4101 	andne	r4, lr, r1, lsl #2
 174:	00070d41 	andeq	r0, r7, r1, asr #26
 178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 184:	0000001e 	andeq	r0, r0, lr, lsl r0
 188:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 18c:	100e4101 	andne	r4, lr, r1, lsl #2
 190:	00070d41 	andeq	r0, r7, r1, asr #26

gpio.o:     file format elf32-littlearm


Disassembly of section .text.GPIOGetIntNumber:

00000000 <GPIOGetIntNumber>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
   e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  12:	4293      	cmp	r3, r2
  14:	d019      	beq.n	4a <GPIOGetIntNumber+0x4a>
  16:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
  1a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  1e:	4293      	cmp	r3, r2
  20:	d803      	bhi.n	2a <GPIOGetIntNumber+0x2a>
  22:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
  26:	d00d      	beq.n	44 <GPIOGetIntNumber+0x44>
  28:	e018      	b.n	5c <GPIOGetIntNumber+0x5c>
  2a:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
  2e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  32:	4293      	cmp	r3, r2
  34:	d00c      	beq.n	50 <GPIOGetIntNumber+0x50>
  36:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
  3a:	f2c4 0200 	movt	r2, #16384	; 0x4000
  3e:	4293      	cmp	r3, r2
  40:	d009      	beq.n	56 <GPIOGetIntNumber+0x56>
  42:	e00b      	b.n	5c <GPIOGetIntNumber+0x5c>
  44:	2310      	movs	r3, #16
  46:	60fb      	str	r3, [r7, #12]
  48:	e00b      	b.n	62 <GPIOGetIntNumber+0x62>
  4a:	2311      	movs	r3, #17
  4c:	60fb      	str	r3, [r7, #12]
  4e:	e008      	b.n	62 <GPIOGetIntNumber+0x62>
  50:	2312      	movs	r3, #18
  52:	60fb      	str	r3, [r7, #12]
  54:	e005      	b.n	62 <GPIOGetIntNumber+0x62>
  56:	2313      	movs	r3, #19
  58:	60fb      	str	r3, [r7, #12]
  5a:	e002      	b.n	62 <GPIOGetIntNumber+0x62>
  5c:	f04f 33ff 	mov.w	r3, #4294967295
  60:	e000      	b.n	64 <GPIOGetIntNumber+0x64>
  62:	68fb      	ldr	r3, [r7, #12]
  64:	4618      	mov	r0, r3
  66:	3714      	adds	r7, #20
  68:	46bd      	mov	sp, r7
  6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  6e:	4770      	bx	lr

Disassembly of section .text.GPIODirModeSet:

00000000 <GPIODirModeSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	460b      	mov	r3, r1
   a:	607a      	str	r2, [r7, #4]
   c:	72fb      	strb	r3, [r7, #11]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  14:	461a      	mov	r2, r3
  16:	687b      	ldr	r3, [r7, #4]
  18:	f003 0301 	and.w	r3, r3, #1
  1c:	2b00      	cmp	r3, #0
  1e:	d006      	beq.n	2e <GPIODirModeSet+0x2e>
  20:	68fb      	ldr	r3, [r7, #12]
  22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  26:	6819      	ldr	r1, [r3, #0]
  28:	7afb      	ldrb	r3, [r7, #11]
  2a:	430b      	orrs	r3, r1
  2c:	e006      	b.n	3c <GPIODirModeSet+0x3c>
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  34:	6819      	ldr	r1, [r3, #0]
  36:	7afb      	ldrb	r3, [r7, #11]
  38:	43db      	mvns	r3, r3
  3a:	400b      	ands	r3, r1
  3c:	6013      	str	r3, [r2, #0]
  3e:	3714      	adds	r7, #20
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.GPIODirModeGet:

00000000 <GPIODirModeGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2201      	movs	r2, #1
  10:	fa02 f303 	lsl.w	r3, r2, r3
  14:	70fb      	strb	r3, [r7, #3]
  16:	687b      	ldr	r3, [r7, #4]
  18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	60fb      	str	r3, [r7, #12]
  20:	78fa      	ldrb	r2, [r7, #3]
  22:	68fb      	ldr	r3, [r7, #12]
  24:	4013      	ands	r3, r2
  26:	2b00      	cmp	r3, #0
  28:	bf0c      	ite	eq
  2a:	2300      	moveq	r3, #0
  2c:	2301      	movne	r3, #1
  2e:	b2db      	uxtb	r3, r3
  30:	4618      	mov	r0, r3
  32:	3714      	adds	r7, #20
  34:	46bd      	mov	sp, r7
  36:	f85d 7b04 	ldr.w	r7, [sp], #4
  3a:	4770      	bx	lr

Disassembly of section .text.GPIOIntTypeSet:

00000000 <GPIOIntTypeSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	460b      	mov	r3, r1
   a:	607a      	str	r2, [r7, #4]
   c:	72fb      	strb	r3, [r7, #11]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	f503 6381 	add.w	r3, r3, #1032	; 0x408
  14:	461a      	mov	r2, r3
  16:	687b      	ldr	r3, [r7, #4]
  18:	f003 0301 	and.w	r3, r3, #1
  1c:	2b00      	cmp	r3, #0
  1e:	d006      	beq.n	2e <GPIOIntTypeSet+0x2e>
  20:	68fb      	ldr	r3, [r7, #12]
  22:	f503 6381 	add.w	r3, r3, #1032	; 0x408
  26:	6819      	ldr	r1, [r3, #0]
  28:	7afb      	ldrb	r3, [r7, #11]
  2a:	430b      	orrs	r3, r1
  2c:	e006      	b.n	3c <GPIOIntTypeSet+0x3c>
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	f503 6381 	add.w	r3, r3, #1032	; 0x408
  34:	6819      	ldr	r1, [r3, #0]
  36:	7afb      	ldrb	r3, [r7, #11]
  38:	43db      	mvns	r3, r3
  3a:	400b      	ands	r3, r1
  3c:	6013      	str	r3, [r2, #0]
  3e:	68fb      	ldr	r3, [r7, #12]
  40:	f203 4304 	addw	r3, r3, #1028	; 0x404
  44:	461a      	mov	r2, r3
  46:	687b      	ldr	r3, [r7, #4]
  48:	f003 0302 	and.w	r3, r3, #2
  4c:	2b00      	cmp	r3, #0
  4e:	d006      	beq.n	5e <GPIOIntTypeSet+0x5e>
  50:	68fb      	ldr	r3, [r7, #12]
  52:	f203 4304 	addw	r3, r3, #1028	; 0x404
  56:	6819      	ldr	r1, [r3, #0]
  58:	7afb      	ldrb	r3, [r7, #11]
  5a:	430b      	orrs	r3, r1
  5c:	e006      	b.n	6c <GPIOIntTypeSet+0x6c>
  5e:	68fb      	ldr	r3, [r7, #12]
  60:	f203 4304 	addw	r3, r3, #1028	; 0x404
  64:	6819      	ldr	r1, [r3, #0]
  66:	7afb      	ldrb	r3, [r7, #11]
  68:	43db      	mvns	r3, r3
  6a:	400b      	ands	r3, r1
  6c:	6013      	str	r3, [r2, #0]
  6e:	68fb      	ldr	r3, [r7, #12]
  70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
  74:	461a      	mov	r2, r3
  76:	687b      	ldr	r3, [r7, #4]
  78:	f003 0304 	and.w	r3, r3, #4
  7c:	2b00      	cmp	r3, #0
  7e:	d006      	beq.n	8e <GPIOIntTypeSet+0x8e>
  80:	68fb      	ldr	r3, [r7, #12]
  82:	f203 430c 	addw	r3, r3, #1036	; 0x40c
  86:	6819      	ldr	r1, [r3, #0]
  88:	7afb      	ldrb	r3, [r7, #11]
  8a:	430b      	orrs	r3, r1
  8c:	e006      	b.n	9c <GPIOIntTypeSet+0x9c>
  8e:	68fb      	ldr	r3, [r7, #12]
  90:	f203 430c 	addw	r3, r3, #1036	; 0x40c
  94:	6819      	ldr	r1, [r3, #0]
  96:	7afb      	ldrb	r3, [r7, #11]
  98:	43db      	mvns	r3, r3
  9a:	400b      	ands	r3, r1
  9c:	6013      	str	r3, [r2, #0]
  9e:	3714      	adds	r7, #20
  a0:	46bd      	mov	sp, r7
  a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  a6:	4770      	bx	lr

Disassembly of section .text.GPIOIntTypeGet:

00000000 <GPIOIntTypeGet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2201      	movs	r2, #1
  10:	fa02 f303 	lsl.w	r3, r2, r3
  14:	70fb      	strb	r3, [r7, #3]
  16:	687b      	ldr	r3, [r7, #4]
  18:	f503 6381 	add.w	r3, r3, #1032	; 0x408
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	617b      	str	r3, [r7, #20]
  20:	687b      	ldr	r3, [r7, #4]
  22:	f203 4304 	addw	r3, r3, #1028	; 0x404
  26:	681b      	ldr	r3, [r3, #0]
  28:	613b      	str	r3, [r7, #16]
  2a:	687b      	ldr	r3, [r7, #4]
  2c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
  30:	681b      	ldr	r3, [r3, #0]
  32:	60fb      	str	r3, [r7, #12]
  34:	78fa      	ldrb	r2, [r7, #3]
  36:	697b      	ldr	r3, [r7, #20]
  38:	4013      	ands	r3, r2
  3a:	2b00      	cmp	r3, #0
  3c:	bf0c      	ite	eq
  3e:	2300      	moveq	r3, #0
  40:	2301      	movne	r3, #1
  42:	b2db      	uxtb	r3, r3
  44:	461a      	mov	r2, r3
  46:	78f9      	ldrb	r1, [r7, #3]
  48:	693b      	ldr	r3, [r7, #16]
  4a:	400b      	ands	r3, r1
  4c:	2b00      	cmp	r3, #0
  4e:	d001      	beq.n	54 <GPIOIntTypeGet+0x54>
  50:	2302      	movs	r3, #2
  52:	e000      	b.n	56 <GPIOIntTypeGet+0x56>
  54:	2300      	movs	r3, #0
  56:	431a      	orrs	r2, r3
  58:	78f9      	ldrb	r1, [r7, #3]
  5a:	68fb      	ldr	r3, [r7, #12]
  5c:	400b      	ands	r3, r1
  5e:	2b00      	cmp	r3, #0
  60:	d001      	beq.n	66 <GPIOIntTypeGet+0x66>
  62:	2304      	movs	r3, #4
  64:	e000      	b.n	68 <GPIOIntTypeGet+0x68>
  66:	2300      	movs	r3, #0
  68:	4313      	orrs	r3, r2
  6a:	4618      	mov	r0, r3
  6c:	371c      	adds	r7, #28
  6e:	46bd      	mov	sp, r7
  70:	f85d 7b04 	ldr.w	r7, [sp], #4
  74:	4770      	bx	lr
  76:	bf00      	nop

Disassembly of section .text.GPIOIntEnable:

00000000 <GPIOIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 6382 	add.w	r3, r3, #1040	; 0x410
  10:	687a      	ldr	r2, [r7, #4]
  12:	f502 6282 	add.w	r2, r2, #1040	; 0x410
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	430a      	orrs	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.GPIOIntDisable:

00000000 <GPIOIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 6382 	add.w	r3, r3, #1040	; 0x410
  10:	687a      	ldr	r2, [r7, #4]
  12:	f502 6282 	add.w	r2, r2, #1040	; 0x410
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	43d2      	mvns	r2, r2
  1c:	400a      	ands	r2, r1
  1e:	601a      	str	r2, [r3, #0]
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.GPIOIntStatus:

00000000 <GPIOIntStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d004      	beq.n	1c <GPIOIntStatus+0x1c>
  12:	687b      	ldr	r3, [r7, #4]
  14:	f503 6383 	add.w	r3, r3, #1048	; 0x418
  18:	681b      	ldr	r3, [r3, #0]
  1a:	e003      	b.n	24 <GPIOIntStatus+0x24>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f203 4314 	addw	r3, r3, #1044	; 0x414
  22:	681b      	ldr	r3, [r3, #0]
  24:	4618      	mov	r0, r3
  26:	370c      	adds	r7, #12
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.GPIOIntClear:

00000000 <GPIOIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f203 431c 	addw	r3, r3, #1052	; 0x41c
  10:	683a      	ldr	r2, [r7, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.GPIOIntRegister:

00000000 <GPIOIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	f7ff fffe 	bl	0 <GPIOIntRegister>
  10:	4603      	mov	r3, r0
  12:	607b      	str	r3, [r7, #4]
  14:	6878      	ldr	r0, [r7, #4]
  16:	6839      	ldr	r1, [r7, #0]
  18:	f7ff fffe 	bl	0 <IntRegister>
  1c:	6878      	ldr	r0, [r7, #4]
  1e:	f7ff fffe 	bl	0 <IntEnable>
  22:	3708      	adds	r7, #8
  24:	46bd      	mov	sp, r7
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text.GPIOIntUnregister:

00000000 <GPIOIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6878      	ldr	r0, [r7, #4]
   a:	f7ff fffe 	bl	0 <GPIOIntUnregister>
   e:	4603      	mov	r3, r0
  10:	607b      	str	r3, [r7, #4]
  12:	6878      	ldr	r0, [r7, #4]
  14:	f7ff fffe 	bl	0 <IntDisable>
  18:	6878      	ldr	r0, [r7, #4]
  1a:	f7ff fffe 	bl	0 <IntUnregister>
  1e:	3708      	adds	r7, #8
  20:	46bd      	mov	sp, r7
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text.GPIOPinRead:

00000000 <GPIOPinRead>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	009b      	lsls	r3, r3, #2
  10:	461a      	mov	r2, r3
  12:	687b      	ldr	r3, [r7, #4]
  14:	4413      	add	r3, r2
  16:	681b      	ldr	r3, [r3, #0]
  18:	4618      	mov	r0, r3
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.GPIOPinWrite:

00000000 <GPIOPinWrite>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	4613      	mov	r3, r2
   a:	460a      	mov	r2, r1
   c:	70fa      	strb	r2, [r7, #3]
   e:	70bb      	strb	r3, [r7, #2]
  10:	78fb      	ldrb	r3, [r7, #3]
  12:	009b      	lsls	r3, r3, #2
  14:	461a      	mov	r2, r3
  16:	687b      	ldr	r3, [r7, #4]
  18:	4413      	add	r3, r2
  1a:	78ba      	ldrb	r2, [r7, #2]
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.GPIODMATriggerEnable:

00000000 <GPIODMATriggerEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
   e:	d10c      	bne.n	2a <GPIODMATriggerEnable+0x2a>
  10:	f247 03c8 	movw	r3, #28872	; 0x70c8
  14:	f2c4 030f 	movt	r3, #16399	; 0x400f
  18:	f247 02c8 	movw	r2, #28872	; 0x70c8
  1c:	f2c4 020f 	movt	r2, #16399	; 0x400f
  20:	6812      	ldr	r2, [r2, #0]
  22:	f042 0201 	orr.w	r2, r2, #1
  26:	601a      	str	r2, [r3, #0]
  28:	e03a      	b.n	a0 <GPIODMATriggerEnable+0xa0>
  2a:	687a      	ldr	r2, [r7, #4]
  2c:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	429a      	cmp	r2, r3
  36:	d10c      	bne.n	52 <GPIODMATriggerEnable+0x52>
  38:	f247 03c8 	movw	r3, #28872	; 0x70c8
  3c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  40:	f247 02c8 	movw	r2, #28872	; 0x70c8
  44:	f2c4 020f 	movt	r2, #16399	; 0x400f
  48:	6812      	ldr	r2, [r2, #0]
  4a:	f042 0202 	orr.w	r2, r2, #2
  4e:	601a      	str	r2, [r3, #0]
  50:	e026      	b.n	a0 <GPIODMATriggerEnable+0xa0>
  52:	687a      	ldr	r2, [r7, #4]
  54:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  58:	f2c4 0300 	movt	r3, #16384	; 0x4000
  5c:	429a      	cmp	r2, r3
  5e:	d10c      	bne.n	7a <GPIODMATriggerEnable+0x7a>
  60:	f247 03c8 	movw	r3, #28872	; 0x70c8
  64:	f2c4 030f 	movt	r3, #16399	; 0x400f
  68:	f247 02c8 	movw	r2, #28872	; 0x70c8
  6c:	f2c4 020f 	movt	r2, #16399	; 0x400f
  70:	6812      	ldr	r2, [r2, #0]
  72:	f042 0204 	orr.w	r2, r2, #4
  76:	601a      	str	r2, [r3, #0]
  78:	e012      	b.n	a0 <GPIODMATriggerEnable+0xa0>
  7a:	687a      	ldr	r2, [r7, #4]
  7c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
  80:	f2c4 0300 	movt	r3, #16384	; 0x4000
  84:	429a      	cmp	r2, r3
  86:	d10b      	bne.n	a0 <GPIODMATriggerEnable+0xa0>
  88:	f247 03c8 	movw	r3, #28872	; 0x70c8
  8c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  90:	f247 02c8 	movw	r2, #28872	; 0x70c8
  94:	f2c4 020f 	movt	r2, #16399	; 0x400f
  98:	6812      	ldr	r2, [r2, #0]
  9a:	f042 0208 	orr.w	r2, r2, #8
  9e:	601a      	str	r2, [r3, #0]
  a0:	370c      	adds	r7, #12
  a2:	46bd      	mov	sp, r7
  a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  a8:	4770      	bx	lr
  aa:	bf00      	nop

Disassembly of section .text.GPIODMATriggerDisable:

00000000 <GPIODMATriggerDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
   e:	d10c      	bne.n	2a <GPIODMATriggerDisable+0x2a>
  10:	f247 03c8 	movw	r3, #28872	; 0x70c8
  14:	f2c4 030f 	movt	r3, #16399	; 0x400f
  18:	f247 02c8 	movw	r2, #28872	; 0x70c8
  1c:	f2c4 020f 	movt	r2, #16399	; 0x400f
  20:	6812      	ldr	r2, [r2, #0]
  22:	f022 0201 	bic.w	r2, r2, #1
  26:	601a      	str	r2, [r3, #0]
  28:	e03a      	b.n	a0 <GPIODMATriggerDisable+0xa0>
  2a:	687a      	ldr	r2, [r7, #4]
  2c:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
  30:	f2c4 0300 	movt	r3, #16384	; 0x4000
  34:	429a      	cmp	r2, r3
  36:	d10c      	bne.n	52 <GPIODMATriggerDisable+0x52>
  38:	f247 03c8 	movw	r3, #28872	; 0x70c8
  3c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  40:	f247 02c8 	movw	r2, #28872	; 0x70c8
  44:	f2c4 020f 	movt	r2, #16399	; 0x400f
  48:	6812      	ldr	r2, [r2, #0]
  4a:	f022 0202 	bic.w	r2, r2, #2
  4e:	601a      	str	r2, [r3, #0]
  50:	e026      	b.n	a0 <GPIODMATriggerDisable+0xa0>
  52:	687a      	ldr	r2, [r7, #4]
  54:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  58:	f2c4 0300 	movt	r3, #16384	; 0x4000
  5c:	429a      	cmp	r2, r3
  5e:	d10c      	bne.n	7a <GPIODMATriggerDisable+0x7a>
  60:	f247 03c8 	movw	r3, #28872	; 0x70c8
  64:	f2c4 030f 	movt	r3, #16399	; 0x400f
  68:	f247 02c8 	movw	r2, #28872	; 0x70c8
  6c:	f2c4 020f 	movt	r2, #16399	; 0x400f
  70:	6812      	ldr	r2, [r2, #0]
  72:	f022 0204 	bic.w	r2, r2, #4
  76:	601a      	str	r2, [r3, #0]
  78:	e012      	b.n	a0 <GPIODMATriggerDisable+0xa0>
  7a:	687a      	ldr	r2, [r7, #4]
  7c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
  80:	f2c4 0300 	movt	r3, #16384	; 0x4000
  84:	429a      	cmp	r2, r3
  86:	d10b      	bne.n	a0 <GPIODMATriggerDisable+0xa0>
  88:	f247 03c8 	movw	r3, #28872	; 0x70c8
  8c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  90:	f247 02c8 	movw	r2, #28872	; 0x70c8
  94:	f2c4 020f 	movt	r2, #16399	; 0x400f
  98:	6812      	ldr	r2, [r2, #0]
  9a:	f022 0208 	bic.w	r2, r2, #8
  9e:	601a      	str	r2, [r3, #0]
  a0:	370c      	adds	r7, #12
  a2:	46bd      	mov	sp, r7
  a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  a8:	4770      	bx	lr
  aa:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003ac 	andeq	r0, r0, ip, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000118 	andeq	r0, r0, r8, lsl r1
  10:	0000be01 	andeq	fp, r0, r1, lsl #28
  14:	0001ce00 	andeq	ip, r1, r0, lsl #28
	...
  24:	00120200 	andseq	r0, r2, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	b0080103 	andlt	r0, r8, r3, lsl #2
  34:	04000000 	streq	r0, [r0], #-0
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	00007a07 	andeq	r7, r0, r7, lsl #20
  44:	01b70600 			; <UNDEFINED> instruction: 0x01b70600
  48:	5f010000 	svcpl	0x00010000
  4c:	0000007b 	andeq	r0, r0, fp, ror r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000070 	andeq	r0, r0, r0, ror r0
  58:	007b9c01 	rsbseq	r9, fp, r1, lsl #24
  5c:	b0070000 	andlt	r0, r7, r0
  60:	01000001 	tsteq	r0, r1
  64:	00003e5f 	andeq	r3, r0, pc, asr lr
  68:	6c910200 	lfmvs	f0, 4, [r1], {0}
  6c:	0000aa08 	andeq	sl, r0, r8, lsl #20
  70:	82610100 	rsbhi	r0, r1, #0, 2
  74:	02000000 	andeq	r0, r0, #0
  78:	03007491 	movweq	r7, #1169	; 0x491
  7c:	00c80504 	sbceq	r0, r8, r4, lsl #10
  80:	04030000 	streq	r0, [r3], #-0
  84:	00001b07 	andeq	r1, r0, r7, lsl #22
  88:	006b0900 	rsbeq	r0, fp, r0, lsl #18
  8c:	ad010000 	stcge	0, cr0, [r1, #-0]
  90:	00000000 	andeq	r0, r0, r0
  94:	00000048 	andeq	r0, r0, r8, asr #32
  98:	00c99c01 	sbceq	r9, r9, r1, lsl #24
  9c:	b0070000 	andlt	r0, r7, r0
  a0:	01000001 	tsteq	r0, r1
  a4:	00003ead 	andeq	r3, r0, sp, lsr #29
  a8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  ac:	00011107 	andeq	r1, r1, r7, lsl #2
  b0:	30ad0100 	adccc	r0, sp, r0, lsl #2
  b4:	02000000 	andeq	r0, r0, #0
  b8:	09077391 	stmdbeq	r7, {r0, r4, r7, r8, r9, ip, sp, lr}
  bc:	01000001 	tsteq	r0, r1
  c0:	00003eae 	andeq	r3, r0, lr, lsr #29
  c4:	6c910200 	lfmvs	f0, 4, [r1], {0}
  c8:	005c0a00 	subseq	r0, ip, r0, lsl #20
  cc:	cf010000 	svcgt	0x00010000
  d0:	0000003e 	andeq	r0, r0, lr, lsr r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0000003c 	andeq	r0, r0, ip, lsr r0
  dc:	010d9c01 	tsteq	sp, r1, lsl #24
  e0:	b0070000 	andlt	r0, r7, r0
  e4:	01000001 	tsteq	r0, r1
  e8:	00003ecf 	andeq	r3, r0, pc, asr #29
  ec:	6c910200 	lfmvs	f0, 4, [r1], {0}
  f0:	00003e07 	andeq	r3, r0, r7, lsl #28
  f4:	30cf0100 	sbccc	r0, pc, r0, lsl #2
  f8:	02000000 	andeq	r0, r0, #0
  fc:	13086b91 	movwne	r6, #35729	; 0x8b91
 100:	01000002 	tsteq	r0, r2
 104:	00003ed1 	ldrdeq	r3, [r0], -r1
 108:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 10c:	00ee0b00 	rsceq	r0, lr, r0, lsl #22
 110:	05010000 	streq	r0, [r1, #-0]
 114:	00000001 	andeq	r0, r0, r1
 118:	0000a800 	andeq	sl, r0, r0, lsl #16
 11c:	519c0100 	orrspl	r0, ip, r0, lsl #2
 120:	0c000001 	stceq	0, cr0, [r0], {1}
 124:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 128:	3e010501 	cfsh32cc	mvfx0, mvfx1, #1
 12c:	02000000 	andeq	r0, r0, #0
 130:	110c7491 			; <UNDEFINED> instruction: 0x110c7491
 134:	01000001 	tsteq	r0, r1
 138:	00300105 	eorseq	r0, r0, r5, lsl #2
 13c:	91020000 	mrsls	r0, (UNDEF: 2)
 140:	00440c73 	subeq	r0, r4, r3, ror ip
 144:	06010000 	streq	r0, [r1], -r0
 148:	00003e01 	andeq	r3, r0, r1, lsl #28
 14c:	6c910200 	lfmvs	f0, 4, [r1], {0}
 150:	00d10d00 	sbcseq	r0, r1, r0, lsl #26
 154:	30010000 	andcc	r0, r1, r0
 158:	00003e01 	andeq	r3, r0, r1, lsl #28
 15c:	00000000 	andeq	r0, r0, r0
 160:	00007600 	andeq	r7, r0, r0, lsl #12
 164:	b79c0100 	ldrlt	r0, [ip, r0, lsl #2]
 168:	0c000001 	stceq	0, cr0, [r0], {1}
 16c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 170:	3e013001 	cdpcc	0, 0, cr3, cr1, cr1, {0}
 174:	02000000 	andeq	r0, r0, #0
 178:	3e0c6491 	mcrcc	4, 0, r6, cr12, cr1, {4}
 17c:	01000000 	mrseq	r0, (UNDEF: 0)
 180:	00300130 	eorseq	r0, r0, r0, lsr r1
 184:	91020000 	mrsls	r0, (UNDEF: 2)
 188:	008c0e63 	addeq	r0, ip, r3, ror #28
 18c:	32010000 	andcc	r0, r1, #0
 190:	00003e01 	andeq	r3, r0, r1, lsl #28
 194:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 198:	00018e0e 	andeq	r8, r1, lr, lsl #28
 19c:	01320100 	teqeq	r2, r0, lsl #2
 1a0:	0000003e 	andeq	r0, r0, lr, lsr r0
 1a4:	0e709102 	expeqs	f1, f2
 1a8:	000001c8 	andeq	r0, r0, r8, asr #3
 1ac:	3e013201 	cdpcc	2, 0, cr3, cr1, cr1, {0}
 1b0:	02000000 	andeq	r0, r0, #0
 1b4:	0b006c91 	bleq	1b400 <GPIOGetIntNumber+0x1b400>
 1b8:	0000004e 	andeq	r0, r0, lr, asr #32
 1bc:	00016401 	andeq	r6, r1, r1, lsl #8
 1c0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	0001ec9c 	muleq	r1, ip, ip
 1cc:	01b00c00 	lslseq	r0, r0, #24
 1d0:	64010000 	strvs	r0, [r1], #-0
 1d4:	00003e01 	andeq	r3, r0, r1, lsl #28
 1d8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1dc:	0000920c 	andeq	r9, r0, ip, lsl #4
 1e0:	01640100 	cmneq	r4, r0, lsl #2
 1e4:	0000003e 	andeq	r0, r0, lr, lsr r0
 1e8:	00709102 	rsbseq	r9, r0, r2, lsl #2
 1ec:	0001a10b 	andeq	sl, r1, fp, lsl #2
 1f0:	018c0100 	orreq	r0, ip, r0, lsl #2
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	0000002a 	andeq	r0, r0, sl, lsr #32
 1fc:	02219c01 	eoreq	r9, r1, #256	; 0x100
 200:	b00c0000 	andlt	r0, ip, r0
 204:	01000001 	tsteq	r0, r1
 208:	003e018c 	eorseq	r0, lr, ip, lsl #3
 20c:	91020000 	mrsls	r0, (UNDEF: 2)
 210:	00920c74 	addseq	r0, r2, r4, ror ip
 214:	8c010000 	stchi	0, cr0, [r1], {-0}
 218:	00003e01 	andeq	r3, r0, r1, lsl #28
 21c:	70910200 	addsvc	r0, r1, r0, lsl #4
 220:	00e00d00 	rsceq	r0, r0, r0, lsl #26
 224:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
 228:	00007b01 	andeq	r7, r0, r1, lsl #22
 22c:	00000000 	andeq	r0, r0, r0
 230:	00003000 	andeq	r3, r0, r0
 234:	5a9c0100 	bpl	fe70063c <GPIOGetIntNumber+0xfe70063c>
 238:	0c000002 	stceq	0, cr0, [r0], {2}
 23c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 240:	3e01a901 	cdpcc	9, 0, cr10, cr1, cr1, {0}
 244:	02000000 	andeq	r0, r0, #0
 248:	930c7491 	movwls	r7, #50321	; 0xc491
 24c:	01000001 	tsteq	r0, r1
 250:	002501a9 	eoreq	r0, r5, r9, lsr #3
 254:	91020000 	mrsls	r0, (UNDEF: 2)
 258:	190b0073 	stmdbne	fp, {r0, r1, r4, r5, r6}
 25c:	01000002 	tsteq	r0, r2
 260:	000001ce 	andeq	r0, r0, lr, asr #3
 264:	001e0000 	andseq	r0, lr, r0
 268:	9c010000 	stcls	0, cr0, [r1], {-0}
 26c:	0000028f 	andeq	r0, r0, pc, lsl #5
 270:	0001b00c 	andeq	fp, r1, ip
 274:	01ce0100 	biceq	r0, lr, r0, lsl #2
 278:	0000003e 	andeq	r0, r0, lr, lsr r0
 27c:	0c749102 	ldfeqp	f1, [r4], #-8
 280:	00000092 	muleq	r0, r2, r0
 284:	3e01ce01 	cdpcc	14, 0, cr12, cr1, cr1, {0}
 288:	02000000 	andeq	r0, r0, #0
 28c:	0f007091 	svceq	0x00007091
 290:	0000017e 	andeq	r0, r0, lr, ror r1
 294:	0001f001 	andeq	pc, r1, r1
 298:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 29c:	01000000 	mrseq	r0, (UNDEF: 0)
 2a0:	0002c49c 	muleq	r2, ip, r4
 2a4:	01b00c00 	lslseq	r0, r0, #24
 2a8:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
 2ac:	00003e01 	andeq	r3, r0, r1, lsl #28
 2b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 2b4:	0001700c 	andeq	r7, r1, ip
 2b8:	01f00100 	mvnseq	r0, r0, lsl #2
 2bc:	00000038 	andeq	r0, r0, r8, lsr r0
 2c0:	00709102 	rsbseq	r9, r0, r2, lsl #2
 2c4:	0000000f 	andeq	r0, r0, pc
 2c8:	02190100 	andseq	r0, r9, #0, 2
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	00000024 	andeq	r0, r0, r4, lsr #32
 2d4:	02ea9c01 	rsceq	r9, sl, #256	; 0x100
 2d8:	b00c0000 	andlt	r0, ip, r0
 2dc:	01000001 	tsteq	r0, r1
 2e0:	003e0219 	eorseq	r0, lr, r9, lsl r2
 2e4:	91020000 	mrsls	r0, (UNDEF: 2)
 2e8:	fd0d0074 	stc2	0, cr0, [sp, #-464]	; 0xfffffe30
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
 2f0:	007b0246 	rsbseq	r0, fp, r6, asr #4
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	00240000 	eoreq	r0, r4, r0
 2fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 300:	00000323 	andeq	r0, r0, r3, lsr #6
 304:	0001b00c 	andeq	fp, r1, ip
 308:	02460100 	subeq	r0, r6, #0, 2
 30c:	0000003e 	andeq	r0, r0, lr, lsr r0
 310:	0c749102 	ldfeqp	f1, [r4], #-8
 314:	00000111 	andeq	r0, r0, r1, lsl r1
 318:	30024601 	andcc	r4, r2, r1, lsl #12
 31c:	02000000 	andeq	r0, r0, #0
 320:	0b007391 	bleq	1d16c <GPIOGetIntNumber+0x1d16c>
 324:	0000009d 	muleq	r0, sp, r0
 328:	00026601 	andeq	r6, r2, r1, lsl #12
 32c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 330:	01000000 	mrseq	r0, (UNDEF: 0)
 334:	0003679c 	muleq	r3, ip, r7
 338:	01b00c00 	lslseq	r0, r0, #24
 33c:	66010000 	strvs	r0, [r1], -r0
 340:	00003e02 	andeq	r3, r0, r2, lsl #28
 344:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 348:	0001110c 	andeq	r1, r1, ip, lsl #2
 34c:	02660100 	rsbeq	r0, r6, #0, 2
 350:	00000030 	andeq	r0, r0, r0, lsr r0
 354:	0c739102 	ldfeqp	f1, [r3], #-8
 358:	0000019b 	muleq	r0, fp, r1
 35c:	30026601 	andcc	r6, r2, r1, lsl #12
 360:	02000000 	andeq	r0, r0, #0
 364:	0b007291 	bleq	1cdb0 <GPIOGetIntNumber+0x1cdb0>
 368:	000001fe 	strdeq	r0, [r0], -lr
 36c:	00028101 	andeq	r8, r2, r1, lsl #2
 370:	aa000000 	bge	378 <.debug_info+0x378>
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	00038d9c 	muleq	r3, ip, sp
 37c:	01b00c00 	lslseq	r0, r0, #24
 380:	81010000 	mrshi	r0, (UNDEF: 1)
 384:	00003e02 	andeq	r3, r0, r2, lsl #28
 388:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 38c:	00281000 	eoreq	r1, r8, r0
 390:	ab010000 	blge	40398 <GPIOGetIntNumber+0x40398>
 394:	00000002 	andeq	r0, r0, r2
 398:	0000aa00 	andeq	sl, r0, r0, lsl #20
 39c:	0c9c0100 	ldfeqs	f0, [ip], {0}
 3a0:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 3a4:	3e02ab01 	vmlacc.f64	d10, d2, d1
 3a8:	02000000 	andeq	r0, r0, #0
 3ac:	00007491 	muleq	r0, r1, r4

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <GPIOGetIntNumber+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <GPIOGetIntNumber+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e03012e 	adfeqsp	f0, f3, #0.5
  40:	0b3b0b3a 	bleq	ec2d30 <GPIOGetIntNumber+0xec2d30>
  44:	13491927 	movtne	r1, #39207	; 0x9927
  48:	06120111 			; <UNDEFINED> instruction: 0x06120111
  4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  50:	00130119 	andseq	r0, r3, r9, lsl r1
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0e03 	bleq	e8386c <GPIOGetIntNumber+0xe8386c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	00001802 	andeq	r1, r0, r2, lsl #16
  64:	03003408 	movweq	r3, #1032	; 0x408
  68:	3b0b3a0e 	blcc	2ce8a8 <GPIOGetIntNumber+0x2ce8a8>
  6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  70:	09000018 	stmdbeq	r0, {r3, r4}
  74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  78:	0b3a0e03 	bleq	e8388c <GPIOGetIntNumber+0xe8388c>
  7c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  80:	06120111 			; <UNDEFINED> instruction: 0x06120111
  84:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  88:	00130119 	andseq	r0, r3, r9, lsl r1
  8c:	012e0a00 	teqeq	lr, r0, lsl #20
  90:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  94:	0b3b0b3a 	bleq	ec2d84 <GPIOGetIntNumber+0xec2d84>
  98:	13491927 	movtne	r1, #39207	; 0x9927
  9c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	012e0b00 	teqeq	lr, r0, lsl #22
  ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  b4:	01111927 	tsteq	r1, r7, lsr #18
  b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  bc:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c0:	0c000013 	stceq	0, cr0, [r0], {19}
  c4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  cc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  d0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  d4:	03193f01 	tsteq	r9, #1, 30
  d8:	3b0b3a0e 	blcc	2ce918 <GPIOGetIntNumber+0x2ce918>
  dc:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
  e0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  e4:	97184006 	ldrls	r4, [r8, -r6]
  e8:	13011942 	movwne	r1, #6466	; 0x1942
  ec:	340e0000 	strcc	r0, [lr], #-0
  f0:	3a0e0300 	bcc	380cf8 <GPIOGetIntNumber+0x380cf8>
  f4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  f8:	00180213 	andseq	r0, r8, r3, lsl r2
  fc:	012e0f00 	teqeq	lr, r0, lsl #30
 100:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 104:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 108:	01111927 	tsteq	r1, r7, lsr #18
 10c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 110:	01194296 			; <UNDEFINED> instruction: 0x01194296
 114:	10000013 	andne	r0, r0, r3, lsl r0
 118:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 11c:	0b3a0e03 	bleq	e83930 <GPIOGetIntNumber+0xe83930>
 120:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 124:	06120111 			; <UNDEFINED> instruction: 0x06120111
 128:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 12c:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000008c 	andeq	r0, r0, ip, lsl #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000070 	andeq	r0, r0, r0, ror r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	0000003c 	andeq	r0, r0, ip, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	000000a8 	andeq	r0, r0, r8, lsr #1
  30:	00000000 	andeq	r0, r0, r0
  34:	00000076 	andeq	r0, r0, r6, ror r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000028 	andeq	r0, r0, r8, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	0000002a 	andeq	r0, r0, sl, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000030 	andeq	r0, r0, r0, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000001e 	andeq	r0, r0, lr, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000028 	andeq	r0, r0, r8, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000024 	andeq	r0, r0, r4, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000024 	andeq	r0, r0, r4, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000028 	andeq	r0, r0, r8, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000aa 	andeq	r0, r0, sl, lsr #1
  80:	00000000 	andeq	r0, r0, r0
  84:	000000aa 	andeq	r0, r0, sl, lsr #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000070 	andeq	r0, r0, r0, ror r0
   8:	00000000 	andeq	r0, r0, r0
   c:	00000048 	andeq	r0, r0, r8, asr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	000000a8 	andeq	r0, r0, r8, lsr #1
  20:	00000000 	andeq	r0, r0, r0
  24:	00000076 	andeq	r0, r0, r6, ror r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000028 	andeq	r0, r0, r8, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	0000002a 	andeq	r0, r0, sl, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000030 	andeq	r0, r0, r0, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001e 	andeq	r0, r0, lr, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000028 	andeq	r0, r0, r8, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000024 	andeq	r0, r0, r4, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000024 	andeq	r0, r0, r4, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000028 	andeq	r0, r0, r8, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	000000aa 	andeq	r0, r0, sl, lsr #1
  70:	00000000 	andeq	r0, r0, r0
  74:	000000aa 	andeq	r0, r0, sl, lsr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001fe 	strdeq	r0, [r0], -lr
   4:	00380002 	eorseq	r0, r8, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  2c:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  30:	68000001 	stmdavs	r0, {r0}
  34:	79745f77 	ldmdbvc	r4!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  38:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
  3c:	00020068 	andeq	r0, r2, r8, rrx
  40:	05000000 	streq	r0, [r0, #-0]
  44:	00000002 	andeq	r0, r0, r2
  48:	00df0300 	sbcseq	r0, pc, r0, lsl #6
  4c:	cc085001 	stcgt	0, cr5, [r8], {1}
  50:	252f252f 	strcs	r2, [pc, #-1327]!	; fffffb29 <GPIOGetIntNumber+0xfffffb29>
  54:	252f252f 	strcs	r2, [pc, #-1327]!	; fffffb2d <GPIOGetIntNumber+0xfffffb2d>
  58:	06022143 	streq	r2, [r2], -r3, asr #2
  5c:	00010100 	andeq	r0, r1, r0, lsl #2
  60:	00000205 	andeq	r0, r0, r5, lsl #4
  64:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
  68:	0a030101 	beq	c0474 <GPIOGetIntNumber+0xc0474>
  6c:	02007574 	andeq	r7, r0, #116, 10	; 0x1d000000
  70:	2e060104 	adfcss	f0, f6, f4
  74:	02040200 	andeq	r0, r4, #0, 4
  78:	02007506 	andeq	r7, r0, #25165824	; 0x1800000
  7c:	1f650204 	svcne	0x00650204
  80:	00050223 	andeq	r0, r5, r3, lsr #4
  84:	05000101 	streq	r0, [r0, #-257]	; 0x101
  88:	00000002 	andeq	r0, r0, r2
  8c:	01cf0300 	biceq	r0, pc, r0, lsl #6
  90:	660c0301 	strvs	r0, [ip], -r1, lsl #6
  94:	0283595d 	addeq	r5, r3, #1523712	; 0x174000
  98:	01010006 	tsteq	r1, r6
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	03000000 	movweq	r0, #0
  a4:	03010286 	movweq	r0, #4742	; 0x1286
  a8:	0075740c 	rsbseq	r7, r5, ip, lsl #8
  ac:	06010402 	streq	r0, [r1], -r2, lsl #8
  b0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
  b4:	00750602 	rsbseq	r0, r5, r2, lsl #12
  b8:	65020402 	strvs	r0, [r2, #-1026]	; 0x402
  bc:	0075231f 	rsbseq	r2, r5, pc, lsl r3
  c0:	06010402 	streq	r0, [r1], -r2, lsl #8
  c4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
  c8:	00750602 	rsbseq	r0, r5, r2, lsl #12
  cc:	65020402 	strvs	r0, [r2, #-1026]	; 0x402
  d0:	0075231f 	rsbseq	r2, r5, pc, lsl r3
  d4:	06010402 	streq	r0, [r1], -r2, lsl #8
  d8:	0402002e 	streq	r0, [r2], #-46	; 0x2e
  dc:	00750602 	rsbseq	r0, r5, r2, lsl #12
  e0:	65020402 	strvs	r0, [r2, #-1026]	; 0x402
  e4:	0502231f 	streq	r2, [r2, #-799]	; 0x31f
  e8:	00010100 	andeq	r0, r1, r0, lsl #2
  ec:	00000205 	andeq	r0, r0, r5, lsl #4
  f0:	b0030000 	andlt	r0, r3, r0
  f4:	0c030102 	stfeqs	f0, [r3], {2}
  f8:	59595d66 	ldmdbpl	r9, {r1, r2, r5, r6, r8, sl, fp, ip, lr}^
  fc:	04020059 	streq	r0, [r2], #-89	; 0x59
 100:	00d60601 	sbcseq	r0, r6, r1, lsl #12
 104:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 108:	03040200 	movweq	r0, #16896	; 0x4200
 10c:	04020020 	streq	r0, [r2], #-32
 110:	00210603 	eoreq	r0, r1, r3, lsl #12
 114:	06010402 	streq	r0, [r1], -r2, lsl #8
 118:	04020058 	streq	r0, [r2], #-88	; 0x58
 11c:	1f062e02 	svcne	0x00062e02
 120:	00060222 	andeq	r0, r6, r2, lsr #4
 124:	05000101 	streq	r0, [r0, #-257]	; 0x101
 128:	00000002 	andeq	r0, r0, r2
 12c:	02e40300 	rsceq	r0, r4, #0, 6
 130:	58090301 	stmdapl	r9, {r0, r8, r9}
 134:	0005029f 	muleq	r5, pc, r2	; <UNPREDICTABLE>
 138:	05000101 	streq	r0, [r0, #-257]	; 0x101
 13c:	00000002 	andeq	r0, r0, r2
 140:	038c0300 	orreq	r0, ip, #0, 6
 144:	58090301 	stmdapl	r9, {r0, r8, r9}
 148:	000502ad 	andeq	r0, r5, sp, lsr #5
 14c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 150:	00000002 	andeq	r0, r0, r2
 154:	03a90300 			; <UNDEFINED> instruction: 0x03a90300
 158:	66090301 	strvs	r0, [r9], -r1, lsl #6
 15c:	024c5c3e 	subeq	r5, ip, #15872	; 0x3e00
 160:	01010006 	tsteq	r1, r6
 164:	00020500 	andeq	r0, r2, r0, lsl #10
 168:	03000000 	movweq	r0, #0
 16c:	030103ce 	movweq	r0, #5070	; 0x13ce
 170:	02595809 	subseq	r5, r9, #589824	; 0x90000
 174:	01010005 	tsteq	r1, r5
 178:	00020500 	andeq	r0, r2, r0, lsl #10
 17c:	03000000 	movweq	r0, #0
 180:	030103f0 	movweq	r0, #5104	; 0x13f0
 184:	4f5d5809 	svcmi	0x005d5809
 188:	0003023d 	andeq	r0, r3, sp, lsr r2
 18c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 190:	00000002 	andeq	r0, r0, r2
 194:	04990300 	ldreq	r0, [r9], #768	; 0x300
 198:	4a090301 	bmi	240da4 <GPIOGetIntNumber+0x240da4>
 19c:	023d415d 	eorseq	r4, sp, #1073741847	; 0x40000017
 1a0:	01010003 	tsteq	r1, r3
 1a4:	00020500 	andeq	r0, r2, r0, lsl #10
 1a8:	03000000 	movweq	r0, #0
 1ac:	030104c6 	movweq	r0, #5318	; 0x14c6
 1b0:	02676609 	rsbeq	r6, r7, #9437184	; 0x900000
 1b4:	01010006 	tsteq	r1, r6
 1b8:	00020500 	andeq	r0, r2, r0, lsl #10
 1bc:	03000000 	movweq	r0, #0
 1c0:	030104e6 	movweq	r0, #5350	; 0x14e6
 1c4:	02758209 	rsbseq	r8, r5, #-1879048192	; 0x90000000
 1c8:	01010005 	tsteq	r1, r5
 1cc:	00020500 	andeq	r0, r2, r0, lsl #10
 1d0:	03000000 	movweq	r0, #0
 1d4:	03010581 	movweq	r0, #5505	; 0x1581
 1d8:	ca4c4a09 	bgt	1312a04 <GPIOGetIntNumber+0x1312a04>
 1dc:	ca76ca76 	bgt	1db2bbc <GPIOGetIntNumber+0x1db2bbc>
 1e0:	0502bc76 	streq	fp, [r2, #-3190]	; 0xc76
 1e4:	00010100 	andeq	r0, r1, r0, lsl #2
 1e8:	00000205 	andeq	r0, r0, r5, lsl #4
 1ec:	ab030000 	blge	c01f4 <GPIOGetIntNumber+0xc01f4>
 1f0:	09030105 	stmdbeq	r3, {r0, r2, r8}
 1f4:	76ca4c4a 	strbvc	r4, [sl], sl, asr #24
 1f8:	76ca76ca 	strbvc	r7, [sl], sl, asr #13
 1fc:	000502bc 			; <UNDEFINED> instruction: 0x000502bc
 200:	Address 0x00000200 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	4f495047 	svcmi	0x00495047
   4:	55746e49 	ldrbpl	r6, [r4, #-3657]!	; 0xe49
   8:	6765726e 	strbvs	r7, [r5, -lr, ror #4]!
   c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
  10:	42740072 	rsbsmi	r0, r4, #114	; 0x72
  14:	656c6f6f 	strbvs	r6, [ip, #-3951]!	; 0xf6f
  18:	75006e61 	strvc	r6, [r0, #-3681]	; 0xe61
  1c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  20:	2064656e 	rsbcs	r6, r4, lr, ror #10
  24:	00746e69 	rsbseq	r6, r4, r9, ror #28
  28:	4f495047 	svcmi	0x00495047
  2c:	54414d44 	strbpl	r4, [r1], #-3396	; 0xd44
  30:	67676972 			; <UNDEFINED> instruction: 0x67676972
  34:	69447265 	stmdbvs	r4, {r0, r2, r5, r6, r9, ip, sp, lr}^
  38:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  3c:	63750065 	cmnvs	r5, #101	; 0x65
  40:	006e6950 	rsbeq	r6, lr, r0, asr r9
  44:	6e496c75 	mcrvs	12, 2, r6, cr9, cr5, {3}
  48:	70795474 	rsbsvc	r5, r9, r4, ror r4
  4c:	50470065 	subpl	r0, r7, r5, rrx
  50:	6e494f49 	cdpvs	15, 4, cr4, cr9, cr9, {2}
  54:	616e4574 	smcvs	58452	; 0xe454
  58:	00656c62 	rsbeq	r6, r5, r2, ror #24
  5c:	4f495047 	svcmi	0x00495047
  60:	4d726944 	ldclmi	9, cr6, [r2, #-272]!	; 0xfffffef0
  64:	4765646f 	strbmi	r6, [r5, -pc, ror #8]!
  68:	47007465 	strmi	r7, [r0, -r5, ror #8]
  6c:	444f4950 	strbmi	r4, [pc], #-2384	; 74 <.debug_str+0x74>
  70:	6f4d7269 	svcvs	0x004d7269
  74:	65536564 	ldrbvs	r6, [r3, #-1380]	; 0x564
  78:	6f6c0074 	svcvs	0x006c0074
  7c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	42496c75 	submi	r6, r9, #29952	; 0x7500
  90:	6c750045 	ldclvs	0, cr0, [r5], #-276	; 0xfffffeec
  94:	46746e49 	ldrbtmi	r6, [r4], -r9, asr #28
  98:	7367616c 	cmnvc	r7, #108, 2
  9c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  a0:	6e69504f 	cdpvs	0, 6, cr5, cr9, cr15, {2}
  a4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
  a8:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
  ac:	00746e49 	rsbseq	r6, r4, r9, asr #28
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  b8:	61686320 	cmnvs	r8, r0, lsr #6
  bc:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
  c0:	6970672f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr}^
  c4:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  d0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  d4:	746e494f 	strbtvc	r4, [lr], #-2383	; 0x94f
  d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
  dc:	00746547 	rsbseq	r6, r4, r7, asr #10
  e0:	4f495047 	svcmi	0x00495047
  e4:	53746e49 	cmnpl	r4, #1168	; 0x490
  e8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
  ec:	50470073 	subpl	r0, r7, r3, ror r0
  f0:	6e494f49 	cdpvs	15, 4, cr4, cr9, cr9, {2}
  f4:	70795474 	rsbsvc	r5, r9, r4, ror r4
  f8:	74655365 	strbtvc	r5, [r5], #-869	; 0x365
  fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 100:	6e69504f 	cdpvs	0, 6, cr5, cr9, cr15, {2}
 104:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
 108:	506c7500 	rsbpl	r7, ip, r0, lsl #10
 10c:	4f496e69 	svcmi	0x00496e69
 110:	50637500 	rsbpl	r7, r3, r0, lsl #10
 114:	00736e69 	rsbseq	r6, r3, r9, ror #28
 118:	20554e47 	subscs	r4, r5, r7, asr #28
 11c:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 120:	20322e38 	eorscs	r2, r2, r8, lsr lr
 124:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 128:	20626d75 	rsbcs	r6, r2, r5, ror sp
 12c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 130:	6f633d75 	svcvs	0x00633d75
 134:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 138:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 13c:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 140:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 144:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 148:	20393963 	eorscs	r3, r9, r3, ror #18
 14c:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 150:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 154:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 158:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 15c:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 160:	6164662d 	cmnvs	r4, sp, lsr #12
 164:	732d6174 	teqvc	sp, #116, 2
 168:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 16c:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 170:	496e6670 	stmdbmi	lr!, {r4, r5, r6, r9, sl, sp, lr}^
 174:	6148746e 	cmpvs	r8, lr, ror #8
 178:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 17c:	50470072 	subpl	r0, r7, r2, ror r0
 180:	6e494f49 	cdpvs	15, 4, cr4, cr9, cr9, {2}
 184:	67655274 			; <UNDEFINED> instruction: 0x67655274
 188:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
 18c:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
 190:	62005349 	andvs	r5, r0, #603979777	; 0x24000001
 194:	6b73614d 	blvs	1cd86d0 <GPIOGetIntNumber+0x1cd86d0>
 198:	75006465 	strvc	r6, [r0, #-1125]	; 0x465
 19c:	6c615663 	stclvs	6, cr5, [r1], #-396	; 0xfffffe74
 1a0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 1a4:	746e494f 	strbtvc	r4, [lr], #-2383	; 0x94f
 1a8:	61736944 	cmnvs	r3, r4, asr #18
 1ac:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1b0:	6f506c75 	svcvs	0x00506c75
 1b4:	47007472 	smlsdxmi	r0, r2, r4, r7
 1b8:	474f4950 	smlsldmi	r4, pc, r0, r9	; <UNPREDICTABLE>
 1bc:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
 1c0:	6d754e74 	ldclvs	14, cr4, [r5, #-464]!	; 0xfffffe30
 1c4:	00726562 	rsbseq	r6, r2, r2, ror #10
 1c8:	45496c75 	strbmi	r6, [r9, #-3189]	; 0xc75
 1cc:	682f0056 	stmdavs	pc!, {r1, r2, r4, r6}	; <UNPREDICTABLE>
 1d0:	2f656d6f 	svccs	0x00656d6f
 1d4:	6f6e6976 	svcvs	0x006e6976
 1d8:	43432f64 	movtmi	r2, #16228	; 0x3f64
 1dc:	30303233 	eorscc	r3, r0, r3, lsr r2
 1e0:	4b44535f 	blmi	1114f64 <GPIOGetIntNumber+0x1114f64>
 1e4:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 1e8:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 1ec:	2f6b6473 	svccs	0x006b6473
 1f0:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 1f4:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 1f8:	63672f62 	cmnvs	r7, #392	; 0x188
 1fc:	50470063 	subpl	r0, r7, r3, rrx
 200:	4d444f49 	stclmi	15, cr4, [r4, #-292]	; 0xfffffedc
 204:	69725441 	ldmdbvs	r2!, {r0, r6, sl, ip, lr}^
 208:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
 20c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 210:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
 214:	7269446c 	rsbvc	r4, r9, #108, 8	; 0x6c000000
 218:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 21c:	746e494f 	strbtvc	r4, [lr], #-2383	; 0x94f
 220:	61656c43 	cmnvs	r5, r3, asr #24
 224:	Address 0x00000224 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000070 	andeq	r0, r0, r0, ror r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	180e4101 	stmdane	lr, {r0, r8, lr}
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000048 	andeq	r0, r0, r8, asr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	180e4101 	stmdane	lr, {r0, r8, lr}
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	0000003c 	andeq	r0, r0, ip, lsr r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	180e4101 	stmdane	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	000000a8 	andeq	r0, r0, r8, lsr #1
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000076 	andeq	r0, r0, r6, ror r0
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	200e4101 	andcs	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	100e4101 	andne	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c4:	0000002a 	andeq	r0, r0, sl, lsr #32
  c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  cc:	100e4101 	andne	r4, lr, r1, lsl #2
  d0:	00070d41 	andeq	r0, r7, r1, asr #26
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e0:	00000030 	andeq	r0, r0, r0, lsr r0
  e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e8:	100e4101 	andne	r4, lr, r1, lsl #2
  ec:	00070d41 	andeq	r0, r7, r1, asr #26
  f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  fc:	0000001e 	andeq	r0, r0, lr, lsl r0
 100:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 104:	100e4101 	andne	r4, lr, r1, lsl #2
 108:	00070d41 	andeq	r0, r7, r1, asr #26
 10c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 118:	00000028 	andeq	r0, r0, r8, lsr #32
 11c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 120:	41018e02 	tstmi	r1, r2, lsl #28
 124:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 128:	00000007 	andeq	r0, r0, r7
 12c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 138:	00000024 	andeq	r0, r0, r4, lsr #32
 13c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 140:	41018e02 	tstmi	r1, r2, lsl #28
 144:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 148:	00000007 	andeq	r0, r0, r7
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 158:	00000024 	andeq	r0, r0, r4, lsr #32
 15c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 160:	100e4101 	andne	r4, lr, r1, lsl #2
 164:	00070d41 	andeq	r0, r7, r1, asr #26
 168:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 174:	00000028 	andeq	r0, r0, r8, lsr #32
 178:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 17c:	100e4101 	andne	r4, lr, r1, lsl #2
 180:	00070d41 	andeq	r0, r7, r1, asr #26
 184:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 190:	000000aa 	andeq	r0, r0, sl, lsr #1
 194:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 198:	100e4101 	andne	r4, lr, r1, lsl #2
 19c:	00070d41 	andeq	r0, r7, r1, asr #26
 1a0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1ac:	000000aa 	andeq	r0, r0, sl, lsr #1
 1b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b4:	100e4101 	andne	r4, lr, r1, lsl #2
 1b8:	00070d41 	andeq	r0, r7, r1, asr #26

hwspinlock.o:     file format elf32-littlearm


Disassembly of section .rodata.HwSpinLock_RegLst:

00000000 <HwSpinLock_RegLst>:
   0:	400f7004 	andmi	r7, pc, r4

Disassembly of section .text.HwSpinLockAcquire:

00000000 <HwSpinLockAcquire>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	0c1b      	lsrs	r3, r3, #16
   c:	f3c3 030b 	ubfx	r3, r3, #0, #12
  10:	617b      	str	r3, [r7, #20]
  12:	f247 0304 	movw	r3, #28676	; 0x7004
  16:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1a:	613b      	str	r3, [r7, #16]
  1c:	697b      	ldr	r3, [r7, #20]
  1e:	2202      	movs	r2, #2
  20:	fa02 f303 	lsl.w	r3, r2, r3
  24:	43db      	mvns	r3, r3
  26:	60fb      	str	r3, [r7, #12]
  28:	693b      	ldr	r3, [r7, #16]
  2a:	68fa      	ldr	r2, [r7, #12]
  2c:	601a      	str	r2, [r3, #0]
  2e:	693b      	ldr	r3, [r7, #16]
  30:	681a      	ldr	r2, [r3, #0]
  32:	697b      	ldr	r3, [r7, #20]
  34:	2101      	movs	r1, #1
  36:	fa01 f303 	lsl.w	r3, r1, r3
  3a:	4013      	ands	r3, r2
  3c:	2b00      	cmp	r3, #0
  3e:	d0f3      	beq.n	28 <HwSpinLockAcquire+0x28>
  40:	371c      	adds	r7, #28
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	bf00      	nop

Disassembly of section .text.HwSpinLockTryAcquire:

00000000 <HwSpinLockTryAcquire>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	0c1b      	lsrs	r3, r3, #16
   e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  12:	617b      	str	r3, [r7, #20]
  14:	f247 0304 	movw	r3, #28676	; 0x7004
  18:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1c:	613b      	str	r3, [r7, #16]
  1e:	697b      	ldr	r3, [r7, #20]
  20:	2202      	movs	r2, #2
  22:	fa02 f303 	lsl.w	r3, r2, r3
  26:	43db      	mvns	r3, r3
  28:	60fb      	str	r3, [r7, #12]
  2a:	683b      	ldr	r3, [r7, #0]
  2c:	2b00      	cmp	r3, #0
  2e:	d101      	bne.n	34 <HwSpinLockTryAcquire+0x34>
  30:	2301      	movs	r3, #1
  32:	603b      	str	r3, [r7, #0]
  34:	693b      	ldr	r3, [r7, #16]
  36:	68fa      	ldr	r2, [r7, #12]
  38:	601a      	str	r2, [r3, #0]
  3a:	683b      	ldr	r3, [r7, #0]
  3c:	3b01      	subs	r3, #1
  3e:	603b      	str	r3, [r7, #0]
  40:	693b      	ldr	r3, [r7, #16]
  42:	681a      	ldr	r2, [r3, #0]
  44:	697b      	ldr	r3, [r7, #20]
  46:	2101      	movs	r1, #1
  48:	fa01 f303 	lsl.w	r3, r1, r3
  4c:	4013      	ands	r3, r2
  4e:	2b00      	cmp	r3, #0
  50:	d102      	bne.n	58 <HwSpinLockTryAcquire+0x58>
  52:	683b      	ldr	r3, [r7, #0]
  54:	2b00      	cmp	r3, #0
  56:	d1ed      	bne.n	34 <HwSpinLockTryAcquire+0x34>
  58:	693b      	ldr	r3, [r7, #16]
  5a:	681a      	ldr	r2, [r3, #0]
  5c:	697b      	ldr	r3, [r7, #20]
  5e:	2101      	movs	r1, #1
  60:	fa01 f303 	lsl.w	r3, r1, r3
  64:	4013      	ands	r3, r2
  66:	2b00      	cmp	r3, #0
  68:	d001      	beq.n	6e <HwSpinLockTryAcquire+0x6e>
  6a:	2300      	movs	r3, #0
  6c:	e001      	b.n	72 <HwSpinLockTryAcquire+0x72>
  6e:	f04f 33ff 	mov.w	r3, #4294967295
  72:	4618      	mov	r0, r3
  74:	371c      	adds	r7, #28
  76:	46bd      	mov	sp, r7
  78:	f85d 7b04 	ldr.w	r7, [sp], #4
  7c:	4770      	bx	lr
  7e:	bf00      	nop

Disassembly of section .text.HwSpinLockRelease:

00000000 <HwSpinLockRelease>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	0c1b      	lsrs	r3, r3, #16
   c:	b2db      	uxtb	r3, r3
   e:	60fb      	str	r3, [r7, #12]
  10:	f247 0304 	movw	r3, #28676	; 0x7004
  14:	f2c4 030f 	movt	r3, #16399	; 0x400f
  18:	681a      	ldr	r2, [r3, #0]
  1a:	68fb      	ldr	r3, [r7, #12]
  1c:	2101      	movs	r1, #1
  1e:	fa01 f303 	lsl.w	r3, r1, r3
  22:	4013      	ands	r3, r2
  24:	2b00      	cmp	r3, #0
  26:	d00b      	beq.n	40 <HwSpinLockRelease+0x40>
  28:	68fb      	ldr	r3, [r7, #12]
  2a:	2203      	movs	r2, #3
  2c:	fa02 f303 	lsl.w	r3, r2, r3
  30:	43db      	mvns	r3, r3
  32:	60bb      	str	r3, [r7, #8]
  34:	f247 0304 	movw	r3, #28676	; 0x7004
  38:	f2c4 030f 	movt	r3, #16399	; 0x400f
  3c:	68ba      	ldr	r2, [r7, #8]
  3e:	601a      	str	r2, [r3, #0]
  40:	3714      	adds	r7, #20
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	bf00      	nop

Disassembly of section .text.HwSpinLockTest:

00000000 <HwSpinLockTest>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d00e      	beq.n	30 <HwSpinLockTest+0x30>
  12:	687b      	ldr	r3, [r7, #4]
  14:	0c1b      	lsrs	r3, r3, #16
  16:	b2db      	uxtb	r3, r3
  18:	60bb      	str	r3, [r7, #8]
  1a:	f247 0304 	movw	r3, #28676	; 0x7004
  1e:	f2c4 030f 	movt	r3, #16399	; 0x400f
  22:	681a      	ldr	r2, [r3, #0]
  24:	68bb      	ldr	r3, [r7, #8]
  26:	fa22 f303 	lsr.w	r3, r2, r3
  2a:	f003 0303 	and.w	r3, r3, #3
  2e:	e01f      	b.n	70 <HwSpinLockTest+0x70>
  30:	687b      	ldr	r3, [r7, #4]
  32:	0e1b      	lsrs	r3, r3, #24
  34:	60bb      	str	r3, [r7, #8]
  36:	687b      	ldr	r3, [r7, #4]
  38:	f003 0301 	and.w	r3, r3, #1
  3c:	2b00      	cmp	r3, #0
  3e:	d00b      	beq.n	58 <HwSpinLockTest+0x58>
  40:	f247 03d4 	movw	r3, #28884	; 0x70d4
  44:	f2c4 030f 	movt	r3, #16399	; 0x400f
  48:	681a      	ldr	r2, [r3, #0]
  4a:	68bb      	ldr	r3, [r7, #8]
  4c:	fa22 f303 	lsr.w	r3, r2, r3
  50:	f003 0303 	and.w	r3, r3, #3
  54:	60fb      	str	r3, [r7, #12]
  56:	e00a      	b.n	6e <HwSpinLockTest+0x6e>
  58:	f247 03d8 	movw	r3, #28888	; 0x70d8
  5c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  60:	681a      	ldr	r2, [r3, #0]
  62:	68bb      	ldr	r3, [r7, #8]
  64:	fa22 f303 	lsr.w	r3, r2, r3
  68:	f003 0303 	and.w	r3, r3, #3
  6c:	60fb      	str	r3, [r7, #12]
  6e:	68fb      	ldr	r3, [r7, #12]
  70:	4618      	mov	r0, r3
  72:	3714      	adds	r7, #20
  74:	46bd      	mov	sp, r7
  76:	f85d 7b04 	ldr.w	r7, [sp], #4
  7a:	4770      	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000208 	andeq	r0, r0, r8, lsl #4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000c9 	andeq	r0, r0, r9, asr #1
  10:	00003201 	andeq	r3, r0, r1, lsl #4
  14:	00017600 	andeq	r7, r1, r0, lsl #12
	...
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  2c:	54080102 	strpl	r0, [r8], #-258	; 0x102
  30:	02000000 	andeq	r0, r0, #0
  34:	01b40502 			; <UNDEFINED> instruction: 0x01b40502
  38:	02020000 	andeq	r0, r2, #0
  3c:	00008307 	andeq	r8, r0, r7, lsl #6
  40:	00160300 	andseq	r0, r6, r0, lsl #6
  44:	37020000 	strcc	r0, [r2, -r0]
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	d6050402 	strle	r0, [r5], -r2, lsl #8
  50:	03000001 	movweq	r0, #1
  54:	000000be 	strheq	r0, [r0], -lr
  58:	005e3802 	subseq	r3, lr, r2, lsl #16
  5c:	04020000 	streq	r0, [r2], #-0
  60:	00007107 	andeq	r7, r0, r7, lsl #2
  64:	05080200 	streq	r0, [r8, #-512]	; 0x200
  68:	000001a6 	andeq	r0, r0, r6, lsr #3
  6c:	2e070802 	cdpcs	8, 0, cr0, cr7, cr2, {0}
  70:	04000001 	streq	r0, [r0], #-1
  74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  78:	04020074 	streq	r0, [r2], #-116	; 0x74
  7c:	00012107 	andeq	r2, r1, r7, lsl #2
  80:	01650300 	cmneq	r5, r0, lsl #6
  84:	41030000 	mrsmi	r0, (UNDEF: 3)
  88:	00000041 	andeq	r0, r0, r1, asr #32
  8c:	0001cd03 	andeq	ip, r1, r3, lsl #26
  90:	53420300 	movtpl	r0, #8960	; 0x2300
  94:	05000000 	streq	r0, [r0, #-0]
  98:	00000042 	andeq	r0, r0, r2, asr #32
  9c:	00004d01 	andeq	r4, r0, r1, lsl #26
  a0:	004a0000 	subeq	r0, sl, r0
  a4:	9c010000 	stcls	0, cr0, [r1], {-0}
  a8:	000000e5 	andeq	r0, r0, r5, ror #1
  ac:	00000006 	andeq	r0, r0, r6
  b0:	8c4d0100 	stfhie	f0, [sp], {-0}
  b4:	02000000 	andeq	r0, r0, #0
  b8:	0b076491 	bleq	1d924c <HwSpinLock_RegLst+0x1d924c>
  bc:	01000000 	mrseq	r0, (UNDEF: 0)
  c0:	00008c4f 	andeq	r8, r0, pc, asr #24
  c4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  c8:	00015a07 	andeq	r5, r1, r7, lsl #20
  cc:	8c500100 	ldfhie	f0, [r0], {-0}
  d0:	02000000 	andeq	r0, r0, #0
  d4:	b2076c91 	andlt	r6, r7, #37120	; 0x9100
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00008c51 	andeq	r8, r0, r1, asr ip
  e0:	70910200 	addsvc	r0, r1, r0, lsl #4
  e4:	01450800 	cmpeq	r5, r0, lsl #16
  e8:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
  ec:	00000081 	andeq	r0, r0, r1, lsl #1
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000007e 	andeq	r0, r0, lr, ror r0
  f8:	01459c01 	cmpeq	r5, r1, lsl #24
  fc:	00060000 	andeq	r0, r6, r0
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00008c79 	andeq	r8, r0, r9, ror ip
 108:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 10c:	00009606 	andeq	r9, r0, r6, lsl #12
 110:	8c790100 	ldfhie	f0, [r9], #-0
 114:	02000000 	andeq	r0, r0, #0
 118:	0b076091 	bleq	1d824c <HwSpinLock_RegLst+0x1d824c>
 11c:	01000000 	mrseq	r0, (UNDEF: 0)
 120:	00008c7b 	andeq	r8, r0, fp, ror ip
 124:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 128:	00015a07 	andeq	r5, r1, r7, lsl #20
 12c:	8c7c0100 	ldfhie	f0, [ip], #-0
 130:	02000000 	andeq	r0, r0, #0
 134:	b2076c91 	andlt	r6, r7, #37120	; 0x9100
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00008c7d 	andeq	r8, r0, sp, ror ip
 140:	70910200 	addsvc	r0, r1, r0, lsl #4
 144:	00a00500 	adceq	r0, r0, r0, lsl #10
 148:	b7010000 	strlt	r0, [r1, -r0]
 14c:	00000000 	andeq	r0, r0, r0
 150:	0000004a 	andeq	r0, r0, sl, asr #32
 154:	01859c01 	orreq	r9, r5, r1, lsl #24
 158:	00060000 	andeq	r0, r6, r0
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	00008cb7 			; <UNDEFINED> instruction: 0x00008cb7
 164:	6c910200 	lfmvs	f0, 4, [r1], {0}
 168:	00000b07 	andeq	r0, r0, r7, lsl #22
 16c:	8cb90100 	ldfhis	f0, [r9]
 170:	02000000 	andeq	r0, r0, #0
 174:	5a077491 	bpl	1dd24c <HwSpinLock_RegLst+0x1dd24c>
 178:	01000001 	tsteq	r0, r1
 17c:	00008cba 			; <UNDEFINED> instruction: 0x00008cba
 180:	70910200 	addsvc	r0, r1, r0, lsl #4
 184:	01be0800 			; <UNDEFINED> instruction: 0x01be0800
 188:	da010000 	ble	40190 <HwSpinLock_RegLst+0x40190>
 18c:	0000008c 	andeq	r0, r0, ip, lsl #1
 190:	00000000 	andeq	r0, r0, r0
 194:	0000007c 	andeq	r0, r0, ip, ror r0
 198:	01d79c01 	bicseq	r9, r7, r1, lsl #24
 19c:	00060000 	andeq	r0, r6, r0
 1a0:	01000000 	mrseq	r0, (UNDEF: 0)
 1a4:	00008cda 	ldrdeq	r8, [r0], -sl
 1a8:	6c910200 	lfmvs	f0, 4, [r1], {0}
 1ac:	00006206 	andeq	r6, r0, r6, lsl #4
 1b0:	d7da0100 	ldrble	r0, [sl, r0, lsl #2]
 1b4:	02000001 	andeq	r0, r0, #1
 1b8:	0b076b91 	bleq	1dae4c <HwSpinLock_RegLst+0x1dae4c>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00008cdc 	ldrdeq	r8, [r0], -ip
 1c4:	70910200 	addsvc	r0, r1, r0, lsl #4
 1c8:	00015a07 	andeq	r5, r1, r7, lsl #20
 1cc:	8cdd0100 	ldfhie	f0, [sp], {0}
 1d0:	02000000 	andeq	r0, r0, #0
 1d4:	02007491 	andeq	r7, r0, #-1862270976	; 0x91000000
 1d8:	01eb0201 	mvneq	r0, r1, lsl #4
 1dc:	8c090000 	stchi	0, cr0, [r9], {-0}
 1e0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
 1e4:	0a000001 	beq	1f0 <.debug_info+0x1f0>
 1e8:	000001ee 	andeq	r0, r0, lr, ror #3
 1ec:	04020000 	streq	r0, [r2], #-0
 1f0:	00016d07 	andeq	r6, r1, r7, lsl #26
 1f4:	00200700 	eoreq	r0, r0, r0, lsl #14
 1f8:	3a010000 	bcc	40200 <HwSpinLock_RegLst+0x40200>
 1fc:	00000206 	andeq	r0, r0, r6, lsl #4
 200:	00000305 	andeq	r0, r0, r5, lsl #6
 204:	de0b0000 	cdple	0, 0, cr0, cr11, cr0, {0}
 208:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <HwSpinLock_RegLst+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <HwSpinLock_RegLst+0x380c28>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <HwSpinLock_RegLst+0x2c00c4>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  38:	03193f01 	tsteq	r9, #1, 30
  3c:	3b0b3a0e 	blcc	2ce87c <HwSpinLock_RegLst+0x2ce87c>
  40:	1119270b 	tstne	r9, fp, lsl #14
  44:	40061201 	andmi	r1, r6, r1, lsl #4
  48:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  4c:	00001301 	andeq	r1, r0, r1, lsl #6
  50:	03000506 	movweq	r0, #1286	; 0x506
  54:	3b0b3a0e 	blcc	2ce894 <HwSpinLock_RegLst+0x2ce894>
  58:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  5c:	07000018 	smladeq	r0, r8, r0, r0
  60:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  64:	0b3b0b3a 	bleq	ec2d54 <HwSpinLock_RegLst+0xec2d54>
  68:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  6c:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
  70:	03193f01 	tsteq	r9, #1, 30
  74:	3b0b3a0e 	blcc	2ce8b4 <HwSpinLock_RegLst+0x2ce8b4>
  78:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  80:	97184006 	ldrls	r4, [r8, -r6]
  84:	13011942 	movwne	r1, #6466	; 0x1942
  88:	01090000 	mrseq	r0, (UNDEF: 9)
  8c:	01134901 	tsteq	r3, r1, lsl #18
  90:	0a000013 	beq	e4 <HwSpinLock_RegLst+0xe4>
  94:	13490021 	movtne	r0, #36897	; 0x9021
  98:	00000b2f 	andeq	r0, r0, pc, lsr #22
  9c:	4900260b 	stmdbmi	r0, {r0, r1, r3, r9, sl, sp}
  a0:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004a 	andeq	r0, r0, sl, asr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000007e 	andeq	r0, r0, lr, ror r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0000004a 	andeq	r0, r0, sl, asr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000004a 	andeq	r0, r0, sl, asr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	0000007e 	andeq	r0, r0, lr, ror r0
  10:	00000000 	andeq	r0, r0, r0
  14:	0000004a 	andeq	r0, r0, sl, asr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f8 	strdeq	r0, [r0], -r8
   4:	00760002 	rsbseq	r0, r6, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	752f002e 	strvc	r0, [pc, #-46]!	; fffffff6 <HwSpinLock_RegLst+0xfffffff6>
  20:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  24:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  28:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  2c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  30:	616d2f62 	cmnvs	sp, r2, ror #30
  34:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
  38:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffdb <HwSpinLock_RegLst+0xffffffdb>
  3c:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  40:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  44:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  48:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  4c:	68000062 	stmdavs	r0, {r1, r5, r6}
  50:	69707377 	ldmdbvs	r0!, {r0, r1, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
  54:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
  58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  5c:	5f000001 	svcpl	0x00000001
  60:	61666564 	cmnvs	r6, r4, ror #10
  64:	5f746c75 	svcpl	0x00746c75
  68:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  6c:	00682e73 	rsbeq	r2, r8, r3, ror lr
  70:	73000002 	movwvc	r0, #2
  74:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  78:	00682e74 	rsbeq	r2, r8, r4, ror lr
  7c:	00000003 	andeq	r0, r0, r3
  80:	00020500 	andeq	r0, r2, r0, lsl #10
  84:	03000000 	movweq	r0, #0
  88:	030100cd 	movweq	r0, #4301	; 0x10cd
  8c:	5e594a09 	vnmlspl.f32	s9, s18, s18
  90:	01040200 	mrseq	r0, R12_usr
  94:	0402006d 	streq	r0, [r2], #-109	; 0x6d
  98:	02923e01 	addseq	r3, r2, #1, 28
  9c:	01010005 	tsteq	r1, r5
  a0:	00020500 	andeq	r0, r2, r0, lsl #10
  a4:	03000000 	movweq	r0, #0
  a8:	030100f9 	movweq	r0, #4345	; 0x10f9
  ac:	5e595809 	cdppl	8, 5, cr5, cr9, cr9, {0}
  b0:	02003e6b 	andeq	r3, r0, #1712	; 0x6b0
  b4:	00360104 	eorseq	r0, r6, r4, lsl #2
  b8:	3d010402 	cfstrscc	mvf0, [r1, #-8]
  bc:	01040200 	mrseq	r0, R12_usr
  c0:	3292c03e 	addscc	ip, r2, #62	; 0x3e
  c4:	00060230 	andeq	r0, r6, r0, lsr r2
  c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
  cc:	00000002 	andeq	r0, r0, r2
  d0:	01b70300 			; <UNDEFINED> instruction: 0x01b70300
  d4:	bc4f5201 	sfmlt	f5, 2, [pc], {1}
  d8:	05026867 	streq	r6, [r2, #-2151]	; 0x867
  dc:	00010100 	andeq	r0, r1, r0, lsl #2
  e0:	00000205 	andeq	r0, r0, r5, lsl #4
  e4:	da030000 	ble	c00ec <HwSpinLock_RegLst+0xc00ec>
  e8:	426a0101 	rsbmi	r0, sl, #1073741824	; 0x40000000
  ec:	5a41b34f 	bpl	106ce30 <HwSpinLock_RegLst+0x106ce30>
  f0:	594f3b59 	stmdbpl	pc, {r0, r3, r4, r6, r8, r9, fp, ip, sp}^	; <UNPREDICTABLE>
  f4:	0222433b 	eoreq	r4, r2, #-335544320	; 0xec000000
  f8:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
   4:	6b636f4c 	blvs	18dbd3c <HwSpinLock_RegLst+0x18dbd3c>
   8:	75004449 	strvc	r4, [r0, #-1097]	; 0x449
   c:	42323369 	eorsmi	r3, r2, #-1543503871	; 0xa4000001
  10:	6f507469 	svcvs	0x00507469
  14:	5f5f0073 	svcpl	0x005f0073
  18:	33746e69 	cmncc	r4, #1680	; 0x690
  1c:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  20:	70537748 	subsvc	r7, r3, r8, asr #14
  24:	6f4c6e69 	svcvs	0x004c6e69
  28:	525f6b63 	subspl	r6, pc, #101376	; 0x18c00
  2c:	734c6765 	movtvc	r6, #51045	; 0xc765
  30:	2e2e0074 	mcrcs	0, 1, r0, cr14, cr4, {3}
  34:	7377682f 	cmnvc	r7, #3080192	; 0x2f0000
  38:	6c6e6970 	stclvs	9, cr6, [lr], #-448	; 0xfffffe40
  3c:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
  40:	77480063 	strbvc	r0, [r8, -r3, rrx]
  44:	6e697053 	mcrvs	0, 3, r7, cr9, cr3, {2}
  48:	6b636f4c 	blvs	18dbd80 <HwSpinLock_RegLst+0x18dbd80>
  4c:	75716341 	ldrbvc	r6, [r1, #-833]!	; 0x341
  50:	00657269 	rsbeq	r7, r5, r9, ror #4
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  5c:	61686320 	cmnvs	r8, r0, lsr #6
  60:	43620072 	cmnmi	r2, #114	; 0x72
  64:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
  68:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
  6c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
  70:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  74:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  78:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	7300746e 	movwvc	r7, #1134	; 0x46e
  84:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
  88:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  8c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  90:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  94:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  98:	65523233 	ldrbvs	r3, [r2, #-563]	; 0x233
  9c:	00797274 	rsbseq	r7, r9, r4, ror r2
  a0:	70537748 	subsvc	r7, r3, r8, asr #14
  a4:	6f4c6e69 	svcvs	0x004c6e69
  a8:	65526b63 	ldrbvs	r6, [r2, #-2915]	; 0xb63
  ac:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  b0:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
  b4:	65523233 	ldrbvs	r3, [r2, #-563]	; 0x233
  b8:	64644167 	strbtvs	r4, [r4], #-359	; 0x167
  bc:	5f5f0072 	svcpl	0x005f0072
  c0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
  c4:	745f3233 	ldrbvc	r3, [pc], #-563	; cc <.debug_str+0xcc>
  c8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  cc:	34204320 	strtcc	r4, [r0], #-800	; 0x320
  d0:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
  d4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xd20
  d8:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
  dc:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  e0:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
  e4:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
  e8:	346d2d78 	strbtcc	r2, [sp], #-3448	; 0xd78
  ec:	20672d20 	rsbcs	r2, r7, r0, lsr #26
  f0:	20304f2d 	eorscs	r4, r0, sp, lsr #30
  f4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0x32d
  f8:	3939633d 	ldmdbcc	r9!, {r0, r2, r3, r4, r5, r8, r9, sp, lr}
  fc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 100:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
 104:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
 108:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
 10c:	736e6f69 	cmnvc	lr, #420	; 0x1a4
 110:	64662d20 	strbtvs	r2, [r6], #-3360	; 0xd20
 114:	2d617461 	cfstrdcs	mvd7, [r1, #-388]!	; 0xfffffe7c
 118:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
 11c:	736e6f69 	cmnvc	lr, #420	; 0x1a4
 120:	736e7500 	cmnvc	lr, #0, 10
 124:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 128:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 12c:	6f6c0074 	svcvs	0x006c0074
 130:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 134:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 138:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 13c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 140:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 144:	53774800 	cmnpl	r7, #0, 16
 148:	4c6e6970 	stclmi	9, cr6, [lr], #-448	; 0xfffffe40
 14c:	546b636f 	strbtpl	r6, [fp], #-879	; 0x36f
 150:	63417972 	movtvs	r7, #6514	; 0x1972
 154:	72697571 	rsbvc	r7, r9, #473956352	; 0x1c400000
 158:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
 15c:	65533233 	ldrbvs	r3, [r3, #-563]	; 0x233
 160:	6c61566d 	stclvs	6, cr5, [r1], #-436	; 0xfffffe4c
 164:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
 168:	745f3233 	ldrbvc	r3, [pc], #-563	; 170 <.debug_str+0x170>
 16c:	7a697300 	bvc	1a5cd74 <HwSpinLock_RegLst+0x1a5cd74>
 170:	70797465 	rsbsvc	r7, r9, r5, ror #8
 174:	682f0065 	stmdavs	pc!, {r0, r2, r5, r6}	; <UNPREDICTABLE>
 178:	2f656d6f 	svccs	0x00656d6f
 17c:	6f6e6976 	svcvs	0x006e6976
 180:	43432f64 	movtmi	r2, #16228	; 0x3f64
 184:	30303233 	eorscc	r3, r0, r3, lsr r2
 188:	4b44535f 	blmi	1114f0c <HwSpinLock_RegLst+0x1114f0c>
 18c:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 190:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 194:	2f6b6473 	svccs	0x006b6473
 198:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 19c:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 1a0:	63672f62 	cmnvs	r7, #392	; 0x188
 1a4:	6f6c0063 	svcvs	0x006c0063
 1a8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1b8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1bc:	77480074 	smlsldxvc	r0, r8, r4, r0
 1c0:	6e697053 	mcrvs	0, 3, r7, cr9, cr3, {2}
 1c4:	6b636f4c 	blvs	18dbefc <HwSpinLock_RegLst+0x18dbefc>
 1c8:	74736554 	ldrbtvc	r6, [r3], #-1364	; 0x554
 1cc:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1d0:	5f323374 	svcpl	0x00323374
 1d4:	6f6c0074 	svcvs	0x006c0074
 1d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1dc:	7300746e 	movwvc	r7, #1134	; 0x46e
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 1e4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e8:	5f007261 	svcpl	0x00007261
 1ec:	6c6f6f42 	stclvs	15, cr6, [pc], #-264	; ec <.debug_str+0xec>
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000004a 	andeq	r0, r0, sl, asr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	200e4101 	andcs	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	0000007e 	andeq	r0, r0, lr, ror r0
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	200e4101 	andcs	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	0000004a 	andeq	r0, r0, sl, asr #32
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	180e4101 	stmdane	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	0000007c 	andeq	r0, r0, ip, ror r0
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26

i2c.o:     file format elf32-littlearm


Disassembly of section .rodata.g_ppui32I2CIntMap:

00000000 <g_ppui32I2CIntMap>:
   0:	40020000 	andmi	r0, r2, r0
   4:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata.g_i8I2CIntMapRows:

00000000 <g_i8I2CIntMapRows>:
   0:	00000001 	andeq	r0, r0, r1

Disassembly of section .text._I2CIntNumberGet:

00000000 <_I2CIntNumberGet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f240 0300 	movw	r3, #0
   c:	f2c0 0300 	movt	r3, #0
  10:	613b      	str	r3, [r7, #16]
  12:	2301      	movs	r3, #1
  14:	60fb      	str	r3, [r7, #12]
  16:	2300      	movs	r3, #0
  18:	617b      	str	r3, [r7, #20]
  1a:	e010      	b.n	3e <_I2CIntNumberGet+0x3e>
  1c:	697b      	ldr	r3, [r7, #20]
  1e:	00db      	lsls	r3, r3, #3
  20:	693a      	ldr	r2, [r7, #16]
  22:	4413      	add	r3, r2
  24:	681a      	ldr	r2, [r3, #0]
  26:	687b      	ldr	r3, [r7, #4]
  28:	429a      	cmp	r2, r3
  2a:	d105      	bne.n	38 <_I2CIntNumberGet+0x38>
  2c:	697b      	ldr	r3, [r7, #20]
  2e:	00db      	lsls	r3, r3, #3
  30:	693a      	ldr	r2, [r7, #16]
  32:	4413      	add	r3, r2
  34:	685b      	ldr	r3, [r3, #4]
  36:	e007      	b.n	48 <_I2CIntNumberGet+0x48>
  38:	697b      	ldr	r3, [r7, #20]
  3a:	3301      	adds	r3, #1
  3c:	617b      	str	r3, [r7, #20]
  3e:	697a      	ldr	r2, [r7, #20]
  40:	68fb      	ldr	r3, [r7, #12]
  42:	429a      	cmp	r2, r3
  44:	dbea      	blt.n	1c <_I2CIntNumberGet+0x1c>
  46:	2300      	movs	r3, #0
  48:	4618      	mov	r0, r3
  4a:	371c      	adds	r7, #28
  4c:	46bd      	mov	sp, r7
  4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  52:	4770      	bx	lr

Disassembly of section .text.I2CMasterInitExpClk:

00000000 <I2CMasterInitExpClk>:
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	68f8      	ldr	r0, [r7, #12]
  10:	f7ff fffe 	bl	0 <I2CMasterInitExpClk>
  14:	79fb      	ldrb	r3, [r7, #7]
  16:	2b00      	cmp	r3, #0
  18:	d005      	beq.n	26 <I2CMasterInitExpClk+0x26>
  1a:	f44f 53d4 	mov.w	r3, #6784	; 0x1a80
  1e:	f2c0 0306 	movt	r3, #6
  22:	617b      	str	r3, [r7, #20]
  24:	e004      	b.n	30 <I2CMasterInitExpClk+0x30>
  26:	f248 63a0 	movw	r3, #34464	; 0x86a0
  2a:	f2c0 0301 	movt	r3, #1
  2e:	617b      	str	r3, [r7, #20]
  30:	697a      	ldr	r2, [r7, #20]
  32:	4613      	mov	r3, r2
  34:	009b      	lsls	r3, r3, #2
  36:	4413      	add	r3, r2
  38:	009b      	lsls	r3, r3, #2
  3a:	461a      	mov	r2, r3
  3c:	68bb      	ldr	r3, [r7, #8]
  3e:	4413      	add	r3, r2
  40:	1e59      	subs	r1, r3, #1
  42:	697a      	ldr	r2, [r7, #20]
  44:	4613      	mov	r3, r2
  46:	009b      	lsls	r3, r3, #2
  48:	4413      	add	r3, r2
  4a:	009b      	lsls	r3, r3, #2
  4c:	fbb1 f3f3 	udiv	r3, r1, r3
  50:	3b01      	subs	r3, #1
  52:	613b      	str	r3, [r7, #16]
  54:	68fb      	ldr	r3, [r7, #12]
  56:	330c      	adds	r3, #12
  58:	693a      	ldr	r2, [r7, #16]
  5a:	601a      	str	r2, [r3, #0]
  5c:	68fb      	ldr	r3, [r7, #12]
  5e:	f503 637c 	add.w	r3, r3, #4032	; 0xfc0
  62:	681b      	ldr	r3, [r3, #0]
  64:	f003 0301 	and.w	r3, r3, #1
  68:	2b00      	cmp	r3, #0
  6a:	d014      	beq.n	96 <I2CMasterInitExpClk+0x96>
  6c:	68ba      	ldr	r2, [r7, #8]
  6e:	f244 737f 	movw	r3, #18303	; 0x477f
  72:	f2c0 1337 	movt	r3, #311	; 0x137
  76:	4413      	add	r3, r2
  78:	f24d 027d 	movw	r2, #53373	; 0xd07d
  7c:	f6c6 1244 	movt	r2, #26948	; 0x6944
  80:	fba2 1303 	umull	r1, r3, r2, r3
  84:	0ddb      	lsrs	r3, r3, #23
  86:	3b01      	subs	r3, #1
  88:	613b      	str	r3, [r7, #16]
  8a:	68fb      	ldr	r3, [r7, #12]
  8c:	330c      	adds	r3, #12
  8e:	693a      	ldr	r2, [r7, #16]
  90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  94:	601a      	str	r2, [r3, #0]
  96:	3718      	adds	r7, #24
  98:	46bd      	mov	sp, r7
  9a:	bd80      	pop	{r7, pc}

Disassembly of section .text.I2CSlaveInit:

00000000 <I2CSlaveInit>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	6878      	ldr	r0, [r7, #4]
   e:	f7ff fffe 	bl	0 <I2CSlaveInit>
  12:	687b      	ldr	r3, [r7, #4]
  14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  18:	78fa      	ldrb	r2, [r7, #3]
  1a:	601a      	str	r2, [r3, #0]
  1c:	3708      	adds	r7, #8
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .text.I2CSlaveAddressSet:

00000000 <I2CSlaveAddressSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	4613      	mov	r3, r2
   a:	460a      	mov	r2, r1
   c:	70fa      	strb	r2, [r7, #3]
   e:	70bb      	strb	r3, [r7, #2]
  10:	78fb      	ldrb	r3, [r7, #3]
  12:	2b00      	cmp	r3, #0
  14:	d002      	beq.n	1c <I2CSlaveAddressSet+0x1c>
  16:	2b01      	cmp	r3, #1
  18:	d006      	beq.n	28 <I2CSlaveAddressSet+0x28>
  1a:	e00e      	b.n	3a <I2CSlaveAddressSet+0x3a>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  22:	78ba      	ldrb	r2, [r7, #2]
  24:	601a      	str	r2, [r3, #0]
  26:	e008      	b.n	3a <I2CSlaveAddressSet+0x3a>
  28:	687b      	ldr	r3, [r7, #4]
  2a:	f603 031c 	addw	r3, r3, #2076	; 0x81c
  2e:	78ba      	ldrb	r2, [r7, #2]
  30:	f062 027f 	orn	r2, r2, #127	; 0x7f
  34:	b2d2      	uxtb	r2, r2
  36:	601a      	str	r2, [r3, #0]
  38:	bf00      	nop
  3a:	370c      	adds	r7, #12
  3c:	46bd      	mov	sp, r7
  3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  42:	4770      	bx	lr

Disassembly of section .text.I2CMasterEnable:

00000000 <I2CMasterEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3320      	adds	r3, #32
   c:	687a      	ldr	r2, [r7, #4]
   e:	3220      	adds	r2, #32
  10:	6812      	ldr	r2, [r2, #0]
  12:	f042 0210 	orr.w	r2, r2, #16
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.I2CSlaveEnable:

00000000 <I2CSlaveEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3320      	adds	r3, #32
   c:	687a      	ldr	r2, [r7, #4]
   e:	3220      	adds	r2, #32
  10:	6812      	ldr	r2, [r2, #0]
  12:	f042 0220 	orr.w	r2, r2, #32
  16:	601a      	str	r2, [r3, #0]
  18:	687b      	ldr	r3, [r7, #4]
  1a:	f603 0304 	addw	r3, r3, #2052	; 0x804
  1e:	2201      	movs	r2, #1
  20:	601a      	str	r2, [r3, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.I2CMasterDisable:

00000000 <I2CMasterDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3320      	adds	r3, #32
   c:	687a      	ldr	r2, [r7, #4]
   e:	3220      	adds	r2, #32
  10:	6812      	ldr	r2, [r2, #0]
  12:	f022 0210 	bic.w	r2, r2, #16
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.I2CSlaveDisable:

00000000 <I2CSlaveDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 0304 	addw	r3, r3, #2052	; 0x804
   e:	2200      	movs	r2, #0
  10:	601a      	str	r2, [r3, #0]
  12:	687b      	ldr	r3, [r7, #4]
  14:	3320      	adds	r3, #32
  16:	687a      	ldr	r2, [r7, #4]
  18:	3220      	adds	r2, #32
  1a:	6812      	ldr	r2, [r2, #0]
  1c:	f022 0220 	bic.w	r2, r2, #32
  20:	601a      	str	r2, [r3, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.I2CIntRegister:

00000000 <I2CIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	f7ff fffe 	bl	0 <I2CIntRegister>
  10:	60f8      	str	r0, [r7, #12]
  12:	68f8      	ldr	r0, [r7, #12]
  14:	6839      	ldr	r1, [r7, #0]
  16:	f7ff fffe 	bl	0 <IntRegister>
  1a:	68f8      	ldr	r0, [r7, #12]
  1c:	f7ff fffe 	bl	0 <IntEnable>
  20:	3710      	adds	r7, #16
  22:	46bd      	mov	sp, r7
  24:	bd80      	pop	{r7, pc}
  26:	bf00      	nop

Disassembly of section .text.I2CIntUnregister:

00000000 <I2CIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6878      	ldr	r0, [r7, #4]
   a:	f7ff fffe 	bl	0 <I2CIntUnregister>
   e:	60f8      	str	r0, [r7, #12]
  10:	68f8      	ldr	r0, [r7, #12]
  12:	f7ff fffe 	bl	0 <IntDisable>
  16:	68f8      	ldr	r0, [r7, #12]
  18:	f7ff fffe 	bl	0 <IntUnregister>
  1c:	3710      	adds	r7, #16
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .text.I2CMasterIntEnable:

00000000 <I2CMasterIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3310      	adds	r3, #16
   c:	2201      	movs	r2, #1
   e:	601a      	str	r2, [r3, #0]
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.I2CMasterIntEnableEx:

00000000 <I2CMasterIntEnableEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3310      	adds	r3, #16
   e:	687a      	ldr	r2, [r7, #4]
  10:	3210      	adds	r2, #16
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	430a      	orrs	r2, r1
  18:	601a      	str	r2, [r3, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.I2CSlaveIntEnable:

00000000 <I2CSlaveIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 030c 	addw	r3, r3, #2060	; 0x80c
   e:	687a      	ldr	r2, [r7, #4]
  10:	f602 020c 	addw	r2, r2, #2060	; 0x80c
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 0201 	orr.w	r2, r2, #1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.I2CSlaveIntEnableEx:

00000000 <I2CSlaveIntEnableEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 030c 	addw	r3, r3, #2060	; 0x80c
  10:	687a      	ldr	r2, [r7, #4]
  12:	f602 020c 	addw	r2, r2, #2060	; 0x80c
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	430a      	orrs	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.I2CMasterIntDisable:

00000000 <I2CMasterIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3310      	adds	r3, #16
   c:	2200      	movs	r2, #0
   e:	601a      	str	r2, [r3, #0]
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.I2CMasterIntDisableEx:

00000000 <I2CMasterIntDisableEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3310      	adds	r3, #16
   e:	687a      	ldr	r2, [r7, #4]
  10:	3210      	adds	r2, #16
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	43d2      	mvns	r2, r2
  18:	400a      	ands	r2, r1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.I2CSlaveIntDisable:

00000000 <I2CSlaveIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 030c 	addw	r3, r3, #2060	; 0x80c
   e:	687a      	ldr	r2, [r7, #4]
  10:	f602 020c 	addw	r2, r2, #2060	; 0x80c
  14:	6812      	ldr	r2, [r2, #0]
  16:	f022 0201 	bic.w	r2, r2, #1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.I2CSlaveIntDisableEx:

00000000 <I2CSlaveIntDisableEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 030c 	addw	r3, r3, #2060	; 0x80c
  10:	687a      	ldr	r2, [r7, #4]
  12:	f602 020c 	addw	r2, r2, #2060	; 0x80c
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	43d2      	mvns	r2, r2
  1c:	400a      	ands	r2, r1
  1e:	601a      	str	r2, [r3, #0]
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.I2CMasterIntStatus:

00000000 <I2CMasterIntStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d008      	beq.n	24 <I2CMasterIntStatus+0x24>
  12:	687b      	ldr	r3, [r7, #4]
  14:	3318      	adds	r3, #24
  16:	681b      	ldr	r3, [r3, #0]
  18:	2b00      	cmp	r3, #0
  1a:	bf0c      	ite	eq
  1c:	2300      	moveq	r3, #0
  1e:	2301      	movne	r3, #1
  20:	b2db      	uxtb	r3, r3
  22:	e007      	b.n	34 <I2CMasterIntStatus+0x34>
  24:	687b      	ldr	r3, [r7, #4]
  26:	3314      	adds	r3, #20
  28:	681b      	ldr	r3, [r3, #0]
  2a:	2b00      	cmp	r3, #0
  2c:	bf0c      	ite	eq
  2e:	2300      	moveq	r3, #0
  30:	2301      	movne	r3, #1
  32:	b2db      	uxtb	r3, r3
  34:	4618      	mov	r0, r3
  36:	370c      	adds	r7, #12
  38:	46bd      	mov	sp, r7
  3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  3e:	4770      	bx	lr

Disassembly of section .text.I2CMasterIntStatusEx:

00000000 <I2CMasterIntStatusEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d003      	beq.n	1a <I2CMasterIntStatusEx+0x1a>
  12:	687b      	ldr	r3, [r7, #4]
  14:	3318      	adds	r3, #24
  16:	681b      	ldr	r3, [r3, #0]
  18:	e002      	b.n	20 <I2CMasterIntStatusEx+0x20>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	3314      	adds	r3, #20
  1e:	681b      	ldr	r3, [r3, #0]
  20:	4618      	mov	r0, r3
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.I2CSlaveIntStatus:

00000000 <I2CSlaveIntStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d009      	beq.n	26 <I2CSlaveIntStatus+0x26>
  12:	687b      	ldr	r3, [r7, #4]
  14:	f603 0314 	addw	r3, r3, #2068	; 0x814
  18:	681b      	ldr	r3, [r3, #0]
  1a:	2b00      	cmp	r3, #0
  1c:	bf0c      	ite	eq
  1e:	2300      	moveq	r3, #0
  20:	2301      	movne	r3, #1
  22:	b2db      	uxtb	r3, r3
  24:	e008      	b.n	38 <I2CSlaveIntStatus+0x38>
  26:	687b      	ldr	r3, [r7, #4]
  28:	f503 6301 	add.w	r3, r3, #2064	; 0x810
  2c:	681b      	ldr	r3, [r3, #0]
  2e:	2b00      	cmp	r3, #0
  30:	bf0c      	ite	eq
  32:	2300      	moveq	r3, #0
  34:	2301      	movne	r3, #1
  36:	b2db      	uxtb	r3, r3
  38:	4618      	mov	r0, r3
  3a:	370c      	adds	r7, #12
  3c:	46bd      	mov	sp, r7
  3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  42:	4770      	bx	lr

Disassembly of section .text.I2CSlaveIntStatusEx:

00000000 <I2CSlaveIntStatusEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d004      	beq.n	1c <I2CSlaveIntStatusEx+0x1c>
  12:	687b      	ldr	r3, [r7, #4]
  14:	f603 0314 	addw	r3, r3, #2068	; 0x814
  18:	681b      	ldr	r3, [r3, #0]
  1a:	e003      	b.n	24 <I2CSlaveIntStatusEx+0x24>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f503 6301 	add.w	r3, r3, #2064	; 0x810
  22:	681b      	ldr	r3, [r3, #0]
  24:	4618      	mov	r0, r3
  26:	370c      	adds	r7, #12
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.I2CMasterIntClear:

00000000 <I2CMasterIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	331c      	adds	r3, #28
   c:	2201      	movs	r2, #1
   e:	601a      	str	r2, [r3, #0]
  10:	687b      	ldr	r3, [r7, #4]
  12:	3318      	adds	r3, #24
  14:	2201      	movs	r2, #1
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.I2CMasterIntClearEx:

00000000 <I2CMasterIntClearEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	331c      	adds	r3, #28
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2CSlaveIntClear:

00000000 <I2CSlaveIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 0318 	addw	r3, r3, #2072	; 0x818
   e:	2201      	movs	r2, #1
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2CSlaveIntClearEx:

00000000 <I2CSlaveIntClearEx>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 0318 	addw	r3, r3, #2072	; 0x818
  10:	683a      	ldr	r2, [r7, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.I2CMasterSlaveAddrSet:

00000000 <I2CMasterSlaveAddrSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	4613      	mov	r3, r2
   a:	460a      	mov	r2, r1
   c:	70fa      	strb	r2, [r7, #3]
   e:	70bb      	strb	r3, [r7, #2]
  10:	687b      	ldr	r3, [r7, #4]
  12:	78fa      	ldrb	r2, [r7, #3]
  14:	0051      	lsls	r1, r2, #1
  16:	78ba      	ldrb	r2, [r7, #2]
  18:	430a      	orrs	r2, r1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.I2CMasterLineStateGet:

00000000 <I2CMasterLineStateGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	332c      	adds	r3, #44	; 0x2c
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.I2CMasterBusy:

00000000 <I2CMasterBusy>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3304      	adds	r3, #4
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0301 	and.w	r3, r3, #1
  12:	2b00      	cmp	r3, #0
  14:	d001      	beq.n	1a <I2CMasterBusy+0x1a>
  16:	2301      	movs	r3, #1
  18:	e000      	b.n	1c <I2CMasterBusy+0x1c>
  1a:	2300      	movs	r3, #0
  1c:	4618      	mov	r0, r3
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.I2CMasterBusBusy:

00000000 <I2CMasterBusBusy>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3304      	adds	r3, #4
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  12:	2b00      	cmp	r3, #0
  14:	d001      	beq.n	1a <I2CMasterBusBusy+0x1a>
  16:	2301      	movs	r3, #1
  18:	e000      	b.n	1c <I2CMasterBusBusy+0x1c>
  1a:	2300      	movs	r3, #0
  1c:	4618      	mov	r0, r3
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.I2CMasterControl:

00000000 <I2CMasterControl>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3304      	adds	r3, #4
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2CMasterErr:

00000000 <I2CMasterErr>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3304      	adds	r3, #4
   c:	681b      	ldr	r3, [r3, #0]
   e:	60fb      	str	r3, [r7, #12]
  10:	68fb      	ldr	r3, [r7, #12]
  12:	f003 0301 	and.w	r3, r3, #1
  16:	2b00      	cmp	r3, #0
  18:	d001      	beq.n	1e <I2CMasterErr+0x1e>
  1a:	2300      	movs	r3, #0
  1c:	e009      	b.n	32 <I2CMasterErr+0x32>
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	f003 0312 	and.w	r3, r3, #18
  24:	2b00      	cmp	r3, #0
  26:	d003      	beq.n	30 <I2CMasterErr+0x30>
  28:	68fb      	ldr	r3, [r7, #12]
  2a:	f003 031c 	and.w	r3, r3, #28
  2e:	e000      	b.n	32 <I2CMasterErr+0x32>
  30:	2300      	movs	r3, #0
  32:	4618      	mov	r0, r3
  34:	3714      	adds	r7, #20
  36:	46bd      	mov	sp, r7
  38:	f85d 7b04 	ldr.w	r7, [sp], #4
  3c:	4770      	bx	lr
  3e:	bf00      	nop

Disassembly of section .text.I2CMasterDataPut:

00000000 <I2CMasterDataPut>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	3308      	adds	r3, #8
  10:	78fa      	ldrb	r2, [r7, #3]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.I2CMasterDataGet:

00000000 <I2CMasterDataGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3308      	adds	r3, #8
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.I2CMasterTimeoutSet:

00000000 <I2CMasterTimeoutSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3324      	adds	r3, #36	; 0x24
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2CSlaveACKOverride:

00000000 <I2CSlaveACKOverride>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d00a      	beq.n	28 <I2CSlaveACKOverride+0x28>
  12:	687b      	ldr	r3, [r7, #4]
  14:	f503 6302 	add.w	r3, r3, #2080	; 0x820
  18:	687a      	ldr	r2, [r7, #4]
  1a:	f502 6202 	add.w	r2, r2, #2080	; 0x820
  1e:	6812      	ldr	r2, [r2, #0]
  20:	f042 0201 	orr.w	r2, r2, #1
  24:	601a      	str	r2, [r3, #0]
  26:	e009      	b.n	3c <I2CSlaveACKOverride+0x3c>
  28:	687b      	ldr	r3, [r7, #4]
  2a:	f503 6302 	add.w	r3, r3, #2080	; 0x820
  2e:	687a      	ldr	r2, [r7, #4]
  30:	f502 6202 	add.w	r2, r2, #2080	; 0x820
  34:	6812      	ldr	r2, [r2, #0]
  36:	f022 0201 	bic.w	r2, r2, #1
  3a:	601a      	str	r2, [r3, #0]
  3c:	370c      	adds	r7, #12
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.I2CSlaveACKValueSet:

00000000 <I2CSlaveACKValueSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d00a      	beq.n	28 <I2CSlaveACKValueSet+0x28>
  12:	687b      	ldr	r3, [r7, #4]
  14:	f503 6302 	add.w	r3, r3, #2080	; 0x820
  18:	687a      	ldr	r2, [r7, #4]
  1a:	f502 6202 	add.w	r2, r2, #2080	; 0x820
  1e:	6812      	ldr	r2, [r2, #0]
  20:	f022 0202 	bic.w	r2, r2, #2
  24:	601a      	str	r2, [r3, #0]
  26:	e009      	b.n	3c <I2CSlaveACKValueSet+0x3c>
  28:	687b      	ldr	r3, [r7, #4]
  2a:	f503 6302 	add.w	r3, r3, #2080	; 0x820
  2e:	687a      	ldr	r2, [r7, #4]
  30:	f502 6202 	add.w	r2, r2, #2080	; 0x820
  34:	6812      	ldr	r2, [r2, #0]
  36:	f042 0202 	orr.w	r2, r2, #2
  3a:	601a      	str	r2, [r3, #0]
  3c:	370c      	adds	r7, #12
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.I2CSlaveStatus:

00000000 <I2CSlaveStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 0304 	addw	r3, r3, #2052	; 0x804
   e:	681b      	ldr	r3, [r3, #0]
  10:	4618      	mov	r0, r3
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2CSlaveDataPut:

00000000 <I2CSlaveDataPut>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f603 0308 	addw	r3, r3, #2056	; 0x808
  12:	78fa      	ldrb	r2, [r7, #3]
  14:	601a      	str	r2, [r3, #0]
  16:	370c      	adds	r7, #12
  18:	46bd      	mov	sp, r7
  1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  1e:	4770      	bx	lr

Disassembly of section .text.I2CSlaveDataGet:

00000000 <I2CSlaveDataGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 0308 	addw	r3, r3, #2056	; 0x808
   e:	681b      	ldr	r3, [r3, #0]
  10:	4618      	mov	r0, r3
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2CTxFIFOConfigSet:

00000000 <I2CTxFIFOConfigSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 7304 	addw	r3, r3, #3844	; 0xf04
  10:	461a      	mov	r2, r3
  12:	687b      	ldr	r3, [r7, #4]
  14:	f603 7304 	addw	r3, r3, #3844	; 0xf04
  18:	681b      	ldr	r3, [r3, #0]
  1a:	0c1b      	lsrs	r3, r3, #16
  1c:	041b      	lsls	r3, r3, #16
  1e:	6013      	str	r3, [r2, #0]
  20:	687b      	ldr	r3, [r7, #4]
  22:	f603 7304 	addw	r3, r3, #3844	; 0xf04
  26:	687a      	ldr	r2, [r7, #4]
  28:	f602 7204 	addw	r2, r2, #3844	; 0xf04
  2c:	6811      	ldr	r1, [r2, #0]
  2e:	683a      	ldr	r2, [r7, #0]
  30:	430a      	orrs	r2, r1
  32:	601a      	str	r2, [r3, #0]
  34:	370c      	adds	r7, #12
  36:	46bd      	mov	sp, r7
  38:	f85d 7b04 	ldr.w	r7, [sp], #4
  3c:	4770      	bx	lr
  3e:	bf00      	nop

Disassembly of section .text.I2CTxFIFOFlush:

00000000 <I2CTxFIFOFlush>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 7304 	addw	r3, r3, #3844	; 0xf04
   e:	687a      	ldr	r2, [r7, #4]
  10:	f602 7204 	addw	r2, r2, #3844	; 0xf04
  14:	6812      	ldr	r2, [r2, #0]
  16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.I2CRxFIFOConfigSet:

00000000 <I2CRxFIFOConfigSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 7304 	addw	r3, r3, #3844	; 0xf04
  10:	687a      	ldr	r2, [r7, #4]
  12:	f602 7204 	addw	r2, r2, #3844	; 0xf04
  16:	6812      	ldr	r2, [r2, #0]
  18:	b292      	uxth	r2, r2
  1a:	601a      	str	r2, [r3, #0]
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f603 7304 	addw	r3, r3, #3844	; 0xf04
  22:	687a      	ldr	r2, [r7, #4]
  24:	f602 7204 	addw	r2, r2, #3844	; 0xf04
  28:	6811      	ldr	r1, [r2, #0]
  2a:	683a      	ldr	r2, [r7, #0]
  2c:	430a      	orrs	r2, r1
  2e:	601a      	str	r2, [r3, #0]
  30:	370c      	adds	r7, #12
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.I2CRxFIFOFlush:

00000000 <I2CRxFIFOFlush>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 7304 	addw	r3, r3, #3844	; 0xf04
   e:	687a      	ldr	r2, [r7, #4]
  10:	f602 7204 	addw	r2, r2, #3844	; 0xf04
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.I2CFIFOStatus:

00000000 <I2CFIFOStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 7308 	addw	r3, r3, #3848	; 0xf08
   e:	681b      	ldr	r3, [r3, #0]
  10:	4618      	mov	r0, r3
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2CFIFODataPut:

00000000 <I2CFIFODataPut>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	bf00      	nop
   e:	687b      	ldr	r3, [r7, #4]
  10:	f603 7308 	addw	r3, r3, #3848	; 0xf08
  14:	681b      	ldr	r3, [r3, #0]
  16:	f003 0302 	and.w	r3, r3, #2
  1a:	2b00      	cmp	r3, #0
  1c:	d1f7      	bne.n	e <I2CFIFODataPut+0xe>
  1e:	687b      	ldr	r3, [r7, #4]
  20:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
  24:	78fa      	ldrb	r2, [r7, #3]
  26:	601a      	str	r2, [r3, #0]
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.I2CFIFODataPutNonBlocking:

00000000 <I2CFIFODataPutNonBlocking>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f603 7308 	addw	r3, r3, #3848	; 0xf08
  12:	681b      	ldr	r3, [r3, #0]
  14:	f003 0302 	and.w	r3, r3, #2
  18:	2b00      	cmp	r3, #0
  1a:	d001      	beq.n	20 <I2CFIFODataPutNonBlocking+0x20>
  1c:	2300      	movs	r3, #0
  1e:	e005      	b.n	2c <I2CFIFODataPutNonBlocking+0x2c>
  20:	687b      	ldr	r3, [r7, #4]
  22:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
  26:	78fa      	ldrb	r2, [r7, #3]
  28:	601a      	str	r2, [r3, #0]
  2a:	2301      	movs	r3, #1
  2c:	4618      	mov	r0, r3
  2e:	370c      	adds	r7, #12
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.I2CFIFODataGet:

00000000 <I2CFIFODataGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	bf00      	nop
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 7308 	addw	r3, r3, #3848	; 0xf08
  10:	681b      	ldr	r3, [r3, #0]
  12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  16:	2b00      	cmp	r3, #0
  18:	d1f7      	bne.n	a <I2CFIFODataGet+0xa>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
  20:	681b      	ldr	r3, [r3, #0]
  22:	4618      	mov	r0, r3
  24:	370c      	adds	r7, #12
  26:	46bd      	mov	sp, r7
  28:	f85d 7b04 	ldr.w	r7, [sp], #4
  2c:	4770      	bx	lr
  2e:	bf00      	nop

Disassembly of section .text.I2CFIFODataGetNonBlocking:

00000000 <I2CFIFODataGetNonBlocking>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 7308 	addw	r3, r3, #3848	; 0xf08
  10:	681b      	ldr	r3, [r3, #0]
  12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  16:	2b00      	cmp	r3, #0
  18:	d001      	beq.n	1e <I2CFIFODataGetNonBlocking+0x1e>
  1a:	2300      	movs	r3, #0
  1c:	e007      	b.n	2e <I2CFIFODataGetNonBlocking+0x2e>
  1e:	687b      	ldr	r3, [r7, #4]
  20:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
  24:	681b      	ldr	r3, [r3, #0]
  26:	b2da      	uxtb	r2, r3
  28:	683b      	ldr	r3, [r7, #0]
  2a:	701a      	strb	r2, [r3, #0]
  2c:	2301      	movs	r3, #1
  2e:	4618      	mov	r0, r3
  30:	370c      	adds	r7, #12
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.I2CMasterBurstLengthSet:

00000000 <I2CMasterBurstLengthSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	3330      	adds	r3, #48	; 0x30
  10:	78fa      	ldrb	r2, [r7, #3]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.I2CMasterBurstCountGet:

00000000 <I2CMasterBurstCountGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3334      	adds	r3, #52	; 0x34
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.I2CMasterGlitchFilterConfigSet:

00000000 <I2CMasterGlitchFilterConfigSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	330c      	adds	r3, #12
   e:	687a      	ldr	r2, [r7, #4]
  10:	320c      	adds	r2, #12
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	430a      	orrs	r2, r1
  18:	601a      	str	r2, [r3, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.I2CSlaveFIFOEnable:

00000000 <I2CSlaveFIFOEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f603 0304 	addw	r3, r3, #2052	; 0x804
  10:	683a      	ldr	r2, [r7, #0]
  12:	f042 0201 	orr.w	r2, r2, #1
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.I2CSlaveFIFODisable:

00000000 <I2CSlaveFIFODisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f603 0304 	addw	r3, r3, #2052	; 0x804
   e:	2201      	movs	r2, #1
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000ba4 	andeq	r0, r0, r4, lsr #23
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000005a4 	andeq	r0, r0, r4, lsr #11
  10:	0000dd01 	andeq	sp, r0, r1, lsl #26
  14:	00033600 	andeq	r3, r3, r0, lsl #12
	...
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	00000366 	andeq	r0, r0, r6, ror #6
  2c:	0002ac03 	andeq	sl, r2, r3, lsl #24
  30:	371c0200 	ldrcc	r0, [ip, -r0, lsl #4]
  34:	02000000 	andeq	r0, r0, #0
  38:	03080801 	movweq	r0, #34817	; 0x8801
  3c:	02020000 	andeq	r0, r2, #0
  40:	0000ae05 	andeq	sl, r0, r5, lsl #28
  44:	07020200 	streq	r0, [r2, -r0, lsl #4]
  48:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  4c:	6b050402 	blvs	141010 <I2CSlaveIntDisable+0x141010>
  50:	03000002 	movweq	r0, #2
  54:	000000e6 	andeq	r0, r0, r6, ror #1
  58:	005e3802 	subseq	r3, lr, r2, lsl #16
  5c:	04020000 	streq	r0, [r2], #-0
  60:	0004a107 	andeq	sl, r4, r7, lsl #2
  64:	05080200 	streq	r0, [r8, #-512]	; 0x200
  68:	00000239 	andeq	r0, r0, r9, lsr r2
  6c:	72070802 	andvc	r0, r7, #131072	; 0x20000
  70:	04000003 	streq	r0, [r0], #-3
  74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  78:	04020074 	streq	r0, [r2], #-116	; 0x74
  7c:	0003a107 	andeq	sl, r3, r7, lsl #2
  80:	01810300 	orreq	r0, r1, r0, lsl #6
  84:	2a030000 	bcs	c008c <I2CSlaveIntDisable+0xc008c>
  88:	0000002c 	andeq	r0, r0, ip, lsr #32
  8c:	00038903 	andeq	r8, r3, r3, lsl #18
  90:	53420300 	movtpl	r0, #8960	; 0x2300
  94:	03000000 	movweq	r0, #0
  98:	0000028e 	andeq	r0, r0, lr, lsl #5
  9c:	00735f03 	rsbseq	r5, r3, r3, lsl #30
  a0:	06050000 	streq	r0, [r5], -r0
  a4:	0000a204 	andeq	sl, r0, r4, lsl #4
  a8:	02f70700 	rscseq	r0, r7, #0, 14
  ac:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
  b0:	0000008c 	andeq	r0, r0, ip, lsl #1
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000054 	andeq	r0, r0, r4, asr r0
  bc:	00fb9c01 	rscseq	r9, fp, r1, lsl #24
  c0:	ee080000 	cdp	0, 0, cr0, cr8, cr0, {0}
  c4:	01000002 	tsteq	r0, r2
  c8:	00008c69 	andeq	r8, r0, r9, ror #24
  cc:	64910200 	ldrvs	r0, [r1], #512	; 0x200
  d0:	0000b809 	andeq	fp, r0, r9, lsl #16
  d4:	976b0100 	strbls	r0, [fp, -r0, lsl #2]!
  d8:	02000000 	andeq	r0, r0, #0
  dc:	87097491 			; <UNDEFINED> instruction: 0x87097491
  e0:	01000002 	tsteq	r0, r2
  e4:	0000976b 	andeq	r9, r0, fp, ror #14
  e8:	6c910200 	lfmvs	f0, 4, [r1], {0}
  ec:	00014f09 	andeq	r4, r1, r9, lsl #30
  f0:	126c0100 	rsbne	r0, ip, #0, 2
  f4:	02000001 	andeq	r0, r0, #1
  f8:	0a007091 	beq	1c344 <I2CSlaveIntDisable+0x1c344>
  fc:	0000008c 	andeq	r0, r0, ip, lsl #1
 100:	0000010b 	andeq	r0, r0, fp, lsl #2
 104:	00010b0b 	andeq	r0, r1, fp, lsl #22
 108:	02000100 	andeq	r0, r0, #0, 2
 10c:	00be0704 	adcseq	r0, lr, r4, lsl #14
 110:	04060000 	streq	r0, [r6], #-0
 114:	000000fb 	strdeq	r0, [r0], -fp
 118:	0003ae0c 	andeq	sl, r3, ip, lsl #28
 11c:	00aa0100 	adceq	r0, sl, r0, lsl #2
 120:	9c000000 	stcls	0, cr0, [r0], {-0}
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	0001749c 	muleq	r1, ip, r4
 12c:	02ee0800 	rsceq	r0, lr, #0, 16
 130:	aa010000 	bge	40138 <I2CSlaveIntDisable+0x40138>
 134:	0000008c 	andeq	r0, r0, ip, lsl #1
 138:	086c9102 	stmdaeq	ip!, {r1, r8, ip, pc}^
 13c:	00000144 	andeq	r0, r0, r4, asr #2
 140:	008caa01 	addeq	sl, ip, r1, lsl #20
 144:	91020000 	mrsls	r0, (UNDEF: 2)
 148:	03160868 	tsteq	r6, #104, 16	; 0x680000
 14c:	ab010000 	blge	40154 <I2CSlaveIntDisable+0x40154>
 150:	00000174 	andeq	r0, r0, r4, ror r1
 154:	09679102 	stmdbeq	r7!, {r1, r8, ip, pc}^
 158:	0000042c 	andeq	r0, r0, ip, lsr #8
 15c:	008cad01 	addeq	sl, ip, r1, lsl #26
 160:	91020000 	mrsls	r0, (UNDEF: 2)
 164:	00a60974 	adceq	r0, r6, r4, ror r9
 168:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
 16c:	0000008c 	andeq	r0, r0, ip, lsl #1
 170:	00709102 	rsbseq	r9, r0, r2, lsl #2
 174:	84020102 	strhi	r0, [r2], #-258	; 0x102
 178:	0c000004 	stceq	0, cr0, [r0], {4}
 17c:	00000547 	andeq	r0, r0, r7, asr #10
 180:	0000ed01 	andeq	lr, r0, r1, lsl #26
 184:	00220000 	eoreq	r0, r2, r0
 188:	9c010000 	stcls	0, cr0, [r1], {-0}
 18c:	000001ad 	andeq	r0, r0, sp, lsr #3
 190:	0002ee08 	andeq	lr, r2, r8, lsl #28
 194:	8ced0100 	stfhie	f0, [sp]
 198:	02000000 	andeq	r0, r0, #0
 19c:	54087491 	strpl	r7, [r8], #-1169	; 0x491
 1a0:	01000005 	tsteq	r0, r5
 1a4:	000081ed 	andeq	r8, r0, sp, ror #3
 1a8:	73910200 	orrsvc	r0, r1, #0, 4
 1ac:	044a0d00 	strbeq	r0, [sl], #-3328	; 0xd00
 1b0:	11010000 	mrsne	r0, (UNDEF: 1)
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00004400 	andeq	r4, r0, r0, lsl #8
 1bc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
 1c0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1c4:	000002ee 	andeq	r0, r0, lr, ror #5
 1c8:	8c011101 	stfhis	f1, [r1], {1}
 1cc:	02000000 	andeq	r0, r0, #0
 1d0:	c20e7491 	andgt	r7, lr, #-1862270976	; 0x91000000
 1d4:	01000003 	tsteq	r0, r3
 1d8:	00810111 	addeq	r0, r1, r1, lsl r1
 1dc:	91020000 	mrsls	r0, (UNDEF: 2)
 1e0:	05540e73 	ldrbeq	r0, [r4, #-3699]	; 0xe73
 1e4:	11010000 	mrsne	r0, (UNDEF: 1)
 1e8:	00008101 	andeq	r8, r0, r1, lsl #2
 1ec:	72910200 	addsvc	r0, r1, #0, 4
 1f0:	01fd0d00 	mvnseq	r0, r0, lsl #26
 1f4:	3f010000 	svccc	0x00010000
 1f8:	00000001 	andeq	r0, r0, r1
 1fc:	00002200 	andeq	r2, r0, r0, lsl #4
 200:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
 204:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 208:	000002ee 	andeq	r0, r0, lr, ror #5
 20c:	8c013f01 	stchi	15, cr3, [r1], {1}
 210:	02000000 	andeq	r0, r0, #0
 214:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 218:	000002ca 	andeq	r0, r0, sl, asr #5
 21c:	00015801 	andeq	r5, r1, r1, lsl #16
 220:	2c000000 	stccs	0, cr0, [r0], {-0}
 224:	01000000 	mrseq	r0, (UNDEF: 0)
 228:	00023d9c 	muleq	r2, ip, sp
 22c:	02ee0e00 	rsceq	r0, lr, #0, 28
 230:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
 234:	00008c01 	andeq	r8, r0, r1, lsl #24
 238:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 23c:	02470d00 	subeq	r0, r7, #0, 26
 240:	76010000 	strvc	r0, [r1], -r0
 244:	00000001 	andeq	r0, r0, r1
 248:	00002200 	andeq	r2, r0, r0, lsl #4
 24c:	639c0100 	orrsvs	r0, ip, #0, 2
 250:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 254:	000002ee 	andeq	r0, r0, lr, ror #5
 258:	8c017601 	stchi	6, cr7, [r1], {1}
 25c:	02000000 	andeq	r0, r0, #0
 260:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 264:	000004fc 	strdeq	r0, [r0], -ip
 268:	00018f01 	andeq	r8, r1, r1, lsl #30
 26c:	2c000000 	stccs	0, cr0, [r0], {-0}
 270:	01000000 	mrseq	r0, (UNDEF: 0)
 274:	0002899c 	muleq	r2, ip, r9
 278:	02ee0e00 	rsceq	r0, lr, #0, 28
 27c:	8f010000 	svchi	0x00010000
 280:	00008c01 	andeq	r8, r0, r1, lsl #24
 284:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 288:	04ca0f00 	strbeq	r0, [sl], #3840	; 0xf00
 28c:	b7010000 	strlt	r0, [r1, -r0]
 290:	00000001 	andeq	r0, r0, r1
 294:	00002600 	andeq	r2, r0, r0, lsl #12
 298:	cd9c0100 	ldfgts	f0, [ip]
 29c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 2a0:	000002ee 	andeq	r0, r0, lr, ror #5
 2a4:	8c01b701 	stchi	7, cr11, [r1], {1}
 2a8:	02000000 	andeq	r0, r0, #0
 2ac:	000e6c91 	muleq	lr, r1, ip
 2b0:	01000000 	mrseq	r0, (UNDEF: 0)
 2b4:	00a301b7 	strhteq	r0, [r3], r7
 2b8:	91020000 	mrsls	r0, (UNDEF: 2)
 2bc:	031c1068 	tsteq	ip, #104	; 0x68
 2c0:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
 2c4:	00008c01 	andeq	r8, r0, r1, lsl #24
 2c8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 2cc:	010f0f00 	tsteq	pc, r0, lsl #30
 2d0:	e3010000 	movw	r0, #4096	; 0x1000
 2d4:	00000001 	andeq	r0, r0, r1
 2d8:	00002200 	andeq	r2, r0, r0, lsl #4
 2dc:	029c0100 	addseq	r0, ip, #0, 2
 2e0:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 2e4:	000002ee 	andeq	r0, r0, lr, ror #5
 2e8:	8c01e301 	stchi	3, cr14, [r1], {1}
 2ec:	02000000 	andeq	r0, r0, #0
 2f0:	1c106c91 	ldcne	12, cr6, [r0], {145}	; 0x91
 2f4:	01000003 	tsteq	r0, r3
 2f8:	008c01e5 	addeq	r0, ip, r5, ror #3
 2fc:	91020000 	mrsls	r0, (UNDEF: 2)
 300:	360d0074 			; <UNDEFINED> instruction: 0x360d0074
 304:	01000000 	mrseq	r0, (UNDEF: 0)
 308:	0000020a 	andeq	r0, r0, sl, lsl #4
 30c:	001a0000 	andseq	r0, sl, r0
 310:	9c010000 	stcls	0, cr0, [r1], {-0}
 314:	00000328 	andeq	r0, r0, r8, lsr #6
 318:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 31c:	020a0100 	andeq	r0, sl, #0, 2
 320:	0000008c 	andeq	r0, r0, ip, lsl #1
 324:	00749102 	rsbseq	r9, r4, r2, lsl #2
 328:	0002d90d 	andeq	sp, r2, sp, lsl #18
 32c:	02360100 	eorseq	r0, r6, #0, 2
 330:	00000000 	andeq	r0, r0, r0
 334:	00000024 	andeq	r0, r0, r4, lsr #32
 338:	035d9c01 	cmpeq	sp, #256	; 0x100
 33c:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 340:	01000002 	tsteq	r0, r2
 344:	008c0236 	addeq	r0, ip, r6, lsr r2
 348:	91020000 	mrsls	r0, (UNDEF: 2)
 34c:	00290e74 	eoreq	r0, r9, r4, ror lr
 350:	36010000 	strcc	r0, [r1], -r0
 354:	00008c02 	andeq	r8, r0, r2, lsl #24
 358:	70910200 	addsvc	r0, r1, r0, lsl #4
 35c:	029a0d00 	addseq	r0, sl, #0, 26
 360:	4f010000 	svcmi	0x00010000
 364:	00000002 	andeq	r0, r0, r2
 368:	00002600 	andeq	r2, r0, r0, lsl #12
 36c:	839c0100 	orrshi	r0, ip, #0, 2
 370:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 374:	000002ee 	andeq	r0, r0, lr, ror #5
 378:	8c024f01 	stchi	15, cr4, [r2], {1}
 37c:	02000000 	andeq	r0, r0, #0
 380:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 384:	0000016d 	andeq	r0, r0, sp, ror #2
 388:	00027801 	andeq	r7, r2, r1, lsl #16
 38c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 390:	01000000 	mrseq	r0, (UNDEF: 0)
 394:	0003b89c 	muleq	r3, ip, r8
 398:	02ee0e00 	rsceq	r0, lr, #0, 28
 39c:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
 3a0:	00008c02 	andeq	r8, r0, r2, lsl #24
 3a4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3a8:	0000290e 	andeq	r2, r0, lr, lsl #18
 3ac:	02780100 	rsbseq	r0, r8, #0, 2
 3b0:	0000008c 	andeq	r0, r0, ip, lsl #1
 3b4:	00709102 	rsbseq	r9, r0, r2, lsl #2
 3b8:	0004d90d 	andeq	sp, r4, sp, lsl #18
 3bc:	02910100 	addseq	r0, r1, #0, 2
 3c0:	00000000 	andeq	r0, r0, r0
 3c4:	0000001a 	andeq	r0, r0, sl, lsl r0
 3c8:	03de9c01 	bicseq	r9, lr, #256	; 0x100
 3cc:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 3d0:	01000002 	tsteq	r0, r2
 3d4:	008c0291 	umulleq	r0, ip, r1, r2
 3d8:	91020000 	mrsls	r0, (UNDEF: 2)
 3dc:	130d0074 	movwne	r0, #53364	; 0xd074
 3e0:	01000000 	mrseq	r0, (UNDEF: 0)
 3e4:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
 3e8:	00260000 	eoreq	r0, r6, r0
 3ec:	9c010000 	stcls	0, cr0, [r1], {-0}
 3f0:	00000413 	andeq	r0, r0, r3, lsl r4
 3f4:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 3f8:	02b10100 	adcseq	r0, r1, #0, 2
 3fc:	0000008c 	andeq	r0, r0, ip, lsl #1
 400:	0e749102 	expeqs	f1, f2
 404:	00000029 	andeq	r0, r0, r9, lsr #32
 408:	8c02b101 	stfhid	f3, [r2], {1}
 40c:	02000000 	andeq	r0, r0, #0
 410:	0d007091 	stceq	0, cr7, [r0, #-580]	; 0xfffffdbc
 414:	00000049 	andeq	r0, r0, r9, asr #32
 418:	0002ca01 	andeq	ip, r2, r1, lsl #20
 41c:	26000000 	strcs	r0, [r0], -r0
 420:	01000000 	mrseq	r0, (UNDEF: 0)
 424:	0004399c 	muleq	r4, ip, r9
 428:	02ee0e00 	rsceq	r0, lr, #0, 28
 42c:	ca010000 	bgt	40434 <I2CSlaveIntDisable+0x40434>
 430:	00008c02 	andeq	r8, r0, r2, lsl #24
 434:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 438:	04670d00 	strbteq	r0, [r7], #-3328	; 0xd00
 43c:	ea010000 	b	40444 <I2CSlaveIntDisable+0x40444>
 440:	00000002 	andeq	r0, r0, r2
 444:	00002a00 	andeq	r2, r0, r0, lsl #20
 448:	6e9c0100 	fmlvse	f0, f4, f0
 44c:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 450:	000002ee 	andeq	r0, r0, lr, ror #5
 454:	8c02ea01 	stchi	10, cr14, [r2], {1}
 458:	02000000 	andeq	r0, r0, #0
 45c:	290e7491 	stmdbcs	lr, {r0, r4, r7, sl, ip, sp, lr}
 460:	01000000 	mrseq	r0, (UNDEF: 0)
 464:	008c02ea 	addeq	r0, ip, sl, ror #5
 468:	91020000 	mrsls	r0, (UNDEF: 2)
 46c:	5c110070 	ldcpl	0, cr0, [r1], {112}	; 0x70
 470:	01000000 	mrseq	r0, (UNDEF: 0)
 474:	01740308 	cmneq	r4, r8, lsl #6
 478:	00000000 	andeq	r0, r0, r0
 47c:	00400000 	subeq	r0, r0, r0
 480:	9c010000 	stcls	0, cr0, [r1], {-0}
 484:	000004a7 	andeq	r0, r0, r7, lsr #9
 488:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 48c:	03080100 	movweq	r0, #33024	; 0x8100
 490:	0000008c 	andeq	r0, r0, ip, lsl #1
 494:	0e749102 	expeqs	f1, f2
 498:	000005fc 	strdeq	r0, [r0], -ip
 49c:	74030801 	strvc	r0, [r3], #-2049	; 0x801
 4a0:	02000001 	andeq	r0, r0, #1
 4a4:	11007391 			; <UNDEFINED> instruction: 0x11007391
 4a8:	0000012f 	andeq	r0, r0, pc, lsr #2
 4ac:	8c032e01 	stchi	14, cr2, [r3], {1}
 4b0:	00000000 	andeq	r0, r0, r0
 4b4:	2c000000 	stccs	0, cr0, [r0], {-0}
 4b8:	01000000 	mrseq	r0, (UNDEF: 0)
 4bc:	0004e09c 	muleq	r4, ip, r0
 4c0:	02ee0e00 	rsceq	r0, lr, #0, 28
 4c4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 4c8:	00008c03 	andeq	r8, r0, r3, lsl #24
 4cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 4d0:	0005fc0e 	andeq	pc, r5, lr, lsl #24
 4d4:	032e0100 	teqeq	lr, #0, 2
 4d8:	00000174 	andeq	r0, r0, r4, ror r1
 4dc:	00739102 	rsbseq	r9, r3, r2, lsl #2
 4e0:	00032411 	andeq	r2, r3, r1, lsl r4
 4e4:	03540100 	cmpeq	r4, #0, 2
 4e8:	00000174 	andeq	r0, r0, r4, ror r1
 4ec:	00000000 	andeq	r0, r0, r0
 4f0:	00000044 	andeq	r0, r0, r4, asr #32
 4f4:	05199c01 	ldreq	r9, [r9, #-3073]	; 0xc01
 4f8:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 4fc:	01000002 	tsteq	r0, r2
 500:	008c0354 	addeq	r0, ip, r4, asr r3
 504:	91020000 	mrsls	r0, (UNDEF: 2)
 508:	05fc0e74 	ldrbeq	r0, [ip, #3700]!	; 0xe74
 50c:	54010000 	strpl	r0, [r1], #-0
 510:	00017403 	andeq	r7, r1, r3, lsl #8
 514:	73910200 	orrsvc	r0, r1, #0, 4
 518:	020d1100 	andeq	r1, sp, #0, 2
 51c:	7a010000 	bvc	40524 <I2CSlaveIntDisable+0x40524>
 520:	00008c03 	andeq	r8, r0, r3, lsl #24
 524:	00000000 	andeq	r0, r0, r0
 528:	00003000 	andeq	r3, r0, r0
 52c:	529c0100 	addspl	r0, ip, #0, 2
 530:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
 534:	000002ee 	andeq	r0, r0, lr, ror #5
 538:	8c037a01 	stchi	10, cr7, [r3], {1}
 53c:	02000000 	andeq	r0, r0, #0
 540:	fc0e7491 	stc2	4, cr7, [lr], {145}	; 0x91
 544:	01000005 	tsteq	r0, r5
 548:	0174037a 	cmneq	r4, sl, ror r3
 54c:	91020000 	mrsls	r0, (UNDEF: 2)
 550:	940d0073 	strls	r0, [sp], #-115	; 0x73
 554:	01000000 	mrseq	r0, (UNDEF: 0)
 558:	000003a6 	andeq	r0, r0, r6, lsr #7
 55c:	00220000 	eoreq	r0, r2, r0
 560:	9c010000 	stcls	0, cr0, [r1], {-0}
 564:	00000578 	andeq	r0, r0, r8, ror r5
 568:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 56c:	03a60100 			; <UNDEFINED> instruction: 0x03a60100
 570:	0000008c 	andeq	r0, r0, ip, lsl #1
 574:	00749102 	rsbseq	r9, r4, r2, lsl #2
 578:	0000f10d 	andeq	pc, r0, sp, lsl #2
 57c:	03d50100 	bicseq	r0, r5, #0, 2
 580:	00000000 	andeq	r0, r0, r0
 584:	0000001c 	andeq	r0, r0, ip, lsl r0
 588:	05ad9c01 	streq	r9, [sp, #3073]!	; 0xc01
 58c:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 590:	01000002 	tsteq	r0, r2
 594:	008c03d5 	ldrdeq	r0, [ip], r5
 598:	91020000 	mrsls	r0, (UNDEF: 2)
 59c:	00290e74 	eoreq	r0, r9, r4, ror lr
 5a0:	d5010000 	strle	r0, [r1, #-0]
 5a4:	00008c03 	andeq	r8, r0, r3, lsl #24
 5a8:	70910200 	addsvc	r0, r1, r0, lsl #4
 5ac:	01ac0d00 			; <UNDEFINED> instruction: 0x01ac0d00
 5b0:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
 5b4:	00000003 	andeq	r0, r0, r3
 5b8:	00001c00 	andeq	r1, r0, r0, lsl #24
 5bc:	d39c0100 	orrsle	r0, ip, #0, 2
 5c0:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
 5c4:	000002ee 	andeq	r0, r0, lr, ror #5
 5c8:	8c03f901 	stchi	9, cr15, [r3], {1}
 5cc:	02000000 	andeq	r0, r0, #0
 5d0:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 5d4:	00000634 	andeq	r0, r0, r4, lsr r6
 5d8:	00042101 	andeq	r2, r4, r1, lsl #2
 5dc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 5e0:	01000000 	mrseq	r0, (UNDEF: 0)
 5e4:	0006089c 	muleq	r6, ip, r8
 5e8:	02ee0e00 	rsceq	r0, lr, #0, 28
 5ec:	21010000 	mrscs	r0, (UNDEF: 1)
 5f0:	00008c04 	andeq	r8, r0, r4, lsl #24
 5f4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 5f8:	0000290e 	andeq	r2, r0, lr, lsl #18
 5fc:	04210100 	strteq	r0, [r1], #-256	; 0x100
 600:	0000008c 	andeq	r0, r0, ip, lsl #1
 604:	00709102 	rsbseq	r9, r0, r2, lsl #2
 608:	0000c70d 	andeq	ip, r0, sp, lsl #14
 60c:	04400100 	strbeq	r0, [r0], #-256	; 0x100
 610:	00000000 	andeq	r0, r0, r0
 614:	00000026 	andeq	r0, r0, r6, lsr #32
 618:	064c9c01 	strbeq	r9, [ip], -r1, lsl #24
 61c:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 620:	01000002 	tsteq	r0, r2
 624:	008c0440 	addeq	r0, ip, r0, asr #8
 628:	91020000 	mrsls	r0, (UNDEF: 2)
 62c:	05540e74 	ldrbeq	r0, [r4, #-3700]	; 0xe74
 630:	40010000 	andmi	r0, r1, r0
 634:	00008104 	andeq	r8, r0, r4, lsl #2
 638:	73910200 	orrsvc	r0, r1, #0, 4
 63c:	0001f40e 	andeq	pc, r1, lr, lsl #8
 640:	04410100 	strbeq	r0, [r1], #-256	; 0x100
 644:	00000174 	andeq	r0, r0, r4, ror r1
 648:	00729102 	rsbseq	r9, r2, r2, lsl #2
 64c:	00050c11 	andeq	r0, r5, r1, lsl ip
 650:	045e0100 	ldrbeq	r0, [lr], #-256	; 0x100
 654:	0000008c 	andeq	r0, r0, ip, lsl #1
 658:	00000000 	andeq	r0, r0, r0
 65c:	0000001a 	andeq	r0, r0, sl, lsl r0
 660:	06769c01 	ldrbteq	r9, [r6], -r1, lsl #24
 664:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 668:	01000002 	tsteq	r0, r2
 66c:	008c045e 	addeq	r0, ip, lr, asr r4
 670:	91020000 	mrsls	r0, (UNDEF: 2)
 674:	2a110074 	bcs	4401d8 <I2CSlaveIntDisable+0x4401d8>
 678:	01000005 	tsteq	r0, r5
 67c:	01740479 	cmneq	r4, r9, ror r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00280000 	eoreq	r0, r8, r0
 688:	9c010000 	stcls	0, cr0, [r1], {-0}
 68c:	000006a0 	andeq	r0, r0, r0, lsr #13
 690:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 694:	04790100 	ldrbteq	r0, [r9], #-256	; 0x100
 698:	0000008c 	andeq	r0, r0, ip, lsl #1
 69c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 6a0:	00056111 	andeq	r6, r5, r1, lsl r1
 6a4:	049c0100 	ldreq	r0, [ip], #256	; 0x100
 6a8:	00000174 	andeq	r0, r0, r4, ror r1
 6ac:	00000000 	andeq	r0, r0, r0
 6b0:	00000028 	andeq	r0, r0, r8, lsr #32
 6b4:	06ca9c01 	strbeq	r9, [sl], r1, lsl #24
 6b8:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 6bc:	01000002 	tsteq	r0, r2
 6c0:	008c049c 	umulleq	r0, ip, ip, r4
 6c4:	91020000 	mrsls	r0, (UNDEF: 2)
 6c8:	720d0074 	andvc	r0, sp, #116	; 0x74
 6cc:	01000005 	tsteq	r0, r5
 6d0:	000004d7 	ldrdeq	r0, [r0], -r7
 6d4:	001c0000 	andseq	r0, ip, r0
 6d8:	9c010000 	stcls	0, cr0, [r1], {-0}
 6dc:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 6e0:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 6e4:	04d70100 	ldrbeq	r0, [r7], #256	; 0x100
 6e8:	0000008c 	andeq	r0, r0, ip, lsl #1
 6ec:	0e749102 	expeqs	f1, f2
 6f0:	00000522 	andeq	r0, r0, r2, lsr #10
 6f4:	8c04d701 	stchi	7, cr13, [r4], {1}
 6f8:	02000000 	andeq	r0, r0, #0
 6fc:	11007091 	swpne	r7, r1, [r0]
 700:	00000583 	andeq	r0, r0, r3, lsl #11
 704:	8c050901 	stchi	9, cr0, [r5], {1}
 708:	00000000 	andeq	r0, r0, r0
 70c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
 710:	01000000 	mrseq	r0, (UNDEF: 0)
 714:	0007389c 	muleq	r7, ip, r8
 718:	02ee0e00 	rsceq	r0, lr, #0, 28
 71c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 720:	00008c05 	andeq	r8, r0, r5, lsl #24
 724:	6c910200 	lfmvs	f0, 4, [r1], {0}
 728:	00000b10 	andeq	r0, r0, r0, lsl fp
 72c:	050b0100 	streq	r0, [fp, #-256]	; 0x100
 730:	0000008c 	andeq	r0, r0, ip, lsl #1
 734:	00749102 	rsbseq	r9, r4, r2, lsl #2
 738:	0006230d 	andeq	r2, r6, sp, lsl #6
 73c:	053a0100 	ldreq	r0, [sl, #-256]!	; 0x100
 740:	00000000 	andeq	r0, r0, r0
 744:	0000001e 	andeq	r0, r0, lr, lsl r0
 748:	076d9c01 	strbeq	r9, [sp, -r1, lsl #24]!
 74c:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 750:	01000002 	tsteq	r0, r2
 754:	008c053a 	addeq	r0, ip, sl, lsr r5
 758:	91020000 	mrsls	r0, (UNDEF: 2)
 75c:	047c0e74 	ldrbteq	r0, [ip], #-3700	; 0xe74
 760:	3a010000 	bcc	40768 <I2CSlaveIntDisable+0x40768>
 764:	00008105 	andeq	r8, r0, r5, lsl #2
 768:	73910200 	orrsvc	r0, r1, #0, 4
 76c:	00831100 	addeq	r1, r3, r0, lsl #2
 770:	54010000 	strpl	r0, [r1], #-0
 774:	00008c05 	andeq	r8, r0, r5, lsl #24
 778:	00000000 	andeq	r0, r0, r0
 77c:	00001a00 	andeq	r1, r0, r0, lsl #20
 780:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
 784:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
 788:	000002ee 	andeq	r0, r0, lr, ror #5
 78c:	8c055401 	cfstrshi	mvf5, [r5], {1}
 790:	02000000 	andeq	r0, r0, #0
 794:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 798:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 79c:	00057301 	andeq	r7, r5, r1, lsl #6
 7a0:	1c000000 	stcne	0, cr0, [r0], {-0}
 7a4:	01000000 	mrseq	r0, (UNDEF: 0)
 7a8:	0007cc9c 	muleq	r7, ip, ip
 7ac:	02ee0e00 	rsceq	r0, lr, #0, 28
 7b0:	73010000 	movwvc	r0, #4096	; 0x1000
 7b4:	00008c05 	andeq	r8, r0, r5, lsl #24
 7b8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 7bc:	0001050e 	andeq	r0, r1, lr, lsl #10
 7c0:	05730100 	ldrbeq	r0, [r3, #-256]!	; 0x100
 7c4:	0000008c 	andeq	r0, r0, ip, lsl #1
 7c8:	00709102 	rsbseq	r9, r0, r2, lsl #2
 7cc:	00006f0d 	andeq	r6, r0, sp, lsl #30
 7d0:	058f0100 	streq	r0, [pc, #256]	; 8d8 <.debug_info+0x8d8>
 7d4:	00000000 	andeq	r0, r0, r0
 7d8:	00000046 	andeq	r0, r0, r6, asr #32
 7dc:	08019c01 	stmdaeq	r1, {r0, sl, fp, ip, pc}
 7e0:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 7e4:	01000002 	tsteq	r0, r2
 7e8:	008c058f 	addeq	r0, ip, pc, lsl #11
 7ec:	91020000 	mrsls	r0, (UNDEF: 2)
 7f0:	01890e74 	orreq	r0, r9, r4, ror lr
 7f4:	8f010000 	svchi	0x00010000
 7f8:	00017405 	andeq	r7, r1, r5, lsl #8
 7fc:	73910200 	orrsvc	r0, r1, #0, 4
 800:	05900d00 	ldreq	r0, [r0, #3328]	; 0xd00
 804:	b2010000 	andlt	r0, r1, #0
 808:	00000005 	andeq	r0, r0, r5
 80c:	00004600 	andeq	r4, r0, r0, lsl #12
 810:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
 814:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
 818:	000002ee 	andeq	r0, r0, lr, ror #5
 81c:	8c05b201 	sfmhi	f3, 1, [r5], {1}
 820:	02000000 	andeq	r0, r0, #0
 824:	8a0e7491 	bhi	39d24c <I2CSlaveIntDisable+0x39d24c>
 828:	01000004 	tsteq	r0, r4
 82c:	017405b2 	ldrheq	r0, [r4, #-82]!	; 0xffffffae
 830:	91020000 	mrsls	r0, (UNDEF: 2)
 834:	ed110073 	ldc	0, cr0, [r1, #-460]	; 0xfffffe34
 838:	01000004 	tsteq	r0, r4
 83c:	008c05e8 	addeq	r0, ip, r8, ror #11
 840:	00000000 	andeq	r0, r0, r0
 844:	001c0000 	andseq	r0, ip, r0
 848:	9c010000 	stcls	0, cr0, [r1], {-0}
 84c:	00000860 	andeq	r0, r0, r0, ror #16
 850:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 854:	05e80100 	strbeq	r0, [r8, #256]!	; 0x100
 858:	0000008c 	andeq	r0, r0, ip, lsl #1
 85c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 860:	0001e40d 	andeq	lr, r1, sp, lsl #8
 864:	06020100 	streq	r0, [r2], -r0, lsl #2
 868:	00000000 	andeq	r0, r0, r0
 86c:	00000020 	andeq	r0, r0, r0, lsr #32
 870:	08959c01 	ldmeq	r5, {r0, sl, fp, ip, pc}
 874:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 878:	01000002 	tsteq	r0, r2
 87c:	008c0602 	addeq	r0, ip, r2, lsl #12
 880:	91020000 	mrsls	r0, (UNDEF: 2)
 884:	047c0e74 	ldrbteq	r0, [ip], #-3700	; 0xe74
 888:	02010000 	andeq	r0, r1, #0
 88c:	00008106 	andeq	r8, r0, r6, lsl #2
 890:	73910200 	orrsvc	r0, r1, #0, 4
 894:	01911100 	orrseq	r1, r1, r0, lsl #2
 898:	1c010000 	stcne	0, cr0, [r1], {-0}
 89c:	00008c06 	andeq	r8, r0, r6, lsl #24
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00001c00 	andeq	r1, r0, r0, lsl #24
 8a8:	bf9c0100 	svclt	0x009c0100
 8ac:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
 8b0:	000002ee 	andeq	r0, r0, lr, ror #5
 8b4:	8c061c01 	stchi	12, cr1, [r6], {1}
 8b8:	02000000 	andeq	r0, r0, #0
 8bc:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 8c0:	00000258 	andeq	r0, r0, r8, asr r2
 8c4:	00064401 	andeq	r4, r6, r1, lsl #8
 8c8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
 8cc:	01000000 	mrseq	r0, (UNDEF: 0)
 8d0:	0008f49c 	muleq	r8, ip, r4
 8d4:	02ee0e00 	rsceq	r0, lr, #0, 28
 8d8:	44010000 	strmi	r0, [r1], #-0
 8dc:	00008c06 	andeq	r8, r0, r6, lsl #24
 8e0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 8e4:	0001a10e 	andeq	sl, r1, lr, lsl #2
 8e8:	06440100 	strbeq	r0, [r4], -r0, lsl #2
 8ec:	0000008c 	andeq	r0, r0, ip, lsl #1
 8f0:	00709102 	rsbseq	r9, r0, r2, lsl #2
 8f4:	0001200d 	andeq	r2, r1, sp
 8f8:	06630100 	strbteq	r0, [r3], -r0, lsl #2
 8fc:	00000000 	andeq	r0, r0, r0
 900:	00000026 	andeq	r0, r0, r6, lsr #32
 904:	091a9c01 	ldmdbeq	sl, {r0, sl, fp, ip, pc}
 908:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 90c:	01000002 	tsteq	r0, r2
 910:	008c0663 	addeq	r0, ip, r3, ror #12
 914:	91020000 	mrsls	r0, (UNDEF: 2)
 918:	740d0074 	strvc	r0, [sp], #-116	; 0x74
 91c:	01000002 	tsteq	r0, r2
 920:	0000068a 	andeq	r0, r0, sl, lsl #13
 924:	003a0000 	eorseq	r0, sl, r0
 928:	9c010000 	stcls	0, cr0, [r1], {-0}
 92c:	0000094f 	andeq	r0, r0, pc, asr #18
 930:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 934:	068a0100 	streq	r0, [sl], r0, lsl #2
 938:	0000008c 	andeq	r0, r0, ip, lsl #1
 93c:	0e749102 	expeqs	f1, f2
 940:	000001a1 	andeq	r0, r0, r1, lsr #3
 944:	8c068a01 	stchi	10, cr8, [r6], {1}
 948:	02000000 	andeq	r0, r0, #0
 94c:	0d007091 	stceq	0, cr7, [r0, #-580]	; 0xfffffdbc
 950:	00000392 	muleq	r0, r2, r3
 954:	0006a801 	andeq	sl, r6, r1, lsl #16
 958:	26000000 	strcs	r0, [r0], -r0
 95c:	01000000 	mrseq	r0, (UNDEF: 0)
 960:	0009759c 	muleq	r9, ip, r5
 964:	02ee0e00 	rsceq	r0, lr, #0, 28
 968:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
 96c:	00008c06 	andeq	r8, r0, r6, lsl #24
 970:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 974:	015f1100 	cmpeq	pc, r0, lsl #2
 978:	c6010000 	strgt	r0, [r1], -r0
 97c:	00008c06 	andeq	r8, r0, r6, lsl #24
 980:	00000000 	andeq	r0, r0, r0
 984:	00001c00 	andeq	r1, r0, r0, lsl #24
 988:	9f9c0100 	svcls	0x009c0100
 98c:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
 990:	000002ee 	andeq	r0, r0, lr, ror #5
 994:	8c06c601 	stchi	6, cr12, [r6], {1}
 998:	02000000 	andeq	r0, r0, #0
 99c:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 9a0:	0000022a 	andeq	r0, r0, sl, lsr #4
 9a4:	0006e201 	andeq	lr, r6, r1, lsl #4
 9a8:	32000000 	andcc	r0, r0, #0
 9ac:	01000000 	mrseq	r0, (UNDEF: 0)
 9b0:	0009d49c 	muleq	r9, ip, r4
 9b4:	02ee0e00 	rsceq	r0, lr, #0, 28
 9b8:	e2010000 	and	r0, r1, #0
 9bc:	00008c06 	andeq	r8, r0, r6, lsl #24
 9c0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 9c4:	00047c0e 	andeq	r7, r4, lr, lsl #24
 9c8:	06e20100 	strbteq	r0, [r2], r0, lsl #2
 9cc:	00000081 	andeq	r0, r0, r1, lsl #1
 9d0:	00739102 	rsbseq	r9, r3, r2, lsl #2
 9d4:	0003cd11 	andeq	ip, r3, r1, lsl sp
 9d8:	07040100 	streq	r0, [r4, -r0, lsl #2]
 9dc:	0000008c 	andeq	r0, r0, ip, lsl #1
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000038 	andeq	r0, r0, r8, lsr r0
 9e8:	0a0d9c01 	beq	3679f4 <I2CSlaveIntDisable+0x3679f4>
 9ec:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 9f0:	01000002 	tsteq	r0, r2
 9f4:	008c0704 	addeq	r0, ip, r4, lsl #14
 9f8:	91020000 	mrsls	r0, (UNDEF: 2)
 9fc:	047c0e74 	ldrbteq	r0, [ip], #-3700	; 0xe74
 a00:	04010000 	streq	r0, [r1], #-0
 a04:	00008107 	andeq	r8, r0, r7, lsl #2
 a08:	73910200 	orrsvc	r0, r1, #0, 4
 a0c:	05381100 	ldreq	r1, [r8, #-256]!	; 0x100
 a10:	27010000 	strcs	r0, [r1, -r0]
 a14:	00008c07 	andeq	r8, r0, r7, lsl #24
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00002e00 	andeq	r2, r0, r0, lsl #28
 a20:	379c0100 	ldrcc	r0, [ip, r0, lsl #2]
 a24:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
 a28:	000002ee 	andeq	r0, r0, lr, ror #5
 a2c:	8c072701 	stchi	7, cr2, [r7], {1}
 a30:	02000000 	andeq	r0, r0, #0
 a34:	11007491 			; <UNDEFINED> instruction: 0x11007491
 a38:	00000412 	andeq	r0, r0, r2, lsl r4
 a3c:	8c074a01 	stchi	10, cr4, [r7], {1}
 a40:	00000000 	andeq	r0, r0, r0
 a44:	3a000000 	bcc	a4c <.debug_info+0xa4c>
 a48:	01000000 	mrseq	r0, (UNDEF: 0)
 a4c:	000a709c 	muleq	sl, ip, r0
 a50:	02ee0e00 	rsceq	r0, lr, #0, 28
 a54:	4a010000 	bmi	40a5c <I2CSlaveIntDisable+0x40a5c>
 a58:	00008c07 	andeq	r8, r0, r7, lsl #24
 a5c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 a60:	0002210e 	andeq	r2, r2, lr, lsl #2
 a64:	074a0100 	strbeq	r0, [sl, -r0, lsl #2]
 a68:	00000a70 	andeq	r0, r0, r0, ror sl
 a6c:	00709102 	rsbseq	r9, r0, r2, lsl #2
 a70:	00810406 	addeq	r0, r1, r6, lsl #8
 a74:	e70d0000 	str	r0, [sp, -r0]
 a78:	01000003 	tsteq	r0, r3
 a7c:	00000771 	andeq	r0, r0, r1, ror r7
 a80:	001e0000 	andseq	r0, lr, r0
 a84:	9c010000 	stcls	0, cr0, [r1], {-0}
 a88:	00000aab 	andeq	r0, r0, fp, lsr #21
 a8c:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 a90:	07710100 	ldrbeq	r0, [r1, -r0, lsl #2]!
 a94:	0000008c 	andeq	r0, r0, ip, lsl #1
 a98:	0e749102 	expeqs	f1, f2
 a9c:	0000045d 	andeq	r0, r0, sp, asr r4
 aa0:	81077101 	tsthi	r7, r1, lsl #2
 aa4:	02000000 	andeq	r0, r0, #0
 aa8:	11007391 			; <UNDEFINED> instruction: 0x11007391
 aac:	000004b3 			; <UNDEFINED> instruction: 0x000004b3
 ab0:	8c078d01 	stchi	13, cr8, [r7], {1}
 ab4:	00000000 	andeq	r0, r0, r0
 ab8:	1a000000 	bne	ac0 <.debug_info+0xac0>
 abc:	01000000 	mrseq	r0, (UNDEF: 0)
 ac0:	000ad59c 	muleq	sl, ip, r5
 ac4:	02ee0e00 	rsceq	r0, lr, #0, 28
 ac8:	8d010000 	stchi	0, cr0, [r1, #-0]
 acc:	00008c07 	andeq	r8, r0, r7, lsl #24
 ad0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 ad4:	06040d00 	streq	r0, [r4], -r0, lsl #26
 ad8:	b6010000 	strlt	r0, [r1], -r0
 adc:	00000007 	andeq	r0, r0, r7
 ae0:	00002400 	andeq	r2, r0, r0, lsl #8
 ae4:	0a9c0100 	beq	fe700eec <I2CSlaveIntDisable+0xfe700eec>
 ae8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 aec:	000002ee 	andeq	r0, r0, lr, ror #5
 af0:	8c07b601 	stchi	6, cr11, [r7], {1}
 af4:	02000000 	andeq	r0, r0, #0
 af8:	a10e7491 			; <UNDEFINED> instruction: 0xa10e7491
 afc:	01000001 	tsteq	r0, r1
 b00:	008c07b6 			; <UNDEFINED> instruction: 0x008c07b6
 b04:	91020000 	mrsls	r0, (UNDEF: 2)
 b08:	bd0d0070 	stclt	0, cr0, [sp, #-448]	; 0xfffffe40
 b0c:	01000001 	tsteq	r0, r1
 b10:	000007db 	ldrdeq	r0, [r0], -fp
 b14:	00220000 	eoreq	r0, r2, r0
 b18:	9c010000 	stcls	0, cr0, [r1], {-0}
 b1c:	00000b3f 	andeq	r0, r0, pc, lsr fp
 b20:	0002ee0e 	andeq	lr, r2, lr, lsl #28
 b24:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
 b28:	0000008c 	andeq	r0, r0, ip, lsl #1
 b2c:	0e749102 	expeqs	f1, f2
 b30:	000001a1 	andeq	r0, r0, r1, lsr #3
 b34:	8c07db01 	stchi	11, cr13, [r7], {1}
 b38:	02000000 	andeq	r0, r0, #0
 b3c:	0d007091 	stceq	0, cr7, [r0, #-580]	; 0xfffffdbc
 b40:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
 b44:	0007f501 	andeq	pc, r7, r1, lsl #10
 b48:	1c000000 	stcne	0, cr0, [r0], {-0}
 b4c:	01000000 	mrseq	r0, (UNDEF: 0)
 b50:	000b659c 	muleq	fp, ip, r5
 b54:	02ee0e00 	rsceq	r0, lr, #0, 28
 b58:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
 b5c:	00008c07 	andeq	r8, r0, r7, lsl #24
 b60:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 b64:	008c0a00 	addeq	r0, ip, r0, lsl #20
 b68:	0b7b0000 	bleq	1ec0b70 <I2CSlaveIntDisable+0x1ec0b70>
 b6c:	0b0b0000 	bleq	2c0b74 <I2CSlaveIntDisable+0x2c0b74>
 b70:	00000001 	andeq	r0, r0, r1
 b74:	00010b0b 	andeq	r0, r1, fp, lsl #22
 b78:	09000100 	stmdbeq	r0, {r8}
 b7c:	00000438 	andeq	r0, r0, r8, lsr r4
 b80:	0b8c3e01 	bleq	fe31038c <I2CSlaveIntDisable+0xfe31038c>
 b84:	03050000 	movweq	r0, #20480	; 0x5000
 b88:	00000000 	andeq	r0, r0, r0
 b8c:	000b6512 	andeq	r6, fp, r2, lsl r5
 b90:	048f0900 	streq	r0, [pc], #2304	; 8 <.debug_info+0x8>
 b94:	43010000 	movwmi	r0, #4096	; 0x1000
 b98:	00000ba2 	andeq	r0, r0, r2, lsr #23
 b9c:	00000305 	andeq	r0, r0, r5, lsl #6
 ba0:	97120000 	ldrls	r0, [r2, -r0]
 ba4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <I2CSlaveIntDisable+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <I2CSlaveIntDisable+0x380c28>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <I2CSlaveIntDisable+0x2c00c4>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	15050000 	strne	r0, [r5, #-0]
  38:	00192700 	andseq	r2, r9, r0, lsl #14
  3c:	000f0600 	andeq	r0, pc, r0, lsl #12
  40:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  44:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  48:	3a0e0301 	bcc	380c54 <I2CSlaveIntDisable+0x380c54>
  4c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  50:	11134919 	tstne	r3, r9, lsl r9
  54:	40061201 	andmi	r1, r6, r1, lsl #4
  58:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  5c:	00001301 	andeq	r1, r0, r1, lsl #6
  60:	03000508 	movweq	r0, #1288	; 0x508
  64:	3b0b3a0e 	blcc	2ce8a4 <I2CSlaveIntDisable+0x2ce8a4>
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	09000018 	stmdbeq	r0, {r3, r4}
  70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  74:	0b3b0b3a 	bleq	ec2d64 <I2CSlaveIntDisable+0xec2d64>
  78:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  7c:	010a0000 	mrseq	r0, (UNDEF: 10)
  80:	01134901 	tsteq	r3, r1, lsl #18
  84:	0b000013 	bleq	d8 <.debug_abbrev+0xd8>
  88:	13490021 	movtne	r0, #36897	; 0x9021
  8c:	00000b2f 	andeq	r0, r0, pc, lsr #22
  90:	3f012e0c 	svccc	0x00012e0c
  94:	3a0e0319 	bcc	380d00 <I2CSlaveIntDisable+0x380d00>
  98:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a0:	96184006 	ldrls	r4, [r8], -r6
  a4:	13011942 	movwne	r1, #6466	; 0x1942
  a8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  ac:	03193f01 	tsteq	r9, #1, 30
  b0:	3b0b3a0e 	blcc	2ce8f0 <I2CSlaveIntDisable+0x2ce8f0>
  b4:	11192705 	tstne	r9, r5, lsl #14
  b8:	40061201 	andmi	r1, r6, r1, lsl #4
  bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	0300050e 	movweq	r0, #1294	; 0x50e
  c8:	3b0b3a0e 	blcc	2ce908 <I2CSlaveIntDisable+0x2ce908>
  cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
  d0:	0f000018 	svceq	0x00000018
  d4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d8:	0b3a0e03 	bleq	e838ec <I2CSlaveIntDisable+0xe838ec>
  dc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  e8:	00130119 	andseq	r0, r3, r9, lsl r1
  ec:	00341000 	eorseq	r1, r4, r0
  f0:	0b3a0e03 	bleq	e83904 <I2CSlaveIntDisable+0xe83904>
  f4:	1349053b 	movtne	r0, #38203	; 0x953b
  f8:	00001802 	andeq	r1, r0, r2, lsl #16
  fc:	3f012e11 	svccc	0x00012e11
 100:	3a0e0319 	bcc	380d6c <I2CSlaveIntDisable+0x380d6c>
 104:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 108:	11134919 	tstne	r3, r9, lsl r9
 10c:	40061201 	andmi	r1, r6, r1, lsl #4
 110:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 114:	00001301 	andeq	r1, r0, r1, lsl #6
 118:	49002612 	stmdbmi	r0, {r1, r4, r9, sl, sp}
 11c:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000001c4 	andeq	r0, r0, r4, asr #3
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000054 	andeq	r0, r0, r4, asr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000009c 	muleq	r0, ip, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000022 	andeq	r0, r0, r2, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000044 	andeq	r0, r0, r4, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000022 	andeq	r0, r0, r2, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000002c 	andeq	r0, r0, ip, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000022 	andeq	r0, r0, r2, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000026 	andeq	r0, r0, r6, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000022 	andeq	r0, r0, r2, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	0000001a 	andeq	r0, r0, sl, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000024 	andeq	r0, r0, r4, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000026 	andeq	r0, r0, r6, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000028 	andeq	r0, r0, r8, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	0000001a 	andeq	r0, r0, sl, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000026 	andeq	r0, r0, r6, lsr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000002a 	andeq	r0, r0, sl, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000040 	andeq	r0, r0, r0, asr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000002c 	andeq	r0, r0, ip, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000044 	andeq	r0, r0, r4, asr #32
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000030 	andeq	r0, r0, r0, lsr r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000022 	andeq	r0, r0, r2, lsr #32
  c8:	00000000 	andeq	r0, r0, r0
  cc:	0000001c 	andeq	r0, r0, ip, lsl r0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0000001c 	andeq	r0, r0, ip, lsl r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0000001e 	andeq	r0, r0, lr, lsl r0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000026 	andeq	r0, r0, r6, lsr #32
  e8:	00000000 	andeq	r0, r0, r0
  ec:	0000001a 	andeq	r0, r0, sl, lsl r0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000028 	andeq	r0, r0, r8, lsr #32
  f8:	00000000 	andeq	r0, r0, r0
  fc:	00000028 	andeq	r0, r0, r8, lsr #32
 100:	00000000 	andeq	r0, r0, r0
 104:	0000001c 	andeq	r0, r0, ip, lsl r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000003e 	andeq	r0, r0, lr, lsr r0
 110:	00000000 	andeq	r0, r0, r0
 114:	0000001e 	andeq	r0, r0, lr, lsl r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	0000001a 	andeq	r0, r0, sl, lsl r0
 120:	00000000 	andeq	r0, r0, r0
 124:	0000001c 	andeq	r0, r0, ip, lsl r0
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000046 	andeq	r0, r0, r6, asr #32
 130:	00000000 	andeq	r0, r0, r0
 134:	00000046 	andeq	r0, r0, r6, asr #32
 138:	00000000 	andeq	r0, r0, r0
 13c:	0000001c 	andeq	r0, r0, ip, lsl r0
 140:	00000000 	andeq	r0, r0, r0
 144:	00000020 	andeq	r0, r0, r0, lsr #32
 148:	00000000 	andeq	r0, r0, r0
 14c:	0000001c 	andeq	r0, r0, ip, lsl r0
 150:	00000000 	andeq	r0, r0, r0
 154:	0000003e 	andeq	r0, r0, lr, lsr r0
 158:	00000000 	andeq	r0, r0, r0
 15c:	00000026 	andeq	r0, r0, r6, lsr #32
 160:	00000000 	andeq	r0, r0, r0
 164:	0000003a 	andeq	r0, r0, sl, lsr r0
 168:	00000000 	andeq	r0, r0, r0
 16c:	00000026 	andeq	r0, r0, r6, lsr #32
 170:	00000000 	andeq	r0, r0, r0
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	00000000 	andeq	r0, r0, r0
 17c:	00000032 	andeq	r0, r0, r2, lsr r0
 180:	00000000 	andeq	r0, r0, r0
 184:	00000038 	andeq	r0, r0, r8, lsr r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	0000002e 	andeq	r0, r0, lr, lsr #32
 190:	00000000 	andeq	r0, r0, r0
 194:	0000003a 	andeq	r0, r0, sl, lsr r0
 198:	00000000 	andeq	r0, r0, r0
 19c:	0000001e 	andeq	r0, r0, lr, lsl r0
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	0000001a 	andeq	r0, r0, sl, lsl r0
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000024 	andeq	r0, r0, r4, lsr #32
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000022 	andeq	r0, r0, r2, lsr #32
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000054 	andeq	r0, r0, r4, asr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000009c 	muleq	r0, ip, r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000022 	andeq	r0, r0, r2, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000022 	andeq	r0, r0, r2, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000022 	andeq	r0, r0, r2, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000002c 	andeq	r0, r0, ip, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000026 	andeq	r0, r0, r6, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000022 	andeq	r0, r0, r2, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	0000001a 	andeq	r0, r0, sl, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000024 	andeq	r0, r0, r4, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000026 	andeq	r0, r0, r6, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000028 	andeq	r0, r0, r8, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	0000001a 	andeq	r0, r0, sl, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000026 	andeq	r0, r0, r6, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	00000026 	andeq	r0, r0, r6, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000002a 	andeq	r0, r0, sl, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000040 	andeq	r0, r0, r0, asr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000002c 	andeq	r0, r0, ip, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000044 	andeq	r0, r0, r4, asr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000030 	andeq	r0, r0, r0, lsr r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000022 	andeq	r0, r0, r2, lsr #32
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000001c 	andeq	r0, r0, ip, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	0000001c 	andeq	r0, r0, ip, lsl r0
  c8:	00000000 	andeq	r0, r0, r0
  cc:	0000001e 	andeq	r0, r0, lr, lsl r0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	00000026 	andeq	r0, r0, r6, lsr #32
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0000001a 	andeq	r0, r0, sl, lsl r0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000028 	andeq	r0, r0, r8, lsr #32
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00000028 	andeq	r0, r0, r8, lsr #32
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0000003e 	andeq	r0, r0, lr, lsr r0
 100:	00000000 	andeq	r0, r0, r0
 104:	0000001e 	andeq	r0, r0, lr, lsl r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000001a 	andeq	r0, r0, sl, lsl r0
 110:	00000000 	andeq	r0, r0, r0
 114:	0000001c 	andeq	r0, r0, ip, lsl r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	00000046 	andeq	r0, r0, r6, asr #32
 120:	00000000 	andeq	r0, r0, r0
 124:	00000046 	andeq	r0, r0, r6, asr #32
 128:	00000000 	andeq	r0, r0, r0
 12c:	0000001c 	andeq	r0, r0, ip, lsl r0
 130:	00000000 	andeq	r0, r0, r0
 134:	00000020 	andeq	r0, r0, r0, lsr #32
 138:	00000000 	andeq	r0, r0, r0
 13c:	0000001c 	andeq	r0, r0, ip, lsl r0
 140:	00000000 	andeq	r0, r0, r0
 144:	0000003e 	andeq	r0, r0, lr, lsr r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	00000026 	andeq	r0, r0, r6, lsr #32
 150:	00000000 	andeq	r0, r0, r0
 154:	0000003a 	andeq	r0, r0, sl, lsr r0
 158:	00000000 	andeq	r0, r0, r0
 15c:	00000026 	andeq	r0, r0, r6, lsr #32
 160:	00000000 	andeq	r0, r0, r0
 164:	0000001c 	andeq	r0, r0, ip, lsl r0
 168:	00000000 	andeq	r0, r0, r0
 16c:	00000032 	andeq	r0, r0, r2, lsr r0
 170:	00000000 	andeq	r0, r0, r0
 174:	00000038 	andeq	r0, r0, r8, lsr r0
 178:	00000000 	andeq	r0, r0, r0
 17c:	0000002e 	andeq	r0, r0, lr, lsr #32
 180:	00000000 	andeq	r0, r0, r0
 184:	0000003a 	andeq	r0, r0, sl, lsr r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	0000001e 	andeq	r0, r0, lr, lsl r0
 190:	00000000 	andeq	r0, r0, r0
 194:	0000001a 	andeq	r0, r0, sl, lsl r0
 198:	00000000 	andeq	r0, r0, r0
 19c:	00000024 	andeq	r0, r0, r4, lsr #32
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000022 	andeq	r0, r0, r2, lsr #32
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000503 	andeq	r0, r0, r3, lsl #10
   4:	006f0002 	rsbeq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	752f002e 	strvc	r0, [pc, #-46]!	; fffffff6 <I2CSlaveIntDisable+0xfffffff6>
  20:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  24:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  28:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  2c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  30:	616d2f62 	cmnvs	sp, r2, ror #30
  34:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
  38:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffdb <I2CSlaveIntDisable+0xffffffdb>
  3c:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  40:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  44:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  48:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  4c:	69000062 	stmdbvs	r0, {r1, r5, r6}
  50:	632e6332 	teqvs	lr, #-939524096	; 0xc8000000
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
  5c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
  60:	7079745f 	rsbsvc	r7, r9, pc, asr r4
  64:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  68:	00000200 	andeq	r0, r0, r0, lsl #4
  6c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  70:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	00000300 	andeq	r0, r0, r0, lsl #6
  78:	02050000 	andeq	r0, r5, #0
  7c:	00000000 	andeq	r0, r0, r0
  80:	0100e903 	tsteq	r0, r3, lsl #18
  84:	594a0903 	stmdbpl	sl, {r0, r1, r8, fp}^
  88:	03874134 	orreq	r4, r7, #52, 2
  8c:	02006676 	andeq	r6, r0, #123731968	; 0x7600000
  90:	3c060104 	stfccs	f0, [r6], {4}
  94:	4a110306 	bmi	440cb4 <I2CSlaveIntDisable+0x440cb4>
  98:	00060221 	andeq	r0, r6, r1, lsr #4
  9c:	05000101 	streq	r0, [r0, #-257]	; 0x101
  a0:	00000002 	andeq	r0, r0, r2
  a4:	01ab0300 			; <UNDEFINED> instruction: 0x01ab0300
  a8:	740c0301 	strvc	r0, [ip], #-769	; 0x301
  ac:	036a3e41 	cmneq	sl, #1040	; 0x410
  b0:	57915809 	ldrpl	r5, [r1, r9, lsl #16]
  b4:	e684504c 	str	r5, [r4], ip, asr #32
  b8:	00030268 	andeq	r0, r3, r8, ror #4
  bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
  c0:	00000002 	andeq	r0, r0, r2
  c4:	01ed0300 	mvneq	r0, r0, lsl #6
  c8:	660a0301 	strvs	r0, [sl], -r1, lsl #6
  cc:	03025941 	movweq	r5, #10561	; 0x2941
  d0:	00010100 	andeq	r0, r1, r0, lsl #2
  d4:	00000205 	andeq	r0, r0, r5, lsl #4
  d8:	91030000 	mrsls	r0, (UNDEF: 3)
  dc:	0b030102 	bleq	c04ec <I2CSlaveIntDisable+0xc04ec>
  e0:	28596d82 	ldmdacs	r9, {r1, r7, r8, sl, fp, sp, lr}^
  e4:	05022383 	streq	r2, [r2, #-899]	; 0x383
  e8:	00010100 	andeq	r0, r1, r0, lsl #2
  ec:	00000205 	andeq	r0, r0, r5, lsl #4
  f0:	bf030000 	svclt	0x00030000
  f4:	09030102 	stmdbeq	r3, {r1, r8}
  f8:	0502834a 	streq	r8, [r2, #-842]	; 0x34a
  fc:	00010100 	andeq	r0, r1, r0, lsl #2
 100:	00000205 	andeq	r0, r0, r5, lsl #4
 104:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
 108:	09030102 	stmdbeq	r3, {r1, r8}
 10c:	0259874a 	subseq	r8, r9, #19398656	; 0x1280000
 110:	01010005 	tsteq	r1, r5
 114:	00020500 	andeq	r0, r2, r0, lsl #10
 118:	03000000 	movweq	r0, #0
 11c:	030102f6 	movweq	r0, #4854	; 0x12f6
 120:	02834a09 	addeq	r4, r3, #36864	; 0x9000
 124:	01010005 	tsteq	r1, r5
 128:	00020500 	andeq	r0, r2, r0, lsl #10
 12c:	03000000 	movweq	r0, #0
 130:	0301038f 	movweq	r0, #5007	; 0x138f
 134:	835d4a09 	cmphi	sp, #36864	; 0x9000
 138:	01000502 	tsteq	r0, r2, lsl #10
 13c:	02050001 	andeq	r0, r5, #1
 140:	00000000 	andeq	r0, r0, r0
 144:	0103b703 	tsteq	r3, r3, lsl #14
 148:	51580b03 	cmppl	r8, r3, lsl #22
 14c:	03023d4f 	movweq	r3, #11599	; 0x2d4f
 150:	00010100 	andeq	r0, r1, r0, lsl #2
 154:	00000205 	andeq	r0, r0, r5, lsl #4
 158:	e3030000 	movw	r0, #12288	; 0x3000
 15c:	0b030103 	bleq	c0570 <I2CSlaveIntDisable+0xc0570>
 160:	3d41514a 	stfcce	f5, [r1, #-296]	; 0xfffffed8
 164:	01000302 	tsteq	r0, r2, lsl #6
 168:	02050001 	andeq	r0, r5, #1
 16c:	00000000 	andeq	r0, r0, r0
 170:	01048a03 	tsteq	r4, r3, lsl #20
 174:	4b4a0903 	blmi	1282588 <I2CSlaveIntDisable+0x1282588>
 178:	01000502 	tsteq	r0, r2, lsl #10
 17c:	02050001 	andeq	r0, r5, #1
 180:	00000000 	andeq	r0, r0, r0
 184:	0104b603 	tsteq	r4, r3, lsl #12
 188:	83580903 	cmphi	r8, #49152	; 0xc000
 18c:	01000502 	tsteq	r0, r2, lsl #10
 190:	02050001 	andeq	r0, r5, #1
 194:	00000000 	andeq	r0, r0, r0
 198:	0104cf03 	tsteq	r4, r3, lsl #30
 19c:	9f4a0903 	svcls	0x004a0903
 1a0:	01000502 	tsteq	r0, r2, lsl #10
 1a4:	02050001 	andeq	r0, r5, #1
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	0104f803 	tsteq	r4, r3, lsl #16
 1b0:	9f580903 	svcls	0x00580903
 1b4:	01000502 	tsteq	r0, r2, lsl #10
 1b8:	02050001 	andeq	r0, r5, #1
 1bc:	00000000 	andeq	r0, r0, r0
 1c0:	01059103 	tsteq	r5, r3, lsl #2
 1c4:	4b4a0903 	blmi	12825d8 <I2CSlaveIntDisable+0x12825d8>
 1c8:	01000502 	tsteq	r0, r2, lsl #10
 1cc:	02050001 	andeq	r0, r5, #1
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	0105b103 	tsteq	r5, r3, lsl #2
 1d8:	91580903 	cmpls	r8, r3, lsl #18
 1dc:	01000502 	tsteq	r0, r2, lsl #10
 1e0:	02050001 	andeq	r0, r5, #1
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	0105ca03 	tsteq	r5, r3, lsl #20
 1ec:	9f4a0903 	svcls	0x004a0903
 1f0:	01000502 	tsteq	r0, r2, lsl #10
 1f4:	02050001 	andeq	r0, r5, #1
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	0105ea03 	tsteq	r5, r3, lsl #20
 200:	ad580903 	ldclge	9, cr0, [r8, #-12]
 204:	01000502 	tsteq	r0, r2, lsl #10
 208:	02050001 	andeq	r0, r5, #1
 20c:	00000000 	andeq	r0, r0, r0
 210:	01068803 	tsteq	r6, r3, lsl #16
 214:	3e660a03 	vmulcc.f32	s1, s12, s6
 218:	06028494 			; <UNDEFINED> instruction: 0x06028494
 21c:	00010100 	andeq	r0, r1, r0, lsl #2
 220:	00000205 	andeq	r0, r0, r5, lsl #4
 224:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
 228:	0a030106 	beq	c0648 <I2CSlaveIntDisable+0xc0648>
 22c:	3e4e3e66 	cdpcc	14, 4, cr3, cr14, cr6, {3}
 230:	01000602 	tsteq	r0, r2, lsl #12
 234:	02050001 	andeq	r0, r5, #1
 238:	00000000 	andeq	r0, r0, r0
 23c:	0106d403 	tsteq	r6, r3, lsl #8
 240:	3e660a03 	vmulcc.f32	s1, s12, s6
 244:	060292a2 	streq	r9, [r2], -r2, lsr #5
 248:	00010100 	andeq	r0, r1, r0, lsl #2
 24c:	00000205 	andeq	r0, r0, r5, lsl #4
 250:	fa030000 	blx	c0258 <I2CSlaveIntDisable+0xc0258>
 254:	0a030106 	beq	c0674 <I2CSlaveIntDisable+0xc0674>
 258:	4c5c3e66 	mrrcmi	14, 6, r3, ip, cr6
 25c:	01000602 	tsteq	r0, r2, lsl #12
 260:	02050001 	andeq	r0, r5, #1
 264:	00000000 	andeq	r0, r0, r0
 268:	0107a603 	tsteq	r7, r3, lsl #12
 26c:	514a0903 	cmppl	sl, r3, lsl #18
 270:	0005024b 	andeq	r0, r5, fp, asr #4
 274:	05000101 	streq	r0, [r0, #-257]	; 0x101
 278:	00000002 	andeq	r0, r0, r2
 27c:	07d50300 	ldrbeq	r0, [r5, r0, lsl #6]
 280:	58090301 	stmdapl	r9, {r0, r8, r9}
 284:	0005024b 	andeq	r0, r5, fp, asr #4
 288:	05000101 	streq	r0, [r0, #-257]	; 0x101
 28c:	00000002 	andeq	r0, r0, r2
 290:	07f90300 	ldrbeq	r0, [r9, r0, lsl #6]!
 294:	4a090301 	bmi	240ea0 <I2CSlaveIntDisable+0x240ea0>
 298:	00050259 	andeq	r0, r5, r9, asr r2
 29c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2a0:	00000002 	andeq	r0, r0, r2
 2a4:	08a10300 	stmiaeq	r1!, {r8, r9}
 2a8:	58090301 	stmdapl	r9, {r0, r8, r9}
 2ac:	00050259 	andeq	r0, r5, r9, asr r2
 2b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08c10300 	stmiaeq	r1, {r8, r9}^
 2bc:	820a0301 	andhi	r0, sl, #67108864	; 0x4000000
 2c0:	00050267 	andeq	r0, r5, r7, ror #4
 2c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2c8:	00000002 	andeq	r0, r0, r2
 2cc:	08de0300 	ldmeq	lr, {r8, r9}^
 2d0:	4a090301 	bmi	240edc <I2CSlaveIntDisable+0x240edc>
 2d4:	0006023d 	andeq	r0, r6, sp, lsr r2
 2d8:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08f90300 	ldmeq	r9!, {r8, r9}^
 2e4:	4a090301 	bmi	240ef0 <I2CSlaveIntDisable+0x240ef0>
 2e8:	02223276 	eoreq	r3, r2, #1610612743	; 0x60000007
 2ec:	01010006 	tsteq	r1, r6
 2f0:	00020500 	andeq	r0, r2, r0, lsl #10
 2f4:	03000000 	movweq	r0, #0
 2f8:	0301099c 	movweq	r0, #6556	; 0x199c
 2fc:	32764a09 	rsbscc	r4, r6, #36864	; 0x9000
 300:	00060222 	andeq	r0, r6, r2, lsr #4
 304:	05000101 	streq	r0, [r0, #-257]	; 0x101
 308:	00000002 	andeq	r0, r0, r2
 30c:	09d70300 	ldmibeq	r7, {r8, r9}^
 310:	581f0301 	ldmdapl	pc, {r0, r8, r9}	; <UNPREDICTABLE>
 314:	0005024b 	andeq	r0, r5, fp, asr #4
 318:	05000101 	streq	r0, [r0, #-257]	; 0x101
 31c:	00000002 	andeq	r0, r0, r2
 320:	0a890300 	beq	fe240f28 <I2CSlaveIntDisable+0xfe240f28>
 324:	4a0b0301 	bmi	2c0f30 <I2CSlaveIntDisable+0x2c0f30>
 328:	5a345a50 	bpl	d16c70 <I2CSlaveIntDisable+0xd16c70>
 32c:	0602224e 	streq	r2, [r2], -lr, asr #4
 330:	00010100 	andeq	r0, r1, r0, lsl #2
 334:	00000205 	andeq	r0, r0, r5, lsl #4
 338:	ba030000 	blt	c0340 <I2CSlaveIntDisable+0xc0340>
 33c:	0903010a 	stmdbeq	r3, {r1, r3, r8}
 340:	05024b66 	streq	r4, [r2, #-2918]	; 0xb66
 344:	00010100 	andeq	r0, r1, r0, lsl #2
 348:	00000205 	andeq	r0, r0, r5, lsl #4
 34c:	d4030000 	strle	r0, [r3], #-0
 350:	0903010a 	stmdbeq	r3, {r1, r3, r8}
 354:	06023d4a 	streq	r3, [r2], -sl, asr #26
 358:	00010100 	andeq	r0, r1, r0, lsl #2
 35c:	00000205 	andeq	r0, r0, r5, lsl #4
 360:	f3030000 	vhadd.u8	d0, d3, d0
 364:	0903010a 	stmdbeq	r3, {r1, r3, r8}
 368:	05024b58 	streq	r4, [r2, #-2904]	; 0xb58
 36c:	00010100 	andeq	r0, r1, r0, lsl #2
 370:	00000205 	andeq	r0, r0, r5, lsl #4
 374:	8f030000 	svchi	0x00030000
 378:	0903010b 	stmdbeq	r3, {r0, r1, r3, r8}
 37c:	a0b03e66 	adcsge	r3, r0, r6, ror #28
 380:	01000502 	tsteq	r0, r2, lsl #10
 384:	02050001 	andeq	r0, r5, #1
 388:	00000000 	andeq	r0, r0, r0
 38c:	010bb203 	tsteq	fp, r3, lsl #4
 390:	3e660903 	cdpcc	9, 6, cr0, cr6, cr3, {0}
 394:	0502a0b0 	streq	sl, [r2, #-176]	; 0xb0
 398:	00010100 	andeq	r0, r1, r0, lsl #2
 39c:	00000205 	andeq	r0, r0, r5, lsl #4
 3a0:	e8030000 	stmda	r3, {}	; <UNPREDICTABLE>
 3a4:	0903010b 	stmdbeq	r3, {r0, r1, r3, r8}
 3a8:	06024b4a 	streq	r4, [r2], -sl, asr #22
 3ac:	00010100 	andeq	r0, r1, r0, lsl #2
 3b0:	00000205 	andeq	r0, r0, r5, lsl #4
 3b4:	82030000 	andhi	r0, r3, #0
 3b8:	0903010c 	stmdbeq	r3, {r2, r3, r8}
 3bc:	05025966 	streq	r5, [r2, #-2406]	; 0x966
 3c0:	00010100 	andeq	r0, r1, r0, lsl #2
 3c4:	00000205 	andeq	r0, r0, r5, lsl #4
 3c8:	9c030000 	stcls	0, cr0, [r3], {-0}
 3cc:	0903010c 	stmdbeq	r3, {r2, r3, r8}
 3d0:	06024b4a 	streq	r4, [r2], -sl, asr #22
 3d4:	00010100 	andeq	r0, r1, r0, lsl #2
 3d8:	00000205 	andeq	r0, r0, r5, lsl #4
 3dc:	c4030000 	strgt	r0, [r3], #-0
 3e0:	0903010c 	stmdbeq	r3, {r2, r3, r8}
 3e4:	029fb158 	addseq	fp, pc, #88, 2
 3e8:	01010005 	tsteq	r1, r5
 3ec:	00020500 	andeq	r0, r2, r0, lsl #10
 3f0:	03000000 	movweq	r0, #0
 3f4:	03010ce3 	movweq	r0, #7395	; 0x1ce3
 3f8:	029f4a09 	addseq	r4, pc, #36864	; 0x9000
 3fc:	01010005 	tsteq	r1, r5
 400:	00020500 	andeq	r0, r2, r0, lsl #10
 404:	03000000 	movweq	r0, #0
 408:	03010d8a 	movweq	r0, #7562	; 0x1d8a
 40c:	9f955809 	svcls	0x00955809
 410:	01000502 	tsteq	r0, r2, lsl #10
 414:	02050001 	andeq	r0, r5, #1
 418:	00000000 	andeq	r0, r0, r0
 41c:	010da803 	tsteq	sp, r3, lsl #16
 420:	9f4a0903 	svcls	0x004a0903
 424:	01000502 	tsteq	r0, r2, lsl #10
 428:	02050001 	andeq	r0, r5, #1
 42c:	00000000 	andeq	r0, r0, r0
 430:	010dc603 	tsteq	sp, r3, lsl #12
 434:	4b4a0903 	blmi	1282848 <I2CSlaveIntDisable+0x1282848>
 438:	01000602 	tsteq	r0, r2, lsl #12
 43c:	02050001 	andeq	r0, r5, #1
 440:	00000000 	andeq	r0, r0, r0
 444:	010de203 	tsteq	sp, r3, lsl #4
 448:	00660903 	rsbeq	r0, r6, r3, lsl #18
 44c:	06010402 	streq	r0, [r1], -r2, lsl #8
 450:	59890620 	stmibpl	r9, {r5, r9, sl}
 454:	01000502 	tsteq	r0, r2, lsl #10
 458:	02050001 	andeq	r0, r5, #1
 45c:	00000000 	andeq	r0, r0, r0
 460:	010e8403 	tsteq	lr, r3, lsl #8
 464:	84660903 	strbthi	r0, [r6], #-2307	; 0x903
 468:	02225932 	eoreq	r5, r2, #819200	; 0xc8000
 46c:	01010006 	tsteq	r1, r6
 470:	00020500 	andeq	r0, r2, r0, lsl #10
 474:	03000000 	movweq	r0, #0
 478:	03010ea7 	movweq	r0, #7847	; 0x1ea7
 47c:	02004a09 	andeq	r4, r0, #36864	; 0x9000
 480:	20060104 	andcs	r0, r6, r4, lsl #2
 484:	024b8906 	subeq	r8, fp, #98304	; 0x18000
 488:	01010006 	tsteq	r1, r6
 48c:	00020500 	andeq	r0, r2, r0, lsl #10
 490:	03000000 	movweq	r0, #0
 494:	03010eca 	movweq	r0, #7882	; 0x1eca
 498:	32845809 	addcc	r5, r4, #589824	; 0x90000
 49c:	06022275 			; <UNDEFINED> instruction: 0x06022275
 4a0:	00010100 	andeq	r0, r1, r0, lsl #2
 4a4:	00000205 	andeq	r0, r0, r5, lsl #4
 4a8:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
 4ac:	0903010e 	stmdbeq	r3, {r1, r2, r3, r8}
 4b0:	05024b66 	streq	r4, [r2, #-2918]	; 0xb66
 4b4:	00010100 	andeq	r0, r1, r0, lsl #2
 4b8:	00000205 	andeq	r0, r0, r5, lsl #4
 4bc:	8d030000 	stchi	0, cr0, [r3, #-0]
 4c0:	0903010f 	stmdbeq	r3, {r0, r1, r2, r3, r8}
 4c4:	06023d4a 	streq	r3, [r2], -sl, asr #26
 4c8:	00010100 	andeq	r0, r1, r0, lsl #2
 4cc:	00000205 	andeq	r0, r0, r5, lsl #4
 4d0:	b6030000 	strlt	r0, [r3], -r0
 4d4:	0903010f 	stmdbeq	r3, {r0, r1, r2, r3, r8}
 4d8:	05028358 	streq	r8, [r2, #-856]	; 0x358
 4dc:	00010100 	andeq	r0, r1, r0, lsl #2
 4e0:	00000205 	andeq	r0, r0, r5, lsl #4
 4e4:	db030000 	blle	c04ec <I2CSlaveIntDisable+0xc04ec>
 4e8:	0903010f 	stmdbeq	r3, {r0, r1, r2, r3, r8}
 4ec:	05027558 	streq	r7, [r2, #-1368]	; 0x558
 4f0:	00010100 	andeq	r0, r1, r0, lsl #2
 4f4:	00000205 	andeq	r0, r0, r5, lsl #4
 4f8:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
 4fc:	0903010f 	stmdbeq	r3, {r0, r1, r2, r3, r8}
 500:	0502594a 	streq	r5, [r2, #-2378]	; 0x94a
 504:	Address 0x00000504 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	486e6670 	stmdami	lr!, {r4, r5, r6, r9, sl, sp, lr}^
   4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
   8:	75007265 	strvc	r7, [r0, #-613]	; 0x265
   c:	45323369 	ldrmi	r3, [r2, #-873]!	; 0x369
  10:	49007272 	stmdbmi	r0, {r1, r4, r5, r6, r9, ip, sp, lr}
  14:	614d4332 	cmpvs	sp, r2, lsr r3
  18:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  1c:	44746e49 	ldrbtmi	r6, [r4], #-3657	; 0xe49
  20:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  24:	7845656c 	stmdavc	r5, {r2, r3, r5, r6, r8, sl, sp, lr}^
  28:	33697500 	cmncc	r9, #0, 10
  2c:	746e4932 	strbtvc	r4, [lr], #-2354	; 0x932
  30:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
  34:	32490073 	subcc	r0, r9, #115	; 0x73
  38:	73614d43 	cmnvc	r1, #4288	; 0x10c0
  3c:	49726574 	ldmdbmi	r2!, {r2, r4, r5, r6, r8, sl, sp, lr}^
  40:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
  44:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
  48:	43324900 	teqmi	r2, #0, 18
  4c:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
  50:	746e4965 	strbtvc	r4, [lr], #-2405	; 0x965
  54:	61736944 	cmnvs	r3, r4, asr #18
  58:	00656c62 	rsbeq	r6, r5, r2, ror #24
  5c:	4d433249 	sfmmi	f3, 2, [r3, #-292]	; 0xfffffedc
  60:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
  64:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
  68:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
  6c:	49007375 	stmdbmi	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
  70:	6c534332 	mrrcvs	3, 3, r4, r3, cr2
  74:	41657661 	cmnmi	r5, r1, ror #12
  78:	764f4b43 	strbvc	r4, [pc], -r3, asr #22
  7c:	69727265 	ldmdbvs	r2!, {r0, r2, r5, r6, r9, ip, sp, lr}^
  80:	49006564 	stmdbmi	r0, {r2, r5, r6, r8, sl, sp, lr}
  84:	614d4332 	cmpvs	sp, r2, lsr r3
  88:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  8c:	61746144 	cmnvs	r4, r4, asr #2
  90:	00746547 	rsbseq	r6, r4, r7, asr #10
  94:	4d433249 	sfmmi	f3, 2, [r3, #-292]	; 0xfffffedc
  98:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
  9c:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
  a0:	61656c43 	cmnvs	r5, r3, asr #24
  a4:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
  a8:	50543233 	subspl	r3, r4, r3, lsr r2
  ac:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
  b0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b8:	64493869 	strbvs	r3, [r9], #-2153	; 0x869
  bc:	69730078 	ldmdbvs	r3!, {r3, r4, r5, r6}^
  c0:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
  c4:	49006570 	stmdbmi	r0, {r4, r5, r6, r8, sl, sp, lr}
  c8:	614d4332 	cmpvs	sp, r2, lsr r3
  cc:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  d0:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
  d4:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
  d8:	74655372 	strbtvc	r5, [r5], #-882	; 0x372
  dc:	2f2e2e00 	svccs	0x002e2e00
  e0:	2e633269 	cdpcs	2, 6, cr3, cr3, cr9, {3}
  e4:	5f5f0063 	svcpl	0x005f0063
  e8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
  ec:	745f3233 	ldrbvc	r3, [pc], #-563	; f4 <.debug_str+0xf4>
  f0:	43324900 	teqmi	r2, #0, 18
  f4:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
  f8:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
  fc:	656c4374 	strbvs	r4, [ip, #-884]!	; 0x374
 100:	78457261 	stmdavc	r5, {r0, r5, r6, r9, ip, sp, lr}^
 104:	33697500 	cmncc	r9, #0, 10
 108:	6c615632 	stclvs	6, cr5, [r1], #-200	; 0xffffff38
 10c:	49006575 	stmdbmi	r0, {r0, r2, r4, r5, r6, r8, sl, sp, lr}
 110:	6e494332 	mcrvs	3, 2, r4, cr9, cr2, {1}
 114:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
 118:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 11c:	00726574 	rsbseq	r6, r2, r4, ror r5
 120:	54433249 	strbpl	r3, [r3], #-585	; 0x249
 124:	46494678 			; <UNDEFINED> instruction: 0x46494678
 128:	756c464f 	strbvc	r4, [ip, #-1615]!	; 0x64f
 12c:	49006873 	stmdbmi	r0, {r0, r1, r4, r5, r6, fp, sp, lr}
 130:	614d4332 	cmpvs	sp, r2, lsr r3
 134:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 138:	53746e49 	cmnpl	r4, #1168	; 0x490
 13c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 140:	00784573 	rsbseq	r4, r8, r3, ror r5
 144:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 148:	43433249 	movtmi	r3, #12873	; 0x3249
 14c:	70006b6c 	andvc	r6, r0, ip, ror #22
 150:	33697570 	cmncc	r9, #112, 10	; 0x1c000000
 154:	43324932 	teqmi	r2, #819200	; 0xc8000
 158:	4d746e49 	ldclmi	14, cr6, [r4, #-292]!	; 0xfffffedc
 15c:	49007061 	stmdbmi	r0, {r0, r5, r6, ip, sp, lr}
 160:	49464332 	stmdbmi	r6, {r1, r4, r5, r8, r9, lr}^
 164:	74534f46 	ldrbvc	r4, [r3], #-3910	; 0xf46
 168:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 16c:	43324900 	teqmi	r2, #0, 18
 170:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
 174:	746e4965 	strbtvc	r4, [lr], #-2405	; 0x965
 178:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 17c:	7845656c 	stmdavc	r5, {r2, r3, r5, r6, r8, sl, sp, lr}^
 180:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 184:	745f3874 	ldrbvc	r3, [pc], #-2164	; 18c <.debug_str+0x18c>
 188:	6e456200 	cdpvs	2, 4, cr6, cr5, cr0, {0}
 18c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 190:	43324900 	teqmi	r2, #0, 18
 194:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
 198:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
 19c:	74654761 	strbtvc	r4, [r5], #-1889	; 0x761
 1a0:	33697500 	cmncc	r9, #0, 10
 1a4:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
 1a8:	00676966 	rsbeq	r6, r7, r6, ror #18
 1ac:	53433249 	movtpl	r3, #12873	; 0x3249
 1b0:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 1b4:	43746e49 	cmnmi	r4, #1168	; 0x490
 1b8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 1bc:	43324900 	teqmi	r2, #0, 18
 1c0:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
 1c4:	46494665 	strbmi	r4, [r9], -r5, ror #12
 1c8:	616e454f 	cmnvs	lr, pc, asr #10
 1cc:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1d0:	4d433249 	sfmmi	f3, 2, [r3, #-292]	; 0xfffffedc
 1d4:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
 1d8:	6d695472 	cfstrdvs	mvd5, [r9, #-456]!	; 0xfffffe38
 1dc:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
 1e0:	00746553 	rsbseq	r6, r4, r3, asr r5
 1e4:	53433249 	movtpl	r3, #12873	; 0x3249
 1e8:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 1ec:	61746144 	cmnvs	r4, r4, asr #2
 1f0:	00747550 	rsbseq	r7, r4, r0, asr r5
 1f4:	63655262 	cmnvs	r5, #536870918	; 0x20000006
 1f8:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
 1fc:	43324900 	teqmi	r2, #0, 18
 200:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
 204:	6e457265 	cdpvs	2, 4, cr7, cr5, cr5, {3}
 208:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 20c:	43324900 	teqmi	r2, #0, 18
 210:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
 214:	746e4965 	strbtvc	r4, [lr], #-2405	; 0x965
 218:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
 21c:	78457375 	stmdavc	r5, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
 220:	69757000 	ldmdbvs	r5!, {ip, sp, lr}^
 224:	74614438 	strbtvc	r4, [r1], #-1080	; 0x438
 228:	32490061 	subcc	r0, r9, #97	; 0x61
 22c:	46494643 	strbmi	r4, [r9], -r3, asr #12
 230:	7461444f 	strbtvc	r4, [r1], #-1103	; 0x44f
 234:	74755061 	ldrbtvc	r5, [r5], #-97	; 0x61
 238:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 23c:	6f6c2067 	svcvs	0x006c2067
 240:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 244:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 248:	614d4332 	cmpvs	sp, r2, lsr r3
 24c:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 250:	61736944 	cmnvs	r3, r4, asr #18
 254:	00656c62 	rsbeq	r6, r5, r2, ror #24
 258:	54433249 	strbpl	r3, [r3], #-585	; 0x249
 25c:	46494678 			; <UNDEFINED> instruction: 0x46494678
 260:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
 264:	53676966 	cmnpl	r7, #1671168	; 0x198000
 268:	6c007465 	cfstrsvs	mvf7, [r0], {101}	; 0x65
 26c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 270:	00746e69 	rsbseq	r6, r4, r9, ror #28
 274:	52433249 	subpl	r3, r3, #-1879048188	; 0x90000004
 278:	46494678 			; <UNDEFINED> instruction: 0x46494678
 27c:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
 280:	53676966 	cmnpl	r7, #1671168	; 0x198000
 284:	69007465 	stmdbvs	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 288:	776f5238 			; <UNDEFINED> instruction: 0x776f5238
 28c:	6e690073 	mcrvs	0, 3, r0, cr9, cr3, {3}
 290:	61665f74 	smcvs	26100	; 0x65f4
 294:	5f387473 	svcpl	0x00387473
 298:	32490074 	subcc	r0, r9, #116	; 0x74
 29c:	616c5343 	cmnvs	ip, r3, asr #6
 2a0:	6e496576 	mcrvs	5, 2, r6, cr9, cr6, {3}
 2a4:	616e4574 	smcvs	58452	; 0xe454
 2a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 2ac:	69755f5f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 2b0:	5f38746e 	svcpl	0x0038746e
 2b4:	32490074 	subcc	r0, r9, #116	; 0x74
 2b8:	616c5343 	cmnvs	ip, r3, asr #6
 2bc:	49466576 	stmdbmi	r6, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
 2c0:	69444f46 	stmdbvs	r4, {r1, r2, r6, r8, r9, sl, fp, lr}^
 2c4:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 2c8:	32490065 	subcc	r0, r9, #101	; 0x65
 2cc:	616c5343 	cmnvs	ip, r3, asr #6
 2d0:	6e456576 	mcrvs	5, 2, r6, cr5, cr6, {3}
 2d4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 2d8:	43324900 	teqmi	r2, #0, 18
 2dc:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
 2e0:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
 2e4:	616e4574 	smcvs	58452	; 0xe454
 2e8:	45656c62 	strbmi	r6, [r5, #-3170]!	; 0xc62
 2ec:	69750078 	ldmdbvs	r5!, {r3, r4, r5, r6}^
 2f0:	61423233 	cmpvs	r2, r3, lsr r2
 2f4:	5f006573 	svcpl	0x00006573
 2f8:	49433249 	stmdbmi	r3, {r0, r3, r6, r9, ip, sp}^
 2fc:	754e746e 	strbvc	r7, [lr, #-1134]	; 0x46e
 300:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
 304:	00746547 	rsbseq	r6, r4, r7, asr #10
 308:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 30c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 310:	61686320 	cmnvs	r8, r0, lsr #6
 314:	46620072 			; <UNDEFINED> instruction: 0x46620072
 318:	00747361 	rsbseq	r7, r4, r1, ror #6
 31c:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 320:	00746e49 	rsbseq	r6, r4, r9, asr #28
 324:	53433249 	movtpl	r3, #12873	; 0x3249
 328:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 32c:	53746e49 	cmnpl	r4, #1168	; 0x490
 330:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 334:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	; <UNPREDICTABLE>
 338:	2f656d6f 	svccs	0x00656d6f
 33c:	6f6e6976 	svcvs	0x006e6976
 340:	43432f64 	movtmi	r2, #16228	; 0x3f64
 344:	30303233 	eorscc	r3, r0, r3, lsr r2
 348:	4b44535f 	blmi	11150cc <I2CSlaveIntDisable+0x11150cc>
 34c:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 350:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 354:	2f6b6473 	svccs	0x006b6473
 358:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 35c:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 360:	63672f62 	cmnvs	r7, #392	; 0x188
 364:	69730063 	ldmdbvs	r3!, {r0, r1, r5, r6}^
 368:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 36c:	61686320 	cmnvs	r8, r0, lsr #6
 370:	6f6c0072 	svcvs	0x006c0072
 374:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 378:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 37c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 380:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 384:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 388:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 38c:	5f323374 	svcpl	0x00323374
 390:	32490074 	subcc	r0, r9, #116	; 0x74
 394:	46785243 	ldrbtmi	r5, [r8], -r3, asr #4
 398:	464f4649 	strbmi	r4, [pc], -r9, asr #12
 39c:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
 3a0:	736e7500 	cmnvc	lr, #0, 10
 3a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 3a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 3ac:	32490074 	subcc	r0, r9, #116	; 0x74
 3b0:	73614d43 	cmnvc	r1, #4288	; 0x10c0
 3b4:	49726574 	ldmdbmi	r2!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 3b8:	4574696e 	ldrbmi	r6, [r4, #-2414]!	; 0x96e
 3bc:	6c437078 	mcrrvs	0, 7, r7, r3, cr8
 3c0:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
 3c4:	64644138 	strbtvs	r4, [r4], #-312	; 0x138
 3c8:	6d754e72 	ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38
 3cc:	43324900 	teqmi	r2, #0, 18
 3d0:	4f464946 	svcmi	0x00464946
 3d4:	61746144 	cmnvs	r4, r4, asr #2
 3d8:	4e747550 	mrcmi	5, 3, r7, cr4, cr0, {2}
 3dc:	6c426e6f 	mcrrvs	14, 6, r6, r2, cr15
 3e0:	696b636f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 3e4:	4900676e 	stmdbmi	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 3e8:	614d4332 	cmpvs	sp, r2, lsr r3
 3ec:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 3f0:	73727542 	cmnvc	r2, #276824064	; 0x10800000
 3f4:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
 3f8:	53687467 	cmnpl	r8, #1728053248	; 0x67000000
 3fc:	73007465 	movwvc	r7, #1125	; 0x465
 400:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
 404:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 408:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 40c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 410:	32490074 	subcc	r0, r9, #116	; 0x74
 414:	46494643 	strbmi	r4, [r9], -r3, asr #12
 418:	7461444f 	strbtvc	r4, [r1], #-1103	; 0x44f
 41c:	74654761 	strbtvc	r4, [r5], #-1889	; 0x761
 420:	426e6f4e 	rsbmi	r6, lr, #312	; 0x138
 424:	6b636f6c 	blvs	18dc1dc <I2CSlaveIntDisable+0x18dc1dc>
 428:	00676e69 	rsbeq	r6, r7, r9, ror #28
 42c:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 430:	464c4353 			; <UNDEFINED> instruction: 0x464c4353
 434:	00716572 	rsbseq	r6, r1, r2, ror r5
 438:	70705f67 	rsbsvc	r5, r0, r7, ror #30
 43c:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 440:	49433249 	stmdbmi	r3, {r0, r3, r6, r9, ip, sp}^
 444:	614d746e 	cmpvs	sp, lr, ror #8
 448:	32490070 	subcc	r0, r9, #112	; 0x70
 44c:	616c5343 	cmnvs	ip, r3, asr #6
 450:	64416576 	strbvs	r6, [r1], #-1398	; 0x576
 454:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
 458:	74655373 	strbtvc	r5, [r5], #-883	; 0x373
 45c:	38697500 	stmdacc	r9!, {r8, sl, ip, sp, lr}^
 460:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
 464:	49006874 	stmdbmi	r0, {r2, r4, r5, r6, fp, sp, lr}
 468:	6c534332 	mrrcvs	3, 3, r4, r3, cr2
 46c:	49657661 	stmdbmi	r5!, {r0, r5, r6, r9, sl, ip, sp, lr}^
 470:	6944746e 	stmdbvs	r4, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
 474:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 478:	00784565 	rsbseq	r4, r8, r5, ror #10
 47c:	44386975 	ldrtmi	r6, [r8], #-2421	; 0x975
 480:	00617461 	rsbeq	r7, r1, r1, ror #8
 484:	6f6f425f 	svcvs	0x006f425f
 488:	4162006c 	cmnmi	r2, ip, rrx
 48c:	67004b43 	strvs	r4, [r0, -r3, asr #22]
 490:	4938695f 	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}
 494:	6e494332 	mcrvs	3, 2, r4, cr9, cr2, {1}
 498:	70614d74 	rsbvc	r4, r1, r4, ror sp
 49c:	73776f52 	cmnvc	r7, #328	; 0x148
 4a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 4a4:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 4a8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 4ac:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 4b0:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 4b4:	614d4332 	cmpvs	sp, r2, lsr r3
 4b8:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 4bc:	73727542 	cmnvc	r2, #276824064	; 0x10800000
 4c0:	756f4374 	strbvc	r4, [pc, #-884]!	; 154 <.debug_str+0x154>
 4c4:	6547746e 	strbvs	r7, [r7, #-1134]	; 0x46e
 4c8:	32490074 	subcc	r0, r9, #116	; 0x74
 4cc:	746e4943 	strbtvc	r4, [lr], #-2371	; 0x943
 4d0:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
 4d4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 4d8:	43324900 	teqmi	r2, #0, 18
 4dc:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
 4e0:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
 4e4:	73694474 	cmnvc	r9, #116, 8	; 0x74000000
 4e8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 4ec:	43324900 	teqmi	r2, #0, 18
 4f0:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
 4f4:	61745365 	cmnvs	r4, r5, ror #6
 4f8:	00737574 	rsbseq	r7, r3, r4, ror r5
 4fc:	53433249 	movtpl	r3, #12873	; 0x3249
 500:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 504:	61736944 	cmnvs	r3, r4, asr #18
 508:	00656c62 	rsbeq	r6, r5, r2, ror #24
 50c:	4d433249 	sfmmi	f3, 2, [r3, #-292]	; 0xfffffedc
 510:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
 514:	6e694c72 	mcrvs	12, 3, r4, cr9, cr2, {3}
 518:	61745365 	cmnvs	r4, r5, ror #6
 51c:	65476574 	strbvs	r6, [r7, #-1396]	; 0x574
 520:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 524:	6d433233 	sfmvs	f3, 2, [r3, #-204]	; 0xffffff34
 528:	32490064 	subcc	r0, r9, #100	; 0x64
 52c:	73614d43 	cmnvc	r1, #4288	; 0x10c0
 530:	42726574 	rsbsmi	r6, r2, #116, 10	; 0x1d000000
 534:	00797375 	rsbseq	r7, r9, r5, ror r3
 538:	46433249 	strbmi	r3, [r3], -r9, asr #4
 53c:	444f4649 	strbmi	r4, [pc], #-1609	; 544 <.debug_str+0x544>
 540:	47617461 	strbmi	r7, [r1, -r1, ror #8]!
 544:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 548:	6c534332 	mrrcvs	3, 3, r4, r3, cr2
 54c:	49657661 	stmdbmi	r5!, {r0, r5, r6, r9, sl, ip, sp, lr}^
 550:	0074696e 	rsbseq	r6, r4, lr, ror #18
 554:	53386975 	teqpl	r8, #1916928	; 0x1d4000
 558:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 55c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
 560:	43324900 	teqmi	r2, #0, 18
 564:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
 568:	75427265 	strbvc	r7, [r2, #-613]	; 0x265
 56c:	73754273 	cmnvc	r5, #805306375	; 0x30000007
 570:	32490079 	subcc	r0, r9, #121	; 0x79
 574:	73614d43 	cmnvc	r1, #4288	; 0x10c0
 578:	43726574 	cmnmi	r2, #116, 10	; 0x1d000000
 57c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 580:	49006c6f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
 584:	614d4332 	cmpvs	sp, r2, lsr r3
 588:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 58c:	00727245 	rsbseq	r7, r2, r5, asr #4
 590:	53433249 	movtpl	r3, #12873	; 0x3249
 594:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 598:	564b4341 	strbpl	r4, [fp], -r1, asr #6
 59c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
 5a0:	00746553 	rsbseq	r6, r4, r3, asr r5
 5a4:	20554e47 	subscs	r4, r5, r7, asr #28
 5a8:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 5ac:	20322e38 	eorscs	r2, r2, r8, lsr lr
 5b0:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 5b4:	20626d75 	rsbcs	r6, r2, r5, ror sp
 5b8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 5bc:	6f633d75 	svcvs	0x00633d75
 5c0:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 5c4:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 5c8:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 5cc:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 5d0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 5d4:	20393963 	eorscs	r3, r9, r3, ror #18
 5d8:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 5dc:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 5e0:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 5e4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 5e8:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 5ec:	6164662d 	cmnvs	r4, sp, lsr #12
 5f0:	732d6174 	teqvc	sp, #116, 2
 5f4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 5f8:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 5fc:	73614d62 	cmnvc	r1, #6272	; 0x1880
 600:	0064656b 	rsbeq	r6, r4, fp, ror #10
 604:	4d433249 	sfmmi	f3, 2, [r3, #-292]	; 0xfffffedc
 608:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
 60c:	696c4772 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, lr}^
 610:	46686374 			; <UNDEFINED> instruction: 0x46686374
 614:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
 618:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
 61c:	53676966 	cmnpl	r7, #1671168	; 0x198000
 620:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 624:	614d4332 	cmpvs	sp, r2, lsr r3
 628:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 62c:	61746144 	cmnvs	r4, r4, asr #2
 630:	00747550 	rsbseq	r7, r4, r0, asr r5
 634:	53433249 	movtpl	r3, #12873	; 0x3249
 638:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
 63c:	43746e49 	cmnmi	r4, #1168	; 0x490
 640:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 644:	Address 0x00000644 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000054 	andeq	r0, r0, r4, asr r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	200e4101 	andcs	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  38:	0000009c 	muleq	r0, ip, r0
  3c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  40:	41018e02 	tstmi	r1, r2, lsl #28
  44:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
  48:	00000007 	andeq	r0, r0, r7
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  60:	41018e02 	tstmi	r1, r2, lsl #28
  64:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  68:	00000007 	andeq	r0, r0, r7
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  78:	00000044 	andeq	r0, r0, r4, asr #32
  7c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  80:	100e4101 	andne	r4, lr, r1, lsl #2
  84:	00070d41 	andeq	r0, r7, r1, asr #26
  88:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  94:	00000022 	andeq	r0, r0, r2, lsr #32
  98:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  9c:	100e4101 	andne	r4, lr, r1, lsl #2
  a0:	00070d41 	andeq	r0, r7, r1, asr #26
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  b0:	0000002c 	andeq	r0, r0, ip, lsr #32
  b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b8:	100e4101 	andne	r4, lr, r1, lsl #2
  bc:	00070d41 	andeq	r0, r7, r1, asr #26
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  cc:	00000022 	andeq	r0, r0, r2, lsr #32
  d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  d4:	100e4101 	andne	r4, lr, r1, lsl #2
  d8:	00070d41 	andeq	r0, r7, r1, asr #26
  dc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e8:	0000002c 	andeq	r0, r0, ip, lsr #32
  ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  f0:	100e4101 	andne	r4, lr, r1, lsl #2
  f4:	00070d41 	andeq	r0, r7, r1, asr #26
  f8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 104:	00000026 	andeq	r0, r0, r6, lsr #32
 108:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 10c:	41018e02 	tstmi	r1, r2, lsl #28
 110:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 114:	00000007 	andeq	r0, r0, r7
 118:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 124:	00000022 	andeq	r0, r0, r2, lsr #32
 128:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 12c:	41018e02 	tstmi	r1, r2, lsl #28
 130:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 134:	00000007 	andeq	r0, r0, r7
 138:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 144:	0000001a 	andeq	r0, r0, sl, lsl r0
 148:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 14c:	100e4101 	andne	r4, lr, r1, lsl #2
 150:	00070d41 	andeq	r0, r7, r1, asr #26
 154:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 160:	00000024 	andeq	r0, r0, r4, lsr #32
 164:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 168:	100e4101 	andne	r4, lr, r1, lsl #2
 16c:	00070d41 	andeq	r0, r7, r1, asr #26
 170:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 17c:	00000026 	andeq	r0, r0, r6, lsr #32
 180:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 184:	100e4101 	andne	r4, lr, r1, lsl #2
 188:	00070d41 	andeq	r0, r7, r1, asr #26
 18c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 198:	00000028 	andeq	r0, r0, r8, lsr #32
 19c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1a0:	100e4101 	andne	r4, lr, r1, lsl #2
 1a4:	00070d41 	andeq	r0, r7, r1, asr #26
 1a8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1b4:	0000001a 	andeq	r0, r0, sl, lsl r0
 1b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1bc:	100e4101 	andne	r4, lr, r1, lsl #2
 1c0:	00070d41 	andeq	r0, r7, r1, asr #26
 1c4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1d0:	00000026 	andeq	r0, r0, r6, lsr #32
 1d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d8:	100e4101 	andne	r4, lr, r1, lsl #2
 1dc:	00070d41 	andeq	r0, r7, r1, asr #26
 1e0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1ec:	00000026 	andeq	r0, r0, r6, lsr #32
 1f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1f4:	100e4101 	andne	r4, lr, r1, lsl #2
 1f8:	00070d41 	andeq	r0, r7, r1, asr #26
 1fc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 208:	0000002a 	andeq	r0, r0, sl, lsr #32
 20c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 210:	100e4101 	andne	r4, lr, r1, lsl #2
 214:	00070d41 	andeq	r0, r7, r1, asr #26
 218:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 224:	00000040 	andeq	r0, r0, r0, asr #32
 228:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 22c:	100e4101 	andne	r4, lr, r1, lsl #2
 230:	00070d41 	andeq	r0, r7, r1, asr #26
 234:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 240:	0000002c 	andeq	r0, r0, ip, lsr #32
 244:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 248:	100e4101 	andne	r4, lr, r1, lsl #2
 24c:	00070d41 	andeq	r0, r7, r1, asr #26
 250:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 25c:	00000044 	andeq	r0, r0, r4, asr #32
 260:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 264:	100e4101 	andne	r4, lr, r1, lsl #2
 268:	00070d41 	andeq	r0, r7, r1, asr #26
 26c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 278:	00000030 	andeq	r0, r0, r0, lsr r0
 27c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 280:	100e4101 	andne	r4, lr, r1, lsl #2
 284:	00070d41 	andeq	r0, r7, r1, asr #26
 288:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 294:	00000022 	andeq	r0, r0, r2, lsr #32
 298:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 29c:	100e4101 	andne	r4, lr, r1, lsl #2
 2a0:	00070d41 	andeq	r0, r7, r1, asr #26
 2a4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2b0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2b8:	100e4101 	andne	r4, lr, r1, lsl #2
 2bc:	00070d41 	andeq	r0, r7, r1, asr #26
 2c0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2cc:	0000001c 	andeq	r0, r0, ip, lsl r0
 2d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2d4:	100e4101 	andne	r4, lr, r1, lsl #2
 2d8:	00070d41 	andeq	r0, r7, r1, asr #26
 2dc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2e8:	0000001e 	andeq	r0, r0, lr, lsl r0
 2ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2f0:	100e4101 	andne	r4, lr, r1, lsl #2
 2f4:	00070d41 	andeq	r0, r7, r1, asr #26
 2f8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 304:	00000026 	andeq	r0, r0, r6, lsr #32
 308:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 30c:	100e4101 	andne	r4, lr, r1, lsl #2
 310:	00070d41 	andeq	r0, r7, r1, asr #26
 314:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 320:	0000001a 	andeq	r0, r0, sl, lsl r0
 324:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 328:	100e4101 	andne	r4, lr, r1, lsl #2
 32c:	00070d41 	andeq	r0, r7, r1, asr #26
 330:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 33c:	00000028 	andeq	r0, r0, r8, lsr #32
 340:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 344:	100e4101 	andne	r4, lr, r1, lsl #2
 348:	00070d41 	andeq	r0, r7, r1, asr #26
 34c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 358:	00000028 	andeq	r0, r0, r8, lsr #32
 35c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 360:	100e4101 	andne	r4, lr, r1, lsl #2
 364:	00070d41 	andeq	r0, r7, r1, asr #26
 368:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 374:	0000001c 	andeq	r0, r0, ip, lsl r0
 378:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 37c:	100e4101 	andne	r4, lr, r1, lsl #2
 380:	00070d41 	andeq	r0, r7, r1, asr #26
 384:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 390:	0000003e 	andeq	r0, r0, lr, lsr r0
 394:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 398:	180e4101 	stmdane	lr, {r0, r8, lr}
 39c:	00070d41 	andeq	r0, r7, r1, asr #26
 3a0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3ac:	0000001e 	andeq	r0, r0, lr, lsl r0
 3b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3b4:	100e4101 	andne	r4, lr, r1, lsl #2
 3b8:	00070d41 	andeq	r0, r7, r1, asr #26
 3bc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3c8:	0000001a 	andeq	r0, r0, sl, lsl r0
 3cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3d0:	100e4101 	andne	r4, lr, r1, lsl #2
 3d4:	00070d41 	andeq	r0, r7, r1, asr #26
 3d8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3e4:	0000001c 	andeq	r0, r0, ip, lsl r0
 3e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3ec:	100e4101 	andne	r4, lr, r1, lsl #2
 3f0:	00070d41 	andeq	r0, r7, r1, asr #26
 3f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 400:	00000046 	andeq	r0, r0, r6, asr #32
 404:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 408:	100e4101 	andne	r4, lr, r1, lsl #2
 40c:	00070d41 	andeq	r0, r7, r1, asr #26
 410:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 41c:	00000046 	andeq	r0, r0, r6, asr #32
 420:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 424:	100e4101 	andne	r4, lr, r1, lsl #2
 428:	00070d41 	andeq	r0, r7, r1, asr #26
 42c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 438:	0000001c 	andeq	r0, r0, ip, lsl r0
 43c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 440:	100e4101 	andne	r4, lr, r1, lsl #2
 444:	00070d41 	andeq	r0, r7, r1, asr #26
 448:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 454:	00000020 	andeq	r0, r0, r0, lsr #32
 458:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 45c:	100e4101 	andne	r4, lr, r1, lsl #2
 460:	00070d41 	andeq	r0, r7, r1, asr #26
 464:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 470:	0000001c 	andeq	r0, r0, ip, lsl r0
 474:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 478:	100e4101 	andne	r4, lr, r1, lsl #2
 47c:	00070d41 	andeq	r0, r7, r1, asr #26
 480:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 48c:	0000003e 	andeq	r0, r0, lr, lsr r0
 490:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 494:	100e4101 	andne	r4, lr, r1, lsl #2
 498:	00070d41 	andeq	r0, r7, r1, asr #26
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 4a8:	00000026 	andeq	r0, r0, r6, lsr #32
 4ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 4b0:	100e4101 	andne	r4, lr, r1, lsl #2
 4b4:	00070d41 	andeq	r0, r7, r1, asr #26
 4b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 4c4:	0000003a 	andeq	r0, r0, sl, lsr r0
 4c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 4cc:	100e4101 	andne	r4, lr, r1, lsl #2
 4d0:	00070d41 	andeq	r0, r7, r1, asr #26
 4d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 4e0:	00000026 	andeq	r0, r0, r6, lsr #32
 4e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 4e8:	100e4101 	andne	r4, lr, r1, lsl #2
 4ec:	00070d41 	andeq	r0, r7, r1, asr #26
 4f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 4fc:	0000001c 	andeq	r0, r0, ip, lsl r0
 500:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 504:	100e4101 	andne	r4, lr, r1, lsl #2
 508:	00070d41 	andeq	r0, r7, r1, asr #26
 50c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 518:	00000032 	andeq	r0, r0, r2, lsr r0
 51c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 520:	100e4101 	andne	r4, lr, r1, lsl #2
 524:	00070d41 	andeq	r0, r7, r1, asr #26
 528:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 534:	00000038 	andeq	r0, r0, r8, lsr r0
 538:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 53c:	100e4101 	andne	r4, lr, r1, lsl #2
 540:	00070d41 	andeq	r0, r7, r1, asr #26
 544:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 550:	0000002e 	andeq	r0, r0, lr, lsr #32
 554:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 558:	100e4101 	andne	r4, lr, r1, lsl #2
 55c:	00070d41 	andeq	r0, r7, r1, asr #26
 560:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 56c:	0000003a 	andeq	r0, r0, sl, lsr r0
 570:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 574:	100e4101 	andne	r4, lr, r1, lsl #2
 578:	00070d41 	andeq	r0, r7, r1, asr #26
 57c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 588:	0000001e 	andeq	r0, r0, lr, lsl r0
 58c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 590:	100e4101 	andne	r4, lr, r1, lsl #2
 594:	00070d41 	andeq	r0, r7, r1, asr #26
 598:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 5a4:	0000001a 	andeq	r0, r0, sl, lsl r0
 5a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 5ac:	100e4101 	andne	r4, lr, r1, lsl #2
 5b0:	00070d41 	andeq	r0, r7, r1, asr #26
 5b4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 5c0:	00000024 	andeq	r0, r0, r4, lsr #32
 5c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 5c8:	100e4101 	andne	r4, lr, r1, lsl #2
 5cc:	00070d41 	andeq	r0, r7, r1, asr #26
 5d0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 5dc:	00000022 	andeq	r0, r0, r2, lsr #32
 5e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 5e4:	100e4101 	andne	r4, lr, r1, lsl #2
 5e8:	00070d41 	andeq	r0, r7, r1, asr #26
 5ec:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 5f8:	0000001c 	andeq	r0, r0, ip, lsl r0
 5fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 600:	100e4101 	andne	r4, lr, r1, lsl #2
 604:	00070d41 	andeq	r0, r7, r1, asr #26

interrupt.o:     file format elf32-littlearm


Disassembly of section .rodata.g_pulPriority:

00000000 <g_pulPriority>:
   0:	00000700 	andeq	r0, r0, r0, lsl #14
   4:	00000600 	andeq	r0, r0, r0, lsl #12
   8:	00000500 	andeq	r0, r0, r0, lsl #10
   c:	00000400 	andeq	r0, r0, r0, lsl #8
  10:	00000300 	andeq	r0, r0, r0, lsl #6
  14:	00000200 	andeq	r0, r0, r0, lsl #4
  18:	00000100 	andeq	r0, r0, r0, lsl #2
  1c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.g_pulRegs:

00000000 <g_pulRegs>:
   0:	00000000 	andeq	r0, r0, r0
   4:	e000ed18 	and	lr, r0, r8, lsl sp
   8:	e000ed1c 	and	lr, r0, ip, lsl sp
   c:	e000ed20 	and	lr, r0, r0, lsr #26
  10:	e000e400 	and	lr, r0, r0, lsl #8
  14:	e000e404 	and	lr, r0, r4, lsl #8
  18:	e000e408 	and	lr, r0, r8, lsl #8
  1c:	e000e40c 	and	lr, r0, ip, lsl #8
  20:	e000e410 	and	lr, r0, r0, lsl r4
  24:	e000e414 	and	lr, r0, r4, lsl r4
  28:	e000e418 	and	lr, r0, r8, lsl r4
  2c:	e000e41c 	and	lr, r0, ip, lsl r4
  30:	e000e420 	and	lr, r0, r0, lsr #8
  34:	e000e424 	and	lr, r0, r4, lsr #8
  38:	e000e428 	and	lr, r0, r8, lsr #8
  3c:	e000e42c 	and	lr, r0, ip, lsr #8
  40:	e000e430 	and	lr, r0, r0, lsr r4
  44:	e000e434 	and	lr, r0, r4, lsr r4
  48:	e000e438 	and	lr, r0, r8, lsr r4
  4c:	e000e43c 	and	lr, r0, ip, lsr r4
  50:	e000e440 	and	lr, r0, r0, asr #8
  54:	e000e444 	and	lr, r0, r4, asr #8
  58:	e000e448 	and	lr, r0, r8, asr #8
  5c:	e000e44c 	and	lr, r0, ip, asr #8
  60:	e000e450 	and	lr, r0, r0, asr r4
  64:	e000e454 	and	lr, r0, r4, asr r4
  68:	e000e458 	and	lr, r0, r8, asr r4
  6c:	e000e45c 	and	lr, r0, ip, asr r4
  70:	e000e460 	and	lr, r0, r0, ror #8
  74:	e000e464 	and	lr, r0, r4, ror #8
  78:	e000e468 	and	lr, r0, r8, ror #8
  7c:	e000e46c 	and	lr, r0, ip, ror #8
  80:	e000e470 	and	lr, r0, r0, ror r4
  84:	e000e474 	and	lr, r0, r4, ror r4
  88:	e000e478 	and	lr, r0, r8, ror r4
  8c:	e000e47c 	and	lr, r0, ip, ror r4
  90:	e000e480 	and	lr, r0, r0, lsl #9
  94:	e000e484 	and	lr, r0, r4, lsl #9
  98:	e000e488 	and	lr, r0, r8, lsl #9
  9c:	e000e48c 	and	lr, r0, ip, lsl #9
  a0:	e000e490 	mul	r0, r0, r4
  a4:	e000e494 	mul	r0, r4, r4
  a8:	e000e498 	mul	r0, r8, r4
  ac:	e000e49c 	mul	r0, ip, r4
  b0:	e000e4a0 	and	lr, r0, r0, lsr #9
  b4:	e000e4a4 	and	lr, r0, r4, lsr #9
  b8:	e000e4a8 	and	lr, r0, r8, lsr #9
  bc:	e000e4ac 	and	lr, r0, ip, lsr #9
  c0:	e000e4b0 			; <UNDEFINED> instruction: 0xe000e4b0
  c4:	e000e4b4 			; <UNDEFINED> instruction: 0xe000e4b4
  c8:	e000e4b8 			; <UNDEFINED> instruction: 0xe000e4b8
  cc:	e000e4bc 			; <UNDEFINED> instruction: 0xe000e4bc
  d0:	e000e4c0 	and	lr, r0, r0, asr #9

Disassembly of section .rodata.g_pulEnRegs:

00000000 <g_pulEnRegs>:
   0:	e000e100 	and	lr, r0, r0, lsl #2
   4:	e000e104 	and	lr, r0, r4, lsl #2
   8:	e000e108 	and	lr, r0, r8, lsl #2
   c:	e000e10c 	and	lr, r0, ip, lsl #2
  10:	e000e110 	and	lr, r0, r0, lsl r1
  14:	e000e114 	and	lr, r0, r4, lsl r1

Disassembly of section .rodata.g_pulDisRegs:

00000000 <g_pulDisRegs>:
   0:	e000e180 	and	lr, r0, r0, lsl #3
   4:	e000e184 	and	lr, r0, r4, lsl #3
   8:	e000e188 	and	lr, r0, r8, lsl #3
   c:	e000e18c 	and	lr, r0, ip, lsl #3
  10:	e000e190 	mul	r0, r0, r1
  14:	e000e194 	mul	r0, r4, r1

Disassembly of section .rodata.g_pulPendRegs:

00000000 <g_pulPendRegs>:
   0:	e000e200 	and	lr, r0, r0, lsl #4
   4:	e000e204 	and	lr, r0, r4, lsl #4
   8:	e000e208 	and	lr, r0, r8, lsl #4
   c:	e000e20c 	and	lr, r0, ip, lsl #4
  10:	e000e210 	and	lr, r0, r0, lsl r2
  14:	e000e214 	and	lr, r0, r4, lsl r2

Disassembly of section .rodata.g_pulUnpendRegs:

00000000 <g_pulUnpendRegs>:
   0:	e000e280 	and	lr, r0, r0, lsl #5
   4:	e000e284 	and	lr, r0, r4, lsl #5
   8:	e000e288 	and	lr, r0, r8, lsl #5
   c:	e000e28c 	and	lr, r0, ip, lsl #5
  10:	e000e290 	mul	r0, r0, r2
  14:	e000e294 	mul	r0, r4, r2

Disassembly of section .text.IntDefaultHandler:

00000000 <IntDefaultHandler>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	e7fe      	b.n	4 <IntDefaultHandler+0x4>
   6:	bf00      	nop

Disassembly of section .text.IntMasterEnable:

00000000 <IntMasterEnable>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f7ff fffe 	bl	0 <CPUcpsie>
   8:	4603      	mov	r3, r0
   a:	b2db      	uxtb	r3, r3
   c:	4618      	mov	r0, r3
   e:	bd80      	pop	{r7, pc}

Disassembly of section .text.IntMasterDisable:

00000000 <IntMasterDisable>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f7ff fffe 	bl	0 <CPUcpsid>
   8:	4603      	mov	r3, r0
   a:	b2db      	uxtb	r3, r3
   c:	4618      	mov	r0, r3
   e:	bd80      	pop	{r7, pc}

Disassembly of section .text.IntVTableBaseSet:

00000000 <IntVTableBaseSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f64e 5308 	movw	r3, #60680	; 0xed08
   c:	f2ce 0300 	movt	r3, #57344	; 0xe000
  10:	687a      	ldr	r2, [r7, #4]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.IntRegister:

00000000 <IntRegister>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f64e 5308 	movw	r3, #60680	; 0xed08
   e:	f2ce 0300 	movt	r3, #57344	; 0xe000
  12:	681b      	ldr	r3, [r3, #0]
  14:	60fb      	str	r3, [r7, #12]
  16:	687b      	ldr	r3, [r7, #4]
  18:	009b      	lsls	r3, r3, #2
  1a:	68fa      	ldr	r2, [r7, #12]
  1c:	4413      	add	r3, r2
  1e:	683a      	ldr	r2, [r7, #0]
  20:	601a      	str	r2, [r3, #0]
  22:	3714      	adds	r7, #20
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.IntUnregister:

00000000 <IntUnregister>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f64e 5308 	movw	r3, #60680	; 0xed08
   c:	f2ce 0300 	movt	r3, #57344	; 0xe000
  10:	681b      	ldr	r3, [r3, #0]
  12:	60fb      	str	r3, [r7, #12]
  14:	687b      	ldr	r3, [r7, #4]
  16:	009b      	lsls	r3, r3, #2
  18:	68fa      	ldr	r2, [r7, #12]
  1a:	441a      	add	r2, r3
  1c:	f240 0300 	movw	r3, #0
  20:	f2c0 0300 	movt	r3, #0
  24:	6013      	str	r3, [r2, #0]
  26:	3714      	adds	r7, #20
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.IntPriorityGroupingSet:

00000000 <IntPriorityGroupingSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f64e 530c 	movw	r3, #60684	; 0xed0c
   c:	f2ce 0300 	movt	r3, #57344	; 0xe000
  10:	f240 0200 	movw	r2, #0
  14:	f2c0 0200 	movt	r2, #0
  18:	6879      	ldr	r1, [r7, #4]
  1a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  1e:	f042 62bf 	orr.w	r2, r2, #100139008	; 0x5f80000
  22:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  26:	601a      	str	r2, [r3, #0]
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.IntPriorityGroupingGet:

00000000 <IntPriorityGroupingGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	f64e 530c 	movw	r3, #60684	; 0xed0c
   a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   e:	681b      	ldr	r3, [r3, #0]
  10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  14:	603b      	str	r3, [r7, #0]
  16:	2300      	movs	r3, #0
  18:	607b      	str	r3, [r7, #4]
  1a:	e00d      	b.n	38 <IntPriorityGroupingGet+0x38>
  1c:	f240 0300 	movw	r3, #0
  20:	f2c0 0300 	movt	r3, #0
  24:	687a      	ldr	r2, [r7, #4]
  26:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  2a:	683b      	ldr	r3, [r7, #0]
  2c:	429a      	cmp	r2, r3
  2e:	d100      	bne.n	32 <IntPriorityGroupingGet+0x32>
  30:	e005      	b.n	3e <IntPriorityGroupingGet+0x3e>
  32:	687b      	ldr	r3, [r7, #4]
  34:	3301      	adds	r3, #1
  36:	607b      	str	r3, [r7, #4]
  38:	687b      	ldr	r3, [r7, #4]
  3a:	2b07      	cmp	r3, #7
  3c:	d9ee      	bls.n	1c <IntPriorityGroupingGet+0x1c>
  3e:	687b      	ldr	r3, [r7, #4]
  40:	4618      	mov	r0, r3
  42:	370c      	adds	r7, #12
  44:	46bd      	mov	sp, r7
  46:	f85d 7b04 	ldr.w	r7, [sp], #4
  4a:	4770      	bx	lr

Disassembly of section .text.IntPrioritySet:

00000000 <IntPrioritySet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	089a      	lsrs	r2, r3, #2
  10:	f240 0300 	movw	r3, #0
  14:	f2c0 0300 	movt	r3, #0
  18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	60fb      	str	r3, [r7, #12]
  20:	687b      	ldr	r3, [r7, #4]
  22:	f003 0303 	and.w	r3, r3, #3
  26:	00db      	lsls	r3, r3, #3
  28:	22ff      	movs	r2, #255	; 0xff
  2a:	fa02 f303 	lsl.w	r3, r2, r3
  2e:	43db      	mvns	r3, r3
  30:	68fa      	ldr	r2, [r7, #12]
  32:	4013      	ands	r3, r2
  34:	60fb      	str	r3, [r7, #12]
  36:	78fa      	ldrb	r2, [r7, #3]
  38:	687b      	ldr	r3, [r7, #4]
  3a:	f003 0303 	and.w	r3, r3, #3
  3e:	00db      	lsls	r3, r3, #3
  40:	fa02 f303 	lsl.w	r3, r2, r3
  44:	68fa      	ldr	r2, [r7, #12]
  46:	4313      	orrs	r3, r2
  48:	60fb      	str	r3, [r7, #12]
  4a:	687b      	ldr	r3, [r7, #4]
  4c:	089a      	lsrs	r2, r3, #2
  4e:	f240 0300 	movw	r3, #0
  52:	f2c0 0300 	movt	r3, #0
  56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  5a:	68fa      	ldr	r2, [r7, #12]
  5c:	601a      	str	r2, [r3, #0]
  5e:	3714      	adds	r7, #20
  60:	46bd      	mov	sp, r7
  62:	f85d 7b04 	ldr.w	r7, [sp], #4
  66:	4770      	bx	lr

Disassembly of section .text.IntPriorityGet:

00000000 <IntPriorityGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	089a      	lsrs	r2, r3, #2
   c:	f240 0300 	movw	r3, #0
  10:	f2c0 0300 	movt	r3, #0
  14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  18:	681a      	ldr	r2, [r3, #0]
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	f003 0303 	and.w	r3, r3, #3
  20:	00db      	lsls	r3, r3, #3
  22:	fa22 f303 	lsr.w	r3, r2, r3
  26:	b2db      	uxtb	r3, r3
  28:	4618      	mov	r0, r3
  2a:	370c      	adds	r7, #12
  2c:	46bd      	mov	sp, r7
  2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  32:	4770      	bx	lr

Disassembly of section .text.IntEnable:

00000000 <IntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b04      	cmp	r3, #4
   c:	d110      	bne.n	30 <IntEnable+0x30>
   e:	f64e 5324 	movw	r3, #60708	; 0xed24
  12:	f2ce 0300 	movt	r3, #57344	; 0xe000
  16:	f64e 5224 	movw	r2, #60708	; 0xed24
  1a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  1e:	6812      	ldr	r2, [r2, #0]
  20:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  24:	601a      	str	r2, [r3, #0]
  26:	f3bf 8f4f 	dsb	sy
  2a:	f3bf 8f6f 	isb	sy
  2e:	e053      	b.n	d8 <IntEnable+0xd8>
  30:	687b      	ldr	r3, [r7, #4]
  32:	2b05      	cmp	r3, #5
  34:	d110      	bne.n	58 <IntEnable+0x58>
  36:	f64e 5324 	movw	r3, #60708	; 0xed24
  3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
  3e:	f64e 5224 	movw	r2, #60708	; 0xed24
  42:	f2ce 0200 	movt	r2, #57344	; 0xe000
  46:	6812      	ldr	r2, [r2, #0]
  48:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4c:	601a      	str	r2, [r3, #0]
  4e:	f3bf 8f4f 	dsb	sy
  52:	f3bf 8f6f 	isb	sy
  56:	e03f      	b.n	d8 <IntEnable+0xd8>
  58:	687b      	ldr	r3, [r7, #4]
  5a:	2b06      	cmp	r3, #6
  5c:	d110      	bne.n	80 <IntEnable+0x80>
  5e:	f64e 5324 	movw	r3, #60708	; 0xed24
  62:	f2ce 0300 	movt	r3, #57344	; 0xe000
  66:	f64e 5224 	movw	r2, #60708	; 0xed24
  6a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  6e:	6812      	ldr	r2, [r2, #0]
  70:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
  74:	601a      	str	r2, [r3, #0]
  76:	f3bf 8f4f 	dsb	sy
  7a:	f3bf 8f6f 	isb	sy
  7e:	e02b      	b.n	d8 <IntEnable+0xd8>
  80:	687b      	ldr	r3, [r7, #4]
  82:	2b0f      	cmp	r3, #15
  84:	d110      	bne.n	a8 <IntEnable+0xa8>
  86:	f24e 0310 	movw	r3, #57360	; 0xe010
  8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
  8e:	f24e 0210 	movw	r2, #57360	; 0xe010
  92:	f2ce 0200 	movt	r2, #57344	; 0xe000
  96:	6812      	ldr	r2, [r2, #0]
  98:	f042 0202 	orr.w	r2, r2, #2
  9c:	601a      	str	r2, [r3, #0]
  9e:	f3bf 8f4f 	dsb	sy
  a2:	f3bf 8f6f 	isb	sy
  a6:	e017      	b.n	d8 <IntEnable+0xd8>
  a8:	687b      	ldr	r3, [r7, #4]
  aa:	2b0f      	cmp	r3, #15
  ac:	d914      	bls.n	d8 <IntEnable+0xd8>
  ae:	687b      	ldr	r3, [r7, #4]
  b0:	3b10      	subs	r3, #16
  b2:	095a      	lsrs	r2, r3, #5
  b4:	f240 0300 	movw	r3, #0
  b8:	f2c0 0300 	movt	r3, #0
  bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  c0:	687a      	ldr	r2, [r7, #4]
  c2:	3a10      	subs	r2, #16
  c4:	f002 021f 	and.w	r2, r2, #31
  c8:	2101      	movs	r1, #1
  ca:	fa01 f202 	lsl.w	r2, r1, r2
  ce:	601a      	str	r2, [r3, #0]
  d0:	f3bf 8f4f 	dsb	sy
  d4:	f3bf 8f6f 	isb	sy
  d8:	370c      	adds	r7, #12
  da:	46bd      	mov	sp, r7
  dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  e0:	4770      	bx	lr
  e2:	bf00      	nop

Disassembly of section .text.IntDisable:

00000000 <IntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b04      	cmp	r3, #4
   c:	d110      	bne.n	30 <IntDisable+0x30>
   e:	f64e 5324 	movw	r3, #60708	; 0xed24
  12:	f2ce 0300 	movt	r3, #57344	; 0xe000
  16:	f64e 5224 	movw	r2, #60708	; 0xed24
  1a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  1e:	6812      	ldr	r2, [r2, #0]
  20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  24:	601a      	str	r2, [r3, #0]
  26:	f3bf 8f4f 	dsb	sy
  2a:	f3bf 8f6f 	isb	sy
  2e:	e053      	b.n	d8 <IntDisable+0xd8>
  30:	687b      	ldr	r3, [r7, #4]
  32:	2b05      	cmp	r3, #5
  34:	d110      	bne.n	58 <IntDisable+0x58>
  36:	f64e 5324 	movw	r3, #60708	; 0xed24
  3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
  3e:	f64e 5224 	movw	r2, #60708	; 0xed24
  42:	f2ce 0200 	movt	r2, #57344	; 0xe000
  46:	6812      	ldr	r2, [r2, #0]
  48:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4c:	601a      	str	r2, [r3, #0]
  4e:	f3bf 8f4f 	dsb	sy
  52:	f3bf 8f6f 	isb	sy
  56:	e03f      	b.n	d8 <IntDisable+0xd8>
  58:	687b      	ldr	r3, [r7, #4]
  5a:	2b06      	cmp	r3, #6
  5c:	d110      	bne.n	80 <IntDisable+0x80>
  5e:	f64e 5324 	movw	r3, #60708	; 0xed24
  62:	f2ce 0300 	movt	r3, #57344	; 0xe000
  66:	f64e 5224 	movw	r2, #60708	; 0xed24
  6a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  6e:	6812      	ldr	r2, [r2, #0]
  70:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
  74:	601a      	str	r2, [r3, #0]
  76:	f3bf 8f4f 	dsb	sy
  7a:	f3bf 8f6f 	isb	sy
  7e:	e02b      	b.n	d8 <IntDisable+0xd8>
  80:	687b      	ldr	r3, [r7, #4]
  82:	2b0f      	cmp	r3, #15
  84:	d110      	bne.n	a8 <IntDisable+0xa8>
  86:	f24e 0310 	movw	r3, #57360	; 0xe010
  8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
  8e:	f24e 0210 	movw	r2, #57360	; 0xe010
  92:	f2ce 0200 	movt	r2, #57344	; 0xe000
  96:	6812      	ldr	r2, [r2, #0]
  98:	f022 0202 	bic.w	r2, r2, #2
  9c:	601a      	str	r2, [r3, #0]
  9e:	f3bf 8f4f 	dsb	sy
  a2:	f3bf 8f6f 	isb	sy
  a6:	e017      	b.n	d8 <IntDisable+0xd8>
  a8:	687b      	ldr	r3, [r7, #4]
  aa:	2b0f      	cmp	r3, #15
  ac:	d914      	bls.n	d8 <IntDisable+0xd8>
  ae:	687b      	ldr	r3, [r7, #4]
  b0:	3b10      	subs	r3, #16
  b2:	095a      	lsrs	r2, r3, #5
  b4:	f240 0300 	movw	r3, #0
  b8:	f2c0 0300 	movt	r3, #0
  bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  c0:	687a      	ldr	r2, [r7, #4]
  c2:	3a10      	subs	r2, #16
  c4:	f002 021f 	and.w	r2, r2, #31
  c8:	2101      	movs	r1, #1
  ca:	fa01 f202 	lsl.w	r2, r1, r2
  ce:	601a      	str	r2, [r3, #0]
  d0:	f3bf 8f4f 	dsb	sy
  d4:	f3bf 8f6f 	isb	sy
  d8:	370c      	adds	r7, #12
  da:	46bd      	mov	sp, r7
  dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  e0:	4770      	bx	lr
  e2:	bf00      	nop

Disassembly of section .text.IntPendSet:

00000000 <IntPendSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b02      	cmp	r3, #2
   c:	d110      	bne.n	30 <IntPendSet+0x30>
   e:	f64e 5304 	movw	r3, #60676	; 0xed04
  12:	f2ce 0300 	movt	r3, #57344	; 0xe000
  16:	f64e 5204 	movw	r2, #60676	; 0xed04
  1a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  1e:	6812      	ldr	r2, [r2, #0]
  20:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
  24:	601a      	str	r2, [r3, #0]
  26:	f3bf 8f4f 	dsb	sy
  2a:	f3bf 8f6f 	isb	sy
  2e:	e03f      	b.n	b0 <IntPendSet+0xb0>
  30:	687b      	ldr	r3, [r7, #4]
  32:	2b0e      	cmp	r3, #14
  34:	d110      	bne.n	58 <IntPendSet+0x58>
  36:	f64e 5304 	movw	r3, #60676	; 0xed04
  3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
  3e:	f64e 5204 	movw	r2, #60676	; 0xed04
  42:	f2ce 0200 	movt	r2, #57344	; 0xe000
  46:	6812      	ldr	r2, [r2, #0]
  48:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
  4c:	601a      	str	r2, [r3, #0]
  4e:	f3bf 8f4f 	dsb	sy
  52:	f3bf 8f6f 	isb	sy
  56:	e02b      	b.n	b0 <IntPendSet+0xb0>
  58:	687b      	ldr	r3, [r7, #4]
  5a:	2b0f      	cmp	r3, #15
  5c:	d110      	bne.n	80 <IntPendSet+0x80>
  5e:	f64e 5304 	movw	r3, #60676	; 0xed04
  62:	f2ce 0300 	movt	r3, #57344	; 0xe000
  66:	f64e 5204 	movw	r2, #60676	; 0xed04
  6a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  6e:	6812      	ldr	r2, [r2, #0]
  70:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
  74:	601a      	str	r2, [r3, #0]
  76:	f3bf 8f4f 	dsb	sy
  7a:	f3bf 8f6f 	isb	sy
  7e:	e017      	b.n	b0 <IntPendSet+0xb0>
  80:	687b      	ldr	r3, [r7, #4]
  82:	2b0f      	cmp	r3, #15
  84:	d914      	bls.n	b0 <IntPendSet+0xb0>
  86:	687b      	ldr	r3, [r7, #4]
  88:	3b10      	subs	r3, #16
  8a:	095a      	lsrs	r2, r3, #5
  8c:	f240 0300 	movw	r3, #0
  90:	f2c0 0300 	movt	r3, #0
  94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  98:	687a      	ldr	r2, [r7, #4]
  9a:	3a10      	subs	r2, #16
  9c:	f002 021f 	and.w	r2, r2, #31
  a0:	2101      	movs	r1, #1
  a2:	fa01 f202 	lsl.w	r2, r1, r2
  a6:	601a      	str	r2, [r3, #0]
  a8:	f3bf 8f4f 	dsb	sy
  ac:	f3bf 8f6f 	isb	sy
  b0:	370c      	adds	r7, #12
  b2:	46bd      	mov	sp, r7
  b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  b8:	4770      	bx	lr
  ba:	bf00      	nop

Disassembly of section .text.IntPendClear:

00000000 <IntPendClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b0e      	cmp	r3, #14
   c:	d10c      	bne.n	28 <IntPendClear+0x28>
   e:	f64e 5304 	movw	r3, #60676	; 0xed04
  12:	f2ce 0300 	movt	r3, #57344	; 0xe000
  16:	f64e 5204 	movw	r2, #60676	; 0xed04
  1a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  1e:	6812      	ldr	r2, [r2, #0]
  20:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
  24:	601a      	str	r2, [r3, #0]
  26:	e023      	b.n	70 <IntPendClear+0x70>
  28:	687b      	ldr	r3, [r7, #4]
  2a:	2b0f      	cmp	r3, #15
  2c:	d10c      	bne.n	48 <IntPendClear+0x48>
  2e:	f64e 5304 	movw	r3, #60676	; 0xed04
  32:	f2ce 0300 	movt	r3, #57344	; 0xe000
  36:	f64e 5204 	movw	r2, #60676	; 0xed04
  3a:	f2ce 0200 	movt	r2, #57344	; 0xe000
  3e:	6812      	ldr	r2, [r2, #0]
  40:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  44:	601a      	str	r2, [r3, #0]
  46:	e013      	b.n	70 <IntPendClear+0x70>
  48:	687b      	ldr	r3, [r7, #4]
  4a:	2b0f      	cmp	r3, #15
  4c:	d910      	bls.n	70 <IntPendClear+0x70>
  4e:	687b      	ldr	r3, [r7, #4]
  50:	3b10      	subs	r3, #16
  52:	095a      	lsrs	r2, r3, #5
  54:	f240 0300 	movw	r3, #0
  58:	f2c0 0300 	movt	r3, #0
  5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  60:	687a      	ldr	r2, [r7, #4]
  62:	3a10      	subs	r2, #16
  64:	f002 021f 	and.w	r2, r2, #31
  68:	2101      	movs	r1, #1
  6a:	fa01 f202 	lsl.w	r2, r1, r2
  6e:	601a      	str	r2, [r3, #0]
  70:	370c      	adds	r7, #12
  72:	46bd      	mov	sp, r7
  74:	f85d 7b04 	ldr.w	r7, [sp], #4
  78:	4770      	bx	lr
  7a:	bf00      	nop

Disassembly of section .text.IntPriorityMaskSet:

00000000 <IntPriorityMaskSet>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6878      	ldr	r0, [r7, #4]
   a:	f7ff fffe 	bl	0 <CPUbasepriSet>
   e:	3708      	adds	r7, #8
  10:	46bd      	mov	sp, r7
  12:	bd80      	pop	{r7, pc}

Disassembly of section .text.IntPriorityMaskGet:

00000000 <IntPriorityMaskGet>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f7ff fffe 	bl	0 <CPUbasepriGet>
   8:	4603      	mov	r3, r0
   a:	4618      	mov	r0, r3
   c:	bd80      	pop	{r7, pc}
   e:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000037f 	andeq	r0, r0, pc, ror r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  10:	00012d01 	andeq	r2, r1, r1, lsl #26
  14:	00023d00 	andeq	r3, r2, r0, lsl #26
	...
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	48080103 	stmdami	r8, {r0, r1, r8}
  34:	04000001 	streq	r0, [r0], #-1
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	0000ab07 	andeq	sl, r0, r7, lsl #22
  44:	00180600 	andseq	r0, r8, r0, lsl #12
  48:	97010000 	strls	r0, [r1, -r0]
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000006 	andeq	r0, r0, r6
  54:	1d079c01 	stcne	12, cr9, [r7, #-4]
  58:	01000001 	tsteq	r0, r1
  5c:	000025b4 			; <UNDEFINED> instruction: 0x000025b4
  60:	00000000 	andeq	r0, r0, r0
  64:	00001000 	andeq	r1, r0, r0
  68:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
  6c:	00000085 	andeq	r0, r0, r5, lsl #1
  70:	0025cf01 	eoreq	ip, r5, r1, lsl #30
  74:	00000000 	andeq	r0, r0, r0
  78:	00100000 	andseq	r0, r0, r0
  7c:	9c010000 	stcls	0, cr0, [r1], {-0}
  80:	00021208 	andeq	r1, r2, r8, lsl #4
  84:	00e50100 	rsceq	r0, r5, r0, lsl #2
  88:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	0000a49c 	muleq	r0, ip, r4
  94:	006d0900 	rsbeq	r0, sp, r0, lsl #18
  98:	e5010000 	str	r0, [r1, #-0]
  9c:	0000003e 	andeq	r0, r0, lr, lsr r0
  a0:	00749102 	rsbseq	r9, r4, r2, lsl #2
  a4:	00013c08 	andeq	r3, r1, r8, lsl #24
  a8:	00fd0100 	rscseq	r0, sp, r0, lsl #2
  ac:	2c000000 	stccs	0, cr0, [r0], {-0}
  b0:	01000000 	mrseq	r0, (UNDEF: 0)
  b4:	0000e49c 	muleq	r0, ip, r4
  b8:	002a0900 	eoreq	r0, sl, r0, lsl #18
  bc:	fd010000 	stc2	0, cr0, [r1, #-0]
  c0:	0000003e 	andeq	r0, r0, lr, lsr r0
  c4:	096c9102 	stmdbeq	ip!, {r1, r8, ip, pc}^
  c8:	00000165 	andeq	r0, r0, r5, ror #2
  cc:	0038fd01 	eorseq	pc, r8, r1, lsl #26
  d0:	91020000 	mrsls	r0, (UNDEF: 2)
  d4:	00a10a68 	adceq	r0, r1, r8, ror #20
  d8:	ff010000 			; <UNDEFINED> instruction: 0xff010000
  dc:	000000e4 	andeq	r0, r0, r4, ror #1
  e0:	00749102 	rsbseq	r9, r4, r2, lsl #2
  e4:	003e0405 	eorseq	r0, lr, r5, lsl #8
  e8:	8a0b0000 	bhi	2c0008 <g_pulPriority+0x2c0008>
  ec:	01000001 	tsteq	r0, r1
  f0:	0000011b 	andeq	r0, r0, fp, lsl r1
  f4:	00300000 	eorseq	r0, r0, r0
  f8:	9c010000 	stcls	0, cr0, [r1], {-0}
  fc:	0000011f 	andeq	r0, r0, pc, lsl r1
 100:	00002a0c 	andeq	r2, r0, ip, lsl #20
 104:	011b0100 	tsteq	fp, r0, lsl #2
 108:	0000003e 	andeq	r0, r0, lr, lsr r0
 10c:	0d6c9102 	stfeqp	f1, [ip, #-8]!
 110:	000000a1 	andeq	r0, r0, r1, lsr #1
 114:	e4011d01 	str	r1, [r1], #-3329	; 0xd01
 118:	02000000 	andeq	r0, r0, #0
 11c:	0b007491 	bleq	1d368 <g_pulPriority+0x1d368>
 120:	000000f9 	strdeq	r0, [r0], -r9
 124:	00013901 	andeq	r3, r1, r1, lsl #18
 128:	32000000 	andcc	r0, r0, #0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001459c 	muleq	r1, ip, r5
 134:	02360c00 	eorseq	r0, r6, #0, 24
 138:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
 13c:	00003e01 	andeq	r3, r0, r1, lsl #28
 140:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 144:	00bd0e00 	adcseq	r0, sp, r0, lsl #28
 148:	51010000 	mrspl	r0, (UNDEF: 1)
 14c:	00003e01 	andeq	r3, r0, r1, lsl #28
 150:	00000000 	andeq	r0, r0, r0
 154:	00004c00 	andeq	r4, r0, r0, lsl #24
 158:	7e9c0100 	fmlvce	f0, f4, f0
 15c:	0d000001 	stceq	0, cr0, [r0, #-4]
 160:	000000f2 	strdeq	r0, [r0], -r2
 164:	3e015301 	cdpcc	3, 0, cr5, cr1, cr1, {0}
 168:	02000000 	andeq	r0, r0, #0
 16c:	980d7491 	stmdals	sp, {r0, r4, r7, sl, ip, sp, lr}
 170:	01000001 	tsteq	r0, r1
 174:	003e0153 	eorseq	r0, lr, r3, asr r1
 178:	91020000 	mrsls	r0, (UNDEF: 2)
 17c:	440b0070 	strmi	r0, [fp], #-112	; 0x70
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	00000191 	muleq	r0, r1, r1
 188:	00680000 	rsbeq	r0, r8, r0
 18c:	9c010000 	stcls	0, cr0, [r1], {-0}
 190:	000001c2 	andeq	r0, r0, r2, asr #3
 194:	00002a0c 	andeq	r2, r0, ip, lsl #20
 198:	01910100 	orrseq	r0, r1, r0, lsl #2
 19c:	0000003e 	andeq	r0, r0, lr, lsr r0
 1a0:	0c6c9102 	stfeqp	f1, [ip], #-8
 1a4:	00000096 	muleq	r0, r6, r0
 1a8:	30019101 	andcc	r9, r1, r1, lsl #2
 1ac:	02000000 	andeq	r0, r0, #0
 1b0:	790d6b91 	stmdbvc	sp, {r0, r4, r7, r8, r9, fp, sp, lr}
 1b4:	01000001 	tsteq	r0, r1
 1b8:	003e0193 	mlaseq	lr, r3, r1, r0
 1bc:	91020000 	mrsls	r0, (UNDEF: 2)
 1c0:	090e0074 	stmdbeq	lr, {r2, r4, r5, r6}
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	01ec01b1 	strheq	r0, [ip, #17]!
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	00340000 	eorseq	r0, r4, r0
 1d4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d8:	000001ec 	andeq	r0, r0, ip, ror #3
 1dc:	00002a0c 	andeq	r2, r0, ip, lsl #20
 1e0:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
 1e4:	0000003e 	andeq	r0, r0, lr, lsr r0
 1e8:	00749102 	rsbseq	r9, r4, r2, lsl #2
 1ec:	70050403 	andvc	r0, r5, r3, lsl #8
 1f0:	0b000001 	bleq	1fc <.debug_info+0x1fc>
 1f4:	00000180 	andeq	r0, r0, r0, lsl #3
 1f8:	0001cd01 	andeq	ip, r1, r1, lsl #26
 1fc:	e2000000 	and	r0, r0, #0
 200:	01000000 	mrseq	r0, (UNDEF: 0)
 204:	0002199c 	muleq	r2, ip, r9
 208:	002a0c00 	eoreq	r0, sl, r0, lsl #24
 20c:	cd010000 	stcgt	0, cr0, [r1, #-0]
 210:	00003e01 	andeq	r3, r0, r1, lsl #28
 214:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 218:	00e70b00 	rsceq	r0, r7, r0, lsl #22
 21c:	15010000 	strne	r0, [r1, #-0]
 220:	00000002 	andeq	r0, r0, r2
 224:	0000e200 	andeq	lr, r0, r0, lsl #4
 228:	3f9c0100 	svccc	0x009c0100
 22c:	0c000002 	stceq	0, cr0, [r0], {2}
 230:	0000002a 	andeq	r0, r0, sl, lsr #32
 234:	3e021501 	cfsh32cc	mvfx1, mvfx2, #1
 238:	02000000 	andeq	r0, r0, #0
 23c:	0b007491 	bleq	1d488 <g_pulPriority+0x1d488>
 240:	0000007a 	andeq	r0, r0, sl, ror r0
 244:	00026201 	andeq	r6, r2, r1, lsl #4
 248:	ba000000 	blt	250 <.debug_info+0x250>
 24c:	01000000 	mrseq	r0, (UNDEF: 0)
 250:	0002659c 	muleq	r2, ip, r5
 254:	002a0c00 	eoreq	r0, sl, r0, lsl #24
 258:	62010000 	andvs	r0, r1, #0
 25c:	00003e02 	andeq	r3, r0, r2, lsl #28
 260:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 264:	02760b00 	rsbseq	r0, r6, #0, 22
 268:	a3010000 	movwge	r0, #4096	; 0x1000
 26c:	00000002 	andeq	r0, r0, r2
 270:	00007a00 	andeq	r7, r0, r0, lsl #20
 274:	8b9c0100 	blhi	fe70067c <g_pulPriority+0xfe70067c>
 278:	0c000002 	stceq	0, cr0, [r0], {2}
 27c:	0000002a 	andeq	r0, r0, sl, lsr #32
 280:	3e02a301 	cdpcc	3, 0, cr10, cr2, cr1, {0}
 284:	02000000 	andeq	r0, r0, #0
 288:	0f007491 	svceq	0x00007491
 28c:	000000d4 	ldrdeq	r0, [r0], -r4
 290:	0002dd01 	andeq	sp, r2, r1, lsl #26
 294:	14000000 	strne	r0, [r0], #-0
 298:	01000000 	mrseq	r0, (UNDEF: 0)
 29c:	0002b19c 	muleq	r2, ip, r1
 2a0:	01560c00 	cmpeq	r6, r0, lsl #24
 2a4:	dd010000 	stcle	0, cr0, [r1, #-0]
 2a8:	00003e02 	andeq	r3, r0, r2, lsl #28
 2ac:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 2b0:	02231000 	eoreq	r1, r3, #0
 2b4:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
 2b8:	00003e02 	andeq	r3, r0, r2, lsl #28
 2bc:	00000000 	andeq	r0, r0, r0
 2c0:	00000e00 	andeq	r0, r0, r0, lsl #28
 2c4:	119c0100 	orrsne	r0, ip, r0, lsl #2
 2c8:	0000003e 	andeq	r0, r0, lr, lsr r0
 2cc:	000002d7 	ldrdeq	r0, [r0], -r7
 2d0:	0002d712 	andeq	sp, r2, r2, lsl r7
 2d4:	03000700 	movweq	r0, #1792	; 0x700
 2d8:	026d0704 	rsbeq	r0, sp, #4, 14	; 0x100000
 2dc:	a00a0000 	andge	r0, sl, r0
 2e0:	01000001 	tsteq	r0, r1
 2e4:	0002ef3c 	andeq	lr, r2, ip, lsr pc
 2e8:	00030500 	andeq	r0, r3, r0, lsl #10
 2ec:	13000000 	movwne	r0, #0
 2f0:	000002c7 	andeq	r0, r0, r7, asr #5
 2f4:	00003e11 	andeq	r3, r0, r1, lsl lr
 2f8:	00030400 	andeq	r0, r3, r0, lsl #8
 2fc:	02d71200 	sbcseq	r1, r7, #0, 4
 300:	00340000 	eorseq	r0, r4, r0
 304:	0000530a 	andeq	r5, r0, sl, lsl #6
 308:	15490100 	strbne	r0, [r9, #-256]	; 0x100
 30c:	05000003 	streq	r0, [r0, #-3]
 310:	00000003 	andeq	r0, r0, r3
 314:	02f41300 	rscseq	r1, r4, #0, 6
 318:	3e110000 	cdpcc	0, 1, cr0, cr1, cr0, {0}
 31c:	2a000000 	bcs	324 <.debug_info+0x324>
 320:	12000003 	andne	r0, r0, #3
 324:	000002d7 	ldrdeq	r0, [r0], -r7
 328:	ae0a0005 	cdpge	0, 0, cr0, cr10, cr5, {0}
 32c:	01000001 	tsteq	r0, r1
 330:	00033b5f 	andeq	r3, r3, pc, asr fp
 334:	00030500 	andeq	r0, r3, r0, lsl #10
 338:	13000000 	movwne	r0, #0
 33c:	0000031a 	andeq	r0, r0, sl, lsl r3
 340:	0001100a 	andeq	r1, r1, sl
 344:	516b0100 	cmnpl	fp, r0, lsl #2
 348:	05000003 	streq	r0, [r0, #-3]
 34c:	00000003 	andeq	r0, r0, r3
 350:	031a1300 	tsteq	sl, #0, 6
 354:	360a0000 	strcc	r0, [sl], -r0
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	00036776 	andeq	r6, r3, r6, ror r7
 360:	00030500 	andeq	r0, r3, r0, lsl #10
 364:	13000000 	movwne	r0, #0
 368:	0000031a 	andeq	r0, r0, sl, lsl r3
 36c:	00005d0a 	andeq	r5, r0, sl, lsl #26
 370:	7d820100 	stfvcs	f0, [r2]
 374:	05000003 	streq	r0, [r0, #-3]
 378:	00000003 	andeq	r0, r0, r3
 37c:	031a1300 	tsteq	sl, #0, 6
 380:	Address 0x00000380 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <g_pulPriority+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <g_pulPriority+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <g_pulPriority+0xec2d30>
  44:	01111927 	tsteq	r1, r7, lsr #18
  48:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  4c:	00194297 	mulseq	r9, r7, r2
  50:	002e0700 	eoreq	r0, lr, r0, lsl #14
  54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  58:	0b3b0b3a 	bleq	ec2d48 <g_pulPriority+0xec2d48>
  5c:	13491927 	movtne	r1, #39207	; 0x9927
  60:	06120111 			; <UNDEFINED> instruction: 0x06120111
  64:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  68:	08000019 	stmdaeq	r0, {r0, r3, r4}
  6c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  70:	0b3a0e03 	bleq	e83884 <g_pulPriority+0xe83884>
  74:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  78:	06120111 			; <UNDEFINED> instruction: 0x06120111
  7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  80:	00130119 	andseq	r0, r3, r9, lsl r1
  84:	00050900 	andeq	r0, r5, r0, lsl #18
  88:	0b3a0e03 	bleq	e8389c <g_pulPriority+0xe8389c>
  8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  90:	00001802 	andeq	r1, r0, r2, lsl #16
  94:	0300340a 	movweq	r3, #1034	; 0x40a
  98:	3b0b3a0e 	blcc	2ce8d8 <g_pulPriority+0x2ce8d8>
  9c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a0:	0b000018 	bleq	108 <.debug_abbrev+0x108>
  a4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a8:	0b3a0e03 	bleq	e838bc <g_pulPriority+0xe838bc>
  ac:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  b8:	00130119 	andseq	r0, r3, r9, lsl r1
  bc:	00050c00 	andeq	r0, r5, r0, lsl #24
  c0:	0b3a0e03 	bleq	e838d4 <g_pulPriority+0xe838d4>
  c4:	1349053b 	movtne	r0, #38203	; 0x953b
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	0300340d 	movweq	r3, #1037	; 0x40d
  d0:	3b0b3a0e 	blcc	2ce910 <g_pulPriority+0x2ce910>
  d4:	02134905 	andseq	r4, r3, #81920	; 0x14000
  d8:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  e0:	0b3a0e03 	bleq	e838f4 <g_pulPriority+0xe838f4>
  e4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  e8:	01111349 	tsteq	r1, r9, asr #6
  ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
  f4:	0f000013 	svceq	0x00000013
  f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  fc:	0b3a0e03 	bleq	e83910 <g_pulPriority+0xe83910>
 100:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 104:	06120111 			; <UNDEFINED> instruction: 0x06120111
 108:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 10c:	00130119 	andseq	r0, r3, r9, lsl r1
 110:	002e1000 	eoreq	r1, lr, r0
 114:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 118:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 11c:	13491927 	movtne	r1, #39207	; 0x9927
 120:	06120111 			; <UNDEFINED> instruction: 0x06120111
 124:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 128:	11000019 	tstne	r0, r9, lsl r0
 12c:	13490101 	movtne	r0, #37121	; 0x9101
 130:	00001301 	andeq	r1, r0, r1, lsl #6
 134:	49002112 	stmdbmi	r0, {r1, r4, r8, sp}
 138:	000b2f13 	andeq	r2, fp, r3, lsl pc
 13c:	00261300 	eoreq	r1, r6, r0, lsl #6
 140:	00001349 	andeq	r1, r0, r9, asr #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000094 	muleq	r0, r4, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000006 	andeq	r0, r0, r6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000010 	andeq	r0, r0, r0, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000001e 	andeq	r0, r0, lr, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000030 	andeq	r0, r0, r0, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000032 	andeq	r0, r0, r2, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004c 	andeq	r0, r0, ip, asr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000068 	andeq	r0, r0, r8, rrx
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000000e2 	andeq	r0, r0, r2, ror #1
  68:	00000000 	andeq	r0, r0, r0
  6c:	000000e2 	andeq	r0, r0, r2, ror #1
  70:	00000000 	andeq	r0, r0, r0
  74:	000000ba 	strheq	r0, [r0], -sl
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000007a 	andeq	r0, r0, sl, ror r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000014 	andeq	r0, r0, r4, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000000e 	andeq	r0, r0, lr
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000006 	andeq	r0, r0, r6
   8:	00000000 	andeq	r0, r0, r0
   c:	00000010 	andeq	r0, r0, r0, lsl r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000010 	andeq	r0, r0, r0, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000001e 	andeq	r0, r0, lr, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0000002c 	andeq	r0, r0, ip, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000032 	andeq	r0, r0, r2, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000004c 	andeq	r0, r0, ip, asr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000068 	andeq	r0, r0, r8, rrx
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000034 	andeq	r0, r0, r4, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	000000e2 	andeq	r0, r0, r2, ror #1
  58:	00000000 	andeq	r0, r0, r0
  5c:	000000e2 	andeq	r0, r0, r2, ror #1
  60:	00000000 	andeq	r0, r0, r0
  64:	000000ba 	strheq	r0, [r0], -sl
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000007a 	andeq	r0, r0, sl, ror r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000000e 	andeq	r0, r0, lr
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001cb 	andeq	r0, r0, fp, asr #3
   4:	003d0002 	eorseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
  2c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
  30:	632e7470 	teqvs	lr, #112, 8	; 0x70000000
  34:	00000100 	andeq	r0, r0, r0, lsl #2
  38:	745f7768 	ldrbvc	r7, [pc], #-1896	; 40 <.debug_line+0x40>
  3c:	73657079 	cmnvc	r5, #121	; 0x79
  40:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  44:	00000000 	andeq	r0, r0, r0
  48:	00000205 	andeq	r0, r0, r5, lsl #4
  4c:	97030000 	strls	r0, [r3, -r0]
  50:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
  54:	02340104 	eorseq	r0, r4, #4, 2
  58:	01010001 	tsteq	r1, r1
  5c:	00020500 	andeq	r0, r2, r0, lsl #10
  60:	03000000 	movweq	r0, #0
  64:	320101b4 	andcc	r0, r1, #180, 2	; 0x2d
  68:	0002024b 	andeq	r0, r2, fp, asr #4
  6c:	05000101 	streq	r0, [r0, #-257]	; 0x101
  70:	00000002 	andeq	r0, r0, r2
  74:	01cf0300 	biceq	r0, pc, r0, lsl #6
  78:	024b3201 	subeq	r3, fp, #268435456	; 0x10000000
  7c:	01010002 	tsteq	r1, r2
  80:	00020500 	andeq	r0, r2, r0, lsl #10
  84:	03000000 	movweq	r0, #0
  88:	4b0101e5 	blmi	40824 <g_pulPriority+0x40824>
  8c:	00050267 	andeq	r0, r5, r7, ror #4
  90:	05000101 	streq	r0, [r0, #-257]	; 0x101
  94:	00000002 	andeq	r0, r0, r2
  98:	01fd0300 	mvnseq	r0, r0, lsl #6
  9c:	67676001 	strbvs	r6, [r7, -r1]!
  a0:	01000502 	tsteq	r0, r2, lsl #10
  a4:	02050001 	andeq	r0, r5, #1
  a8:	00000000 	andeq	r0, r0, r0
  ac:	01029b03 	tsteq	r2, r3, lsl #22
  b0:	02916752 	addseq	r6, r1, #21495808	; 0x1480000
  b4:	01010005 	tsteq	r1, r5
  b8:	00020500 	andeq	r0, r2, r0, lsl #10
  bc:	03000000 	movweq	r0, #0
  c0:	030102b9 	movweq	r0, #4793	; 0x12b9
  c4:	02f34a09 	rscseq	r4, r3, #36864	; 0x9000
  c8:	01010005 	tsteq	r1, r5
  cc:	00020500 	andeq	r0, r2, r0, lsl #10
  d0:	03000000 	movweq	r0, #0
  d4:	420102d1 	andmi	r0, r1, #268435469	; 0x1000000d
  d8:	03a04187 	moveq	r4, #-1073741791	; 0xc0000021
  dc:	02002079 	andeq	r2, r0, #121	; 0x79
  e0:	3c060104 	stfccs	f0, [r6], {4}
  e4:	3c0e0306 	stccc	3, cr0, [lr], {6}
  e8:	00060221 	andeq	r0, r6, r1, lsr #4
  ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
  f0:	00000002 	andeq	r0, r0, r2
  f4:	03910300 	orrseq	r0, r1, #0, 6
  f8:	660b0301 	strvs	r0, [fp], -r1, lsl #6
  fc:	9f9fad9f 	svcls	0x009fad9f
 100:	01000502 	tsteq	r0, r2, lsl #10
 104:	02050001 	andeq	r0, r5, #1
 108:	00000000 	andeq	r0, r0, r0
 10c:	0103b103 	tsteq	r3, r3, lsl #2
 110:	f44a0903 	vst2.8	{d16,d18}, [sl], r3
 114:	01000602 	tsteq	r0, r2, lsl #12
 118:	02050001 	andeq	r0, r5, #1
 11c:	00000000 	andeq	r0, r0, r0
 120:	0103cd03 	tsteq	r3, r3, lsl #26
 124:	414a0903 	cmpmi	sl, r3, lsl #18
 128:	413e2fbb 			; <UNDEFINED> instruction: 0x413e2fbb
 12c:	413e2fbb 			; <UNDEFINED> instruction: 0x413e2fbb
 130:	413e2fbb 			; <UNDEFINED> instruction: 0x413e2fbb
 134:	413e2fbb 			; <UNDEFINED> instruction: 0x413e2fbb
 138:	2f227391 	svccs	0x00227391
 13c:	00050230 	andeq	r0, r5, r0, lsr r2
 140:	05000101 	streq	r0, [r0, #-257]	; 0x101
 144:	00000002 	andeq	r0, r0, r2
 148:	04950300 	ldreq	r0, [r5], #768	; 0x300
 14c:	4a090301 	bmi	240d58 <g_pulPriority+0x240d58>
 150:	3e2fbb41 	vnmulcc.f64	d11, d15, d1
 154:	3e2fbb41 	vnmulcc.f64	d11, d15, d1
 158:	3e2fbb41 	vnmulcc.f64	d11, d15, d1
 15c:	3e2fbb41 	vnmulcc.f64	d11, d15, d1
 160:	22739141 	rsbscs	r9, r3, #1073741840	; 0x40000010
 164:	0502312f 	streq	r3, [r2, #-303]	; 0x12f
 168:	00010100 	andeq	r0, r1, r0, lsl #2
 16c:	00000205 	andeq	r0, r0, r5, lsl #4
 170:	e2030000 	and	r0, r3, #0
 174:	09030104 	stmdbeq	r3, {r2, r8}
 178:	2fbb414a 	svccs	0x00bb414a
 17c:	2fbb413e 	svccs	0x00bb413e
 180:	2fbb413e 	svccs	0x00bb413e
 184:	7391413e 	orrsvc	r4, r1, #-2147483633	; 0x8000000f
 188:	02312f22 	eorseq	r2, r1, #34, 30	; 0x88
 18c:	01010005 	tsteq	r1, r5
 190:	00020500 	andeq	r0, r2, r0, lsl #10
 194:	03000000 	movweq	r0, #0
 198:	030105a3 	movweq	r0, #5539	; 0x15a3
 19c:	ca414a09 	bgt	10529c8 <g_pulPriority+0x10529c8>
 1a0:	9141ca41 	cmpls	r1, r1, asr #20
 1a4:	05022373 	streq	r2, [r2, #-883]	; 0x373
 1a8:	00010100 	andeq	r0, r1, r0, lsl #2
 1ac:	00000205 	andeq	r0, r0, r5, lsl #4
 1b0:	dd030000 	stcle	0, cr0, [r3, #-0]
 1b4:	3d4b0105 	stfcce	f0, [fp, #-20]	; 0xffffffec
 1b8:	01000302 	tsteq	r0, r2, lsl #6
 1bc:	02050001 	andeq	r0, r5, #1
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	0105f703 	tsteq	r5, r3, lsl #14
 1c8:	02023d2f 	andeq	r3, r2, #3008	; 0xbc0
 1cc:	Address 0x000001cc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f6f4274 	svcvs	0x006f4274
   4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
   8:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
   c:	6f697250 	svcvs	0x00697250
  10:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
  14:	00746547 	rsbseq	r6, r4, r7, asr #10
  18:	44746e49 	ldrbtmi	r6, [r4], #-3657	; 0xe49
  1c:	75616665 	strbvc	r6, [r1, #-1637]!	; 0x665
  20:	6148746c 	cmpvs	r8, ip, ror #8
  24:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
  28:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
  2c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
  30:	70757272 	rsbsvc	r7, r5, r2, ror r2
  34:	5f670074 	svcpl	0x00670074
  38:	506c7570 	rsbpl	r7, ip, r0, ror r5
  3c:	52646e65 	rsbpl	r6, r4, #1616	; 0x650
  40:	00736765 	rsbseq	r6, r3, r5, ror #14
  44:	50746e49 	rsbspl	r6, r4, r9, asr #28
  48:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
  4c:	53797469 	cmnpl	r9, #1761607680	; 0x69000000
  50:	67007465 	strvs	r7, [r0, -r5, ror #8]
  54:	6c75705f 	ldclvs	0, cr7, [r5], #-380	; 0xfffffe84
  58:	73676552 	cmnvc	r7, #343932928	; 0x14800000
  5c:	705f6700 	subsvc	r6, pc, r0, lsl #14
  60:	6e556c75 	mrcvs	12, 2, r6, cr5, cr5, {3}
  64:	646e6570 	strbtvs	r6, [lr], #-1392	; 0x570
  68:	73676552 	cmnvc	r7, #343932928	; 0x14800000
  6c:	566c7500 	strbtpl	r7, [ip], -r0, lsl #10
  70:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  74:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
  78:	6e490065 	cdpvs	0, 4, cr0, cr9, cr5, {3}
  7c:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
  80:	74655364 	strbtvc	r5, [r5], #-868	; 0x364
  84:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
  88:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
  8c:	69447265 	stmdbvs	r4, {r0, r2, r5, r6, r9, ip, sp, lr}^
  90:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  94:	63750065 	cmnvs	r5, #101	; 0x65
  98:	6f697250 	svcvs	0x00697250
  9c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
  a0:	4e6c7500 	cdpmi	5, 6, cr7, cr12, cr0, {0}
  a4:	54636976 	strbtpl	r6, [r3], #-2422	; 0x976
  a8:	6c006c62 	stcvs	12, cr6, [r0], {98}	; 0x62
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  bc:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
  c0:	6f697250 	svcvs	0x00697250
  c4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
  c8:	756f7247 	strbvc	r7, [pc, #-583]!	; fffffe89 <g_pulPriority+0xfffffe89>
  cc:	676e6970 			; <UNDEFINED> instruction: 0x676e6970
  d0:	00746547 	rsbseq	r6, r4, r7, asr #10
  d4:	50746e49 	rsbspl	r6, r4, r9, asr #28
  d8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
  dc:	4d797469 	cfldrdmi	mvd7, [r9, #-420]!	; 0xfffffe5c
  e0:	536b7361 	cmnpl	fp, #-2080374783	; 0x84000001
  e4:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
  e8:	6944746e 	stmdbvs	r4, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
  ec:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  f0:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
  f4:	706f6f4c 	rsbvc	r6, pc, ip, asr #30
  f8:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
  fc:	6f697250 	svcvs	0x00697250
 100:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 104:	756f7247 	strbvc	r7, [pc, #-583]!	; fffffec5 <g_pulPriority+0xfffffec5>
 108:	676e6970 			; <UNDEFINED> instruction: 0x676e6970
 10c:	00746553 	rsbseq	r6, r4, r3, asr r5
 110:	75705f67 	ldrbvc	r5, [r0, #-3943]!	; 0xf67
 114:	7369446c 	cmnvc	r9, #108, 8	; 0x6c000000
 118:	73676552 	cmnvc	r7, #343932928	; 0x14800000
 11c:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
 120:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
 124:	6e457265 	cdpvs	2, 4, cr7, cr5, cr5, {3}
 128:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 12c:	2f2e2e00 	svccs	0x002e2e00
 130:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
 134:	70757272 	rsbsvc	r7, r5, r2, ror r2
 138:	00632e74 	rsbeq	r2, r3, r4, ror lr
 13c:	52746e49 	rsbspl	r6, r4, #1168	; 0x490
 140:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 144:	00726574 	rsbseq	r6, r2, r4, ror r5
 148:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 14c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 150:	61686320 	cmnvs	r8, r0, lsr #6
 154:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
 158:	6f697250 	svcvs	0x00697250
 15c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 160:	6b73614d 	blvs	1cd869c <g_pulPriority+0x1cd869c>
 164:	6e667000 	cdpvs	0, 6, cr7, cr6, cr0, {0}
 168:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
 16c:	0072656c 	rsbseq	r6, r2, ip, ror #10
 170:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 174:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 178:	546c7500 	strbtpl	r7, [ip], #-1280	; 0x500
 17c:	00706d65 	rsbseq	r6, r0, r5, ror #26
 180:	45746e49 	ldrbmi	r6, [r4, #-3657]!	; 0xe49
 184:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 188:	6e490065 	cdpvs	0, 4, cr0, cr9, cr5, {3}
 18c:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
 190:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 194:	00726574 	rsbseq	r6, r2, r4, ror r5
 198:	61566c75 	cmpvs	r6, r5, ror ip
 19c:	0065756c 	rsbeq	r7, r5, ip, ror #10
 1a0:	75705f67 	ldrbvc	r5, [r0, #-3943]!	; 0xf67
 1a4:	6972506c 	ldmdbvs	r2!, {r2, r3, r5, r6, ip, lr}^
 1a8:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
 1ac:	5f670079 	svcpl	0x00670079
 1b0:	456c7570 	strbmi	r7, [ip, #-1392]!	; 0x570
 1b4:	6765526e 	strbvs	r5, [r5, -lr, ror #4]!
 1b8:	4e470073 	mcrmi	0, 2, r0, cr7, cr3, {3}
 1bc:	20432055 	subcs	r2, r3, r5, asr r0
 1c0:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 1c4:	6d2d2032 	stcvs	0, cr2, [sp, #-200]!	; 0xffffff38
 1c8:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
 1cc:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
 1d0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1d4:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
 1d8:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
 1dc:	672d2034 			; <UNDEFINED> instruction: 0x672d2034
 1e0:	304f2d20 	subcc	r2, pc, r0, lsr #26
 1e4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xd20
 1e8:	39633d64 	stmdbcc	r3!, {r2, r5, r6, r8, sl, fp, ip, sp}^
 1ec:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1f0:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 1f4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 1f8:	6365732d 	cmnvs	r5, #-1275068416	; 0xb4000000
 1fc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 200:	662d2073 			; <UNDEFINED> instruction: 0x662d2073
 204:	61746164 	cmnvs	r4, r4, ror #2
 208:	6365732d 	cmnvs	r5, #-1275068416	; 0xb4000000
 20c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 210:	6e490073 	mcrvs	0, 2, r0, cr9, cr3, {3}
 214:	61545674 	cmpvs	r4, r4, ror r6
 218:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
 21c:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
 220:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 224:	7250746e 	subsvc	r7, r0, #1845493760	; 0x6e000000
 228:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 22c:	614d7974 	hvcvs	55188	; 0xd794
 230:	65476b73 	strbvs	r6, [r7, #-2931]	; 0xb73
 234:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
 238:	73746942 	cmnvc	r4, #1081344	; 0x108000
 23c:	6f682f00 	svcvs	0x00682f00
 240:	762f656d 	strtvc	r6, [pc], -sp, ror #10
 244:	646f6e69 	strbtvs	r6, [pc], #-3689	; 24c <.debug_str+0x24c>
 248:	3343432f 	movtcc	r4, #13103	; 0x332f
 24c:	5f303032 	svcpl	0x00303032
 250:	2f4b4453 	svccs	0x004b4453
 254:	32336363 	eorscc	r6, r3, #-1946157055	; 0x8c000001
 258:	732d3030 	teqvc	sp, #48	; 0x30
 25c:	642f6b64 	strtvs	r6, [pc], #-2916	; 264 <.debug_str+0x264>
 260:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
 264:	62696c72 	rsbvs	r6, r9, #29184	; 0x7200
 268:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 26c:	7a697300 	bvc	1a5ce74 <g_pulPriority+0x1a5ce74>
 270:	70797465 	rsbsvc	r7, r9, r5, ror #8
 274:	6e490065 	cdpvs	0, 4, cr0, cr9, cr5, {3}
 278:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
 27c:	656c4364 	strbvs	r4, [ip, #-868]!	; 0x364
 280:	Address 0x00000280 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000006 	andeq	r0, r0, r6
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  34:	00000010 	andeq	r0, r0, r0, lsl r0
  38:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  3c:	41018e02 	tstmi	r1, r2, lsl #28
  40:	0000070d 	andeq	r0, r0, sp, lsl #14
  44:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  50:	00000010 	andeq	r0, r0, r0, lsl r0
  54:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  58:	41018e02 	tstmi	r1, r2, lsl #28
  5c:	0000070d 	andeq	r0, r0, sp, lsl #14
  60:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
  70:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  74:	100e4101 	andne	r4, lr, r1, lsl #2
  78:	00070d41 	andeq	r0, r7, r1, asr #26
  7c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  88:	0000002c 	andeq	r0, r0, ip, lsr #32
  8c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  90:	180e4101 	stmdane	lr, {r0, r8, lr}
  94:	00070d41 	andeq	r0, r7, r1, asr #26
  98:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a4:	00000030 	andeq	r0, r0, r0, lsr r0
  a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  ac:	180e4101 	stmdane	lr, {r0, r8, lr}
  b0:	00070d41 	andeq	r0, r7, r1, asr #26
  b4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c0:	00000032 	andeq	r0, r0, r2, lsr r0
  c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  c8:	100e4101 	andne	r4, lr, r1, lsl #2
  cc:	00070d41 	andeq	r0, r7, r1, asr #26
  d0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  dc:	0000004c 	andeq	r0, r0, ip, asr #32
  e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e4:	100e4101 	andne	r4, lr, r1, lsl #2
  e8:	00070d41 	andeq	r0, r7, r1, asr #26
  ec:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  f8:	00000068 	andeq	r0, r0, r8, rrx
  fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 100:	180e4101 	stmdane	lr, {r0, r8, lr}
 104:	00070d41 	andeq	r0, r7, r1, asr #26
 108:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 114:	00000034 	andeq	r0, r0, r4, lsr r0
 118:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 11c:	100e4101 	andne	r4, lr, r1, lsl #2
 120:	00070d41 	andeq	r0, r7, r1, asr #26
 124:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 130:	000000e2 	andeq	r0, r0, r2, ror #1
 134:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 138:	100e4101 	andne	r4, lr, r1, lsl #2
 13c:	00070d41 	andeq	r0, r7, r1, asr #26
 140:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 14c:	000000e2 	andeq	r0, r0, r2, ror #1
 150:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 154:	100e4101 	andne	r4, lr, r1, lsl #2
 158:	00070d41 	andeq	r0, r7, r1, asr #26
 15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 168:	000000ba 	strheq	r0, [r0], -sl
 16c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 170:	100e4101 	andne	r4, lr, r1, lsl #2
 174:	00070d41 	andeq	r0, r7, r1, asr #26
 178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 184:	0000007a 	andeq	r0, r0, sl, ror r0
 188:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 18c:	100e4101 	andne	r4, lr, r1, lsl #2
 190:	00070d41 	andeq	r0, r7, r1, asr #26
 194:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1a0:	00000014 	andeq	r0, r0, r4, lsl r0
 1a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1a8:	41018e02 	tstmi	r1, r2, lsl #28
 1ac:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1b0:	00000007 	andeq	r0, r0, r7
 1b4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c0:	0000000e 	andeq	r0, r0, lr
 1c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1c8:	41018e02 	tstmi	r1, r2, lsl #28
 1cc:	0000070d 	andeq	r0, r0, sp, lsl #14

i2s.o:     file format elf32-littlearm


Disassembly of section .text.I2SGBLEnable:

00000000 <I2SGBLEnable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3344      	adds	r3, #68	; 0x44
   e:	681b      	ldr	r3, [r3, #0]
  10:	60fb      	str	r3, [r7, #12]
  12:	68fa      	ldr	r2, [r7, #12]
  14:	683b      	ldr	r3, [r7, #0]
  16:	4313      	orrs	r3, r2
  18:	60fb      	str	r3, [r7, #12]
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	3344      	adds	r3, #68	; 0x44
  1e:	68fa      	ldr	r2, [r7, #12]
  20:	601a      	str	r2, [r3, #0]
  22:	bf00      	nop
  24:	687b      	ldr	r3, [r7, #4]
  26:	3344      	adds	r3, #68	; 0x44
  28:	681a      	ldr	r2, [r3, #0]
  2a:	68fb      	ldr	r3, [r7, #12]
  2c:	429a      	cmp	r2, r3
  2e:	d1f9      	bne.n	24 <I2SGBLEnable+0x24>
  30:	3714      	adds	r7, #20
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.I2SEnable:

00000000 <I2SEnable>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3314      	adds	r3, #20
   e:	687a      	ldr	r2, [r7, #4]
  10:	3214      	adds	r2, #20
  12:	6812      	ldr	r2, [r2, #0]
  14:	f042 52a0 	orr.w	r2, r2, #335544320	; 0x14000000
  18:	601a      	str	r2, [r3, #0]
  1a:	683b      	ldr	r3, [r7, #0]
  1c:	f003 0302 	and.w	r3, r3, #2
  20:	2b00      	cmp	r3, #0
  22:	d013      	beq.n	4c <I2SEnable+0x4c>
  24:	6878      	ldr	r0, [r7, #4]
  26:	2102      	movs	r1, #2
  28:	f7ff fffe 	bl	0 <I2SEnable>
  2c:	6878      	ldr	r0, [r7, #4]
  2e:	2101      	movs	r1, #1
  30:	f7ff fffe 	bl	0 <I2SEnable>
  34:	6878      	ldr	r0, [r7, #4]
  36:	2104      	movs	r1, #4
  38:	f7ff fffe 	bl	0 <I2SEnable>
  3c:	6878      	ldr	r0, [r7, #4]
  3e:	2108      	movs	r1, #8
  40:	f7ff fffe 	bl	0 <I2SEnable>
  44:	6878      	ldr	r0, [r7, #4]
  46:	2110      	movs	r1, #16
  48:	f7ff fffe 	bl	0 <I2SEnable>
  4c:	683b      	ldr	r3, [r7, #0]
  4e:	f003 0301 	and.w	r3, r3, #1
  52:	2b00      	cmp	r3, #0
  54:	d018      	beq.n	88 <I2SEnable+0x88>
  56:	6878      	ldr	r0, [r7, #4]
  58:	f44f 7100 	mov.w	r1, #512	; 0x200
  5c:	f7ff fffe 	bl	0 <I2SEnable>
  60:	6878      	ldr	r0, [r7, #4]
  62:	f44f 7180 	mov.w	r1, #256	; 0x100
  66:	f7ff fffe 	bl	0 <I2SEnable>
  6a:	6878      	ldr	r0, [r7, #4]
  6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  70:	f7ff fffe 	bl	0 <I2SEnable>
  74:	6878      	ldr	r0, [r7, #4]
  76:	f44f 6100 	mov.w	r1, #2048	; 0x800
  7a:	f7ff fffe 	bl	0 <I2SEnable>
  7e:	6878      	ldr	r0, [r7, #4]
  80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  84:	f7ff fffe 	bl	0 <I2SEnable>
  88:	3708      	adds	r7, #8
  8a:	46bd      	mov	sp, r7
  8c:	bd80      	pop	{r7, pc}
  8e:	bf00      	nop

Disassembly of section .text.I2SDisable:

00000000 <I2SDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3344      	adds	r3, #68	; 0x44
   c:	2200      	movs	r2, #0
   e:	601a      	str	r2, [r3, #0]
  10:	bf00      	nop
  12:	687b      	ldr	r3, [r7, #4]
  14:	3344      	adds	r3, #68	; 0x44
  16:	681b      	ldr	r3, [r3, #0]
  18:	2b00      	cmp	r3, #0
  1a:	d1fa      	bne.n	12 <I2SDisable+0x12>
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.I2SDataPut:

00000000 <I2SDataPut>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	3b01      	subs	r3, #1
  10:	009b      	lsls	r3, r3, #2
  12:	60bb      	str	r3, [r7, #8]
  14:	bf00      	nop
  16:	68fb      	ldr	r3, [r7, #12]
  18:	33c0      	adds	r3, #192	; 0xc0
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	f003 0320 	and.w	r3, r3, #32
  20:	2b00      	cmp	r3, #0
  22:	d0f8      	beq.n	16 <I2SDataPut+0x16>
  24:	68fa      	ldr	r2, [r7, #12]
  26:	68bb      	ldr	r3, [r7, #8]
  28:	4413      	add	r3, r2
  2a:	f503 7300 	add.w	r3, r3, #512	; 0x200
  2e:	687a      	ldr	r2, [r7, #4]
  30:	601a      	str	r2, [r3, #0]
  32:	3714      	adds	r7, #20
  34:	46bd      	mov	sp, r7
  36:	f85d 7b04 	ldr.w	r7, [sp], #4
  3a:	4770      	bx	lr

Disassembly of section .text.I2SDataPutNonBlocking:

00000000 <I2SDataPutNonBlocking>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	3b01      	subs	r3, #1
  10:	009b      	lsls	r3, r3, #2
  12:	60bb      	str	r3, [r7, #8]
  14:	68fb      	ldr	r3, [r7, #12]
  16:	33c0      	adds	r3, #192	; 0xc0
  18:	681b      	ldr	r3, [r3, #0]
  1a:	f003 0320 	and.w	r3, r3, #32
  1e:	2b00      	cmp	r3, #0
  20:	d008      	beq.n	34 <I2SDataPutNonBlocking+0x34>
  22:	68fa      	ldr	r2, [r7, #12]
  24:	68bb      	ldr	r3, [r7, #8]
  26:	4413      	add	r3, r2
  28:	f503 7300 	add.w	r3, r3, #512	; 0x200
  2c:	687a      	ldr	r2, [r7, #4]
  2e:	601a      	str	r2, [r3, #0]
  30:	2300      	movs	r3, #0
  32:	e001      	b.n	38 <I2SDataPutNonBlocking+0x38>
  34:	f04f 33ff 	mov.w	r3, #4294967295
  38:	4618      	mov	r0, r3
  3a:	3714      	adds	r7, #20
  3c:	46bd      	mov	sp, r7
  3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  42:	4770      	bx	lr

Disassembly of section .text.I2SDataGet:

00000000 <I2SDataGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	3b01      	subs	r3, #1
  10:	009b      	lsls	r3, r3, #2
  12:	60bb      	str	r3, [r7, #8]
  14:	bf00      	nop
  16:	68fb      	ldr	r3, [r7, #12]
  18:	3380      	adds	r3, #128	; 0x80
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	f003 0320 	and.w	r3, r3, #32
  20:	2b00      	cmp	r3, #0
  22:	d0f8      	beq.n	16 <I2SDataGet+0x16>
  24:	68fa      	ldr	r2, [r7, #12]
  26:	68bb      	ldr	r3, [r7, #8]
  28:	4413      	add	r3, r2
  2a:	f503 7320 	add.w	r3, r3, #640	; 0x280
  2e:	681a      	ldr	r2, [r3, #0]
  30:	687b      	ldr	r3, [r7, #4]
  32:	601a      	str	r2, [r3, #0]
  34:	3714      	adds	r7, #20
  36:	46bd      	mov	sp, r7
  38:	f85d 7b04 	ldr.w	r7, [sp], #4
  3c:	4770      	bx	lr
  3e:	bf00      	nop

Disassembly of section .text.I2SDataGetNonBlocking:

00000000 <I2SDataGetNonBlocking>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	3b01      	subs	r3, #1
  10:	009b      	lsls	r3, r3, #2
  12:	60bb      	str	r3, [r7, #8]
  14:	68fb      	ldr	r3, [r7, #12]
  16:	3380      	adds	r3, #128	; 0x80
  18:	681b      	ldr	r3, [r3, #0]
  1a:	f003 0320 	and.w	r3, r3, #32
  1e:	2b00      	cmp	r3, #0
  20:	d009      	beq.n	36 <I2SDataGetNonBlocking+0x36>
  22:	68fa      	ldr	r2, [r7, #12]
  24:	68bb      	ldr	r3, [r7, #8]
  26:	4413      	add	r3, r2
  28:	f503 7320 	add.w	r3, r3, #640	; 0x280
  2c:	681a      	ldr	r2, [r3, #0]
  2e:	687b      	ldr	r3, [r7, #4]
  30:	601a      	str	r2, [r3, #0]
  32:	2300      	movs	r3, #0
  34:	e001      	b.n	3a <I2SDataGetNonBlocking+0x3a>
  36:	f04f 33ff 	mov.w	r3, #4294967295
  3a:	4618      	mov	r0, r3
  3c:	3714      	adds	r7, #20
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.I2SConfigSetExpClk:

00000000 <I2SConfigSetExpClk>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68ba      	ldr	r2, [r7, #8]
  10:	687b      	ldr	r3, [r7, #4]
  12:	fbb2 f3f3 	udiv	r3, r2, r3
  16:	3b01      	subs	r3, #1
  18:	617b      	str	r3, [r7, #20]
  1a:	2300      	movs	r3, #0
  1c:	613b      	str	r3, [r7, #16]
  1e:	697b      	ldr	r3, [r7, #20]
  20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  24:	d30d      	bcc.n	42 <I2SConfigSetExpClk+0x42>
  26:	f640 73ff 	movw	r3, #4095	; 0xfff
  2a:	617b      	str	r3, [r7, #20]
  2c:	697b      	ldr	r3, [r7, #20]
  2e:	3301      	adds	r3, #1
  30:	687a      	ldr	r2, [r7, #4]
  32:	fb02 f303 	mul.w	r3, r2, r3
  36:	68ba      	ldr	r2, [r7, #8]
  38:	fbb2 f3f3 	udiv	r3, r2, r3
  3c:	f003 031f 	and.w	r3, r3, #31
  40:	613b      	str	r3, [r7, #16]
  42:	68fb      	ldr	r3, [r7, #12]
  44:	33b0      	adds	r3, #176	; 0xb0
  46:	693a      	ldr	r2, [r7, #16]
  48:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
  4c:	601a      	str	r2, [r3, #0]
  4e:	68fb      	ldr	r3, [r7, #12]
  50:	33b4      	adds	r3, #180	; 0xb4
  52:	697a      	ldr	r2, [r7, #20]
  54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  58:	601a      	str	r2, [r3, #0]
  5a:	68fb      	ldr	r3, [r7, #12]
  5c:	33a8      	adds	r3, #168	; 0xa8
  5e:	683a      	ldr	r2, [r7, #0]
  60:	b292      	uxth	r2, r2
  62:	f442 32c0 	orr.w	r2, r2, #98304	; 0x18000
  66:	601a      	str	r2, [r3, #0]
  68:	68fb      	ldr	r3, [r7, #12]
  6a:	3368      	adds	r3, #104	; 0x68
  6c:	683a      	ldr	r2, [r7, #0]
  6e:	0c12      	lsrs	r2, r2, #16
  70:	f442 32c0 	orr.w	r2, r2, #98304	; 0x18000
  74:	601a      	str	r2, [r3, #0]
  76:	68fb      	ldr	r3, [r7, #12]
  78:	33ac      	adds	r3, #172	; 0xac
  7a:	f240 1213 	movw	r2, #275	; 0x113
  7e:	601a      	str	r2, [r3, #0]
  80:	68fb      	ldr	r3, [r7, #12]
  82:	336c      	adds	r3, #108	; 0x6c
  84:	f240 1213 	movw	r2, #275	; 0x113
  88:	601a      	str	r2, [r3, #0]
  8a:	68fb      	ldr	r3, [r7, #12]
  8c:	33a4      	adds	r3, #164	; 0xa4
  8e:	f04f 32ff 	mov.w	r2, #4294967295
  92:	601a      	str	r2, [r3, #0]
  94:	68fb      	ldr	r3, [r7, #12]
  96:	3364      	adds	r3, #100	; 0x64
  98:	f04f 32ff 	mov.w	r2, #4294967295
  9c:	601a      	str	r2, [r3, #0]
  9e:	68fb      	ldr	r3, [r7, #12]
  a0:	33b8      	adds	r3, #184	; 0xb8
  a2:	2203      	movs	r2, #3
  a4:	601a      	str	r2, [r3, #0]
  a6:	68fb      	ldr	r3, [r7, #12]
  a8:	3378      	adds	r3, #120	; 0x78
  aa:	2203      	movs	r2, #3
  ac:	601a      	str	r2, [r3, #0]
  ae:	371c      	adds	r7, #28
  b0:	46bd      	mov	sp, r7
  b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  b6:	4770      	bx	lr

Disassembly of section .text.I2STxFIFOEnable:

00000000 <I2STxFIFOEnable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  12:	68ba      	ldr	r2, [r7, #8]
  14:	0212      	lsls	r2, r2, #8
  16:	b291      	uxth	r1, r2
  18:	687a      	ldr	r2, [r7, #4]
  1a:	f002 021f 	and.w	r2, r2, #31
  1e:	430a      	orrs	r2, r1
  20:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  24:	601a      	str	r2, [r3, #0]
  26:	3714      	adds	r7, #20
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.I2STxFIFODisable:

00000000 <I2STxFIFODisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   e:	2200      	movs	r2, #0
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.I2SRxFIFOEnable:

00000000 <I2SRxFIFOEnable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  12:	3308      	adds	r3, #8
  14:	68ba      	ldr	r2, [r7, #8]
  16:	0212      	lsls	r2, r2, #8
  18:	b291      	uxth	r1, r2
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	f002 021f 	and.w	r2, r2, #31
  20:	430a      	orrs	r2, r1
  22:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  26:	601a      	str	r2, [r3, #0]
  28:	3714      	adds	r7, #20
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.I2SRxFIFODisable:

00000000 <I2SRxFIFODisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   e:	3308      	adds	r3, #8
  10:	2200      	movs	r2, #0
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.I2STxFIFOStatusGet:

00000000 <I2STxFIFOStatusGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   e:	3304      	adds	r3, #4
  10:	681b      	ldr	r3, [r3, #0]
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.I2SRxFIFOStatusGet:

00000000 <I2SRxFIFOStatusGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   e:	330c      	adds	r3, #12
  10:	681b      	ldr	r3, [r3, #0]
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.I2SSerializerConfig:

00000000 <I2SSerializerConfig>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	687b      	ldr	r3, [r7, #4]
  10:	2b01      	cmp	r3, #1
  12:	d108      	bne.n	26 <I2SSerializerConfig+0x26>
  14:	68fb      	ldr	r3, [r7, #12]
  16:	3314      	adds	r3, #20
  18:	68fa      	ldr	r2, [r7, #12]
  1a:	3214      	adds	r2, #20
  1c:	6811      	ldr	r1, [r2, #0]
  1e:	68ba      	ldr	r2, [r7, #8]
  20:	430a      	orrs	r2, r1
  22:	601a      	str	r2, [r3, #0]
  24:	e008      	b.n	38 <I2SSerializerConfig+0x38>
  26:	68fb      	ldr	r3, [r7, #12]
  28:	3314      	adds	r3, #20
  2a:	68fa      	ldr	r2, [r7, #12]
  2c:	3214      	adds	r2, #20
  2e:	6811      	ldr	r1, [r2, #0]
  30:	68ba      	ldr	r2, [r7, #8]
  32:	43d2      	mvns	r2, r2
  34:	400a      	ands	r2, r1
  36:	601a      	str	r2, [r3, #0]
  38:	68bb      	ldr	r3, [r7, #8]
  3a:	3b01      	subs	r3, #1
  3c:	009a      	lsls	r2, r3, #2
  3e:	68fb      	ldr	r3, [r7, #12]
  40:	4413      	add	r3, r2
  42:	f503 73c0 	add.w	r3, r3, #384	; 0x180
  46:	6879      	ldr	r1, [r7, #4]
  48:	683a      	ldr	r2, [r7, #0]
  4a:	430a      	orrs	r2, r1
  4c:	601a      	str	r2, [r3, #0]
  4e:	3714      	adds	r7, #20
  50:	46bd      	mov	sp, r7
  52:	f85d 7b04 	ldr.w	r7, [sp], #4
  56:	4770      	bx	lr

Disassembly of section .text.I2SIntEnable:

00000000 <I2SIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f246 0394 	movw	r3, #24724	; 0x6094
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	f246 0294 	movw	r2, #24724	; 0x6094
  16:	f2c4 4202 	movt	r2, #17410	; 0x4402
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
  22:	0d12      	lsrs	r2, r2, #20
  24:	430a      	orrs	r2, r1
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	33bc      	adds	r3, #188	; 0xbc
  2c:	687a      	ldr	r2, [r7, #4]
  2e:	32bc      	adds	r2, #188	; 0xbc
  30:	6811      	ldr	r1, [r2, #0]
  32:	683a      	ldr	r2, [r7, #0]
  34:	b2d2      	uxtb	r2, r2
  36:	430a      	orrs	r2, r1
  38:	601a      	str	r2, [r3, #0]
  3a:	687b      	ldr	r3, [r7, #4]
  3c:	337c      	adds	r3, #124	; 0x7c
  3e:	687a      	ldr	r2, [r7, #4]
  40:	327c      	adds	r2, #124	; 0x7c
  42:	6811      	ldr	r1, [r2, #0]
  44:	683a      	ldr	r2, [r7, #0]
  46:	0c12      	lsrs	r2, r2, #16
  48:	b2d2      	uxtb	r2, r2
  4a:	430a      	orrs	r2, r1
  4c:	601a      	str	r2, [r3, #0]
  4e:	370c      	adds	r7, #12
  50:	46bd      	mov	sp, r7
  52:	f85d 7b04 	ldr.w	r7, [sp], #4
  56:	4770      	bx	lr

Disassembly of section .text.I2SIntDisable:

00000000 <I2SIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f246 0390 	movw	r3, #24720	; 0x6090
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	f246 0290 	movw	r2, #24720	; 0x6090
  16:	f2c4 4202 	movt	r2, #17410	; 0x4402
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
  22:	0d12      	lsrs	r2, r2, #20
  24:	430a      	orrs	r2, r1
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	33bc      	adds	r3, #188	; 0xbc
  2c:	687a      	ldr	r2, [r7, #4]
  2e:	32bc      	adds	r2, #188	; 0xbc
  30:	6811      	ldr	r1, [r2, #0]
  32:	683a      	ldr	r2, [r7, #0]
  34:	b2d2      	uxtb	r2, r2
  36:	43d2      	mvns	r2, r2
  38:	400a      	ands	r2, r1
  3a:	601a      	str	r2, [r3, #0]
  3c:	687b      	ldr	r3, [r7, #4]
  3e:	337c      	adds	r3, #124	; 0x7c
  40:	687a      	ldr	r2, [r7, #4]
  42:	327c      	adds	r2, #124	; 0x7c
  44:	6811      	ldr	r1, [r2, #0]
  46:	683a      	ldr	r2, [r7, #0]
  48:	0c12      	lsrs	r2, r2, #16
  4a:	b2d2      	uxtb	r2, r2
  4c:	43d2      	mvns	r2, r2
  4e:	400a      	ands	r2, r1
  50:	601a      	str	r2, [r3, #0]
  52:	370c      	adds	r7, #12
  54:	46bd      	mov	sp, r7
  56:	f85d 7b04 	ldr.w	r7, [sp], #4
  5a:	4770      	bx	lr

Disassembly of section .text.I2SIntStatus:

00000000 <I2SIntStatus>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f246 03a4 	movw	r3, #24740	; 0x60a4
   c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  10:	681b      	ldr	r3, [r3, #0]
  12:	051b      	lsls	r3, r3, #20
  14:	60fb      	str	r3, [r7, #12]
  16:	68fb      	ldr	r3, [r7, #12]
  18:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
  1c:	60fb      	str	r3, [r7, #12]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	33c0      	adds	r3, #192	; 0xc0
  22:	681b      	ldr	r3, [r3, #0]
  24:	68fa      	ldr	r2, [r7, #12]
  26:	4313      	orrs	r3, r2
  28:	60fb      	str	r3, [r7, #12]
  2a:	687b      	ldr	r3, [r7, #4]
  2c:	3380      	adds	r3, #128	; 0x80
  2e:	681b      	ldr	r3, [r3, #0]
  30:	041b      	lsls	r3, r3, #16
  32:	68fa      	ldr	r2, [r7, #12]
  34:	4313      	orrs	r3, r2
  36:	60fb      	str	r3, [r7, #12]
  38:	68fb      	ldr	r3, [r7, #12]
  3a:	4618      	mov	r0, r3
  3c:	3714      	adds	r7, #20
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.I2SIntClear:

00000000 <I2SIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f246 039c 	movw	r3, #24732	; 0x609c
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	f246 029c 	movw	r2, #24732	; 0x609c
  16:	f2c4 4202 	movt	r2, #17410	; 0x4402
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
  22:	0d12      	lsrs	r2, r2, #20
  24:	430a      	orrs	r2, r1
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	33c0      	adds	r3, #192	; 0xc0
  2c:	683a      	ldr	r2, [r7, #0]
  2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
  32:	601a      	str	r2, [r3, #0]
  34:	687b      	ldr	r3, [r7, #4]
  36:	3380      	adds	r3, #128	; 0x80
  38:	683a      	ldr	r2, [r7, #0]
  3a:	0c12      	lsrs	r2, r2, #16
  3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
  40:	601a      	str	r2, [r3, #0]
  42:	370c      	adds	r7, #12
  44:	46bd      	mov	sp, r7
  46:	f85d 7b04 	ldr.w	r7, [sp], #4
  4a:	4770      	bx	lr

Disassembly of section .text.I2SIntRegister:

00000000 <I2SIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	20b1      	movs	r0, #177	; 0xb1
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	20b1      	movs	r0, #177	; 0xb1
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.I2SIntUnregister:

00000000 <I2SIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	20b1      	movs	r0, #177	; 0xb1
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	20b1      	movs	r0, #177	; 0xb1
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000509 	andeq	r0, r0, r9, lsl #10
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000011f 	andeq	r0, r0, pc, lsl r1
  10:	0002a401 	andeq	sl, r2, r1, lsl #8
  14:	0001f200 	andeq	pc, r1, r0, lsl #4
	...
  24:	08010200 	stmdaeq	r1, {r9}
  28:	0000008d 	andeq	r0, r0, sp, lsl #1
  2c:	2c040403 	cfstrscs	mvf0, [r4], {3}
  30:	02000000 	andeq	r0, r0, #0
  34:	00ae0704 	adceq	r0, lr, r4, lsl #14
  38:	12050000 	andne	r0, r5, #0
  3c:	01000001 	tsteq	r0, r1
  40:	00000052 	andeq	r0, r0, r2, asr r0
  44:	00003a00 	andeq	r3, r0, r0, lsl #20
  48:	7a9c0100 	bvc	fe700450 <I2SGBLEnable+0xfe700450>
  4c:	06000000 	streq	r0, [r0], -r0
  50:	0000010b 	andeq	r0, r0, fp, lsl #2
  54:	00335201 	eorseq	r5, r3, r1, lsl #4
  58:	91020000 	mrsls	r0, (UNDEF: 2)
  5c:	01e0066c 	mvneq	r0, ip, ror #12
  60:	52010000 	andpl	r0, r1, #0
  64:	00000033 	andeq	r0, r0, r3, lsr r0
  68:	07689102 	strbeq	r9, [r8, -r2, lsl #2]!
  6c:	00000236 	andeq	r0, r0, r6, lsr r2
  70:	00335401 	eorseq	r5, r3, r1, lsl #8
  74:	91020000 	mrsls	r0, (UNDEF: 2)
  78:	00080074 	andeq	r0, r8, r4, ror r0
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	0000007f 	andeq	r0, r0, pc, ror r0
  84:	00008e00 	andeq	r8, r0, r0, lsl #28
  88:	ac9c0100 	ldfges	f0, [ip], {0}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	0000010b 	andeq	r0, r0, fp, lsl #2
  94:	00337f01 	eorseq	r7, r3, r1, lsl #30
  98:	91020000 	mrsls	r0, (UNDEF: 2)
  9c:	023c0674 	eorseq	r0, ip, #116, 12	; 0x7400000
  a0:	7f010000 	svcvc	0x00010000
  a4:	00000033 	andeq	r0, r0, r3, lsr r0
  a8:	00709102 	rsbseq	r9, r0, r2, lsl #2
  ac:	0001e709 	andeq	lr, r1, r9, lsl #14
  b0:	00ca0100 	sbceq	r0, sl, r0, lsl #2
  b4:	26000000 	strcs	r0, [r0], -r0
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	0000d09c 	muleq	r0, ip, r0
  c0:	010b0600 	tsteq	fp, r0, lsl #12
  c4:	ca010000 	bgt	400cc <I2SGBLEnable+0x400cc>
  c8:	00000033 	andeq	r0, r0, r3, lsr r0
  cc:	00749102 	rsbseq	r9, r4, r2, lsl #2
  d0:	0002c209 	andeq	ip, r2, r9, lsl #4
  d4:	00e90100 	rsceq	r0, r9, r0, lsl #2
  d8:	3c000000 	stccc	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001109c 	muleq	r1, ip, r0
  e4:	010b0600 	tsteq	fp, r0, lsl #12
  e8:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
  ec:	00000033 	andeq	r0, r0, r3, lsr r0
  f0:	06749102 	ldrbteq	r9, [r4], -r2, lsl #2
  f4:	00000014 	andeq	r0, r0, r4, lsl r0
  f8:	0033e901 	eorseq	lr, r3, r1, lsl #18
  fc:	91020000 	mrsls	r0, (UNDEF: 2)
 100:	00d60670 	sbcseq	r0, r6, r0, ror r6
 104:	ea010000 	b	4010c <I2SGBLEnable+0x4010c>
 108:	00000033 	andeq	r0, r0, r3, lsr r0
 10c:	006c9102 	rsbeq	r9, ip, r2, lsl #2
 110:	00002e0a 	andeq	r2, r0, sl, lsl #28
 114:	010f0100 	mrseq	r0, (UNDEF: 31)
 118:	00000158 	andeq	r0, r0, r8, asr r1
 11c:	00000000 	andeq	r0, r0, r0
 120:	00000044 	andeq	r0, r0, r4, asr #32
 124:	01589c01 	cmpeq	r8, r1, lsl #24
 128:	0b0b0000 	bleq	2c0008 <I2SGBLEnable+0x2c0008>
 12c:	01000001 	tsteq	r0, r1
 130:	0033010f 	eorseq	r0, r3, pc, lsl #2
 134:	91020000 	mrsls	r0, (UNDEF: 2)
 138:	00140b74 	andseq	r0, r4, r4, ror fp
 13c:	0f010000 	svceq	0x00010000
 140:	00003301 	andeq	r3, r0, r1, lsl #6
 144:	70910200 	addsvc	r0, r1, r0, lsl #4
 148:	0000d60b 	andeq	sp, r0, fp, lsl #12
 14c:	01100100 	tsteq	r0, r0, lsl #2
 150:	00000033 	andeq	r0, r0, r3, lsr r0
 154:	006c9102 	rsbeq	r9, ip, r2, lsl #2
 158:	73050402 	movwvc	r0, #21506	; 0x5402
 15c:	0c000002 	stceq	0, cr0, [r0], {2}
 160:	000000dd 	ldrdeq	r0, [r0], -sp
 164:	00013901 	andeq	r3, r1, r1, lsl #18
 168:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
 16c:	01000000 	mrseq	r0, (UNDEF: 0)
 170:	0001a39c 	muleq	r1, ip, r3
 174:	010b0b00 	tsteq	fp, r0, lsl #22
 178:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
 17c:	00003301 	andeq	r3, r0, r1, lsl #6
 180:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 184:	0000140b 	andeq	r1, r0, fp, lsl #8
 188:	01390100 	teqeq	r9, r0, lsl #2
 18c:	00000033 	andeq	r0, r0, r3, lsr r0
 190:	0b709102 	bleq	1c245a0 <I2SGBLEnable+0x1c245a0>
 194:	0000009b 	muleq	r0, fp, r0
 198:	a3013a01 	movwge	r3, #6657	; 0x1a01
 19c:	02000001 	andeq	r0, r0, #1
 1a0:	04006c91 	streq	r6, [r0], #-3217	; 0xc91
 1a4:	00003304 	andeq	r3, r0, r4, lsl #6
 1a8:	00c00a00 	sbceq	r0, r0, r0, lsl #20
 1ac:	60010000 	andvs	r0, r1, r0
 1b0:	00015801 	andeq	r5, r1, r1, lsl #16
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	00004600 	andeq	r4, r0, r0, lsl #12
 1bc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
 1c0:	0b000001 	bleq	1cc <.debug_info+0x1cc>
 1c4:	0000010b 	andeq	r0, r0, fp, lsl #2
 1c8:	33016001 	movwcc	r6, #4097	; 0x1001
 1cc:	02000000 	andeq	r0, r0, #0
 1d0:	140b7491 	strne	r7, [fp], #-1169	; 0x491
 1d4:	01000000 	mrseq	r0, (UNDEF: 0)
 1d8:	00330160 	eorseq	r0, r3, r0, ror #2
 1dc:	91020000 	mrsls	r0, (UNDEF: 2)
 1e0:	009b0b70 	addseq	r0, fp, r0, ror fp
 1e4:	61010000 	mrsvs	r0, (UNDEF: 1)
 1e8:	0001a301 	andeq	sl, r1, r1, lsl #6
 1ec:	6c910200 	lfmvs	f0, 4, [r1], {0}
 1f0:	019b0c00 	orrseq	r0, fp, r0, lsl #24
 1f4:	97010000 	strls	r0, [r1, -r0]
 1f8:	00000001 	andeq	r0, r0, r1
 1fc:	0000b800 	andeq	fp, r0, r0, lsl #16
 200:	629c0100 	addsvs	r0, ip, #0, 2
 204:	0b000002 	bleq	214 <.debug_info+0x214>
 208:	0000010b 	andeq	r0, r0, fp, lsl #2
 20c:	33019701 	movwcc	r9, #5889	; 0x1701
 210:	02000000 	andeq	r0, r0, #0
 214:	880b6c91 	stmdahi	fp, {r0, r4, r7, sl, fp, sp, lr}
 218:	01000002 	tsteq	r0, r2
 21c:	00330197 	mlaseq	r3, r7, r1, r0
 220:	91020000 	mrsls	r0, (UNDEF: 2)
 224:	00440b68 	subeq	r0, r4, r8, ror #22
 228:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
 22c:	00003301 	andeq	r3, r0, r1, lsl #6
 230:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 234:	0000600b 	andeq	r6, r0, fp
 238:	01980100 	orrseq	r0, r8, r0, lsl #2
 23c:	00000033 	andeq	r0, r0, r3, lsr r0
 240:	0d609102 	stfeqp	f1, [r0, #-8]!
 244:	00000069 	andeq	r0, r0, r9, rrx
 248:	33019a01 	movwcc	r9, #6657	; 0x1a01
 24c:	02000000 	andeq	r0, r0, #0
 250:	570d7491 			; <UNDEFINED> instruction: 0x570d7491
 254:	01000000 	mrseq	r0, (UNDEF: 0)
 258:	0033019b 	mlaseq	r3, fp, r1, r0
 25c:	91020000 	mrsls	r0, (UNDEF: 2)
 260:	e80c0070 	stmda	ip, {r4, r5, r6}
 264:	01000000 	mrseq	r0, (UNDEF: 0)
 268:	000001f2 	strdeq	r0, [r0], -r2
 26c:	00300000 	eorseq	r0, r0, r0
 270:	9c010000 	stcls	0, cr0, [r1], {-0}
 274:	000002a6 	andeq	r0, r0, r6, lsr #5
 278:	00010b0b 	andeq	r0, r1, fp, lsl #22
 27c:	01f20100 	mvnseq	r0, r0, lsl #2
 280:	00000033 	andeq	r0, r0, r3, lsr r0
 284:	0b749102 	bleq	1d24694 <I2SGBLEnable+0x1d24694>
 288:	0000000a 	andeq	r0, r0, sl
 28c:	3301f201 	movwcc	pc, #4609	; 0x1201	; <UNPREDICTABLE>
 290:	02000000 	andeq	r0, r0, #0
 294:	910b7091 	swpls	r7, r1, [fp]
 298:	01000002 	tsteq	r0, r2
 29c:	003301f3 	ldrshteq	r0, [r3], -r3
 2a0:	91020000 	mrsls	r0, (UNDEF: 2)
 2a4:	ae0c006c 	cdpge	0, 0, cr0, cr12, cr12, {3}
 2a8:	01000001 	tsteq	r0, r1
 2ac:	00000209 	andeq	r0, r0, r9, lsl #4
 2b0:	001c0000 	andseq	r0, ip, r0
 2b4:	9c010000 	stcls	0, cr0, [r1], {-0}
 2b8:	000002cc 	andeq	r0, r0, ip, asr #5
 2bc:	00010b0b 	andeq	r0, r1, fp, lsl #22
 2c0:	02090100 	andeq	r0, r9, #0, 2
 2c4:	00000033 	andeq	r0, r0, r3, lsr r0
 2c8:	00749102 	rsbseq	r9, r4, r2, lsl #2
 2cc:	0001bf0c 	andeq	fp, r1, ip, lsl #30
 2d0:	02260100 	eoreq	r0, r6, #0, 2
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	00000032 	andeq	r0, r0, r2, lsr r0
 2dc:	03109c01 	tsteq	r0, #256	; 0x100
 2e0:	0b0b0000 	bleq	2c0008 <I2SGBLEnable+0x2c0008>
 2e4:	01000001 	tsteq	r0, r1
 2e8:	00330226 	eorseq	r0, r3, r6, lsr #4
 2ec:	91020000 	mrsls	r0, (UNDEF: 2)
 2f0:	02690b74 	rsbeq	r0, r9, #116, 22	; 0x1d000
 2f4:	26010000 	strcs	r0, [r1], -r0
 2f8:	00003302 	andeq	r3, r0, r2, lsl #6
 2fc:	70910200 	addsvc	r0, r1, r0, lsl #4
 300:	0002910b 	andeq	r9, r2, fp, lsl #2
 304:	02270100 	eoreq	r0, r7, #0, 2
 308:	00000033 	andeq	r0, r0, r3, lsr r0
 30c:	006c9102 	rsbeq	r9, ip, r2, lsl #2
 310:	0001cf0c 	andeq	ip, r1, ip, lsl #30
 314:	023c0100 	eorseq	r0, ip, #0, 2
 318:	00000000 	andeq	r0, r0, r0
 31c:	0000001e 	andeq	r0, r0, lr, lsl r0
 320:	03369c01 	teqeq	r6, #256	; 0x100
 324:	0b0b0000 	bleq	2c0008 <I2SGBLEnable+0x2c0008>
 328:	01000001 	tsteq	r0, r1
 32c:	0033023c 	eorseq	r0, r3, ip, lsr r2
 330:	91020000 	mrsls	r0, (UNDEF: 2)
 334:	880a0074 	stmdahi	sl, {r2, r4, r5, r6}
 338:	01000001 	tsteq	r0, r1
 33c:	00330250 	eorseq	r0, r3, r0, asr r2
 340:	00000000 	andeq	r0, r0, r0
 344:	001e0000 	andseq	r0, lr, r0
 348:	9c010000 	stcls	0, cr0, [r1], {-0}
 34c:	00000360 	andeq	r0, r0, r0, ror #6
 350:	00010b0b 	andeq	r0, r1, fp, lsl #22
 354:	02500100 	subseq	r0, r0, #0, 2
 358:	00000033 	andeq	r0, r0, r3, lsr r0
 35c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 360:	0000f80a 	andeq	pc, r0, sl, lsl #16
 364:	02640100 	rsbeq	r0, r4, #0, 2
 368:	00000033 	andeq	r0, r0, r3, lsr r0
 36c:	00000000 	andeq	r0, r0, r0
 370:	0000001e 	andeq	r0, r0, lr, lsl r0
 374:	038a9c01 	orreq	r9, sl, #256	; 0x100
 378:	0b0b0000 	bleq	2c0008 <I2SGBLEnable+0x2c0008>
 37c:	01000001 	tsteq	r0, r1
 380:	00330264 	eorseq	r0, r3, r4, ror #4
 384:	91020000 	mrsls	r0, (UNDEF: 2)
 388:	220c0074 	andcs	r0, ip, #116	; 0x74
 38c:	01000002 	tsteq	r0, r2
 390:	0000028a 	andeq	r0, r0, sl, lsl #5
 394:	00580000 	subseq	r0, r8, r0
 398:	9c010000 	stcls	0, cr0, [r1], {-0}
 39c:	000003dd 	ldrdeq	r0, [r0], -sp
 3a0:	00010b0b 	andeq	r0, r1, fp, lsl #22
 3a4:	028a0100 	addeq	r0, sl, #0, 2
 3a8:	00000033 	andeq	r0, r0, r3, lsr r0
 3ac:	0b749102 	bleq	1d247bc <I2SGBLEnable+0x1d247bc>
 3b0:	00000014 	andeq	r0, r0, r4, lsl r0
 3b4:	33028a01 	movwcc	r8, #10753	; 0x2a01
 3b8:	02000000 	andeq	r0, r0, #0
 3bc:	4d0b7091 	stcmi	0, cr7, [fp, #-580]	; 0xfffffdbc
 3c0:	01000000 	mrseq	r0, (UNDEF: 0)
 3c4:	0033028b 	eorseq	r0, r3, fp, lsl #5
 3c8:	91020000 	mrsls	r0, (UNDEF: 2)
 3cc:	02430b6c 	subeq	r0, r3, #108, 22	; 0x1b000
 3d0:	8b010000 	blhi	403d8 <I2SGBLEnable+0x403d8>
 3d4:	00003302 	andeq	r3, r0, r2, lsl #6
 3d8:	68910200 	ldmvs	r1, {r9}
 3dc:	00730c00 	rsbseq	r0, r3, r0, lsl #24
 3e0:	c0010000 	andgt	r0, r1, r0
 3e4:	00000002 	andeq	r0, r0, r2
 3e8:	00005800 	andeq	r5, r0, r0, lsl #16
 3ec:	129c0100 	addsne	r0, ip, #0, 2
 3f0:	0b000004 	bleq	408 <.debug_info+0x408>
 3f4:	0000010b 	andeq	r0, r0, fp, lsl #2
 3f8:	3302c001 	movwcc	ip, #8193	; 0x2001
 3fc:	02000000 	andeq	r0, r0, #0
 400:	5e0b7491 	mcrpl	4, 0, r7, cr11, cr1, {4}
 404:	01000002 	tsteq	r0, r2
 408:	003302c0 	eorseq	r0, r3, r0, asr #5
 40c:	91020000 	mrsls	r0, (UNDEF: 2)
 410:	500c0070 	andpl	r0, ip, r0, ror r0
 414:	01000002 	tsteq	r0, r2
 418:	000002e5 	andeq	r0, r0, r5, ror #5
 41c:	005c0000 	subseq	r0, ip, r0
 420:	9c010000 	stcls	0, cr0, [r1], {-0}
 424:	00000447 	andeq	r0, r0, r7, asr #8
 428:	00010b0b 	andeq	r0, r1, fp, lsl #22
 42c:	02e50100 	rsceq	r0, r5, #0, 2
 430:	00000033 	andeq	r0, r0, r3, lsr r0
 434:	0b749102 	bleq	1d24844 <I2SGBLEnable+0x1d24844>
 438:	0000025e 	andeq	r0, r0, lr, asr r2
 43c:	3302e501 	movwcc	lr, #9473	; 0x2501
 440:	02000000 	andeq	r0, r0, #0
 444:	0a007091 	beq	1c690 <I2SGBLEnable+0x1c690>
 448:	00000080 	andeq	r0, r0, r0, lsl #1
 44c:	33031601 	movwcc	r1, #13825	; 0x3601
 450:	00000000 	andeq	r0, r0, r0
 454:	46000000 	strmi	r0, [r0], -r0
 458:	01000000 	mrseq	r0, (UNDEF: 0)
 45c:	0004809c 	muleq	r4, ip, r0
 460:	010b0b00 	tsteq	fp, r0, lsl #22
 464:	16010000 	strne	r0, [r1], -r0
 468:	00003303 	andeq	r3, r0, r3, lsl #6
 46c:	6c910200 	lfmvs	f0, 4, [r1], {0}
 470:	0002ad0d 	andeq	sl, r2, sp, lsl #26
 474:	03180100 	tsteq	r8, #0, 2
 478:	00000033 	andeq	r0, r0, r3, lsr r0
 47c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 480:	00027c0c 	andeq	r7, r2, ip, lsl #24
 484:	03430100 	movteq	r0, #12544	; 0x3100
 488:	00000000 	andeq	r0, r0, r0
 48c:	0000004c 	andeq	r0, r0, ip, asr #32
 490:	04b59c01 	ldrteq	r9, [r5], #3073	; 0xc01
 494:	0b0b0000 	bleq	2c0008 <I2SGBLEnable+0x2c0008>
 498:	01000001 	tsteq	r0, r1
 49c:	00330343 	eorseq	r0, r3, r3, asr #6
 4a0:	91020000 	mrsls	r0, (UNDEF: 2)
 4a4:	02b60b74 	adcseq	r0, r6, #116, 22	; 0x1d000
 4a8:	43010000 	movwmi	r0, #4096	; 0x1000
 4ac:	00003303 	andeq	r3, r0, r3, lsl #6
 4b0:	70910200 	addsvc	r0, r1, r0, lsl #4
 4b4:	001f0e00 	andseq	r0, pc, r0, lsl #28
 4b8:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
 4bc:	00000003 	andeq	r0, r0, r3
 4c0:	00001e00 	andeq	r1, r0, r0, lsl #28
 4c4:	ea9c0100 	b	fe7008cc <I2SGBLEnable+0xfe7008cc>
 4c8:	0b000004 	bleq	4e0 <.debug_info+0x4e0>
 4cc:	0000010b 	andeq	r0, r0, fp, lsl #2
 4d0:	33036901 	movwcc	r6, #14593	; 0x3901
 4d4:	02000000 	andeq	r0, r0, #0
 4d8:	a30b7491 	movwge	r7, #46225	; 0xb491
 4dc:	01000000 	mrseq	r0, (UNDEF: 0)
 4e0:	002d0369 	eoreq	r0, sp, r9, ror #6
 4e4:	91020000 	mrsls	r0, (UNDEF: 2)
 4e8:	770f0070 	smlsdxvc	pc, r0, r0, r0	; <UNPREDICTABLE>
 4ec:	01000001 	tsteq	r0, r1
 4f0:	00000387 	andeq	r0, r0, r7, lsl #7
 4f4:	001a0000 	andseq	r0, sl, r0
 4f8:	9c010000 	stcls	0, cr0, [r1], {-0}
 4fc:	00010b0b 	andeq	r0, r1, fp, lsl #22
 500:	03870100 	orreq	r0, r7, #0, 2
 504:	00000033 	andeq	r0, r0, r3, lsr r0
 508:	00749102 	rsbseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <I2SGBLEnable+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	15030000 	strne	r0, [r3, #-0]
  20:	00192700 	andseq	r2, r9, r0, lsl #14
  24:	000f0400 	andeq	r0, pc, r0, lsl #8
  28:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  2c:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  30:	3a0e0301 	bcc	380c3c <I2SGBLEnable+0x380c3c>
  34:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  38:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  3c:	97184006 	ldrls	r4, [r8, -r6]
  40:	13011942 	movwne	r1, #6466	; 0x1942
  44:	05060000 	streq	r0, [r6, #-0]
  48:	3a0e0300 	bcc	380c50 <I2SGBLEnable+0x380c50>
  4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  50:	00180213 	andseq	r0, r8, r3, lsl r2
  54:	00340700 	eorseq	r0, r4, r0, lsl #14
  58:	0b3a0e03 	bleq	e8386c <I2SGBLEnable+0xe8386c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	00001802 	andeq	r1, r0, r2, lsl #16
  64:	3f012e08 	svccc	0x00012e08
  68:	3a0e0319 	bcc	380cd4 <I2SGBLEnable+0x380cd4>
  6c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  70:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  74:	96184006 	ldrls	r4, [r8], -r6
  78:	13011942 	movwne	r1, #6466	; 0x1942
  7c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <I2SGBLEnable+0x2ce8c4>
  88:	1119270b 	tstne	r9, fp, lsl #14
  8c:	40061201 	andmi	r1, r6, r1, lsl #4
  90:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  94:	00001301 	andeq	r1, r0, r1, lsl #6
  98:	3f012e0a 	svccc	0x00012e0a
  9c:	3a0e0319 	bcc	380d08 <I2SGBLEnable+0x380d08>
  a0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  a4:	11134919 	tstne	r3, r9, lsl r9
  a8:	40061201 	andmi	r1, r6, r1, lsl #4
  ac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b0:	00001301 	andeq	r1, r0, r1, lsl #6
  b4:	0300050b 	movweq	r0, #1291	; 0x50b
  b8:	3b0b3a0e 	blcc	2ce8f8 <I2SGBLEnable+0x2ce8f8>
  bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
  c0:	0c000018 	stceq	0, cr0, [r0], {24}
  c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  c8:	0b3a0e03 	bleq	e838dc <I2SGBLEnable+0xe838dc>
  cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  d8:	00130119 	andseq	r0, r3, r9, lsl r1
  dc:	00340d00 	eorseq	r0, r4, r0, lsl #26
  e0:	0b3a0e03 	bleq	e838f4 <I2SGBLEnable+0xe838f4>
  e4:	1349053b 	movtne	r0, #38203	; 0x953b
  e8:	00001802 	andeq	r1, r0, r2, lsl #16
  ec:	3f012e0e 	svccc	0x00012e0e
  f0:	3a0e0319 	bcc	380d5c <I2SGBLEnable+0x380d5c>
  f4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  f8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  fc:	96184006 	ldrls	r4, [r8], -r6
 100:	13011942 	movwne	r1, #6466	; 0x1942
 104:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
 108:	03193f01 	tsteq	r9, #1, 30
 10c:	3b0b3a0e 	blcc	2ce94c <I2SGBLEnable+0x2ce94c>
 110:	11192705 	tstne	r9, r5, lsl #14
 114:	40061201 	andmi	r1, r6, r1, lsl #4
 118:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 11c:	Address 0x0000011c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000bc 	strheq	r0, [r0], -ip
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003a 	andeq	r0, r0, sl, lsr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000008e 	andeq	r0, r0, lr, lsl #1
  20:	00000000 	andeq	r0, r0, r0
  24:	00000026 	andeq	r0, r0, r6, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000003c 	andeq	r0, r0, ip, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000044 	andeq	r0, r0, r4, asr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000003e 	andeq	r0, r0, lr, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000046 	andeq	r0, r0, r6, asr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	000000b8 	strheq	r0, [r0], -r8
  50:	00000000 	andeq	r0, r0, r0
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000001c 	andeq	r0, r0, ip, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000032 	andeq	r0, r0, r2, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000001e 	andeq	r0, r0, lr, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000001e 	andeq	r0, r0, lr, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000058 	andeq	r0, r0, r8, asr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000058 	andeq	r0, r0, r8, asr r0
  90:	00000000 	andeq	r0, r0, r0
  94:	0000005c 	andeq	r0, r0, ip, asr r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000046 	andeq	r0, r0, r6, asr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000004c 	andeq	r0, r0, ip, asr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000001e 	andeq	r0, r0, lr, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000001a 	andeq	r0, r0, sl, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000003a 	andeq	r0, r0, sl, lsr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	0000008e 	andeq	r0, r0, lr, lsl #1
  10:	00000000 	andeq	r0, r0, r0
  14:	00000026 	andeq	r0, r0, r6, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000044 	andeq	r0, r0, r4, asr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000003e 	andeq	r0, r0, lr, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000046 	andeq	r0, r0, r6, asr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	000000b8 	strheq	r0, [r0], -r8
  40:	00000000 	andeq	r0, r0, r0
  44:	00000030 	andeq	r0, r0, r0, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000032 	andeq	r0, r0, r2, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000001e 	andeq	r0, r0, lr, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	0000001e 	andeq	r0, r0, lr, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000058 	andeq	r0, r0, r8, asr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000058 	andeq	r0, r0, r8, asr r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000005c 	andeq	r0, r0, ip, asr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000046 	andeq	r0, r0, r6, asr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	0000004c 	andeq	r0, r0, ip, asr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000001e 	andeq	r0, r0, lr, lsl r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000001a 	andeq	r0, r0, sl, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	001f0002 	andseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6900002e 	stmdbvs	r0, {r1, r2, r3, r5}
  20:	632e7332 	teqvs	lr, #-939524096	; 0xc8000000
  24:	00000100 	andeq	r0, r0, r0, lsl #2
  28:	02050000 	andeq	r0, r5, #0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0100d203 	tsteq	r0, r3, lsl #4
  34:	4f4f4f5e 	svcmi	0x004f4f5e
  38:	01040200 	mrseq	r0, R12_usr
  3c:	6b062006 	blvs	18805c <I2SGBLEnable+0x18805c>
  40:	01000502 	tsteq	r0, r2, lsl #10
  44:	02050001 	andeq	r0, r5, #1
  48:	00000000 	andeq	r0, r0, r0
  4c:	0100ff03 	tsteq	r0, r3, lsl #30
  50:	4f5d845c 	svcmi	0x005d845c
  54:	4d4f4f4f 	stclmi	15, cr4, [pc, #-316]	; ffffff20 <I2SGBLEnable+0xffffff20>
  58:	5d5d5d5d 	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
  5c:	03025a5d 	movweq	r5, #10845	; 0x2a5d
  60:	00010100 	andeq	r0, r1, r0, lsl #2
  64:	00000205 	andeq	r0, r0, r5, lsl #4
  68:	ca030000 	bgt	c0070 <I2SGBLEnable+0xc0070>
  6c:	4f4e0101 	svcmi	0x004e0101
  70:	01040200 	mrseq	r0, R12_usr
  74:	5c062006 	stcpl	0, cr2, [r6], {6}
  78:	01000502 	tsteq	r0, r2, lsl #10
  7c:	02050001 	andeq	r0, r5, #1
  80:	00000000 	andeq	r0, r0, r0
  84:	0101ea03 	tsteq	r1, r3, lsl #20
  88:	02004f6a 	andeq	r4, r0, #424	; 0x1a8
  8c:	20060104 	andcs	r0, r6, r4, lsl #2
  90:	02757c06 	rsbseq	r7, r5, #1536	; 0x600
  94:	01010005 	tsteq	r1, r5
  98:	00020500 	andeq	r0, r2, r0, lsl #10
  9c:	03000000 	movweq	r0, #0
  a0:	6b010290 	blvs	40ae8 <I2SGBLEnable+0x40ae8>
  a4:	3475794f 	ldrbtcc	r7, [r5], #-2383	; 0x94f
  a8:	0006022f 	andeq	r0, r6, pc, lsr #4
  ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
  b0:	00000002 	andeq	r0, r0, r2
  b4:	02ba0300 	adcseq	r0, sl, #0, 6
  b8:	004f6b01 	subeq	r6, pc, r1, lsl #22
  bc:	06010402 	streq	r0, [r1], -r2, lsl #8
  c0:	837c0620 	cmnhi	ip, #32, 12	; 0x2000000
  c4:	01000502 	tsteq	r0, r2, lsl #10
  c8:	02050001 	andeq	r0, r5, #1
  cc:	00000000 	andeq	r0, r0, r0
  d0:	0102e103 	tsteq	r2, r3, lsl #2
  d4:	83794f6b 	cmnhi	r9, #428	; 0x1ac
  d8:	06022f34 			; <UNDEFINED> instruction: 0x06022f34
  dc:	00010100 	andeq	r0, r1, r0, lsl #2
  e0:	00000205 	andeq	r0, r0, r5, lsl #4
  e4:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
  e8:	677b0103 	ldrbvs	r0, [fp, -r3, lsl #2]!
  ec:	af414c33 	svcge	0x00414c33
  f0:	79796b68 	ldmdbvc	r9!, {r3, r5, r6, r8, r9, fp, sp, lr}^
  f4:	5d5d5d5d 	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
  f8:	05024b4f 	streq	r4, [r2, #-2895]	; 0xb4f
  fc:	00010100 	andeq	r0, r1, r0, lsl #2
 100:	00000205 	andeq	r0, r0, r5, lsl #4
 104:	f3030000 	vhadd.u8	d0, d3, d0
 108:	676b0103 	strbvs	r0, [fp, -r3, lsl #2]!
 10c:	05022365 	streq	r2, [r2, #-869]	; 0x365
 110:	00010100 	andeq	r0, r1, r0, lsl #2
 114:	00000205 	andeq	r0, r0, r5, lsl #4
 118:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
 11c:	594e0104 	stmdbpl	lr, {r2, r8}^
 120:	01000502 	tsteq	r0, r2, lsl #10
 124:	02050001 	andeq	r0, r5, #1
 128:	00000000 	andeq	r0, r0, r0
 12c:	0104a703 	tsteq	r4, r3, lsl #14
 130:	2365756a 	cmncs	r5, #444596224	; 0x1a800000
 134:	01000502 	tsteq	r0, r2, lsl #10
 138:	02050001 	andeq	r0, r5, #1
 13c:	00000000 	andeq	r0, r0, r0
 140:	0104bc03 	tsteq	r4, r3, lsl #24
 144:	0502674e 	streq	r6, [r2, #-1870]	; 0x74e
 148:	00010100 	andeq	r0, r1, r0, lsl #2
 14c:	00000205 	andeq	r0, r0, r5, lsl #4
 150:	d0030000 	andle	r0, r3, r0
 154:	594e0104 	stmdbpl	lr, {r2, r8}^
 158:	01000602 	tsteq	r0, r2, lsl #12
 15c:	02050001 	andeq	r0, r5, #1
 160:	00000000 	andeq	r0, r0, r0
 164:	0104e403 	tsteq	r4, r3, lsl #8
 168:	0602594e 	streq	r5, [r2], -lr, asr #18
 16c:	00010100 	andeq	r0, r1, r0, lsl #2
 170:	00000205 	andeq	r0, r0, r5, lsl #4
 174:	8b030000 	blhi	c017c <I2SGBLEnable+0xc017c>
 178:	41750105 	cmnmi	r5, r5, lsl #2
 17c:	4b759697 	blmi	1d65be0 <I2SGBLEnable+0x1d65be0>
 180:	01000502 	tsteq	r0, r2, lsl #10
 184:	02050001 	andeq	r0, r5, #1
 188:	00000000 	andeq	r0, r0, r0
 18c:	0105c003 	tsteq	r5, r3
 190:	9f95e95e 	svcls	0x0095e95e
 194:	01000502 	tsteq	r0, r2, lsl #10
 198:	02050001 	andeq	r0, r5, #1
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	0105e503 	tsteq	r5, r3, lsl #10
 1a4:	ada3e95d 	stcge	9, cr14, [r3, #372]!	; 0x174
 1a8:	01000502 	tsteq	r0, r2, lsl #10
 1ac:	02050001 	andeq	r0, r5, #1
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	01069603 	tsteq	r6, r3, lsl #12
 1b8:	4f315751 	svcmi	0x00315751
 1bc:	0221796b 	eoreq	r7, r1, #1753088	; 0x1ac000
 1c0:	01010006 	tsteq	r1, r6
 1c4:	00020500 	andeq	r0, r2, r0, lsl #10
 1c8:	03000000 	movweq	r0, #0
 1cc:	5d0106c3 	stcpl	6, cr0, [r1, #-780]	; 0xfffffcf4
 1d0:	02756be9 	rsbseq	r6, r5, #238592	; 0x3a400
 1d4:	01010005 	tsteq	r1, r5
 1d8:	00020500 	andeq	r0, r2, r0, lsl #10
 1dc:	03000000 	movweq	r0, #0
 1e0:	5c0106e9 	stcpl	6, cr0, [r1], {233}	; 0xe9
 1e4:	03023d4f 	movweq	r3, #11599	; 0x2d4f
 1e8:	00010100 	andeq	r0, r1, r0, lsl #2
 1ec:	00000205 	andeq	r0, r0, r5, lsl #4
 1f0:	87030000 	strhi	r0, [r3, -r0]
 1f4:	414e0107 	cmpmi	lr, r7, lsl #2
 1f8:	0003023e 	andeq	r0, r3, lr, lsr r2
 1fc:	Address 0x000001fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	45533249 	ldrbmi	r3, [r3, #-585]	; 0x249
   4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
   8:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
   c:	654c7854 	strbvs	r7, [ip, #-2132]	; 0x854
  10:	006c6576 	rsbeq	r6, ip, r6, ror r5
  14:	61446c75 	hvcvs	18117	; 0x46c5
  18:	694c6174 	stmdbvs	ip, {r2, r4, r5, r6, r8, sp, lr}^
  1c:	4900656e 	stmdbmi	r0, {r1, r2, r3, r5, r6, r8, sl, sp, lr}
  20:	6e495332 	mcrvs	3, 2, r5, cr9, cr2, {1}
  24:	67655274 			; <UNDEFINED> instruction: 0x67655274
  28:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
  2c:	32490072 	subcc	r0, r9, #114	; 0x72
  30:	74614453 	strbtvc	r4, [r1], #-1107	; 0x453
  34:	74755061 	ldrbtvc	r5, [r5], #-97	; 0x61
  38:	426e6f4e 	rsbmi	r6, lr, #312	; 0x138
  3c:	6b636f6c 	blvs	18dbdf4 <I2SGBLEnable+0x18dbdf4>
  40:	00676e69 	rsbeq	r6, r7, r9, ror #28
  44:	69426c75 	stmdbvs	r2, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  48:	6b6c4374 	blvs	1b10e20 <I2SGBLEnable+0x1b10e20>
  4c:	536c7500 	cmnpl	ip, #0, 10
  50:	6f4d7265 	svcvs	0x004d7265
  54:	75006564 	strvc	r6, [r0, #-1380]	; 0x564
  58:	6b6c436c 	blvs	1b10e10 <I2SGBLEnable+0x1b10e10>
  5c:	00766944 	rsbseq	r6, r6, r4, asr #18
  60:	6f436c75 	svcvs	0x00436c75
  64:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
  68:	486c7500 	stmdami	ip!, {r8, sl, ip, sp, lr}^
  6c:	446b6c43 	strbtmi	r6, [fp], #-3139	; 0xc43
  70:	49007669 	stmdbmi	r0, {r0, r3, r5, r6, r9, sl, ip, sp, lr}
  74:	6e495332 	mcrvs	3, 2, r5, cr9, cr2, {1}
  78:	616e4574 	smcvs	58452	; 0xe454
  7c:	00656c62 	rsbeq	r6, r5, r2, ror #24
  80:	49533249 	ldmdbmi	r3, {r0, r3, r6, r9, ip, sp}^
  84:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
  88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
  8c:	736e7500 	cmnvc	lr, #0, 10
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  94:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  98:	70007261 	andvc	r7, r0, r1, ror #4
  9c:	61446c75 	hvcvs	18117	; 0x46c5
  a0:	70006174 	andvc	r6, r0, r4, ror r1
  a4:	61486e66 	cmpvs	r8, r6, ror #28
  a8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
  ac:	6f6c0072 	svcvs	0x006c0072
  b0:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  b4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	44533249 	ldrbmi	r3, [r3], #-585	; 0x249
  c4:	47617461 	strbmi	r7, [r1, -r1, ror #8]!
  c8:	6f4e7465 	svcvs	0x004e7465
  cc:	6f6c426e 	svcvs	0x006c426e
  d0:	6e696b63 	vnmulvs.f64	d22, d9, d19
  d4:	6c750067 	ldclvs	0, cr0, [r5], #-412	; 0xfffffe64
  d8:	61746144 	cmnvs	r4, r4, asr #2
  dc:	53324900 	teqpl	r2, #0, 18
  e0:	61746144 	cmnvs	r4, r4, asr #2
  e4:	00746547 	rsbseq	r6, r4, r7, asr #10
  e8:	54533249 	ldrbpl	r3, [r3], #-585	; 0x249
  ec:	46494678 			; <UNDEFINED> instruction: 0x46494678
  f0:	616e454f 	cmnvs	lr, pc, asr #10
  f4:	00656c62 	rsbeq	r6, r5, r2, ror #24
  f8:	52533249 	subspl	r3, r3, #-1879048188	; 0x90000004
  fc:	46494678 			; <UNDEFINED> instruction: 0x46494678
 100:	6174534f 	cmnvs	r4, pc, asr #6
 104:	47737574 			; <UNDEFINED> instruction: 0x47737574
 108:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 10c:	7361426c 	cmnvc	r1, #108, 4	; 0xc0000006
 110:	32490065 	subcc	r0, r9, #101	; 0x65
 114:	4c424753 	mcrrmi	7, 5, r4, r2, cr3
 118:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 11c:	4700656c 	strmi	r6, [r0, -ip, ror #10]
 120:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 124:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 128:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
 12c:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
 130:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
 134:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
 138:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 13c:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 140:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
 144:	4f2d2067 	svcmi	0x002d2067
 148:	732d2030 	teqvc	sp, #48	; 0x30
 14c:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 150:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 154:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 158:	6f697463 	svcvs	0x00697463
 15c:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 160:	6f697463 	svcvs	0x00697463
 164:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 168:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 16c:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 170:	6f697463 	svcvs	0x00697463
 174:	4900736e 	stmdbmi	r0, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
 178:	6e495332 	mcrvs	3, 2, r5, cr9, cr2, {1}
 17c:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
 180:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 184:	00726574 	rsbseq	r6, r2, r4, ror r5
 188:	54533249 	ldrbpl	r3, [r3], #-585	; 0x249
 18c:	46494678 			; <UNDEFINED> instruction: 0x46494678
 190:	6174534f 	cmnvs	r4, pc, asr #6
 194:	47737574 			; <UNDEFINED> instruction: 0x47737574
 198:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 19c:	6f435332 	svcvs	0x00435332
 1a0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 1a4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
 1a8:	6c437078 	mcrrvs	0, 7, r7, r3, cr8
 1ac:	3249006b 	subcc	r0, r9, #107	; 0x6b
 1b0:	46785453 			; <UNDEFINED> instruction: 0x46785453
 1b4:	444f4649 	strbmi	r4, [pc], #-1609	; 1bc <.debug_str+0x1bc>
 1b8:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 1bc:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
 1c0:	78525332 	ldmdavc	r2, {r1, r4, r5, r8, r9, ip, lr}^
 1c4:	4f464946 	svcmi	0x00464946
 1c8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 1cc:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
 1d0:	78525332 	ldmdavc	r2, {r1, r4, r5, r8, r9, ip, lr}^
 1d4:	4f464946 	svcmi	0x00464946
 1d8:	61736944 	cmnvs	r3, r4, asr #18
 1dc:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1e0:	6c466c75 	mcrrvs	12, 7, r6, r6, cr5
 1e4:	49006761 	stmdbmi	r0, {r0, r5, r6, r8, r9, sl, sp, lr}
 1e8:	69445332 	stmdbvs	r4, {r1, r4, r5, r8, r9, ip, lr}^
 1ec:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 1f0:	682f0065 	stmdavs	pc!, {r0, r2, r5, r6}	; <UNPREDICTABLE>
 1f4:	2f656d6f 	svccs	0x00656d6f
 1f8:	6f6e6976 	svcvs	0x006e6976
 1fc:	43432f64 	movtmi	r2, #16228	; 0x3f64
 200:	30303233 	eorscc	r3, r0, r3, lsr r2
 204:	4b44535f 	blmi	1114f88 <I2SGBLEnable+0x1114f88>
 208:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 20c:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 210:	2f6b6473 	svccs	0x006b6473
 214:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 218:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 21c:	63672f62 	cmnvs	r7, #392	; 0x188
 220:	32490063 	subcc	r0, r9, #99	; 0x63
 224:	72655353 	rsbvc	r5, r5, #1275068417	; 0x4c000001
 228:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
 22c:	4372657a 	cmnmi	r2, #511705088	; 0x1e800000
 230:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 234:	6c750067 	ldclvs	0, cr0, [r5], #-412	; 0xfffffe64
 238:	00676552 	rsbeq	r6, r7, r2, asr r5
 23c:	6f4d6c75 	svcvs	0x004d6c75
 240:	75006564 	strvc	r6, [r0, #-1380]	; 0x564
 244:	416e496c 	cmnmi	lr, ip, ror #18
 248:	74537463 	ldrbvc	r7, [r3], #-1123	; 0x463
 24c:	00657461 	rsbeq	r7, r5, r1, ror #8
 250:	49533249 	ldmdbmi	r3, {r0, r3, r6, r9, ip, sp}^
 254:	6944746e 	stmdbvs	r4, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
 258:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 25c:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 260:	46746e49 	ldrbtmi	r6, [r4], -r9, asr #28
 264:	7367616c 	cmnvc	r7, #108, 2
 268:	526c7500 	rsbpl	r7, ip, #0, 10
 26c:	76654c78 			; <UNDEFINED> instruction: 0x76654c78
 270:	6c006c65 	stcvs	12, cr6, [r0], {101}	; 0x65
 274:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 278:	00746e69 	rsbseq	r6, r4, r9, ror #28
 27c:	49533249 	ldmdbmi	r3, {r0, r3, r6, r9, ip, sp}^
 280:	6c43746e 	cfstrdvs	mvd7, [r3], {110}	; 0x6e
 284:	00726165 	rsbseq	r6, r2, r5, ror #2
 288:	32496c75 	subcc	r6, r9, #29952	; 0x7500
 28c:	6b6c4353 	blvs	1b10fe0 <I2SGBLEnable+0x1b10fe0>
 290:	576c7500 	strbpl	r7, [ip, -r0, lsl #10]!
 294:	7364726f 	cmnvc	r4, #-268435450	; 0xf0000006
 298:	54726550 	ldrbtpl	r6, [r2], #-1360	; 0x550
 29c:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
 2a0:	00726566 	rsbseq	r6, r2, r6, ror #10
 2a4:	692f2e2e 	stmdbvs	pc!, {r1, r2, r3, r5, r9, sl, fp, sp}	; <UNPREDICTABLE>
 2a8:	632e7332 	teqvs	lr, #-939524096	; 0xc8000000
 2ac:	536c7500 	cmnpl	ip, #0, 10
 2b0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 2b4:	6c750073 	ldclvs	0, cr0, [r5], #-460	; 0xfffffe34
 2b8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
 2bc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
 2c0:	32490073 	subcc	r0, r9, #115	; 0x73
 2c4:	74614453 	strbtvc	r4, [r1], #-1107	; 0x453
 2c8:	74755061 	ldrbtvc	r5, [r5], #-97	; 0x61
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000003a 	andeq	r0, r0, sl, lsr r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	180e4101 	stmdane	lr, {r0, r8, lr}
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  38:	0000008e 	andeq	r0, r0, lr, lsl #1
  3c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  40:	41018e02 	tstmi	r1, r2, lsl #28
  44:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  48:	00000007 	andeq	r0, r0, r7
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  58:	00000026 	andeq	r0, r0, r6, lsr #32
  5c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  60:	100e4101 	andne	r4, lr, r1, lsl #2
  64:	00070d41 	andeq	r0, r7, r1, asr #26
  68:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  74:	0000003c 	andeq	r0, r0, ip, lsr r0
  78:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  7c:	180e4101 	stmdane	lr, {r0, r8, lr}
  80:	00070d41 	andeq	r0, r7, r1, asr #26
  84:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  90:	00000044 	andeq	r0, r0, r4, asr #32
  94:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  98:	180e4101 	stmdane	lr, {r0, r8, lr}
  9c:	00070d41 	andeq	r0, r7, r1, asr #26
  a0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  ac:	0000003e 	andeq	r0, r0, lr, lsr r0
  b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b4:	180e4101 	stmdane	lr, {r0, r8, lr}
  b8:	00070d41 	andeq	r0, r7, r1, asr #26
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c8:	00000046 	andeq	r0, r0, r6, asr #32
  cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  d0:	180e4101 	stmdane	lr, {r0, r8, lr}
  d4:	00070d41 	andeq	r0, r7, r1, asr #26
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e4:	000000b8 	strheq	r0, [r0], -r8
  e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  ec:	200e4101 	andcs	r4, lr, r1, lsl #2
  f0:	00070d41 	andeq	r0, r7, r1, asr #26
  f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 100:	00000030 	andeq	r0, r0, r0, lsr r0
 104:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 108:	180e4101 	stmdane	lr, {r0, r8, lr}
 10c:	00070d41 	andeq	r0, r7, r1, asr #26
 110:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 11c:	0000001c 	andeq	r0, r0, ip, lsl r0
 120:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 124:	100e4101 	andne	r4, lr, r1, lsl #2
 128:	00070d41 	andeq	r0, r7, r1, asr #26
 12c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 138:	00000032 	andeq	r0, r0, r2, lsr r0
 13c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 140:	180e4101 	stmdane	lr, {r0, r8, lr}
 144:	00070d41 	andeq	r0, r7, r1, asr #26
 148:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 154:	0000001e 	andeq	r0, r0, lr, lsl r0
 158:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 15c:	100e4101 	andne	r4, lr, r1, lsl #2
 160:	00070d41 	andeq	r0, r7, r1, asr #26
 164:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 170:	0000001e 	andeq	r0, r0, lr, lsl r0
 174:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 178:	100e4101 	andne	r4, lr, r1, lsl #2
 17c:	00070d41 	andeq	r0, r7, r1, asr #26
 180:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 18c:	0000001e 	andeq	r0, r0, lr, lsl r0
 190:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 194:	100e4101 	andne	r4, lr, r1, lsl #2
 198:	00070d41 	andeq	r0, r7, r1, asr #26
 19c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1a8:	00000058 	andeq	r0, r0, r8, asr r0
 1ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b0:	180e4101 	stmdane	lr, {r0, r8, lr}
 1b4:	00070d41 	andeq	r0, r7, r1, asr #26
 1b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c4:	00000058 	andeq	r0, r0, r8, asr r0
 1c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1cc:	100e4101 	andne	r4, lr, r1, lsl #2
 1d0:	00070d41 	andeq	r0, r7, r1, asr #26
 1d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1e0:	0000005c 	andeq	r0, r0, ip, asr r0
 1e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1e8:	100e4101 	andne	r4, lr, r1, lsl #2
 1ec:	00070d41 	andeq	r0, r7, r1, asr #26
 1f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1fc:	00000046 	andeq	r0, r0, r6, asr #32
 200:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 204:	180e4101 	stmdane	lr, {r0, r8, lr}
 208:	00070d41 	andeq	r0, r7, r1, asr #26
 20c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 218:	0000004c 	andeq	r0, r0, ip, asr #32
 21c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 220:	100e4101 	andne	r4, lr, r1, lsl #2
 224:	00070d41 	andeq	r0, r7, r1, asr #26
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 234:	0000001e 	andeq	r0, r0, lr, lsl r0
 238:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 23c:	41018e02 	tstmi	r1, r2, lsl #28
 240:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 244:	00000007 	andeq	r0, r0, r7
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 254:	0000001a 	andeq	r0, r0, sl, lsl r0
 258:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 25c:	41018e02 	tstmi	r1, r2, lsl #28
 260:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 264:	00000007 	andeq	r0, r0, r7

pin.o:     file format elf32-littlearm


Disassembly of section .rodata.g_ulPinToPadMap:

00000000 <g_ulPinToPadMap>:
   0:	0000000a 	andeq	r0, r0, sl
   4:	0000000b 	andeq	r0, r0, fp
   8:	0000000c 	andeq	r0, r0, ip
   c:	0000000d 	andeq	r0, r0, sp
  10:	0000000e 	andeq	r0, r0, lr
  14:	0000000f 	andeq	r0, r0, pc
  18:	00000010 	andeq	r0, r0, r0, lsl r0
  1c:	00000011 	andeq	r0, r0, r1, lsl r0
  20:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  28:	00000012 	andeq	r0, r0, r2, lsl r0
  2c:	00000013 	andeq	r0, r0, r3, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000015 	andeq	r0, r0, r5, lsl r0
  38:	00000016 	andeq	r0, r0, r6, lsl r0
  3c:	00000017 	andeq	r0, r0, r7, lsl r0
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	0000001d 	andeq	r0, r0, sp, lsl r0
  50:	00000019 	andeq	r0, r0, r9, lsl r0
  54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  58:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  60:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  70:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  78:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  80:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  88:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  8c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  90:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  94:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  b0:	0000001f 	andeq	r0, r0, pc, lsl r0
  b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  c0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  c4:	00000000 	andeq	r0, r0, r0
  c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  cc:	00000020 	andeq	r0, r0, r0, lsr #32
  d0:	0000001e 	andeq	r0, r0, lr, lsl r0
  d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  d8:	00000001 	andeq	r0, r0, r1
  dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  e0:	00000002 	andeq	r0, r0, r2
  e4:	00000003 	andeq	r0, r0, r3
  e8:	00000004 	andeq	r0, r0, r4
  ec:	00000005 	andeq	r0, r0, r5
  f0:	00000006 	andeq	r0, r0, r6
  f4:	00000007 	andeq	r0, r0, r7
  f8:	00000008 	andeq	r0, r0, r8
  fc:	00000009 	andeq	r0, r0, r9

Disassembly of section .text.PinModeSet:

00000000 <PinModeSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
  10:	f240 0300 	movw	r3, #0
  14:	f2c0 0300 	movt	r3, #0
  18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  1c:	60fb      	str	r3, [r7, #12]
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	009a      	lsls	r2, r3, #2
  22:	f24e 03a0 	movw	r3, #57504	; 0xe0a0
  26:	f2c4 4302 	movt	r3, #17410	; 0x4402
  2a:	4413      	add	r3, r2
  2c:	60fb      	str	r3, [r7, #12]
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	68fa      	ldr	r2, [r7, #12]
  32:	6812      	ldr	r2, [r2, #0]
  34:	f022 010f 	bic.w	r1, r2, #15
  38:	683a      	ldr	r2, [r7, #0]
  3a:	430a      	orrs	r2, r1
  3c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
  40:	601a      	str	r2, [r3, #0]
  42:	3714      	adds	r7, #20
  44:	46bd      	mov	sp, r7
  46:	f85d 7b04 	ldr.w	r7, [sp], #4
  4a:	4770      	bx	lr

Disassembly of section .text.PinModeGet:

00000000 <PinModeGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
   e:	f240 0300 	movw	r3, #0
  12:	f2c0 0300 	movt	r3, #0
  16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  1a:	60fb      	str	r3, [r7, #12]
  1c:	68fb      	ldr	r3, [r7, #12]
  1e:	009a      	lsls	r2, r3, #2
  20:	f24e 03a0 	movw	r3, #57504	; 0xe0a0
  24:	f2c4 4302 	movt	r3, #17410	; 0x4402
  28:	4413      	add	r3, r2
  2a:	60fb      	str	r3, [r7, #12]
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	681b      	ldr	r3, [r3, #0]
  30:	f003 030f 	and.w	r3, r3, #15
  34:	4618      	mov	r0, r3
  36:	3714      	adds	r7, #20
  38:	46bd      	mov	sp, r7
  3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  3e:	4770      	bx	lr

Disassembly of section .text.PinDirModeSet:

00000000 <PinDirModeSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
  10:	f240 0300 	movw	r3, #0
  14:	f2c0 0300 	movt	r3, #0
  18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  1c:	60fb      	str	r3, [r7, #12]
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	009a      	lsls	r2, r3, #2
  22:	f24e 03a0 	movw	r3, #57504	; 0xe0a0
  26:	f2c4 4302 	movt	r3, #17410	; 0x4402
  2a:	4413      	add	r3, r2
  2c:	60fb      	str	r3, [r7, #12]
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	68fa      	ldr	r2, [r7, #12]
  32:	6812      	ldr	r2, [r2, #0]
  34:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
  38:	683a      	ldr	r2, [r7, #0]
  3a:	430a      	orrs	r2, r1
  3c:	601a      	str	r2, [r3, #0]
  3e:	3714      	adds	r7, #20
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.PinDirModeGet:

00000000 <PinDirModeGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
   e:	f240 0300 	movw	r3, #0
  12:	f2c0 0300 	movt	r3, #0
  16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  1a:	60fb      	str	r3, [r7, #12]
  1c:	68fb      	ldr	r3, [r7, #12]
  1e:	009a      	lsls	r2, r3, #2
  20:	f24e 03a0 	movw	r3, #57504	; 0xe0a0
  24:	f2c4 4302 	movt	r3, #17410	; 0x4402
  28:	4413      	add	r3, r2
  2a:	60fb      	str	r3, [r7, #12]
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	681b      	ldr	r3, [r3, #0]
  30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
  34:	4618      	mov	r0, r3
  36:	3714      	adds	r7, #20
  38:	46bd      	mov	sp, r7
  3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  3e:	4770      	bx	lr

Disassembly of section .text.PinConfigGet:

00000000 <PinConfigGet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
  12:	f240 0300 	movw	r3, #0
  16:	f2c0 0300 	movt	r3, #0
  1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  1e:	617b      	str	r3, [r7, #20]
  20:	697b      	ldr	r3, [r7, #20]
  22:	009a      	lsls	r2, r3, #2
  24:	f24e 03a0 	movw	r3, #57504	; 0xe0a0
  28:	f2c4 4302 	movt	r3, #17410	; 0x4402
  2c:	4413      	add	r3, r2
  2e:	617b      	str	r3, [r7, #20]
  30:	697b      	ldr	r3, [r7, #20]
  32:	681b      	ldr	r3, [r3, #0]
  34:	f403 7244 	and.w	r2, r3, #784	; 0x310
  38:	687b      	ldr	r3, [r7, #4]
  3a:	601a      	str	r2, [r3, #0]
  3c:	697b      	ldr	r3, [r7, #20]
  3e:	681b      	ldr	r3, [r3, #0]
  40:	f003 02e0 	and.w	r2, r3, #224	; 0xe0
  44:	68bb      	ldr	r3, [r7, #8]
  46:	601a      	str	r2, [r3, #0]
  48:	371c      	adds	r7, #28
  4a:	46bd      	mov	sp, r7
  4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  50:	4770      	bx	lr
  52:	bf00      	nop

Disassembly of section .text.PinConfigSet:

00000000 <PinConfigSet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
  12:	f240 0300 	movw	r3, #0
  16:	f2c0 0300 	movt	r3, #0
  1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  1e:	617b      	str	r3, [r7, #20]
  20:	687b      	ldr	r3, [r7, #4]
  22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  26:	d11f      	bne.n	68 <PinConfigSet+0x68>
  28:	f24e 1344 	movw	r3, #57668	; 0xe144
  2c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  30:	f24e 1244 	movw	r2, #57668	; 0xe144
  34:	f2c4 4202 	movt	r2, #17410	; 0x4402
  38:	6811      	ldr	r1, [r2, #0]
  3a:	697a      	ldr	r2, [r7, #20]
  3c:	2080      	movs	r0, #128	; 0x80
  3e:	fa00 f202 	lsl.w	r2, r0, r2
  42:	f402 52f0 	and.w	r2, r2, #7680	; 0x1e00
  46:	430a      	orrs	r2, r1
  48:	601a      	str	r2, [r3, #0]
  4a:	697b      	ldr	r3, [r7, #20]
  4c:	009a      	lsls	r2, r3, #2
  4e:	f24e 03a0 	movw	r3, #57504	; 0xe0a0
  52:	f2c4 4302 	movt	r3, #17410	; 0x4402
  56:	4413      	add	r3, r2
  58:	617b      	str	r3, [r7, #20]
  5a:	697b      	ldr	r3, [r7, #20]
  5c:	697a      	ldr	r2, [r7, #20]
  5e:	6812      	ldr	r2, [r2, #0]
  60:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
  64:	601a      	str	r2, [r3, #0]
  66:	e023      	b.n	b0 <PinConfigSet+0xb0>
  68:	f24e 1344 	movw	r3, #57668	; 0xe144
  6c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  70:	f24e 1244 	movw	r2, #57668	; 0xe144
  74:	f2c4 4202 	movt	r2, #17410	; 0x4402
  78:	6811      	ldr	r1, [r2, #0]
  7a:	697a      	ldr	r2, [r7, #20]
  7c:	2080      	movs	r0, #128	; 0x80
  7e:	fa00 f202 	lsl.w	r2, r0, r2
  82:	f402 52f0 	and.w	r2, r2, #7680	; 0x1e00
  86:	43d2      	mvns	r2, r2
  88:	400a      	ands	r2, r1
  8a:	601a      	str	r2, [r3, #0]
  8c:	697b      	ldr	r3, [r7, #20]
  8e:	009a      	lsls	r2, r3, #2
  90:	f24e 03a0 	movw	r3, #57504	; 0xe0a0
  94:	f2c4 4302 	movt	r3, #17410	; 0x4402
  98:	4413      	add	r3, r2
  9a:	617b      	str	r3, [r7, #20]
  9c:	697b      	ldr	r3, [r7, #20]
  9e:	697a      	ldr	r2, [r7, #20]
  a0:	6812      	ldr	r2, [r2, #0]
  a2:	f422 717c 	bic.w	r1, r2, #1008	; 0x3f0
  a6:	68b8      	ldr	r0, [r7, #8]
  a8:	687a      	ldr	r2, [r7, #4]
  aa:	4302      	orrs	r2, r0
  ac:	430a      	orrs	r2, r1
  ae:	601a      	str	r2, [r3, #0]
  b0:	371c      	adds	r7, #28
  b2:	46bd      	mov	sp, r7
  b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  b8:	4770      	bx	lr
  ba:	bf00      	nop

Disassembly of section .text.PinTypeUART:

00000000 <PinTypeUART>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <PinTypeUART>
  12:	6878      	ldr	r0, [r7, #4]
  14:	2120      	movs	r1, #32
  16:	2200      	movs	r2, #0
  18:	f7ff fffe 	bl	0 <PinTypeUART>
  1c:	3708      	adds	r7, #8
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .text.PinTypeI2C:

00000000 <PinTypeI2C>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <PinTypeI2C>
  12:	6878      	ldr	r0, [r7, #4]
  14:	2120      	movs	r1, #32
  16:	f44f 7288 	mov.w	r2, #272	; 0x110
  1a:	f7ff fffe 	bl	0 <PinTypeI2C>
  1e:	3708      	adds	r7, #8
  20:	46bd      	mov	sp, r7
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text.PinTypeSPI:

00000000 <PinTypeSPI>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <PinTypeSPI>
  12:	6878      	ldr	r0, [r7, #4]
  14:	2160      	movs	r1, #96	; 0x60
  16:	2200      	movs	r2, #0
  18:	f7ff fffe 	bl	0 <PinTypeSPI>
  1c:	3708      	adds	r7, #8
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .text.PinTypeI2S:

00000000 <PinTypeI2S>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <PinTypeI2S>
  12:	6878      	ldr	r0, [r7, #4]
  14:	2160      	movs	r1, #96	; 0x60
  16:	2200      	movs	r2, #0
  18:	f7ff fffe 	bl	0 <PinTypeI2S>
  1c:	3708      	adds	r7, #8
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .text.PinTypeTimer:

00000000 <PinTypeTimer>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <PinTypeTimer>
  12:	6878      	ldr	r0, [r7, #4]
  14:	2160      	movs	r1, #96	; 0x60
  16:	2200      	movs	r2, #0
  18:	f7ff fffe 	bl	0 <PinTypeTimer>
  1c:	3708      	adds	r7, #8
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .text.PinTypeCamera:

00000000 <PinTypeCamera>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <PinTypeCamera>
  12:	6878      	ldr	r0, [r7, #4]
  14:	2160      	movs	r1, #96	; 0x60
  16:	2200      	movs	r2, #0
  18:	f7ff fffe 	bl	0 <PinTypeCamera>
  1c:	3708      	adds	r7, #8
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .text.PinTypeGPIO:

00000000 <PinTypeGPIO>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	79fb      	ldrb	r3, [r7, #7]
  10:	2b00      	cmp	r3, #0
  12:	d005      	beq.n	20 <PinTypeGPIO+0x20>
  14:	68f8      	ldr	r0, [r7, #12]
  16:	2120      	movs	r1, #32
  18:	2210      	movs	r2, #16
  1a:	f7ff fffe 	bl	0 <PinTypeGPIO>
  1e:	e004      	b.n	2a <PinTypeGPIO+0x2a>
  20:	68f8      	ldr	r0, [r7, #12]
  22:	2120      	movs	r1, #32
  24:	2200      	movs	r2, #0
  26:	f7ff fffe 	bl	0 <PinTypeGPIO>
  2a:	68f8      	ldr	r0, [r7, #12]
  2c:	68b9      	ldr	r1, [r7, #8]
  2e:	f7ff fffe 	bl	0 <PinTypeGPIO>
  32:	3710      	adds	r7, #16
  34:	46bd      	mov	sp, r7
  36:	bd80      	pop	{r7, pc}

Disassembly of section .text.PinTypeADC:

00000000 <PinTypeADC>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	2120      	movs	r1, #32
   e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  12:	f7ff fffe 	bl	0 <PinTypeADC>
  16:	3708      	adds	r7, #8
  18:	46bd      	mov	sp, r7
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text.PinTypeSDHost:

00000000 <PinTypeSDHost>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <PinTypeSDHost>
  12:	6878      	ldr	r0, [r7, #4]
  14:	2120      	movs	r1, #32
  16:	2200      	movs	r2, #0
  18:	f7ff fffe 	bl	0 <PinTypeSDHost>
  1c:	3708      	adds	r7, #8
  1e:	46bd      	mov	sp, r7
  20:	bd80      	pop	{r7, pc}
  22:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003e7 	andeq	r0, r0, r7, ror #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fb 	strdeq	r0, [r0], -fp
  10:	00000901 	andeq	r0, r0, r1, lsl #18
  14:	00019200 	andeq	r9, r1, r0, lsl #4
	...
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	a2080103 	andge	r0, r8, #-1073741824	; 0xc0000000
  34:	04000000 	streq	r0, [r0], #-0
  38:	000001dc 	ldrdeq	r0, [r0], -ip
  3c:	00005a01 	andeq	r5, r0, r1, lsl #20
  40:	004c0000 	subeq	r0, ip, r0
  44:	9c010000 	stcls	0, cr0, [r1], {-0}
  48:	00000077 	andeq	r0, r0, r7, ror r0
  4c:	0001d605 	andeq	sp, r1, r5, lsl #12
  50:	775a0100 	ldrbvc	r0, [sl, -r0, lsl #2]
  54:	02000000 	andeq	r0, r0, #0
  58:	dd056c91 	stcle	12, cr6, [r5, #-580]	; 0xfffffdbc
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	0000775a 	andeq	r7, r0, sl, asr r7
  64:	68910200 	ldmvs	r1, {r9}
  68:	00002806 	andeq	r2, r0, r6, lsl #16
  6c:	775d0100 	ldrbvc	r0, [sp, -r0, lsl #2]
  70:	02000000 	andeq	r0, r0, #0
  74:	03007491 	movweq	r7, #1169	; 0x491
  78:	003e0704 	eorseq	r0, lr, r4, lsl #14
  7c:	87070000 	strhi	r0, [r7, -r0]
  80:	01000001 	tsteq	r0, r1
  84:	0000777b 	andeq	r7, r0, fp, ror r7
  88:	00000000 	andeq	r0, r0, r0
  8c:	00004000 	andeq	r4, r0, r0
  90:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
  94:	05000000 	streq	r0, [r0, #-0]
  98:	000001d6 	ldrdeq	r0, [r0], -r6
  9c:	00777b01 	rsbseq	r7, r7, r1, lsl #22
  a0:	91020000 	mrsls	r0, (UNDEF: 2)
  a4:	0028066c 	eoreq	r0, r8, ip, ror #12
  a8:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
  ac:	00000077 	andeq	r0, r0, r7, ror r0
  b0:	00749102 	rsbseq	r9, r4, r2, lsl #2
  b4:	00007904 	andeq	r7, r0, r4, lsl #18
  b8:	00ad0100 	adceq	r0, sp, r0, lsl #2
  bc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	0000f49c 	muleq	r0, ip, r4
  c8:	01d60500 	bicseq	r0, r6, r0, lsl #10
  cc:	ad010000 	stcge	0, cr0, [r1, #-0]
  d0:	00000077 	andeq	r0, r0, r7, ror r0
  d4:	056c9102 	strbeq	r9, [ip, #-258]!	; 0x102
  d8:	000000e7 	andeq	r0, r0, r7, ror #1
  dc:	0077ad01 	rsbseq	sl, r7, r1, lsl #26
  e0:	91020000 	mrsls	r0, (UNDEF: 2)
  e4:	00280668 	eoreq	r0, r8, r8, ror #12
  e8:	af010000 	svcge	0x00010000
  ec:	00000077 	andeq	r0, r0, r7, ror r0
  f0:	00749102 	rsbseq	r9, r4, r2, lsl #2
  f4:	00005d07 	andeq	r5, r0, r7, lsl #26
  f8:	77d00100 	ldrbvc	r0, [r0, r0, lsl #2]
  fc:	00000000 	andeq	r0, r0, r0
 100:	40000000 	andmi	r0, r0, r0
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	00012a9c 	muleq	r1, ip, sl
 10c:	01d60500 	bicseq	r0, r6, r0, lsl #10
 110:	d0010000 	andle	r0, r1, r0
 114:	00000077 	andeq	r0, r0, r7, ror r0
 118:	066c9102 	strbteq	r9, [ip], -r2, lsl #2
 11c:	00000028 	andeq	r0, r0, r8, lsr #32
 120:	0077d201 	rsbseq	sp, r7, r1, lsl #4
 124:	91020000 	mrsls	r0, (UNDEF: 2)
 128:	87040074 	smlsdxhi	r4, r4, r0, r0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	000000f4 	strdeq	r0, [r0], -r4
 134:	00005200 	andeq	r5, r0, r0, lsl #4
 138:	789c0100 	ldmvc	ip, {r8}
 13c:	05000001 	streq	r0, [r0, #-1]
 140:	000001d6 	ldrdeq	r0, [r0], -r6
 144:	0077f401 	rsbseq	pc, r7, r1, lsl #8
 148:	91020000 	mrsls	r0, (UNDEF: 2)
 14c:	0153056c 	cmpeq	r3, ip, ror #10
 150:	f4010000 	vst4.8	{d0-d3}, [r1], r0
 154:	00000178 	andeq	r0, r0, r8, ror r1
 158:	05689102 	strbeq	r9, [r8, #-258]!	; 0x102
 15c:	000000c7 	andeq	r0, r0, r7, asr #1
 160:	0178f501 	cmneq	r8, r1, lsl #10
 164:	91020000 	mrsls	r0, (UNDEF: 2)
 168:	00280664 	eoreq	r0, r8, r4, ror #12
 16c:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
 170:	00000077 	andeq	r0, r0, r7, ror r0
 174:	00749102 	rsbseq	r9, r4, r2, lsl #2
 178:	00770408 	rsbseq	r0, r7, r8, lsl #8
 17c:	ba090000 	blt	240008 <g_ulPinToPadMap+0x240008>
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	00000134 	andeq	r0, r0, r4, lsr r1
 188:	00ba0000 	adcseq	r0, sl, r0
 18c:	9c010000 	stcls	0, cr0, [r1], {-0}
 190:	000001d1 	ldrdeq	r0, [r0], -r1
 194:	0001d60a 	andeq	sp, r1, sl, lsl #12
 198:	01340100 	teqeq	r4, r0, lsl #2
 19c:	00000077 	andeq	r0, r0, r7, ror r0
 1a0:	0a6c9102 	beq	1b245b0 <g_ulPinToPadMap+0x1b245b0>
 1a4:	0000016d 	andeq	r0, r0, sp, ror #2
 1a8:	77013401 	strvc	r3, [r1, -r1, lsl #8]
 1ac:	02000000 	andeq	r0, r0, #0
 1b0:	b00a6891 	mullt	sl, r1, r8
 1b4:	01000000 	mrseq	r0, (UNDEF: 0)
 1b8:	00770135 	rsbseq	r0, r7, r5, lsr r1
 1bc:	91020000 	mrsls	r0, (UNDEF: 2)
 1c0:	00280b64 	eoreq	r0, r8, r4, ror #22
 1c4:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
 1c8:	00007701 	andeq	r7, r0, r1, lsl #14
 1cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1d0:	017b0c00 	cmneq	fp, r0, lsl #24
 1d4:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 1d8:	00000001 	andeq	r0, r0, r1
 1dc:	00002200 	andeq	r2, r0, r0, lsl #4
 1e0:	069c0100 	ldreq	r0, [ip], r0, lsl #2
 1e4:	0a000002 	beq	1f4 <.debug_info+0x1f4>
 1e8:	000001d6 	ldrdeq	r0, [r0], -r6
 1ec:	77017e01 	strvc	r7, [r1, -r1, lsl #28]
 1f0:	02000000 	andeq	r0, r0, #0
 1f4:	dd0a7491 	cfstrsle	mvf7, [sl, #-580]	; 0xfffffdbc
 1f8:	01000000 	mrseq	r0, (UNDEF: 0)
 1fc:	0077017e 	rsbseq	r0, r7, lr, ror r1
 200:	91020000 	mrsls	r0, (UNDEF: 2)
 204:	1d0c0070 	stcne	0, cr0, [ip, #-448]	; 0xfffffe40
 208:	01000000 	mrseq	r0, (UNDEF: 0)
 20c:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
 210:	00240000 	eoreq	r0, r4, r0
 214:	9c010000 	stcls	0, cr0, [r1], {-0}
 218:	0000023b 	andeq	r0, r0, fp, lsr r2
 21c:	0001d60a 	andeq	sp, r1, sl, lsl #12
 220:	019f0100 	orrseq	r0, pc, r0, lsl #2
 224:	00000077 	andeq	r0, r0, r7, ror r0
 228:	0a749102 	beq	1d24638 <g_ulPinToPadMap+0x1d24638>
 22c:	000000dd 	ldrdeq	r0, [r0], -sp
 230:	77019f01 	strvc	r9, [r1, -r1, lsl #30]
 234:	02000000 	andeq	r0, r0, #0
 238:	0c007091 	stceq	0, cr7, [r0], {145}	; 0x91
 23c:	00000162 	andeq	r0, r0, r2, ror #2
 240:	0001c001 	andeq	ip, r1, r1
 244:	22000000 	andcs	r0, r0, #0
 248:	01000000 	mrseq	r0, (UNDEF: 0)
 24c:	0002709c 	muleq	r2, ip, r0
 250:	01d60a00 	bicseq	r0, r6, r0, lsl #20
 254:	c0010000 	andgt	r0, r1, r0
 258:	00007701 	andeq	r7, r0, r1, lsl #14
 25c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 260:	0000dd0a 	andeq	sp, r0, sl, lsl #26
 264:	01c00100 	biceq	r0, r0, r0, lsl #2
 268:	00000077 	andeq	r0, r0, r7, ror r0
 26c:	00709102 	rsbseq	r9, r0, r2, lsl #2
 270:	0000120c 	andeq	r1, r0, ip, lsl #4
 274:	01e20100 	mvneq	r0, r0, lsl #2
 278:	00000000 	andeq	r0, r0, r0
 27c:	00000022 	andeq	r0, r0, r2, lsr #32
 280:	02a59c01 	adceq	r9, r5, #256	; 0x100
 284:	d60a0000 	strle	r0, [sl], -r0
 288:	01000001 	tsteq	r0, r1
 28c:	007701e2 	rsbseq	r0, r7, r2, ror #3
 290:	91020000 	mrsls	r0, (UNDEF: 2)
 294:	00dd0a74 	sbcseq	r0, sp, r4, ror sl
 298:	e2010000 	and	r0, r1, #0
 29c:	00007701 	andeq	r7, r0, r1, lsl #14
 2a0:	70910200 	addsvc	r0, r1, r0, lsl #4
 2a4:	00500c00 	subseq	r0, r0, r0, lsl #24
 2a8:	05010000 	streq	r0, [r1, #-0]
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	00002200 	andeq	r2, r0, r0, lsl #4
 2b4:	da9c0100 	ble	fe7006bc <g_ulPinToPadMap+0xfe7006bc>
 2b8:	0a000002 	beq	2c8 <.debug_info+0x2c8>
 2bc:	000001d6 	ldrdeq	r0, [r0], -r6
 2c0:	77020501 	strvc	r0, [r2, -r1, lsl #10]
 2c4:	02000000 	andeq	r0, r0, #0
 2c8:	dd0a7491 	cfstrsle	mvf7, [sl, #-580]	; 0xfffffdbc
 2cc:	01000000 	mrseq	r0, (UNDEF: 0)
 2d0:	00770205 	rsbseq	r0, r7, r5, lsl #4
 2d4:	91020000 	mrsls	r0, (UNDEF: 2)
 2d8:	6b0c0070 	blvs	3001c8 <g_ulPinToPadMap+0x3001c8>
 2dc:	01000000 	mrseq	r0, (UNDEF: 0)
 2e0:	00000226 	andeq	r0, r0, r6, lsr #4
 2e4:	00220000 	eoreq	r0, r2, r0
 2e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2ec:	0000030f 	andeq	r0, r0, pc, lsl #6
 2f0:	0001d60a 	andeq	sp, r1, sl, lsl #12
 2f4:	02260100 	eoreq	r0, r6, #0, 2
 2f8:	00000077 	andeq	r0, r0, r7, ror r0
 2fc:	0a749102 	beq	1d2470c <g_ulPinToPadMap+0x1d2470c>
 300:	000000dd 	ldrdeq	r0, [r0], -sp
 304:	77022601 	strvc	r2, [r2, -r1, lsl #12]
 308:	02000000 	andeq	r0, r0, #0
 30c:	0c007091 	stceq	0, cr7, [r0], {145}	; 0x91
 310:	000000ef 	andeq	r0, r0, pc, ror #1
 314:	00024601 	andeq	r4, r2, r1, lsl #12
 318:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 31c:	01000000 	mrseq	r0, (UNDEF: 0)
 320:	0003539c 	muleq	r3, ip, r3
 324:	01d60a00 	bicseq	r0, r6, r0, lsl #20
 328:	46010000 	strmi	r0, [r1], -r0
 32c:	00007702 	andeq	r7, r0, r2, lsl #14
 330:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 334:	0000dd0a 	andeq	sp, r0, sl, lsl #26
 338:	02460100 	subeq	r0, r6, #0, 2
 33c:	00000077 	andeq	r0, r0, r7, ror r0
 340:	0a709102 	beq	1c24750 <g_ulPinToPadMap+0x1c24750>
 344:	000000d2 	ldrdeq	r0, [r0], -r2
 348:	25024601 	strcs	r4, [r2, #-1537]	; 0x601
 34c:	02000000 	andeq	r0, r0, #0
 350:	0c006f91 	stceq	15, cr6, [r0], {145}	; 0x91
 354:	000001c2 	andeq	r0, r0, r2, asr #3
 358:	00026e01 	andeq	r6, r2, r1, lsl #28
 35c:	1c000000 	stcne	0, cr0, [r0], {-0}
 360:	01000000 	mrseq	r0, (UNDEF: 0)
 364:	0003889c 	muleq	r3, ip, r8
 368:	01d60a00 	bicseq	r0, r6, r0, lsl #20
 36c:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
 370:	00007702 	andeq	r7, r0, r2, lsl #14
 374:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 378:	0000dd0a 	andeq	sp, r0, sl, lsl #26
 37c:	026e0100 	rsbeq	r0, lr, #0, 2
 380:	00000077 	andeq	r0, r0, r7, ror r0
 384:	00709102 	rsbseq	r9, r0, r2, lsl #2
 388:	0000940c 	andeq	r9, r0, ip, lsl #8
 38c:	02880100 	addeq	r0, r8, #0, 2
 390:	00000000 	andeq	r0, r0, r0
 394:	00000022 	andeq	r0, r0, r2, lsr #32
 398:	03bd9c01 			; <UNDEFINED> instruction: 0x03bd9c01
 39c:	d60a0000 	strle	r0, [sl], -r0
 3a0:	01000001 	tsteq	r0, r1
 3a4:	00770288 	rsbseq	r0, r7, r8, lsl #5
 3a8:	91020000 	mrsls	r0, (UNDEF: 2)
 3ac:	00dd0a74 	sbcseq	r0, sp, r4, ror sl
 3b0:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
 3b4:	00007702 	andeq	r7, r0, r2, lsl #14
 3b8:	70910200 	addsvc	r0, r1, r0, lsl #4
 3bc:	00770d00 	rsbseq	r0, r7, r0, lsl #26
 3c0:	03cd0000 	biceq	r0, sp, #0
 3c4:	cd0e0000 	stcgt	0, cr0, [lr, #-0]
 3c8:	3f000003 	svccc	0x00000003
 3cc:	07040300 	streq	r0, [r4, -r0, lsl #6]
 3d0:	000001cd 	andeq	r0, r0, sp, asr #3
 3d4:	00002e06 	andeq	r2, r0, r6, lsl #28
 3d8:	e5400100 	strb	r0, [r0, #-256]	; 0x100
 3dc:	05000003 	streq	r0, [r0, #-3]
 3e0:	00000003 	andeq	r0, r0, r3
 3e4:	03bd0f00 			; <UNDEFINED> instruction: 0x03bd0f00
 3e8:	Address 0x000003e8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <g_ulPinToPadMap+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <g_ulPinToPadMap+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  30:	0b3a0e03 	bleq	e83844 <g_ulPinToPadMap+0xe83844>
  34:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  40:	00130119 	andseq	r0, r3, r9, lsl r1
  44:	00050500 	andeq	r0, r5, r0, lsl #10
  48:	0b3a0e03 	bleq	e8385c <g_ulPinToPadMap+0xe8385c>
  4c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  50:	00001802 	andeq	r1, r0, r2, lsl #16
  54:	03003406 	movweq	r3, #1030	; 0x406
  58:	3b0b3a0e 	blcc	2ce898 <g_ulPinToPadMap+0x2ce898>
  5c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  60:	07000018 	smladeq	r0, r8, r0, r0
  64:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  68:	0b3a0e03 	bleq	e8387c <g_ulPinToPadMap+0xe8387c>
  6c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  70:	01111349 	tsteq	r1, r9, asr #6
  74:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  78:	01194297 			; <UNDEFINED> instruction: 0x01194297
  7c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  80:	0b0b000f 	bleq	2c00c4 <g_ulPinToPadMap+0x2c00c4>
  84:	00001349 	andeq	r1, r0, r9, asr #6
  88:	3f012e09 	svccc	0x00012e09
  8c:	3a0e0319 	bcc	380cf8 <g_ulPinToPadMap+0x380cf8>
  90:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  94:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  98:	97184006 	ldrls	r4, [r8, -r6]
  9c:	13011942 	movwne	r1, #6466	; 0x1942
  a0:	050a0000 	streq	r0, [sl, #-0]
  a4:	3a0e0300 	bcc	380cac <g_ulPinToPadMap+0x380cac>
  a8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  ac:	00180213 	andseq	r0, r8, r3, lsl r2
  b0:	00340b00 	eorseq	r0, r4, r0, lsl #22
  b4:	0b3a0e03 	bleq	e838c8 <g_ulPinToPadMap+0xe838c8>
  b8:	1349053b 	movtne	r0, #38203	; 0x953b
  bc:	00001802 	andeq	r1, r0, r2, lsl #16
  c0:	3f012e0c 	svccc	0x00012e0c
  c4:	3a0e0319 	bcc	380d30 <g_ulPinToPadMap+0x380d30>
  c8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  cc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  d0:	96184006 	ldrls	r4, [r8], -r6
  d4:	13011942 	movwne	r1, #6466	; 0x1942
  d8:	010d0000 	mrseq	r0, (UNDEF: 13)
  dc:	01134901 	tsteq	r3, r1, lsl #18
  e0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  e4:	13490021 	movtne	r0, #36897	; 0x9021
  e8:	00000b2f 	andeq	r0, r0, pc, lsr #22
  ec:	4900260f 	stmdbmi	r0, {r0, r1, r2, r3, r9, sl, sp}
  f0:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000008c 	andeq	r0, r0, ip, lsl #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000040 	andeq	r0, r0, r0, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000048 	andeq	r0, r0, r8, asr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000040 	andeq	r0, r0, r0, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000052 	andeq	r0, r0, r2, asr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	000000ba 	strheq	r0, [r0], -sl
  40:	00000000 	andeq	r0, r0, r0
  44:	00000022 	andeq	r0, r0, r2, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000022 	andeq	r0, r0, r2, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000022 	andeq	r0, r0, r2, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000022 	andeq	r0, r0, r2, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000022 	andeq	r0, r0, r2, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000038 	andeq	r0, r0, r8, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000001c 	andeq	r0, r0, ip, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000022 	andeq	r0, r0, r2, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000004c 	andeq	r0, r0, ip, asr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	00000040 	andeq	r0, r0, r0, asr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	00000048 	andeq	r0, r0, r8, asr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000040 	andeq	r0, r0, r0, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000052 	andeq	r0, r0, r2, asr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	000000ba 	strheq	r0, [r0], -sl
  30:	00000000 	andeq	r0, r0, r0
  34:	00000022 	andeq	r0, r0, r2, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000024 	andeq	r0, r0, r4, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000022 	andeq	r0, r0, r2, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000022 	andeq	r0, r0, r2, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000022 	andeq	r0, r0, r2, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000022 	andeq	r0, r0, r2, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000038 	andeq	r0, r0, r8, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000022 	andeq	r0, r0, r2, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00370002 	eorseq	r0, r7, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
  2c:	0100632e 	tsteq	r0, lr, lsr #6
  30:	77680000 	strbvc	r0, [r8, -r0]!
  34:	7079745f 	rsbsvc	r7, r9, pc, asr r4
  38:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  3c:	00000200 	andeq	r0, r0, r0, lsl #4
  40:	02050000 	andeq	r0, r5, #0
  44:	00000000 	andeq	r0, r0, r0
  48:	0100da03 	tsteq	r0, r3, lsl #20
  4c:	a087a35f 	addge	sl, r7, pc, asr r3
  50:	01000502 	tsteq	r0, r2, lsl #10
  54:	02050001 	andeq	r0, r5, #1
  58:	00000000 	andeq	r0, r0, r0
  5c:	0100fb03 	tsteq	r0, r3, lsl #22
  60:	4c87a452 	cfstrsmi	mvf10, [r7], {82}	; 0x52
  64:	01000602 	tsteq	r0, r2, lsl #12
  68:	02050001 	andeq	r0, r5, #1
  6c:	00000000 	andeq	r0, r0, r0
  70:	0101ad03 	tsteq	r1, r3, lsl #26
  74:	8387a35e 	orrhi	sl, r7, #2013265921	; 0x78000001
  78:	01000502 	tsteq	r0, r2, lsl #10
  7c:	02050001 	andeq	r0, r5, #1
  80:	00000000 	andeq	r0, r0, r0
  84:	0101d003 	tsteq	r1, r3
  88:	4b87a350 	blmi	fe1e8dd0 <g_ulPinToPadMap+0xfe1e8dd0>
  8c:	01000602 	tsteq	r0, r2, lsl #12
  90:	02050001 	andeq	r0, r5, #1
  94:	00000000 	andeq	r0, r0, r0
  98:	0101f503 	tsteq	r1, r3, lsl #10
  9c:	6b88a46e 	blvs	fe22925c <g_ulPinToPadMap+0xfe22925c>
  a0:	00050268 	andeq	r0, r5, r8, ror #4
  a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
  a8:	00000002 	andeq	r0, r0, r2
  ac:	02b50300 	adcseq	r0, r5, #0, 6
  b0:	4fa36d01 	svcmi	0x00a36d01
  b4:	7c871708 	stcvc	7, cr1, [r7], {8}
  b8:	59872508 	stmibpl	r7, {r3, r8, sl, sp}
  bc:	0502333b 	streq	r3, [r2, #-827]	; 0x33b
  c0:	00010100 	andeq	r0, r1, r0, lsl #2
  c4:	00000205 	andeq	r0, r0, r5, lsl #4
  c8:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
  cc:	4f5c0102 	svcmi	0x005c0102
  d0:	00030259 	andeq	r0, r3, r9, asr r2
  d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
  d8:	00000002 	andeq	r0, r0, r2
  dc:	039f0300 	orrseq	r0, pc, #0, 6
  e0:	674f5c01 	strbvs	r5, [pc, -r1, lsl #24]
  e4:	01000302 	tsteq	r0, r2, lsl #6
  e8:	02050001 	andeq	r0, r5, #1
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0103c003 	tsteq	r3, r3
  f4:	025a4f5d 	subseq	r4, sl, #372	; 0x174
  f8:	01010003 	tsteq	r1, r3
  fc:	00020500 	andeq	r0, r2, r0, lsl #10
 100:	03000000 	movweq	r0, #0
 104:	5d0103e2 	stcpl	3, cr0, [r1, #-904]	; 0xfffffc78
 108:	03025a4f 	movweq	r5, #10831	; 0x2a4f
 10c:	00010100 	andeq	r0, r1, r0, lsl #2
 110:	00000205 	andeq	r0, r0, r5, lsl #4
 114:	85030000 	strhi	r0, [r3, #-0]
 118:	4f5d0104 	svcmi	0x005d0104
 11c:	00030259 	andeq	r0, r3, r9, asr r2
 120:	05000101 	streq	r0, [r0, #-257]	; 0x101
 124:	00000002 	andeq	r0, r0, r2
 128:	04a60300 	strteq	r0, [r6], #768	; 0x300
 12c:	5a4f5d01 	bpl	13d7538 <g_ulPinToPadMap+0x13d7538>
 130:	01000302 	tsteq	r0, r2, lsl #6
 134:	02050001 	andeq	r0, r5, #1
 138:	00000000 	andeq	r0, r0, r0
 13c:	0104c603 	tsteq	r4, r3, lsl #12
 140:	5e6a3e79 	mcrpl	14, 3, r3, cr10, cr9, {3}
 144:	0003024c 	andeq	r0, r3, ip, asr #4
 148:	05000101 	streq	r0, [r0, #-257]	; 0x101
 14c:	00000002 	andeq	r0, r0, r2
 150:	04ee0300 	strbteq	r0, [lr], #768	; 0x300
 154:	02675c01 	rsbeq	r5, r7, #256	; 0x100
 158:	01010003 	tsteq	r1, r3
 15c:	00020500 	andeq	r0, r2, r0, lsl #10
 160:	03000000 	movweq	r0, #0
 164:	5c010588 	cfstr32pl	mvfx0, [r1], {136}	; 0x88
 168:	03025a4f 	movweq	r5, #10831	; 0x2a4f
 16c:	Address 0x0000016c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f6f4274 	svcvs	0x006f4274
   4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
   8:	2f2e2e00 	svccs	0x002e2e00
   c:	2e6e6970 	mcrcs	9, 3, r6, cr14, cr0, {3}
  10:	69500063 	ldmdbvs	r0, {r0, r1, r5, r6}^
  14:	7079546e 	rsbsvc	r5, r9, lr, ror #8
  18:	53324965 	teqpl	r2, #1654784	; 0x194000
  1c:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
  20:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
  24:	00433249 	subeq	r3, r3, r9, asr #4
  28:	61506c75 	cmpvs	r0, r5, ror ip
  2c:	5f670064 	svcpl	0x00670064
  30:	69506c75 	ldmdbvs	r0, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  34:	506f546e 	rsbpl	r5, pc, lr, ror #8
  38:	614d6461 	cmpvs	sp, r1, ror #8
  3c:	6f6c0070 	svcvs	0x006c0070
  40:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  44:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  48:	2064656e 	rsbcs	r6, r4, lr, ror #10
  4c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  50:	546e6950 	strbtpl	r6, [lr], #-2384	; 0x950
  54:	54657079 	strbtpl	r7, [r5], #-121	; 0x79
  58:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  5c:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
  60:	4d726944 	ldclmi	9, cr6, [r2, #-272]!	; 0xfffffef0
  64:	4765646f 	strbmi	r6, [r5, -pc, ror #8]!
  68:	50007465 	andpl	r7, r0, r5, ror #8
  6c:	79546e69 	ldmdbvc	r4, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
  70:	61436570 	hvcvs	13904	; 0x3650
  74:	6172656d 	cmnvs	r2, sp, ror #10
  78:	6e695000 	cdpvs	0, 6, cr5, cr9, cr0, {0}
  7c:	4d726944 	ldclmi	9, cr6, [r2, #-272]!	; 0xfffffef0
  80:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
  84:	50007465 	andpl	r7, r0, r5, ror #8
  88:	6f436e69 	svcvs	0x00436e69
  8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
  90:	00746547 	rsbseq	r6, r4, r7, asr #10
  94:	546e6950 	strbtpl	r6, [lr], #-2384	; 0x950
  98:	53657079 	cmnpl	r5, #121	; 0x79
  9c:	736f4844 	cmnvc	pc, #68, 16	; 0x440000
  a0:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  a4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  a8:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  ac:	00726168 	rsbseq	r6, r2, r8, ror #2
  b0:	69506c75 	ldmdbvs	r0, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  b4:	7079546e 	rsbsvc	r5, r9, lr, ror #8
  b8:	69500065 	ldmdbvs	r0, {r0, r2, r5, r6}^
  bc:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
  c0:	53676966 	cmnpl	r7, #1671168	; 0x198000
  c4:	70007465 	andvc	r7, r0, r5, ror #8
  c8:	69506c75 	ldmdbvs	r0, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  cc:	7079546e 	rsbsvc	r5, r9, lr, ror #8
  d0:	4f620065 	svcmi	0x00620065
  d4:	446e6570 	strbtmi	r6, [lr], #-1392	; 0x570
  d8:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
  dc:	506c7500 	rsbpl	r7, ip, r0, lsl #10
  e0:	6f4d6e69 	svcvs	0x004d6e69
  e4:	75006564 	strvc	r6, [r0, #-1380]	; 0x564
  e8:	6e69506c 	cdpvs	0, 6, cr5, cr9, cr12, {3}
  ec:	50004f49 	andpl	r4, r0, r9, asr #30
  f0:	79546e69 	ldmdbvc	r4, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
  f4:	50476570 	subpl	r6, r7, r0, ror r5
  f8:	47004f49 	strmi	r4, [r0, -r9, asr #30]
  fc:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 100:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 104:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
 108:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
 10c:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
 110:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
 114:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 118:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 11c:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
 120:	4f2d2067 	svcmi	0x002d2067
 124:	732d2030 	teqvc	sp, #48	; 0x30
 128:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 12c:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 130:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 134:	6f697463 	svcvs	0x00697463
 138:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 13c:	6f697463 	svcvs	0x00697463
 140:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 144:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 148:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 14c:	6f697463 	svcvs	0x00697463
 150:	7000736e 	andvc	r7, r0, lr, ror #6
 154:	69506c75 	ldmdbvs	r0, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 158:	7274536e 	rsbsvc	r5, r4, #-1207959551	; 0xb8000001
 15c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
 160:	69500068 	ldmdbvs	r0, {r3, r5, r6}^
 164:	7079546e 	rsbsvc	r5, r9, lr, ror #8
 168:	49505365 	ldmdbmi	r0, {r0, r2, r5, r6, r8, r9, ip, lr}^
 16c:	506c7500 	rsbpl	r7, ip, r0, lsl #10
 170:	74536e69 	ldrbvc	r6, [r3], #-3689	; 0xe69
 174:	676e6572 			; <UNDEFINED> instruction: 0x676e6572
 178:	50006874 	andpl	r6, r0, r4, ror r8
 17c:	79546e69 	ldmdbvc	r4, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 180:	41556570 	cmpmi	r5, r0, ror r5
 184:	50005452 	andpl	r5, r0, r2, asr r4
 188:	6f4d6e69 	svcvs	0x004d6e69
 18c:	65476564 	strbvs	r6, [r7, #-1380]	; 0x564
 190:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
 194:	2f656d6f 	svccs	0x00656d6f
 198:	6f6e6976 	svcvs	0x006e6976
 19c:	43432f64 	movtmi	r2, #16228	; 0x3f64
 1a0:	30303233 	eorscc	r3, r0, r3, lsr r2
 1a4:	4b44535f 	blmi	1114f28 <g_ulPinToPadMap+0x1114f28>
 1a8:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 1ac:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 1b0:	2f6b6473 	svccs	0x006b6473
 1b4:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 1b8:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 1bc:	63672f62 	cmnvs	r7, #392	; 0x188
 1c0:	69500063 	ldmdbvs	r0, {r0, r1, r5, r6}^
 1c4:	7079546e 	rsbsvc	r5, r9, lr, ror #8
 1c8:	43444165 	movtmi	r4, #16741	; 0x4165
 1cc:	7a697300 	bvc	1a5cdd4 <g_ulPinToPadMap+0x1a5cdd4>
 1d0:	70797465 	rsbsvc	r7, r9, r5, ror #8
 1d4:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 1d8:	006e6950 	rsbeq	r6, lr, r0, asr r9
 1dc:	4d6e6950 	stclmi	9, cr6, [lr, #-320]!	; 0xfffffec0
 1e0:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 1e4:	Address 0x000001e4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000004c 	andeq	r0, r0, ip, asr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	180e4101 	stmdane	lr, {r0, r8, lr}
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000040 	andeq	r0, r0, r0, asr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	180e4101 	stmdane	lr, {r0, r8, lr}
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000048 	andeq	r0, r0, r8, asr #32
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	180e4101 	stmdane	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	00000040 	andeq	r0, r0, r0, asr #32
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000052 	andeq	r0, r0, r2, asr r0
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	200e4101 	andcs	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	000000ba 	strheq	r0, [r0], -sl
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	200e4101 	andcs	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  c4:	00000022 	andeq	r0, r0, r2, lsr #32
  c8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  cc:	41018e02 	tstmi	r1, r2, lsl #28
  d0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  d4:	00000007 	andeq	r0, r0, r7
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  e4:	00000024 	andeq	r0, r0, r4, lsr #32
  e8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  ec:	41018e02 	tstmi	r1, r2, lsl #28
  f0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  f4:	00000007 	andeq	r0, r0, r7
  f8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 104:	00000022 	andeq	r0, r0, r2, lsr #32
 108:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 10c:	41018e02 	tstmi	r1, r2, lsl #28
 110:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 114:	00000007 	andeq	r0, r0, r7
 118:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 124:	00000022 	andeq	r0, r0, r2, lsr #32
 128:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 12c:	41018e02 	tstmi	r1, r2, lsl #28
 130:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 134:	00000007 	andeq	r0, r0, r7
 138:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 144:	00000022 	andeq	r0, r0, r2, lsr #32
 148:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 14c:	41018e02 	tstmi	r1, r2, lsl #28
 150:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 154:	00000007 	andeq	r0, r0, r7
 158:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 164:	00000022 	andeq	r0, r0, r2, lsr #32
 168:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 16c:	41018e02 	tstmi	r1, r2, lsl #28
 170:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 174:	00000007 	andeq	r0, r0, r7
 178:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 184:	00000038 	andeq	r0, r0, r8, lsr r0
 188:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 18c:	41018e02 	tstmi	r1, r2, lsl #28
 190:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 194:	00000007 	andeq	r0, r0, r7
 198:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1a4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1ac:	41018e02 	tstmi	r1, r2, lsl #28
 1b0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1b4:	00000007 	andeq	r0, r0, r7
 1b8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1c4:	00000022 	andeq	r0, r0, r2, lsr #32
 1c8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1cc:	41018e02 	tstmi	r1, r2, lsl #28
 1d0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1d4:	00000007 	andeq	r0, r0, r7

prcm.o:     file format elf32-littlearm


Disassembly of section .text.RTCUseSet:

00000000 <RTCUseSet>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	f64f 4322 	movw	r3, #64546	; 0xfc22
   a:	f2c4 4302 	movt	r3, #17410	; 0x4402
   e:	881b      	ldrh	r3, [r3, #0]
  10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
  14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
  18:	80fb      	strh	r3, [r7, #6]
  1a:	f241 40d5 	movw	r0, #5333	; 0x14d5
  1e:	f7ff fffe 	bl	0 <UtilsDelay>
  22:	f64f 4322 	movw	r3, #64546	; 0xfc22
  26:	f2c4 4302 	movt	r3, #17410	; 0x4402
  2a:	88fa      	ldrh	r2, [r7, #6]
  2c:	801a      	strh	r2, [r3, #0]
  2e:	3708      	adds	r7, #8
  30:	46bd      	mov	sp, r7
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text.IsRTCUsed:

00000000 <IsRTCUsed>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	f64f 4322 	movw	r3, #64546	; 0xfc22
   a:	f2c4 4302 	movt	r3, #17410	; 0x4402
   e:	881b      	ldrh	r3, [r3, #0]
  10:	80fb      	strh	r3, [r7, #6]
  12:	f241 40d5 	movw	r0, #5333	; 0x14d5
  16:	f7ff fffe 	bl	0 <UtilsDelay>
  1a:	88fb      	ldrh	r3, [r7, #6]
  1c:	0bdb      	lsrs	r3, r3, #15
  1e:	b2db      	uxtb	r3, r3
  20:	4618      	mov	r0, r3
  22:	3708      	adds	r7, #8
  24:	46bd      	mov	sp, r7
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text.RTCU16MSecRegRead:

00000000 <RTCU16MSecRegRead>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	f64f 4322 	movw	r3, #64546	; 0xfc22
   a:	f2c4 4302 	movt	r3, #17410	; 0x4402
   e:	881b      	ldrh	r3, [r3, #0]
  10:	80fb      	strh	r3, [r7, #6]
  12:	f241 40d5 	movw	r0, #5333	; 0x14d5
  16:	f7ff fffe 	bl	0 <UtilsDelay>
  1a:	88fb      	ldrh	r3, [r7, #6]
  1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
  20:	b29b      	uxth	r3, r3
  22:	4618      	mov	r0, r3
  24:	3708      	adds	r7, #8
  26:	46bd      	mov	sp, r7
  28:	bd80      	pop	{r7, pc}
  2a:	bf00      	nop

Disassembly of section .text.RTCU16MSecRegWrite:

00000000 <RTCU16MSecRegWrite>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	4603      	mov	r3, r0
   8:	80fb      	strh	r3, [r7, #6]
   a:	f64f 4322 	movw	r3, #64546	; 0xfc22
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	881b      	ldrh	r3, [r3, #0]
  14:	81fb      	strh	r3, [r7, #14]
  16:	f241 40d5 	movw	r0, #5333	; 0x14d5
  1a:	f7ff fffe 	bl	0 <UtilsDelay>
  1e:	f64f 4322 	movw	r3, #64546	; 0xfc22
  22:	f2c4 4302 	movt	r3, #17410	; 0x4402
  26:	89fa      	ldrh	r2, [r7, #14]
  28:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
  2c:	f022 0203 	bic.w	r2, r2, #3
  30:	b291      	uxth	r1, r2
  32:	88fa      	ldrh	r2, [r7, #6]
  34:	430a      	orrs	r2, r1
  36:	b292      	uxth	r2, r2
  38:	b292      	uxth	r2, r2
  3a:	801a      	strh	r2, [r3, #0]
  3c:	3710      	adds	r7, #16
  3e:	46bd      	mov	sp, r7
  40:	bd80      	pop	{r7, pc}
  42:	bf00      	nop

Disassembly of section .text.RTCU32SecRegRead:

00000000 <RTCU32SecRegRead>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f64f 4024 	movw	r0, #64548	; 0xfc24
   8:	f2c4 4002 	movt	r0, #17410	; 0x4402
   c:	f7ff fffe 	bl	0 <RTCU32SecRegRead>
  10:	4603      	mov	r3, r0
  12:	4618      	mov	r0, r3
  14:	bd80      	pop	{r7, pc}
  16:	bf00      	nop

Disassembly of section .text.RTCU32SecRegWrite:

00000000 <RTCU32SecRegWrite>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f64f 4024 	movw	r0, #64548	; 0xfc24
   c:	f2c4 4002 	movt	r0, #17410	; 0x4402
  10:	6879      	ldr	r1, [r7, #4]
  12:	f7ff fffe 	bl	0 <RTCU32SecRegWrite>
  16:	3708      	adds	r7, #8
  18:	46bd      	mov	sp, r7
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .rodata.PRCM_PeriphRegsList:

00000000 <PRCM_PeriphRegsList>:
   0:	00000004 	andeq	r0, r0, r4
   4:	00000008 	andeq	r0, r0, r8
   8:	00000014 	andeq	r0, r0, r4, lsl r0
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000028 	andeq	r0, r0, r8, lsr #32
  18:	00000030 	andeq	r0, r0, r0, lsr r0
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	00000040 	andeq	r0, r0, r0, asr #32
  24:	00000044 	andeq	r0, r0, r4, asr #32
  28:	00000048 	andeq	r0, r0, r8, asr #32
  2c:	0000004c 	andeq	r0, r0, ip, asr #32
  30:	00000050 	andeq	r0, r0, r0, asr r0
  34:	00000054 	andeq	r0, r0, r4, asr r0
  38:	00000058 	andeq	r0, r0, r8, asr r0
  3c:	0000005c 	andeq	r0, r0, ip, asr r0
  40:	00000060 	andeq	r0, r0, r0, rrx
  44:	00000064 	andeq	r0, r0, r4, rrx
  48:	00000068 	andeq	r0, r0, r8, rrx
  4c:	0000006c 	andeq	r0, r0, ip, rrx
  50:	00000070 	andeq	r0, r0, r0, ror r0
  54:	00000074 	andeq	r0, r0, r4, ror r0
  58:	00000078 	andeq	r0, r0, r8, ror r0
  5c:	0000007c 	andeq	r0, r0, ip, ror r0
  60:	00000080 	andeq	r0, r0, r0, lsl #1
  64:	00000084 	andeq	r0, r0, r4, lsl #1
  68:	00000088 	andeq	r0, r0, r8, lsl #1
  6c:	0000008c 	andeq	r0, r0, ip, lsl #1
  70:	00000090 	muleq	r0, r0, r0
  74:	00000094 	muleq	r0, r4, r0
  78:	00000098 	muleq	r0, r8, r0
  7c:	0000009c 	muleq	r0, ip, r0
  80:	000000a0 	andeq	r0, r0, r0, lsr #1
  84:	000000a4 	andeq	r0, r0, r4, lsr #1
  88:	000000a8 	andeq	r0, r0, r8, lsr #1
  8c:	000000ac 	andeq	r0, r0, ip, lsr #1
  90:	000000b8 	strheq	r0, [r0], -r8
  94:	000000bc 	strheq	r0, [r0], -ip
  98:	000000c8 	andeq	r0, r0, r8, asr #1
  9c:	000000cc 	andeq	r0, r0, ip, asr #1
  a0:	000000d8 	ldrdeq	r0, [r0], -r8
  a4:	000000dc 	ldrdeq	r0, [r0], -ip

Disassembly of section .text.PRCMSOCReset:

00000000 <PRCMSOCReset>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24d 1308 	movw	r3, #53512	; 0xd108
   8:	f2c4 4302 	movt	r3, #17410	; 0x4402
   c:	f24d 1208 	movw	r2, #53512	; 0xd108
  10:	f2c4 4202 	movt	r2, #17410	; 0x4402
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 0201 	orr.w	r2, r2, #1
  1a:	601a      	str	r2, [r3, #0]
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.PRCMMCUReset:

00000000 <PRCMMCUReset>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	4603      	mov	r3, r0
   8:	71fb      	strb	r3, [r7, #7]
   a:	79fb      	ldrb	r3, [r7, #7]
   c:	2b00      	cmp	r3, #0
   e:	d006      	beq.n	1e <PRCMMCUReset+0x1e>
  10:	f44f 4350 	mov.w	r3, #53248	; 0xd000
  14:	f2c4 4302 	movt	r3, #17410	; 0x4402
  18:	2202      	movs	r2, #2
  1a:	601a      	str	r2, [r3, #0]
  1c:	e005      	b.n	2a <PRCMMCUReset+0x2a>
  1e:	f44f 4350 	mov.w	r3, #53248	; 0xd000
  22:	f2c4 4302 	movt	r3, #17410	; 0x4402
  26:	2201      	movs	r2, #1
  28:	601a      	str	r2, [r3, #0]
  2a:	370c      	adds	r7, #12
  2c:	46bd      	mov	sp, r7
  2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  32:	4770      	bx	lr

Disassembly of section .text.PRCMSysResetCauseGet:

00000000 <PRCMSysResetCauseGet>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	f24d 030c 	movw	r3, #53260	; 0xd00c
   a:	f2c4 4302 	movt	r3, #17410	; 0x4402
   e:	681b      	ldr	r3, [r3, #0]
  10:	b2db      	uxtb	r3, r3
  12:	607b      	str	r3, [r7, #4]
  14:	687b      	ldr	r3, [r7, #4]
  16:	2b00      	cmp	r3, #0
  18:	d10c      	bne.n	34 <PRCMSysResetCauseGet+0x34>
  1a:	f64f 4068 	movw	r0, #64616	; 0xfc68
  1e:	f2c4 4002 	movt	r0, #17410	; 0x4402
  22:	f7ff fffe 	bl	0 <PRCMSysResetCauseGet>
  26:	4603      	mov	r3, r0
  28:	f003 0301 	and.w	r3, r3, #1
  2c:	2b00      	cmp	r3, #0
  2e:	d001      	beq.n	34 <PRCMSysResetCauseGet+0x34>
  30:	2307      	movs	r3, #7
  32:	607b      	str	r3, [r7, #4]
  34:	687b      	ldr	r3, [r7, #4]
  36:	4618      	mov	r0, r3
  38:	3708      	adds	r7, #8
  3a:	46bd      	mov	sp, r7
  3c:	bd80      	pop	{r7, pc}
  3e:	bf00      	nop

Disassembly of section .text.PRCMPeripheralClkEnable:

00000000 <PRCMPeripheralClkEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	2bff      	cmp	r3, #255	; 0xff
   e:	d01a      	beq.n	46 <PRCMPeripheralClkEnable+0x46>
  10:	f240 0300 	movw	r3, #0
  14:	f2c0 0300 	movt	r3, #0
  18:	687a      	ldr	r2, [r7, #4]
  1a:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  1e:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  22:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  26:	461a      	mov	r2, r3
  28:	f240 0300 	movw	r3, #0
  2c:	f2c0 0300 	movt	r3, #0
  30:	6879      	ldr	r1, [r7, #4]
  32:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
  36:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  3a:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  3e:	6819      	ldr	r1, [r3, #0]
  40:	683b      	ldr	r3, [r7, #0]
  42:	430b      	orrs	r3, r1
  44:	6013      	str	r3, [r2, #0]
  46:	687b      	ldr	r3, [r7, #4]
  48:	2b00      	cmp	r3, #0
  4a:	d106      	bne.n	5a <PRCMPeripheralClkEnable+0x5a>
  4c:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
  50:	f2c4 4302 	movt	r3, #17410	; 0x4402
  54:	f240 4204 	movw	r2, #1028	; 0x404
  58:	601a      	str	r2, [r3, #0]
  5a:	370c      	adds	r7, #12
  5c:	46bd      	mov	sp, r7
  5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  62:	4770      	bx	lr

Disassembly of section .text.PRCMPeripheralClkDisable:

00000000 <PRCMPeripheralClkDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f240 0300 	movw	r3, #0
   e:	f2c0 0300 	movt	r3, #0
  12:	687a      	ldr	r2, [r7, #4]
  14:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  18:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  1c:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  20:	461a      	mov	r2, r3
  22:	f240 0300 	movw	r3, #0
  26:	f2c0 0300 	movt	r3, #0
  2a:	6879      	ldr	r1, [r7, #4]
  2c:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
  30:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  34:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  38:	6819      	ldr	r1, [r3, #0]
  3a:	683b      	ldr	r3, [r7, #0]
  3c:	43db      	mvns	r3, r3
  3e:	400b      	ands	r3, r1
  40:	6013      	str	r3, [r2, #0]
  42:	370c      	adds	r7, #12
  44:	46bd      	mov	sp, r7
  46:	f85d 7b04 	ldr.w	r7, [sp], #4
  4a:	4770      	bx	lr

Disassembly of section .text.PRCMPeripheralClockGet:

00000000 <PRCMPeripheralClockGet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b13      	cmp	r3, #19
   c:	bf14      	ite	ne
   e:	2300      	movne	r3, #0
  10:	2301      	moveq	r3, #1
  12:	b2da      	uxtb	r2, r3
  14:	687b      	ldr	r3, [r7, #4]
  16:	2b04      	cmp	r3, #4
  18:	bf14      	ite	ne
  1a:	2300      	movne	r3, #0
  1c:	2301      	moveq	r3, #1
  1e:	b2db      	uxtb	r3, r3
  20:	4313      	orrs	r3, r2
  22:	b2db      	uxtb	r3, r3
  24:	461a      	mov	r2, r3
  26:	687b      	ldr	r3, [r7, #4]
  28:	2b03      	cmp	r3, #3
  2a:	bf14      	ite	ne
  2c:	2300      	movne	r3, #0
  2e:	2301      	moveq	r3, #1
  30:	b2db      	uxtb	r3, r3
  32:	4313      	orrs	r3, r2
  34:	2b00      	cmp	r3, #0
  36:	d004      	beq.n	42 <PRCMPeripheralClockGet+0x42>
  38:	f44f 43b4 	mov.w	r3, #23040	; 0x5a00
  3c:	f2c0 2362 	movt	r3, #610	; 0x262
  40:	e038      	b.n	b4 <PRCMPeripheralClockGet+0xb4>
  42:	687b      	ldr	r3, [r7, #4]
  44:	2b00      	cmp	r3, #0
  46:	d110      	bne.n	6a <PRCMPeripheralClockGet+0x6a>
  48:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
  4c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  50:	681b      	ldr	r3, [r3, #0]
  52:	0a1b      	lsrs	r3, r3, #8
  54:	f003 0307 	and.w	r3, r3, #7
  58:	617b      	str	r3, [r7, #20]
  5a:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
  5e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  62:	681b      	ldr	r3, [r3, #0]
  64:	b2db      	uxtb	r3, r3
  66:	613b      	str	r3, [r7, #16]
  68:	e018      	b.n	9c <PRCMPeripheralClockGet+0x9c>
  6a:	687b      	ldr	r3, [r7, #4]
  6c:	2b02      	cmp	r3, #2
  6e:	d110      	bne.n	92 <PRCMPeripheralClockGet+0x92>
  70:	f245 0320 	movw	r3, #20512	; 0x5020
  74:	f2c4 4302 	movt	r3, #17410	; 0x4402
  78:	681b      	ldr	r3, [r3, #0]
  7a:	0a1b      	lsrs	r3, r3, #8
  7c:	f003 0307 	and.w	r3, r3, #7
  80:	617b      	str	r3, [r7, #20]
  82:	f245 0320 	movw	r3, #20512	; 0x5020
  86:	f2c4 4302 	movt	r3, #17410	; 0x4402
  8a:	681b      	ldr	r3, [r3, #0]
  8c:	b2db      	uxtb	r3, r3
  8e:	613b      	str	r3, [r7, #16]
  90:	e004      	b.n	9c <PRCMPeripheralClockGet+0x9c>
  92:	f44f 4334 	mov.w	r3, #46080	; 0xb400
  96:	f2c0 43c4 	movt	r3, #1220	; 0x4c4
  9a:	e00b      	b.n	b4 <PRCMPeripheralClockGet+0xb4>
  9c:	697a      	ldr	r2, [r7, #20]
  9e:	693b      	ldr	r3, [r7, #16]
  a0:	4413      	add	r3, r2
  a2:	1c9a      	adds	r2, r3, #2
  a4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  a8:	f6c0 634e 	movt	r3, #3662	; 0xe4e
  ac:	fbb3 f3f2 	udiv	r3, r3, r2
  b0:	60fb      	str	r3, [r7, #12]
  b2:	68fb      	ldr	r3, [r7, #12]
  b4:	4618      	mov	r0, r3
  b6:	371c      	adds	r7, #28
  b8:	46bd      	mov	sp, r7
  ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  be:	4770      	bx	lr

Disassembly of section .text.PRCMPeripheralReset:

00000000 <PRCMPeripheralReset>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b12      	cmp	r3, #18
   c:	d042      	beq.n	94 <PRCMPeripheralReset+0x94>
   e:	f240 0200 	movw	r2, #0
  12:	f2c0 0200 	movt	r2, #0
  16:	687b      	ldr	r3, [r7, #4]
  18:	00db      	lsls	r3, r3, #3
  1a:	4413      	add	r3, r2
  1c:	685b      	ldr	r3, [r3, #4]
  1e:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  22:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  26:	4619      	mov	r1, r3
  28:	f240 0200 	movw	r2, #0
  2c:	f2c0 0200 	movt	r2, #0
  30:	687b      	ldr	r3, [r7, #4]
  32:	00db      	lsls	r3, r3, #3
  34:	4413      	add	r3, r2
  36:	685b      	ldr	r3, [r3, #4]
  38:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  3c:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  40:	681b      	ldr	r3, [r3, #0]
  42:	f043 0301 	orr.w	r3, r3, #1
  46:	600b      	str	r3, [r1, #0]
  48:	2300      	movs	r3, #0
  4a:	60fb      	str	r3, [r7, #12]
  4c:	e002      	b.n	54 <PRCMPeripheralReset+0x54>
  4e:	68fb      	ldr	r3, [r7, #12]
  50:	3301      	adds	r3, #1
  52:	60fb      	str	r3, [r7, #12]
  54:	68fb      	ldr	r3, [r7, #12]
  56:	2b0f      	cmp	r3, #15
  58:	d9f9      	bls.n	4e <PRCMPeripheralReset+0x4e>
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	687b      	ldr	r3, [r7, #4]
  64:	00db      	lsls	r3, r3, #3
  66:	4413      	add	r3, r2
  68:	685b      	ldr	r3, [r3, #4]
  6a:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  6e:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  72:	4619      	mov	r1, r3
  74:	f240 0200 	movw	r2, #0
  78:	f2c0 0200 	movt	r2, #0
  7c:	687b      	ldr	r3, [r7, #4]
  7e:	00db      	lsls	r3, r3, #3
  80:	4413      	add	r3, r2
  82:	685b      	ldr	r3, [r3, #4]
  84:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  88:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  8c:	681b      	ldr	r3, [r3, #0]
  8e:	f023 0301 	bic.w	r3, r3, #1
  92:	600b      	str	r3, [r1, #0]
  94:	3714      	adds	r7, #20
  96:	46bd      	mov	sp, r7
  98:	f85d 7b04 	ldr.w	r7, [sp], #4
  9c:	4770      	bx	lr
  9e:	bf00      	nop

Disassembly of section .text.PRCMPeripheralStatusGet:

00000000 <PRCMPeripheralStatusGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f240 0200 	movw	r2, #0
   c:	f2c0 0200 	movt	r2, #0
  10:	687b      	ldr	r3, [r7, #4]
  12:	00db      	lsls	r3, r3, #3
  14:	4413      	add	r3, r2
  16:	685b      	ldr	r3, [r3, #4]
  18:	f103 4388 	add.w	r3, r3, #1140850688	; 0x44000000
  1c:	f503 3314 	add.w	r3, r3, #151552	; 0x25000
  20:	681b      	ldr	r3, [r3, #0]
  22:	60fb      	str	r3, [r7, #12]
  24:	68fb      	ldr	r3, [r7, #12]
  26:	f003 0302 	and.w	r3, r3, #2
  2a:	60fb      	str	r3, [r7, #12]
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	2b00      	cmp	r3, #0
  30:	d001      	beq.n	36 <PRCMPeripheralStatusGet+0x36>
  32:	2301      	movs	r3, #1
  34:	e000      	b.n	38 <PRCMPeripheralStatusGet+0x38>
  36:	2300      	movs	r3, #0
  38:	4618      	mov	r0, r3
  3a:	3714      	adds	r7, #20
  3c:	46bd      	mov	sp, r7
  3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  42:	4770      	bx	lr

Disassembly of section .text.PRCMI2SClockFreqSet:

00000000 <PRCMI2SClockFreqSet>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b086      	sub	sp, #24
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	461a      	mov	r2, r3
   c:	f04f 0300 	mov.w	r3, #0
  10:	f04f 50e0 	mov.w	r0, #469762048	; 0x1c000000
  14:	f640 614e 	movw	r1, #3662	; 0xe4e
  18:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
  1c:	4602      	mov	r2, r0
  1e:	460b      	mov	r3, r1
  20:	e9c7 2304 	strd	r2, r3, [r7, #16]
  24:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  28:	0c14      	lsrs	r4, r2, #16
  2a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
  2e:	0c1d      	lsrs	r5, r3, #16
  30:	4623      	mov	r3, r4
  32:	81fb      	strh	r3, [r7, #14]
  34:	693b      	ldr	r3, [r7, #16]
  36:	81bb      	strh	r3, [r7, #12]
  38:	f245 03b0 	movw	r3, #20656	; 0x50b0
  3c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  40:	89fa      	ldrh	r2, [r7, #14]
  42:	f3c2 0209 	ubfx	r2, r2, #0, #10
  46:	0411      	lsls	r1, r2, #16
  48:	89ba      	ldrh	r2, [r7, #12]
  4a:	430a      	orrs	r2, r1
  4c:	601a      	str	r2, [r3, #0]
  4e:	3718      	adds	r7, #24
  50:	46bd      	mov	sp, r7
  52:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.PRCMLPDSRestoreInfoSet:

00000000 <PRCMLPDSRestoreInfoSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f24e 138c 	movw	r3, #57740	; 0xe18c
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	687a      	ldr	r2, [r7, #4]
  14:	601a      	str	r2, [r3, #0]
  16:	f24e 1390 	movw	r3, #57744	; 0xe190
  1a:	f2c4 4302 	movt	r3, #17410	; 0x4402
  1e:	683a      	ldr	r2, [r7, #0]
  20:	601a      	str	r2, [r3, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.PRCMLPDSEnter:

00000000 <PRCMLPDSEnter>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	2300      	movs	r3, #0
   8:	681b      	ldr	r3, [r3, #0]
   a:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
   e:	d101      	bne.n	6 <FlashDisable+0x6>
  10:	f7ff fffe 	bl	0 <FlashDisable>
  14:	f24e 1368 	movw	r3, #57704	; 0xe168
  18:	f2c4 4302 	movt	r3, #17410	; 0x4402
  1c:	f24e 1268 	movw	r2, #57704	; 0xe168
  20:	f2c4 4202 	movt	r2, #17410	; 0x4402
  24:	6812      	ldr	r2, [r2, #0]
  26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  2a:	601a      	str	r2, [r3, #0]
  2c:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
  30:	f2c4 4302 	movt	r3, #17410	; 0x4402
  34:	2201      	movs	r2, #1
  36:	601a      	str	r2, [r3, #0]
  38:	f245 03e4 	movw	r3, #20708	; 0x50e4
  3c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  40:	2201      	movs	r2, #1
  42:	601a      	str	r2, [r3, #0]
  44:	bf00      	nop
  46:	bf00      	nop
  48:	bf00      	nop
  4a:	bf00      	nop
  4c:	3708      	adds	r7, #8
  4e:	46bd      	mov	sp, r7
  50:	bd80      	pop	{r7, pc}
  52:	bf00      	nop

Disassembly of section .text.PRCMLPDSWakeupSourceEnable:

00000000 <PRCMLPDSWakeupSourceEnable>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24d 0304 	movw	r3, #53252	; 0xd004
   c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  10:	681b      	ldr	r3, [r3, #0]
  12:	60fb      	str	r3, [r7, #12]
  14:	68fa      	ldr	r2, [r7, #12]
  16:	687b      	ldr	r3, [r7, #4]
  18:	4313      	orrs	r3, r2
  1a:	f003 0391 	and.w	r3, r3, #145	; 0x91
  1e:	60fb      	str	r3, [r7, #12]
  20:	f24d 0304 	movw	r3, #53252	; 0xd004
  24:	f2c4 4302 	movt	r3, #17410	; 0x4402
  28:	68fa      	ldr	r2, [r7, #12]
  2a:	601a      	str	r2, [r3, #0]
  2c:	3714      	adds	r7, #20
  2e:	46bd      	mov	sp, r7
  30:	f85d 7b04 	ldr.w	r7, [sp], #4
  34:	4770      	bx	lr
  36:	bf00      	nop

Disassembly of section .text.PRCMLPDSWakeupSourceDisable:

00000000 <PRCMLPDSWakeupSourceDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24d 0304 	movw	r3, #53252	; 0xd004
   c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  10:	f24d 0204 	movw	r2, #53252	; 0xd004
  14:	f2c4 4202 	movt	r2, #17410	; 0x4402
  18:	6811      	ldr	r1, [r2, #0]
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	43d2      	mvns	r2, r2
  1e:	400a      	ands	r2, r1
  20:	601a      	str	r2, [r3, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.PRCMLPDSWakeupCauseGet:

00000000 <PRCMLPDSWakeupCauseGet>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24d 0308 	movw	r3, #53256	; 0xd008
   8:	f2c4 4302 	movt	r3, #17410	; 0x4402
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.PRCMLPDSIntervalSet:

00000000 <PRCMLPDSIntervalSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b14      	cmp	r3, #20
   c:	d801      	bhi.n	12 <PRCMLPDSIntervalSet+0x12>
   e:	2315      	movs	r3, #21
  10:	607b      	str	r3, [r7, #4]
  12:	f24d 0320 	movw	r3, #53280	; 0xd020
  16:	f2c4 4302 	movt	r3, #17410	; 0x4402
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	601a      	str	r2, [r3, #0]
  1e:	f24d 0310 	movw	r3, #53264	; 0xd010
  22:	f2c4 4302 	movt	r3, #17410	; 0x4402
  26:	687a      	ldr	r2, [r7, #4]
  28:	3a14      	subs	r2, #20
  2a:	601a      	str	r2, [r3, #0]
  2c:	370c      	adds	r7, #12
  2e:	46bd      	mov	sp, r7
  30:	f85d 7b04 	ldr.w	r7, [sp], #4
  34:	4770      	bx	lr
  36:	bf00      	nop

Disassembly of section .text.PRCMLPDSWakeUpGPIOSelect:

00000000 <PRCMLPDSWakeUpGPIOSelect>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f64f 406c 	movw	r0, #64620	; 0xfc6c
   e:	f2c4 4002 	movt	r0, #17410	; 0x4402
  12:	6879      	ldr	r1, [r7, #4]
  14:	f7ff fffe 	bl	0 <PRCMLPDSWakeUpGPIOSelect>
  18:	f24d 1310 	movw	r3, #53520	; 0xd110
  1c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  20:	683a      	ldr	r2, [r7, #0]
  22:	f002 0203 	and.w	r2, r2, #3
  26:	601a      	str	r2, [r3, #0]
  28:	3708      	adds	r7, #8
  2a:	46bd      	mov	sp, r7
  2c:	bd80      	pop	{r7, pc}
  2e:	bf00      	nop

Disassembly of section .text.PRCMSleepEnter:

00000000 <PRCMSleepEnter>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f7ff fffe 	bl	0 <CPUwfi>
   8:	bd80      	pop	{r7, pc}
   a:	bf00      	nop

Disassembly of section .text.PRCMDeepSleepEnter:

00000000 <PRCMDeepSleepEnter>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
   8:	f2c4 4302 	movt	r3, #17410	; 0x4402
   c:	2201      	movs	r2, #1
   e:	601a      	str	r2, [r3, #0]
  10:	f64e 5310 	movw	r3, #60688	; 0xed10
  14:	f2ce 0300 	movt	r3, #57344	; 0xe000
  18:	f64e 5210 	movw	r2, #60688	; 0xed10
  1c:	f2ce 0200 	movt	r2, #57344	; 0xe000
  20:	6812      	ldr	r2, [r2, #0]
  22:	f042 0204 	orr.w	r2, r2, #4
  26:	601a      	str	r2, [r3, #0]
  28:	f7ff fffe 	bl	0 <CPUwfi>
  2c:	f64e 5310 	movw	r3, #60688	; 0xed10
  30:	f2ce 0300 	movt	r3, #57344	; 0xe000
  34:	f64e 5210 	movw	r2, #60688	; 0xed10
  38:	f2ce 0200 	movt	r2, #57344	; 0xe000
  3c:	6812      	ldr	r2, [r2, #0]
  3e:	f022 0204 	bic.w	r2, r2, #4
  42:	601a      	str	r2, [r3, #0]
  44:	bd80      	pop	{r7, pc}
  46:	bf00      	nop

Disassembly of section .text.PRCMSRAMRetentionEnable:

00000000 <PRCMSRAMRetentionEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	f003 0301 	and.w	r3, r3, #1
  10:	2b00      	cmp	r3, #0
  12:	d007      	beq.n	24 <PRCMSRAMRetentionEnable+0x24>
  14:	f24d 0318 	movw	r3, #53272	; 0xd018
  18:	f2c4 4302 	movt	r3, #17410	; 0x4402
  1c:	687a      	ldr	r2, [r7, #4]
  1e:	f002 020f 	and.w	r2, r2, #15
  22:	601a      	str	r2, [r3, #0]
  24:	683b      	ldr	r3, [r7, #0]
  26:	f003 0302 	and.w	r3, r3, #2
  2a:	2b00      	cmp	r3, #0
  2c:	d007      	beq.n	3e <PRCMSRAMRetentionEnable+0x3e>
  2e:	f24d 031c 	movw	r3, #53276	; 0xd01c
  32:	f2c4 4302 	movt	r3, #17410	; 0x4402
  36:	687a      	ldr	r2, [r7, #4]
  38:	f002 020f 	and.w	r2, r2, #15
  3c:	601a      	str	r2, [r3, #0]
  3e:	370c      	adds	r7, #12
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.PRCMSRAMRetentionDisable:

00000000 <PRCMSRAMRetentionDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	f003 0301 	and.w	r3, r3, #1
  10:	2b00      	cmp	r3, #0
  12:	d00e      	beq.n	32 <PRCMSRAMRetentionDisable+0x32>
  14:	f24d 0318 	movw	r3, #53272	; 0xd018
  18:	f2c4 4302 	movt	r3, #17410	; 0x4402
  1c:	f24d 0218 	movw	r2, #53272	; 0xd018
  20:	f2c4 4202 	movt	r2, #17410	; 0x4402
  24:	6811      	ldr	r1, [r2, #0]
  26:	687a      	ldr	r2, [r7, #4]
  28:	f002 020f 	and.w	r2, r2, #15
  2c:	43d2      	mvns	r2, r2
  2e:	400a      	ands	r2, r1
  30:	601a      	str	r2, [r3, #0]
  32:	683b      	ldr	r3, [r7, #0]
  34:	f003 0302 	and.w	r3, r3, #2
  38:	2b00      	cmp	r3, #0
  3a:	d00e      	beq.n	5a <PRCMSRAMRetentionDisable+0x5a>
  3c:	f24d 031c 	movw	r3, #53276	; 0xd01c
  40:	f2c4 4302 	movt	r3, #17410	; 0x4402
  44:	f24d 021c 	movw	r2, #53276	; 0xd01c
  48:	f2c4 4202 	movt	r2, #17410	; 0x4402
  4c:	6811      	ldr	r1, [r2, #0]
  4e:	687a      	ldr	r2, [r7, #4]
  50:	f002 020f 	and.w	r2, r2, #15
  54:	43d2      	mvns	r2, r2
  56:	400a      	ands	r2, r1
  58:	601a      	str	r2, [r3, #0]
  5a:	370c      	adds	r7, #12
  5c:	46bd      	mov	sp, r7
  5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  62:	4770      	bx	lr

Disassembly of section .text.PRCMHibernateWakeupSourceEnable:

00000000 <PRCMHibernateWakeupSourceEnable>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f64f 0018 	movw	r0, #63512	; 0xf818
   c:	f2c4 4002 	movt	r0, #17410	; 0x4402
  10:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceEnable>
  14:	60f8      	str	r0, [r7, #12]
  16:	687b      	ldr	r3, [r7, #4]
  18:	f003 0301 	and.w	r3, r3, #1
  1c:	68fa      	ldr	r2, [r7, #12]
  1e:	4313      	orrs	r3, r2
  20:	60fb      	str	r3, [r7, #12]
  22:	f64f 0018 	movw	r0, #63512	; 0xf818
  26:	f2c4 4002 	movt	r0, #17410	; 0x4402
  2a:	68f9      	ldr	r1, [r7, #12]
  2c:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceEnable>
  30:	f64f 4004 	movw	r0, #64516	; 0xfc04
  34:	f2c4 4002 	movt	r0, #17410	; 0x4402
  38:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceEnable>
  3c:	60f8      	str	r0, [r7, #12]
  3e:	687b      	ldr	r3, [r7, #4]
  40:	0c1b      	lsrs	r3, r3, #16
  42:	b2db      	uxtb	r3, r3
  44:	68fa      	ldr	r2, [r7, #12]
  46:	4313      	orrs	r3, r2
  48:	60fb      	str	r3, [r7, #12]
  4a:	f64f 4004 	movw	r0, #64516	; 0xfc04
  4e:	f2c4 4002 	movt	r0, #17410	; 0x4402
  52:	68f9      	ldr	r1, [r7, #12]
  54:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceEnable>
  58:	3710      	adds	r7, #16
  5a:	46bd      	mov	sp, r7
  5c:	bd80      	pop	{r7, pc}
  5e:	bf00      	nop

Disassembly of section .text.PRCMHibernateWakeupSourceDisable:

00000000 <PRCMHibernateWakeupSourceDisable>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f64f 0018 	movw	r0, #63512	; 0xf818
   c:	f2c4 4002 	movt	r0, #17410	; 0x4402
  10:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceDisable>
  14:	60f8      	str	r0, [r7, #12]
  16:	687b      	ldr	r3, [r7, #4]
  18:	f003 0301 	and.w	r3, r3, #1
  1c:	43db      	mvns	r3, r3
  1e:	68fa      	ldr	r2, [r7, #12]
  20:	4013      	ands	r3, r2
  22:	60fb      	str	r3, [r7, #12]
  24:	f64f 0018 	movw	r0, #63512	; 0xf818
  28:	f2c4 4002 	movt	r0, #17410	; 0x4402
  2c:	68f9      	ldr	r1, [r7, #12]
  2e:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceDisable>
  32:	f64f 4004 	movw	r0, #64516	; 0xfc04
  36:	f2c4 4002 	movt	r0, #17410	; 0x4402
  3a:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceDisable>
  3e:	60f8      	str	r0, [r7, #12]
  40:	687b      	ldr	r3, [r7, #4]
  42:	0c1b      	lsrs	r3, r3, #16
  44:	b2db      	uxtb	r3, r3
  46:	43db      	mvns	r3, r3
  48:	68fa      	ldr	r2, [r7, #12]
  4a:	4013      	ands	r3, r2
  4c:	60fb      	str	r3, [r7, #12]
  4e:	f64f 4004 	movw	r0, #64516	; 0xfc04
  52:	f2c4 4002 	movt	r0, #17410	; 0x4402
  56:	68f9      	ldr	r1, [r7, #12]
  58:	f7ff fffe 	bl	0 <PRCMHibernateWakeupSourceDisable>
  5c:	3710      	adds	r7, #16
  5e:	46bd      	mov	sp, r7
  60:	bd80      	pop	{r7, pc}
  62:	bf00      	nop

Disassembly of section .text.PRCMHibernateWakeupCauseGet:

00000000 <PRCMHibernateWakeupCauseGet>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f64f 4068 	movw	r0, #64616	; 0xfc68
   8:	f2c4 4002 	movt	r0, #17410	; 0x4402
   c:	f7ff fffe 	bl	0 <PRCMHibernateWakeupCauseGet>
  10:	4603      	mov	r3, r0
  12:	085b      	lsrs	r3, r3, #1
  14:	f003 030f 	and.w	r3, r3, #15
  18:	4618      	mov	r0, r3
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMHibernateIntervalSet:

00000000 <PRCMHibernateIntervalSet>:
   0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
   4:	b084      	sub	sp, #16
   6:	af00      	add	r7, sp, #0
   8:	e9c7 0100 	strd	r0, r1, [r7]
   c:	f64f 000c 	movw	r0, #63500	; 0xf80c
  10:	f2c4 4002 	movt	r0, #17410	; 0x4402
  14:	2101      	movs	r1, #1
  16:	f7ff fffe 	bl	0 <PRCMHibernateIntervalSet>
  1a:	f64f 0014 	movw	r0, #63508	; 0xf814
  1e:	f2c4 4002 	movt	r0, #17410	; 0x4402
  22:	f7ff fffe 	bl	0 <PRCMHibernateIntervalSet>
  26:	4603      	mov	r3, r0
  28:	461a      	mov	r2, r3
  2a:	f04f 0300 	mov.w	r3, #0
  2e:	e9c7 2302 	strd	r2, r3, [r7, #8]
  32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  36:	4691      	mov	r9, r2
  38:	f04f 0800 	mov.w	r8, #0
  3c:	e9c7 8902 	strd	r8, r9, [r7, #8]
  40:	f64f 0010 	movw	r0, #63504	; 0xf810
  44:	f2c4 4002 	movt	r0, #17410	; 0x4402
  48:	f7ff fffe 	bl	0 <PRCMHibernateIntervalSet>
  4c:	4603      	mov	r3, r0
  4e:	461a      	mov	r2, r3
  50:	f04f 0300 	mov.w	r3, #0
  54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  58:	ea42 0200 	orr.w	r2, r2, r0
  5c:	ea43 0301 	orr.w	r3, r3, r1
  60:	e9c7 2302 	strd	r2, r3, [r7, #8]
  64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  68:	e9d7 2300 	ldrd	r2, r3, [r7]
  6c:	1812      	adds	r2, r2, r0
  6e:	eb43 0301 	adc.w	r3, r3, r1
  72:	e9c7 2302 	strd	r2, r3, [r7, #8]
  76:	68bb      	ldr	r3, [r7, #8]
  78:	f64f 001c 	movw	r0, #63516	; 0xf81c
  7c:	f2c4 4002 	movt	r0, #17410	; 0x4402
  80:	4619      	mov	r1, r3
  82:	f7ff fffe 	bl	0 <PRCMHibernateIntervalSet>
  86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  8a:	001c      	movs	r4, r3
  8c:	2500      	movs	r5, #0
  8e:	4623      	mov	r3, r4
  90:	f64f 0020 	movw	r0, #63520	; 0xf820
  94:	f2c4 4002 	movt	r0, #17410	; 0x4402
  98:	4619      	mov	r1, r3
  9a:	f7ff fffe 	bl	0 <PRCMHibernateIntervalSet>
  9e:	3710      	adds	r7, #16
  a0:	46bd      	mov	sp, r7
  a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
  a6:	bf00      	nop

Disassembly of section .text.PRCMHibernateWakeUpGPIOSelect:

00000000 <PRCMHibernateWakeUpGPIOSelect>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	0c1b      	lsrs	r3, r3, #16
   e:	607b      	str	r3, [r7, #4]
  10:	2300      	movs	r3, #0
  12:	73fb      	strb	r3, [r7, #15]
  14:	e021      	b.n	5a <PRCMHibernateWakeUpGPIOSelect+0x5a>
  16:	7bfb      	ldrb	r3, [r7, #15]
  18:	2201      	movs	r2, #1
  1a:	fa02 f303 	lsl.w	r3, r2, r3
  1e:	461a      	mov	r2, r3
  20:	687b      	ldr	r3, [r7, #4]
  22:	4013      	ands	r3, r2
  24:	2b00      	cmp	r3, #0
  26:	d015      	beq.n	54 <PRCMHibernateWakeUpGPIOSelect+0x54>
  28:	f64f 4008 	movw	r0, #64520	; 0xfc08
  2c:	f2c4 4002 	movt	r0, #17410	; 0x4402
  30:	f7ff fffe 	bl	0 <PRCMHibernateWakeUpGPIOSelect>
  34:	60b8      	str	r0, [r7, #8]
  36:	7bfb      	ldrb	r3, [r7, #15]
  38:	005b      	lsls	r3, r3, #1
  3a:	683a      	ldr	r2, [r7, #0]
  3c:	fa02 f303 	lsl.w	r3, r2, r3
  40:	68ba      	ldr	r2, [r7, #8]
  42:	4313      	orrs	r3, r2
  44:	60bb      	str	r3, [r7, #8]
  46:	f64f 4008 	movw	r0, #64520	; 0xfc08
  4a:	f2c4 4002 	movt	r0, #17410	; 0x4402
  4e:	68b9      	ldr	r1, [r7, #8]
  50:	f7ff fffe 	bl	0 <PRCMHibernateWakeUpGPIOSelect>
  54:	7bfb      	ldrb	r3, [r7, #15]
  56:	3301      	adds	r3, #1
  58:	73fb      	strb	r3, [r7, #15]
  5a:	7bfb      	ldrb	r3, [r7, #15]
  5c:	2b06      	cmp	r3, #6
  5e:	d9da      	bls.n	16 <PRCMHibernateWakeUpGPIOSelect+0x16>
  60:	3710      	adds	r7, #16
  62:	46bd      	mov	sp, r7
  64:	bd80      	pop	{r7, pc}
  66:	bf00      	nop

Disassembly of section .text.PRCMHibernateEnter:

00000000 <PRCMHibernateEnter>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f44f 4078 	mov.w	r0, #63488	; 0xf800
   8:	f2c4 4002 	movt	r0, #17410	; 0x4402
   c:	2101      	movs	r1, #1
   e:	f7ff fffe 	bl	0 <PRCMHibernateEnter>
  12:	bf00      	nop
  14:	bf00      	nop
  16:	bf00      	nop
  18:	bf00      	nop
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMSlowClkCtrGet:

00000000 <PRCMSlowClkCtrGet>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	f64f 000c 	movw	r0, #63500	; 0xf80c
   a:	f2c4 4002 	movt	r0, #17410	; 0x4402
   e:	2101      	movs	r1, #1
  10:	f7ff fffe 	bl	0 <PRCMSlowClkCtrGet>
  14:	f64f 0014 	movw	r0, #63508	; 0xf814
  18:	f2c4 4002 	movt	r0, #17410	; 0x4402
  1c:	f7ff fffe 	bl	0 <PRCMSlowClkCtrGet>
  20:	4603      	mov	r3, r0
  22:	461a      	mov	r2, r3
  24:	f04f 0300 	mov.w	r3, #0
  28:	e9c7 2300 	strd	r2, r3, [r7]
  2c:	e9d7 2300 	ldrd	r2, r3, [r7]
  30:	0015      	movs	r5, r2
  32:	2400      	movs	r4, #0
  34:	e9c7 4500 	strd	r4, r5, [r7]
  38:	f64f 0010 	movw	r0, #63504	; 0xf810
  3c:	f2c4 4002 	movt	r0, #17410	; 0x4402
  40:	f7ff fffe 	bl	0 <PRCMSlowClkCtrGet>
  44:	4603      	mov	r3, r0
  46:	461a      	mov	r2, r3
  48:	f04f 0300 	mov.w	r3, #0
  4c:	e9d7 0100 	ldrd	r0, r1, [r7]
  50:	ea42 0200 	orr.w	r2, r2, r0
  54:	ea43 0301 	orr.w	r3, r3, r1
  58:	e9c7 2300 	strd	r2, r3, [r7]
  5c:	e9d7 2300 	ldrd	r2, r3, [r7]
  60:	4610      	mov	r0, r2
  62:	4619      	mov	r1, r3
  64:	3708      	adds	r7, #8
  66:	46bd      	mov	sp, r7
  68:	bdb0      	pop	{r4, r5, r7, pc}
  6a:	bf00      	nop

Disassembly of section .text.PRCMSlowClkCtrMatchSet:

00000000 <PRCMSlowClkCtrMatchSet>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	e9c7 0100 	strd	r0, r1, [r7]
   a:	683b      	ldr	r3, [r7, #0]
   c:	f64f 0058 	movw	r0, #63576	; 0xf858
  10:	f2c4 4002 	movt	r0, #17410	; 0x4402
  14:	4619      	mov	r1, r3
  16:	f7ff fffe 	bl	0 <PRCMSlowClkCtrMatchSet>
  1a:	e9d7 2300 	ldrd	r2, r3, [r7]
  1e:	001c      	movs	r4, r3
  20:	2500      	movs	r5, #0
  22:	4623      	mov	r3, r4
  24:	f64f 005c 	movw	r0, #63580	; 0xf85c
  28:	f2c4 4002 	movt	r0, #17410	; 0x4402
  2c:	4619      	mov	r1, r3
  2e:	f7ff fffe 	bl	0 <PRCMSlowClkCtrMatchSet>
  32:	3708      	adds	r7, #8
  34:	46bd      	mov	sp, r7
  36:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.PRCMSlowClkCtrMatchGet:

00000000 <PRCMSlowClkCtrMatchGet>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	f64f 005c 	movw	r0, #63580	; 0xf85c
   a:	f2c4 4002 	movt	r0, #17410	; 0x4402
   e:	f7ff fffe 	bl	0 <PRCMSlowClkCtrMatchGet>
  12:	4603      	mov	r3, r0
  14:	461a      	mov	r2, r3
  16:	f04f 0300 	mov.w	r3, #0
  1a:	e9c7 2300 	strd	r2, r3, [r7]
  1e:	e9d7 2300 	ldrd	r2, r3, [r7]
  22:	0015      	movs	r5, r2
  24:	2400      	movs	r4, #0
  26:	e9c7 4500 	strd	r4, r5, [r7]
  2a:	f64f 0058 	movw	r0, #63576	; 0xf858
  2e:	f2c4 4002 	movt	r0, #17410	; 0x4402
  32:	f7ff fffe 	bl	0 <PRCMSlowClkCtrMatchGet>
  36:	4603      	mov	r3, r0
  38:	461a      	mov	r2, r3
  3a:	f04f 0300 	mov.w	r3, #0
  3e:	e9d7 0100 	ldrd	r0, r1, [r7]
  42:	ea42 0200 	orr.w	r2, r2, r0
  46:	ea43 0301 	orr.w	r3, r3, r1
  4a:	e9c7 2300 	strd	r2, r3, [r7]
  4e:	e9d7 2300 	ldrd	r2, r3, [r7]
  52:	4610      	mov	r0, r2
  54:	4619      	mov	r1, r3
  56:	3708      	adds	r7, #8
  58:	46bd      	mov	sp, r7
  5a:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text.PRCMOCRRegisterWrite:

00000000 <PRCMOCRRegisterWrite>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	4603      	mov	r3, r0
   8:	6039      	str	r1, [r7, #0]
   a:	71fb      	strb	r3, [r7, #7]
   c:	79fb      	ldrb	r3, [r7, #7]
   e:	009a      	lsls	r2, r3, #2
  10:	f64f 4320 	movw	r3, #64544	; 0xfc20
  14:	f2c4 4302 	movt	r3, #17410	; 0x4402
  18:	4413      	add	r3, r2
  1a:	4618      	mov	r0, r3
  1c:	6839      	ldr	r1, [r7, #0]
  1e:	f7ff fffe 	bl	0 <PRCMOCRRegisterWrite>
  22:	3708      	adds	r7, #8
  24:	46bd      	mov	sp, r7
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMOCRRegisterRead:

00000000 <PRCMOCRRegisterRead>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	4603      	mov	r3, r0
   8:	71fb      	strb	r3, [r7, #7]
   a:	79fb      	ldrb	r3, [r7, #7]
   c:	009a      	lsls	r2, r3, #2
   e:	f64f 4320 	movw	r3, #64544	; 0xfc20
  12:	f2c4 4302 	movt	r3, #17410	; 0x4402
  16:	4413      	add	r3, r2
  18:	4618      	mov	r0, r3
  1a:	f7ff fffe 	bl	0 <PRCMOCRRegisterRead>
  1e:	4603      	mov	r3, r0
  20:	4618      	mov	r0, r3
  22:	3708      	adds	r7, #8
  24:	46bd      	mov	sp, r7
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMIntRegister:

00000000 <PRCMIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	20bc      	movs	r0, #188	; 0xbc
   a:	6879      	ldr	r1, [r7, #4]
   c:	f7ff fffe 	bl	0 <IntRegister>
  10:	20bc      	movs	r0, #188	; 0xbc
  12:	f7ff fffe 	bl	0 <IntEnable>
  16:	3708      	adds	r7, #8
  18:	46bd      	mov	sp, r7
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMIntUnregister:

00000000 <PRCMIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	20bc      	movs	r0, #188	; 0xbc
   6:	f7ff fffe 	bl	0 <IntDisable>
   a:	20bc      	movs	r0, #188	; 0xbc
   c:	f7ff fffe 	bl	0 <IntUnregister>
  10:	bd80      	pop	{r7, pc}
  12:	bf00      	nop

Disassembly of section .text.PRCMIntEnable:

00000000 <PRCMIntEnable>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   e:	2b00      	cmp	r3, #0
  10:	d01d      	beq.n	4e <PRCMIntEnable+0x4e>
  12:	f245 1324 	movw	r3, #20772	; 0x5124
  16:	f2c4 4302 	movt	r3, #17410	; 0x4402
  1a:	f245 1224 	movw	r2, #20772	; 0x5124
  1e:	f2c4 4202 	movt	r2, #17410	; 0x4402
  22:	6812      	ldr	r2, [r2, #0]
  24:	f042 0204 	orr.w	r2, r2, #4
  28:	601a      	str	r2, [r3, #0]
  2a:	f64f 0054 	movw	r0, #63572	; 0xf854
  2e:	f2c4 4002 	movt	r0, #17410	; 0x4402
  32:	f7ff fffe 	bl	0 <PRCMIntEnable>
  36:	60f8      	str	r0, [r7, #12]
  38:	68fb      	ldr	r3, [r7, #12]
  3a:	f043 0301 	orr.w	r3, r3, #1
  3e:	60fb      	str	r3, [r7, #12]
  40:	f64f 0054 	movw	r0, #63572	; 0xf854
  44:	f2c4 4002 	movt	r0, #17410	; 0x4402
  48:	68f9      	ldr	r1, [r7, #12]
  4a:	f7ff fffe 	bl	0 <PRCMIntEnable>
  4e:	3710      	adds	r7, #16
  50:	46bd      	mov	sp, r7
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMIntDisable:

00000000 <PRCMIntDisable>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   e:	2b00      	cmp	r3, #0
  10:	d01d      	beq.n	4e <PRCMIntDisable+0x4e>
  12:	f245 1324 	movw	r3, #20772	; 0x5124
  16:	f2c4 4302 	movt	r3, #17410	; 0x4402
  1a:	f245 1224 	movw	r2, #20772	; 0x5124
  1e:	f2c4 4202 	movt	r2, #17410	; 0x4402
  22:	6812      	ldr	r2, [r2, #0]
  24:	f022 0204 	bic.w	r2, r2, #4
  28:	601a      	str	r2, [r3, #0]
  2a:	f64f 0054 	movw	r0, #63572	; 0xf854
  2e:	f2c4 4002 	movt	r0, #17410	; 0x4402
  32:	f7ff fffe 	bl	0 <PRCMIntDisable>
  36:	60f8      	str	r0, [r7, #12]
  38:	68fb      	ldr	r3, [r7, #12]
  3a:	f023 0301 	bic.w	r3, r3, #1
  3e:	60fb      	str	r3, [r7, #12]
  40:	f64f 0054 	movw	r0, #63572	; 0xf854
  44:	f2c4 4002 	movt	r0, #17410	; 0x4402
  48:	68f9      	ldr	r1, [r7, #12]
  4a:	f7ff fffe 	bl	0 <PRCMIntDisable>
  4e:	3710      	adds	r7, #16
  50:	46bd      	mov	sp, r7
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMIntStatus:

00000000 <PRCMIntStatus>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f245 1320 	movw	r3, #20768	; 0x5120
   8:	f2c4 4302 	movt	r3, #17410	; 0x4402
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.PRCMRTCInUseSet:

00000000 <PRCMRTCInUseSet>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f7ff fffe 	bl	0 <PRCMRTCInUseSet>
   8:	bf00      	nop
   a:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMRTCInUseGet:

00000000 <PRCMRTCInUseGet>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f7ff fffe 	bl	0 <PRCMRTCInUseGet>
   8:	4603      	mov	r3, r0
   a:	2b00      	cmp	r3, #0
   c:	bf0c      	ite	eq
   e:	2300      	moveq	r3, #0
  10:	2301      	movne	r3, #1
  12:	b2db      	uxtb	r3, r3
  14:	4618      	mov	r0, r3
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMRTCSet:

00000000 <PRCMRTCSet>:
   0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
   4:	b084      	sub	sp, #16
   6:	af00      	add	r7, sp, #0
   8:	6078      	str	r0, [r7, #4]
   a:	460b      	mov	r3, r1
   c:	807b      	strh	r3, [r7, #2]
   e:	f04f 0200 	mov.w	r2, #0
  12:	f04f 0300 	mov.w	r3, #0
  16:	e9c7 2302 	strd	r2, r3, [r7, #8]
  1a:	f7ff fffe 	bl	0 <PRCMRTCSet>
  1e:	4603      	mov	r3, r0
  20:	2b00      	cmp	r3, #0
  22:	d03b      	beq.n	9c <PRCMRTCSet+0x9c>
  24:	687b      	ldr	r3, [r7, #4]
  26:	461a      	mov	r2, r3
  28:	f04f 0300 	mov.w	r3, #0
  2c:	ea4f 2b83 	mov.w	fp, r3, lsl #10
  30:	ea4b 5b92 	orr.w	fp, fp, r2, lsr #22
  34:	ea4f 2a82 	mov.w	sl, r2, lsl #10
  38:	8878      	ldrh	r0, [r7, #2]
  3a:	f04f 0100 	mov.w	r1, #0
  3e:	f240 32ff 	movw	r2, #1023	; 0x3ff
  42:	f04f 0300 	mov.w	r3, #0
  46:	ea02 0200 	and.w	r2, r2, r0
  4a:	ea03 0301 	and.w	r3, r3, r1
  4e:	ea4a 0a02 	orr.w	sl, sl, r2
  52:	ea4b 0b03 	orr.w	fp, fp, r3
  56:	f7ff fffe 	bl	0 <PRCMRTCSet>
  5a:	4602      	mov	r2, r0
  5c:	460b      	mov	r3, r1
  5e:	ea4f 1852 	mov.w	r8, r2, lsr #5
  62:	ea48 68c3 	orr.w	r8, r8, r3, lsl #27
  66:	ea4f 1953 	mov.w	r9, r3, lsr #5
  6a:	4652      	mov	r2, sl
  6c:	465b      	mov	r3, fp
  6e:	ebb2 0208 	subs.w	r2, r2, r8
  72:	eb63 0309 	sbc.w	r3, r3, r9
  76:	e9c7 2302 	strd	r2, r3, [r7, #8]
  7a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  7e:	0a94      	lsrs	r4, r2, #10
  80:	ea44 5483 	orr.w	r4, r4, r3, lsl #22
  84:	0a9d      	lsrs	r5, r3, #10
  86:	4623      	mov	r3, r4
  88:	4618      	mov	r0, r3
  8a:	f7ff fffe 	bl	0 <PRCMRTCSet>
  8e:	893b      	ldrh	r3, [r7, #8]
  90:	f3c3 0309 	ubfx	r3, r3, #0, #10
  94:	b29b      	uxth	r3, r3
  96:	4618      	mov	r0, r3
  98:	f7ff fffe 	bl	0 <PRCMRTCSet>
  9c:	bf00      	nop
  9e:	3710      	adds	r7, #16
  a0:	46bd      	mov	sp, r7
  a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
  a6:	bf00      	nop

Disassembly of section .text.PRCMRTCGet:

00000000 <PRCMRTCGet>:
   0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
   4:	b084      	sub	sp, #16
   6:	af00      	add	r7, sp, #0
   8:	6078      	str	r0, [r7, #4]
   a:	6039      	str	r1, [r7, #0]
   c:	f04f 0200 	mov.w	r2, #0
  10:	f04f 0300 	mov.w	r3, #0
  14:	e9c7 2302 	strd	r2, r3, [r7, #8]
  18:	f7ff fffe 	bl	0 <PRCMRTCGet>
  1c:	4603      	mov	r3, r0
  1e:	2b00      	cmp	r3, #0
  20:	d031      	beq.n	86 <PRCMRTCGet+0x86>
  22:	f7ff fffe 	bl	0 <PRCMRTCGet>
  26:	4603      	mov	r3, r0
  28:	461a      	mov	r2, r3
  2a:	f04f 0300 	mov.w	r3, #0
  2e:	ea4f 2b83 	mov.w	fp, r3, lsl #10
  32:	ea4b 5b92 	orr.w	fp, fp, r2, lsr #22
  36:	ea4f 2a82 	mov.w	sl, r2, lsl #10
  3a:	f7ff fffe 	bl	0 <PRCMRTCGet>
  3e:	4603      	mov	r3, r0
  40:	b298      	uxth	r0, r3
  42:	f04f 0100 	mov.w	r1, #0
  46:	f240 32ff 	movw	r2, #1023	; 0x3ff
  4a:	f04f 0300 	mov.w	r3, #0
  4e:	ea02 0200 	and.w	r2, r2, r0
  52:	ea03 0301 	and.w	r3, r3, r1
  56:	ea42 020a 	orr.w	r2, r2, sl
  5a:	ea43 030b 	orr.w	r3, r3, fp
  5e:	e9c7 2302 	strd	r2, r3, [r7, #8]
  62:	f7ff fffe 	bl	0 <PRCMRTCGet>
  66:	4602      	mov	r2, r0
  68:	460b      	mov	r3, r1
  6a:	ea4f 1852 	mov.w	r8, r2, lsr #5
  6e:	ea48 68c3 	orr.w	r8, r8, r3, lsl #27
  72:	ea4f 1953 	mov.w	r9, r3, lsr #5
  76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  7a:	eb12 0208 	adds.w	r2, r2, r8
  7e:	eb43 0309 	adc.w	r3, r3, r9
  82:	e9c7 2302 	strd	r2, r3, [r7, #8]
  86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  8a:	0a94      	lsrs	r4, r2, #10
  8c:	ea44 5483 	orr.w	r4, r4, r3, lsl #22
  90:	0a9d      	lsrs	r5, r3, #10
  92:	4622      	mov	r2, r4
  94:	687b      	ldr	r3, [r7, #4]
  96:	601a      	str	r2, [r3, #0]
  98:	893b      	ldrh	r3, [r7, #8]
  9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
  9e:	b29a      	uxth	r2, r3
  a0:	683b      	ldr	r3, [r7, #0]
  a2:	801a      	strh	r2, [r3, #0]
  a4:	bf00      	nop
  a6:	3710      	adds	r7, #16
  a8:	46bd      	mov	sp, r7
  aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
  ae:	bf00      	nop

Disassembly of section .text.PRCMRTCMatchSet:

00000000 <PRCMRTCMatchSet>:
   0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
   4:	b084      	sub	sp, #16
   6:	af00      	add	r7, sp, #0
   8:	6078      	str	r0, [r7, #4]
   a:	460b      	mov	r3, r1
   c:	807b      	strh	r3, [r7, #2]
   e:	f04f 0200 	mov.w	r2, #0
  12:	f04f 0300 	mov.w	r3, #0
  16:	e9c7 2302 	strd	r2, r3, [r7, #8]
  1a:	f7ff fffe 	bl	0 <PRCMRTCMatchSet>
  1e:	4603      	mov	r3, r0
  20:	2b00      	cmp	r3, #0
  22:	d051      	beq.n	c8 <PRCMRTCMatchSet+0xc8>
  24:	687b      	ldr	r3, [r7, #4]
  26:	461a      	mov	r2, r3
  28:	f04f 0300 	mov.w	r3, #0
  2c:	ea4f 2b83 	mov.w	fp, r3, lsl #10
  30:	ea4b 5b92 	orr.w	fp, fp, r2, lsr #22
  34:	ea4f 2a82 	mov.w	sl, r2, lsl #10
  38:	8878      	ldrh	r0, [r7, #2]
  3a:	f04f 0100 	mov.w	r1, #0
  3e:	f240 32ff 	movw	r2, #1023	; 0x3ff
  42:	f04f 0300 	mov.w	r3, #0
  46:	ea02 0200 	and.w	r2, r2, r0
  4a:	ea03 0301 	and.w	r3, r3, r1
  4e:	ea42 020a 	orr.w	r2, r2, sl
  52:	ea43 030b 	orr.w	r3, r3, fp
  56:	e9c7 2302 	strd	r2, r3, [r7, #8]
  5a:	f7ff fffe 	bl	0 <PRCMRTCMatchSet>
  5e:	4603      	mov	r3, r0
  60:	461a      	mov	r2, r3
  62:	f04f 0300 	mov.w	r3, #0
  66:	ea4f 2983 	mov.w	r9, r3, lsl #10
  6a:	ea49 5992 	orr.w	r9, r9, r2, lsr #22
  6e:	ea4f 2882 	mov.w	r8, r2, lsl #10
  72:	f7ff fffe 	bl	0 <PRCMRTCMatchSet>
  76:	4603      	mov	r3, r0
  78:	b298      	uxth	r0, r3
  7a:	f04f 0100 	mov.w	r1, #0
  7e:	f240 32ff 	movw	r2, #1023	; 0x3ff
  82:	f04f 0300 	mov.w	r3, #0
  86:	ea02 0200 	and.w	r2, r2, r0
  8a:	ea03 0301 	and.w	r3, r3, r1
  8e:	ea42 0208 	orr.w	r2, r2, r8
  92:	ea43 0309 	orr.w	r3, r3, r9
  96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  9a:	1a82      	subs	r2, r0, r2
  9c:	eb61 0303 	sbc.w	r3, r1, r3
  a0:	e9c7 2302 	strd	r2, r3, [r7, #8]
  a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  a8:	f04f 32ff 	mov.w	r2, #4294967295
  ac:	f240 33ff 	movw	r3, #1023	; 0x3ff
  b0:	ea02 0200 	and.w	r2, r2, r0
  b4:	ea03 0301 	and.w	r3, r3, r1
  b8:	015d      	lsls	r5, r3, #5
  ba:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  be:	0154      	lsls	r4, r2, #5
  c0:	4620      	mov	r0, r4
  c2:	4629      	mov	r1, r5
  c4:	f7ff fffe 	bl	0 <PRCMRTCMatchSet>
  c8:	bf00      	nop
  ca:	3710      	adds	r7, #16
  cc:	46bd      	mov	sp, r7
  ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
  d2:	bf00      	nop

Disassembly of section .text.PRCMRTCMatchGet:

00000000 <PRCMRTCMatchGet>:
   0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
   4:	b084      	sub	sp, #16
   6:	af00      	add	r7, sp, #0
   8:	6078      	str	r0, [r7, #4]
   a:	6039      	str	r1, [r7, #0]
   c:	f04f 0200 	mov.w	r2, #0
  10:	f04f 0300 	mov.w	r3, #0
  14:	e9c7 2302 	strd	r2, r3, [r7, #8]
  18:	f7ff fffe 	bl	0 <PRCMRTCMatchGet>
  1c:	4603      	mov	r3, r0
  1e:	2b00      	cmp	r3, #0
  20:	d030      	beq.n	84 <PRCMRTCMatchGet+0x84>
  22:	f7ff fffe 	bl	0 <PRCMRTCMatchGet>
  26:	4602      	mov	r2, r0
  28:	460b      	mov	r3, r1
  2a:	ea4f 1a52 	mov.w	sl, r2, lsr #5
  2e:	ea4a 6ac3 	orr.w	sl, sl, r3, lsl #27
  32:	ea4f 1b53 	mov.w	fp, r3, lsr #5
  36:	e9c7 ab02 	strd	sl, fp, [r7, #8]
  3a:	f7ff fffe 	bl	0 <PRCMRTCMatchGet>
  3e:	4603      	mov	r3, r0
  40:	461a      	mov	r2, r3
  42:	f04f 0300 	mov.w	r3, #0
  46:	ea4f 2983 	mov.w	r9, r3, lsl #10
  4a:	ea49 5992 	orr.w	r9, r9, r2, lsr #22
  4e:	ea4f 2882 	mov.w	r8, r2, lsl #10
  52:	f7ff fffe 	bl	0 <PRCMRTCMatchGet>
  56:	4603      	mov	r3, r0
  58:	b298      	uxth	r0, r3
  5a:	f04f 0100 	mov.w	r1, #0
  5e:	f240 32ff 	movw	r2, #1023	; 0x3ff
  62:	f04f 0300 	mov.w	r3, #0
  66:	ea02 0200 	and.w	r2, r2, r0
  6a:	ea03 0301 	and.w	r3, r3, r1
  6e:	ea42 0208 	orr.w	r2, r2, r8
  72:	ea43 0309 	orr.w	r3, r3, r9
  76:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  7a:	1812      	adds	r2, r2, r0
  7c:	eb43 0301 	adc.w	r3, r3, r1
  80:	e9c7 2302 	strd	r2, r3, [r7, #8]
  84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  88:	0a94      	lsrs	r4, r2, #10
  8a:	ea44 5483 	orr.w	r4, r4, r3, lsl #22
  8e:	0a9d      	lsrs	r5, r3, #10
  90:	4622      	mov	r2, r4
  92:	687b      	ldr	r3, [r7, #4]
  94:	601a      	str	r2, [r3, #0]
  96:	893b      	ldrh	r3, [r7, #8]
  98:	f3c3 0309 	ubfx	r3, r3, #0, #10
  9c:	b29a      	uxth	r2, r3
  9e:	683b      	ldr	r3, [r7, #0]
  a0:	801a      	strh	r2, [r3, #0]
  a2:	bf00      	nop
  a4:	3710      	adds	r7, #16
  a6:	46bd      	mov	sp, r7
  a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.PRCMCC3200MCUInit:

00000000 <PRCMCC3200MCUInit>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	f24f 0364 	movw	r3, #61540	; 0xf064
   a:	f2c4 4302 	movt	r3, #17410	; 0x4402
   e:	f24f 0264 	movw	r2, #61540	; 0xf064
  12:	f2c4 4202 	movt	r2, #17410	; 0x4402
  16:	6812      	ldr	r2, [r2, #0]
  18:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  1c:	601a      	str	r2, [r3, #0]
  1e:	f64f 4018 	movw	r0, #64536	; 0xfc18
  22:	f2c4 4002 	movt	r0, #17410	; 0x4402
  26:	f7ff fffe 	bl	0 <PRCMCC3200MCUInit>
  2a:	6078      	str	r0, [r7, #4]
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	f043 0310 	orr.w	r3, r3, #16
  32:	f64f 4018 	movw	r0, #64536	; 0xfc18
  36:	f2c4 4002 	movt	r0, #17410	; 0x4402
  3a:	4619      	mov	r1, r3
  3c:	f7ff fffe 	bl	0 <PRCMCC3200MCUInit>
  40:	f24e 136c 	movw	r3, #57708	; 0xe16c
  44:	f2c4 4302 	movt	r3, #17410	; 0x4402
  48:	f24e 126c 	movw	r2, #57708	; 0xe16c
  4c:	f2c4 4202 	movt	r2, #17410	; 0x4402
  50:	6812      	ldr	r2, [r2, #0]
  52:	f042 023c 	orr.w	r2, r2, #60	; 0x3c
  56:	601a      	str	r2, [r3, #0]
  58:	2005      	movs	r0, #5
  5a:	2101      	movs	r1, #1
  5c:	f7ff fffe 	bl	0 <PRCMCC3200MCUInit>
  60:	2005      	movs	r0, #5
  62:	f7ff fffe 	bl	0 <PRCMCC3200MCUInit>
  66:	2005      	movs	r0, #5
  68:	2101      	movs	r1, #1
  6a:	f7ff fffe 	bl	0 <PRCMCC3200MCUInit>
  6e:	f7ff fffe 	bl	0 <PRCMCC3200MCUInit>
  72:	4603      	mov	r3, r0
  74:	2b00      	cmp	r3, #0
  76:	d106      	bne.n	86 <PRCMCC3200MCUInit+0x86>
  78:	f64f 0004 	movw	r0, #63492	; 0xf804
  7c:	f2c4 4002 	movt	r0, #17410	; 0x4402
  80:	2101      	movs	r1, #1
  82:	f7ff fffe 	bl	0 <PRCMCC3200MCUInit>
  86:	f24f 03c8 	movw	r3, #61640	; 0xf0c8
  8a:	f2c4 4302 	movt	r3, #17410	; 0x4402
  8e:	681b      	ldr	r3, [r3, #0]
  90:	b2db      	uxtb	r3, r3
  92:	2b02      	cmp	r3, #2
  94:	d11f      	bne.n	d6 <PRCMCC3200MCUInit+0xd6>
  96:	f24e 1310 	movw	r3, #57616	; 0xe110
  9a:	f2c4 4302 	movt	r3, #17410	; 0x4402
  9e:	f24e 1210 	movw	r2, #57616	; 0xe110
  a2:	f2c4 4202 	movt	r2, #17410	; 0x4402
  a6:	6812      	ldr	r2, [r2, #0]
  a8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
  ac:	f022 020f 	bic.w	r2, r2, #15
  b0:	f042 0202 	orr.w	r2, r2, #2
  b4:	601a      	str	r2, [r3, #0]
  b6:	f24e 1314 	movw	r3, #57620	; 0xe114
  ba:	f2c4 4302 	movt	r3, #17410	; 0x4402
  be:	f24e 1210 	movw	r2, #57616	; 0xe110
  c2:	f2c4 4202 	movt	r2, #17410	; 0x4402
  c6:	6812      	ldr	r2, [r2, #0]
  c8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
  cc:	f022 020f 	bic.w	r2, r2, #15
  d0:	f042 0202 	orr.w	r2, r2, #2
  d4:	601a      	str	r2, [r3, #0]
  d6:	f24e 1384 	movw	r3, #57732	; 0xe184
  da:	f2c4 4302 	movt	r3, #17410	; 0x4402
  de:	f24e 1284 	movw	r2, #57732	; 0xe184
  e2:	f2c4 4202 	movt	r2, #17410	; 0x4402
  e6:	6812      	ldr	r2, [r2, #0]
  e8:	f042 0202 	orr.w	r2, r2, #2
  ec:	601a      	str	r2, [r3, #0]
  ee:	f24e 03a4 	movw	r3, #57508	; 0xe0a4
  f2:	f2c4 4302 	movt	r3, #17410	; 0x4402
  f6:	681b      	ldr	r3, [r3, #0]
  f8:	f003 030f 	and.w	r3, r3, #15
  fc:	2b01      	cmp	r3, #1
  fe:	d10b      	bne.n	118 <PRCMCC3200MCUInit+0x118>
 100:	f24e 03a4 	movw	r3, #57508	; 0xe0a4
 104:	f2c4 4302 	movt	r3, #17410	; 0x4402
 108:	f24e 02a4 	movw	r2, #57508	; 0xe0a4
 10c:	f2c4 4202 	movt	r2, #17410	; 0x4402
 110:	6812      	ldr	r2, [r2, #0]
 112:	f022 020f 	bic.w	r2, r2, #15
 116:	601a      	str	r2, [r3, #0]
 118:	f24e 03a8 	movw	r3, #57512	; 0xe0a8
 11c:	f2c4 4302 	movt	r3, #17410	; 0x4402
 120:	681b      	ldr	r3, [r3, #0]
 122:	f003 030f 	and.w	r3, r3, #15
 126:	2b01      	cmp	r3, #1
 128:	d10b      	bne.n	142 <PRCMCC3200MCUInit+0x142>
 12a:	f24e 03a8 	movw	r3, #57512	; 0xe0a8
 12e:	f2c4 4302 	movt	r3, #17410	; 0x4402
 132:	f24e 02a8 	movw	r2, #57512	; 0xe0a8
 136:	f2c4 4202 	movt	r2, #17410	; 0x4402
 13a:	6812      	ldr	r2, [r2, #0]
 13c:	f022 020f 	bic.w	r2, r2, #15
 140:	601a      	str	r2, [r3, #0]
 142:	f64d 4378 	movw	r3, #56440	; 0xdc78
 146:	f2c4 4302 	movt	r3, #17410	; 0x4402
 14a:	681b      	ldr	r3, [r3, #0]
 14c:	0d9b      	lsrs	r3, r3, #22
 14e:	f003 030f 	and.w	r3, r3, #15
 152:	2b0e      	cmp	r3, #14
 154:	d10e      	bne.n	174 <PRCMCC3200MCUInit+0x174>
 156:	f24f 03b0 	movw	r3, #61616	; 0xf0b0
 15a:	f2c4 4302 	movt	r3, #17410	; 0x4402
 15e:	f24f 02b0 	movw	r2, #61616	; 0xf0b0
 162:	f2c4 4202 	movt	r2, #17410	; 0x4402
 166:	6812      	ldr	r2, [r2, #0]
 168:	f422 027c 	bic.w	r2, r2, #16515072	; 0xfc0000
 16c:	f442 0248 	orr.w	r2, r2, #13107200	; 0xc80000
 170:	601a      	str	r2, [r3, #0]
 172:	e00d      	b.n	190 <PRCMCC3200MCUInit+0x190>
 174:	f24f 03b0 	movw	r3, #61616	; 0xf0b0
 178:	f2c4 4302 	movt	r3, #17410	; 0x4402
 17c:	f24f 02b0 	movw	r2, #61616	; 0xf0b0
 180:	f2c4 4202 	movt	r2, #17410	; 0x4402
 184:	6812      	ldr	r2, [r2, #0]
 186:	f422 027c 	bic.w	r2, r2, #16515072	; 0xfc0000
 18a:	f442 0224 	orr.w	r2, r2, #10747904	; 0xa40000
 18e:	601a      	str	r2, [r3, #0]
 190:	f64f 4374 	movw	r3, #64628	; 0xfc74
 194:	f2c4 4302 	movt	r3, #17410	; 0x4402
 198:	f64f 4274 	movw	r2, #64628	; 0xfc74
 19c:	f2c4 4202 	movt	r2, #17410	; 0x4402
 1a0:	6812      	ldr	r2, [r2, #0]
 1a2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 1a6:	601a      	str	r2, [r3, #0]
 1a8:	f24f 03a8 	movw	r3, #61608	; 0xf0a8
 1ac:	f2c4 4302 	movt	r3, #17410	; 0x4402
 1b0:	f24f 02a8 	movw	r2, #61608	; 0xf0a8
 1b4:	f2c4 4202 	movt	r2, #17410	; 0x4402
 1b8:	6812      	ldr	r2, [r2, #0]
 1ba:	f042 0204 	orr.w	r2, r2, #4
 1be:	601a      	str	r2, [r3, #0]
 1c0:	3708      	adds	r7, #8
 1c2:	46bd      	mov	sp, r7
 1c4:	bd80      	pop	{r7, pc}
 1c6:	bf00      	nop

Disassembly of section .text.PRCMHIBRegRead:

00000000 <PRCMHIBRegRead>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	681b      	ldr	r3, [r3, #0]
   c:	60fb      	str	r3, [r7, #12]
   e:	f241 40d5 	movw	r0, #5333	; 0x14d5
  12:	f7ff fffe 	bl	0 <UtilsDelay>
  16:	68fb      	ldr	r3, [r7, #12]
  18:	4618      	mov	r0, r3
  1a:	3710      	adds	r7, #16
  1c:	46bd      	mov	sp, r7
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text.PRCMHIBRegWrite:

00000000 <PRCMHIBRegWrite>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	683a      	ldr	r2, [r7, #0]
   e:	601a      	str	r2, [r3, #0]
  10:	f241 40d5 	movw	r0, #5333	; 0x14d5
  14:	f7ff fffe 	bl	0 <UtilsDelay>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000009ac 	andeq	r0, r0, ip, lsr #19
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000618 	andeq	r0, r0, r8, lsl r6
  10:	00002101 	andeq	r2, r0, r1, lsl #2
  14:	0002e200 	andeq	lr, r2, r0, lsl #4
	...
  24:	041a0200 	ldreq	r0, [sl], #-512	; 0x200
  28:	2c030000 	stccs	0, cr0, [r3], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	95080103 	strls	r0, [r8, #-259]	; 0x103
  34:	04000002 	streq	r0, [r0], #-2
  38:	00000423 	andeq	r0, r0, r3, lsr #8
  3c:	5c3b0208 	lfmpl	f0, 4, [fp], #-32	; 0xffffffe0
  40:	05000000 	streq	r0, [r0, #-0]
  44:	000002ca 	andeq	r0, r0, sl, asr #5
  48:	005c3e02 	subseq	r3, ip, r2, lsl #28
  4c:	05000000 	streq	r0, [r0, #-0]
  50:	000000d7 	ldrdeq	r0, [r0], -r7
  54:	005c3f02 	subseq	r3, ip, r2, lsl #30
  58:	00040000 	andeq	r0, r4, r0
  5c:	a1070403 	tstge	r7, r3, lsl #8
  60:	02000004 	andeq	r0, r0, #4
  64:	000004c4 	andeq	r0, r0, r4, asr #9
  68:	00374102 	eorseq	r4, r7, r2, lsl #2
  6c:	07060000 	streq	r0, [r6, -r0]
  70:	00006e04 	andeq	r6, r0, r4, lsl #28
  74:	00390800 	eorseq	r0, r9, r0, lsl #16
  78:	81010000 	mrshi	r0, (UNDEF: 1)
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000034 	andeq	r0, r0, r4, lsr r0
  84:	00999c01 	addseq	r9, r9, r1, lsl #24
  88:	4b090000 	blmi	240008 <RTCUseSet+0x240008>
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	00009983 	andeq	r9, r0, r3, lsl #19
  94:	76910200 	ldrvc	r0, [r1], r0, lsl #4
  98:	07020300 	streq	r0, [r2, -r0, lsl #6]
  9c:	000003c0 	andeq	r0, r0, r0, asr #7
  a0:	0005f70a 	andeq	pc, r5, sl, lsl #14
  a4:	258f0100 	strcs	r0, [pc, #256]	; 1ac <.debug_info+0x1ac>
  a8:	00000000 	andeq	r0, r0, r0
  ac:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  b0:	01000000 	mrseq	r0, (UNDEF: 0)
  b4:	0000c89c 	muleq	r0, ip, r8
  b8:	004b0900 	subeq	r0, fp, r0, lsl #18
  bc:	91010000 	mrsls	r0, (UNDEF: 1)
  c0:	00000099 	muleq	r0, r9, r0
  c4:	00769102 	rsbseq	r9, r6, r2, lsl #2
  c8:	0004d60a 	andeq	sp, r4, sl, lsl #12
  cc:	999d0100 	ldmibls	sp, {r8}
  d0:	00000000 	andeq	r0, r0, r0
  d4:	2a000000 	bcs	dc <.debug_info+0xdc>
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0000f09c 	muleq	r0, ip, r0
  e0:	004b0900 	subeq	r0, fp, r0, lsl #18
  e4:	9f010000 	svcls	0x00010000
  e8:	00000099 	muleq	r0, r9, r0
  ec:	00769102 	rsbseq	r9, r6, r2, lsl #2
  f0:	00009b08 	andeq	r9, r0, r8, lsl #22
  f4:	00ab0100 	adceq	r0, fp, r0, lsl #2
  f8:	42000000 	andmi	r0, r0, #0
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	0001229c 	muleq	r1, ip, r2
 104:	03b10b00 			; <UNDEFINED> instruction: 0x03b10b00
 108:	ab010000 	blge	40110 <RTCUseSet+0x40110>
 10c:	00000099 	muleq	r0, r9, r0
 110:	096e9102 	stmdbeq	lr!, {r1, r8, ip, pc}^
 114:	0000004b 	andeq	r0, r0, fp, asr #32
 118:	0099ad01 	addseq	sl, r9, r1, lsl #26
 11c:	91020000 	mrsls	r0, (UNDEF: 2)
 120:	b30c0076 	movwlt	r0, #49270	; 0xc076
 124:	01000004 	tsteq	r0, r4
 128:	00005cb9 			; <UNDEFINED> instruction: 0x00005cb9
 12c:	00000000 	andeq	r0, r0, r0
 130:	00001600 	andeq	r1, r0, r0, lsl #12
 134:	089c0100 	ldmeq	ip, {r8}
 138:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 13c:	0000c101 	andeq	ip, r0, r1, lsl #2
 140:	001c0000 	andseq	r0, ip, r0
 144:	9c010000 	stcls	0, cr0, [r1], {-0}
 148:	0000015b 	andeq	r0, r0, fp, asr r1
 14c:	0004570b 	andeq	r5, r4, fp, lsl #14
 150:	5cc10100 	stfple	f0, [r1], {0}
 154:	02000000 	andeq	r0, r0, #0
 158:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
 15c:	00000151 	andeq	r0, r0, r1, asr r1
 160:	0000fb01 	andeq	pc, r0, r1, lsl #22
 164:	00240000 	eoreq	r0, r4, r0
 168:	9c010000 	stcls	0, cr0, [r1], {-0}
 16c:	0003920e 	andeq	r9, r3, lr, lsl #4
 170:	01110100 	tsteq	r1, r0, lsl #2
 174:	00000000 	andeq	r0, r0, r0
 178:	00000034 	andeq	r0, r0, r4, lsr r0
 17c:	01929c01 	orrseq	r9, r2, r1, lsl #24
 180:	080f0000 	stmdaeq	pc, {}	; <UNPREDICTABLE>
 184:	01000004 	tsteq	r0, r4
 188:	00250111 	eoreq	r0, r5, r1, lsl r1
 18c:	91020000 	mrsls	r0, (UNDEF: 2)
 190:	a3100077 	tstge	r0, #119	; 0x77
 194:	01000002 	tsteq	r0, r2
 198:	005c0133 	subseq	r0, ip, r3, lsr r1
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	003e0000 	eorseq	r0, lr, r0
 1a4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1a8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 1ac:	00005611 	andeq	r5, r0, r1, lsl r6
 1b0:	01350100 	teqeq	r5, r0, lsl #2
 1b4:	0000005c 	andeq	r0, r0, ip, asr r0
 1b8:	00749102 	rsbseq	r9, r4, r2, lsl #2
 1bc:	00020c0e 	andeq	r0, r2, lr, lsl #24
 1c0:	01610100 	cmneq	r1, r0, lsl #2
 1c4:	00000000 	andeq	r0, r0, r0
 1c8:	00000064 	andeq	r0, r0, r4, rrx
 1cc:	01f19c01 	mvnseq	r9, r1, lsl #24
 1d0:	5e0f0000 	cdppl	0, 0, cr0, cr15, cr0, {0}
 1d4:	01000001 	tsteq	r0, r1
 1d8:	005c0161 	subseq	r0, ip, r1, ror #2
 1dc:	91020000 	mrsls	r0, (UNDEF: 2)
 1e0:	012f0f74 	teqeq	pc, r4, ror pc	; <UNPREDICTABLE>
 1e4:	61010000 	mrsvs	r0, (UNDEF: 1)
 1e8:	00005c01 	andeq	r5, r0, r1, lsl #24
 1ec:	70910200 	addsvc	r0, r1, r0, lsl #4
 1f0:	017d0e00 	cmneq	sp, r0, lsl #28
 1f4:	86010000 	strhi	r0, [r1], -r0
 1f8:	00000001 	andeq	r0, r0, r1
 1fc:	00004c00 	andeq	r4, r0, r0, lsl #24
 200:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
 204:	0f000002 	svceq	0x00000002
 208:	0000015e 	andeq	r0, r0, lr, asr r1
 20c:	5c018601 	stcpl	6, cr8, [r1], {1}
 210:	02000000 	andeq	r0, r0, #0
 214:	2f0f7491 	svccs	0x000f7491
 218:	01000001 	tsteq	r0, r1
 21c:	005c0186 	subseq	r0, ip, r6, lsl #3
 220:	91020000 	mrsls	r0, (UNDEF: 2)
 224:	d1120070 	tstle	r2, r0, ror r0
 228:	01000001 	tsteq	r0, r1
 22c:	005c019d 			; <UNDEFINED> instruction: 0x005c019d
 230:	00000000 	andeq	r0, r0, r0
 234:	00c00000 	sbceq	r0, r0, r0
 238:	9c010000 	stcls	0, cr0, [r1], {-0}
 23c:	0000027d 	andeq	r0, r0, sp, ror r2
 240:	00015e0f 	andeq	r5, r1, pc, lsl #28
 244:	019d0100 	orrseq	r0, sp, r0, lsl #2
 248:	0000005c 	andeq	r0, r0, ip, asr r0
 24c:	11649102 	cmnne	r4, r2, lsl #2
 250:	00000670 	andeq	r0, r0, r0, ror r6
 254:	5c019f01 	stcpl	15, cr9, [r1], {1}
 258:	02000000 	andeq	r0, r0, #0
 25c:	ff116c91 			; <UNDEFINED> instruction: 0xff116c91
 260:	01000001 	tsteq	r0, r1
 264:	005c01a0 	subseq	r0, ip, r0, lsr #3
 268:	91020000 	mrsls	r0, (UNDEF: 2)
 26c:	01221174 	teqeq	r2, r4, ror r1
 270:	a1010000 	mrsge	r0, (UNDEF: 1)
 274:	00005c01 	andeq	r5, r0, r1, lsl #24
 278:	70910200 	addsvc	r0, r1, r0, lsl #4
 27c:	05020e00 	streq	r0, [r2, #-3584]	; 0xe00
 280:	d2010000 	andle	r0, r1, #0
 284:	00000001 	andeq	r0, r0, r1
 288:	00009e00 	andeq	r9, r0, r0, lsl #28
 28c:	b29c0100 	addslt	r0, ip, #0, 2
 290:	0f000002 	svceq	0x00000002
 294:	0000015e 	andeq	r0, r0, lr, asr r1
 298:	5c01d201 	sfmpl	f5, 1, [r1], {1}
 29c:	02000000 	andeq	r0, r0, #0
 2a0:	93116c91 	tstls	r1, #37120	; 0x9100
 2a4:	01000000 	mrseq	r0, (UNDEF: 0)
 2a8:	02b201d4 	adcseq	r0, r2, #212, 2	; 0x35
 2ac:	91020000 	mrsls	r0, (UNDEF: 2)
 2b0:	5c130074 	ldcpl	0, cr0, [r3], {116}	; 0x74
 2b4:	12000000 	andne	r0, r0, #0
 2b8:	00000224 	andeq	r0, r0, r4, lsr #4
 2bc:	2501fb01 	strcs	pc, [r1, #-2817]	; 0xb01
 2c0:	00000000 	andeq	r0, r0, r0
 2c4:	44000000 	strmi	r0, [r0], #-0
 2c8:	01000000 	mrseq	r0, (UNDEF: 0)
 2cc:	0002f09c 	muleq	r2, ip, r0
 2d0:	015e0f00 	cmpeq	lr, r0, lsl #30
 2d4:	fb010000 	blx	402de <RTCUseSet+0x402de>
 2d8:	00005c01 	andeq	r5, r0, r1, lsl #24
 2dc:	6c910200 	lfmvs	f0, 4, [r1], {0}
 2e0:	00013a11 	andeq	r3, r1, r1, lsl sl
 2e4:	01fd0100 	mvnseq	r0, r0, lsl #2
 2e8:	0000005c 	andeq	r0, r0, ip, asr r0
 2ec:	00749102 	rsbseq	r9, r4, r2, lsl #2
 2f0:	00059414 	andeq	r9, r5, r4, lsl r4
 2f4:	02260100 	eoreq	r0, r6, #0, 2
 2f8:	00000000 	andeq	r0, r0, r0
 2fc:	00000054 	andeq	r0, r0, r4, asr r0
 300:	03439c01 	movteq	r9, #15361	; 0x3c01
 304:	140f0000 	strne	r0, [pc], #-0	; 8 <.debug_info+0x8>
 308:	01000000 	mrseq	r0, (UNDEF: 0)
 30c:	005c0226 	subseq	r0, ip, r6, lsr #4
 310:	91020000 	mrsls	r0, (UNDEF: 2)
 314:	02d3115c 	sbcseq	r1, r3, #92, 2
 318:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 31c:	00034302 	andeq	r4, r3, r2, lsl #6
 320:	68910200 	ldmvs	r1, {r9}
 324:	00036711 	andeq	r6, r3, r1, lsl r7
 328:	02290100 	eoreq	r0, r9, #0, 2
 32c:	00000099 	muleq	r0, r9, r0
 330:	11669102 	cmnne	r6, r2, lsl #2
 334:	000003aa 	andeq	r0, r0, sl, lsr #7
 338:	99022a01 	stmdbls	r2, {r0, r9, fp, sp}
 33c:	02000000 	andeq	r0, r0, #0
 340:	03006491 	movweq	r6, #1169	; 0x491
 344:	03300708 	teqeq	r0, #8, 14	; 0x200000
 348:	010e0000 	mrseq	r0, (UNDEF: 14)
 34c:	01000006 	tsteq	r0, r6
 350:	00000245 	andeq	r0, r0, r5, asr #4
 354:	002c0000 	eoreq	r0, ip, r0
 358:	9c010000 	stcls	0, cr0, [r1], {-0}
 35c:	0000037f 	andeq	r0, r0, pc, ror r3
 360:	0004780f 	andeq	r7, r4, pc, lsl #16
 364:	02450100 	subeq	r0, r5, #0, 2
 368:	0000005c 	andeq	r0, r0, ip, asr r0
 36c:	0f749102 	svceq	0x00749102
 370:	00000572 	andeq	r0, r0, r2, ror r5
 374:	5c024501 	cfstr32pl	mvfx4, [r2], {1}
 378:	02000000 	andeq	r0, r0, #0
 37c:	14007091 	strne	r7, [r0], #-145	; 0x91
 380:	0000002b 	andeq	r0, r0, fp, lsr #32
 384:	00025e01 	andeq	r5, r2, r1, lsl #28
 388:	52000000 	andpl	r0, r0, #0
 38c:	01000000 	mrseq	r0, (UNDEF: 0)
 390:	0003a59c 	muleq	r3, ip, r5
 394:	00931100 	addseq	r1, r3, r0, lsl #2
 398:	60010000 	andvs	r0, r1, r0
 39c:	0002b202 	andeq	fp, r2, r2, lsl #4
 3a0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3a4:	05a80e00 	streq	r0, [r8, #3584]!	; 0xe00
 3a8:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
 3ac:	00000002 	andeq	r0, r0, r2
 3b0:	00003600 	andeq	r3, r0, r0, lsl #12
 3b4:	da9c0100 	ble	fe7007bc <RTCUseSet+0xfe7007bc>
 3b8:	0f000003 	svceq	0x00000003
 3bc:	000003d3 	ldrdeq	r0, [r0], -r3
 3c0:	5c029901 	stcpl	9, cr9, [r2], {1}
 3c4:	02000000 	andeq	r0, r0, #0
 3c8:	ee116c91 	mrc	12, 0, r6, cr1, cr1, {4}
 3cc:	01000005 	tsteq	r0, r5
 3d0:	005c029b 			; <UNDEFINED> instruction: 0x005c029b
 3d4:	91020000 	mrsls	r0, (UNDEF: 2)
 3d8:	2e0e0074 	mcrcs	0, 0, r0, cr14, cr4, {3}
 3dc:	01000005 	tsteq	r0, r5
 3e0:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
 3e4:	002c0000 	eoreq	r0, ip, r0
 3e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 3ec:	00000400 	andeq	r0, r0, r0, lsl #8
 3f0:	0003d30f 	andeq	sp, r3, pc, lsl #6
 3f4:	02bd0100 	adcseq	r0, sp, #0, 2
 3f8:	0000005c 	andeq	r0, r0, ip, asr r0
 3fc:	00749102 	rsbseq	r9, r4, r2, lsl #2
 400:	00019e15 	andeq	r9, r1, r5, lsl lr
 404:	02ce0100 	sbceq	r0, lr, #0, 2
 408:	0000005c 	andeq	r0, r0, ip, asr r0
 40c:	00000000 	andeq	r0, r0, r0
 410:	00000018 	andeq	r0, r0, r8, lsl r0
 414:	000e9c01 	andeq	r9, lr, r1, lsl #24
 418:	01000000 	mrseq	r0, (UNDEF: 0)
 41c:	000002e1 	andeq	r0, r0, r1, ror #5
 420:	00360000 	eorseq	r0, r6, r0
 424:	9c010000 	stcls	0, cr0, [r1], {-0}
 428:	0000043c 	andeq	r0, r0, ip, lsr r4
 42c:	00028d0f 	andeq	r8, r2, pc, lsl #26
 430:	02e10100 	rsceq	r0, r1, #0, 2
 434:	0000005c 	andeq	r0, r0, ip, asr r0
 438:	00749102 	rsbseq	r9, r4, r2, lsl #2
 43c:	00010914 	andeq	r0, r1, r4, lsl r9
 440:	030e0100 	movweq	r0, #57600	; 0xe100
 444:	00000000 	andeq	r0, r0, r0
 448:	0000002e 	andeq	r0, r0, lr, lsr #32
 44c:	04719c01 	ldrbteq	r9, [r1], #-3073	; 0xc01
 450:	ef0f0000 	svc	0x000f0000
 454:	01000000 	mrseq	r0, (UNDEF: 0)
 458:	005c030e 	subseq	r0, ip, lr, lsl #6
 45c:	91020000 	mrsls	r0, (UNDEF: 2)
 460:	068c0f74 			; <UNDEFINED> instruction: 0x068c0f74
 464:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 468:	00005c03 	andeq	r5, r0, r3, lsl #24
 46c:	70910200 	addsvc	r0, r1, r0, lsl #4
 470:	05551600 	ldrbeq	r1, [r5, #-1536]	; 0x600
 474:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 478:	00000003 	andeq	r0, r0, r3
 47c:	00000a00 	andeq	r0, r0, r0, lsl #20
 480:	169c0100 	ldrne	r0, [ip], r0, lsl #2
 484:	00000483 	andeq	r0, r0, r3, lsl #9
 488:	00033d01 	andeq	r3, r3, r1, lsl #26
 48c:	46000000 	strmi	r0, [r0], -r0
 490:	01000000 	mrseq	r0, (UNDEF: 0)
 494:	05160e9c 	ldreq	r0, [r6, #-3740]	; 0xe9c
 498:	70010000 	andvc	r0, r1, r0
 49c:	00000003 	andeq	r0, r0, r3
 4a0:	00004800 	andeq	r4, r0, r0, lsl #16
 4a4:	ca9c0100 	bgt	fe7008ac <RTCUseSet+0xfe7008ac>
 4a8:	0f000004 	svceq	0x00000004
 4ac:	000006c1 	andeq	r0, r0, r1, asr #13
 4b0:	5c037001 	stcpl	0, cr7, [r3], {1}
 4b4:	02000000 	andeq	r0, r0, #0
 4b8:	6d0f7491 	cfstrsvs	mvf7, [pc, #-580]	; fffffdc4 <RTCUseSet+0xfffffdc4>
 4bc:	01000002 	tsteq	r0, r2
 4c0:	005c0370 	subseq	r0, ip, r0, ror r3
 4c4:	91020000 	mrsls	r0, (UNDEF: 2)
 4c8:	c30e0070 	movwgt	r0, #57456	; 0xe070
 4cc:	01000005 	tsteq	r0, r5
 4d0:	0000039d 	muleq	r0, sp, r3
 4d4:	00640000 	rsbeq	r0, r4, r0
 4d8:	9c010000 	stcls	0, cr0, [r1], {-0}
 4dc:	000004ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 4e0:	0006c10f 	andeq	ip, r6, pc, lsl #2
 4e4:	039d0100 	orrseq	r0, sp, #0, 2
 4e8:	0000005c 	andeq	r0, r0, ip, asr r0
 4ec:	0f749102 	svceq	0x00749102
 4f0:	000002da 	ldrdeq	r0, [r0], -sl
 4f4:	5c039d01 	stcpl	13, cr9, [r3], {1}
 4f8:	02000000 	andeq	r0, r0, #0
 4fc:	14007091 	strne	r7, [r0], #-145	; 0x91
 500:	000000b7 	strheq	r0, [r0], -r7
 504:	0003c701 	andeq	ip, r3, r1, lsl #14
 508:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 50c:	01000000 	mrseq	r0, (UNDEF: 0)
 510:	0005349c 	muleq	r5, ip, r4
 514:	05640f00 	strbeq	r0, [r4, #-3840]!	; 0xf00
 518:	c7010000 	strgt	r0, [r1, -r0]
 51c:	00005c03 	andeq	r5, r0, r3, lsl #24
 520:	6c910200 	lfmvs	f0, 4, [r1], {0}
 524:	0004f711 	andeq	pc, r4, r1, lsl r7	; <UNPREDICTABLE>
 528:	03c90100 	biceq	r0, r9, #0, 2
 52c:	0000005c 	andeq	r0, r0, ip, asr r0
 530:	00749102 	rsbseq	r9, r4, r2, lsl #2
 534:	00037114 	andeq	r7, r3, r4, lsl r1
 538:	03f80100 	mvnseq	r0, #0, 2
 53c:	00000000 	andeq	r0, r0, r0
 540:	00000062 	andeq	r0, r0, r2, rrx
 544:	05699c01 	strbeq	r9, [r9, #-3073]!	; 0xc01
 548:	640f0000 	strvs	r0, [pc], #-0	; 8 <.debug_info+0x8>
 54c:	01000005 	tsteq	r0, r5
 550:	005c03f8 	ldrsheq	r0, [ip], #-56	; 0xffffffc8
 554:	91020000 	mrsls	r0, (UNDEF: 2)
 558:	04f7116c 	ldrbteq	r1, [r7], #364	; 0x16c
 55c:	fa010000 	blx	40564 <RTCUseSet+0x40564>
 560:	00005c03 	andeq	r5, r0, r3, lsl #24
 564:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 568:	01b51700 			; <UNDEFINED> instruction: 0x01b51700
 56c:	27010000 	strcs	r0, [r1, -r0]
 570:	00005c04 	andeq	r5, r0, r4, lsl #24
 574:	00000000 	andeq	r0, r0, r0
 578:	00001c00 	andeq	r1, r0, r0, lsl #24
 57c:	149c0100 	ldrne	r0, [ip], #256	; 0x100
 580:	0000045f 	andeq	r0, r0, pc, asr r4
 584:	00043801 	andeq	r3, r4, r1, lsl #16
 588:	a6000000 	strge	r0, [r0], -r0
 58c:	01000000 	mrseq	r0, (UNDEF: 0)
 590:	0005b49c 	muleq	r5, ip, r4
 594:	06930f00 	ldreq	r0, [r3], r0, lsl #30
 598:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
 59c:	00034304 	andeq	r4, r3, r4, lsl #6
 5a0:	58910200 	ldmpl	r1, {r9}
 5a4:	00044611 	andeq	r4, r4, r1, lsl r6
 5a8:	043a0100 	ldrteq	r0, [sl], #-256	; 0x100
 5ac:	00000343 	andeq	r0, r0, r3, asr #6
 5b0:	00609102 	rsbeq	r9, r0, r2, lsl #2
 5b4:	00031214 	andeq	r1, r3, r4, lsl r2
 5b8:	04760100 	ldrbteq	r0, [r6], #-256	; 0x100
 5bc:	00000000 	andeq	r0, r0, r0
 5c0:	00000066 	andeq	r0, r0, r6, rrx
 5c4:	06079c01 	streq	r9, [r7], -r1, lsl #24
 5c8:	390f0000 	stmdbcc	pc, {}	; <UNPREDICTABLE>
 5cc:	01000004 	tsteq	r0, r4
 5d0:	005c0476 	subseq	r0, ip, r6, ror r4
 5d4:	91020000 	mrsls	r0, (UNDEF: 2)
 5d8:	068c0f6c 	streq	r0, [ip], ip, ror #30
 5dc:	76010000 	strvc	r0, [r1], -r0
 5e0:	00005c04 	andeq	r5, r0, r4, lsl #24
 5e4:	68910200 	ldmvs	r1, {r9}
 5e8:	00045011 	andeq	r5, r4, r1, lsl r0
 5ec:	04780100 	ldrbteq	r0, [r8], #-256	; 0x100
 5f0:	00000030 	andeq	r0, r0, r0, lsr r0
 5f4:	11779102 	cmnne	r7, r2, lsl #2
 5f8:	000004f7 	strdeq	r0, [r0], -r7
 5fc:	5c047901 	stcpl	9, cr7, [r4], {1}
 600:	02000000 	andeq	r0, r0, #0
 604:	16007091 			; <UNDEFINED> instruction: 0x16007091
 608:	0000006e 	andeq	r0, r0, lr, rrx
 60c:	00049a01 	andeq	r9, r4, r1, lsl #20
 610:	1c000000 	stcne	0, cr0, [r0], {-0}
 614:	01000000 	mrseq	r0, (UNDEF: 0)
 618:	05dc109c 	ldrbeq	r1, [ip, #156]	; 0x9c
 61c:	b2010000 	andlt	r0, r1, #0
 620:	00034304 	andeq	r4, r3, r4, lsl #6
 624:	00000000 	andeq	r0, r0, r0
 628:	00006a00 	andeq	r6, r0, r0, lsl #20
 62c:	439c0100 	orrsmi	r0, ip, #0, 2
 630:	11000006 	tstne	r0, r6
 634:	00000446 	andeq	r0, r0, r6, asr #8
 638:	4304b401 	movwmi	fp, #17409	; 0x4401
 63c:	02000003 	andeq	r0, r0, #3
 640:	14006891 	strne	r6, [r0], #-2193	; 0x891
 644:	0000057d 	andeq	r0, r0, sp, ror r5
 648:	0004d201 	andeq	sp, r4, r1, lsl #4
 64c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 650:	01000000 	mrseq	r0, (UNDEF: 0)
 654:	0006699c 	muleq	r6, ip, r9
 658:	00ae0f00 	adceq	r0, lr, r0, lsl #30
 65c:	d2010000 	andle	r0, r1, #0
 660:	00034304 	andeq	r4, r3, r4, lsl #6
 664:	68910200 	ldmvs	r1, {r9}
 668:	03e31000 	mvneq	r1, #0
 66c:	e7010000 	str	r0, [r1, -r0]
 670:	00034304 	andeq	r4, r3, r4, lsl #6
 674:	00000000 	andeq	r0, r0, r0
 678:	00005c00 	andeq	r5, r0, r0, lsl #24
 67c:	939c0100 	orrsls	r0, ip, #0, 2
 680:	11000006 	tstne	r0, r6
 684:	000000ae 	andeq	r0, r0, lr, lsr #1
 688:	4304e901 	movwmi	lr, #18689	; 0x4901
 68c:	02000003 	andeq	r0, r0, #3
 690:	14006891 	strne	r6, [r0], #-2193	; 0x891
 694:	000006ac 	andeq	r0, r0, ip, lsr #13
 698:	00050501 	andeq	r0, r5, r1, lsl #10
 69c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 6a0:	01000000 	mrseq	r0, (UNDEF: 0)
 6a4:	0006c89c 	muleq	r6, ip, r8
 6a8:	01960f00 	orrseq	r0, r6, r0, lsl #30
 6ac:	05010000 	streq	r0, [r1, #-0]
 6b0:	00003005 	andeq	r3, r0, r5
 6b4:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 6b8:	0004f70f 	andeq	pc, r4, pc, lsl #14
 6bc:	05050100 	streq	r0, [r5, #-256]	; 0x100
 6c0:	0000005c 	andeq	r0, r0, ip, asr r0
 6c4:	00709102 	rsbseq	r9, r0, r2, lsl #2
 6c8:	00027910 	andeq	r7, r2, r0, lsl r9
 6cc:	05160100 	ldreq	r0, [r6, #-256]	; 0x100
 6d0:	0000005c 	andeq	r0, r0, ip, asr r0
 6d4:	00000000 	andeq	r0, r0, r0
 6d8:	00000028 	andeq	r0, r0, r8, lsr #32
 6dc:	06f29c01 	ldrbteq	r9, [r2], r1, lsl #24
 6e0:	960f0000 	strls	r0, [pc], -r0
 6e4:	01000001 	tsteq	r0, r1
 6e8:	00300516 	eorseq	r0, r0, r6, lsl r5
 6ec:	91020000 	mrsls	r0, (UNDEF: 2)
 6f0:	7c140077 	ldcvc	0, cr0, [r4], {119}	; 0x77
 6f4:	01000006 	tsteq	r0, r6
 6f8:	0000052b 	andeq	r0, r0, fp, lsr #10
 6fc:	001c0000 	andseq	r0, ip, r0
 700:	9c010000 	stcls	0, cr0, [r1], {-0}
 704:	00000718 	andeq	r0, r0, r8, lsl r7
 708:	0002620f 	andeq	r6, r2, pc, lsl #4
 70c:	052b0100 	streq	r0, [fp, #-256]!	; 0x100
 710:	0000006f 	andeq	r0, r0, pc, rrx
 714:	00749102 	rsbseq	r9, r4, r2, lsl #2
 718:	00023c16 	andeq	r3, r2, r6, lsl ip
 71c:	05440100 	strbeq	r0, [r4, #-256]	; 0x100
 720:	00000000 	andeq	r0, r0, r0
 724:	00000012 	andeq	r0, r0, r2, lsl r0
 728:	43149c01 	tstmi	r4, #256	; 0x100
 72c:	01000001 	tsteq	r0, r1
 730:	00000560 	andeq	r0, r0, r0, ror #10
 734:	00540000 	subseq	r0, r4, r0
 738:	9c010000 	stcls	0, cr0, [r1], {-0}
 73c:	0000075f 	andeq	r0, r0, pc, asr r7
 740:	00054a0f 	andeq	r4, r5, pc, lsl #20
 744:	05600100 	strbeq	r0, [r0, #-256]!	; 0x100
 748:	0000005c 	andeq	r0, r0, ip, asr r0
 74c:	116c9102 	cmnne	ip, r2, lsl #2
 750:	000004f7 	strdeq	r0, [r0], -r7
 754:	5c056201 	sfmpl	f6, 4, [r5], {1}
 758:	02000000 	andeq	r0, r0, #0
 75c:	14007491 	strne	r7, [r0], #-1169	; 0x491
 760:	000004e8 	andeq	r0, r0, r8, ror #9
 764:	00058401 	andeq	r8, r5, r1, lsl #8
 768:	54000000 	strpl	r0, [r0], #-0
 76c:	01000000 	mrseq	r0, (UNDEF: 0)
 770:	0007949c 	muleq	r7, ip, r4
 774:	054a0f00 	strbeq	r0, [sl, #-3840]	; 0xf00
 778:	84010000 	strhi	r0, [r1], #-0
 77c:	00005c05 	andeq	r5, r0, r5, lsl #24
 780:	6c910200 	lfmvs	f0, 4, [r1], {0}
 784:	0004f711 	andeq	pc, r4, r1, lsl r7	; <UNPREDICTABLE>
 788:	05860100 	streq	r0, [r6, #256]	; 0x100
 78c:	0000005c 	andeq	r0, r0, ip, asr r0
 790:	00749102 	rsbseq	r9, r4, r2, lsl #2
 794:	0003fa15 	andeq	pc, r3, r5, lsl sl	; <UNPREDICTABLE>
 798:	05a20100 	streq	r0, [r2, #256]!	; 0x100
 79c:	0000005c 	andeq	r0, r0, ip, asr r0
 7a0:	00000000 	andeq	r0, r0, r0
 7a4:	00000018 	andeq	r0, r0, r8, lsl r0
 7a8:	9c169c01 	ldcls	12, cr9, [r6], {1}
 7ac:	01000006 	tsteq	r0, r6
 7b0:	000005b9 			; <UNDEFINED> instruction: 0x000005b9
 7b4:	000c0000 	andeq	r0, ip, r0
 7b8:	9c010000 	stcls	0, cr0, [r1], {-0}
 7bc:	0001ef17 	andeq	lr, r1, r7, lsl pc
 7c0:	05d00100 	ldrbeq	r0, [r0, #256]	; 0x100
 7c4:	00000025 	andeq	r0, r0, r5, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	00000018 	andeq	r0, r0, r8, lsl r0
 7d0:	96149c01 	ldrls	r9, [r4], -r1, lsl #24
 7d4:	01000004 	tsteq	r0, r4
 7d8:	000005e8 	andeq	r0, r0, r8, ror #11
 7dc:	00a60000 	adceq	r0, r6, r0
 7e0:	9c010000 	stcls	0, cr0, [r1], {-0}
 7e4:	00000816 	andeq	r0, r0, r6, lsl r8
 7e8:	0003b90f 	andeq	fp, r3, pc, lsl #18
 7ec:	05e80100 	strbeq	r0, [r8, #256]!	; 0x100
 7f0:	0000005c 	andeq	r0, r0, ip, asr r0
 7f4:	0f549102 	svceq	0x00549102
 7f8:	000001e8 	andeq	r0, r0, r8, ror #3
 7fc:	9905e801 	stmdbls	r5, {r0, fp, sp, lr, pc}
 800:	02000000 	andeq	r0, r0, #0
 804:	81115291 			; <UNDEFINED> instruction: 0x81115291
 808:	01000000 	mrseq	r0, (UNDEF: 0)
 80c:	034305ea 	movteq	r0, #13802	; 0x35ea
 810:	91020000 	mrsls	r0, (UNDEF: 2)
 814:	9f140058 	svcls	0x00140058
 818:	01000003 	tsteq	r0, r3
 81c:	00000609 	andeq	r0, r0, r9, lsl #12
 820:	00ae0000 	adceq	r0, lr, r0
 824:	9c010000 	stcls	0, cr0, [r1], {-0}
 828:	0000085a 	andeq	r0, r0, sl, asr r8
 82c:	0003b90f 	andeq	fp, r3, pc, lsl #18
 830:	06090100 	streq	r0, [r9], -r0, lsl #2
 834:	0000085a 	andeq	r0, r0, sl, asr r8
 838:	0f549102 	svceq	0x00549102
 83c:	000001e8 	andeq	r0, r0, r8, ror #3
 840:	60060901 	andvs	r0, r6, r1, lsl #18
 844:	02000008 	andeq	r0, r0, #8
 848:	81115091 			; <UNDEFINED> instruction: 0x81115091
 84c:	01000000 	mrseq	r0, (UNDEF: 0)
 850:	0343060b 	movteq	r0, #13835	; 0x360b
 854:	91020000 	mrsls	r0, (UNDEF: 2)
 858:	04070058 	streq	r0, [r7], #-88	; 0x58
 85c:	0000005c 	andeq	r0, r0, ip, asr r0
 860:	00990407 	addseq	r0, r9, r7, lsl #8
 864:	57140000 	ldrpl	r0, [r4, -r0]
 868:	01000003 	tsteq	r0, r3
 86c:	0000062c 	andeq	r0, r0, ip, lsr #12
 870:	00d20000 	sbcseq	r0, r2, r0
 874:	9c010000 	stcls	0, cr0, [r1], {-0}
 878:	000008aa 	andeq	r0, r0, sl, lsr #17
 87c:	0003b90f 	andeq	fp, r3, pc, lsl #18
 880:	062c0100 	strteq	r0, [ip], -r0, lsl #2
 884:	0000005c 	andeq	r0, r0, ip, asr r0
 888:	0f549102 	svceq	0x00549102
 88c:	000001e8 	andeq	r0, r0, r8, ror #3
 890:	99062c01 	stmdbls	r6, {r0, sl, fp, sp}
 894:	02000000 	andeq	r0, r0, #0
 898:	81115291 			; <UNDEFINED> instruction: 0x81115291
 89c:	01000000 	mrseq	r0, (UNDEF: 0)
 8a0:	0343062e 	movteq	r0, #13870	; 0x362e
 8a4:	91020000 	mrsls	r0, (UNDEF: 2)
 8a8:	f9140058 			; <UNDEFINED> instruction: 0xf9140058
 8ac:	01000000 	mrseq	r0, (UNDEF: 0)
 8b0:	0000064d 	andeq	r0, r0, sp, asr #12
 8b4:	00ac0000 	adceq	r0, ip, r0
 8b8:	9c010000 	stcls	0, cr0, [r1], {-0}
 8bc:	000008ee 	andeq	r0, r0, lr, ror #17
 8c0:	0003b90f 	andeq	fp, r3, pc, lsl #18
 8c4:	064d0100 	strbeq	r0, [sp], -r0, lsl #2
 8c8:	0000085a 	andeq	r0, r0, sl, asr r8
 8cc:	0f549102 	svceq	0x00549102
 8d0:	000001e8 	andeq	r0, r0, r8, ror #3
 8d4:	60064d01 	andvs	r4, r6, r1, lsl #26
 8d8:	02000008 	andeq	r0, r0, #8
 8dc:	81115091 			; <UNDEFINED> instruction: 0x81115091
 8e0:	01000000 	mrseq	r0, (UNDEF: 0)
 8e4:	0343064f 	movteq	r0, #13903	; 0x364f
 8e8:	91020000 	mrsls	r0, (UNDEF: 2)
 8ec:	6b140058 	blvs	500168 <RTCUseSet+0x500168>
 8f0:	01000001 	tsteq	r0, r1
 8f4:	00000666 	andeq	r0, r0, r6, ror #12
 8f8:	01c60000 	biceq	r0, r6, r0
 8fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 900:	00000914 	andeq	r0, r0, r4, lsl r9
 904:	0004f711 	andeq	pc, r4, r1, lsl r7	; <UNPREDICTABLE>
 908:	06b30100 	ldrteq	r0, [r3], r0, lsl #2
 90c:	0000005c 	andeq	r0, r0, ip, asr r0
 910:	00749102 	rsbseq	r9, r4, r2, lsl #2
 914:	0000e010 	andeq	lr, r0, r0, lsl r0
 918:	07220100 	streq	r0, [r2, -r0, lsl #2]!
 91c:	0000005c 	andeq	r0, r0, ip, asr r0
 920:	00000000 	andeq	r0, r0, r0
 924:	00000020 	andeq	r0, r0, r0, lsr #32
 928:	094d9c01 	stmdbeq	sp, {r0, sl, fp, ip, pc}^
 92c:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
 930:	01000000 	mrseq	r0, (UNDEF: 0)
 934:	005c0722 	subseq	r0, ip, r2, lsr #14
 938:	91020000 	mrsls	r0, (UNDEF: 2)
 93c:	0043116c 	subeq	r1, r3, ip, ror #2
 940:	24010000 	strcs	r0, [r1], #-0
 944:	00005c07 	andeq	r5, r0, r7, lsl #24
 948:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 94c:	03471400 	movteq	r1, #29696	; 0x7400
 950:	43010000 	movwmi	r0, #4096	; 0x1000
 954:	00000007 	andeq	r0, r0, r7
 958:	00001e00 	andeq	r1, r0, r0, lsl #28
 95c:	829c0100 	addshi	r0, ip, #0, 2
 960:	0f000009 	svceq	0x00000009
 964:	00000089 	andeq	r0, r0, r9, lsl #1
 968:	5c074301 	stcpl	3, cr4, [r7], {1}
 96c:	02000000 	andeq	r0, r0, #0
 970:	430f7491 	movwmi	r7, #62609	; 0xf491
 974:	01000000 	mrseq	r0, (UNDEF: 0)
 978:	005c0743 	subseq	r0, ip, r3, asr #14
 97c:	91020000 	mrsls	r0, (UNDEF: 2)
 980:	63180070 	tstvs	r8, #112	; 0x70
 984:	92000000 	andls	r0, r0, #0
 988:	19000009 	stmdbne	r0, {r0, r3}
 98c:	00000992 	muleq	r0, r2, r9
 990:	04030014 	streq	r0, [r3], #-20
 994:	00006507 	andeq	r6, r0, r7, lsl #10
 998:	024e0900 	subeq	r0, lr, #0, 18
 99c:	d7010000 	strle	r0, [r1, -r0]
 9a0:	000009aa 	andeq	r0, r0, sl, lsr #19
 9a4:	00000305 	andeq	r0, r0, r5, lsl #6
 9a8:	821a0000 	andshi	r0, sl, #0
 9ac:	00000009 	andeq	r0, r0, r9

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <RTCUseSet+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <RTCUseSet+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  30:	0b3a0b0b 	bleq	e82c64 <RTCUseSet+0xe82c64>
  34:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  38:	0d050000 	stceq	0, cr0, [r5, #-0]
  3c:	3a0e0300 	bcc	380c44 <RTCUseSet+0x380c44>
  40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	000b3813 	andeq	r3, fp, r3, lsl r8
  48:	00150600 	andseq	r0, r5, r0, lsl #12
  4c:	00001927 	andeq	r1, r0, r7, lsr #18
  50:	0b000f07 	bleq	3c74 <RTCUseSet+0x3c74>
  54:	0013490b 	andseq	r4, r3, fp, lsl #18
  58:	012e0800 	teqeq	lr, r0, lsl #16
  5c:	0b3a0e03 	bleq	e83870 <RTCUseSet+0xe83870>
  60:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  64:	06120111 			; <UNDEFINED> instruction: 0x06120111
  68:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  6c:	00130119 	andseq	r0, r3, r9, lsl r1
  70:	00340900 	eorseq	r0, r4, r0, lsl #18
  74:	0b3a0e03 	bleq	e83888 <RTCUseSet+0xe83888>
  78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  7c:	00001802 	andeq	r1, r0, r2, lsl #16
  80:	03012e0a 	movweq	r2, #7690	; 0x1e0a
  84:	3b0b3a0e 	blcc	2ce8c4 <RTCUseSet+0x2ce8c4>
  88:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  8c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  90:	96184006 	ldrls	r4, [r8], -r6
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050b0000 	streq	r0, [fp, #-0]
  9c:	3a0e0300 	bcc	380ca4 <RTCUseSet+0x380ca4>
  a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	002e0c00 	eoreq	r0, lr, r0, lsl #24
  ac:	0b3a0e03 	bleq	e838c0 <RTCUseSet+0xe838c0>
  b0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  b4:	01111349 	tsteq	r1, r9, asr #6
  b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  bc:	00194296 	mulseq	r9, r6, r2
  c0:	002e0d00 	eoreq	r0, lr, r0, lsl #26
  c4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  c8:	0b3b0b3a 	bleq	ec2db8 <RTCUseSet+0xec2db8>
  cc:	01111927 	tsteq	r1, r7, lsr #18
  d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d4:	00194297 	mulseq	r9, r7, r2
  d8:	012e0e00 	teqeq	lr, r0, lsl #28
  dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  e4:	01111927 	tsteq	r1, r7, lsr #18
  e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  ec:	01194297 			; <UNDEFINED> instruction: 0x01194297
  f0:	0f000013 	svceq	0x00000013
  f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  fc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 100:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
 104:	03193f01 	tsteq	r9, #1, 30
 108:	3b0b3a0e 	blcc	2ce948 <RTCUseSet+0x2ce948>
 10c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
 110:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 114:	96184006 	ldrls	r4, [r8], -r6
 118:	13011942 	movwne	r1, #6466	; 0x1942
 11c:	34110000 	ldrcc	r0, [r1], #-0
 120:	3a0e0300 	bcc	380d28 <RTCUseSet+0x380d28>
 124:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 128:	00180213 	andseq	r0, r8, r3, lsl r2
 12c:	012e1200 	teqeq	lr, r0, lsl #4
 130:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 134:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 138:	13491927 	movtne	r1, #39207	; 0x9927
 13c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 140:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 144:	00130119 	andseq	r0, r3, r9, lsl r1
 148:	00351300 	eorseq	r1, r5, r0, lsl #6
 14c:	00001349 	andeq	r1, r0, r9, asr #6
 150:	3f012e14 	svccc	0x00012e14
 154:	3a0e0319 	bcc	380dc0 <RTCUseSet+0x380dc0>
 158:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 15c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 160:	96184006 	ldrls	r4, [r8], -r6
 164:	13011942 	movwne	r1, #6466	; 0x1942
 168:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 16c:	03193f00 	tsteq	r9, #0, 30
 170:	3b0b3a0e 	blcc	2ce9b0 <RTCUseSet+0x2ce9b0>
 174:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
 178:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 17c:	97184006 	ldrls	r4, [r8, -r6]
 180:	00001942 	andeq	r1, r0, r2, asr #18
 184:	3f002e16 	svccc	0x00002e16
 188:	3a0e0319 	bcc	380df4 <RTCUseSet+0x380df4>
 18c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 190:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 194:	96184006 	ldrls	r4, [r8], -r6
 198:	00001942 	andeq	r1, r0, r2, asr #18
 19c:	3f002e17 	svccc	0x00002e17
 1a0:	3a0e0319 	bcc	380e0c <RTCUseSet+0x380e0c>
 1a4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 1a8:	11134919 	tstne	r3, r9, lsl r9
 1ac:	40061201 	andmi	r1, r6, r1, lsl #4
 1b0:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 1b4:	01180000 	tsteq	r8, r0
 1b8:	01134901 	tsteq	r3, r1, lsl #18
 1bc:	19000013 	stmdbne	r0, {r0, r1, r4}
 1c0:	13490021 	movtne	r0, #36897	; 0x9021
 1c4:	00000b2f 	andeq	r0, r0, pc, lsr #22
 1c8:	4900261a 	stmdbmi	r0, {r1, r3, r4, r9, sl, sp}
 1cc:	00000013 	andeq	r0, r0, r3, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000001ac 	andeq	r0, r0, ip, lsr #3
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000028 	andeq	r0, r0, r8, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	0000002a 	andeq	r0, r0, sl, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000042 	andeq	r0, r0, r2, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000016 	andeq	r0, r0, r6, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001c 	andeq	r0, r0, ip, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000024 	andeq	r0, r0, r4, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000034 	andeq	r0, r0, r4, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000003e 	andeq	r0, r0, lr, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000064 	andeq	r0, r0, r4, rrx
  60:	00000000 	andeq	r0, r0, r0
  64:	0000004c 	andeq	r0, r0, ip, asr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	000000c0 	andeq	r0, r0, r0, asr #1
  70:	00000000 	andeq	r0, r0, r0
  74:	0000009e 	muleq	r0, lr, r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000044 	andeq	r0, r0, r4, asr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	00000054 	andeq	r0, r0, r4, asr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000002c 	andeq	r0, r0, ip, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000052 	andeq	r0, r0, r2, asr r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000036 	andeq	r0, r0, r6, lsr r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000018 	andeq	r0, r0, r8, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000036 	andeq	r0, r0, r6, lsr r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000002e 	andeq	r0, r0, lr, lsr #32
  c0:	00000000 	andeq	r0, r0, r0
  c4:	0000000a 	andeq	r0, r0, sl
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000046 	andeq	r0, r0, r6, asr #32
  d0:	00000000 	andeq	r0, r0, r0
  d4:	00000048 	andeq	r0, r0, r8, asr #32
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000064 	andeq	r0, r0, r4, rrx
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0000005e 	andeq	r0, r0, lr, asr r0
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00000062 	andeq	r0, r0, r2, rrx
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	000000a6 	andeq	r0, r0, r6, lsr #1
 100:	00000000 	andeq	r0, r0, r0
 104:	00000066 	andeq	r0, r0, r6, rrx
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000001c 	andeq	r0, r0, ip, lsl r0
 110:	00000000 	andeq	r0, r0, r0
 114:	0000006a 	andeq	r0, r0, sl, rrx
 118:	00000000 	andeq	r0, r0, r0
 11c:	00000038 	andeq	r0, r0, r8, lsr r0
 120:	00000000 	andeq	r0, r0, r0
 124:	0000005c 	andeq	r0, r0, ip, asr r0
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000028 	andeq	r0, r0, r8, lsr #32
 130:	00000000 	andeq	r0, r0, r0
 134:	00000028 	andeq	r0, r0, r8, lsr #32
 138:	00000000 	andeq	r0, r0, r0
 13c:	0000001c 	andeq	r0, r0, ip, lsl r0
 140:	00000000 	andeq	r0, r0, r0
 144:	00000012 	andeq	r0, r0, r2, lsl r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	00000054 	andeq	r0, r0, r4, asr r0
 150:	00000000 	andeq	r0, r0, r0
 154:	00000054 	andeq	r0, r0, r4, asr r0
 158:	00000000 	andeq	r0, r0, r0
 15c:	00000018 	andeq	r0, r0, r8, lsl r0
 160:	00000000 	andeq	r0, r0, r0
 164:	0000000c 	andeq	r0, r0, ip
 168:	00000000 	andeq	r0, r0, r0
 16c:	00000018 	andeq	r0, r0, r8, lsl r0
 170:	00000000 	andeq	r0, r0, r0
 174:	000000a6 	andeq	r0, r0, r6, lsr #1
 178:	00000000 	andeq	r0, r0, r0
 17c:	000000ae 	andeq	r0, r0, lr, lsr #1
 180:	00000000 	andeq	r0, r0, r0
 184:	000000d2 	ldrdeq	r0, [r0], -r2
 188:	00000000 	andeq	r0, r0, r0
 18c:	000000ac 	andeq	r0, r0, ip, lsr #1
 190:	00000000 	andeq	r0, r0, r0
 194:	000001c6 	andeq	r0, r0, r6, asr #3
 198:	00000000 	andeq	r0, r0, r0
 19c:	00000020 	andeq	r0, r0, r0, lsr #32
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	0000001e 	andeq	r0, r0, lr, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000034 	andeq	r0, r0, r4, lsr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	0000002a 	andeq	r0, r0, sl, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000042 	andeq	r0, r0, r2, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000016 	andeq	r0, r0, r6, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000024 	andeq	r0, r0, r4, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000034 	andeq	r0, r0, r4, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000003e 	andeq	r0, r0, lr, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000064 	andeq	r0, r0, r4, rrx
  50:	00000000 	andeq	r0, r0, r0
  54:	0000004c 	andeq	r0, r0, ip, asr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	000000c0 	andeq	r0, r0, r0, asr #1
  60:	00000000 	andeq	r0, r0, r0
  64:	0000009e 	muleq	r0, lr, r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000044 	andeq	r0, r0, r4, asr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000054 	andeq	r0, r0, r4, asr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000002c 	andeq	r0, r0, ip, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	00000052 	andeq	r0, r0, r2, asr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000036 	andeq	r0, r0, r6, lsr r0
  90:	00000000 	andeq	r0, r0, r0
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000036 	andeq	r0, r0, r6, lsr r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000000a 	andeq	r0, r0, sl
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000046 	andeq	r0, r0, r6, asr #32
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000048 	andeq	r0, r0, r8, asr #32
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000064 	andeq	r0, r0, r4, rrx
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0000005e 	andeq	r0, r0, lr, asr r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000062 	andeq	r0, r0, r2, rrx
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0000001c 	andeq	r0, r0, ip, lsl r0
  e8:	00000000 	andeq	r0, r0, r0
  ec:	000000a6 	andeq	r0, r0, r6, lsr #1
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000066 	andeq	r0, r0, r6, rrx
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0000001c 	andeq	r0, r0, ip, lsl r0
 100:	00000000 	andeq	r0, r0, r0
 104:	0000006a 	andeq	r0, r0, sl, rrx
 108:	00000000 	andeq	r0, r0, r0
 10c:	00000038 	andeq	r0, r0, r8, lsr r0
 110:	00000000 	andeq	r0, r0, r0
 114:	0000005c 	andeq	r0, r0, ip, asr r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	00000028 	andeq	r0, r0, r8, lsr #32
 120:	00000000 	andeq	r0, r0, r0
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000000 	andeq	r0, r0, r0
 12c:	0000001c 	andeq	r0, r0, ip, lsl r0
 130:	00000000 	andeq	r0, r0, r0
 134:	00000012 	andeq	r0, r0, r2, lsl r0
 138:	00000000 	andeq	r0, r0, r0
 13c:	00000054 	andeq	r0, r0, r4, asr r0
 140:	00000000 	andeq	r0, r0, r0
 144:	00000054 	andeq	r0, r0, r4, asr r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
 150:	00000000 	andeq	r0, r0, r0
 154:	0000000c 	andeq	r0, r0, ip
 158:	00000000 	andeq	r0, r0, r0
 15c:	00000018 	andeq	r0, r0, r8, lsl r0
 160:	00000000 	andeq	r0, r0, r0
 164:	000000a6 	andeq	r0, r0, r6, lsr #1
 168:	00000000 	andeq	r0, r0, r0
 16c:	000000ae 	andeq	r0, r0, lr, lsr #1
 170:	00000000 	andeq	r0, r0, r0
 174:	000000d2 	ldrdeq	r0, [r0], -r2
 178:	00000000 	andeq	r0, r0, r0
 17c:	000000ac 	andeq	r0, r0, ip, lsr #1
 180:	00000000 	andeq	r0, r0, r0
 184:	000001c6 	andeq	r0, r0, r6, asr #3
 188:	00000000 	andeq	r0, r0, r0
 18c:	00000020 	andeq	r0, r0, r0, lsr #32
 190:	00000000 	andeq	r0, r0, r0
 194:	0000001e 	andeq	r0, r0, lr, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000004a4 	andeq	r0, r0, r4, lsr #9
   4:	00420002 	subeq	r0, r2, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	63727000 	cmnvs	r2, #0
  2c:	00632e6d 	rsbeq	r2, r3, sp, ror #28
  30:	70000001 	andvc	r0, r0, r1
  34:	2e6d6372 	mcrcs	3, 3, r6, cr13, cr2, {3}
  38:	00010068 	andeq	r0, r1, r8, rrx
  3c:	5f776800 	svcpl	0x00776800
  40:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  44:	00682e73 	rsbeq	r2, r8, r3, ror lr
  48:	00000002 	andeq	r0, r0, r2
  4c:	00020500 	andeq	r0, r2, r0, lsl #10
  50:	03000000 	movweq	r0, #0
  54:	3f010181 	svccc	0x00010181
  58:	02674ca0 	rsbeq	r4, r7, #160, 24	; 0xa000
  5c:	01010003 	tsteq	r1, r3
  60:	00020500 	andeq	r0, r2, r0, lsl #10
  64:	03000000 	movweq	r0, #0
  68:	3f01018f 	svccc	0x0001018f
  6c:	023d4c68 	eorseq	r4, sp, #104, 24	; 0x6800
  70:	01010004 	tsteq	r1, r4
  74:	00020500 	andeq	r0, r2, r0, lsl #10
  78:	03000000 	movweq	r0, #0
  7c:	3f01019d 	svccc	0x0001019d
  80:	024b4c68 	subeq	r4, fp, #104, 24	; 0x6800
  84:	01010004 	tsteq	r1, r4
  88:	00020500 	andeq	r0, r2, r0, lsl #10
  8c:	03000000 	movweq	r0, #0
  90:	5b0101ab 	blpl	40744 <RTCUseSet+0x40744>
  94:	02e54c68 	rsceq	r4, r5, #104, 24	; 0x6800
  98:	01010003 	tsteq	r1, r3
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	03000000 	movweq	r0, #0
  a4:	2f0101b9 	svccs	0x000101b9
  a8:	00020275 	andeq	r0, r2, r5, ror r2
  ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
  b0:	00000002 	andeq	r0, r0, r2
  b4:	01c10300 	biceq	r0, r1, r0, lsl #6
  b8:	02754b01 	rsbseq	r4, r5, #1024	; 0x400
  bc:	01010003 	tsteq	r1, r3
  c0:	00020500 	andeq	r0, r2, r0, lsl #10
  c4:	03000000 	movweq	r0, #0
  c8:	320101fb 	andcc	r0, r1, #-1073741762	; 0xc000003e
  cc:	000402bc 			; <UNDEFINED> instruction: 0x000402bc
  d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
  d4:	00000002 	andeq	r0, r0, r2
  d8:	02910300 	addseq	r0, r1, #0, 6
  dc:	7b415901 	blvc	10564e8 <RTCUseSet+0x10564e8>
  e0:	00050268 	andeq	r0, r5, r8, ror #4
  e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
  e8:	00000002 	andeq	r0, r0, r2
  ec:	02b30300 	adcseq	r0, r3, #0, 6
  f0:	3e794201 	cdpcc	2, 7, cr4, cr9, cr1, {0}
  f4:	022135ae 	eoreq	r3, r1, #729808896	; 0x2b800000
  f8:	01010004 	tsteq	r1, r4
  fc:	00020500 	andeq	r0, r2, r0, lsl #10
 100:	03000000 	movweq	r0, #0
 104:	5d0102e1 	sfmpl	f0, 4, [r1, #-900]	; 0xfffffc7c
 108:	3ea3083e 	mcrcc	8, 5, r0, cr3, cr14, {1}
 10c:	00050276 	andeq	r0, r5, r6, ror r2
 110:	05000101 	streq	r0, [r0, #-257]	; 0x101
 114:	00000002 	andeq	r0, r0, r2
 118:	03860300 	orreq	r0, r6, #0, 6
 11c:	ad085c01 	stcge	12, cr5, [r8, #-4]
 120:	01000502 	tsteq	r0, r2, lsl #10
 124:	02050001 	andeq	r0, r5, #1
 128:	00000000 	andeq	r0, r0, r0
 12c:	01039d03 	tsteq	r3, r3, lsl #26
 130:	3173e552 	cmncc	r3, r2, asr r5
 134:	84913e5a 	ldrhi	r3, [r1], #3674	; 0xe5a
 138:	5e86913e 	mcrpl	1, 4, r9, cr6, cr14, {1}
 13c:	060221b1 			; <UNDEFINED> instruction: 0x060221b1
 140:	00010100 	andeq	r0, r1, r0, lsl #2
 144:	00000205 	andeq	r0, r0, r5, lsl #4
 148:	d2030000 	andle	r0, r3, #0
 14c:	414d0103 	cmpmi	sp, r3, lsl #2
 150:	004e8308 	subeq	r8, lr, r8, lsl #6
 154:	06020402 	streq	r0, [r2], -r2, lsl #8
 158:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 15c:	43063c01 	movwmi	r3, #27649	; 0x6c01
 160:	024c8308 	subeq	r8, ip, #8, 6	; 0x20000000
 164:	01010005 	tsteq	r1, r5
 168:	00020500 	andeq	r0, r2, r0, lsl #10
 16c:	03000000 	movweq	r0, #0
 170:	500103fb 	strdpl	r0, [r1], -fp
 174:	35414cd7 	strbcc	r4, [r1, #-3287]	; 0xcd7
 178:	00060222 	andeq	r0, r6, r2, lsr #4
 17c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 180:	00000002 	andeq	r0, r0, r2
 184:	04a60300 	strteq	r0, [r6], #768	; 0x300
 188:	83d84f01 	bicshi	r4, r8, #1, 30
 18c:	22654b30 	rsbcs	r4, r5, #48, 22	; 0xc000
 190:	01000302 	tsteq	r0, r2, lsl #6
 194:	02050001 	andeq	r0, r5, #1
 198:	00000000 	andeq	r0, r0, r0
 19c:	0104c503 	tsteq	r4, r3, lsl #10
 1a0:	02676b5c 	rsbeq	r6, r7, #92, 22	; 0x17000
 1a4:	01010005 	tsteq	r1, r5
 1a8:	00020500 	andeq	r0, r2, r0, lsl #10
 1ac:	03000000 	movweq	r0, #0
 1b0:	420104de 	andmi	r0, r1, #-570425344	; 0xde000000
 1b4:	6bc0365f 	blvs	ff00db38 <RTCUseSet+0xff00db38>
 1b8:	024f304b 	subeq	r3, pc, #75	; 0x4b
 1bc:	01010003 	tsteq	r1, r3
 1c0:	00020500 	andeq	r0, r2, r0, lsl #10
 1c4:	03000000 	movweq	r0, #0
 1c8:	50010599 	mulpl	r1, r9, r5
 1cc:	02676b6b 	rsbeq	r6, r7, #109568	; 0x1ac00
 1d0:	01010005 	tsteq	r1, r5
 1d4:	00020500 	andeq	r0, r2, r0, lsl #10
 1d8:	03000000 	movweq	r0, #0
 1dc:	4b0105bd 	blmi	418d8 <RTCUseSet+0x418d8>
 1e0:	000502c9 	andeq	r0, r5, r9, asr #5
 1e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1e8:	00000002 	andeq	r0, r0, r2
 1ec:	05ce0300 	strbeq	r0, [lr, #768]	; 0x300
 1f0:	02592f01 	subseq	r2, r9, #1, 30
 1f4:	01010005 	tsteq	r1, r5
 1f8:	00020500 	andeq	r0, r2, r0, lsl #10
 1fc:	03000000 	movweq	r0, #0
 200:	4f0105e1 	svcmi	0x000105e1
 204:	7567313e 	strbvc	r3, [r7, #-318]!	; 0x13e
 208:	01000502 	tsteq	r0, r2, lsl #10
 20c:	02050001 	andeq	r0, r5, #1
 210:	00000000 	andeq	r0, r0, r0
 214:	01068e03 	tsteq	r6, r3, lsl #28
 218:	0283795c 	addeq	r7, r3, #92, 18	; 0x170000
 21c:	01010003 	tsteq	r1, r3
 220:	00020500 	andeq	r0, r2, r0, lsl #10
 224:	03000000 	movweq	r0, #0
 228:	320106a8 	andcc	r0, r1, #168, 12	; 0xa800000
 22c:	0001022f 	andeq	r0, r1, pc, lsr #4
 230:	05000101 	streq	r0, [r0, #-257]	; 0x101
 234:	00000002 	andeq	r0, r0, r2
 238:	06bd0300 	ldrteq	r0, [sp], r0, lsl #6
 23c:	bf6b3201 	svclt	0x006b3201
 240:	0102bc34 	tsteq	r2, r4, lsr ip
 244:	00010100 	andeq	r0, r1, r0, lsl #2
 248:	00000205 	andeq	r0, r0, r5, lsl #4
 24c:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
 250:	5d590106 	ldfple	f0, [r9, #-24]	; 0xffffffe8
 254:	02845d85 	addeq	r5, r4, #8512	; 0x2140
 258:	01010005 	tsteq	r1, r5
 25c:	00020500 	andeq	r0, r2, r0, lsl #10
 260:	03000000 	movweq	r0, #0
 264:	5901079d 	stmdbpl	r1, {r0, r2, r3, r4, r7, r8, r9, sl}
 268:	e65de75d 			; <UNDEFINED> instruction: 0xe65de75d
 26c:	01000502 	tsteq	r0, r2, lsl #10
 270:	02050001 	andeq	r0, r5, #1
 274:	00000000 	andeq	r0, r0, r0
 278:	0107c703 	tsteq	r7, r3, lsl #14
 27c:	796b7950 	stmdbvc	fp!, {r4, r6, r8, fp, ip, sp, lr}^
 280:	02756b79 	rsbseq	r6, r5, #123904	; 0x1e400
 284:	01010003 	tsteq	r1, r3
 288:	00020500 	andeq	r0, r2, r0, lsl #10
 28c:	03000000 	movweq	r0, #0
 290:	500107f8 	strdpl	r0, [r1], -r8
 294:	79797979 	ldmdbvc	r9!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr}^
 298:	03027579 	movweq	r7, #9593	; 0x2579
 29c:	00010100 	andeq	r0, r1, r0, lsl #2
 2a0:	00000205 	andeq	r0, r0, r5, lsl #4
 2a4:	a7030000 	strge	r0, [r3, -r0]
 2a8:	9f2f0108 	svcls	0x002f0108
 2ac:	01000202 	tsteq	r0, r2, lsl #4
 2b0:	02050001 	andeq	r0, r5, #1
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	0108b803 	tsteq	r8, r3, lsl #16
 2bc:	75bb796c 	ldrvc	r7, [fp, #2412]!	; 0x96c
 2c0:	85952508 	ldrhi	r2, [r5, #1288]	; 0x508
 2c4:	04028449 	streq	r8, [r2], #-1097	; 0x449
 2c8:	00010100 	andeq	r0, r1, r0, lsl #2
 2cc:	00000205 	andeq	r0, r0, r5, lsl #4
 2d0:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
 2d4:	415f0108 	cmpmi	pc, r8, lsl #2
 2d8:	8375923e 	cmnhi	r5, #-536870909	; 0xe0000003
 2dc:	00747a03 	rsbseq	r7, r4, r3, lsl #20
 2e0:	06010402 	streq	r0, [r1], -r2, lsl #8
 2e4:	0903063c 	stmdbeq	r3, {r2, r3, r4, r5, r9, sl}
 2e8:	0003023c 	andeq	r0, r3, ip, lsr r2
 2ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2f0:	00000002 	andeq	r0, r0, r2
 2f4:	099a0300 	ldmibeq	sl, {r8, r9}
 2f8:	4e763301 	cdpmi	3, 7, cr3, cr6, cr1, {0}
 2fc:	01000102 	tsteq	r0, r2, lsl #2
 300:	02050001 	andeq	r0, r5, #1
 304:	00000000 	andeq	r0, r0, r0
 308:	0109b203 	tsteq	r9, r3, lsl #4
 30c:	67bb7942 	ldrvs	r7, [fp, r2, asr #18]!
 310:	022f2208 	eoreq	r2, pc, #8, 4	; 0x80000000
 314:	01010005 	tsteq	r1, r5
 318:	00020500 	andeq	r0, r2, r0, lsl #10
 31c:	03000000 	movweq	r0, #0
 320:	5c0109d2 	stcpl	9, cr0, [r1], {210}	; 0xd2
 324:	02844985 	addeq	r4, r4, #2179072	; 0x214000
 328:	01010003 	tsteq	r1, r3
 32c:	00020500 	andeq	r0, r2, r0, lsl #10
 330:	03000000 	movweq	r0, #0
 334:	420109e7 	andmi	r0, r1, #3784704	; 0x39c000
 338:	250867bb 	strcs	r6, [r8, #-1979]	; 0x7bb
 33c:	0005022f 	andeq	r0, r5, pc, lsr #4
 340:	05000101 	streq	r0, [r0, #-257]	; 0x101
 344:	00000002 	andeq	r0, r0, r2
 348:	0a850300 	beq	fe140f50 <RTCUseSet+0xfe140f50>
 34c:	02ad6701 	adceq	r6, sp, #262144	; 0x40000
 350:	01010003 	tsteq	r1, r3
 354:	00020500 	andeq	r0, r2, r0, lsl #10
 358:	03000000 	movweq	r0, #0
 35c:	5c010a96 	stcpl	10, cr0, [r1], {150}	; 0x96
 360:	000402ad 	andeq	r0, r4, sp, lsr #5
 364:	05000101 	streq	r0, [r0, #-257]	; 0x101
 368:	00000002 	andeq	r0, r0, r2
 36c:	0aab0300 	beq	feac0f74 <RTCUseSet+0xfeac0f74>
 370:	3d4f4e01 	stclcc	14, cr4, [pc, #-4]	; 374 <.debug_line+0x374>
 374:	01000302 	tsteq	r0, r2, lsl #6
 378:	02050001 	andeq	r0, r5, #1
 37c:	00000000 	andeq	r0, r0, r0
 380:	010ac403 	tsteq	sl, r3, lsl #8
 384:	023d4132 	eorseq	r4, sp, #-2147483636	; 0x8000000c
 388:	01010001 	tsteq	r1, r1
 38c:	00020500 	andeq	r0, r2, r0, lsl #10
 390:	03000000 	movweq	r0, #0
 394:	4d010ae0 	vstrmi	s0, [r1, #-896]	; 0xfffffc80
 398:	4b75bf5d 	blmi	1d70114 <RTCUseSet+0x1d70114>
 39c:	00030276 	andeq	r0, r3, r6, ror r2
 3a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
 3a4:	00000002 	andeq	r0, r0, r2
 3a8:	0b840300 	bleq	fe100fb0 <RTCUseSet+0xfe100fb0>
 3ac:	bf5d4d01 	svclt	0x005d4d01
 3b0:	02764b75 	rsbseq	r4, r6, #119808	; 0x1d400
 3b4:	01010003 	tsteq	r1, r3
 3b8:	00020500 	andeq	r0, r2, r0, lsl #10
 3bc:	03000000 	movweq	r0, #0
 3c0:	2f010ba2 	svccs	0x00010ba2
 3c4:	00050259 	andeq	r0, r5, r9, asr r2
 3c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	0bb90300 	bleq	fee40fd8 <RTCUseSet+0xfee40fd8>
 3d4:	212f2f01 	teqcs	pc, r1, lsl #30
 3d8:	01000102 	tsteq	r0, r2, lsl #2
 3dc:	02050001 	andeq	r0, r5, #1
 3e0:	00000000 	andeq	r0, r0, r0
 3e4:	010bd003 	tsteq	fp, r3
 3e8:	0202832f 	andeq	r8, r2, #-1140850688	; 0xbc000000
 3ec:	00010100 	andeq	r0, r1, r0, lsl #2
 3f0:	00000205 	andeq	r0, r0, r5, lsl #4
 3f4:	e8030000 	stmda	r3, {}	; <UNPREDICTABLE>
 3f8:	6875010b 	ldmdavs	r5!, {r0, r1, r3, r8}^
 3fc:	142b0259 	strtne	r0, [fp], #-601	; 0x259
 400:	0221779f 	eoreq	r7, r1, #41680896	; 0x27c0000
 404:	01010004 	tsteq	r1, r4
 408:	00020500 	andeq	r0, r2, r0, lsl #10
 40c:	03000000 	movweq	r0, #0
 410:	67010c89 	strvs	r0, [r1, -r9, lsl #25]
 414:	e6085968 	str	r5, [r8], -r8, ror #18
 418:	68912308 	ldmvs	r1, {r3, r8, r9, sp}
 41c:	00040221 	andeq	r0, r4, r1, lsr #4
 420:	05000101 	streq	r0, [r0, #-257]	; 0x101
 424:	00000002 	andeq	r0, r0, r2
 428:	0cac0300 	stceq	3, cr0, [ip]
 42c:	59687501 	stmdbpl	r8!, {r0, r8, sl, ip, sp, lr}^
 430:	25029f08 	strcs	r9, [r2, #-3848]	; 0xf08
 434:	21230814 	teqcs	r3, r4, lsl r8
 438:	01000402 	tsteq	r0, r2, lsl #8
 43c:	02050001 	andeq	r0, r5, #1
 440:	00000000 	andeq	r0, r0, r0
 444:	010ccd03 	tsteq	ip, r3, lsl #26
 448:	bb596867 	bllt	165a5ec <RTCUseSet+0x165a5ec>
 44c:	91162502 	tstls	r6, r2, lsl #10
 450:	04022168 	streq	r2, [r2], #-360	; 0x168
 454:	00010100 	andeq	r0, r1, r0, lsl #2
 458:	00000205 	andeq	r0, r0, r5, lsl #4
 45c:	e6030000 	str	r0, [r3], -r0
 460:	d103010c 	tstle	r3, ip, lsl #2
 464:	75c13c00 	strbvc	r3, [r1, #3072]	; 0xc00
 468:	414fc2a3 	smlaltbmi	ip, pc, r3, r2	; <UNPREDICTABLE>
 46c:	847a5a4f 	ldrbthi	r5, [sl], #-2639	; 0xa4f
 470:	92bff8f3 	adcsls	pc, pc, #15925248	; 0xf30000
 474:	a0c092bd 	strhge	r9, [r0], #45	; 0x2d
 478:	bdc0dce8 	stcllt	12, cr13, [r0, #928]	; 0x3a0
 47c:	01000302 	tsteq	r0, r2, lsl #6
 480:	02050001 	andeq	r0, r5, #1
 484:	00000000 	andeq	r0, r0, r0
 488:	010ea203 	tsteq	lr, r3, lsl #4
 48c:	214f4150 	cmpcs	pc, r0, asr r1	; <UNPREDICTABLE>
 490:	01000402 	tsteq	r0, r2, lsl #8
 494:	02050001 	andeq	r0, r5, #1
 498:	00000000 	andeq	r0, r0, r0
 49c:	010ec303 	tsteq	lr, r3, lsl #6
 4a0:	024b415c 	subeq	r4, fp, #92, 2
 4a4:	01010003 	tsteq	r1, r3

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
   4:	5344504c 	movtpl	r5, #16460	; 0x404c
   8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
   c:	6c617672 	stclvs	6, cr7, [r1], #-456	; 0xfffffe38
  10:	00746553 	rsbseq	r6, r4, r3, asr r5
  14:	32496c75 	subcc	r6, r9, #29952	; 0x7500
  18:	6b6c4343 	blvs	1b10d2c <RTCUseSet+0x1b10d2c>
  1c:	71657246 	cmnvc	r5, r6, asr #4
  20:	2f2e2e00 	svccs	0x002e2e00
  24:	6d637270 	sfmvs	f7, 2, [r3, #-448]!	; 0xfffffe40
  28:	5000632e 	andpl	r6, r0, lr, lsr #6
  2c:	4c4d4352 	mcrrmi	3, 5, r4, sp, cr2
  30:	45534450 	ldrbmi	r4, [r3, #-1104]	; 0x450
  34:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  38:	43545200 	cmpmi	r4, #0, 4
  3c:	53657355 	cmnpl	r5, #1409286145	; 0x54000001
  40:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
  44:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
  48:	75006575 	strvc	r6, [r0, #-1397]	; 0x575
  4c:	67655273 			; <UNDEFINED> instruction: 0x67655273
  50:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
  54:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
  58:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
  5c:	74537075 	ldrbvc	r7, [r3], #-117	; 0x75
  60:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
  64:	7a697300 	bvc	1a5cc6c <RTCUseSet+0x1a5cc6c>
  68:	70797465 	rsbsvc	r7, r9, r5, ror #8
  6c:	52500065 	subspl	r0, r0, #101	; 0x65
  70:	69484d43 	stmdbvs	r8, {r0, r1, r6, r8, sl, fp, lr}^
  74:	6e726562 	cdpvs	5, 7, cr6, cr2, cr2, {3}
  78:	45657461 	strbmi	r7, [r5, #-1121]!	; 0x461
  7c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  80:	6c6c7500 	cfstr64vs	mvdx7, [ip], #-0
  84:	6365734d 	cmnvs	r5, #872415233	; 0x34000001
  88:	526c7500 	rsbpl	r7, ip, #0, 10
  8c:	64416765 	strbvs	r6, [r1], #-1893	; 0x765
  90:	75007264 	strvc	r7, [r0, #-612]	; 0x264
  94:	6c65446c 	cfstrdvs	mvd4, [r5], #-432	; 0xfffffe50
  98:	52007961 	andpl	r7, r0, #1589248	; 0x184000
  9c:	31554354 	cmpcc	r5, r4, asr r3
  a0:	65534d36 	ldrbvs	r4, [r3, #-3382]	; 0xd36
  a4:	67655263 	strbvs	r5, [r5, -r3, ror #4]!
  a8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
  ac:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
  b0:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
  b4:	50006575 	andpl	r6, r0, r5, ror r5
  b8:	484d4352 	stmdami	sp, {r1, r4, r6, r8, r9, lr}^
  bc:	72656269 	rsbvc	r6, r5, #-1879048186	; 0x90000006
  c0:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
  c4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
  c8:	6f537075 	svcvs	0x00537075
  cc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
  d0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  d4:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
  d8:	7473526c 	ldrbtvc	r5, [r3], #-620	; 0x26c
  dc:	00676552 	rsbeq	r6, r7, r2, asr r5
  e0:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
  e4:	52424948 	subpl	r4, r2, #72, 18	; 0x120000
  e8:	65526765 	ldrbvs	r6, [r2, #-1893]	; 0x765
  ec:	75006461 	strvc	r6, [r0, #-1121]	; 0x461
  f0:	4950476c 	ldmdbmi	r0, {r2, r3, r5, r6, r8, r9, sl, lr}^
  f4:	6e69504f 	cdpvs	0, 6, cr5, cr9, cr15, {2}
  f8:	43525000 	cmpmi	r2, #0
  fc:	4354524d 	cmpmi	r4, #-805306364	; 0xd0000004
 100:	6374614d 	cmnvs	r4, #1073741843	; 0x40000013
 104:	74654768 	strbtvc	r4, [r5], #-1896	; 0x768
 108:	43525000 	cmpmi	r2, #0
 10c:	44504c4d 	ldrbmi	r4, [r0], #-3149	; 0xc4d
 110:	6b615753 	blvs	1855e64 <RTCUseSet+0x1855e64>
 114:	47705565 	ldrbmi	r5, [r0, -r5, ror #10]!
 118:	534f4950 	movtpl	r4, #63824	; 0xf950
 11c:	63656c65 	cmnvs	r5, #25856	; 0x6500
 120:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
 124:	75506f4c 	ldrbvc	r6, [r0, #-3916]	; 0xf4c
 128:	4465736c 	strbtmi	r7, [r5], #-876	; 0x36c
 12c:	75007669 	strvc	r7, [r0, #-1641]	; 0x669
 130:	6b6c436c 	blvs	1b10ee8 <RTCUseSet+0x1b10ee8>
 134:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
 138:	65520073 	ldrbvs	r0, [r2, #-115]	; 0x73
 13c:	42796461 	rsbsmi	r6, r9, #1627389952	; 0x61000000
 140:	50007469 	andpl	r7, r0, r9, ror #8
 144:	494d4352 	stmdbmi	sp, {r1, r4, r6, r8, r9, lr}^
 148:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
 14c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 150:	43525000 	cmpmi	r2, #0
 154:	434f534d 	movtmi	r5, #62285	; 0xf34d
 158:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
 15c:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
 160:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
 164:	72656870 	rsbvc	r6, r5, #112, 16	; 0x700000
 168:	50006c61 	andpl	r6, r0, r1, ror #24
 16c:	434d4352 	movtmi	r4, #54098	; 0xd352
 170:	30323343 	eorscc	r3, r2, r3, asr #6
 174:	55434d30 	strbpl	r4, [r3, #-3376]	; 0xd30
 178:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
 17c:	43525000 	cmpmi	r2, #0
 180:	7265504d 	rsbvc	r5, r5, #77	; 0x4d
 184:	65687069 	strbvs	r7, [r8, #-105]!	; 0x69
 188:	436c6172 	cmnmi	ip, #-2147483620	; 0x8000001c
 18c:	69446b6c 	stmdbvs	r4, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
 190:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 194:	63750065 	cmnvs	r5, #101	; 0x65
 198:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
 19c:	52500078 	subspl	r0, r0, #120	; 0x78
 1a0:	504c4d43 	subpl	r4, ip, r3, asr #26
 1a4:	61575344 	cmpvs	r7, r4, asr #6
 1a8:	7075656b 	rsbsvc	r6, r5, fp, ror #10
 1ac:	73756143 	cmnvc	r5, #-1073741808	; 0xc0000010
 1b0:	74654765 	strbtvc	r4, [r5], #-1893	; 0x765
 1b4:	43525000 	cmpmi	r2, #0
 1b8:	6269484d 	rsbvs	r4, r9, #5046272	; 0x4d0000
 1bc:	616e7265 	cmnvs	lr, r5, ror #4
 1c0:	61576574 	cmpvs	r7, r4, ror r5
 1c4:	7075656b 	rsbsvc	r6, r5, fp, ror #10
 1c8:	73756143 	cmnvc	r5, #-1073741808	; 0xc0000010
 1cc:	74654765 	strbtvc	r4, [r5], #-1893	; 0x765
 1d0:	43525000 	cmpmi	r2, #0
 1d4:	7265504d 	rsbvc	r5, r5, #77	; 0x4d
 1d8:	65687069 	strbvs	r7, [r8, #-105]!	; 0x69
 1dc:	436c6172 	cmnmi	ip, #-2147483620	; 0x8000001c
 1e0:	6b636f6c 	blvs	18dbf98 <RTCUseSet+0x18dbf98>
 1e4:	00746547 	rsbseq	r6, r4, r7, asr #10
 1e8:	734d7375 	movtvc	r7, #54133	; 0xd375
 1ec:	50006365 	andpl	r6, r0, r5, ror #6
 1f0:	524d4352 	subpl	r4, sp, #1207959553	; 0x48000001
 1f4:	6e494354 	mcrvs	3, 2, r4, cr9, cr4, {2}
 1f8:	47657355 			; <UNDEFINED> instruction: 0x47657355
 1fc:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 200:	5069486c 	rsbpl	r4, r9, ip, ror #16
 204:	65736c75 	ldrbvs	r6, [r3, #-3189]!	; 0xc75
 208:	00766944 	rsbseq	r6, r6, r4, asr #18
 20c:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 210:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
 214:	72656870 	rsbvc	r6, r5, #112, 16	; 0x700000
 218:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
 21c:	616e456b 	cmnvs	lr, fp, ror #10
 220:	00656c62 	rsbeq	r6, r5, r2, ror #24
 224:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 228:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
 22c:	72656870 	rsbvc	r6, r5, #112, 16	; 0x700000
 230:	74536c61 	ldrbvc	r6, [r3], #-3169	; 0xc61
 234:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 238:	00746547 	rsbseq	r6, r4, r7, asr #10
 23c:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 240:	55746e49 	ldrbpl	r6, [r4, #-3657]!	; 0xe49
 244:	6765726e 	strbvs	r7, [r5, -lr, ror #4]!
 248:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
 24c:	52500072 	subspl	r0, r0, #114	; 0x72
 250:	505f4d43 	subspl	r4, pc, r3, asr #26
 254:	70697265 	rsbvc	r7, r9, r5, ror #4
 258:	67655268 	strbvs	r5, [r5, -r8, ror #4]!
 25c:	73694c73 	cmnvc	r9, #29440	; 0x7300
 260:	66700074 			; <UNDEFINED> instruction: 0x66700074
 264:	6e61486e 	cdpvs	8, 6, cr4, cr1, cr14, {3}
 268:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 26c:	4d6c7500 	cfstr64mi	mvdx7, [ip, #-0]
 270:	4665646f 	strbtmi	r6, [r5], -pc, ror #8
 274:	7367616c 	cmnvc	r7, #108, 2
 278:	43525000 	cmpmi	r2, #0
 27c:	52434f4d 	subpl	r4, r3, #308	; 0x134
 280:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
 284:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 288:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
 28c:	546c7500 	strbtpl	r7, [ip], #-1280	; 0x500
 290:	736b6369 	cmnvc	fp, #-1543503871	; 0xa4000001
 294:	736e7500 	cmnvc	lr, #0, 10
 298:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 29c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 2a0:	50007261 	andpl	r7, r0, r1, ror #4
 2a4:	534d4352 	movtpl	r4, #54098	; 0xd352
 2a8:	65527379 	ldrbvs	r7, [r2, #-889]	; 0x379
 2ac:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
 2b0:	65737561 	ldrbvs	r7, [r3, #-1377]!	; 0x561
 2b4:	00746547 	rsbseq	r6, r4, r7, asr #10
 2b8:	55435452 	strbpl	r5, [r3, #-1106]	; 0x452
 2bc:	65533233 	ldrbvs	r3, [r3, #-563]	; 0x233
 2c0:	67655263 	strbvs	r5, [r5, -r3, ror #4]!
 2c4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
 2c8:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 2cc:	526b6c43 	rsbpl	r6, fp, #17152	; 0x4300
 2d0:	75006765 	strvc	r6, [r0, #-1893]	; 0x765
 2d4:	69446c6c 	stmdbvs	r4, {r2, r3, r5, r6, sl, fp, sp, lr}^
 2d8:	6c750076 	ldclvs	0, cr0, [r5], #-472	; 0xfffffe28
 2dc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
 2e0:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	; <UNPREDICTABLE>
 2e4:	2f656d6f 	svccs	0x00656d6f
 2e8:	6f6e6976 	svcvs	0x006e6976
 2ec:	43432f64 	movtmi	r2, #16228	; 0x3f64
 2f0:	30303233 	eorscc	r3, r0, r3, lsr r2
 2f4:	4b44535f 	blmi	1115078 <RTCUseSet+0x1115078>
 2f8:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 2fc:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 300:	2f6b6473 	svccs	0x006b6473
 304:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 308:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 30c:	63672f62 	cmnvs	r7, #392	; 0x188
 310:	52500063 	subspl	r0, r0, #99	; 0x63
 314:	69484d43 	stmdbvs	r8, {r0, r1, r6, r8, sl, fp, lr}^
 318:	6e726562 	cdpvs	5, 7, cr6, cr2, cr2, {3}
 31c:	57657461 	strbpl	r7, [r5, -r1, ror #8]!
 320:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
 324:	49504770 	ldmdbmi	r0, {r4, r5, r6, r8, r9, sl, lr}^
 328:	6c65534f 	stclvs	3, cr5, [r5], #-316	; 0xfffffec4
 32c:	00746365 	rsbseq	r6, r4, r5, ror #6
 330:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 334:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 338:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 33c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 340:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 344:	5000746e 	andpl	r7, r0, lr, ror #8
 348:	484d4352 	stmdami	sp, {r1, r4, r6, r8, r9, lr}^
 34c:	65524249 	ldrbvs	r4, [r2, #-585]	; 0x249
 350:	69725767 	ldmdbvs	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, ip, lr}^
 354:	50006574 	andpl	r6, r0, r4, ror r5
 358:	524d4352 	subpl	r4, sp, #1207959553	; 0x48000001
 35c:	614d4354 	cmpvs	sp, r4, asr r3
 360:	53686374 	cmnpl	r8, #116, 6	; 0xd0000001
 364:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 368:	746e4973 	strbtvc	r4, [lr], #-2419	; 0x973
 36c:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
 370:	43525000 	cmpmi	r2, #0
 374:	6269484d 	rsbvs	r4, r9, #5046272	; 0x4d0000
 378:	616e7265 	cmnvs	lr, r5, ror #4
 37c:	61576574 	cmpvs	r7, r4, ror r5
 380:	7075656b 	rsbsvc	r6, r5, fp, ror #10
 384:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 388:	69446563 	stmdbvs	r4, {r0, r1, r5, r6, r8, sl, sp, lr}^
 38c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 390:	52500065 	subspl	r0, r0, #101	; 0x65
 394:	434d4d43 	movtmi	r4, #56643	; 0xdd43
 398:	73655255 	cmnvc	r5, #1342177285	; 0x50000005
 39c:	50007465 	andpl	r7, r0, r5, ror #8
 3a0:	524d4352 	subpl	r4, sp, #1207959553	; 0x48000001
 3a4:	65474354 	strbvs	r4, [r7, #-852]	; 0x354
 3a8:	73750074 	cmnvc	r5, #116	; 0x74
 3ac:	63617246 	cmnvs	r1, #1610612740	; 0x60000004
 3b0:	36317500 	ldrtcc	r7, [r1], -r0, lsl #10
 3b4:	6365734d 	cmnvs	r5, #872415233	; 0x34000001
 3b8:	536c7500 	cmnpl	ip, #0, 10
 3bc:	00736365 	rsbseq	r6, r3, r5, ror #6
 3c0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 3c4:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 3c8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 3cc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 3d0:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
 3d4:	64704c6c 	ldrbtvs	r4, [r0], #-3180	; 0xc6c
 3d8:	6b615773 	blvs	18561ac <RTCUseSet+0x18561ac>
 3dc:	53707565 	cmnpl	r0, #423624704	; 0x19400000
 3e0:	50006372 	andpl	r6, r0, r2, ror r3
 3e4:	534d4352 	movtpl	r4, #54098	; 0xd352
 3e8:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
 3ec:	74436b6c 	strbvc	r6, [r3], #-2924	; 0xb6c
 3f0:	74614d72 	strbtvc	r4, [r1], #-3442	; 0xd72
 3f4:	65476863 	strbvs	r6, [r7, #-2147]	; 0x863
 3f8:	52500074 	subspl	r0, r0, #116	; 0x74
 3fc:	6e494d43 	cdpvs	13, 4, cr4, cr9, cr3, {2}
 400:	61745374 	cmnvs	r4, r4, ror r3
 404:	00737574 	rsbseq	r7, r3, r4, ror r5
 408:	636e4962 	cmnvs	lr, #1605632	; 0x188000
 40c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
 410:	73627553 	cmnvc	r2, #348127232	; 0x14c00000
 414:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
 418:	4274006d 	rsbsmi	r0, r4, #109	; 0x6d
 41c:	656c6f6f 	strbvs	r6, [ip, #-3951]!	; 0xf6f
 420:	5f006e61 	svcpl	0x00006e61
 424:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 428:	7265505f 	rsbvc	r5, r5, #95	; 0x5f
 42c:	65687069 	strbvs	r7, [r8, #-105]!	; 0x69
 430:	526c6172 	rsbpl	r6, ip, #-2147483620	; 0x8000001c
 434:	5f736765 	svcpl	0x00736765
 438:	476c7500 	strbmi	r7, [ip, -r0, lsl #10]!
 43c:	424f4950 	submi	r4, pc, #80, 18	; 0x140000
 440:	614d7469 	cmpvs	sp, r9, ror #8
 444:	6c750070 	ldclvs	0, cr0, [r5], #-448	; 0xfffffe40
 448:	4354526c 	cmpmi	r4, #108, 4	; 0xc0000006
 44c:	006c6156 	rsbeq	r6, ip, r6, asr r1
 450:	6f4c6375 	svcvs	0x004c6375
 454:	7500706f 	strvc	r7, [r0, #-111]	; 0x6f
 458:	734d3233 	movtvc	r3, #53811	; 0xd233
 45c:	50006365 	andpl	r6, r0, r5, ror #6
 460:	484d4352 	stmdami	sp, {r1, r4, r6, r8, r9, lr}^
 464:	72656269 	rsbvc	r6, r5, #-1879048186	; 0x90000006
 468:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
 46c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
 470:	6c617672 	stclvs	6, cr7, [r1], #-456	; 0xfffffe38
 474:	00746553 	rsbseq	r6, r4, r3, asr r5
 478:	74536c75 	ldrbvc	r6, [r3], #-3189	; 0xc75
 47c:	506b6361 	rsbpl	r6, fp, r1, ror #6
 480:	50007274 	andpl	r7, r0, r4, ror r2
 484:	444d4352 	strbmi	r4, [sp], #-850	; 0x352
 488:	53706565 	cmnpl	r0, #423624704	; 0x19400000
 48c:	7065656c 	rsbvc	r6, r5, ip, ror #10
 490:	65746e45 	ldrbvs	r6, [r4, #-3653]!	; 0xe45
 494:	52500072 	subspl	r0, r0, #114	; 0x72
 498:	54524d43 	ldrbpl	r4, [r2], #-3395	; 0xd43
 49c:	74655343 	strbtvc	r5, [r5], #-835	; 0x343
 4a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 4a4:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 4a8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 4ac:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 4b0:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
 4b4:	33554354 	cmpcc	r5, #84, 6	; 0x50000001
 4b8:	63655332 	cmnvs	r5, #-939524096	; 0xc8000000
 4bc:	52676552 	rsbpl	r6, r7, #343932928	; 0x14800000
 4c0:	00646165 	rsbeq	r6, r4, r5, ror #2
 4c4:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 4c8:	7265505f 	rsbvc	r5, r5, #95	; 0x5f
 4cc:	52687069 	rsbpl	r7, r8, #105	; 0x69
 4d0:	5f736765 	svcpl	0x00736765
 4d4:	54520074 	ldrbpl	r0, [r2], #-116	; 0x74
 4d8:	36315543 	ldrtcc	r5, [r1], -r3, asr #10
 4dc:	6365534d 	cmnvs	r5, #872415233	; 0x34000001
 4e0:	52676552 	rsbpl	r6, r7, #343932928	; 0x14800000
 4e4:	00646165 	rsbeq	r6, r4, r5, ror #2
 4e8:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 4ec:	44746e49 	ldrbtmi	r6, [r4], #-3657	; 0xe49
 4f0:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 4f4:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
 4f8:	6765526c 	strbvs	r5, [r5, -ip, ror #4]!
 4fc:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
 500:	52500065 	subspl	r0, r0, #101	; 0x65
 504:	65504d43 	ldrbvs	r4, [r0, #-3395]	; 0xd43
 508:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 50c:	6c617265 	sfmvs	f7, 2, [r1], #-404	; 0xfffffe6c
 510:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
 514:	52500074 	subspl	r0, r0, #116	; 0x74
 518:	52534d43 	subspl	r4, r3, #4288	; 0x10c0
 51c:	65524d41 	ldrbvs	r4, [r2, #-3393]	; 0xd41
 520:	746e6574 	strbtvc	r6, [lr], #-1396	; 0x574
 524:	456e6f69 	strbmi	r6, [lr, #-3945]!	; 0xf69
 528:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 52c:	52500065 	subspl	r0, r0, #101	; 0x65
 530:	504c4d43 	subpl	r4, ip, r3, asr #26
 534:	61575344 	cmpvs	r7, r4, asr #6
 538:	7075656b 	rsbsvc	r6, r5, fp, ror #10
 53c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 540:	69446563 	stmdbvs	r4, {r0, r1, r5, r6, r8, sl, sp, lr}^
 544:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 548:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 54c:	46746e49 	ldrbtmi	r6, [r4], -r9, asr #28
 550:	7367616c 	cmnvc	r7, #108, 2
 554:	43525000 	cmpmi	r2, #0
 558:	656c534d 	strbvs	r5, [ip, #-845]!	; 0x34d
 55c:	6e457065 	cdpvs	0, 4, cr7, cr5, cr5, {3}
 560:	00726574 	rsbseq	r6, r2, r4, ror r5
 564:	49486c75 	stmdbmi	r8, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 568:	6b615742 	blvs	1856278 <RTCUseSet+0x1856278>
 56c:	72537075 	subsvc	r7, r3, #117	; 0x75
 570:	6c750063 	ldclvs	0, cr0, [r5], #-396	; 0xfffffe74
 574:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
 578:	72746e43 	rsbsvc	r6, r4, #1072	; 0x430
 57c:	43525000 	cmpmi	r2, #0
 580:	6f6c534d 	svcvs	0x006c534d
 584:	6b6c4377 	blvs	1b11368 <RTCUseSet+0x1b11368>
 588:	4d727443 	cfldrdmi	mvd7, [r2, #-268]!	; 0xfffffef4
 58c:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 590:	00746553 	rsbseq	r6, r4, r3, asr r5
 594:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 598:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
 59c:	6b636f6c 	blvs	18dc354 <RTCUseSet+0x18dc354>
 5a0:	71657246 	cmnvc	r5, r6, asr #4
 5a4:	00746553 	rsbseq	r6, r4, r3, asr r5
 5a8:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 5ac:	5344504c 	movtpl	r5, #16460	; 0x404c
 5b0:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
 5b4:	6f537075 	svcvs	0x00537075
 5b8:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
 5bc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 5c0:	5000656c 	andpl	r6, r0, ip, ror #10
 5c4:	534d4352 	movtpl	r4, #54098	; 0xd352
 5c8:	524d4152 	subpl	r4, sp, #-2147483628	; 0x80000014
 5cc:	6e657465 	cdpvs	4, 6, cr7, cr5, cr5, {3}
 5d0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 5d4:	61736944 	cmnvs	r3, r4, asr #18
 5d8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 5dc:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 5e0:	776f6c53 			; <UNDEFINED> instruction: 0x776f6c53
 5e4:	436b6c43 	cmnmi	fp, #17152	; 0x4300
 5e8:	65477274 	strbvs	r7, [r7, #-628]	; 0x274
 5ec:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
 5f0:	56676552 			; <UNDEFINED> instruction: 0x56676552
 5f4:	49006c61 	stmdbmi	r0, {r0, r5, r6, sl, fp, sp, lr}
 5f8:	43545273 	cmpmi	r4, #805306375	; 0x30000007
 5fc:	64657355 	strbtvs	r7, [r5], #-853	; 0x355
 600:	43525000 	cmpmi	r2, #0
 604:	44504c4d 	ldrbmi	r4, [r0], #-3149	; 0xc4d
 608:	73655253 	cmnvc	r5, #805306373	; 0x30000005
 60c:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
 610:	6f666e49 	svcvs	0x00666e49
 614:	00746553 	rsbseq	r6, r4, r3, asr r5
 618:	20554e47 	subscs	r4, r5, r7, asr #28
 61c:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 620:	20322e38 	eorscs	r2, r2, r8, lsr lr
 624:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 628:	20626d75 	rsbcs	r6, r2, r5, ror sp
 62c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 630:	6f633d75 	svcvs	0x00633d75
 634:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 638:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 63c:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 640:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 644:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 648:	20393963 	eorscs	r3, r9, r3, ror #18
 64c:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 650:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 654:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 658:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 65c:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 660:	6164662d 	cmnvs	r4, sp, lsr #12
 664:	732d6174 	teqvc	sp, #116, 2
 668:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 66c:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 670:	6c436c75 	mcrrvs	12, 7, r6, r3, cr5
 674:	466b636f 	strbtmi	r6, [fp], -pc, ror #6
 678:	00716572 	rsbseq	r6, r1, r2, ror r5
 67c:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 680:	52746e49 	rsbspl	r6, r4, #1168	; 0x490
 684:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 688:	00726574 	rsbseq	r6, r2, r4, ror r5
 68c:	79546c75 	ldmdbvc	r4, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 690:	75006570 	strvc	r6, [r0, #-1392]	; 0x570
 694:	69546c6c 	ldmdbvs	r4, {r2, r3, r5, r6, sl, fp, sp, lr}^
 698:	00736b63 	rsbseq	r6, r3, r3, ror #22
 69c:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 6a0:	49435452 	stmdbmi	r3, {r1, r4, r6, sl, ip, lr}^
 6a4:	6573556e 	ldrbvs	r5, [r3, #-1390]!	; 0x56e
 6a8:	00746553 	rsbseq	r6, r4, r3, asr r5
 6ac:	4d435250 	sfmmi	f5, 2, [r3, #-320]	; 0xfffffec0
 6b0:	5252434f 	subspl	r4, r2, #1006632961	; 0x3c000001
 6b4:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 6b8:	57726574 			; <UNDEFINED> instruction: 0x57726574
 6bc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
 6c0:	536c7500 	cmnpl	ip, #0, 10
 6c4:	436d6172 	cmnmi	sp, #-2147483620	; 0x8000001c
 6c8:	65536c6f 	ldrbvs	r6, [r3, #-3183]	; 0xc6f
 6cc:	Address 0x000006cc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  2c:	00000007 	andeq	r0, r0, r7
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  3c:	00000028 	andeq	r0, r0, r8, lsr #32
  40:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  44:	41018e02 	tstmi	r1, r2, lsl #28
  48:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  4c:	00000007 	andeq	r0, r0, r7
  50:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  5c:	0000002a 	andeq	r0, r0, sl, lsr #32
  60:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  64:	41018e02 	tstmi	r1, r2, lsl #28
  68:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  6c:	00000007 	andeq	r0, r0, r7
  70:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  7c:	00000042 	andeq	r0, r0, r2, asr #32
  80:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  84:	41018e02 	tstmi	r1, r2, lsl #28
  88:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  8c:	00000007 	andeq	r0, r0, r7
  90:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  9c:	00000016 	andeq	r0, r0, r6, lsl r0
  a0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  a4:	41018e02 	tstmi	r1, r2, lsl #28
  a8:	0000070d 	andeq	r0, r0, sp, lsl #14
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  b8:	0000001c 	andeq	r0, r0, ip, lsl r0
  bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  c0:	41018e02 	tstmi	r1, r2, lsl #28
  c4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  c8:	00000007 	andeq	r0, r0, r7
  cc:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  d8:	00000024 	andeq	r0, r0, r4, lsr #32
  dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  e4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  f0:	00000034 	andeq	r0, r0, r4, lsr r0
  f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  f8:	100e4101 	andne	r4, lr, r1, lsl #2
  fc:	00070d41 	andeq	r0, r7, r1, asr #26
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 10c:	0000003e 	andeq	r0, r0, lr, lsr r0
 110:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 114:	41018e02 	tstmi	r1, r2, lsl #28
 118:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 11c:	00000007 	andeq	r0, r0, r7
 120:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 12c:	00000064 	andeq	r0, r0, r4, rrx
 130:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 134:	100e4101 	andne	r4, lr, r1, lsl #2
 138:	00070d41 	andeq	r0, r7, r1, asr #26
 13c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 148:	0000004c 	andeq	r0, r0, ip, asr #32
 14c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 150:	100e4101 	andne	r4, lr, r1, lsl #2
 154:	00070d41 	andeq	r0, r7, r1, asr #26
 158:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 164:	000000c0 	andeq	r0, r0, r0, asr #1
 168:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 16c:	200e4101 	andcs	r4, lr, r1, lsl #2
 170:	00070d41 	andeq	r0, r7, r1, asr #26
 174:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 180:	0000009e 	muleq	r0, lr, r0
 184:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 188:	180e4101 	stmdane	lr, {r0, r8, lr}
 18c:	00070d41 	andeq	r0, r7, r1, asr #26
 190:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 19c:	00000044 	andeq	r0, r0, r4, asr #32
 1a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1a4:	180e4101 	stmdane	lr, {r0, r8, lr}
 1a8:	00070d41 	andeq	r0, r7, r1, asr #26
 1ac:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 1b8:	00000054 	andeq	r0, r0, r4, asr r0
 1bc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
 1c0:	87038504 	strhi	r8, [r3, -r4, lsl #10]
 1c4:	41018e02 	tstmi	r1, r2, lsl #28
 1c8:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 1cc:	00000007 	andeq	r0, r0, r7
 1d0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1dc:	0000002c 	andeq	r0, r0, ip, lsr #32
 1e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1e4:	100e4101 	andne	r4, lr, r1, lsl #2
 1e8:	00070d41 	andeq	r0, r7, r1, asr #26
 1ec:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1f8:	00000052 	andeq	r0, r0, r2, asr r0
 1fc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 200:	41018e02 	tstmi	r1, r2, lsl #28
 204:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 208:	00000007 	andeq	r0, r0, r7
 20c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 218:	00000036 	andeq	r0, r0, r6, lsr r0
 21c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 220:	180e4101 	stmdane	lr, {r0, r8, lr}
 224:	00070d41 	andeq	r0, r7, r1, asr #26
 228:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 23c:	100e4101 	andne	r4, lr, r1, lsl #2
 240:	00070d41 	andeq	r0, r7, r1, asr #26
 244:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 250:	00000018 	andeq	r0, r0, r8, lsl r0
 254:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 258:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 25c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 268:	00000036 	andeq	r0, r0, r6, lsr r0
 26c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 270:	100e4101 	andne	r4, lr, r1, lsl #2
 274:	00070d41 	andeq	r0, r7, r1, asr #26
 278:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 284:	0000002e 	andeq	r0, r0, lr, lsr #32
 288:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 28c:	41018e02 	tstmi	r1, r2, lsl #28
 290:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 294:	00000007 	andeq	r0, r0, r7
 298:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2a4:	0000000a 	andeq	r0, r0, sl
 2a8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2ac:	41018e02 	tstmi	r1, r2, lsl #28
 2b0:	0000070d 	andeq	r0, r0, sp, lsl #14
 2b4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2c0:	00000046 	andeq	r0, r0, r6, asr #32
 2c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2c8:	41018e02 	tstmi	r1, r2, lsl #28
 2cc:	0000070d 	andeq	r0, r0, sp, lsl #14
 2d0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2dc:	00000048 	andeq	r0, r0, r8, asr #32
 2e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2e4:	100e4101 	andne	r4, lr, r1, lsl #2
 2e8:	00070d41 	andeq	r0, r7, r1, asr #26
 2ec:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2f8:	00000064 	andeq	r0, r0, r4, rrx
 2fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 300:	100e4101 	andne	r4, lr, r1, lsl #2
 304:	00070d41 	andeq	r0, r7, r1, asr #26
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 314:	0000005e 	andeq	r0, r0, lr, asr r0
 318:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 31c:	41018e02 	tstmi	r1, r2, lsl #28
 320:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 324:	00000007 	andeq	r0, r0, r7
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 334:	00000062 	andeq	r0, r0, r2, rrx
 338:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 33c:	41018e02 	tstmi	r1, r2, lsl #28
 340:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 344:	00000007 	andeq	r0, r0, r7
 348:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 354:	0000001c 	andeq	r0, r0, ip, lsl r0
 358:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 35c:	41018e02 	tstmi	r1, r2, lsl #28
 360:	0000070d 	andeq	r0, r0, sp, lsl #14
 364:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 370:	000000a6 	andeq	r0, r0, r6, lsr #1
 374:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
 378:	87058506 	strhi	r8, [r5, -r6, lsl #10]
 37c:	89038804 	stmdbhi	r3, {r2, fp, pc}
 380:	41018e02 	tstmi	r1, r2, lsl #28
 384:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 388:	00000007 	andeq	r0, r0, r7
 38c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 398:	00000066 	andeq	r0, r0, r6, rrx
 39c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3a0:	41018e02 	tstmi	r1, r2, lsl #28
 3a4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 3a8:	00000007 	andeq	r0, r0, r7
 3ac:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3b8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3c0:	41018e02 	tstmi	r1, r2, lsl #28
 3c4:	0000070d 	andeq	r0, r0, sp, lsl #14
 3c8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 3d4:	0000006a 	andeq	r0, r0, sl, rrx
 3d8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
 3dc:	87038504 	strhi	r8, [r3, -r4, lsl #10]
 3e0:	41018e02 	tstmi	r1, r2, lsl #28
 3e4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 3e8:	00000007 	andeq	r0, r0, r7
 3ec:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 3f8:	00000038 	andeq	r0, r0, r8, lsr r0
 3fc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
 400:	87038504 	strhi	r8, [r3, -r4, lsl #10]
 404:	41018e02 	tstmi	r1, r2, lsl #28
 408:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 40c:	00000007 	andeq	r0, r0, r7
 410:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 41c:	0000005c 	andeq	r0, r0, ip, asr r0
 420:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
 424:	87038504 	strhi	r8, [r3, -r4, lsl #10]
 428:	41018e02 	tstmi	r1, r2, lsl #28
 42c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 430:	00000007 	andeq	r0, r0, r7
 434:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 440:	00000028 	andeq	r0, r0, r8, lsr #32
 444:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 448:	41018e02 	tstmi	r1, r2, lsl #28
 44c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 450:	00000007 	andeq	r0, r0, r7
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 460:	00000028 	andeq	r0, r0, r8, lsr #32
 464:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 468:	41018e02 	tstmi	r1, r2, lsl #28
 46c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 470:	00000007 	andeq	r0, r0, r7
 474:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 480:	0000001c 	andeq	r0, r0, ip, lsl r0
 484:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 488:	41018e02 	tstmi	r1, r2, lsl #28
 48c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 490:	00000007 	andeq	r0, r0, r7
 494:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 4a0:	00000012 	andeq	r0, r0, r2, lsl r0
 4a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 4a8:	41018e02 	tstmi	r1, r2, lsl #28
 4ac:	0000070d 	andeq	r0, r0, sp, lsl #14
 4b0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 4bc:	00000054 	andeq	r0, r0, r4, asr r0
 4c0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 4c4:	41018e02 	tstmi	r1, r2, lsl #28
 4c8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 4cc:	00000007 	andeq	r0, r0, r7
 4d0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 4dc:	00000054 	andeq	r0, r0, r4, asr r0
 4e0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 4e4:	41018e02 	tstmi	r1, r2, lsl #28
 4e8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 4ec:	00000007 	andeq	r0, r0, r7
 4f0:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 4fc:	00000018 	andeq	r0, r0, r8, lsl r0
 500:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 504:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 508:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 514:	0000000c 	andeq	r0, r0, ip
 518:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 51c:	41018e02 	tstmi	r1, r2, lsl #28
 520:	0000070d 	andeq	r0, r0, sp, lsl #14
 524:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 530:	00000018 	andeq	r0, r0, r8, lsl r0
 534:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 538:	41018e02 	tstmi	r1, r2, lsl #28
 53c:	0000070d 	andeq	r0, r0, sp, lsl #14
 540:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 54c:	000000a6 	andeq	r0, r0, r6, lsr #1
 550:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
 554:	87078508 	strhi	r8, [r7, -r8, lsl #10]
 558:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 55c:	8b038a04 	blhi	e2d74 <RTCUseSet+0xe2d74>
 560:	41018e02 	tstmi	r1, r2, lsl #28
 564:	0d41300e 	stcleq	0, cr3, [r1, #-56]	; 0xffffffc8
 568:	00000007 	andeq	r0, r0, r7
 56c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 578:	000000ae 	andeq	r0, r0, lr, lsr #1
 57c:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
 580:	87078508 	strhi	r8, [r7, -r8, lsl #10]
 584:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 588:	8b038a04 	blhi	e2da0 <RTCUseSet+0xe2da0>
 58c:	41018e02 	tstmi	r1, r2, lsl #28
 590:	0d41300e 	stcleq	0, cr3, [r1, #-56]	; 0xffffffc8
 594:	00000007 	andeq	r0, r0, r7
 598:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 5a4:	000000d2 	ldrdeq	r0, [r0], -r2
 5a8:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
 5ac:	87078508 	strhi	r8, [r7, -r8, lsl #10]
 5b0:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 5b4:	8b038a04 	blhi	e2dcc <RTCUseSet+0xe2dcc>
 5b8:	41018e02 	tstmi	r1, r2, lsl #28
 5bc:	0d41300e 	stcleq	0, cr3, [r1, #-56]	; 0xffffffc8
 5c0:	00000007 	andeq	r0, r0, r7
 5c4:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 5d0:	000000ac 	andeq	r0, r0, ip, lsr #1
 5d4:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
 5d8:	87078508 	strhi	r8, [r7, -r8, lsl #10]
 5dc:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
 5e0:	8b038a04 	blhi	e2df8 <RTCUseSet+0xe2df8>
 5e4:	41018e02 	tstmi	r1, r2, lsl #28
 5e8:	0d41300e 	stcleq	0, cr3, [r1, #-56]	; 0xffffffc8
 5ec:	00000007 	andeq	r0, r0, r7
 5f0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 5fc:	000001c6 	andeq	r0, r0, r6, asr #3
 600:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 604:	41018e02 	tstmi	r1, r2, lsl #28
 608:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 60c:	00000007 	andeq	r0, r0, r7
 610:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 61c:	00000020 	andeq	r0, r0, r0, lsr #32
 620:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 624:	41018e02 	tstmi	r1, r2, lsl #28
 628:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 62c:	00000007 	andeq	r0, r0, r7
 630:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 63c:	0000001e 	andeq	r0, r0, lr, lsl r0
 640:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 644:	41018e02 	tstmi	r1, r2, lsl #28
 648:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 64c:	00000007 	andeq	r0, r0, r7

sdhost.o:     file format elf32-littlearm


Disassembly of section .text.SDHostInit:

00000000 <SDHostInit>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 7388 	add.w	r3, r3, #272	; 0x110
   e:	2202      	movs	r2, #2
  10:	601a      	str	r2, [r3, #0]
  12:	bf00      	nop
  14:	687b      	ldr	r3, [r7, #4]
  16:	f503 7388 	add.w	r3, r3, #272	; 0x110
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	f003 0301 	and.w	r3, r3, #1
  20:	2b00      	cmp	r3, #0
  22:	d0f7      	beq.n	14 <SDHostInit+0x14>
  24:	687b      	ldr	r3, [r7, #4]
  26:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  2a:	687a      	ldr	r2, [r7, #4]
  2c:	f502 720b 	add.w	r2, r2, #556	; 0x22c
  30:	6812      	ldr	r2, [r2, #0]
  32:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  36:	601a      	str	r2, [r3, #0]
  38:	bf00      	nop
  3a:	687b      	ldr	r3, [r7, #4]
  3c:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  40:	681b      	ldr	r3, [r3, #0]
  42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  46:	2b00      	cmp	r3, #0
  48:	d1f7      	bne.n	3a <SDHostInit+0x3a>
  4a:	687b      	ldr	r3, [r7, #4]
  4c:	f503 7310 	add.w	r3, r3, #576	; 0x240
  50:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
  54:	601a      	str	r2, [r3, #0]
  56:	687b      	ldr	r3, [r7, #4]
  58:	f503 730a 	add.w	r3, r3, #552	; 0x228
  5c:	687a      	ldr	r2, [r7, #4]
  5e:	f502 720a 	add.w	r2, r2, #552	; 0x228
  62:	6812      	ldr	r2, [r2, #0]
  64:	f442 6260 	orr.w	r2, r2, #3584	; 0xe00
  68:	601a      	str	r2, [r3, #0]
  6a:	687b      	ldr	r3, [r7, #4]
  6c:	f503 730a 	add.w	r3, r3, #552	; 0x228
  70:	687a      	ldr	r2, [r7, #4]
  72:	f502 720a 	add.w	r2, r2, #552	; 0x228
  76:	6812      	ldr	r2, [r2, #0]
  78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  7c:	601a      	str	r2, [r3, #0]
  7e:	bf00      	nop
  80:	687b      	ldr	r3, [r7, #4]
  82:	f503 730a 	add.w	r3, r3, #552	; 0x228
  86:	681b      	ldr	r3, [r3, #0]
  88:	f403 7380 	and.w	r3, r3, #256	; 0x100
  8c:	2b00      	cmp	r3, #0
  8e:	d0f7      	beq.n	80 <SDHostInit+0x80>
  90:	687b      	ldr	r3, [r7, #4]
  92:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  96:	687a      	ldr	r2, [r7, #4]
  98:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  9c:	6812      	ldr	r2, [r2, #0]
  9e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  a2:	601a      	str	r2, [r3, #0]
  a4:	687b      	ldr	r3, [r7, #4]
  a6:	f503 730d 	add.w	r3, r3, #564	; 0x234
  aa:	f04f 32ff 	mov.w	r2, #4294967295
  ae:	601a      	str	r2, [r3, #0]
  b0:	370c      	adds	r7, #12
  b2:	46bd      	mov	sp, r7
  b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  b8:	4770      	bx	lr
  ba:	bf00      	nop

Disassembly of section .text.SDHostCmdReset:

00000000 <SDHostCmdReset>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 730b 	add.w	r3, r3, #556	; 0x22c
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 720b 	add.w	r2, r2, #556	; 0x22c
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  1a:	601a      	str	r2, [r3, #0]
  1c:	bf00      	nop
  1e:	687b      	ldr	r3, [r7, #4]
  20:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  24:	681b      	ldr	r3, [r3, #0]
  26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
  2a:	2b00      	cmp	r3, #0
  2c:	d1f7      	bne.n	1e <SDHostCmdReset+0x1e>
  2e:	370c      	adds	r7, #12
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.SDHostCmdSend:

00000000 <SDHostCmdSend>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  12:	68fa      	ldr	r2, [r7, #12]
  14:	f502 720b 	add.w	r2, r2, #556	; 0x22c
  18:	6812      	ldr	r2, [r2, #0]
  1a:	f442 2260 	orr.w	r2, r2, #917504	; 0xe0000
  1e:	601a      	str	r2, [r3, #0]
  20:	68fb      	ldr	r3, [r7, #12]
  22:	f503 7309 	add.w	r3, r3, #548	; 0x224
  26:	681b      	ldr	r3, [r3, #0]
  28:	f003 0301 	and.w	r3, r3, #1
  2c:	2b00      	cmp	r3, #0
  2e:	d002      	beq.n	36 <SDHostCmdSend+0x36>
  30:	f04f 33ff 	mov.w	r3, #4294967295
  34:	e00a      	b.n	4c <SDHostCmdSend+0x4c>
  36:	68fb      	ldr	r3, [r7, #12]
  38:	f503 7302 	add.w	r3, r3, #520	; 0x208
  3c:	687a      	ldr	r2, [r7, #4]
  3e:	601a      	str	r2, [r3, #0]
  40:	68fb      	ldr	r3, [r7, #12]
  42:	f503 7303 	add.w	r3, r3, #524	; 0x20c
  46:	68ba      	ldr	r2, [r7, #8]
  48:	601a      	str	r2, [r3, #0]
  4a:	2300      	movs	r3, #0
  4c:	4618      	mov	r0, r3
  4e:	3714      	adds	r7, #20
  50:	46bd      	mov	sp, r7
  52:	f85d 7b04 	ldr.w	r7, [sp], #4
  56:	4770      	bx	lr

Disassembly of section .text.SDHostDataNonBlockingWrite:

00000000 <SDHostDataNonBlockingWrite>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7309 	add.w	r3, r3, #548	; 0x224
  10:	681b      	ldr	r3, [r3, #0]
  12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  16:	2b00      	cmp	r3, #0
  18:	d006      	beq.n	28 <SDHostDataNonBlockingWrite+0x28>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	f503 7308 	add.w	r3, r3, #544	; 0x220
  20:	683a      	ldr	r2, [r7, #0]
  22:	601a      	str	r2, [r3, #0]
  24:	2301      	movs	r3, #1
  26:	e000      	b.n	2a <SDHostDataNonBlockingWrite+0x2a>
  28:	2300      	movs	r3, #0
  2a:	4618      	mov	r0, r3
  2c:	370c      	adds	r7, #12
  2e:	46bd      	mov	sp, r7
  30:	f85d 7b04 	ldr.w	r7, [sp], #4
  34:	4770      	bx	lr
  36:	bf00      	nop

Disassembly of section .text.SDHostDataWrite:

00000000 <SDHostDataWrite>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	bf00      	nop
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 7309 	add.w	r3, r3, #548	; 0x224
  12:	681b      	ldr	r3, [r3, #0]
  14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  18:	2b00      	cmp	r3, #0
  1a:	d0f7      	beq.n	c <SDHostDataWrite+0xc>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f503 7308 	add.w	r3, r3, #544	; 0x220
  22:	683a      	ldr	r2, [r7, #0]
  24:	601a      	str	r2, [r3, #0]
  26:	370c      	adds	r7, #12
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.SDHostDataRead:

00000000 <SDHostDataRead>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	bf00      	nop
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 7309 	add.w	r3, r3, #548	; 0x224
  12:	681b      	ldr	r3, [r3, #0]
  14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  18:	2b00      	cmp	r3, #0
  1a:	d0f7      	beq.n	c <SDHostDataRead+0xc>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f503 7308 	add.w	r3, r3, #544	; 0x220
  22:	681a      	ldr	r2, [r3, #0]
  24:	683b      	ldr	r3, [r7, #0]
  26:	601a      	str	r2, [r3, #0]
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.SDHostDataNonBlockingRead:

00000000 <SDHostDataNonBlockingRead>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7309 	add.w	r3, r3, #548	; 0x224
  10:	681b      	ldr	r3, [r3, #0]
  12:	f003 0301 	and.w	r3, r3, #1
  16:	2b00      	cmp	r3, #0
  18:	d007      	beq.n	2a <SDHostDataNonBlockingRead+0x2a>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	f503 7308 	add.w	r3, r3, #544	; 0x220
  20:	681a      	ldr	r2, [r3, #0]
  22:	683b      	ldr	r3, [r7, #0]
  24:	601a      	str	r2, [r3, #0]
  26:	2301      	movs	r3, #1
  28:	e000      	b.n	2c <SDHostDataNonBlockingRead+0x2c>
  2a:	2300      	movs	r3, #0
  2c:	4618      	mov	r0, r3
  2e:	370c      	adds	r7, #12
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.SDHostIntRegister:

00000000 <SDHostIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	20af      	movs	r0, #175	; 0xaf
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	20af      	movs	r0, #175	; 0xaf
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.SDHostIntUnregister:

00000000 <SDHostIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	20af      	movs	r0, #175	; 0xaf
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	20af      	movs	r0, #175	; 0xaf
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .text.SDHostIntEnable:

00000000 <SDHostIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f246 0394 	movw	r3, #24724	; 0x6094
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	683a      	ldr	r2, [r7, #0]
  14:	0f92      	lsrs	r2, r2, #30
  16:	601a      	str	r2, [r3, #0]
  18:	687b      	ldr	r3, [r7, #4]
  1a:	f503 730e 	add.w	r3, r3, #568	; 0x238
  1e:	687a      	ldr	r2, [r7, #4]
  20:	f502 720e 	add.w	r2, r2, #568	; 0x238
  24:	6811      	ldr	r1, [r2, #0]
  26:	683a      	ldr	r2, [r7, #0]
  28:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
  2c:	430a      	orrs	r2, r1
  2e:	601a      	str	r2, [r3, #0]
  30:	370c      	adds	r7, #12
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.SDHostIntDisable:

00000000 <SDHostIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f246 0390 	movw	r3, #24720	; 0x6090
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	683a      	ldr	r2, [r7, #0]
  14:	0f92      	lsrs	r2, r2, #30
  16:	601a      	str	r2, [r3, #0]
  18:	687b      	ldr	r3, [r7, #4]
  1a:	f503 730e 	add.w	r3, r3, #568	; 0x238
  1e:	687a      	ldr	r2, [r7, #4]
  20:	f502 720e 	add.w	r2, r2, #568	; 0x238
  24:	6811      	ldr	r1, [r2, #0]
  26:	683a      	ldr	r2, [r7, #0]
  28:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
  2c:	43d2      	mvns	r2, r2
  2e:	400a      	ands	r2, r1
  30:	601a      	str	r2, [r3, #0]
  32:	370c      	adds	r7, #12
  34:	46bd      	mov	sp, r7
  36:	f85d 7b04 	ldr.w	r7, [sp], #4
  3a:	4770      	bx	lr

Disassembly of section .text.SDHostIntStatus:

00000000 <SDHostIntStatus>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f246 0390 	movw	r3, #24720	; 0x6090
   c:	f2c4 4302 	movt	r3, #17410	; 0x4402
  10:	681b      	ldr	r3, [r3, #0]
  12:	60fb      	str	r3, [r7, #12]
  14:	68fb      	ldr	r3, [r7, #12]
  16:	079b      	lsls	r3, r3, #30
  18:	60fb      	str	r3, [r7, #12]
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	f503 730c 	add.w	r3, r3, #560	; 0x230
  20:	681b      	ldr	r3, [r3, #0]
  22:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
  26:	68fa      	ldr	r2, [r7, #12]
  28:	4313      	orrs	r3, r2
  2a:	60fb      	str	r3, [r7, #12]
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	4618      	mov	r0, r3
  30:	3714      	adds	r7, #20
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.SDHostIntClear:

00000000 <SDHostIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f246 039c 	movw	r3, #24732	; 0x609c
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	683a      	ldr	r2, [r7, #0]
  14:	0f92      	lsrs	r2, r2, #30
  16:	601a      	str	r2, [r3, #0]
  18:	687b      	ldr	r3, [r7, #4]
  1a:	f503 730c 	add.w	r3, r3, #560	; 0x230
  1e:	683a      	ldr	r2, [r7, #0]
  20:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
  24:	601a      	str	r2, [r3, #0]
  26:	370c      	adds	r7, #12
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.SDHostCardErrorMaskSet:

00000000 <SDHostCardErrorMaskSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7392 	add.w	r3, r3, #292	; 0x124
  10:	683a      	ldr	r2, [r7, #0]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.SDHostCardErrorMaskGet:

00000000 <SDHostCardErrorMaskGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 7392 	add.w	r3, r3, #292	; 0x124
   e:	681b      	ldr	r3, [r3, #0]
  10:	4618      	mov	r0, r3
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.SDHostSetExpClk:

00000000 <SDHostSetExpClk>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  12:	68fa      	ldr	r2, [r7, #12]
  14:	f502 720b 	add.w	r2, r2, #556	; 0x22c
  18:	6812      	ldr	r2, [r2, #0]
  1a:	f022 0204 	bic.w	r2, r2, #4
  1e:	601a      	str	r2, [r3, #0]
  20:	68fb      	ldr	r3, [r7, #12]
  22:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  26:	68fa      	ldr	r2, [r7, #12]
  28:	f502 720b 	add.w	r2, r2, #556	; 0x22c
  2c:	6812      	ldr	r2, [r2, #0]
  2e:	f042 0201 	orr.w	r2, r2, #1
  32:	601a      	str	r2, [r3, #0]
  34:	68ba      	ldr	r2, [r7, #8]
  36:	687b      	ldr	r3, [r7, #4]
  38:	fbb2 f3f3 	udiv	r3, r2, r3
  3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40:	617b      	str	r3, [r7, #20]
  42:	68fb      	ldr	r3, [r7, #12]
  44:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  48:	461a      	mov	r2, r3
  4a:	68fb      	ldr	r3, [r7, #12]
  4c:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  50:	681b      	ldr	r3, [r3, #0]
  52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  56:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  5a:	6979      	ldr	r1, [r7, #20]
  5c:	0189      	lsls	r1, r1, #6
  5e:	430b      	orrs	r3, r1
  60:	6013      	str	r3, [r2, #0]
  62:	bf00      	nop
  64:	68fb      	ldr	r3, [r7, #12]
  66:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  6a:	681b      	ldr	r3, [r3, #0]
  6c:	f003 0302 	and.w	r3, r3, #2
  70:	2b00      	cmp	r3, #0
  72:	d0f7      	beq.n	64 <SDHostSetExpClk+0x64>
  74:	68fb      	ldr	r3, [r7, #12]
  76:	f503 730b 	add.w	r3, r3, #556	; 0x22c
  7a:	68fa      	ldr	r2, [r7, #12]
  7c:	f502 720b 	add.w	r2, r2, #556	; 0x22c
  80:	6812      	ldr	r2, [r2, #0]
  82:	f042 0204 	orr.w	r2, r2, #4
  86:	601a      	str	r2, [r3, #0]
  88:	371c      	adds	r7, #28
  8a:	46bd      	mov	sp, r7
  8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  90:	4770      	bx	lr
  92:	bf00      	nop

Disassembly of section .text.SDHostRespGet:

00000000 <SDHostRespGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7304 	add.w	r3, r3, #528	; 0x210
  10:	681a      	ldr	r2, [r3, #0]
  12:	683b      	ldr	r3, [r7, #0]
  14:	601a      	str	r2, [r3, #0]
  16:	683b      	ldr	r3, [r7, #0]
  18:	3304      	adds	r3, #4
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	f502 7205 	add.w	r2, r2, #532	; 0x214
  20:	6812      	ldr	r2, [r2, #0]
  22:	601a      	str	r2, [r3, #0]
  24:	683b      	ldr	r3, [r7, #0]
  26:	3308      	adds	r3, #8
  28:	687a      	ldr	r2, [r7, #4]
  2a:	f502 7206 	add.w	r2, r2, #536	; 0x218
  2e:	6812      	ldr	r2, [r2, #0]
  30:	601a      	str	r2, [r3, #0]
  32:	683b      	ldr	r3, [r7, #0]
  34:	330c      	adds	r3, #12
  36:	687a      	ldr	r2, [r7, #4]
  38:	f502 7207 	add.w	r2, r2, #540	; 0x21c
  3c:	6812      	ldr	r2, [r2, #0]
  3e:	601a      	str	r2, [r3, #0]
  40:	370c      	adds	r7, #12
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	bf00      	nop

Disassembly of section .text.SDHostBlockSizeSet:

00000000 <SDHostBlockSizeSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	807b      	strh	r3, [r7, #2]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 7301 	add.w	r3, r3, #516	; 0x204
  12:	687a      	ldr	r2, [r7, #4]
  14:	f502 7201 	add.w	r2, r2, #516	; 0x204
  18:	6811      	ldr	r1, [r2, #0]
  1a:	887a      	ldrh	r2, [r7, #2]
  1c:	430a      	orrs	r2, r1
  1e:	f3c2 020b 	ubfx	r2, r2, #0, #12
  22:	601a      	str	r2, [r3, #0]
  24:	370c      	adds	r7, #12
  26:	46bd      	mov	sp, r7
  28:	f85d 7b04 	ldr.w	r7, [sp], #4
  2c:	4770      	bx	lr
  2e:	bf00      	nop

Disassembly of section .text.SDHostBlockCountSet:

00000000 <SDHostBlockCountSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	807b      	strh	r3, [r7, #2]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 7301 	add.w	r3, r3, #516	; 0x204
  12:	681b      	ldr	r3, [r3, #0]
  14:	60fb      	str	r3, [r7, #12]
  16:	687b      	ldr	r3, [r7, #4]
  18:	f503 7301 	add.w	r3, r3, #516	; 0x204
  1c:	687a      	ldr	r2, [r7, #4]
  1e:	f502 7201 	add.w	r2, r2, #516	; 0x204
  22:	6811      	ldr	r1, [r2, #0]
  24:	68fa      	ldr	r2, [r7, #12]
  26:	b290      	uxth	r0, r2
  28:	887a      	ldrh	r2, [r7, #2]
  2a:	0412      	lsls	r2, r2, #16
  2c:	4302      	orrs	r2, r0
  2e:	430a      	orrs	r2, r1
  30:	601a      	str	r2, [r3, #0]
  32:	3714      	adds	r7, #20
  34:	46bd      	mov	sp, r7
  36:	f85d 7b04 	ldr.w	r7, [sp], #4
  3a:	4770      	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000451 	andeq	r0, r0, r1, asr r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000164 	andeq	r0, r0, r4, ror #2
  10:	0001e401 	andeq	lr, r1, r1, lsl #8
  14:	00021800 	andeq	r1, r2, r0, lsl #16
	...
  24:	01f00200 	mvnseq	r0, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	b1080103 	tstlt	r8, r3, lsl #2
  34:	04000000 	streq	r0, [r0], #-0
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	0000d207 	andeq	sp, r0, r7, lsl #4
  44:	02c20600 	sbceq	r0, r2, #0, 12
  48:	44010000 	strmi	r0, [r1], #-0
  4c:	00000000 	andeq	r0, r0, r0
  50:	000000ba 	strheq	r0, [r0], -sl
  54:	00699c01 	rsbeq	r9, r9, r1, lsl #24
  58:	5d070000 	stcpl	0, cr0, [r7, #-0]
  5c:	01000001 	tsteq	r0, r1
  60:	00003e44 	andeq	r3, r0, r4, asr #28
  64:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  68:	00830600 	addeq	r0, r3, r0, lsl #12
  6c:	8c010000 	stchi	0, cr0, [r1], {-0}
  70:	00000000 	andeq	r0, r0, r0
  74:	00000038 	andeq	r0, r0, r8, lsr r0
  78:	008d9c01 	addeq	r9, sp, r1, lsl #24
  7c:	5d070000 	stcpl	0, cr0, [r7, #-0]
  80:	01000001 	tsteq	r0, r1
  84:	00003e8c 	andeq	r3, r0, ip, lsl #29
  88:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  8c:	00320800 	eorseq	r0, r2, r0, lsl #16
  90:	af010000 	svcge	0x00010000
  94:	000000d1 	ldrdeq	r0, [r0], -r1
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000058 	andeq	r0, r0, r8, asr r0
  a0:	00d19c01 	sbcseq	r9, r1, r1, lsl #24
  a4:	5d070000 	stcpl	0, cr0, [r7, #-0]
  a8:	01000001 	tsteq	r0, r1
  ac:	00003eaf 	andeq	r3, r0, pc, lsr #29
  b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  b4:	00024e07 	andeq	r4, r2, r7, lsl #28
  b8:	3eaf0100 	fdvcce	f0, f7, f0
  bc:	02000000 	andeq	r0, r0, #0
  c0:	48077091 	stmdami	r7, {r0, r4, r7, ip, sp, lr}
  c4:	01000002 	tsteq	r0, r2
  c8:	0000d8af 	andeq	sp, r0, pc, lsr #17
  cc:	6c910200 	lfmvs	f0, 4, [r1], {0}
  d0:	05040300 	streq	r0, [r4, #-768]	; 0x300
  d4:	00000283 	andeq	r0, r0, r3, lsl #5
  d8:	bc070403 	cfstrslt	mvf0, [r7], {3}
  dc:	08000001 	stmdaeq	r0, {r0}
  e0:	000001c9 	andeq	r0, r0, r9, asr #3
  e4:	0025da01 	eoreq	sp, r5, r1, lsl #20
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00360000 	eorseq	r0, r6, r0
  f0:	9c010000 	stcls	0, cr0, [r1], {-0}
  f4:	00000115 	andeq	r0, r0, r5, lsl r1
  f8:	00015d07 	andeq	r5, r1, r7, lsl #26
  fc:	3eda0100 	cdpcc	1, 13, cr0, cr10, cr0, {0}
 100:	02000000 	andeq	r0, r0, #0
 104:	02077491 	andeq	r7, r7, #-1862270976	; 0x91000000
 108:	01000001 	tsteq	r0, r1
 10c:	00003eda 	ldrdeq	r3, [r0], -sl
 110:	70910200 	addsvc	r0, r1, r0, lsl #4
 114:	01090900 	tsteq	r9, r0, lsl #18
 118:	04010000 	streq	r0, [r1], #-0
 11c:	00000001 	andeq	r0, r0, r1
 120:	00003000 	andeq	r3, r0, r0
 124:	4a9c0100 	bmi	fe70052c <SDHostInit+0xfe70052c>
 128:	0a000001 	beq	134 <.debug_info+0x134>
 12c:	0000015d 	andeq	r0, r0, sp, asr r1
 130:	3e010401 	cdpcc	4, 0, cr0, cr1, cr1, {0}
 134:	02000000 	andeq	r0, r0, #0
 138:	020a7491 	andeq	r7, sl, #-1862270976	; 0x91000000
 13c:	01000001 	tsteq	r0, r1
 140:	003e0104 	eorseq	r0, lr, r4, lsl #2
 144:	91020000 	mrsls	r0, (UNDEF: 2)
 148:	4e090070 	mcrmi	0, 0, r0, cr9, cr0, {3}
 14c:	01000001 	tsteq	r0, r1
 150:	00000124 	andeq	r0, r0, r4, lsr #2
 154:	00320000 	eorseq	r0, r2, r0
 158:	9c010000 	stcls	0, cr0, [r1], {-0}
 15c:	0000017f 	andeq	r0, r0, pc, ror r1
 160:	00015d0a 	andeq	r5, r1, sl, lsl #26
 164:	01240100 	teqeq	r4, r0, lsl #2
 168:	0000003e 	andeq	r0, r0, lr, lsr r0
 16c:	0a749102 	beq	1d2457c <SDHostInit+0x1d2457c>
 170:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
 174:	7f012401 	svcvc	0x00012401
 178:	02000001 	andeq	r0, r0, #1
 17c:	05007091 	streq	r7, [r0, #-145]	; 0x91
 180:	00003e04 	andeq	r3, r0, r4, lsl #28
 184:	01340b00 	teqeq	r4, r0, lsl #22
 188:	43010000 	movwmi	r0, #4096	; 0x1000
 18c:	00002501 	andeq	r2, r0, r1, lsl #10
 190:	00000000 	andeq	r0, r0, r0
 194:	00003800 	andeq	r3, r0, r0, lsl #16
 198:	be9c0100 	fmllte	f0, f4, f0
 19c:	0a000001 	beq	1a8 <.debug_info+0x1a8>
 1a0:	0000015d 	andeq	r0, r0, sp, asr r1
 1a4:	3e014301 	cdpcc	3, 0, cr4, cr1, cr1, {0}
 1a8:	02000000 	andeq	r0, r0, #0
 1ac:	bf0a7491 	svclt	0x000a7491
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	017f0143 	cmneq	pc, r3, asr #2
 1b8:	91020000 	mrsls	r0, (UNDEF: 2)
 1bc:	200c0070 	andcs	r0, ip, r0, ror r0
 1c0:	01000000 	mrseq	r0, (UNDEF: 0)
 1c4:	00000173 	andeq	r0, r0, r3, ror r1
 1c8:	001e0000 	andseq	r0, lr, r0
 1cc:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d0:	000001f3 	strdeq	r0, [r0], -r3
 1d4:	00015d0a 	andeq	r5, r1, sl, lsl #26
 1d8:	01730100 	cmneq	r3, r0, lsl #2
 1dc:	0000003e 	andeq	r0, r0, lr, lsr r0
 1e0:	0a749102 	beq	1d245f0 <SDHostInit+0x1d245f0>
 1e4:	000000c7 	andeq	r0, r0, r7, asr #1
 1e8:	38017301 	stmdacc	r1, {r0, r8, r9, ip, sp, lr}
 1ec:	02000000 	andeq	r0, r0, #0
 1f0:	0c007091 	stceq	0, cr7, [r0], {145}	; 0x91
 1f4:	000000e4 	andeq	r0, r0, r4, ror #1
 1f8:	00019201 	andeq	r9, r1, r1, lsl #4
 1fc:	1a000000 	bne	204 <.debug_info+0x204>
 200:	01000000 	mrseq	r0, (UNDEF: 0)
 204:	0002199c 	muleq	r2, ip, r9
 208:	015d0a00 	cmpeq	sp, r0, lsl #20
 20c:	92010000 	andls	r0, r1, #0
 210:	00003e01 	andeq	r3, r0, r1, lsl #28
 214:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 218:	02b20900 	adcseq	r0, r2, #0, 18
 21c:	c2010000 	andgt	r0, r1, #0
 220:	00000001 	andeq	r0, r0, r1
 224:	00003a00 	andeq	r3, r0, r0, lsl #20
 228:	4e9c0100 	fmlmie	f0, f4, f0
 22c:	0a000002 	beq	23c <.debug_info+0x23c>
 230:	0000015d 	andeq	r0, r0, sp, asr r1
 234:	3e01c201 	cdpcc	2, 0, cr12, cr1, cr1, {0}
 238:	02000000 	andeq	r0, r0, #0
 23c:	290a7491 	stmdbcs	sl, {r0, r4, r7, sl, ip, sp, lr}
 240:	01000001 	tsteq	r0, r1
 244:	003e01c2 	eorseq	r0, lr, r2, asr #3
 248:	91020000 	mrsls	r0, (UNDEF: 2)
 24c:	00090070 	andeq	r0, r9, r0, ror r0
 250:	01000000 	mrseq	r0, (UNDEF: 0)
 254:	000001e2 	andeq	r0, r0, r2, ror #3
 258:	003c0000 	eorseq	r0, ip, r0
 25c:	9c010000 	stcls	0, cr0, [r1], {-0}
 260:	00000283 	andeq	r0, r0, r3, lsl #5
 264:	00015d0a 	andeq	r5, r1, sl, lsl #26
 268:	01e20100 	mvneq	r0, r0, lsl #2
 26c:	0000003e 	andeq	r0, r0, lr, lsr r0
 270:	0a749102 	beq	1d24680 <SDHostInit+0x1d24680>
 274:	00000129 	andeq	r0, r0, r9, lsr #2
 278:	3e01e201 	cdpcc	2, 0, cr14, cr1, cr1, {0}
 27c:	02000000 	andeq	r0, r0, #0
 280:	0b007091 	bleq	1c4cc <SDHostInit+0x1c4cc>
 284:	00000119 	andeq	r0, r0, r9, lsl r1
 288:	3e01fc01 	cdpcc	12, 0, cr15, cr1, cr1, {0}
 28c:	00000000 	andeq	r0, r0, r0
 290:	3a000000 	bcc	298 <.debug_info+0x298>
 294:	01000000 	mrseq	r0, (UNDEF: 0)
 298:	0002bc9c 	muleq	r2, ip, ip
 29c:	015d0a00 	cmpeq	sp, r0, lsl #20
 2a0:	fc010000 	stc2	0, cr0, [r1], {-0}
 2a4:	00003e01 	andeq	r3, r0, r1, lsl #28
 2a8:	6c910200 	lfmvs	f0, 4, [r1], {0}
 2ac:	00029c0d 	andeq	r9, r2, sp, lsl #24
 2b0:	01fe0100 	mvnseq	r0, r0, lsl #2
 2b4:	0000003e 	andeq	r0, r0, lr, lsr r0
 2b8:	00749102 	rsbseq	r9, r4, r2, lsl #2
 2bc:	00001109 	andeq	r1, r0, r9, lsl #2
 2c0:	02200100 	eoreq	r0, r0, #0, 2
 2c4:	00000000 	andeq	r0, r0, r0
 2c8:	00000030 	andeq	r0, r0, r0, lsr r0
 2cc:	02f19c01 	rscseq	r9, r1, #256	; 0x100
 2d0:	5d0a0000 	stcpl	0, cr0, [sl, #-0]
 2d4:	01000001 	tsteq	r0, r1
 2d8:	003e0220 	eorseq	r0, lr, r0, lsr #4
 2dc:	91020000 	mrsls	r0, (UNDEF: 2)
 2e0:	01290a74 	teqeq	r9, r4, ror sl
 2e4:	20010000 	andcs	r0, r1, r0
 2e8:	00003e02 	andeq	r3, r0, r2, lsl #28
 2ec:	70910200 	addsvc	r0, r1, r0, lsl #4
 2f0:	006c0900 	rsbeq	r0, ip, r0, lsl #18
 2f4:	3f010000 	svccc	0x00010000
 2f8:	00000002 	andeq	r0, r0, r2
 2fc:	00001e00 	andeq	r1, r0, r0, lsl #28
 300:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
 304:	0a000003 	beq	318 <.debug_info+0x318>
 308:	0000015d 	andeq	r0, r0, sp, asr r1
 30c:	3e023f01 	cdpcc	15, 0, cr3, cr2, cr1, {0}
 310:	02000000 	andeq	r0, r0, #0
 314:	620a7491 	andvs	r7, sl, #-1862270976	; 0x91000000
 318:	01000002 	tsteq	r0, r2
 31c:	003e023f 	eorseq	r0, lr, pc, lsr r2
 320:	91020000 	mrsls	r0, (UNDEF: 2)
 324:	6c0b0070 	stcvs	0, cr0, [fp], {112}	; 0x70
 328:	01000002 	tsteq	r0, r2
 32c:	003e0255 	eorseq	r0, lr, r5, asr r2
 330:	00000000 	andeq	r0, r0, r0
 334:	001c0000 	andseq	r0, ip, r0
 338:	9c010000 	stcls	0, cr0, [r1], {-0}
 33c:	00000350 	andeq	r0, r0, r0, asr r3
 340:	00015d0a 	andeq	r5, r1, sl, lsl #26
 344:	02550100 	subseq	r0, r5, #0, 2
 348:	0000003e 	andeq	r0, r0, lr, lsr r0
 34c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 350:	00028c09 	andeq	r8, r2, r9, lsl #24
 354:	026c0100 	rsbeq	r0, ip, #0, 2
 358:	00000000 	andeq	r0, r0, r0
 35c:	00000092 	muleq	r0, r2, r0
 360:	03a39c01 			; <UNDEFINED> instruction: 0x03a39c01
 364:	5d0a0000 	stcpl	0, cr0, [sl, #-0]
 368:	01000001 	tsteq	r0, r1
 36c:	003e026c 	eorseq	r0, lr, ip, ror #4
 370:	91020000 	mrsls	r0, (UNDEF: 2)
 374:	020c0a6c 	andeq	r0, ip, #108, 20	; 0x6c000
 378:	6c010000 	stcvs	0, cr0, [r1], {-0}
 37c:	00003e02 	andeq	r3, r0, r2, lsl #28
 380:	68910200 	ldmvs	r1, {r9}
 384:	0000f80a 	andeq	pc, r0, sl, lsl #16
 388:	026d0100 	rsbeq	r0, sp, #0, 2
 38c:	0000003e 	andeq	r0, r0, lr, lsr r0
 390:	0d649102 	stfeqp	f1, [r4, #-8]!
 394:	00000040 	andeq	r0, r0, r0, asr #32
 398:	3e026f01 	cdpcc	15, 0, cr6, cr2, cr1, {0}
 39c:	02000000 	andeq	r0, r0, #0
 3a0:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
 3a4:	00000254 	andeq	r0, r0, r4, asr r2
 3a8:	00029f01 	andeq	r9, r2, r1, lsl #30
 3ac:	4a000000 	bmi	3b4 <.debug_info+0x3b4>
 3b0:	01000000 	mrseq	r0, (UNDEF: 0)
 3b4:	0003d89c 	muleq	r3, ip, r8
 3b8:	015d0a00 	cmpeq	sp, r0, lsl #20
 3bc:	9f010000 	svcls	0x00010000
 3c0:	00003e02 	andeq	r3, r0, r2, lsl #28
 3c4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3c8:	0002a80a 	andeq	sl, r2, sl, lsl #16
 3cc:	029f0100 	addseq	r0, pc, #0, 2
 3d0:	0000017f 	andeq	r0, r0, pc, ror r1
 3d4:	00709102 	rsbseq	r9, r0, r2, lsl #2
 3d8:	00005909 	andeq	r5, r0, r9, lsl #18
 3dc:	02bc0100 	adcseq	r0, ip, #0, 2
 3e0:	00000000 	andeq	r0, r0, r0
 3e4:	0000002e 	andeq	r0, r0, lr, lsr #32
 3e8:	040d9c01 	streq	r9, [sp], #-3073	; 0xc01
 3ec:	5d0a0000 	stcpl	0, cr0, [sl, #-0]
 3f0:	01000001 	tsteq	r0, r1
 3f4:	003e02bc 	ldrhteq	r0, [lr], -ip
 3f8:	91020000 	mrsls	r0, (UNDEF: 2)
 3fc:	01f90a74 	mvnseq	r0, r4, ror sl
 400:	bc010000 	stclt	0, cr0, [r1], {-0}
 404:	00040d02 	andeq	r0, r4, r2, lsl #26
 408:	72910200 	addsvc	r0, r1, #0, 4
 40c:	07020300 	streq	r0, [r2, -r0, lsl #6]
 410:	00000046 	andeq	r0, r0, r6, asr #32
 414:	0000920e 	andeq	r9, r0, lr, lsl #4
 418:	02d30100 	sbcseq	r0, r3, #0, 2
 41c:	00000000 	andeq	r0, r0, r0
 420:	0000003c 	andeq	r0, r0, ip, lsr r0
 424:	5d0a9c01 	stcpl	12, cr9, [sl, #-4]
 428:	01000001 	tsteq	r0, r1
 42c:	003e02d3 	ldrsbteq	r0, [lr], -r3
 430:	91020000 	mrsls	r0, (UNDEF: 2)
 434:	00a60a6c 	adceq	r0, r6, ip, ror #20
 438:	d3010000 	movwle	r0, #4096	; 0x1000
 43c:	00040d02 	andeq	r0, r4, r2, lsl #26
 440:	6a910200 	bvs	fe440c48 <SDHostInit+0xfe440c48>
 444:	0002030d 	andeq	r0, r2, sp, lsl #6
 448:	02d50100 	sbcseq	r0, r5, #0, 2
 44c:	0000003e 	andeq	r0, r0, lr, lsr r0
 450:	00749102 	rsbseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <SDHostInit+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <SDHostInit+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  40:	0b3a0e03 	bleq	e83854 <SDHostInit+0xe83854>
  44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  48:	06120111 			; <UNDEFINED> instruction: 0x06120111
  4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  50:	00130119 	andseq	r0, r3, r9, lsl r1
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0e03 	bleq	e8386c <SDHostInit+0xe8386c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	00001802 	andeq	r1, r0, r2, lsl #16
  64:	3f012e08 	svccc	0x00012e08
  68:	3a0e0319 	bcc	380cd4 <SDHostInit+0x380cd4>
  6c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  70:	11134919 	tstne	r3, r9, lsl r9
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	3f012e09 	svccc	0x00012e09
  84:	3a0e0319 	bcc	380cf0 <SDHostInit+0x380cf0>
  88:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050a0000 	streq	r0, [sl, #-0]
  9c:	3a0e0300 	bcc	380ca4 <SDHostInit+0x380ca4>
  a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	00180213 	andseq	r0, r8, r3, lsl r2
  a8:	012e0b00 	teqeq	lr, r0, lsl #22
  ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  b4:	13491927 	movtne	r1, #39207	; 0x9927
  b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  bc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c0:	00130119 	andseq	r0, r3, r9, lsl r1
  c4:	012e0c00 	teqeq	lr, r0, lsl #24
  c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  d0:	01111927 	tsteq	r1, r7, lsr #18
  d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d8:	01194296 			; <UNDEFINED> instruction: 0x01194296
  dc:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  e0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  e8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  ec:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  f0:	03193f01 	tsteq	r9, #1, 30
  f4:	3b0b3a0e 	blcc	2ce934 <SDHostInit+0x2ce934>
  f8:	11192705 	tstne	r9, r5, lsl #14
  fc:	40061201 	andmi	r1, r6, r1, lsl #4
 100:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 104:	Address 0x00000104 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000ac 	andeq	r0, r0, ip, lsr #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000ba 	strheq	r0, [r0], -sl
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000058 	andeq	r0, r0, r8, asr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000036 	andeq	r0, r0, r6, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000032 	andeq	r0, r0, r2, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000038 	andeq	r0, r0, r8, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001e 	andeq	r0, r0, lr, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000001a 	andeq	r0, r0, sl, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000003a 	andeq	r0, r0, sl, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	0000003c 	andeq	r0, r0, ip, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000003a 	andeq	r0, r0, sl, lsr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000030 	andeq	r0, r0, r0, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000001e 	andeq	r0, r0, lr, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000001c 	andeq	r0, r0, ip, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000092 	muleq	r0, r2, r0
  90:	00000000 	andeq	r0, r0, r0
  94:	0000004a 	andeq	r0, r0, sl, asr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000002e 	andeq	r0, r0, lr, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000000ba 	strheq	r0, [r0], -sl
   8:	00000000 	andeq	r0, r0, r0
   c:	00000038 	andeq	r0, r0, r8, lsr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000058 	andeq	r0, r0, r8, asr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000036 	andeq	r0, r0, r6, lsr r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000030 	andeq	r0, r0, r0, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000032 	andeq	r0, r0, r2, lsr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001a 	andeq	r0, r0, sl, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000003a 	andeq	r0, r0, sl, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000003c 	andeq	r0, r0, ip, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000003a 	andeq	r0, r0, sl, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000030 	andeq	r0, r0, r0, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000001c 	andeq	r0, r0, ip, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000092 	muleq	r0, r2, r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000004a 	andeq	r0, r0, sl, asr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000002e 	andeq	r0, r0, lr, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001f9 	strdeq	r0, [r0], -r9
   4:	003a0002 	eorseq	r0, sl, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
  2c:	2e74736f 	cdpcs	3, 7, cr7, cr4, cr15, {3}
  30:	00010063 	andeq	r0, r1, r3, rrx
  34:	5f776800 	svcpl	0x00776800
  38:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  3c:	00682e73 	rsbeq	r2, r8, r3, ror lr
  40:	00000002 	andeq	r0, r0, r2
  44:	00020500 	andeq	r0, r2, r0, lsl #10
  48:	03000000 	movweq	r0, #0
  4c:	4e0100c4 	cdpmi	0, 0, cr0, cr1, cr4, {6}
  50:	0402005d 	streq	r0, [r2], #-93	; 0x5d
  54:	06200601 	strteq	r0, [r0], -r1, lsl #12
  58:	0200a38a 	andeq	sl, r0, #671088642	; 0x28000002
  5c:	20060104 	andcs	r0, r6, r4, lsl #2
  60:	a36b8a06 	cmnge	fp, #24576	; 0x6000
  64:	040200a3 	streq	r0, [r2], #-163	; 0xa3
  68:	06200601 	strteq	r0, [r0], -r1, lsl #12
  6c:	0267a387 	rsbeq	sl, r7, #469762050	; 0x1c000002
  70:	01010005 	tsteq	r1, r5
  74:	00020500 	andeq	r0, r2, r0, lsl #10
  78:	03000000 	movweq	r0, #0
  7c:	4b01018c 	blmi	406b4 <SDHostInit+0x406b4>
  80:	0402009f 	streq	r0, [r2], #-159	; 0x9f
  84:	06200601 	strteq	r0, [r0], -r1, lsl #12
  88:	00050286 	andeq	r0, r5, r6, lsl #5
  8c:	05000101 	streq	r0, [r0, #-257]	; 0x101
  90:	00000002 	andeq	r0, r0, r2
  94:	01af0300 			; <UNDEFINED> instruction: 0x01af0300
  98:	84a36a01 	strthi	r6, [r3], #2561	; 0xa01
  9c:	215a5d42 	cmpcs	sl, r2, asr #26
  a0:	01000602 	tsteq	r0, r2, lsl #12
  a4:	02050001 	andeq	r0, r5, #1
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0101da03 	tsteq	r1, r3, lsl #20
  b0:	355d875d 	ldrbcc	r8, [sp, #-1885]	; 0x75d
  b4:	00060222 	andeq	r0, r6, r2, lsr #4
  b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
  bc:	00000002 	andeq	r0, r0, r2
  c0:	02840300 	addeq	r0, r4, #0, 6
  c4:	02005c01 	andeq	r5, r0, #256	; 0x100
  c8:	20060104 	andcs	r0, r6, r4, lsl #2
  cc:	02598a06 	subseq	r8, r9, #24576	; 0x6000
  d0:	01010005 	tsteq	r1, r5
  d4:	00020500 	andeq	r0, r2, r0, lsl #10
  d8:	03000000 	movweq	r0, #0
  dc:	5c0102a4 	sfmpl	f0, 4, [r1], {164}	; 0xa4
  e0:	01040200 	mrseq	r0, R12_usr
  e4:	8a062006 	bhi	188104 <SDHostInit+0x188104>
  e8:	00050267 	andeq	r0, r5, r7, ror #4
  ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
  f0:	00000002 	andeq	r0, r0, r2
  f4:	02c30300 	sbceq	r0, r3, #0, 6
  f8:	6b875d01 	blvs	fe1d7504 <SDHostInit+0xfe1d7504>
  fc:	06022235 			; <UNDEFINED> instruction: 0x06022235
 100:	00010100 	andeq	r0, r1, r0, lsl #2
 104:	00000205 	andeq	r0, r0, r5, lsl #4
 108:	f3030000 	vhadd.u8	d0, d3, d0
 10c:	4f5c0102 	svcmi	0x005c0102
 110:	0003023d 	andeq	r0, r3, sp, lsr r2
 114:	05000101 	streq	r0, [r0, #-257]	; 0x101
 118:	00000002 	andeq	r0, r0, r2
 11c:	03920300 	orrseq	r0, r2, #0, 6
 120:	3d414e01 	stclcc	14, cr4, [r1, #-4]
 124:	01000302 	tsteq	r0, r2, lsl #6
 128:	02050001 	andeq	r0, r5, #1
 12c:	00000000 	andeq	r0, r0, r0
 130:	0103c203 	tsteq	r3, r3, lsl #4
 134:	262d4b5c 			; <UNDEFINED> instruction: 0x262d4b5c
 138:	000502bb 			; <UNDEFINED> instruction: 0x000502bb
 13c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 140:	00000002 	andeq	r0, r0, r2
 144:	03e20300 	mvneq	r0, #0, 6
 148:	2d4b5c01 	stclcs	12, cr5, [fp, #-4]
 14c:	0502c925 	streq	ip, [r2, #-2341]	; 0x925
 150:	00010100 	andeq	r0, r1, r0, lsl #2
 154:	00000205 	andeq	r0, r0, r5, lsl #4
 158:	fc030000 	stc2	0, cr0, [r3], {-0}
 15c:	67500103 	ldrbvs	r0, [r0, -r3, lsl #2]
 160:	02219241 	eoreq	r9, r1, #268435460	; 0x10000004
 164:	01010006 	tsteq	r1, r6
 168:	00020500 	andeq	r0, r2, r0, lsl #10
 16c:	03000000 	movweq	r0, #0
 170:	5c0104a0 	cfstrspl	mvf0, [r1], {160}	; 0xa0
 174:	75252d4b 	strvc	r2, [r5, #-3403]!	; 0xd4b
 178:	01000502 	tsteq	r0, r2, lsl #10
 17c:	02050001 	andeq	r0, r5, #1
 180:	00000000 	andeq	r0, r0, r0
 184:	0104bf03 	tsteq	r4, r3, lsl #30
 188:	0502595c 	streq	r5, [r2, #-2396]	; 0x95c
 18c:	00010100 	andeq	r0, r1, r0, lsl #2
 190:	00000205 	andeq	r0, r0, r5, lsl #4
 194:	d5030000 	strle	r0, [r3, #-0]
 198:	4b4e0104 	blmi	13805b0 <SDHostInit+0x13805b0>
 19c:	01000602 	tsteq	r0, r2, lsl #12
 1a0:	02050001 	andeq	r0, r5, #1
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	0104ed03 	tsteq	r4, r3, lsl #26
 1ac:	79a0a36c 	stmibvc	r0!, {r2, r3, r5, r6, r8, r9, sp, pc}
 1b0:	00263bbb 	strhteq	r3, [r6], -fp
 1b4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1b8:	9f8a0620 	svcls	0x008a0620
 1bc:	01000502 	tsteq	r0, r2, lsl #10
 1c0:	02050001 	andeq	r0, r5, #1
 1c4:	00000000 	andeq	r0, r0, r0
 1c8:	01059f03 	tsteq	r5, r3, lsl #30
 1cc:	7575675d 	ldrbvc	r6, [r5, #-1885]!	; 0x75d
 1d0:	00050276 	andeq	r0, r5, r6, ror r2
 1d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1d8:	00000002 	andeq	r0, r0, r2
 1dc:	05bc0300 	ldreq	r0, [ip, #768]!	; 0x300
 1e0:	02bc6a01 	adcseq	r6, ip, #4096	; 0x1000
 1e4:	01010005 	tsteq	r1, r5
 1e8:	00020500 	andeq	r0, r2, r0, lsl #10
 1ec:	03000000 	movweq	r0, #0
 1f0:	6c0105d3 	cfstr32vs	mvfx0, [r1], {211}	; 0xd3
 1f4:	3e2d915d 	mcrcc	1, 1, r9, cr13, cr13, {2}
 1f8:	01000502 	tsteq	r0, r2, lsl #10
 1fc:	Address 0x000001fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f484453 	svcvs	0x00484453
   4:	6e497473 	mcrvs	4, 2, r7, cr9, cr3, {3}
   8:	73694474 	cmnvc	r9, #116, 8	; 0x74000000
   c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
  10:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
  14:	4974736f 	ldmdbmi	r4!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
  18:	6c43746e 	cfstrdvs	mvd7, [r3], {110}	; 0x6e
  1c:	00726165 	rsbseq	r6, r2, r5, ror #2
  20:	6f484453 	svcvs	0x00484453
  24:	6e497473 	mcrvs	4, 2, r7, cr9, cr3, {3}
  28:	67655274 			; <UNDEFINED> instruction: 0x67655274
  2c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
  30:	44530072 	ldrbmi	r0, [r3], #-114	; 0x72
  34:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
  38:	53646d43 	cmnpl	r4, #4288	; 0x10c0
  3c:	00646e65 	rsbeq	r6, r4, r5, ror #28
  40:	69446c75 	stmdbvs	r4, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  44:	68730076 	ldmdavs	r3!, {r1, r2, r4, r5, r6}^
  48:	2074726f 	rsbscs	r7, r4, pc, ror #4
  4c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  54:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  58:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
  5c:	4274736f 	rsbsmi	r7, r4, #-1140850687	; 0xbc000001
  60:	6b636f6c 	blvs	18dbe18 <SDHostInit+0x18dbe18>
  64:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
  68:	00746553 	rsbseq	r6, r4, r3, asr r5
  6c:	6f484453 	svcvs	0x00484453
  70:	61437473 	hvcvs	14147	; 0x3743
  74:	72456472 	subvc	r6, r5, #1912602624	; 0x72000000
  78:	4d726f72 	ldclmi	15, cr6, [r2, #-456]!	; 0xfffffe38
  7c:	536b7361 	cmnpl	fp, #-2080374783	; 0x84000001
  80:	53007465 	movwpl	r7, #1125	; 0x465
  84:	736f4844 	cmnvc	pc, #68, 16	; 0x440000
  88:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
  8c:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
  90:	44530074 	ldrbmi	r0, [r3], #-116	; 0x74
  94:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
  98:	636f6c42 	cmnvs	pc, #16896	; 0x4200
  9c:	756f436b 	strbvc	r4, [pc, #-875]!	; fffffd39 <SDHostInit+0xfffffd39>
  a0:	6553746e 	ldrbvs	r7, [r3, #-1134]	; 0x46e
  a4:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
  a8:	436b6c42 	cmnmi	fp, #16896	; 0x4200
  ac:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
  b0:	736e7500 	cmnvc	lr, #0, 10
  b4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  b8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  bc:	70007261 	andvc	r7, r0, r1, ror #4
  c0:	61446c75 	hvcvs	18117	; 0x46c5
  c4:	70006174 	andvc	r6, r0, r4, ror r1
  c8:	61486e66 	cmpvs	r8, r6, ror #28
  cc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
  d0:	6f6c0072 	svcvs	0x006c0072
  d4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  d8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  dc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e4:	6f484453 	svcvs	0x00484453
  e8:	6e497473 	mcrvs	4, 2, r7, cr9, cr3, {3}
  ec:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
  f0:	73696765 	cmnvc	r9, #26476544	; 0x1940000
  f4:	00726574 	rsbseq	r6, r2, r4, ror r5
  f8:	61436c75 	hvcvs	14021	; 0x36c5
  fc:	6c436472 	cfstrdvs	mvd6, [r3], {114}	; 0x72
 100:	6c75006b 	ldclvs	0, cr0, [r5], #-428	; 0xfffffe54
 104:	61746144 	cmnvs	r4, r4, asr #2
 108:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 10c:	4474736f 	ldrbtmi	r7, [r4], #-879	; 0x36f
 110:	57617461 	strbpl	r7, [r1, -r1, ror #8]!
 114:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
 118:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 11c:	4974736f 	ldmdbmi	r4!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
 120:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
 124:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 128:	496c7500 	stmdbmi	ip!, {r8, sl, ip, sp, lr}^
 12c:	6c46746e 	cfstrdvs	mvd7, [r6], {110}	; 0x6e
 130:	00736761 	rsbseq	r6, r3, r1, ror #14
 134:	6f484453 	svcvs	0x00484453
 138:	61447473 	hvcvs	18243	; 0x4743
 13c:	6f4e6174 	svcvs	0x004e6174
 140:	6f6c426e 	svcvs	0x006c426e
 144:	6e696b63 	vnmulvs.f64	d22, d9, d19
 148:	61655267 	cmnvs	r5, r7, ror #4
 14c:	44530064 	ldrbmi	r0, [r3], #-100	; 0x64
 150:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
 154:	61746144 	cmnvs	r4, r4, asr #2
 158:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
 15c:	426c7500 	rsbmi	r7, ip, #0, 10
 160:	00657361 	rsbeq	r7, r5, r1, ror #6
 164:	20554e47 	subscs	r4, r5, r7, asr #28
 168:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 16c:	20322e38 	eorscs	r2, r2, r8, lsr lr
 170:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 174:	20626d75 	rsbcs	r6, r2, r5, ror sp
 178:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 17c:	6f633d75 	svcvs	0x00633d75
 180:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 184:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 188:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 18c:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 190:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 194:	20393963 	eorscs	r3, r9, r3, ror #18
 198:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 19c:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 1a0:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 1a4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 1a8:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 1ac:	6164662d 	cmnvs	r4, sp, lsr #12
 1b0:	732d6174 	teqvc	sp, #116, 2
 1b4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 1b8:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 1bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 1c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 1c8:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 1cc:	4474736f 	ldrbtmi	r7, [r4], #-879	; 0x36f
 1d0:	4e617461 	cdpmi	4, 6, cr7, cr1, cr1, {3}
 1d4:	6c426e6f 	mcrrvs	14, 6, r6, r2, cr15
 1d8:	696b636f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 1dc:	7257676e 	subsvc	r6, r7, #28835840	; 0x1b80000
 1e0:	00657469 	rsbeq	r7, r5, r9, ror #8
 1e4:	732f2e2e 	teqvc	pc, #736	; 0x2e0
 1e8:	736f6864 	cmnvc	pc, #100, 16	; 0x640000
 1ec:	00632e74 	rsbeq	r2, r3, r4, ror lr
 1f0:	6f6f4274 	svcvs	0x006f4274
 1f4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 1f8:	426c7500 	rsbmi	r7, ip, #0, 10
 1fc:	69536b6c 	ldmdbvs	r3, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
 200:	7500657a 	strvc	r6, [r0, #-1402]	; 0x57a
 204:	6765526c 	strbvs	r5, [r5, -ip, ror #4]!
 208:	006c6156 	rsbeq	r6, ip, r6, asr r1
 20c:	44536c75 	ldrbmi	r6, [r3], #-3189	; 0xc75
 210:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
 214:	006b6c43 	rsbeq	r6, fp, r3, asr #24
 218:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 164 <.debug_str+0x164>
 21c:	69762f65 	ldmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 220:	2f646f6e 	svccs	0x00646f6e
 224:	32334343 	eorscc	r4, r3, #201326593	; 0xc000001
 228:	535f3030 	cmppl	pc, #48	; 0x30
 22c:	632f4b44 	teqvs	pc, #68, 22	; 0x11000
 230:	30323363 	eorscc	r3, r2, r3, ror #6
 234:	64732d30 	ldrbtvs	r2, [r3], #-3376	; 0xd30
 238:	72642f6b 	rsbvc	r2, r4, #428	; 0x1ac
 23c:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 240:	2f62696c 	svccs	0x0062696c
 244:	00636367 	rsbeq	r6, r3, r7, ror #6
 248:	72416c75 	subvc	r6, r1, #29952	; 0x7500
 24c:	6c750067 	ldclvs	0, cr0, [r5], #-412	; 0xfffffe64
 250:	00646d43 	rsbeq	r6, r4, r3, asr #26
 254:	6f484453 	svcvs	0x00484453
 258:	65527473 	ldrbvs	r7, [r2, #-1139]	; 0x473
 25c:	65477073 	strbvs	r7, [r7, #-115]	; 0x73
 260:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
 264:	4d727245 	lfmmi	f7, 2, [r2, #-276]!	; 0xfffffeec
 268:	006b7361 	rsbeq	r7, fp, r1, ror #6
 26c:	6f484453 	svcvs	0x00484453
 270:	61437473 	hvcvs	14147	; 0x3743
 274:	72456472 	subvc	r6, r5, #1912602624	; 0x72000000
 278:	4d726f72 	ldclmi	15, cr6, [r2, #-456]!	; 0xfffffe38
 27c:	476b7361 	strbmi	r7, [fp, -r1, ror #6]!
 280:	6c007465 	cfstrsvs	mvf7, [r0], {101}	; 0x65
 284:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 288:	00746e69 	rsbseq	r6, r4, r9, ror #28
 28c:	6f484453 	svcvs	0x00484453
 290:	65537473 	ldrbvs	r7, [r3, #-1139]	; 0x473
 294:	70784574 	rsbsvc	r4, r8, r4, ror r5
 298:	006b6c43 	rsbeq	r6, fp, r3, asr #24
 29c:	6e496c75 	mcrvs	12, 2, r6, cr9, cr5, {3}
 2a0:	61745374 	cmnvs	r4, r4, ror r3
 2a4:	00737574 	rsbseq	r7, r3, r4, ror r5
 2a8:	65526c75 	ldrbvs	r6, [r2, #-3189]	; 0xc75
 2ac:	736e7073 	cmnvc	lr, #115	; 0x73
 2b0:	44530065 	ldrbmi	r0, [r3], #-101	; 0x65
 2b4:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
 2b8:	45746e49 	ldrbmi	r6, [r4, #-3657]!	; 0xe49
 2bc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 2c0:	44530065 	ldrbmi	r0, [r3], #-101	; 0x65
 2c4:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
 2c8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000ba 	strheq	r0, [r0], -sl
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000058 	andeq	r0, r0, r8, asr r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	180e4101 	stmdane	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	00000036 	andeq	r0, r0, r6, lsr r0
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	100e4101 	andne	r4, lr, r1, lsl #2
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000030 	andeq	r0, r0, r0, lsr r0
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	100e4101 	andne	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000032 	andeq	r0, r0, r2, lsr r0
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	100e4101 	andne	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c4:	00000038 	andeq	r0, r0, r8, lsr r0
  c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  cc:	100e4101 	andne	r4, lr, r1, lsl #2
  d0:	00070d41 	andeq	r0, r7, r1, asr #26
  d4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  e0:	0000001e 	andeq	r0, r0, lr, lsl r0
  e4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  e8:	41018e02 	tstmi	r1, r2, lsl #28
  ec:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  f0:	00000007 	andeq	r0, r0, r7
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 100:	0000001a 	andeq	r0, r0, sl, lsl r0
 104:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 108:	41018e02 	tstmi	r1, r2, lsl #28
 10c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 110:	00000007 	andeq	r0, r0, r7
 114:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 120:	0000003a 	andeq	r0, r0, sl, lsr r0
 124:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 128:	100e4101 	andne	r4, lr, r1, lsl #2
 12c:	00070d41 	andeq	r0, r7, r1, asr #26
 130:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 13c:	0000003c 	andeq	r0, r0, ip, lsr r0
 140:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 144:	100e4101 	andne	r4, lr, r1, lsl #2
 148:	00070d41 	andeq	r0, r7, r1, asr #26
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 158:	0000003a 	andeq	r0, r0, sl, lsr r0
 15c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 160:	180e4101 	stmdane	lr, {r0, r8, lr}
 164:	00070d41 	andeq	r0, r7, r1, asr #26
 168:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 174:	00000030 	andeq	r0, r0, r0, lsr r0
 178:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 17c:	100e4101 	andne	r4, lr, r1, lsl #2
 180:	00070d41 	andeq	r0, r7, r1, asr #26
 184:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 190:	0000001e 	andeq	r0, r0, lr, lsl r0
 194:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 198:	100e4101 	andne	r4, lr, r1, lsl #2
 19c:	00070d41 	andeq	r0, r7, r1, asr #26
 1a0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1ac:	0000001c 	andeq	r0, r0, ip, lsl r0
 1b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b4:	100e4101 	andne	r4, lr, r1, lsl #2
 1b8:	00070d41 	andeq	r0, r7, r1, asr #26
 1bc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c8:	00000092 	muleq	r0, r2, r0
 1cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d0:	200e4101 	andcs	r4, lr, r1, lsl #2
 1d4:	00070d41 	andeq	r0, r7, r1, asr #26
 1d8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1e4:	0000004a 	andeq	r0, r0, sl, asr #32
 1e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1ec:	100e4101 	andne	r4, lr, r1, lsl #2
 1f0:	00070d41 	andeq	r0, r7, r1, asr #26
 1f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 200:	0000002e 	andeq	r0, r0, lr, lsr #32
 204:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 208:	100e4101 	andne	r4, lr, r1, lsl #2
 20c:	00070d41 	andeq	r0, r7, r1, asr #26
 210:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 21c:	0000003c 	andeq	r0, r0, ip, lsr r0
 220:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 224:	180e4101 	stmdane	lr, {r0, r8, lr}
 228:	00070d41 	andeq	r0, r7, r1, asr #26

shamd5.o:     file format elf32-littlearm


Disassembly of section .text.SHAMD5DMAEnable:

00000000 <SHAMD5DMAEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 7388 	add.w	r3, r3, #272	; 0x110
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 7288 	add.w	r2, r2, #272	; 0x110
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 0288 	orr.w	r2, r2, #136	; 0x88
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.SHAMD5DMADisable:

00000000 <SHAMD5DMADisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 7388 	add.w	r3, r3, #272	; 0x110
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 7288 	add.w	r2, r2, #272	; 0x110
  14:	6812      	ldr	r2, [r2, #0]
  16:	f022 0288 	bic.w	r2, r2, #136	; 0x88
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.SHAMD5IntStatus:

00000000 <SHAMD5IntStatus>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d016      	beq.n	40 <SHAMD5IntStatus+0x40>
  12:	f640 0318 	movw	r3, #2072	; 0x818
  16:	f2c4 4303 	movt	r3, #17411	; 0x4403
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	60fb      	str	r3, [r7, #12]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  24:	681b      	ldr	r3, [r3, #0]
  26:	60bb      	str	r3, [r7, #8]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	f503 738c 	add.w	r3, r3, #280	; 0x118
  2e:	681a      	ldr	r2, [r3, #0]
  30:	68bb      	ldr	r3, [r7, #8]
  32:	401a      	ands	r2, r3
  34:	68fb      	ldr	r3, [r7, #12]
  36:	f003 0307 	and.w	r3, r3, #7
  3a:	041b      	lsls	r3, r3, #16
  3c:	4313      	orrs	r3, r2
  3e:	e00e      	b.n	5e <SHAMD5IntStatus+0x5e>
  40:	f640 0314 	movw	r3, #2068	; 0x814
  44:	f2c4 4303 	movt	r3, #17411	; 0x4403
  48:	681b      	ldr	r3, [r3, #0]
  4a:	60fb      	str	r3, [r7, #12]
  4c:	687b      	ldr	r3, [r7, #4]
  4e:	f503 738c 	add.w	r3, r3, #280	; 0x118
  52:	681a      	ldr	r2, [r3, #0]
  54:	68fb      	ldr	r3, [r7, #12]
  56:	f003 0307 	and.w	r3, r3, #7
  5a:	041b      	lsls	r3, r3, #16
  5c:	4313      	orrs	r3, r2
  5e:	4618      	mov	r0, r3
  60:	3714      	adds	r7, #20
  62:	46bd      	mov	sp, r7
  64:	f85d 7b04 	ldr.w	r7, [sp], #4
  68:	4770      	bx	lr
  6a:	bf00      	nop

Disassembly of section .text.SHAMD5IntEnable:

00000000 <SHAMD5IntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f44f 6301 	mov.w	r3, #2064	; 0x810
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	f44f 6201 	mov.w	r2, #2064	; 0x810
  16:	f2c4 4203 	movt	r2, #17411	; 0x4403
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  22:	0c12      	lsrs	r2, r2, #16
  24:	43d2      	mvns	r2, r2
  26:	400a      	ands	r2, r1
  28:	601a      	str	r2, [r3, #0]
  2a:	687b      	ldr	r3, [r7, #4]
  2c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  30:	687a      	ldr	r2, [r7, #4]
  32:	f502 728e 	add.w	r2, r2, #284	; 0x11c
  36:	6811      	ldr	r1, [r2, #0]
  38:	683a      	ldr	r2, [r7, #0]
  3a:	b292      	uxth	r2, r2
  3c:	430a      	orrs	r2, r1
  3e:	601a      	str	r2, [r3, #0]
  40:	687b      	ldr	r3, [r7, #4]
  42:	f503 7388 	add.w	r3, r3, #272	; 0x110
  46:	687a      	ldr	r2, [r7, #4]
  48:	f502 7288 	add.w	r2, r2, #272	; 0x110
  4c:	6812      	ldr	r2, [r2, #0]
  4e:	f042 0204 	orr.w	r2, r2, #4
  52:	601a      	str	r2, [r3, #0]
  54:	370c      	adds	r7, #12
  56:	46bd      	mov	sp, r7
  58:	f85d 7b04 	ldr.w	r7, [sp], #4
  5c:	4770      	bx	lr
  5e:	bf00      	nop

Disassembly of section .text.SHAMD5IntDisable:

00000000 <SHAMD5IntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f44f 6301 	mov.w	r3, #2064	; 0x810
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	f44f 6201 	mov.w	r2, #2064	; 0x810
  16:	f2c4 4203 	movt	r2, #17411	; 0x4403
  1a:	6811      	ldr	r1, [r2, #0]
  1c:	683a      	ldr	r2, [r7, #0]
  1e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  22:	0c12      	lsrs	r2, r2, #16
  24:	430a      	orrs	r2, r1
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  2e:	687a      	ldr	r2, [r7, #4]
  30:	f502 728e 	add.w	r2, r2, #284	; 0x11c
  34:	6811      	ldr	r1, [r2, #0]
  36:	683a      	ldr	r2, [r7, #0]
  38:	b292      	uxth	r2, r2
  3a:	43d2      	mvns	r2, r2
  3c:	400a      	ands	r2, r1
  3e:	601a      	str	r2, [r3, #0]
  40:	687b      	ldr	r3, [r7, #4]
  42:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  46:	681b      	ldr	r3, [r3, #0]
  48:	2b00      	cmp	r3, #0
  4a:	d109      	bne.n	60 <SHAMD5IntDisable+0x60>
  4c:	687b      	ldr	r3, [r7, #4]
  4e:	f503 7388 	add.w	r3, r3, #272	; 0x110
  52:	687a      	ldr	r2, [r7, #4]
  54:	f502 7288 	add.w	r2, r2, #272	; 0x110
  58:	6812      	ldr	r2, [r2, #0]
  5a:	f022 0204 	bic.w	r2, r2, #4
  5e:	601a      	str	r2, [r3, #0]
  60:	370c      	adds	r7, #12
  62:	46bd      	mov	sp, r7
  64:	f85d 7b04 	ldr.w	r7, [sp], #4
  68:	4770      	bx	lr
  6a:	bf00      	nop

Disassembly of section .text.SHAMD5IntClear:

00000000 <SHAMD5IntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f640 031c 	movw	r3, #2076	; 0x81c
   e:	f2c4 4303 	movt	r3, #17411	; 0x4403
  12:	683a      	ldr	r2, [r7, #0]
  14:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  18:	0c12      	lsrs	r2, r2, #16
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.SHAMD5IntRegister:

00000000 <SHAMD5IntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	20a4      	movs	r0, #164	; 0xa4
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	20a4      	movs	r0, #164	; 0xa4
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.SHAMD5IntUnregister:

00000000 <SHAMD5IntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	20a4      	movs	r0, #164	; 0xa4
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	20a4      	movs	r0, #164	; 0xa4
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .text.SHAMD5DataLengthSet:

00000000 <SHAMD5DataLengthSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3348      	adds	r3, #72	; 0x48
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.SHAMD5ConfigSet:

00000000 <SHAMD5ConfigSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3344      	adds	r3, #68	; 0x44
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.SHAMD5DataWriteNonBlocking:

00000000 <SHAMD5DataWriteNonBlocking>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 738c 	add.w	r3, r3, #280	; 0x118
  10:	681b      	ldr	r3, [r3, #0]
  12:	f003 0302 	and.w	r3, r3, #2
  16:	2b00      	cmp	r3, #0
  18:	d101      	bne.n	1e <SHAMD5DataWriteNonBlocking+0x1e>
  1a:	2300      	movs	r3, #0
  1c:	e012      	b.n	44 <SHAMD5DataWriteNonBlocking+0x44>
  1e:	2300      	movs	r3, #0
  20:	60fb      	str	r3, [r7, #12]
  22:	e00b      	b.n	3c <SHAMD5DataWriteNonBlocking+0x3c>
  24:	687a      	ldr	r2, [r7, #4]
  26:	68fb      	ldr	r3, [r7, #12]
  28:	4413      	add	r3, r2
  2a:	3380      	adds	r3, #128	; 0x80
  2c:	6839      	ldr	r1, [r7, #0]
  2e:	68fa      	ldr	r2, [r7, #12]
  30:	440a      	add	r2, r1
  32:	6812      	ldr	r2, [r2, #0]
  34:	601a      	str	r2, [r3, #0]
  36:	68fb      	ldr	r3, [r7, #12]
  38:	3304      	adds	r3, #4
  3a:	60fb      	str	r3, [r7, #12]
  3c:	68fb      	ldr	r3, [r7, #12]
  3e:	2b3f      	cmp	r3, #63	; 0x3f
  40:	d9f0      	bls.n	24 <SHAMD5DataWriteNonBlocking+0x24>
  42:	2301      	movs	r3, #1
  44:	4618      	mov	r0, r3
  46:	3714      	adds	r7, #20
  48:	46bd      	mov	sp, r7
  4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  4e:	4770      	bx	lr

Disassembly of section .text.SHAMD5DataWrite:

00000000 <SHAMD5DataWrite>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	bf00      	nop
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 738c 	add.w	r3, r3, #280	; 0x118
  12:	681b      	ldr	r3, [r3, #0]
  14:	f003 0302 	and.w	r3, r3, #2
  18:	2b00      	cmp	r3, #0
  1a:	d0f7      	beq.n	c <SHAMD5DataWrite+0xc>
  1c:	2300      	movs	r3, #0
  1e:	73fb      	strb	r3, [r7, #15]
  20:	e00b      	b.n	3a <SHAMD5DataWrite+0x3a>
  22:	7bfa      	ldrb	r2, [r7, #15]
  24:	687b      	ldr	r3, [r7, #4]
  26:	4413      	add	r3, r2
  28:	3380      	adds	r3, #128	; 0x80
  2a:	7bfa      	ldrb	r2, [r7, #15]
  2c:	6839      	ldr	r1, [r7, #0]
  2e:	440a      	add	r2, r1
  30:	6812      	ldr	r2, [r2, #0]
  32:	601a      	str	r2, [r3, #0]
  34:	7bfb      	ldrb	r3, [r7, #15]
  36:	3304      	adds	r3, #4
  38:	73fb      	strb	r3, [r7, #15]
  3a:	7bfb      	ldrb	r3, [r7, #15]
  3c:	2b3f      	cmp	r3, #63	; 0x3f
  3e:	d9f0      	bls.n	22 <SHAMD5DataWrite+0x22>
  40:	3714      	adds	r7, #20
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	bf00      	nop

Disassembly of section .text.SHAMD5ResultRead:

00000000 <SHAMD5ResultRead>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3344      	adds	r3, #68	; 0x44
   e:	681b      	ldr	r3, [r3, #0]
  10:	f003 0306 	and.w	r3, r3, #6
  14:	2b06      	cmp	r3, #6
  16:	d831      	bhi.n	7c <SHAMD5ResultRead+0x7c>
  18:	a201      	add	r2, pc, #4	; (adr r2, 20 <SHAMD5ResultRead+0x20>)
  1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  1e:	bf00      	nop
  20:	0000003d 	andeq	r0, r0, sp, lsr r0
  24:	0000007d 	andeq	r0, r0, sp, ror r0
  28:	00000043 	andeq	r0, r0, r3, asr #32
  2c:	0000007d 	andeq	r0, r0, sp, ror r0
  30:	00000049 	andeq	r0, r0, r9, asr #32
  34:	0000007d 	andeq	r0, r0, sp, ror r0
  38:	0000004f 	andeq	r0, r0, pc, asr #32
  3c:	2310      	movs	r3, #16
  3e:	60bb      	str	r3, [r7, #8]
  40:	e008      	b.n	54 <SHAMD5ResultRead+0x54>
  42:	2314      	movs	r3, #20
  44:	60bb      	str	r3, [r7, #8]
  46:	e005      	b.n	54 <SHAMD5ResultRead+0x54>
  48:	231c      	movs	r3, #28
  4a:	60bb      	str	r3, [r7, #8]
  4c:	e002      	b.n	54 <SHAMD5ResultRead+0x54>
  4e:	2320      	movs	r3, #32
  50:	60bb      	str	r3, [r7, #8]
  52:	bf00      	nop
  54:	2300      	movs	r3, #0
  56:	60fb      	str	r3, [r7, #12]
  58:	e00b      	b.n	72 <SHAMD5ResultRead+0x72>
  5a:	683a      	ldr	r2, [r7, #0]
  5c:	68fb      	ldr	r3, [r7, #12]
  5e:	4413      	add	r3, r2
  60:	6879      	ldr	r1, [r7, #4]
  62:	68fa      	ldr	r2, [r7, #12]
  64:	440a      	add	r2, r1
  66:	3220      	adds	r2, #32
  68:	6812      	ldr	r2, [r2, #0]
  6a:	601a      	str	r2, [r3, #0]
  6c:	68fb      	ldr	r3, [r7, #12]
  6e:	3304      	adds	r3, #4
  70:	60fb      	str	r3, [r7, #12]
  72:	68fa      	ldr	r2, [r7, #12]
  74:	68bb      	ldr	r3, [r7, #8]
  76:	429a      	cmp	r2, r3
  78:	d3ef      	bcc.n	5a <SHAMD5ResultRead+0x5a>
  7a:	e000      	b.n	7e <SHAMD5ResultRead+0x7e>
  7c:	bf00      	nop
  7e:	3714      	adds	r7, #20
  80:	46bd      	mov	sp, r7
  82:	f85d 7b04 	ldr.w	r7, [sp], #4
  86:	4770      	bx	lr

Disassembly of section .text.SHAMD5DataWriteMultiple:

00000000 <SHAMD5DataWriteMultiple>:
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	2300      	movs	r3, #0
   e:	617b      	str	r3, [r7, #20]
  10:	687b      	ldr	r3, [r7, #4]
  12:	099b      	lsrs	r3, r3, #6
  14:	61fb      	str	r3, [r7, #28]
  16:	2300      	movs	r3, #0
  18:	627b      	str	r3, [r7, #36]	; 0x24
  1a:	e009      	b.n	30 <SHAMD5DataWriteMultiple+0x30>
  1c:	68f8      	ldr	r0, [r7, #12]
  1e:	68b9      	ldr	r1, [r7, #8]
  20:	f7ff fffe 	bl	0 <SHAMD5DataWriteMultiple>
  24:	68bb      	ldr	r3, [r7, #8]
  26:	3340      	adds	r3, #64	; 0x40
  28:	60bb      	str	r3, [r7, #8]
  2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  2c:	3301      	adds	r3, #1
  2e:	627b      	str	r3, [r7, #36]	; 0x24
  30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  32:	69fb      	ldr	r3, [r7, #28]
  34:	429a      	cmp	r2, r3
  36:	d3f1      	bcc.n	1c <SHAMD5DataWriteMultiple+0x1c>
  38:	687b      	ldr	r3, [r7, #4]
  3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  3e:	61fb      	str	r3, [r7, #28]
  40:	69fb      	ldr	r3, [r7, #28]
  42:	2b00      	cmp	r3, #0
  44:	d04d      	beq.n	e2 <SHAMD5DataWriteMultiple+0xe2>
  46:	bf00      	nop
  48:	68fb      	ldr	r3, [r7, #12]
  4a:	f503 738c 	add.w	r3, r3, #280	; 0x118
  4e:	681b      	ldr	r3, [r3, #0]
  50:	f003 0302 	and.w	r3, r3, #2
  54:	2b00      	cmp	r3, #0
  56:	d0f7      	beq.n	48 <SHAMD5DataWriteMultiple+0x48>
  58:	69fb      	ldr	r3, [r7, #28]
  5a:	089b      	lsrs	r3, r3, #2
  5c:	61fb      	str	r3, [r7, #28]
  5e:	2300      	movs	r3, #0
  60:	627b      	str	r3, [r7, #36]	; 0x24
  62:	e00d      	b.n	80 <SHAMD5DataWriteMultiple+0x80>
  64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  66:	009a      	lsls	r2, r3, #2
  68:	68fb      	ldr	r3, [r7, #12]
  6a:	4413      	add	r3, r2
  6c:	3380      	adds	r3, #128	; 0x80
  6e:	68ba      	ldr	r2, [r7, #8]
  70:	6812      	ldr	r2, [r2, #0]
  72:	601a      	str	r2, [r3, #0]
  74:	68bb      	ldr	r3, [r7, #8]
  76:	3304      	adds	r3, #4
  78:	60bb      	str	r3, [r7, #8]
  7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  7c:	3301      	adds	r3, #1
  7e:	627b      	str	r3, [r7, #36]	; 0x24
  80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  82:	69fb      	ldr	r3, [r7, #28]
  84:	429a      	cmp	r2, r3
  86:	d3ed      	bcc.n	64 <SHAMD5DataWriteMultiple+0x64>
  88:	687b      	ldr	r3, [r7, #4]
  8a:	f003 0303 	and.w	r3, r3, #3
  8e:	61fb      	str	r3, [r7, #28]
  90:	f107 0314 	add.w	r3, r7, #20
  94:	61bb      	str	r3, [r7, #24]
  96:	69fb      	ldr	r3, [r7, #28]
  98:	2b00      	cmp	r3, #0
  9a:	d022      	beq.n	e2 <SHAMD5DataWriteMultiple+0xe2>
  9c:	2300      	movs	r3, #0
  9e:	623b      	str	r3, [r7, #32]
  a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  a2:	2b00      	cmp	r3, #0
  a4:	d005      	beq.n	b2 <SHAMD5DataWriteMultiple+0xb2>
  a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  ac:	3b01      	subs	r3, #1
  ae:	009b      	lsls	r3, r3, #2
  b0:	623b      	str	r3, [r7, #32]
  b2:	2300      	movs	r3, #0
  b4:	627b      	str	r3, [r7, #36]	; 0x24
  b6:	e00a      	b.n	ce <SHAMD5DataWriteMultiple+0xce>
  b8:	69ba      	ldr	r2, [r7, #24]
  ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  bc:	4413      	add	r3, r2
  be:	68b9      	ldr	r1, [r7, #8]
  c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  c2:	440a      	add	r2, r1
  c4:	7812      	ldrb	r2, [r2, #0]
  c6:	701a      	strb	r2, [r3, #0]
  c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  ca:	3301      	adds	r3, #1
  cc:	627b      	str	r3, [r7, #36]	; 0x24
  ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  d0:	69fb      	ldr	r3, [r7, #28]
  d2:	429a      	cmp	r2, r3
  d4:	d3f0      	bcc.n	b8 <SHAMD5DataWriteMultiple+0xb8>
  d6:	68fa      	ldr	r2, [r7, #12]
  d8:	6a3b      	ldr	r3, [r7, #32]
  da:	4413      	add	r3, r2
  dc:	3380      	adds	r3, #128	; 0x80
  de:	697a      	ldr	r2, [r7, #20]
  e0:	601a      	str	r2, [r3, #0]
  e2:	3728      	adds	r7, #40	; 0x28
  e4:	46bd      	mov	sp, r7
  e6:	bd80      	pop	{r7, pc}

Disassembly of section .text.SHAMD5DataProcess:

00000000 <SHAMD5DataProcess>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	bf00      	nop
  10:	68fb      	ldr	r3, [r7, #12]
  12:	f503 738c 	add.w	r3, r3, #280	; 0x118
  16:	681b      	ldr	r3, [r3, #0]
  18:	f003 0308 	and.w	r3, r3, #8
  1c:	2b00      	cmp	r3, #0
  1e:	d0f7      	beq.n	10 <SHAMD5DataProcess+0x10>
  20:	68f8      	ldr	r0, [r7, #12]
  22:	6879      	ldr	r1, [r7, #4]
  24:	f7ff fffe 	bl	0 <SHAMD5DataProcess>
  28:	68f8      	ldr	r0, [r7, #12]
  2a:	68b9      	ldr	r1, [r7, #8]
  2c:	687a      	ldr	r2, [r7, #4]
  2e:	f7ff fffe 	bl	0 <SHAMD5DataProcess>
  32:	bf00      	nop
  34:	68fb      	ldr	r3, [r7, #12]
  36:	f503 738c 	add.w	r3, r3, #280	; 0x118
  3a:	681b      	ldr	r3, [r3, #0]
  3c:	f003 0301 	and.w	r3, r3, #1
  40:	2b00      	cmp	r3, #0
  42:	d0f7      	beq.n	34 <SHAMD5DataProcess+0x34>
  44:	68f8      	ldr	r0, [r7, #12]
  46:	6839      	ldr	r1, [r7, #0]
  48:	f7ff fffe 	bl	0 <SHAMD5DataProcess>
  4c:	2301      	movs	r3, #1
  4e:	4618      	mov	r0, r3
  50:	3710      	adds	r7, #16
  52:	46bd      	mov	sp, r7
  54:	bd80      	pop	{r7, pc}
  56:	bf00      	nop

Disassembly of section .text.SHAMD5HMACProcess:

00000000 <SHAMD5HMACProcess>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	bf00      	nop
  10:	68fb      	ldr	r3, [r7, #12]
  12:	f503 738c 	add.w	r3, r3, #280	; 0x118
  16:	681b      	ldr	r3, [r3, #0]
  18:	f003 0308 	and.w	r3, r3, #8
  1c:	2b00      	cmp	r3, #0
  1e:	d0f7      	beq.n	10 <SHAMD5HMACProcess+0x10>
  20:	68f8      	ldr	r0, [r7, #12]
  22:	6879      	ldr	r1, [r7, #4]
  24:	f7ff fffe 	bl	0 <SHAMD5HMACProcess>
  28:	68f8      	ldr	r0, [r7, #12]
  2a:	68b9      	ldr	r1, [r7, #8]
  2c:	687a      	ldr	r2, [r7, #4]
  2e:	f7ff fffe 	bl	0 <SHAMD5HMACProcess>
  32:	bf00      	nop
  34:	68fb      	ldr	r3, [r7, #12]
  36:	f503 738c 	add.w	r3, r3, #280	; 0x118
  3a:	681b      	ldr	r3, [r3, #0]
  3c:	f003 0301 	and.w	r3, r3, #1
  40:	2b00      	cmp	r3, #0
  42:	d0f7      	beq.n	34 <SHAMD5HMACProcess+0x34>
  44:	68f8      	ldr	r0, [r7, #12]
  46:	6839      	ldr	r1, [r7, #0]
  48:	f7ff fffe 	bl	0 <SHAMD5HMACProcess>
  4c:	2301      	movs	r3, #1
  4e:	4618      	mov	r0, r3
  50:	3710      	adds	r7, #16
  52:	46bd      	mov	sp, r7
  54:	bd80      	pop	{r7, pc}
  56:	bf00      	nop

Disassembly of section .text.SHAMD5HMACPPKeyGenerate:

00000000 <SHAMD5HMACPPKeyGenerate>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	bf00      	nop
   e:	68fb      	ldr	r3, [r7, #12]
  10:	f503 738c 	add.w	r3, r3, #280	; 0x118
  14:	681b      	ldr	r3, [r3, #0]
  16:	f003 0308 	and.w	r3, r3, #8
  1a:	2b00      	cmp	r3, #0
  1c:	d0f7      	beq.n	e <SHAMD5HMACPPKeyGenerate+0xe>
  1e:	2300      	movs	r3, #0
  20:	617b      	str	r3, [r7, #20]
  22:	e00a      	b.n	3a <SHAMD5HMACPPKeyGenerate+0x3a>
  24:	68fa      	ldr	r2, [r7, #12]
  26:	697b      	ldr	r3, [r7, #20]
  28:	4413      	add	r3, r2
  2a:	68b9      	ldr	r1, [r7, #8]
  2c:	697a      	ldr	r2, [r7, #20]
  2e:	440a      	add	r2, r1
  30:	6812      	ldr	r2, [r2, #0]
  32:	601a      	str	r2, [r3, #0]
  34:	697b      	ldr	r3, [r7, #20]
  36:	3304      	adds	r3, #4
  38:	617b      	str	r3, [r7, #20]
  3a:	697b      	ldr	r3, [r7, #20]
  3c:	2b3f      	cmp	r3, #63	; 0x3f
  3e:	d9f1      	bls.n	24 <SHAMD5HMACPPKeyGenerate+0x24>
  40:	68fb      	ldr	r3, [r7, #12]
  42:	3344      	adds	r3, #68	; 0x44
  44:	68fa      	ldr	r2, [r7, #12]
  46:	3244      	adds	r2, #68	; 0x44
  48:	6812      	ldr	r2, [r2, #0]
  4a:	f042 0220 	orr.w	r2, r2, #32
  4e:	601a      	str	r2, [r3, #0]
  50:	68fb      	ldr	r3, [r7, #12]
  52:	3348      	adds	r3, #72	; 0x48
  54:	2200      	movs	r2, #0
  56:	601a      	str	r2, [r3, #0]
  58:	bf00      	nop
  5a:	68fb      	ldr	r3, [r7, #12]
  5c:	f503 738c 	add.w	r3, r3, #280	; 0x118
  60:	681b      	ldr	r3, [r3, #0]
  62:	f003 0301 	and.w	r3, r3, #1
  66:	2b00      	cmp	r3, #0
  68:	d0f7      	beq.n	5a <SHAMD5HMACPPKeyGenerate+0x5a>
  6a:	2300      	movs	r3, #0
  6c:	617b      	str	r3, [r7, #20]
  6e:	e00a      	b.n	86 <SHAMD5HMACPPKeyGenerate+0x86>
  70:	687a      	ldr	r2, [r7, #4]
  72:	697b      	ldr	r3, [r7, #20]
  74:	4413      	add	r3, r2
  76:	68f9      	ldr	r1, [r7, #12]
  78:	697a      	ldr	r2, [r7, #20]
  7a:	440a      	add	r2, r1
  7c:	6812      	ldr	r2, [r2, #0]
  7e:	601a      	str	r2, [r3, #0]
  80:	697b      	ldr	r3, [r7, #20]
  82:	3304      	adds	r3, #4
  84:	617b      	str	r3, [r7, #20]
  86:	697b      	ldr	r3, [r7, #20]
  88:	2b3f      	cmp	r3, #63	; 0x3f
  8a:	d9f1      	bls.n	70 <SHAMD5HMACPPKeyGenerate+0x70>
  8c:	371c      	adds	r7, #28
  8e:	46bd      	mov	sp, r7
  90:	f85d 7b04 	ldr.w	r7, [sp], #4
  94:	4770      	bx	lr
  96:	bf00      	nop

Disassembly of section .text.SHAMD5HMACKeySet:

00000000 <SHAMD5HMACKeySet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	2300      	movs	r3, #0
   c:	60fb      	str	r3, [r7, #12]
   e:	e00a      	b.n	26 <SHAMD5HMACKeySet+0x26>
  10:	687a      	ldr	r2, [r7, #4]
  12:	68fb      	ldr	r3, [r7, #12]
  14:	4413      	add	r3, r2
  16:	6839      	ldr	r1, [r7, #0]
  18:	68fa      	ldr	r2, [r7, #12]
  1a:	440a      	add	r2, r1
  1c:	6812      	ldr	r2, [r2, #0]
  1e:	601a      	str	r2, [r3, #0]
  20:	68fb      	ldr	r3, [r7, #12]
  22:	3304      	adds	r3, #4
  24:	60fb      	str	r3, [r7, #12]
  26:	68fb      	ldr	r3, [r7, #12]
  28:	2b3f      	cmp	r3, #63	; 0x3f
  2a:	d9f1      	bls.n	10 <SHAMD5HMACKeySet+0x10>
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	3344      	adds	r3, #68	; 0x44
  30:	687a      	ldr	r2, [r7, #4]
  32:	3244      	adds	r2, #68	; 0x44
  34:	6812      	ldr	r2, [r2, #0]
  36:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
  3a:	601a      	str	r2, [r3, #0]
  3c:	3714      	adds	r7, #20
  3e:	46bd      	mov	sp, r7
  40:	f85d 7b04 	ldr.w	r7, [sp], #4
  44:	4770      	bx	lr
  46:	bf00      	nop

Disassembly of section .text.SHAMD5HMACPPKeySet:

00000000 <SHAMD5HMACPPKeySet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	2300      	movs	r3, #0
   c:	60fb      	str	r3, [r7, #12]
   e:	e00a      	b.n	26 <SHAMD5HMACPPKeySet+0x26>
  10:	687a      	ldr	r2, [r7, #4]
  12:	68fb      	ldr	r3, [r7, #12]
  14:	4413      	add	r3, r2
  16:	6839      	ldr	r1, [r7, #0]
  18:	68fa      	ldr	r2, [r7, #12]
  1a:	440a      	add	r2, r1
  1c:	6812      	ldr	r2, [r2, #0]
  1e:	601a      	str	r2, [r3, #0]
  20:	68fb      	ldr	r3, [r7, #12]
  22:	3304      	adds	r3, #4
  24:	60fb      	str	r3, [r7, #12]
  26:	68fb      	ldr	r3, [r7, #12]
  28:	2b3f      	cmp	r3, #63	; 0x3f
  2a:	d9f1      	bls.n	10 <SHAMD5HMACPPKeySet+0x10>
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	3344      	adds	r3, #68	; 0x44
  30:	687a      	ldr	r2, [r7, #4]
  32:	3244      	adds	r2, #68	; 0x44
  34:	6812      	ldr	r2, [r2, #0]
  36:	f042 0290 	orr.w	r2, r2, #144	; 0x90
  3a:	601a      	str	r2, [r3, #0]
  3c:	687b      	ldr	r3, [r7, #4]
  3e:	3340      	adds	r3, #64	; 0x40
  40:	2240      	movs	r2, #64	; 0x40
  42:	601a      	str	r2, [r3, #0]
  44:	3714      	adds	r7, #20
  46:	46bd      	mov	sp, r7
  48:	f85d 7b04 	ldr.w	r7, [sp], #4
  4c:	4770      	bx	lr
  4e:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000593 	muleq	r0, r3, r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000311 	andeq	r0, r0, r1, lsl r3
  10:	0002c501 	andeq	ip, r2, r1, lsl #10
  14:	0001aa00 	andeq	sl, r1, r0, lsl #20
	...
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000001da 	ldrdeq	r0, [r0], -sl
  2c:	00015203 	andeq	r5, r1, r3, lsl #4
  30:	371c0200 	ldrcc	r0, [ip, -r0, lsl #4]
  34:	02000000 	andeq	r0, r0, #0
  38:	01800801 	orreq	r0, r0, r1, lsl #16
  3c:	02020000 	andeq	r0, r2, #0
  40:	00006405 	andeq	r6, r0, r5, lsl #8
  44:	07020200 	streq	r0, [r2, -r0, lsl #4]
  48:	0000021b 	andeq	r0, r0, fp, lsl r2
  4c:	31050402 	tstcc	r5, r2, lsl #8
  50:	03000001 	movweq	r0, #1
  54:	00000080 	andeq	r0, r0, r0, lsl #1
  58:	005e3802 	subseq	r3, lr, r2, lsl #16
  5c:	04020000 	streq	r0, [r2], #-0
  60:	00028f07 	andeq	r8, r2, r7, lsl #30
  64:	05080200 	streq	r0, [r8, #-512]	; 0x200
  68:	000000fb 	strdeq	r0, [r0], -fp
  6c:	e6070802 	str	r0, [r7], -r2, lsl #16
  70:	04000001 	streq	r0, [r0], #-1
  74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  78:	04020074 	streq	r0, [r2], #-116	; 0x74
  7c:	00020607 	andeq	r0, r2, r7, lsl #12
  80:	00b70300 	adcseq	r0, r7, r0, lsl #6
  84:	2a030000 	bcs	c008c <SHAMD5DMAEnable+0xc008c>
  88:	0000002c 	andeq	r0, r0, ip, lsr #32
  8c:	0001fd03 	andeq	pc, r1, r3, lsl #26
  90:	53420300 	movtpl	r0, #8960	; 0x2300
  94:	05000000 	streq	r0, [r0, #-0]
  98:	00970406 	addseq	r0, r7, r6, lsl #8
  9c:	71070000 	mrsvc	r0, (UNDEF: 7)
  a0:	01000003 	tsteq	r0, r3
  a4:	0000004c 	andeq	r0, r0, ip, asr #32
  a8:	00002600 	andeq	r2, r0, r0, lsl #12
  ac:	c29c0100 	addsgt	r0, ip, #0, 2
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000016b 	andeq	r0, r0, fp, ror #2
  b8:	008c4c01 	addeq	r4, ip, r1, lsl #24
  bc:	91020000 	mrsls	r0, (UNDEF: 2)
  c0:	6e070074 	mcrvs	0, 0, r0, cr7, cr4, {3}
  c4:	01000002 	tsteq	r0, r2
  c8:	00000066 	andeq	r0, r0, r6, rrx
  cc:	00002600 	andeq	r2, r0, r0, lsl #12
  d0:	e69c0100 	ldr	r0, [ip], r0, lsl #2
  d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  d8:	0000016b 	andeq	r0, r0, fp, ror #2
  dc:	008c6601 	addeq	r6, ip, r1, lsl #12
  e0:	91020000 	mrsls	r0, (UNDEF: 2)
  e4:	30090074 	andcc	r0, r9, r4, ror r0
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00008c89 	andeq	r8, r0, r9, lsl #25
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00006a00 	andeq	r6, r0, r0, lsl #20
  f8:	389c0100 	ldmcc	ip, {r8}
  fc:	08000001 	stmdaeq	r0, {r0}
 100:	0000016b 	andeq	r0, r0, fp, ror #2
 104:	008c8901 	addeq	r8, ip, r1, lsl #18
 108:	91020000 	mrsls	r0, (UNDEF: 2)
 10c:	0369086c 	cmneq	r9, #108, 16	; 0x6c0000
 110:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
 114:	00000138 	andeq	r0, r0, r8, lsr r1
 118:	0a6b9102 	beq	1ae4528 <SHAMD5DMAEnable+0x1ae4528>
 11c:	0000009d 	muleq	r0, sp, r0
 120:	008c8b01 	addeq	r8, ip, r1, lsl #22
 124:	91020000 	mrsls	r0, (UNDEF: 2)
 128:	01090a74 	tsteq	r9, r4, ror sl
 12c:	8c010000 	stchi	0, cr0, [r1], {-0}
 130:	0000008c 	andeq	r0, r0, ip, lsl #1
 134:	00709102 	rsbseq	r9, r0, r2, lsl #2
 138:	7f020102 	svcvc	0x00020102
 13c:	07000002 	streq	r0, [r0, -r2]
 140:	00000255 	andeq	r0, r0, r5, asr r2
 144:	0000bb01 	andeq	fp, r0, r1, lsl #22
 148:	005e0000 	subseq	r0, lr, r0
 14c:	9c010000 	stcls	0, cr0, [r1], {-0}
 150:	00000171 	andeq	r0, r0, r1, ror r1
 154:	00016b08 	andeq	r6, r1, r8, lsl #22
 158:	8cbb0100 	ldfhis	f0, [fp]
 15c:	02000000 	andeq	r0, r0, #0
 160:	1b087491 	blne	21d24c <SHAMD5DMAEnable+0x21d24c>
 164:	01000000 	mrseq	r0, (UNDEF: 0)
 168:	00008cbb 			; <UNDEFINED> instruction: 0x00008cbb
 16c:	70910200 	addsvc	r0, r1, r0, lsl #4
 170:	018e0700 	orreq	r0, lr, r0, lsl #14
 174:	e6010000 	str	r0, [r1], -r0
 178:	00000000 	andeq	r0, r0, r0
 17c:	0000006a 	andeq	r0, r0, sl, rrx
 180:	01a39c01 			; <UNDEFINED> instruction: 0x01a39c01
 184:	6b080000 	blvs	200008 <SHAMD5DMAEnable+0x200008>
 188:	01000001 	tsteq	r0, r1
 18c:	00008ce6 	andeq	r8, r0, r6, ror #25
 190:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 194:	00001b08 	andeq	r1, r0, r8, lsl #22
 198:	8ce60100 	stfhie	f0, [r6]
 19c:	02000000 	andeq	r0, r0, #0
 1a0:	0b007091 	bleq	1c3ec <SHAMD5DMAEnable+0x1c3ec>
 1a4:	00000117 	andeq	r0, r0, r7, lsl r1
 1a8:	00011401 	andeq	r1, r1, r1, lsl #8
 1ac:	26000000 	strcs	r0, [r0], -r0
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	0001d89c 	muleq	r1, ip, r8
 1b8:	016b0c00 	cmneq	fp, r0, lsl #24
 1bc:	14010000 	strne	r0, [r1], #-0
 1c0:	00008c01 	andeq	r8, r0, r1, lsl #24
 1c4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1c8:	00001b0c 	andeq	r1, r0, ip, lsl #22
 1cc:	01140100 	tsteq	r4, r0, lsl #2
 1d0:	0000008c 	andeq	r0, r0, ip, lsl #1
 1d4:	00709102 	rsbseq	r9, r0, r2, lsl #2
 1d8:	0000cb0d 	andeq	ip, r0, sp, lsl #22
 1dc:	013f0100 	teqeq	pc, r0, lsl #2
 1e0:	00000000 	andeq	r0, r0, r0
 1e4:	0000001e 	andeq	r0, r0, lr, lsl r0
 1e8:	020d9c01 	andeq	r9, sp, #256	; 0x100
 1ec:	6b0c0000 	blvs	300008 <SHAMD5DMAEnable+0x300008>
 1f0:	01000001 	tsteq	r0, r1
 1f4:	008c013f 	addeq	r0, ip, pc, lsr r1
 1f8:	91020000 	mrsls	r0, (UNDEF: 2)
 1fc:	00000c74 	andeq	r0, r0, r4, ror ip
 200:	3f010000 	svccc	0x00010000
 204:	00009801 	andeq	r9, r0, r1, lsl #16
 208:	70910200 	addsvc	r0, r1, r0, lsl #4
 20c:	00e70d00 	rsceq	r0, r7, r0, lsl #26
 210:	61010000 	mrsvs	r0, (UNDEF: 1)
 214:	00000001 	andeq	r0, r0, r1
 218:	00001a00 	andeq	r1, r0, r0, lsl #20
 21c:	339c0100 	orrscc	r0, ip, #0, 2
 220:	0c000002 	stceq	0, cr0, [r0], {2}
 224:	0000016b 	andeq	r0, r0, fp, ror #2
 228:	8c016101 	stfhis	f6, [r1], {1}
 22c:	02000000 	andeq	r0, r0, #0
 230:	0b007491 	bleq	1d47c <SHAMD5DMAEnable+0x1d47c>
 234:	000002e3 	andeq	r0, r0, r3, ror #5
 238:	00018401 	andeq	r8, r1, r1, lsl #8
 23c:	1c000000 	stcne	0, cr0, [r0], {-0}
 240:	01000000 	mrseq	r0, (UNDEF: 0)
 244:	0002689c 	muleq	r2, ip, r8
 248:	016b0c00 	cmneq	fp, r0, lsl #24
 24c:	84010000 	strhi	r0, [r1], #-0
 250:	00008c01 	andeq	r8, r0, r1, lsl #24
 254:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 258:	00019f0c 	andeq	r9, r1, ip, lsl #30
 25c:	01840100 	orreq	r0, r4, r0, lsl #2
 260:	0000008c 	andeq	r0, r0, ip, lsl #1
 264:	00709102 	rsbseq	r9, r0, r2, lsl #2
 268:	00000b0b 	andeq	r0, r0, fp, lsl #22
 26c:	01a90100 			; <UNDEFINED> instruction: 0x01a90100
 270:	00000000 	andeq	r0, r0, r0
 274:	0000001c 	andeq	r0, r0, ip, lsl r0
 278:	029d9c01 	addseq	r9, sp, #256	; 0x100
 27c:	6b0c0000 	blvs	300008 <SHAMD5DMAEnable+0x300008>
 280:	01000001 	tsteq	r0, r1
 284:	008c01a9 	addeq	r0, ip, r9, lsr #3
 288:	91020000 	mrsls	r0, (UNDEF: 2)
 28c:	02a10c74 	adceq	r0, r1, #116, 24	; 0x7400
 290:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
 294:	00008c01 	andeq	r8, r0, r1, lsl #24
 298:	70910200 	addsvc	r0, r1, r0, lsl #4
 29c:	02aa0e00 	adceq	r0, sl, #0, 28
 2a0:	cd010000 	stcgt	0, cr0, [r1, #-0]
 2a4:	00013801 	andeq	r3, r1, r1, lsl #16
 2a8:	00000000 	andeq	r0, r0, r0
 2ac:	00005000 	andeq	r5, r0, r0
 2b0:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
 2b4:	0c000002 	stceq	0, cr0, [r0], {2}
 2b8:	0000016b 	andeq	r0, r0, fp, ror #2
 2bc:	8c01cd01 	stchi	13, cr12, [r1], {1}
 2c0:	02000000 	andeq	r0, r0, #0
 2c4:	280c6c91 	stmdacs	ip, {r0, r4, r7, sl, fp, sp, lr}
 2c8:	01000000 	mrseq	r0, (UNDEF: 0)
 2cc:	02e501cd 	rsceq	r0, r5, #1073741875	; 0x40000033
 2d0:	91020000 	mrsls	r0, (UNDEF: 2)
 2d4:	01260f68 	teqeq	r6, r8, ror #30
 2d8:	cf010000 	svcgt	0x00010000
 2dc:	00008c01 	andeq	r8, r0, r1, lsl #24
 2e0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 2e4:	81040600 	tsthi	r4, r0, lsl #12
 2e8:	0b000000 	bleq	2f0 <.debug_info+0x2f0>
 2ec:	00000381 	andeq	r0, r0, r1, lsl #7
 2f0:	0001fb01 	andeq	pc, r1, r1, lsl #22
 2f4:	4a000000 	bmi	2fc <.debug_info+0x2fc>
 2f8:	01000000 	mrseq	r0, (UNDEF: 0)
 2fc:	00032f9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
 300:	016b0c00 	cmneq	fp, r0, lsl #24
 304:	fb010000 	blx	4030e <SHAMD5DMAEnable+0x4030e>
 308:	00008c01 	andeq	r8, r0, r1, lsl #24
 30c:	6c910200 	lfmvs	f0, 4, [r1], {0}
 310:	0000280c 	andeq	r2, r0, ip, lsl #16
 314:	01fb0100 	mvnseq	r0, r0, lsl #2
 318:	000002e5 	andeq	r0, r0, r5, ror #5
 31c:	0f689102 	svceq	0x00689102
 320:	00000126 	andeq	r0, r0, r6, lsr #2
 324:	8101fd01 	tsthi	r1, r1, lsl #26
 328:	02000000 	andeq	r0, r0, #0
 32c:	0b007791 	bleq	1e178 <SHAMD5DMAEnable+0x1e178>
 330:	00000053 	andeq	r0, r0, r3, asr r0
 334:	00022d01 	andeq	r2, r2, r1, lsl #26
 338:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 33c:	01000000 	mrseq	r0, (UNDEF: 0)
 340:	0003829c 	muleq	r3, ip, r2
 344:	016b0c00 	cmneq	fp, r0, lsl #24
 348:	2d010000 	stccs	0, cr0, [r1, #-0]
 34c:	00008c02 	andeq	r8, r0, r2, lsl #24
 350:	6c910200 	lfmvs	f0, 4, [r1], {0}
 354:	0002650c 	andeq	r6, r2, ip, lsl #10
 358:	022d0100 	eoreq	r0, sp, #0, 2
 35c:	000002e5 	andeq	r0, r0, r5, ror #5
 360:	0f689102 	svceq	0x00689102
 364:	000002d1 	ldrdeq	r0, [r0], -r1
 368:	8c022f01 	stchi	15, cr2, [r2], {1}
 36c:	02000000 	andeq	r0, r0, #0
 370:	dd0f7491 	cfstrsle	mvf7, [pc, #-580]	; fffffdc4 <SHAMD5DMAEnable+0xfffffdc4>
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	008c022f 	addeq	r0, ip, pc, lsr #4
 37c:	91020000 	mrsls	r0, (UNDEF: 2)
 380:	2e100070 	mrccs	0, 0, r0, cr0, cr0, {3}
 384:	01000002 	tsteq	r0, r2
 388:	000002a5 	andeq	r0, r0, r5, lsr #5
 38c:	00e80000 	rsceq	r0, r8, r0
 390:	9c010000 	stcls	0, cr0, [r1], {-0}
 394:	00000411 	andeq	r0, r0, r1, lsl r4
 398:	00016b0c 	andeq	r6, r1, ip, lsl #22
 39c:	02a50100 	adceq	r0, r5, #0, 2
 3a0:	0000008c 	andeq	r0, r0, ip, lsl #1
 3a4:	0c5c9102 	ldfeqp	f1, [ip], {2}
 3a8:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
 3ac:	e502a501 	str	sl, [r2, #-1281]	; 0x501
 3b0:	02000002 	andeq	r0, r0, #2
 3b4:	460c5891 			; <UNDEFINED> instruction: 0x460c5891
 3b8:	01000002 	tsteq	r0, r2
 3bc:	008c02a6 	addeq	r0, ip, r6, lsr #5
 3c0:	91020000 	mrsls	r0, (UNDEF: 2)
 3c4:	02d10f54 	sbcseq	r0, r1, #84, 30	; 0x150
 3c8:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
 3cc:	00008c02 	andeq	r8, r0, r2, lsl #24
 3d0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3d4:	0000dd0f 	andeq	sp, r0, pc, lsl #26
 3d8:	02a80100 	adceq	r0, r8, #0, 2
 3dc:	0000008c 	andeq	r0, r0, ip, lsl #1
 3e0:	0f6c9102 	svceq	0x006c9102
 3e4:	000002f7 	strdeq	r0, [r0], -r7
 3e8:	8c02a801 	stchi	8, cr10, [r2], {1}
 3ec:	02000000 	andeq	r0, r0, #0
 3f0:	040f6491 	streq	r6, [pc], #-1169	; 8 <.debug_info+0x8>
 3f4:	01000003 	tsteq	r0, r3
 3f8:	008c02a8 	addeq	r0, ip, r8, lsr #5
 3fc:	91020000 	mrsls	r0, (UNDEF: 2)
 400:	01740f70 	cmneq	r4, r0, ror pc
 404:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
 408:	0002e502 	andeq	lr, r2, r2, lsl #10
 40c:	68910200 	ldmvs	r1, {r9}
 410:	008b1100 	addeq	r1, fp, r0, lsl #2
 414:	1c010000 	stcne	0, cr0, [r1], {-0}
 418:	00013803 	andeq	r3, r1, r3, lsl #16
 41c:	00000000 	andeq	r0, r0, r0
 420:	00005600 	andeq	r5, r0, r0, lsl #12
 424:	689c0100 	ldmvs	ip, {r8}
 428:	0c000004 	stceq	0, cr0, [r0], {4}
 42c:	0000016b 	andeq	r0, r0, fp, ror #2
 430:	8c031c01 	stchi	12, cr1, [r3], {1}
 434:	02000000 	andeq	r0, r0, #0
 438:	bf0c7491 	svclt	0x000c7491
 43c:	01000000 	mrseq	r0, (UNDEF: 0)
 440:	02e5031c 	rsceq	r0, r5, #28, 6	; 0x70000000
 444:	91020000 	mrsls	r0, (UNDEF: 2)
 448:	02460c70 	subeq	r0, r6, #112, 24	; 0x7000
 44c:	1d010000 	stcne	0, cr0, [r1, #-0]
 450:	00008c03 	andeq	r8, r0, r3, lsl #24
 454:	6c910200 	lfmvs	f0, 4, [r1], {0}
 458:	00015c0c 	andeq	r5, r1, ip, lsl #24
 45c:	031d0100 	tsteq	sp, #0, 2
 460:	000002e5 	andeq	r0, r0, r5, ror #5
 464:	00689102 	rsbeq	r9, r8, r2, lsl #2
 468:	00006e11 	andeq	r6, r0, r1, lsl lr
 46c:	036a0100 	cmneq	sl, #0, 2
 470:	00000138 	andeq	r0, r0, r8, lsr r1
 474:	00000000 	andeq	r0, r0, r0
 478:	00000056 	andeq	r0, r0, r6, asr r0
 47c:	04bf9c01 	ldrteq	r9, [pc], #3073	; 484 <.debug_info+0x484>
 480:	6b0c0000 	blvs	300008 <SHAMD5DMAEnable+0x300008>
 484:	01000001 	tsteq	r0, r1
 488:	008c036a 	addeq	r0, ip, sl, ror #6
 48c:	91020000 	mrsls	r0, (UNDEF: 2)
 490:	00bf0c74 	adcseq	r0, pc, r4, ror ip	; <UNPREDICTABLE>
 494:	6a010000 	bvs	4049c <SHAMD5DMAEnable+0x4049c>
 498:	0002e503 	andeq	lr, r2, r3, lsl #10
 49c:	70910200 	addsvc	r0, r1, r0, lsl #4
 4a0:	0002460c 	andeq	r4, r2, ip, lsl #12
 4a4:	036b0100 	cmneq	fp, #0, 2
 4a8:	0000008c 	andeq	r0, r0, ip, lsl #1
 4ac:	0c6c9102 	stfeqp	f1, [ip], #-8
 4b0:	0000015c 	andeq	r0, r0, ip, asr r1
 4b4:	e5036b01 	str	r6, [r3, #-2817]	; 0xb01
 4b8:	02000002 	andeq	r0, r0, #2
 4bc:	0b006891 	bleq	1a708 <SHAMD5DMAEnable+0x1a708>
 4c0:	0000013a 	andeq	r0, r0, sl, lsr r1
 4c4:	0003ae01 	andeq	sl, r3, r1, lsl #28
 4c8:	96000000 	strls	r0, [r0], -r0
 4cc:	01000000 	mrseq	r0, (UNDEF: 0)
 4d0:	0005129c 	muleq	r5, ip, r2
 4d4:	016b0c00 	cmneq	fp, r0, lsl #24
 4d8:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
 4dc:	00008c03 	andeq	r8, r0, r3, lsl #24
 4e0:	6c910200 	lfmvs	f0, 4, [r1], {0}
 4e4:	0002130c 	andeq	r1, r2, ip, lsl #6
 4e8:	03ae0100 			; <UNDEFINED> instruction: 0x03ae0100
 4ec:	000002e5 	andeq	r0, r0, r5, ror #5
 4f0:	0c689102 	stfeqp	f1, [r8], #-8
 4f4:	000002d9 	ldrdeq	r0, [r0], -r9
 4f8:	e503af01 	str	sl, [r3, #-3841]	; 0xf01
 4fc:	02000002 	andeq	r0, r0, #2
 500:	850f6491 	strhi	r6, [pc, #-1169]	; fffffb77 <SHAMD5DMAEnable+0xfffffb77>
 504:	01000002 	tsteq	r0, r2
 508:	008c03b1 			; <UNDEFINED> instruction: 0x008c03b1
 50c:	91020000 	mrsls	r0, (UNDEF: 2)
 510:	a60b0074 			; <UNDEFINED> instruction: 0xa60b0074
 514:	01000000 	mrseq	r0, (UNDEF: 0)
 518:	000003f7 	strdeq	r0, [r0], -r7
 51c:	00460000 	subeq	r0, r6, r0
 520:	9c010000 	stcls	0, cr0, [r1], {-0}
 524:	00000556 	andeq	r0, r0, r6, asr r5
 528:	00016b0c 	andeq	r6, r1, ip, lsl #22
 52c:	03f70100 	mvnseq	r0, #0, 2
 530:	0000008c 	andeq	r0, r0, ip, lsl #1
 534:	0c6c9102 	stfeqp	f1, [ip], #-8
 538:	00000028 	andeq	r0, r0, r8, lsr #32
 53c:	e503f701 	str	pc, [r3, #-1793]	; 0x701
 540:	02000002 	andeq	r0, r0, #2
 544:	d10f6891 			; <UNDEFINED> instruction: 0xd10f6891
 548:	01000002 	tsteq	r0, r2
 54c:	008c03f9 	strdeq	r0, [ip], r9
 550:	91020000 	mrsls	r0, (UNDEF: 2)
 554:	40120074 	andsmi	r0, r2, r4, ror r0
 558:	01000000 	mrseq	r0, (UNDEF: 0)
 55c:	00000424 	andeq	r0, r0, r4, lsr #8
 560:	004e0000 	subeq	r0, lr, r0
 564:	9c010000 	stcls	0, cr0, [r1], {-0}
 568:	00016b0c 	andeq	r6, r1, ip, lsl #22
 56c:	04240100 	strteq	r0, [r4], #-256	; 0x100
 570:	0000008c 	andeq	r0, r0, ip, lsl #1
 574:	0c6c9102 	stfeqp	f1, [ip], #-8
 578:	00000028 	andeq	r0, r0, r8, lsr #32
 57c:	e5042401 	str	r2, [r4, #-1025]	; 0x401
 580:	02000002 	andeq	r0, r0, #2
 584:	d10f6891 			; <UNDEFINED> instruction: 0xd10f6891
 588:	01000002 	tsteq	r0, r2
 58c:	008c0426 	addeq	r0, ip, r6, lsr #8
 590:	91020000 	mrsls	r0, (UNDEF: 2)
 594:	Address 0x00000594 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <SHAMD5DMAEnable+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <SHAMD5DMAEnable+0x380c28>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <SHAMD5DMAEnable+0x2c00c4>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	15050000 	strne	r0, [r5, #-0]
  38:	00192700 	andseq	r2, r9, r0, lsl #14
  3c:	000f0600 	andeq	r0, pc, r0, lsl #12
  40:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  44:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  48:	03193f01 	tsteq	r9, #1, 30
  4c:	3b0b3a0e 	blcc	2ce88c <SHAMD5DMAEnable+0x2ce88c>
  50:	1119270b 	tstne	r9, fp, lsl #14
  54:	40061201 	andmi	r1, r6, r1, lsl #4
  58:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  5c:	00001301 	andeq	r1, r0, r1, lsl #6
  60:	03000508 	movweq	r0, #1288	; 0x508
  64:	3b0b3a0e 	blcc	2ce8a4 <SHAMD5DMAEnable+0x2ce8a4>
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	09000018 	stmdbeq	r0, {r3, r4}
  70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  74:	0b3a0e03 	bleq	e83888 <SHAMD5DMAEnable+0xe83888>
  78:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0a000013 	beq	dc <.debug_abbrev+0xdc>
  8c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  90:	0b3b0b3a 	bleq	ec2d80 <SHAMD5DMAEnable+0xec2d80>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <SHAMD5DMAEnable+0x2ce8e0>
  a4:	11192705 	tstne	r9, r5, lsl #14
  a8:	40061201 	andmi	r1, r6, r1, lsl #4
  ac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b0:	00001301 	andeq	r1, r0, r1, lsl #6
  b4:	0300050c 	movweq	r0, #1292	; 0x50c
  b8:	3b0b3a0e 	blcc	2ce8f8 <SHAMD5DMAEnable+0x2ce8f8>
  bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
  c0:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  c8:	0b3a0e03 	bleq	e838dc <SHAMD5DMAEnable+0xe838dc>
  cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  d4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  d8:	00130119 	andseq	r0, r3, r9, lsl r1
  dc:	012e0e00 	teqeq	lr, r0, lsl #28
  e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  e8:	13491927 	movtne	r1, #39207	; 0x9927
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f4:	00130119 	andseq	r0, r3, r9, lsl r1
  f8:	00340f00 	eorseq	r0, r4, r0, lsl #30
  fc:	0b3a0e03 	bleq	e83910 <SHAMD5DMAEnable+0xe83910>
 100:	1349053b 	movtne	r0, #38203	; 0x953b
 104:	00001802 	andeq	r1, r0, r2, lsl #16
 108:	03012e10 	movweq	r2, #7696	; 0x1e10
 10c:	3b0b3a0e 	blcc	2ce94c <SHAMD5DMAEnable+0x2ce94c>
 110:	11192705 	tstne	r9, r5, lsl #14
 114:	40061201 	andmi	r1, r6, r1, lsl #4
 118:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 11c:	00001301 	andeq	r1, r0, r1, lsl #6
 120:	3f012e11 	svccc	0x00012e11
 124:	3a0e0319 	bcc	380d90 <SHAMD5DMAEnable+0x380d90>
 128:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 12c:	11134919 	tstne	r3, r9, lsl r9
 130:	40061201 	andmi	r1, r6, r1, lsl #4
 134:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 138:	00001301 	andeq	r1, r0, r1, lsl #6
 13c:	3f012e12 	svccc	0x00012e12
 140:	3a0e0319 	bcc	380dac <SHAMD5DMAEnable+0x380dac>
 144:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 148:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 14c:	97184006 	ldrls	r4, [r8, -r6]
 150:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000ac 	andeq	r0, r0, ip, lsr #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000026 	andeq	r0, r0, r6, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000026 	andeq	r0, r0, r6, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	0000006a 	andeq	r0, r0, sl, rrx
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000005e 	andeq	r0, r0, lr, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000006a 	andeq	r0, r0, sl, rrx
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000026 	andeq	r0, r0, r6, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001e 	andeq	r0, r0, lr, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001a 	andeq	r0, r0, sl, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000001c 	andeq	r0, r0, ip, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000050 	andeq	r0, r0, r0, asr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000004a 	andeq	r0, r0, sl, asr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	00000088 	andeq	r0, r0, r8, lsl #1
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000e8 	andeq	r0, r0, r8, ror #1
  80:	00000000 	andeq	r0, r0, r0
  84:	00000056 	andeq	r0, r0, r6, asr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000056 	andeq	r0, r0, r6, asr r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000096 	muleq	r0, r6, r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000046 	andeq	r0, r0, r6, asr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000004e 	andeq	r0, r0, lr, asr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000026 	andeq	r0, r0, r6, lsr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	0000006a 	andeq	r0, r0, sl, rrx
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000005e 	andeq	r0, r0, lr, asr r0
  20:	00000000 	andeq	r0, r0, r0
  24:	0000006a 	andeq	r0, r0, sl, rrx
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000026 	andeq	r0, r0, r6, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	0000001e 	andeq	r0, r0, lr, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001a 	andeq	r0, r0, sl, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000004a 	andeq	r0, r0, sl, asr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000088 	andeq	r0, r0, r8, lsl #1
  68:	00000000 	andeq	r0, r0, r0
  6c:	000000e8 	andeq	r0, r0, r8, ror #1
  70:	00000000 	andeq	r0, r0, r0
  74:	00000056 	andeq	r0, r0, r6, asr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000056 	andeq	r0, r0, r6, asr r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000096 	muleq	r0, r6, r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000046 	andeq	r0, r0, r6, asr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	0000004e 	andeq	r0, r0, lr, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000378 	andeq	r0, r0, r8, ror r3
   4:	00720002 	rsbseq	r0, r2, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	752f002e 	strvc	r0, [pc, #-46]!	; fffffff6 <SHAMD5DMAEnable+0xfffffff6>
  20:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  24:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  28:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  2c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  30:	616d2f62 	cmnvs	sp, r2, ror #30
  34:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
  38:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffdb <SHAMD5DMAEnable+0xffffffdb>
  3c:	692f7273 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  40:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  44:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
  48:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
  4c:	73000062 	movwvc	r0, #98	; 0x62
  50:	646d6168 	strbtvs	r6, [sp], #-360	; 0x168
  54:	00632e35 	rsbeq	r2, r3, r5, lsr lr
  58:	5f000001 	svcpl	0x00000001
  5c:	61666564 	cmnvs	r6, r4, ror #10
  60:	5f746c75 	svcpl	0x00746c75
  64:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  68:	00682e73 	rsbeq	r2, r8, r3, ror lr
  6c:	73000002 	movwvc	r0, #2
  70:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  74:	00682e74 	rsbeq	r2, r8, r4, ror lr
  78:	00000003 	andeq	r0, r0, r3
  7c:	00020500 	andeq	r0, r2, r0, lsl #10
  80:	03000000 	movweq	r0, #0
  84:	030100cc 	movweq	r0, #4300	; 0x10cc
  88:	02a04a09 	adceq	r4, r0, #36864	; 0x9000
  8c:	01010005 	tsteq	r1, r5
  90:	00020500 	andeq	r0, r2, r0, lsl #10
  94:	03000000 	movweq	r0, #0
  98:	030100e6 	movweq	r0, #4326	; 0x10e6
  9c:	02a04a09 	adceq	r4, r0, #36864	; 0x9000
  a0:	01010005 	tsteq	r1, r5
  a4:	00020500 	andeq	r0, r2, r0, lsl #10
  a8:	03000000 	movweq	r0, #0
  ac:	03010189 	movweq	r0, #4489	; 0x1189
  b0:	673e660c 	ldrvs	r6, [lr, -ip, lsl #12]!
  b4:	33496759 	movtcc	r6, #38745	; 0x9759
  b8:	24494b67 	strbcs	r4, [r9], #-2919	; 0xb67
  bc:	01000602 	tsteq	r0, r2, lsl #12
  c0:	02050001 	andeq	r0, r5, #1
  c4:	00000000 	andeq	r0, r0, r0
  c8:	0101bb03 	tsteq	r1, r3, lsl #22
  cc:	f3580d03 	vpadd.f<illegal width 64>	d16, d8, d3
  d0:	05029fb1 	streq	r9, [r2, #-4017]	; 0xfb1
  d4:	00010100 	andeq	r0, r1, r0, lsl #2
  d8:	00000205 	andeq	r0, r0, r5, lsl #4
  dc:	e6030000 	str	r0, [r3], -r0
  e0:	0d030101 	stfeqs	f0, [r3, #-4]
  e4:	68bfe558 	ldmvs	pc!, {r3, r4, r6, r8, sl, sp, lr, pc}	; <UNPREDICTABLE>
  e8:	000502a0 	andeq	r0, r5, r0, lsr #5
  ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
  f0:	00000002 	andeq	r0, r0, r2
  f4:	02940300 	addseq	r0, r4, #0, 6
  f8:	580d0301 	stmdapl	sp, {r0, r8, r9}
  fc:	00050291 	muleq	r5, r1, r2
 100:	05000101 	streq	r0, [r0, #-257]	; 0x101
 104:	00000002 	andeq	r0, r0, r2
 108:	02bf0300 	adcseq	r0, pc, #0, 6
 10c:	58090301 	stmdapl	r9, {r0, r8, r9}
 110:	03023d4f 	movweq	r3, #11599	; 0x2d4f
 114:	00010100 	andeq	r0, r1, r0, lsl #2
 118:	00000205 	andeq	r0, r0, r5, lsl #4
 11c:	e1030000 	mrs	r0, (UNDEF: 3)
 120:	09030102 	stmdbeq	r3, {r1, r8}
 124:	023d414a 	eorseq	r4, sp, #-2147483630	; 0x80000012
 128:	01010003 	tsteq	r1, r3
 12c:	00020500 	andeq	r0, r2, r0, lsl #10
 130:	03000000 	movweq	r0, #0
 134:	03010384 	movweq	r0, #4996	; 0x1384
 138:	024b5809 	subeq	r5, fp, #589824	; 0x90000
 13c:	01010005 	tsteq	r1, r5
 140:	00020500 	andeq	r0, r2, r0, lsl #10
 144:	03000000 	movweq	r0, #0
 148:	030103a9 	movweq	r0, #5033	; 0x13a9
 14c:	024b5811 	subeq	r5, fp, #1114112	; 0x110000
 150:	01010005 	tsteq	r1, r5
 154:	00020500 	andeq	r0, r2, r0, lsl #10
 158:	03000000 	movweq	r0, #0
 15c:	030103cd 	movweq	r0, #5069	; 0x13cd
 160:	3484580b 	strcc	r5, [r4], #2059	; 0x80b
 164:	02040200 	andeq	r0, r4, #0, 4
 168:	0402003e 	streq	r0, [r2], #-62	; 0x3e
 16c:	02008e02 	andeq	r8, r0, #2, 28
 170:	3c060104 	stfccs	f0, [r6], {4}
 174:	02214406 	eoreq	r4, r1, #100663296	; 0x6000000
 178:	01010006 	tsteq	r1, r6
 17c:	00020500 	andeq	r0, r2, r0, lsl #10
 180:	03000000 	movweq	r0, #0
 184:	030103fb 	movweq	r0, #5115	; 0x13fb
 188:	0200580b 	andeq	r5, r0, #720896	; 0xb0000
 18c:	20060104 	andcs	r0, r6, r4, lsl #2
 190:	02008906 	andeq	r8, r0, #98304	; 0x18000
 194:	003e0204 	eorseq	r0, lr, r4, lsl #4
 198:	4b020402 	blmi	811a8 <SHAMD5DMAEnable+0x811a8>
 19c:	02040200 	andeq	r0, r4, #0, 4
 1a0:	04020049 	streq	r0, [r2], #-73	; 0x49
 1a4:	02001e02 	andeq	r1, r0, #2, 28
 1a8:	3c060104 	stfccs	f0, [r6], {4}
 1ac:	05024106 	streq	r4, [r2, #-262]	; 0x106
 1b0:	00010100 	andeq	r0, r1, r0, lsl #2
 1b4:	00000205 	andeq	r0, r0, r5, lsl #4
 1b8:	ad030000 	stcge	0, cr0, [r3, #-0]
 1bc:	0b030104 	bleq	c05d4 <SHAMD5DMAEnable+0xc05d4>
 1c0:	080a0358 	stmdaeq	sl, {r3, r4, r6, r8, r9}
 1c4:	0b033382 	bleq	ccfd4 <SHAMD5DMAEnable+0xccfd4>
 1c8:	0b033320 	bleq	cce50 <SHAMD5DMAEnable+0xcce50>
 1cc:	0b033320 	bleq	cce54 <SHAMD5DMAEnable+0xcce54>
 1d0:	13033320 	movwne	r3, #13088	; 0x3320
 1d4:	04020020 	streq	r0, [r2], #-32
 1d8:	02003e02 	andeq	r3, r0, #2, 28
 1dc:	003d0204 	eorseq	r0, sp, r4, lsl #4
 1e0:	57020402 	strpl	r0, [r2, -r2, lsl #8]
 1e4:	02040200 	andeq	r0, r4, #0, 4
 1e8:	0402001e 	streq	r0, [r2], #-30
 1ec:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 1f0:	03587903 	cmpeq	r8, #49152	; 0xc000
 1f4:	0502200c 	streq	r2, [r2, #-12]
 1f8:	00010100 	andeq	r0, r1, r0, lsl #2
 1fc:	00000205 	andeq	r0, r0, r5, lsl #4
 200:	a6030000 	strge	r0, [r3], -r0
 204:	03670105 	cmneq	r7, #1073741825	; 0x40000001
 208:	00432e0c 	subeq	r2, r3, ip, lsl #28
 20c:	41020402 	tstmi	r2, r2, lsl #8
 210:	02040200 	andeq	r0, r4, #0, 4
 214:	0402004e 	streq	r0, [r2], #-78	; 0x4e
 218:	3c770302 	ldclcc	3, cr0, [r7], #-8
 21c:	01040200 	mrseq	r0, R12_usr
 220:	03063c06 	movweq	r3, #27654	; 0x6c06
 224:	41504a0f 	cmpmi	r0, pc, lsl #20
 228:	01040200 	mrseq	r0, R12_usr
 22c:	8a062006 	bhi	18824c <SHAMD5DMAEnable+0x18824c>
 230:	0402003d 	streq	r0, [r2], #-61	; 0x3d
 234:	02004102 	andeq	r4, r0, #-2147483648	; 0x80000000
 238:	00830204 	addeq	r0, r3, r4, lsl #4
 23c:	03020402 	movweq	r0, #9218	; 0x2402
 240:	02003c7a 	andeq	r3, r0, #31232	; 0x7a00
 244:	3c060104 	stfccs	f0, [r6], {4}
 248:	4a0b0306 	bmi	2c0e68 <SHAMD5DMAEnable+0x2c0e68>
 24c:	2f3e3d4b 	svccs	0x003e3d4b
 250:	0200683e 	andeq	r6, r0, #4063232	; 0x3e0000
 254:	003e0204 	eorseq	r0, lr, r4, lsl #4
 258:	80020402 	andhi	r0, r2, r2, lsl #8
 25c:	01040200 	mrseq	r0, R12_usr
 260:	4e063c06 	cdpmi	12, 0, cr3, cr6, cr6, {0}
 264:	0003026b 	andeq	r0, r3, fp, ror #4
 268:	05000101 	streq	r0, [r0, #-257]	; 0x101
 26c:	00000002 	andeq	r0, r0, r2
 270:	069d0300 	ldreq	r0, [sp], r0, lsl #6
 274:	740a0301 	strvc	r0, [sl], #-769	; 0x301
 278:	01040200 	mrseq	r0, R12_usr
 27c:	8a062006 	bhi	18829c <SHAMD5DMAEnable+0x18829c>
 280:	02005d4f 	andeq	r5, r0, #5056	; 0x13c0
 284:	20060104 	andcs	r0, r6, r4, lsl #2
 288:	214f8a06 	cmpcs	pc, r6, lsl #20
 28c:	01000402 	tsteq	r0, r2, lsl #8
 290:	02050001 	andeq	r0, r5, #1
 294:	00000000 	andeq	r0, r0, r0
 298:	0106eb03 	tsteq	r6, r3, lsl #22
 29c:	00740903 	rsbseq	r0, r4, r3, lsl #18
 2a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 2a4:	4f8a0620 	svcmi	0x008a0620
 2a8:	0402005d 	streq	r0, [r2], #-93	; 0x5d
 2ac:	06200601 	strteq	r0, [r0], -r1, lsl #12
 2b0:	02224f8a 	eoreq	r4, r2, #552	; 0x228
 2b4:	01010004 	tsteq	r1, r4
 2b8:	00020500 	andeq	r0, r2, r0, lsl #10
 2bc:	03000000 	movweq	r0, #0
 2c0:	030107af 	movweq	r0, #6063	; 0x17af
 2c4:	0200660b 	andeq	r6, r0, #11534336	; 0xb00000
 2c8:	20060104 	andcs	r0, r6, r4, lsl #2
 2cc:	02008a06 	andeq	r8, r0, #24576	; 0x6000
 2d0:	003e0204 	eorseq	r0, lr, r4, lsl #4
 2d4:	3d020402 	cfstrscc	mvf0, [r2, #-8]
 2d8:	02040200 	andeq	r0, r4, #0, 4
 2dc:	04020049 	streq	r0, [r2], #-73	; 0x49
 2e0:	02001e02 	andeq	r1, r0, #2, 28
 2e4:	3c060104 	stfccs	f0, [r6], {4}
 2e8:	3c090306 	stccc	3, cr0, [r9], {6}
 2ec:	02004f87 	andeq	r4, r0, #540	; 0x21c
 2f0:	20060104 	andcs	r0, r6, r4, lsl #2
 2f4:	02008a06 	andeq	r8, r0, #24576	; 0x6000
 2f8:	003e0204 	eorseq	r0, lr, r4, lsl #4
 2fc:	3d020402 	cfstrscc	mvf0, [r2, #-8]
 300:	02040200 	andeq	r0, r4, #0, 4
 304:	04020049 	streq	r0, [r2], #-73	; 0x49
 308:	02001e02 	andeq	r1, r0, #2, 28
 30c:	3c060104 	stfccs	f0, [r6], {4}
 310:	05024106 	streq	r4, [r2, #-262]	; 0x106
 314:	00010100 	andeq	r0, r1, r0, lsl #2
 318:	00000205 	andeq	r0, r0, r5, lsl #4
 31c:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
 320:	0b030107 	bleq	c0744 <SHAMD5DMAEnable+0xc0744>
 324:	04020058 	streq	r0, [r2], #-88	; 0x58
 328:	02003e02 	andeq	r3, r0, #2, 28
 32c:	003d0204 	eorseq	r0, sp, r4, lsl #4
 330:	49020402 	stmdbmi	r2, {r1, sl}
 334:	02040200 	andeq	r0, r4, #0, 4
 338:	0402001e 	streq	r0, [r2], #-30
 33c:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 340:	853c0903 	ldrhi	r0, [ip, #-2307]!	; 0x903
 344:	01000502 	tsteq	r0, r2, lsl #10
 348:	02050001 	andeq	r0, r5, #1
 34c:	00000000 	andeq	r0, r0, r0
 350:	0108a403 	tsteq	r8, r3, lsl #8
 354:	00580b03 	subseq	r0, r8, r3, lsl #22
 358:	3e020402 	cdpcc	4, 0, cr0, cr2, cr2, {0}
 35c:	02040200 	andeq	r0, r4, #0, 4
 360:	0402003d 	streq	r0, [r2], #-61	; 0x3d
 364:	02004902 	andeq	r4, r0, #32768	; 0x8000
 368:	001e0204 	andseq	r0, lr, r4, lsl #4
 36c:	06010402 	streq	r0, [r1], -r2, lsl #8
 370:	0903063c 	stmdbeq	r3, {r2, r3, r4, r5, r9, sl}
 374:	024b883c 	subeq	r8, fp, #60, 16	; 0x3c0000
 378:	01010005 	tsteq	r1, r5

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	486e6670 	stmdami	lr!, {r4, r5, r6, r9, sl, sp, lr}^
   4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
   8:	53007265 	movwpl	r7, #613	; 0x265
   c:	444d4148 	strbmi	r4, [sp], #-328	; 0x148
  10:	6e6f4335 	mcrvs	3, 3, r4, cr15, cr5, {1}
  14:	53676966 	cmnpl	r7, #1671168	; 0x198000
  18:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
  1c:	49323369 	ldmdbmi	r2!, {r0, r3, r5, r6, r8, r9, ip, sp}
  20:	6c46746e 	cfstrdvs	mvd7, [r6], {110}	; 0x6e
  24:	00736761 	rsbseq	r6, r3, r1, ror #14
  28:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
  2c:	00637253 	rsbeq	r7, r3, r3, asr r2
  30:	4d414853 	stclmi	8, cr4, [r1, #-332]	; 0xfffffeb4
  34:	6e493544 	cdpvs	5, 4, cr3, cr9, cr4, {2}
  38:	61745374 	cmnvs	r4, r4, ror r3
  3c:	00737574 	rsbseq	r7, r3, r4, ror r5
  40:	4d414853 	stclmi	8, cr4, [r1, #-332]	; 0xfffffeb4
  44:	4d483544 	cfstr64mi	mvdx3, [r8, #-272]	; 0xfffffef0
  48:	50504341 	subspl	r4, r0, r1, asr #6
  4c:	5379654b 	cmnpl	r9, #314572800	; 0x12c00000
  50:	53007465 	movwpl	r7, #1125	; 0x465
  54:	444d4148 	strbmi	r4, [sp], #-328	; 0x148
  58:	73655235 	cmnvc	r5, #1342177283	; 0x50000003
  5c:	52746c75 	rsbspl	r6, r4, #29952	; 0x7500
  60:	00646165 	rsbeq	r6, r4, r5, ror #2
  64:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  68:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  6c:	48530074 	ldmdami	r3, {r2, r4, r5, r6}^
  70:	35444d41 	strbcc	r4, [r4, #-3393]	; 0xd41
  74:	43414d48 	movtmi	r4, #7496	; 0x1d48
  78:	636f7250 	cmnvs	pc, #80, 4
  7c:	00737365 	rsbseq	r7, r3, r5, ror #6
  80:	69755f5f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
  84:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
  88:	5300745f 	movwpl	r7, #1119	; 0x45f
  8c:	444d4148 	strbmi	r4, [sp], #-328	; 0x148
  90:	74614435 	strbtvc	r4, [r1], #-1077	; 0x435
  94:	6f725061 	svcvs	0x00725061
  98:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  9c:	33697500 	cmncc	r9, #0, 10
  a0:	6d655432 	cfstrdvs	mvd5, [r5, #-200]!	; 0xffffff38
  a4:	48530070 	ldmdami	r3, {r4, r5, r6}^
  a8:	35444d41 	strbcc	r4, [r4, #-3393]	; 0xd41
  ac:	43414d48 	movtmi	r4, #7496	; 0x1d48
  b0:	5379654b 	cmnpl	r9, #314572800	; 0x12c00000
  b4:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
  b8:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
  bc:	7000745f 	andvc	r7, r0, pc, asr r4
  c0:	44386975 	ldrtmi	r6, [r8], #-2421	; 0x975
  c4:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
  c8:	53006372 	movwpl	r6, #882	; 0x372
  cc:	444d4148 	strbmi	r4, [sp], #-328	; 0x148
  d0:	746e4935 	strbtvc	r4, [lr], #-2357	; 0x935
  d4:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
  d8:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  dc:	33697500 	cmncc	r9, #0, 10
  e0:	756f4332 	strbvc	r4, [pc, #-818]!	; fffffdb6 <SHAMD5DMAEnable+0xfffffdb6>
  e4:	5300746e 	movwpl	r7, #1134	; 0x46e
  e8:	444d4148 	strbmi	r4, [sp], #-328	; 0x148
  ec:	746e4935 	strbtvc	r4, [lr], #-2357	; 0x935
  f0:	65726e55 	ldrbvs	r6, [r2, #-3669]!	; 0xe55
  f4:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
  f8:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 104:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 108:	33697500 	cmncc	r9, #0, 10
 10c:	71724932 	cmnvc	r2, r2, lsr r9
 110:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 114:	5300656c 	movwpl	r6, #1388	; 0x56c
 118:	444d4148 	strbmi	r4, [sp], #-328	; 0x148
 11c:	746e4935 	strbtvc	r4, [lr], #-2357	; 0x935
 120:	61656c43 	cmnvs	r5, r3, asr #24
 124:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
 128:	756f4338 	strbvc	r4, [pc, #-824]!	; fffffdf8 <SHAMD5DMAEnable+0xfffffdf8>
 12c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 130:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 134:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 138:	48530074 	ldmdami	r3, {r2, r4, r5, r6}^
 13c:	35444d41 	strbcc	r4, [r4, #-3393]	; 0xd41
 140:	43414d48 	movtmi	r4, #7496	; 0x1d48
 144:	654b5050 	strbvs	r5, [fp, #-80]	; 0x50
 148:	6e654779 	mcrvs	7, 3, r4, cr5, cr9, {3}
 14c:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
 150:	5f5f0065 	svcpl	0x005f0065
 154:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
 158:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 15c:	38697570 	stmdacc	r9!, {r4, r5, r6, r8, sl, ip, sp, lr}^
 160:	68736148 	ldmdavs	r3!, {r3, r6, r8, sp, lr}^
 164:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
 168:	7500746c 	strvc	r7, [r0, #-1132]	; 0x46c
 16c:	42323369 	eorsmi	r3, r2, #-1543503871	; 0xa4000001
 170:	00657361 	rsbeq	r7, r5, r1, ror #6
 174:	54386975 	ldrtpl	r6, [r8], #-2421	; 0x975
 178:	44706d65 	ldrbtmi	r6, [r0], #-3429	; 0xd65
 17c:	00617461 	rsbeq	r7, r1, r1, ror #8
 180:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 184:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 188:	61686320 	cmnvs	r8, r0, lsr #6
 18c:	48530072 	ldmdami	r3, {r1, r4, r5, r6}^
 190:	35444d41 	strbcc	r4, [r4, #-3393]	; 0xd41
 194:	44746e49 	ldrbtmi	r6, [r4], #-3657	; 0xe49
 198:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 19c:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
 1a0:	4c323369 	ldcmi	3, cr3, [r2], #-420	; 0xfffffe5c
 1a4:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
 1a8:	682f0068 	stmdavs	pc!, {r3, r5, r6}	; <UNPREDICTABLE>
 1ac:	2f656d6f 	svccs	0x00656d6f
 1b0:	6f6e6976 	svcvs	0x006e6976
 1b4:	43432f64 	movtmi	r2, #16228	; 0x3f64
 1b8:	30303233 	eorscc	r3, r0, r3, lsr r2
 1bc:	4b44535f 	blmi	1114f40 <SHAMD5DMAEnable+0x1114f40>
 1c0:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 1c4:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 1c8:	2f6b6473 	svccs	0x006b6473
 1cc:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 1d0:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 1d4:	63672f62 	cmnvs	r7, #392	; 0x188
 1d8:	69730063 	ldmdbvs	r3!, {r0, r1, r5, r6}^
 1dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 1e0:	61686320 	cmnvs	r8, r0, lsr #6
 1e4:	6f6c0072 	svcvs	0x006c0072
 1e8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1ec:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 1f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 1fc:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 200:	5f323374 	svcpl	0x00323374
 204:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 208:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 20c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 210:	7000746e 	andvc	r7, r0, lr, ror #8
 214:	4b386975 	blmi	e1a7f0 <SHAMD5DMAEnable+0xe1a7f0>
 218:	73007965 	movwvc	r7, #2405	; 0x965
 21c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
 220:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 224:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 228:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 22c:	48530074 	ldmdami	r3, {r2, r4, r5, r6}^
 230:	35444d41 	strbcc	r4, [r4, #-3393]	; 0xd41
 234:	61746144 	cmnvs	r4, r4, asr #2
 238:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
 23c:	6c754d65 	ldclvs	13, cr4, [r5], #-404	; 0xfffffe6c
 240:	6c706974 	ldclvs	9, cr6, [r0], #-464	; 0xfffffe30
 244:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
 248:	61443233 	cmpvs	r4, r3, lsr r2
 24c:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
 250:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
 254:	41485300 	mrsmi	r5, (UNDEF: 120)
 258:	4935444d 	ldmdbmi	r5!, {r0, r2, r3, r6, sl, lr}
 25c:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
 260:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 264:	69757000 	ldmdbvs	r5!, {ip, sp, lr}^
 268:	73654438 	cmnvc	r5, #56, 8	; 0x38000000
 26c:	48530074 	ldmdami	r3, {r2, r4, r5, r6}^
 270:	35444d41 	strbcc	r4, [r4, #-3393]	; 0xd41
 274:	44414d44 	strbmi	r4, [r1], #-3396	; 0xd44
 278:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 27c:	5f00656c 	svcpl	0x0000656c
 280:	6c6f6f42 	stclvs	15, cr6, [pc], #-264	; 180 <.debug_str+0x180>
 284:	33697500 	cmncc	r9, #0, 10
 288:	646e4932 	strbtvs	r4, [lr], #-2354	; 0x932
 28c:	6c007865 	stcvs	8, cr7, [r0], {101}	; 0x65
 290:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 294:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 298:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 29c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 2a0:	33697500 	cmncc	r9, #0, 10
 2a4:	646f4d32 	strbtvs	r4, [pc], #-3378	; 2ac <.debug_str+0x2ac>
 2a8:	48530065 	ldmdami	r3, {r0, r2, r5, r6}^
 2ac:	35444d41 	strbcc	r4, [r4, #-3393]	; 0xd41
 2b0:	61746144 	cmnvs	r4, r4, asr #2
 2b4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
 2b8:	6e6f4e65 	cdpvs	14, 6, cr4, cr15, cr5, {3}
 2bc:	636f6c42 	cmnvs	pc, #16896	; 0x4200
 2c0:	676e696b 	strbvs	r6, [lr, -fp, ror #18]!
 2c4:	2f2e2e00 	svccs	0x002e2e00
 2c8:	6d616873 	stclvs	8, cr6, [r1, #-460]!	; 0xfffffe34
 2cc:	632e3564 	teqvs	lr, #100, 10	; 0x19000000
 2d0:	33697500 	cmncc	r9, #0, 10
 2d4:	78644932 	stmdavc	r4!, {r1, r4, r5, r8, fp, lr}^
 2d8:	69757000 	ldmdbvs	r5!, {ip, sp, lr}^
 2dc:	4b505038 	blmi	14143c4 <SHAMD5DMAEnable+0x14143c4>
 2e0:	53007965 	movwpl	r7, #2405	; 0x965
 2e4:	444d4148 	strbmi	r4, [sp], #-328	; 0x148
 2e8:	74614435 	strbtvc	r4, [r1], #-1077	; 0x435
 2ec:	6e654c61 	cdpvs	12, 6, cr4, cr5, cr1, {3}
 2f0:	53687467 	cmnpl	r8, #1728053248	; 0x67000000
 2f4:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 2f8:	54323369 	ldrtpl	r3, [r2], #-873	; 0x369
 2fc:	44706d65 	ldrbtmi	r6, [r0], #-3429	; 0xd65
 300:	00617461 	rsbeq	r7, r1, r1, ror #8
 304:	32336975 	eorscc	r6, r3, #1916928	; 0x1d4000
 308:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
 30c:	64726f77 	ldrbtvs	r6, [r2], #-3959	; 0xf77
 310:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
 314:	34204320 	strtcc	r4, [r0], #-800	; 0x320
 318:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
 31c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xd20
 320:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 324:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 328:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
 32c:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
 330:	346d2d78 	strbtcc	r2, [sp], #-3448	; 0xd78
 334:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 338:	20304f2d 	eorscs	r4, r0, sp, lsr #30
 33c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0x32d
 340:	3939633d 	ldmdbcc	r9!, {r0, r2, r3, r4, r5, r8, r9, sp, lr}
 344:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 348:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
 34c:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
 350:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
 354:	736e6f69 	cmnvc	lr, #420	; 0x1a4
 358:	64662d20 	strbtvs	r2, [r6], #-3360	; 0xd20
 35c:	2d617461 	cfstrdcs	mvd7, [r1, #-388]!	; 0xfffffe7c
 360:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
 364:	736e6f69 	cmnvc	lr, #420	; 0x1a4
 368:	614d6200 	mrsvs	r6, (UNDEF: 109)
 36c:	64656b73 	strbtvs	r6, [r5], #-2931	; 0xb73
 370:	41485300 	mrsmi	r5, (UNDEF: 120)
 374:	4435444d 	ldrtmi	r4, [r5], #-1101	; 0x44d
 378:	6e45414d 	dvfvssm	f4, f5, #5.0
 37c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 380:	41485300 	mrsmi	r5, (UNDEF: 120)
 384:	4435444d 	ldrtmi	r4, [r5], #-1101	; 0x44d
 388:	57617461 	strbpl	r7, [r1, -r1, ror #8]!
 38c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000026 	andeq	r0, r0, r6, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000026 	andeq	r0, r0, r6, lsr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	0000006a 	andeq	r0, r0, sl, rrx
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	180e4101 	stmdane	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	0000005e 	andeq	r0, r0, lr, asr r0
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	100e4101 	andne	r4, lr, r1, lsl #2
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	0000006a 	andeq	r0, r0, sl, rrx
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	100e4101 	andne	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000026 	andeq	r0, r0, r6, lsr #32
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	100e4101 	andne	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  c4:	0000001e 	andeq	r0, r0, lr, lsl r0
  c8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  cc:	41018e02 	tstmi	r1, r2, lsl #28
  d0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  d4:	00000007 	andeq	r0, r0, r7
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  e4:	0000001a 	andeq	r0, r0, sl, lsl r0
  e8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  ec:	41018e02 	tstmi	r1, r2, lsl #28
  f0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  f4:	00000007 	andeq	r0, r0, r7
  f8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 104:	0000001c 	andeq	r0, r0, ip, lsl r0
 108:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 10c:	100e4101 	andne	r4, lr, r1, lsl #2
 110:	00070d41 	andeq	r0, r7, r1, asr #26
 114:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 128:	100e4101 	andne	r4, lr, r1, lsl #2
 12c:	00070d41 	andeq	r0, r7, r1, asr #26
 130:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 13c:	00000050 	andeq	r0, r0, r0, asr r0
 140:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 144:	180e4101 	stmdane	lr, {r0, r8, lr}
 148:	00070d41 	andeq	r0, r7, r1, asr #26
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 158:	0000004a 	andeq	r0, r0, sl, asr #32
 15c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 160:	180e4101 	stmdane	lr, {r0, r8, lr}
 164:	00070d41 	andeq	r0, r7, r1, asr #26
 168:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 174:	00000088 	andeq	r0, r0, r8, lsl #1
 178:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 17c:	180e4101 	stmdane	lr, {r0, r8, lr}
 180:	00070d41 	andeq	r0, r7, r1, asr #26
 184:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 190:	000000e8 	andeq	r0, r0, r8, ror #1
 194:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 198:	41018e02 	tstmi	r1, r2, lsl #28
 19c:	0d41300e 	stcleq	0, cr3, [r1, #-56]	; 0xffffffc8
 1a0:	00000007 	andeq	r0, r0, r7
 1a4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1b0:	00000056 	andeq	r0, r0, r6, asr r0
 1b4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1b8:	41018e02 	tstmi	r1, r2, lsl #28
 1bc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 1c0:	00000007 	andeq	r0, r0, r7
 1c4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1d0:	00000056 	andeq	r0, r0, r6, asr r0
 1d4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1d8:	41018e02 	tstmi	r1, r2, lsl #28
 1dc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 1e0:	00000007 	andeq	r0, r0, r7
 1e4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1f0:	00000096 	muleq	r0, r6, r0
 1f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1f8:	200e4101 	andcs	r4, lr, r1, lsl #2
 1fc:	00070d41 	andeq	r0, r7, r1, asr #26
 200:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 20c:	00000046 	andeq	r0, r0, r6, asr #32
 210:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 214:	180e4101 	stmdane	lr, {r0, r8, lr}
 218:	00070d41 	andeq	r0, r7, r1, asr #26
 21c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 228:	0000004e 	andeq	r0, r0, lr, asr #32
 22c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 230:	180e4101 	stmdane	lr, {r0, r8, lr}
 234:	00070d41 	andeq	r0, r7, r1, asr #26

spi.o:     file format elf32-littlearm


Disassembly of section .rodata.g_ppulSPIIntMap:

00000000 <g_ppulSPIIntMap>:
   0:	44020000 	strmi	r0, [r2], #-0
   4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
   8:	00000000 	andeq	r0, r0, r0
   c:	44021000 	strmi	r1, [r2], #-0
  10:	000000c0 	andeq	r0, r0, r0, asr #1
  14:	00000000 	andeq	r0, r0, r0
  18:	44022000 	strmi	r2, [r2], #-0
  1c:	000000c1 	andeq	r0, r0, r1, asr #1
  20:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.g_ulSPIDmaMaskMap:

00000000 <g_ulSPIDmaMaskMap>:
   0:	44020000 	strmi	r0, [r2], #-0
   4:	00000080 	andeq	r0, r0, r0, lsl #1
   8:	44022000 	strmi	r2, [r2], #-0
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	44021000 	strmi	r1, [r2], #-0
  14:	00000008 	andeq	r0, r0, r8

Disassembly of section .text.SPITransfer8:

00000000 <SPITransfer8>:
   0:	b480      	push	{r7}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	2301      	movs	r3, #1
  10:	62fb      	str	r3, [r7, #44]	; 0x2c
  12:	2301      	movs	r3, #1
  14:	62bb      	str	r3, [r7, #40]	; 0x28
  16:	68bb      	ldr	r3, [r7, #8]
  18:	2b00      	cmp	r3, #0
  1a:	d107      	bne.n	2c <SPITransfer8+0x2c>
  1c:	2300      	movs	r3, #0
  1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  20:	f04f 33ff 	mov.w	r3, #4294967295
  24:	61bb      	str	r3, [r7, #24]
  26:	f107 0318 	add.w	r3, r7, #24
  2a:	60bb      	str	r3, [r7, #8]
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	2b00      	cmp	r3, #0
  30:	d104      	bne.n	3c <SPITransfer8+0x3c>
  32:	2300      	movs	r3, #0
  34:	62bb      	str	r3, [r7, #40]	; 0x28
  36:	f107 0314 	add.w	r3, r7, #20
  3a:	607b      	str	r3, [r7, #4]
  3c:	68fb      	ldr	r3, [r7, #12]
  3e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
  42:	627b      	str	r3, [r7, #36]	; 0x24
  44:	68fb      	ldr	r3, [r7, #12]
  46:	f503 739c 	add.w	r3, r3, #312	; 0x138
  4a:	623b      	str	r3, [r7, #32]
  4c:	68fb      	ldr	r3, [r7, #12]
  4e:	f503 7398 	add.w	r3, r3, #304	; 0x130
  52:	61fb      	str	r3, [r7, #28]
  54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  56:	f003 0301 	and.w	r3, r3, #1
  5a:	2b00      	cmp	r3, #0
  5c:	d00a      	beq.n	74 <SPITransfer8+0x74>
  5e:	68fb      	ldr	r3, [r7, #12]
  60:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  64:	68fa      	ldr	r2, [r7, #12]
  66:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  6a:	6812      	ldr	r2, [r2, #0]
  6c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  70:	601a      	str	r2, [r3, #0]
  72:	e022      	b.n	ba <SPITransfer8+0xba>
  74:	e021      	b.n	ba <SPITransfer8+0xba>
  76:	bf00      	nop
  78:	69fb      	ldr	r3, [r7, #28]
  7a:	681b      	ldr	r3, [r3, #0]
  7c:	f003 0302 	and.w	r3, r3, #2
  80:	2b00      	cmp	r3, #0
  82:	d0f9      	beq.n	78 <SPITransfer8+0x78>
  84:	6a3b      	ldr	r3, [r7, #32]
  86:	68ba      	ldr	r2, [r7, #8]
  88:	7812      	ldrb	r2, [r2, #0]
  8a:	601a      	str	r2, [r3, #0]
  8c:	bf00      	nop
  8e:	69fb      	ldr	r3, [r7, #28]
  90:	681b      	ldr	r3, [r3, #0]
  92:	f003 0301 	and.w	r3, r3, #1
  96:	2b00      	cmp	r3, #0
  98:	d0f9      	beq.n	8e <SPITransfer8+0x8e>
  9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  9c:	681b      	ldr	r3, [r3, #0]
  9e:	b2da      	uxtb	r2, r3
  a0:	687b      	ldr	r3, [r7, #4]
  a2:	701a      	strb	r2, [r3, #0]
  a4:	68ba      	ldr	r2, [r7, #8]
  a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  a8:	4413      	add	r3, r2
  aa:	60bb      	str	r3, [r7, #8]
  ac:	687a      	ldr	r2, [r7, #4]
  ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
  b0:	4413      	add	r3, r2
  b2:	607b      	str	r3, [r7, #4]
  b4:	683b      	ldr	r3, [r7, #0]
  b6:	3b01      	subs	r3, #1
  b8:	603b      	str	r3, [r7, #0]
  ba:	683b      	ldr	r3, [r7, #0]
  bc:	2b00      	cmp	r3, #0
  be:	d1da      	bne.n	76 <SPITransfer8+0x76>
  c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  c2:	f003 0302 	and.w	r3, r3, #2
  c6:	2b00      	cmp	r3, #0
  c8:	d009      	beq.n	de <SPITransfer8+0xde>
  ca:	68fb      	ldr	r3, [r7, #12]
  cc:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  d0:	68fa      	ldr	r2, [r7, #12]
  d2:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  d6:	6812      	ldr	r2, [r2, #0]
  d8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  dc:	601a      	str	r2, [r3, #0]
  de:	2300      	movs	r3, #0
  e0:	4618      	mov	r0, r3
  e2:	3734      	adds	r7, #52	; 0x34
  e4:	46bd      	mov	sp, r7
  e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  ea:	4770      	bx	lr

Disassembly of section .text.SPITransfer16:

00000000 <SPITransfer16>:
   0:	b480      	push	{r7}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	2301      	movs	r3, #1
  10:	62fb      	str	r3, [r7, #44]	; 0x2c
  12:	2301      	movs	r3, #1
  14:	62bb      	str	r3, [r7, #40]	; 0x28
  16:	683b      	ldr	r3, [r7, #0]
  18:	f003 0301 	and.w	r3, r3, #1
  1c:	2b00      	cmp	r3, #0
  1e:	d002      	beq.n	26 <SPITransfer16+0x26>
  20:	f04f 33ff 	mov.w	r3, #4294967295
  24:	e069      	b.n	fa <SPITransfer16+0xfa>
  26:	683b      	ldr	r3, [r7, #0]
  28:	085b      	lsrs	r3, r3, #1
  2a:	603b      	str	r3, [r7, #0]
  2c:	68bb      	ldr	r3, [r7, #8]
  2e:	2b00      	cmp	r3, #0
  30:	d107      	bne.n	42 <SPITransfer16+0x42>
  32:	2300      	movs	r3, #0
  34:	62fb      	str	r3, [r7, #44]	; 0x2c
  36:	f04f 33ff 	mov.w	r3, #4294967295
  3a:	61bb      	str	r3, [r7, #24]
  3c:	f107 0318 	add.w	r3, r7, #24
  40:	60bb      	str	r3, [r7, #8]
  42:	687b      	ldr	r3, [r7, #4]
  44:	2b00      	cmp	r3, #0
  46:	d104      	bne.n	52 <SPITransfer16+0x52>
  48:	2300      	movs	r3, #0
  4a:	62bb      	str	r3, [r7, #40]	; 0x28
  4c:	f107 0314 	add.w	r3, r7, #20
  50:	607b      	str	r3, [r7, #4]
  52:	68fb      	ldr	r3, [r7, #12]
  54:	f503 739e 	add.w	r3, r3, #316	; 0x13c
  58:	627b      	str	r3, [r7, #36]	; 0x24
  5a:	68fb      	ldr	r3, [r7, #12]
  5c:	f503 739c 	add.w	r3, r3, #312	; 0x138
  60:	623b      	str	r3, [r7, #32]
  62:	68fb      	ldr	r3, [r7, #12]
  64:	f503 7398 	add.w	r3, r3, #304	; 0x130
  68:	61fb      	str	r3, [r7, #28]
  6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  6c:	f003 0301 	and.w	r3, r3, #1
  70:	2b00      	cmp	r3, #0
  72:	d00a      	beq.n	8a <SPITransfer16+0x8a>
  74:	68fb      	ldr	r3, [r7, #12]
  76:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  7a:	68fa      	ldr	r2, [r7, #12]
  7c:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  80:	6812      	ldr	r2, [r2, #0]
  82:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  86:	601a      	str	r2, [r3, #0]
  88:	e024      	b.n	d4 <SPITransfer16+0xd4>
  8a:	e023      	b.n	d4 <SPITransfer16+0xd4>
  8c:	bf00      	nop
  8e:	69fb      	ldr	r3, [r7, #28]
  90:	681b      	ldr	r3, [r3, #0]
  92:	f003 0302 	and.w	r3, r3, #2
  96:	2b00      	cmp	r3, #0
  98:	d0f9      	beq.n	8e <SPITransfer16+0x8e>
  9a:	6a3b      	ldr	r3, [r7, #32]
  9c:	68ba      	ldr	r2, [r7, #8]
  9e:	8812      	ldrh	r2, [r2, #0]
  a0:	601a      	str	r2, [r3, #0]
  a2:	bf00      	nop
  a4:	69fb      	ldr	r3, [r7, #28]
  a6:	681b      	ldr	r3, [r3, #0]
  a8:	f003 0301 	and.w	r3, r3, #1
  ac:	2b00      	cmp	r3, #0
  ae:	d0f9      	beq.n	a4 <SPITransfer16+0xa4>
  b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  b2:	681b      	ldr	r3, [r3, #0]
  b4:	b29a      	uxth	r2, r3
  b6:	687b      	ldr	r3, [r7, #4]
  b8:	801a      	strh	r2, [r3, #0]
  ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  bc:	005b      	lsls	r3, r3, #1
  be:	68ba      	ldr	r2, [r7, #8]
  c0:	4413      	add	r3, r2
  c2:	60bb      	str	r3, [r7, #8]
  c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  c6:	005b      	lsls	r3, r3, #1
  c8:	687a      	ldr	r2, [r7, #4]
  ca:	4413      	add	r3, r2
  cc:	607b      	str	r3, [r7, #4]
  ce:	683b      	ldr	r3, [r7, #0]
  d0:	3b01      	subs	r3, #1
  d2:	603b      	str	r3, [r7, #0]
  d4:	683b      	ldr	r3, [r7, #0]
  d6:	2b00      	cmp	r3, #0
  d8:	d1d8      	bne.n	8c <SPITransfer16+0x8c>
  da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  dc:	f003 0302 	and.w	r3, r3, #2
  e0:	2b00      	cmp	r3, #0
  e2:	d009      	beq.n	f8 <SPITransfer16+0xf8>
  e4:	68fb      	ldr	r3, [r7, #12]
  e6:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  ea:	68fa      	ldr	r2, [r7, #12]
  ec:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  f0:	6812      	ldr	r2, [r2, #0]
  f2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  f6:	601a      	str	r2, [r3, #0]
  f8:	2300      	movs	r3, #0
  fa:	4618      	mov	r0, r3
  fc:	3734      	adds	r7, #52	; 0x34
  fe:	46bd      	mov	sp, r7
 100:	f85d 7b04 	ldr.w	r7, [sp], #4
 104:	4770      	bx	lr
 106:	bf00      	nop

Disassembly of section .text.SPITransfer32:

00000000 <SPITransfer32>:
   0:	b480      	push	{r7}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	2301      	movs	r3, #1
  10:	62fb      	str	r3, [r7, #44]	; 0x2c
  12:	2301      	movs	r3, #1
  14:	62bb      	str	r3, [r7, #40]	; 0x28
  16:	683b      	ldr	r3, [r7, #0]
  18:	f003 0303 	and.w	r3, r3, #3
  1c:	2b00      	cmp	r3, #0
  1e:	d002      	beq.n	26 <SPITransfer32+0x26>
  20:	f04f 33ff 	mov.w	r3, #4294967295
  24:	e068      	b.n	f8 <SPITransfer32+0xf8>
  26:	683b      	ldr	r3, [r7, #0]
  28:	089b      	lsrs	r3, r3, #2
  2a:	603b      	str	r3, [r7, #0]
  2c:	68bb      	ldr	r3, [r7, #8]
  2e:	2b00      	cmp	r3, #0
  30:	d107      	bne.n	42 <SPITransfer32+0x42>
  32:	2300      	movs	r3, #0
  34:	62fb      	str	r3, [r7, #44]	; 0x2c
  36:	f04f 33ff 	mov.w	r3, #4294967295
  3a:	61bb      	str	r3, [r7, #24]
  3c:	f107 0318 	add.w	r3, r7, #24
  40:	60bb      	str	r3, [r7, #8]
  42:	687b      	ldr	r3, [r7, #4]
  44:	2b00      	cmp	r3, #0
  46:	d104      	bne.n	52 <SPITransfer32+0x52>
  48:	2300      	movs	r3, #0
  4a:	62bb      	str	r3, [r7, #40]	; 0x28
  4c:	f107 0314 	add.w	r3, r7, #20
  50:	607b      	str	r3, [r7, #4]
  52:	68fb      	ldr	r3, [r7, #12]
  54:	f503 739e 	add.w	r3, r3, #316	; 0x13c
  58:	627b      	str	r3, [r7, #36]	; 0x24
  5a:	68fb      	ldr	r3, [r7, #12]
  5c:	f503 739c 	add.w	r3, r3, #312	; 0x138
  60:	623b      	str	r3, [r7, #32]
  62:	68fb      	ldr	r3, [r7, #12]
  64:	f503 7398 	add.w	r3, r3, #304	; 0x130
  68:	61fb      	str	r3, [r7, #28]
  6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  6c:	f003 0301 	and.w	r3, r3, #1
  70:	2b00      	cmp	r3, #0
  72:	d00a      	beq.n	8a <SPITransfer32+0x8a>
  74:	68fb      	ldr	r3, [r7, #12]
  76:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  7a:	68fa      	ldr	r2, [r7, #12]
  7c:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  80:	6812      	ldr	r2, [r2, #0]
  82:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  86:	601a      	str	r2, [r3, #0]
  88:	e023      	b.n	d2 <SPITransfer32+0xd2>
  8a:	e022      	b.n	d2 <SPITransfer32+0xd2>
  8c:	bf00      	nop
  8e:	69fb      	ldr	r3, [r7, #28]
  90:	681b      	ldr	r3, [r3, #0]
  92:	f003 0302 	and.w	r3, r3, #2
  96:	2b00      	cmp	r3, #0
  98:	d0f9      	beq.n	8e <SPITransfer32+0x8e>
  9a:	6a3b      	ldr	r3, [r7, #32]
  9c:	68ba      	ldr	r2, [r7, #8]
  9e:	6812      	ldr	r2, [r2, #0]
  a0:	601a      	str	r2, [r3, #0]
  a2:	bf00      	nop
  a4:	69fb      	ldr	r3, [r7, #28]
  a6:	681b      	ldr	r3, [r3, #0]
  a8:	f003 0301 	and.w	r3, r3, #1
  ac:	2b00      	cmp	r3, #0
  ae:	d0f9      	beq.n	a4 <SPITransfer32+0xa4>
  b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  b2:	681a      	ldr	r2, [r3, #0]
  b4:	687b      	ldr	r3, [r7, #4]
  b6:	601a      	str	r2, [r3, #0]
  b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  ba:	009b      	lsls	r3, r3, #2
  bc:	68ba      	ldr	r2, [r7, #8]
  be:	4413      	add	r3, r2
  c0:	60bb      	str	r3, [r7, #8]
  c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  c4:	009b      	lsls	r3, r3, #2
  c6:	687a      	ldr	r2, [r7, #4]
  c8:	4413      	add	r3, r2
  ca:	607b      	str	r3, [r7, #4]
  cc:	683b      	ldr	r3, [r7, #0]
  ce:	3b01      	subs	r3, #1
  d0:	603b      	str	r3, [r7, #0]
  d2:	683b      	ldr	r3, [r7, #0]
  d4:	2b00      	cmp	r3, #0
  d6:	d1d9      	bne.n	8c <SPITransfer32+0x8c>
  d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  da:	f003 0302 	and.w	r3, r3, #2
  de:	2b00      	cmp	r3, #0
  e0:	d009      	beq.n	f6 <SPITransfer32+0xf6>
  e2:	68fb      	ldr	r3, [r7, #12]
  e4:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  e8:	68fa      	ldr	r2, [r7, #12]
  ea:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  ee:	6812      	ldr	r2, [r2, #0]
  f0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  f4:	601a      	str	r2, [r3, #0]
  f6:	2300      	movs	r3, #0
  f8:	4618      	mov	r0, r3
  fa:	3734      	adds	r7, #52	; 0x34
  fc:	46bd      	mov	sp, r7
  fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 102:	4770      	bx	lr

Disassembly of section .text.SPIIntNumberGet:

00000000 <SPIIntNumberGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	2300      	movs	r3, #0
   a:	60fb      	str	r3, [r7, #12]
   c:	e01d      	b.n	4a <SPIIntNumberGet+0x4a>
   e:	f240 0200 	movw	r2, #0
  12:	f2c0 0200 	movt	r2, #0
  16:	68f9      	ldr	r1, [r7, #12]
  18:	460b      	mov	r3, r1
  1a:	005b      	lsls	r3, r3, #1
  1c:	440b      	add	r3, r1
  1e:	009b      	lsls	r3, r3, #2
  20:	4413      	add	r3, r2
  22:	681a      	ldr	r2, [r3, #0]
  24:	687b      	ldr	r3, [r7, #4]
  26:	429a      	cmp	r2, r3
  28:	d10c      	bne.n	44 <SPIIntNumberGet+0x44>
  2a:	f240 0200 	movw	r2, #0
  2e:	f2c0 0200 	movt	r2, #0
  32:	68f9      	ldr	r1, [r7, #12]
  34:	460b      	mov	r3, r1
  36:	005b      	lsls	r3, r3, #1
  38:	440b      	add	r3, r1
  3a:	009b      	lsls	r3, r3, #2
  3c:	4413      	add	r3, r2
  3e:	3304      	adds	r3, #4
  40:	681b      	ldr	r3, [r3, #0]
  42:	e007      	b.n	54 <SPIIntNumberGet+0x54>
  44:	68fb      	ldr	r3, [r7, #12]
  46:	3301      	adds	r3, #1
  48:	60fb      	str	r3, [r7, #12]
  4a:	68fb      	ldr	r3, [r7, #12]
  4c:	2b02      	cmp	r3, #2
  4e:	d9de      	bls.n	e <SPIIntNumberGet+0xe>
  50:	f04f 33ff 	mov.w	r3, #4294967295
  54:	4618      	mov	r0, r3
  56:	3714      	adds	r7, #20
  58:	46bd      	mov	sp, r7
  5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  5e:	4770      	bx	lr

Disassembly of section .text.SPIDmaMaskGet:

00000000 <SPIDmaMaskGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	2300      	movs	r3, #0
   a:	60fb      	str	r3, [r7, #12]
   c:	e015      	b.n	3a <SPIDmaMaskGet+0x3a>
   e:	f240 0300 	movw	r3, #0
  12:	f2c0 0300 	movt	r3, #0
  16:	68fa      	ldr	r2, [r7, #12]
  18:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	429a      	cmp	r2, r3
  20:	d108      	bne.n	34 <SPIDmaMaskGet+0x34>
  22:	f240 0200 	movw	r2, #0
  26:	f2c0 0200 	movt	r2, #0
  2a:	68fb      	ldr	r3, [r7, #12]
  2c:	00db      	lsls	r3, r3, #3
  2e:	4413      	add	r3, r2
  30:	685b      	ldr	r3, [r3, #4]
  32:	e007      	b.n	44 <SPIDmaMaskGet+0x44>
  34:	68fb      	ldr	r3, [r7, #12]
  36:	3301      	adds	r3, #1
  38:	60fb      	str	r3, [r7, #12]
  3a:	68fb      	ldr	r3, [r7, #12]
  3c:	2b02      	cmp	r3, #2
  3e:	d9e6      	bls.n	e <SPIDmaMaskGet+0xe>
  40:	f04f 33ff 	mov.w	r3, #4294967295
  44:	4618      	mov	r0, r3
  46:	3714      	adds	r7, #20
  48:	46bd      	mov	sp, r7
  4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  4e:	4770      	bx	lr

Disassembly of section .text.SPIEnable:

00000000 <SPIEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 739a 	add.w	r3, r3, #308	; 0x134
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 729a 	add.w	r2, r2, #308	; 0x134
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 0201 	orr.w	r2, r2, #1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.SPIDisable:

00000000 <SPIDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 739a 	add.w	r3, r3, #308	; 0x134
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 729a 	add.w	r2, r2, #308	; 0x134
  14:	6812      	ldr	r2, [r2, #0]
  16:	f022 0201 	bic.w	r2, r2, #1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.SPIDmaEnable:

00000000 <SPIDmaEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  10:	687a      	ldr	r2, [r7, #4]
  12:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	430a      	orrs	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.SPIDmaDisable:

00000000 <SPIDmaDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  10:	687a      	ldr	r2, [r7, #4]
  12:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	400a      	ands	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.SPIReset:

00000000 <SPIReset>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 7388 	add.w	r3, r3, #272	; 0x110
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 7288 	add.w	r2, r2, #272	; 0x110
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 0202 	orr.w	r2, r2, #2
  1a:	601a      	str	r2, [r3, #0]
  1c:	bf00      	nop
  1e:	687b      	ldr	r3, [r7, #4]
  20:	f503 738a 	add.w	r3, r3, #276	; 0x114
  24:	681b      	ldr	r3, [r3, #0]
  26:	f003 0301 	and.w	r3, r3, #1
  2a:	2b00      	cmp	r3, #0
  2c:	d0f7      	beq.n	1e <SPIReset+0x1e>
  2e:	370c      	adds	r7, #12
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.SPIConfigSetExpClk:

00000000 <SPIConfigSetExpClk>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	f503 7394 	add.w	r3, r3, #296	; 0x128
  14:	681b      	ldr	r3, [r3, #0]
  16:	617b      	str	r3, [r7, #20]
  18:	697b      	ldr	r3, [r7, #20]
  1a:	f023 0305 	bic.w	r3, r3, #5
  1e:	617b      	str	r3, [r7, #20]
  20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  22:	0e1a      	lsrs	r2, r3, #24
  24:	683b      	ldr	r3, [r7, #0]
  26:	4313      	orrs	r3, r2
  28:	b2db      	uxtb	r3, r3
  2a:	697a      	ldr	r2, [r7, #20]
  2c:	4313      	orrs	r3, r2
  2e:	617b      	str	r3, [r7, #20]
  30:	68fb      	ldr	r3, [r7, #12]
  32:	f503 7394 	add.w	r3, r3, #296	; 0x128
  36:	697a      	ldr	r2, [r7, #20]
  38:	601a      	str	r2, [r3, #0]
  3a:	683b      	ldr	r3, [r7, #0]
  3c:	2b00      	cmp	r3, #0
  3e:	d103      	bne.n	48 <SPIConfigSetExpClk+0x48>
  40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  44:	617b      	str	r3, [r7, #20]
  46:	e002      	b.n	4e <SPIConfigSetExpClk+0x4e>
  48:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
  4c:	617b      	str	r3, [r7, #20]
  4e:	697a      	ldr	r2, [r7, #20]
  50:	f24f 033c 	movw	r3, #61500	; 0xf03c
  54:	f6cd 73f7 	movt	r3, #57335	; 0xdff7
  58:	4013      	ands	r3, r2
  5a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  5e:	617b      	str	r3, [r7, #20]
  60:	68ba      	ldr	r2, [r7, #8]
  62:	687b      	ldr	r3, [r7, #4]
  64:	fbb2 f3f3 	udiv	r3, r2, r3
  68:	3b01      	subs	r3, #1
  6a:	613b      	str	r3, [r7, #16]
  6c:	693b      	ldr	r3, [r7, #16]
  6e:	f003 030f 	and.w	r3, r3, #15
  72:	009b      	lsls	r3, r3, #2
  74:	697a      	ldr	r2, [r7, #20]
  76:	4313      	orrs	r3, r2
  78:	617b      	str	r3, [r7, #20]
  7a:	68fb      	ldr	r3, [r7, #12]
  7c:	f503 739a 	add.w	r3, r3, #308	; 0x134
  80:	693a      	ldr	r2, [r7, #16]
  82:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
  86:	0112      	lsls	r2, r2, #4
  88:	601a      	str	r2, [r3, #0]
  8a:	697a      	ldr	r2, [r7, #20]
  8c:	6a3b      	ldr	r3, [r7, #32]
  8e:	431a      	orrs	r2, r3
  90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  92:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  96:	f423 0377 	bic.w	r3, r3, #16187392	; 0xf70000
  9a:	4313      	orrs	r3, r2
  9c:	617b      	str	r3, [r7, #20]
  9e:	68fb      	ldr	r3, [r7, #12]
  a0:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  a4:	697a      	ldr	r2, [r7, #20]
  a6:	601a      	str	r2, [r3, #0]
  a8:	371c      	adds	r7, #28
  aa:	46bd      	mov	sp, r7
  ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  b0:	4770      	bx	lr
  b2:	bf00      	nop

Disassembly of section .text.SPIDataGetNonBlocking:

00000000 <SPIDataGetNonBlocking>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7398 	add.w	r3, r3, #304	; 0x130
  10:	681b      	ldr	r3, [r3, #0]
  12:	60fb      	str	r3, [r7, #12]
  14:	68fb      	ldr	r3, [r7, #12]
  16:	f003 0301 	and.w	r3, r3, #1
  1a:	2b00      	cmp	r3, #0
  1c:	d007      	beq.n	2e <SPIDataGetNonBlocking+0x2e>
  1e:	687b      	ldr	r3, [r7, #4]
  20:	f503 739e 	add.w	r3, r3, #316	; 0x13c
  24:	681a      	ldr	r2, [r3, #0]
  26:	683b      	ldr	r3, [r7, #0]
  28:	601a      	str	r2, [r3, #0]
  2a:	2301      	movs	r3, #1
  2c:	e000      	b.n	30 <SPIDataGetNonBlocking+0x30>
  2e:	2300      	movs	r3, #0
  30:	4618      	mov	r0, r3
  32:	3714      	adds	r7, #20
  34:	46bd      	mov	sp, r7
  36:	f85d 7b04 	ldr.w	r7, [sp], #4
  3a:	4770      	bx	lr

Disassembly of section .text.SPIDataGet:

00000000 <SPIDataGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	bf00      	nop
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 7398 	add.w	r3, r3, #304	; 0x130
  12:	681b      	ldr	r3, [r3, #0]
  14:	f003 0301 	and.w	r3, r3, #1
  18:	2b00      	cmp	r3, #0
  1a:	d0f7      	beq.n	c <SPIDataGet+0xc>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
  22:	681a      	ldr	r2, [r3, #0]
  24:	683b      	ldr	r3, [r7, #0]
  26:	601a      	str	r2, [r3, #0]
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.SPIDataPutNonBlocking:

00000000 <SPIDataPutNonBlocking>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7398 	add.w	r3, r3, #304	; 0x130
  10:	681b      	ldr	r3, [r3, #0]
  12:	60fb      	str	r3, [r7, #12]
  14:	68fb      	ldr	r3, [r7, #12]
  16:	f003 0302 	and.w	r3, r3, #2
  1a:	2b00      	cmp	r3, #0
  1c:	d006      	beq.n	2c <SPIDataPutNonBlocking+0x2c>
  1e:	687b      	ldr	r3, [r7, #4]
  20:	f503 739c 	add.w	r3, r3, #312	; 0x138
  24:	683a      	ldr	r2, [r7, #0]
  26:	601a      	str	r2, [r3, #0]
  28:	2301      	movs	r3, #1
  2a:	e000      	b.n	2e <SPIDataPutNonBlocking+0x2e>
  2c:	2300      	movs	r3, #0
  2e:	4618      	mov	r0, r3
  30:	3714      	adds	r7, #20
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.SPIDataPut:

00000000 <SPIDataPut>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	bf00      	nop
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 7398 	add.w	r3, r3, #304	; 0x130
  12:	681b      	ldr	r3, [r3, #0]
  14:	f003 0302 	and.w	r3, r3, #2
  18:	2b00      	cmp	r3, #0
  1a:	d0f7      	beq.n	c <SPIDataPut+0xc>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	f503 739c 	add.w	r3, r3, #312	; 0x138
  22:	683a      	ldr	r2, [r7, #0]
  24:	601a      	str	r2, [r3, #0]
  26:	370c      	adds	r7, #12
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.SPIFIFOEnable:

00000000 <SPIFIFOEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  10:	687a      	ldr	r2, [r7, #4]
  12:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	430a      	orrs	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.SPIFIFODisable:

00000000 <SPIFIFODisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  10:	687a      	ldr	r2, [r7, #4]
  12:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  16:	6811      	ldr	r1, [r2, #0]
  18:	683a      	ldr	r2, [r7, #0]
  1a:	43d2      	mvns	r2, r2
  1c:	400a      	ands	r2, r1
  1e:	601a      	str	r2, [r3, #0]
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.SPIFIFOLevelSet:

00000000 <SPIFIFOLevelSet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
  12:	681b      	ldr	r3, [r3, #0]
  14:	617b      	str	r3, [r7, #20]
  16:	697b      	ldr	r3, [r7, #20]
  18:	0c1b      	lsrs	r3, r3, #16
  1a:	041b      	lsls	r3, r3, #16
  1c:	687a      	ldr	r2, [r7, #4]
  1e:	3a01      	subs	r2, #1
  20:	0211      	lsls	r1, r2, #8
  22:	68ba      	ldr	r2, [r7, #8]
  24:	3a01      	subs	r2, #1
  26:	430a      	orrs	r2, r1
  28:	4313      	orrs	r3, r2
  2a:	617b      	str	r3, [r7, #20]
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
  32:	697a      	ldr	r2, [r7, #20]
  34:	601a      	str	r2, [r3, #0]
  36:	371c      	adds	r7, #28
  38:	46bd      	mov	sp, r7
  3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  3e:	4770      	bx	lr

Disassembly of section .text.SPIFIFOLevelGet:

00000000 <SPIFIFOLevelGet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
  12:	681b      	ldr	r3, [r3, #0]
  14:	617b      	str	r3, [r7, #20]
  16:	697b      	ldr	r3, [r7, #20]
  18:	b2da      	uxtb	r2, r3
  1a:	68bb      	ldr	r3, [r7, #8]
  1c:	601a      	str	r2, [r3, #0]
  1e:	697b      	ldr	r3, [r7, #20]
  20:	0a1b      	lsrs	r3, r3, #8
  22:	b2da      	uxtb	r2, r3
  24:	687b      	ldr	r3, [r7, #4]
  26:	601a      	str	r2, [r3, #0]
  28:	371c      	adds	r7, #28
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.SPIWordCountSet:

00000000 <SPIWordCountSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
  10:	681b      	ldr	r3, [r3, #0]
  12:	60fb      	str	r3, [r7, #12]
  14:	687b      	ldr	r3, [r7, #4]
  16:	f503 73be 	add.w	r3, r3, #380	; 0x17c
  1a:	68fa      	ldr	r2, [r7, #12]
  1c:	b291      	uxth	r1, r2
  1e:	683a      	ldr	r2, [r7, #0]
  20:	0412      	lsls	r2, r2, #16
  22:	430a      	orrs	r2, r1
  24:	601a      	str	r2, [r3, #0]
  26:	3714      	adds	r7, #20
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.SPIIntRegister:

00000000 <SPIIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	f7ff fffe 	bl	0 <SPIIntRegister>
  10:	4603      	mov	r3, r0
  12:	60fb      	str	r3, [r7, #12]
  14:	68f8      	ldr	r0, [r7, #12]
  16:	6839      	ldr	r1, [r7, #0]
  18:	f7ff fffe 	bl	0 <IntRegister>
  1c:	68f8      	ldr	r0, [r7, #12]
  1e:	f7ff fffe 	bl	0 <IntEnable>
  22:	3710      	adds	r7, #16
  24:	46bd      	mov	sp, r7
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text.SPIIntUnregister:

00000000 <SPIIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6878      	ldr	r0, [r7, #4]
   a:	f7ff fffe 	bl	0 <SPIIntUnregister>
   e:	4603      	mov	r3, r0
  10:	60fb      	str	r3, [r7, #12]
  12:	68f8      	ldr	r0, [r7, #12]
  14:	f7ff fffe 	bl	0 <IntDisable>
  18:	68f8      	ldr	r0, [r7, #12]
  1a:	f7ff fffe 	bl	0 <IntUnregister>
  1e:	3710      	adds	r7, #16
  20:	46bd      	mov	sp, r7
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text.SPIIntEnable:

00000000 <SPIIntEnable>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
  10:	2b00      	cmp	r3, #0
  12:	d00a      	beq.n	2a <SPIIntEnable+0x2a>
  14:	6878      	ldr	r0, [r7, #4]
  16:	f7ff fffe 	bl	0 <SPIIntEnable>
  1a:	4603      	mov	r3, r0
  1c:	60fb      	str	r3, [r7, #12]
  1e:	f246 0394 	movw	r3, #24724	; 0x6094
  22:	f2c4 4302 	movt	r3, #17410	; 0x4402
  26:	68fa      	ldr	r2, [r7, #12]
  28:	601a      	str	r2, [r3, #0]
  2a:	683b      	ldr	r3, [r7, #0]
  2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
  30:	2b00      	cmp	r3, #0
  32:	d00b      	beq.n	4c <SPIIntEnable+0x4c>
  34:	6878      	ldr	r0, [r7, #4]
  36:	f7ff fffe 	bl	0 <SPIIntEnable>
  3a:	4603      	mov	r3, r0
  3c:	105b      	asrs	r3, r3, #1
  3e:	60fb      	str	r3, [r7, #12]
  40:	f246 0394 	movw	r3, #24724	; 0x6094
  44:	f2c4 4302 	movt	r3, #17410	; 0x4402
  48:	68fa      	ldr	r2, [r7, #12]
  4a:	601a      	str	r2, [r3, #0]
  4c:	687b      	ldr	r3, [r7, #4]
  4e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  52:	461a      	mov	r2, r3
  54:	687b      	ldr	r3, [r7, #4]
  56:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  5a:	6819      	ldr	r1, [r3, #0]
  5c:	6838      	ldr	r0, [r7, #0]
  5e:	230f      	movs	r3, #15
  60:	f2c0 0303 	movt	r3, #3
  64:	4003      	ands	r3, r0
  66:	430b      	orrs	r3, r1
  68:	6013      	str	r3, [r2, #0]
  6a:	3710      	adds	r7, #16
  6c:	46bd      	mov	sp, r7
  6e:	bd80      	pop	{r7, pc}

Disassembly of section .text.SPIIntDisable:

00000000 <SPIIntDisable>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
  10:	2b00      	cmp	r3, #0
  12:	d00a      	beq.n	2a <SPIIntDisable+0x2a>
  14:	6878      	ldr	r0, [r7, #4]
  16:	f7ff fffe 	bl	0 <SPIIntDisable>
  1a:	4603      	mov	r3, r0
  1c:	60fb      	str	r3, [r7, #12]
  1e:	f246 0390 	movw	r3, #24720	; 0x6090
  22:	f2c4 4302 	movt	r3, #17410	; 0x4402
  26:	68fa      	ldr	r2, [r7, #12]
  28:	601a      	str	r2, [r3, #0]
  2a:	683b      	ldr	r3, [r7, #0]
  2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
  30:	2b00      	cmp	r3, #0
  32:	d00b      	beq.n	4c <SPIIntDisable+0x4c>
  34:	6878      	ldr	r0, [r7, #4]
  36:	f7ff fffe 	bl	0 <SPIIntDisable>
  3a:	4603      	mov	r3, r0
  3c:	105b      	asrs	r3, r3, #1
  3e:	60fb      	str	r3, [r7, #12]
  40:	f246 0390 	movw	r3, #24720	; 0x6090
  44:	f2c4 4302 	movt	r3, #17410	; 0x4402
  48:	68fa      	ldr	r2, [r7, #12]
  4a:	601a      	str	r2, [r3, #0]
  4c:	687b      	ldr	r3, [r7, #4]
  4e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  52:	461a      	mov	r2, r3
  54:	687b      	ldr	r3, [r7, #4]
  56:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  5a:	6819      	ldr	r1, [r3, #0]
  5c:	6838      	ldr	r0, [r7, #0]
  5e:	230f      	movs	r3, #15
  60:	f2c0 0303 	movt	r3, #3
  64:	4003      	ands	r3, r0
  66:	43db      	mvns	r3, r3
  68:	400b      	ands	r3, r1
  6a:	6013      	str	r3, [r2, #0]
  6c:	3710      	adds	r7, #16
  6e:	46bd      	mov	sp, r7
  70:	bd80      	pop	{r7, pc}
  72:	bf00      	nop

Disassembly of section .text.SPIIntStatus:

00000000 <SPIIntStatus>:
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f503 738c 	add.w	r3, r3, #280	; 0x118
  12:	681a      	ldr	r2, [r3, #0]
  14:	230f      	movs	r3, #15
  16:	f2c0 0303 	movt	r3, #3
  1a:	4013      	ands	r3, r2
  1c:	613b      	str	r3, [r7, #16]
  1e:	78fb      	ldrb	r3, [r7, #3]
  20:	2b00      	cmp	r3, #0
  22:	d006      	beq.n	32 <SPIIntStatus+0x32>
  24:	687b      	ldr	r3, [r7, #4]
  26:	f503 738e 	add.w	r3, r3, #284	; 0x11c
  2a:	681b      	ldr	r3, [r3, #0]
  2c:	693a      	ldr	r2, [r7, #16]
  2e:	4013      	ands	r3, r2
  30:	613b      	str	r3, [r7, #16]
  32:	6878      	ldr	r0, [r7, #4]
  34:	f7ff fffe 	bl	0 <SPIIntStatus>
  38:	4603      	mov	r3, r0
  3a:	60fb      	str	r3, [r7, #12]
  3c:	78fb      	ldrb	r3, [r7, #3]
  3e:	2b00      	cmp	r3, #0
  40:	d006      	beq.n	50 <SPIIntStatus+0x50>
  42:	f246 03a0 	movw	r3, #24736	; 0x60a0
  46:	f2c4 4302 	movt	r3, #17410	; 0x4402
  4a:	681b      	ldr	r3, [r3, #0]
  4c:	617b      	str	r3, [r7, #20]
  4e:	e005      	b.n	5c <SPIIntStatus+0x5c>
  50:	f246 03a4 	movw	r3, #24740	; 0x60a4
  54:	f2c4 4302 	movt	r3, #17410	; 0x4402
  58:	681b      	ldr	r3, [r3, #0]
  5a:	617b      	str	r3, [r7, #20]
  5c:	697a      	ldr	r2, [r7, #20]
  5e:	68fb      	ldr	r3, [r7, #12]
  60:	4013      	ands	r3, r2
  62:	2b00      	cmp	r3, #0
  64:	d003      	beq.n	6e <SPIIntStatus+0x6e>
  66:	693b      	ldr	r3, [r7, #16]
  68:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  6c:	613b      	str	r3, [r7, #16]
  6e:	68fb      	ldr	r3, [r7, #12]
  70:	085a      	lsrs	r2, r3, #1
  72:	697b      	ldr	r3, [r7, #20]
  74:	4013      	ands	r3, r2
  76:	2b00      	cmp	r3, #0
  78:	d003      	beq.n	82 <SPIIntStatus+0x82>
  7a:	693b      	ldr	r3, [r7, #16]
  7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  80:	613b      	str	r3, [r7, #16]
  82:	693b      	ldr	r3, [r7, #16]
  84:	4618      	mov	r0, r3
  86:	3718      	adds	r7, #24
  88:	46bd      	mov	sp, r7
  8a:	bd80      	pop	{r7, pc}

Disassembly of section .text.SPIIntClear:

00000000 <SPIIntClear>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
  10:	2b00      	cmp	r3, #0
  12:	d00a      	beq.n	2a <SPIIntClear+0x2a>
  14:	6878      	ldr	r0, [r7, #4]
  16:	f7ff fffe 	bl	0 <SPIIntClear>
  1a:	4603      	mov	r3, r0
  1c:	60fb      	str	r3, [r7, #12]
  1e:	f246 039c 	movw	r3, #24732	; 0x609c
  22:	f2c4 4302 	movt	r3, #17410	; 0x4402
  26:	68fa      	ldr	r2, [r7, #12]
  28:	601a      	str	r2, [r3, #0]
  2a:	683b      	ldr	r3, [r7, #0]
  2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
  30:	2b00      	cmp	r3, #0
  32:	d00b      	beq.n	4c <SPIIntClear+0x4c>
  34:	6878      	ldr	r0, [r7, #4]
  36:	f7ff fffe 	bl	0 <SPIIntClear>
  3a:	4603      	mov	r3, r0
  3c:	105b      	asrs	r3, r3, #1
  3e:	60fb      	str	r3, [r7, #12]
  40:	f246 039c 	movw	r3, #24732	; 0x609c
  44:	f2c4 4302 	movt	r3, #17410	; 0x4402
  48:	68fa      	ldr	r2, [r7, #12]
  4a:	601a      	str	r2, [r3, #0]
  4c:	687b      	ldr	r3, [r7, #4]
  4e:	f503 738c 	add.w	r3, r3, #280	; 0x118
  52:	461a      	mov	r2, r3
  54:	6839      	ldr	r1, [r7, #0]
  56:	230f      	movs	r3, #15
  58:	f2c0 0303 	movt	r3, #3
  5c:	400b      	ands	r3, r1
  5e:	6013      	str	r3, [r2, #0]
  60:	3710      	adds	r7, #16
  62:	46bd      	mov	sp, r7
  64:	bd80      	pop	{r7, pc}
  66:	bf00      	nop

Disassembly of section .text.SPICSEnable:

00000000 <SPICSEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 7396 	add.w	r3, r3, #300	; 0x12c
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  14:	6812      	ldr	r2, [r2, #0]
  16:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.SPICSDisable:

00000000 <SPICSDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 7396 	add.w	r3, r3, #300	; 0x12c
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 7296 	add.w	r2, r2, #300	; 0x12c
  14:	6812      	ldr	r2, [r2, #0]
  16:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.SPITransfer:

00000000 <SPITransfer>:
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	af02      	add	r7, sp, #8
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	f503 7396 	add.w	r3, r3, #300	; 0x12c
  14:	681b      	ldr	r3, [r3, #0]
  16:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
  1a:	613b      	str	r3, [r7, #16]
  1c:	693b      	ldr	r3, [r7, #16]
  1e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
  22:	d00a      	beq.n	3a <SPITransfer+0x3a>
  24:	693b      	ldr	r3, [r7, #16]
  26:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
  2a:	d006      	beq.n	3a <SPITransfer+0x3a>
  2c:	693b      	ldr	r3, [r7, #16]
  2e:	f5b3 6f78 	cmp.w	r3, #3968	; 0xf80
  32:	d002      	beq.n	3a <SPITransfer+0x3a>
  34:	f04f 33ff 	mov.w	r3, #4294967295
  38:	e025      	b.n	86 <SPITransfer+0x86>
  3a:	693b      	ldr	r3, [r7, #16]
  3c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
  40:	d109      	bne.n	56 <SPITransfer+0x56>
  42:	6a3b      	ldr	r3, [r7, #32]
  44:	9300      	str	r3, [sp, #0]
  46:	68f8      	ldr	r0, [r7, #12]
  48:	68b9      	ldr	r1, [r7, #8]
  4a:	687a      	ldr	r2, [r7, #4]
  4c:	683b      	ldr	r3, [r7, #0]
  4e:	f7ff fffe 	bl	0 <SPITransfer>
  52:	6178      	str	r0, [r7, #20]
  54:	e016      	b.n	84 <SPITransfer+0x84>
  56:	693b      	ldr	r3, [r7, #16]
  58:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
  5c:	d109      	bne.n	72 <SPITransfer+0x72>
  5e:	6a3b      	ldr	r3, [r7, #32]
  60:	9300      	str	r3, [sp, #0]
  62:	68f8      	ldr	r0, [r7, #12]
  64:	68b9      	ldr	r1, [r7, #8]
  66:	687a      	ldr	r2, [r7, #4]
  68:	683b      	ldr	r3, [r7, #0]
  6a:	f7ff fffe 	bl	0 <SPITransfer>
  6e:	6178      	str	r0, [r7, #20]
  70:	e008      	b.n	84 <SPITransfer+0x84>
  72:	6a3b      	ldr	r3, [r7, #32]
  74:	9300      	str	r3, [sp, #0]
  76:	68f8      	ldr	r0, [r7, #12]
  78:	68b9      	ldr	r1, [r7, #8]
  7a:	687a      	ldr	r2, [r7, #4]
  7c:	683b      	ldr	r3, [r7, #0]
  7e:	f7ff fffe 	bl	0 <SPITransfer>
  82:	6178      	str	r0, [r7, #20]
  84:	697b      	ldr	r3, [r7, #20]
  86:	4618      	mov	r0, r3
  88:	3718      	adds	r7, #24
  8a:	46bd      	mov	sp, r7
  8c:	bd80      	pop	{r7, pc}
  8e:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000009ba 			; <UNDEFINED> instruction: 0x000009ba
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  10:	00005f01 	andeq	r5, r0, r1, lsl #30
  14:	0002cc00 	andeq	ip, r2, r0, lsl #24
	...
  24:	02a60200 	adceq	r0, r6, #0, 4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	18080103 	stmdane	r8, {r0, r1, r8}
  34:	04000001 	streq	r0, [r0], #-1
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	00015b07 	andeq	r5, r1, r7, lsl #22
  44:	03590600 	cmpeq	r9, #0, 12
  48:	62010000 	andvs	r0, r1, #0
  4c:	00000107 	andeq	r0, r0, r7, lsl #2
  50:	00000000 	andeq	r0, r0, r0
  54:	000000ec 	andeq	r0, r0, ip, ror #1
  58:	01079c01 	tsteq	r7, r1, lsl #24
  5c:	da070000 	ble	1c0008 <g_ppulSPIIntMap+0x1c0008>
  60:	01000001 	tsteq	r0, r1
  64:	00003e62 	andeq	r3, r0, r2, ror #28
  68:	54910200 	ldrpl	r0, [r1], #512	; 0x200
  6c:	00031207 	andeq	r1, r3, r7, lsl #4
  70:	0e620100 	poweqs	f0, f2, f0
  74:	02000001 	andeq	r0, r0, #1
  78:	97075091 			; <UNDEFINED> instruction: 0x97075091
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00010e63 	andeq	r0, r1, r3, ror #28
  84:	4c910200 	lfmmi	f0, 4, [r1], {0}
  88:	00001507 	andeq	r1, r0, r7, lsl #10
  8c:	3e630100 	powccs	f0, f3, f0
  90:	02000000 	andeq	r0, r0, #0
  94:	6d074891 	stcvs	8, cr4, [r7, #-580]	; 0xfffffdbc
  98:	01000001 	tsteq	r0, r1
  9c:	00003e64 	andeq	r3, r0, r4, ror #28
  a0:	00910200 	addseq	r0, r1, r0, lsl #4
  a4:	00010408 	andeq	r0, r1, r8, lsl #8
  a8:	3e660100 	powccs	f0, f6, f0
  ac:	02000000 	andeq	r0, r0, #0
  b0:	0a086c91 	beq	21b24c <g_ppulSPIIntMap+0x21b24c>
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00003e67 	andeq	r3, r0, r7, ror #28
  bc:	68910200 	ldmvs	r1, {r9}
  c0:	0001c308 	andeq	ip, r1, r8, lsl #6
  c4:	3e680100 	powcce	f0, f0, f0
  c8:	02000000 	andeq	r0, r0, #0
  cc:	af086491 	svcge	0x00086491
  d0:	01000002 	tsteq	r0, r2
  d4:	00003e69 	andeq	r3, r0, r9, ror #28
  d8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  dc:	00029608 	andeq	r9, r2, r8, lsl #12
  e0:	3e6a0100 	powcce	f0, f2, f0
  e4:	02000000 	andeq	r0, r0, #0
  e8:	b9087091 	stmdblt	r8, {r0, r4, r7, ip, sp, lr}
  ec:	01000002 	tsteq	r0, r2
  f0:	00003e6b 	andeq	r3, r0, fp, ror #28
  f4:	60910200 	addsvs	r0, r1, r0, lsl #4
  f8:	0000ca08 	andeq	ip, r0, r8, lsl #20
  fc:	3e6c0100 	powcce	f0, f4, f0
 100:	02000000 	andeq	r0, r0, #0
 104:	03005c91 	movweq	r5, #3217	; 0xc91
 108:	038e0504 	orreq	r0, lr, #4, 10	; 0x1000000
 10c:	04050000 	streq	r0, [r5], #-0
 110:	00000030 	andeq	r0, r0, r0, lsr r0
 114:	00007f06 	andeq	r7, r0, r6, lsl #30
 118:	07da0100 	ldrbeq	r0, [sl, r0, lsl #2]
 11c:	00000001 	andeq	r0, r0, r1
 120:	06000000 	streq	r0, [r0], -r0
 124:	01000001 	tsteq	r0, r1
 128:	0001d69c 	muleq	r1, ip, r6
 12c:	01da0700 	bicseq	r0, sl, r0, lsl #14
 130:	da010000 	ble	40138 <g_ppulSPIIntMap+0x40138>
 134:	0000003e 	andeq	r0, r0, lr, lsr r0
 138:	07549102 	ldrbeq	r9, [r4, -r2, lsl #2]
 13c:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
 140:	01d6da01 	bicseq	sp, r6, r1, lsl #20
 144:	91020000 	mrsls	r0, (UNDEF: 2)
 148:	02630750 	rsbeq	r0, r3, #80, 14	; 0x1400000
 14c:	db010000 	blle	40154 <g_ppulSPIIntMap+0x40154>
 150:	000001d6 	ldrdeq	r0, [r0], -r6
 154:	074c9102 	strbeq	r9, [ip, -r2, lsl #2]
 158:	00000015 	andeq	r0, r0, r5, lsl r0
 15c:	003edb01 	eorseq	sp, lr, r1, lsl #22
 160:	91020000 	mrsls	r0, (UNDEF: 2)
 164:	016d0748 	cmneq	sp, r8, asr #14
 168:	dc010000 	stcle	0, cr0, [r1], {-0}
 16c:	0000003e 	andeq	r0, r0, lr, lsr r0
 170:	08009102 	stmdaeq	r0, {r1, r8, ip, pc}
 174:	00000104 	andeq	r0, r0, r4, lsl #2
 178:	003ede01 	eorseq	sp, lr, r1, lsl #28
 17c:	91020000 	mrsls	r0, (UNDEF: 2)
 180:	000a086c 	andeq	r0, sl, ip, ror #16
 184:	df010000 	svcle	0x00010000
 188:	0000003e 	andeq	r0, r0, lr, lsr r0
 18c:	08689102 	stmdaeq	r8!, {r1, r8, ip, pc}^
 190:	000001c3 	andeq	r0, r0, r3, asr #3
 194:	003ee001 	eorseq	lr, lr, r1
 198:	91020000 	mrsls	r0, (UNDEF: 2)
 19c:	02af0864 	adceq	r0, pc, #100, 16	; 0x640000
 1a0:	e1010000 	mrs	r0, (UNDEF: 1)
 1a4:	0000003e 	andeq	r0, r0, lr, lsr r0
 1a8:	08749102 	ldmdaeq	r4!, {r1, r8, ip, pc}^
 1ac:	00000296 	muleq	r0, r6, r2
 1b0:	003ee201 	eorseq	lr, lr, r1, lsl #4
 1b4:	91020000 	mrsls	r0, (UNDEF: 2)
 1b8:	02b90870 	adcseq	r0, r9, #112, 16	; 0x700000
 1bc:	e3010000 	movw	r0, #4096	; 0x1000
 1c0:	0000003e 	andeq	r0, r0, lr, lsr r0
 1c4:	08609102 	stmdaeq	r0!, {r1, r8, ip, pc}^
 1c8:	000000ca 	andeq	r0, r0, sl, asr #1
 1cc:	003ee401 	eorseq	lr, lr, r1, lsl #8
 1d0:	91020000 	mrsls	r0, (UNDEF: 2)
 1d4:	0405005c 	streq	r0, [r5], #-92	; 0x5c
 1d8:	000001dc 	ldrdeq	r0, [r0], -ip
 1dc:	75070203 	strvc	r0, [r7, #-515]	; 0x203
 1e0:	09000001 	stmdbeq	r0, {r0}
 1e4:	0000001d 	andeq	r0, r0, sp, lsl r0
 1e8:	07015e01 	streq	r5, [r1, -r1, lsl #28]
 1ec:	00000001 	andeq	r0, r0, r1
 1f0:	04000000 	streq	r0, [r0], #-0
 1f4:	01000001 	tsteq	r0, r1
 1f8:	0002b29c 	muleq	r2, ip, r2
 1fc:	01da0a00 	bicseq	r0, sl, r0, lsl #20
 200:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
 204:	00003e01 	andeq	r3, r0, r1, lsl #28
 208:	54910200 	ldrpl	r0, [r1], #512	; 0x200
 20c:	0003ed0a 	andeq	lr, r3, sl, lsl #26
 210:	015e0100 	cmpeq	lr, r0, lsl #2
 214:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
 218:	0a509102 	beq	1424628 <g_ppulSPIIntMap+0x1424628>
 21c:	0000004d 	andeq	r0, r0, sp, asr #32
 220:	b2015f01 	andlt	r5, r1, #1, 30
 224:	02000002 	andeq	r0, r0, #2
 228:	150a4c91 	strne	r4, [sl, #-3217]	; 0xc91
 22c:	01000000 	mrseq	r0, (UNDEF: 0)
 230:	003e015f 	eorseq	r0, lr, pc, asr r1
 234:	91020000 	mrsls	r0, (UNDEF: 2)
 238:	016d0a48 	cmneq	sp, r8, asr #20
 23c:	60010000 	andvs	r0, r1, r0
 240:	00003e01 	andeq	r3, r0, r1, lsl #28
 244:	00910200 	addseq	r0, r1, r0, lsl #4
 248:	0001040b 	andeq	r0, r1, fp, lsl #8
 24c:	01620100 	cmneq	r2, r0, lsl #2
 250:	0000003e 	andeq	r0, r0, lr, lsr r0
 254:	0b6c9102 	bleq	1b24664 <g_ppulSPIIntMap+0x1b24664>
 258:	0000000a 	andeq	r0, r0, sl
 25c:	3e016301 	cdpcc	3, 0, cr6, cr1, cr1, {0}
 260:	02000000 	andeq	r0, r0, #0
 264:	c30b6891 	movwgt	r6, #47249	; 0xb891
 268:	01000001 	tsteq	r0, r1
 26c:	003e0164 	eorseq	r0, lr, r4, ror #2
 270:	91020000 	mrsls	r0, (UNDEF: 2)
 274:	02af0b64 	adceq	r0, pc, #100, 22	; 0x19000
 278:	65010000 	strvs	r0, [r1, #-0]
 27c:	00003e01 	andeq	r3, r0, r1, lsl #28
 280:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 284:	0002960b 	andeq	r9, r2, fp, lsl #12
 288:	01660100 	cmneq	r6, r0, lsl #2
 28c:	0000003e 	andeq	r0, r0, lr, lsr r0
 290:	0b709102 	bleq	1c246a0 <g_ppulSPIIntMap+0x1c246a0>
 294:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
 298:	3e016701 	cdpcc	7, 0, cr6, cr1, cr1, {0}
 29c:	02000000 	andeq	r0, r0, #0
 2a0:	ca0b6091 	bgt	2d824c <g_ppulSPIIntMap+0x2d824c>
 2a4:	01000000 	mrseq	r0, (UNDEF: 0)
 2a8:	003e0168 	eorseq	r0, lr, r8, ror #2
 2ac:	91020000 	mrsls	r0, (UNDEF: 2)
 2b0:	0405005c 	streq	r0, [r5], #-92	; 0x5c
 2b4:	0000003e 	andeq	r0, r0, lr, lsr r0
 2b8:	00031909 	andeq	r1, r3, r9, lsl #18
 2bc:	01de0100 	bicseq	r0, lr, r0, lsl #2
 2c0:	00000107 	andeq	r0, r0, r7, lsl #2
 2c4:	00000000 	andeq	r0, r0, r0
 2c8:	00000060 	andeq	r0, r0, r0, rrx
 2cc:	02f19c01 	rscseq	r9, r1, #256	; 0x100
 2d0:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 2d4:	01000001 	tsteq	r0, r1
 2d8:	003e01de 	ldrsbteq	r0, [lr], -lr
 2dc:	91020000 	mrsls	r0, (UNDEF: 2)
 2e0:	00a60b6c 	adceq	r0, r6, ip, ror #22
 2e4:	e0010000 	and	r0, r1, r0
 2e8:	00003e01 	andeq	r3, r0, r1, lsl #28
 2ec:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 2f0:	00bc0900 	adcseq	r0, ip, r0, lsl #18
 2f4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
 2f8:	00010702 	andeq	r0, r1, r2, lsl #14
 2fc:	00000000 	andeq	r0, r0, r0
 300:	00005000 	andeq	r5, r0, r0
 304:	2a9c0100 	bcs	fe70070c <g_ppulSPIIntMap+0xfe70070c>
 308:	0a000003 	beq	31c <.debug_info+0x31c>
 30c:	000001da 	ldrdeq	r0, [r0], -sl
 310:	3e020801 	cdpcc	8, 0, cr0, cr2, cr1, {0}
 314:	02000000 	andeq	r0, r0, #0
 318:	a60b6c91 			; <UNDEFINED> instruction: 0xa60b6c91
 31c:	01000000 	mrseq	r0, (UNDEF: 0)
 320:	003e020a 	eorseq	r0, lr, sl, lsl #4
 324:	91020000 	mrsls	r0, (UNDEF: 2)
 328:	0e0c0074 	mcreq	0, 0, r0, cr12, cr4, {3}
 32c:	01000001 	tsteq	r0, r1
 330:	00000232 	andeq	r0, r0, r2, lsr r2
 334:	00260000 	eoreq	r0, r6, r0
 338:	9c010000 	stcls	0, cr0, [r1], {-0}
 33c:	00000350 	andeq	r0, r0, r0, asr r3
 340:	0001da0a 	andeq	sp, r1, sl, lsl #20
 344:	02320100 	eorseq	r0, r2, #0, 2
 348:	0000003e 	andeq	r0, r0, lr, lsr r0
 34c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 350:	0003290c 	andeq	r2, r3, ip, lsl #18
 354:	02470100 	subeq	r0, r7, #0, 2
 358:	00000000 	andeq	r0, r0, r0
 35c:	00000026 	andeq	r0, r0, r6, lsr #32
 360:	03769c01 	cmneq	r6, #256	; 0x100
 364:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 368:	01000001 	tsteq	r0, r1
 36c:	003e0247 	eorseq	r0, lr, r7, asr #4
 370:	91020000 	mrsls	r0, (UNDEF: 2)
 374:	cd0c0074 	stcgt	0, cr0, [ip, #-464]	; 0xfffffe30
 378:	01000001 	tsteq	r0, r1
 37c:	00000263 	andeq	r0, r0, r3, ror #4
 380:	00280000 	eoreq	r0, r8, r0
 384:	9c010000 	stcls	0, cr0, [r1], {-0}
 388:	000003ab 	andeq	r0, r0, fp, lsr #7
 38c:	0001da0a 	andeq	sp, r1, sl, lsl #20
 390:	02630100 	rsbeq	r0, r3, #0, 2
 394:	0000003e 	andeq	r0, r0, lr, lsr r0
 398:	0a749102 	beq	1d247a8 <g_ppulSPIIntMap+0x1d247a8>
 39c:	0000016d 	andeq	r0, r0, sp, ror #2
 3a0:	3e026301 	cdpcc	3, 0, cr6, cr2, cr1, {0}
 3a4:	02000000 	andeq	r0, r0, #0
 3a8:	0c007091 	stceq	0, cr7, [r0], {145}	; 0x91
 3ac:	0000019d 	muleq	r0, sp, r1
 3b0:	00027e01 	andeq	r7, r2, r1, lsl #28
 3b4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 3b8:	01000000 	mrseq	r0, (UNDEF: 0)
 3bc:	0003e09c 	muleq	r3, ip, r0
 3c0:	01da0a00 	bicseq	r0, sl, r0, lsl #20
 3c4:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 3c8:	00003e02 	andeq	r3, r0, r2, lsl #28
 3cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3d0:	00016d0a 	andeq	r6, r1, sl, lsl #26
 3d4:	027e0100 	rsbseq	r0, lr, #0, 2
 3d8:	0000003e 	andeq	r0, r0, lr, lsr r0
 3dc:	00709102 	rsbseq	r9, r0, r2, lsl #2
 3e0:	00002b0c 	andeq	r2, r0, ip, lsl #22
 3e4:	02920100 	addseq	r0, r2, #0, 2
 3e8:	00000000 	andeq	r0, r0, r0
 3ec:	00000038 	andeq	r0, r0, r8, lsr r0
 3f0:	04069c01 	streq	r9, [r6], #-3073	; 0xc01
 3f4:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 3f8:	01000001 	tsteq	r0, r1
 3fc:	003e0292 	mlaseq	lr, r2, r2, r0
 400:	91020000 	mrsls	r0, (UNDEF: 2)
 404:	a40c0074 	strge	r0, [ip], #-116	; 0x74
 408:	01000003 	tsteq	r0, r3
 40c:	000002e6 	andeq	r0, r0, r6, ror #5
 410:	00b20000 	adcseq	r0, r2, r0
 414:	9c010000 	stcls	0, cr0, [r1], {-0}
 418:	00000495 	muleq	r0, r5, r4
 41c:	0001da0a 	andeq	sp, r1, sl, lsl #20
 420:	02e60100 	rsceq	r0, r6, #0, 2
 424:	0000003e 	andeq	r0, r0, lr, lsr r0
 428:	0a6c9102 	beq	1b24838 <g_ppulSPIIntMap+0x1b24838>
 42c:	000000fb 	strdeq	r0, [r0], -fp
 430:	3e02e601 	cfmadd32cc	mvax0, mvfx14, mvfx2, mvfx1
 434:	02000000 	andeq	r0, r0, #0
 438:	fe0a6891 	mcr2	8, 0, r6, cr10, cr1, {4}
 43c:	01000003 	tsteq	r0, r3
 440:	003e02e7 	eorseq	r0, lr, r7, ror #5
 444:	91020000 	mrsls	r0, (UNDEF: 2)
 448:	03340a64 	teqeq	r4, #100, 20	; 0x64000
 44c:	e7010000 	str	r0, [r1, -r0]
 450:	00003e02 	andeq	r3, r0, r2, lsl #28
 454:	60910200 	addsvs	r0, r1, r0, lsl #4
 458:	00008d0a 	andeq	r8, r0, sl, lsl #26
 45c:	02e80100 	rsceq	r0, r8, #0, 2
 460:	0000003e 	andeq	r0, r0, lr, lsr r0
 464:	0a009102 	beq	24874 <g_ppulSPIIntMap+0x24874>
 468:	0000009d 	muleq	r0, sp, r0
 46c:	3e02e801 	cdpcc	8, 0, cr14, cr2, cr1, {0}
 470:	02000000 	andeq	r0, r0, #0
 474:	000b0491 	muleq	fp, r1, r4
 478:	01000000 	mrseq	r0, (UNDEF: 0)
 47c:	003e02eb 	eorseq	r0, lr, fp, ror #5
 480:	91020000 	mrsls	r0, (UNDEF: 2)
 484:	03f40b74 	mvnseq	r0, #116, 22	; 0x1d000
 488:	ec010000 	stc	0, cr0, [r1], {-0}
 48c:	00003e02 	andeq	r3, r0, r2, lsl #28
 490:	70910200 	addsvc	r0, r1, r0, lsl #4
 494:	02690d00 	rsbeq	r0, r9, #0, 26
 498:	44010000 	strmi	r0, [r1], #-0
 49c:	00010703 	andeq	r0, r1, r3, lsl #14
 4a0:	00000000 	andeq	r0, r0, r0
 4a4:	00003c00 	andeq	r3, r0, r0, lsl #24
 4a8:	dd9c0100 	ldfles	f0, [ip]
 4ac:	0a000004 	beq	4c4 <.debug_info+0x4c4>
 4b0:	000001da 	ldrdeq	r0, [r0], -sl
 4b4:	3e034401 	cdpcc	4, 0, cr4, cr3, cr1, {0}
 4b8:	02000000 	andeq	r0, r0, #0
 4bc:	260a6c91 			; <UNDEFINED> instruction: 0x260a6c91
 4c0:	01000001 	tsteq	r0, r1
 4c4:	02b20344 	adcseq	r0, r2, #68, 6	; 0x10000001
 4c8:	91020000 	mrsls	r0, (UNDEF: 2)
 4cc:	02c30b68 	sbceq	r0, r3, #104, 22	; 0x1a000
 4d0:	46010000 	strmi	r0, [r1], -r0
 4d4:	00003e03 	andeq	r3, r0, r3, lsl #28
 4d8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 4dc:	00340c00 	eorseq	r0, r4, r0, lsl #24
 4e0:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
 4e4:	00000003 	andeq	r0, r0, r3
 4e8:	00003200 	andeq	r3, r0, r0, lsl #4
 4ec:	129c0100 	addsne	r0, ip, #0, 2
 4f0:	0a000005 	beq	50c <.debug_info+0x50c>
 4f4:	000001da 	ldrdeq	r0, [r0], -sl
 4f8:	3e036901 	cdpcc	9, 0, cr6, cr3, cr1, {0}
 4fc:	02000000 	andeq	r0, r0, #0
 500:	260a7491 			; <UNDEFINED> instruction: 0x260a7491
 504:	01000001 	tsteq	r0, r1
 508:	02b20369 	adcseq	r0, r2, #-1543503871	; 0xa4000001
 50c:	91020000 	mrsls	r0, (UNDEF: 2)
 510:	e50d0070 	str	r0, [sp, #-112]	; 0x70
 514:	01000000 	mrseq	r0, (UNDEF: 0)
 518:	01070386 	smlabbeq	r7, r6, r3, r0
 51c:	00000000 	andeq	r0, r0, r0
 520:	003a0000 	eorseq	r0, sl, r0
 524:	9c010000 	stcls	0, cr0, [r1], {-0}
 528:	0000055a 	andeq	r0, r0, sl, asr r5
 52c:	0001da0a 	andeq	sp, r1, sl, lsl #20
 530:	03860100 	orreq	r0, r6, #0, 2
 534:	0000003e 	andeq	r0, r0, lr, lsr r0
 538:	0a6c9102 	beq	1b24948 <g_ppulSPIIntMap+0x1b24948>
 53c:	0000036f 	andeq	r0, r0, pc, ror #6
 540:	3e038601 	cfmadd32cc	mvax0, mvfx8, mvfx3, mvfx1
 544:	02000000 	andeq	r0, r0, #0
 548:	c30b6891 	movwgt	r6, #47249	; 0xb891
 54c:	01000002 	tsteq	r0, r2
 550:	003e0388 	eorseq	r0, lr, r8, lsl #7
 554:	91020000 	mrsls	r0, (UNDEF: 2)
 558:	920c0074 	andls	r0, ip, #116	; 0x74
 55c:	01000001 	tsteq	r0, r1
 560:	000003aa 	andeq	r0, r0, sl, lsr #7
 564:	00300000 	eorseq	r0, r0, r0
 568:	9c010000 	stcls	0, cr0, [r1], {-0}
 56c:	0000058f 	andeq	r0, r0, pc, lsl #11
 570:	0001da0a 	andeq	sp, r1, sl, lsl #20
 574:	03aa0100 			; <UNDEFINED> instruction: 0x03aa0100
 578:	0000003e 	andeq	r0, r0, lr, lsr r0
 57c:	0a749102 	beq	1d2498c <g_ppulSPIIntMap+0x1d2498c>
 580:	0000036f 	andeq	r0, r0, pc, ror #6
 584:	3e03aa01 	vmlacc.f32	s20, s6, s2
 588:	02000000 	andeq	r0, r0, #0
 58c:	0c007091 	stceq	0, cr7, [r0], {145}	; 0x91
 590:	0000003f 	andeq	r0, r0, pc, lsr r0
 594:	0003cb01 	andeq	ip, r3, r1, lsl #22
 598:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 59c:	01000000 	mrseq	r0, (UNDEF: 0)
 5a0:	0005c49c 	muleq	r5, ip, r4
 5a4:	01da0a00 	bicseq	r0, sl, r0, lsl #20
 5a8:	cb010000 	blgt	405b0 <g_ppulSPIIntMap+0x405b0>
 5ac:	00003e03 	andeq	r3, r0, r3, lsl #28
 5b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 5b4:	00016d0a 	andeq	r6, r1, sl, lsl #26
 5b8:	03cb0100 	biceq	r0, fp, #0, 2
 5bc:	0000003e 	andeq	r0, r0, lr, lsr r0
 5c0:	00709102 	rsbseq	r9, r0, r2, lsl #2
 5c4:	0003de0c 	andeq	sp, r3, ip, lsl #28
 5c8:	03e50100 	mvneq	r0, #0, 2
 5cc:	00000000 	andeq	r0, r0, r0
 5d0:	0000002a 	andeq	r0, r0, sl, lsr #32
 5d4:	05f99c01 	ldrbeq	r9, [r9, #3073]!	; 0xc01
 5d8:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 5dc:	01000001 	tsteq	r0, r1
 5e0:	003e03e5 	eorseq	r0, lr, r5, ror #7
 5e4:	91020000 	mrsls	r0, (UNDEF: 2)
 5e8:	016d0a74 	smceq	53412	; 0xd0a4
 5ec:	e5010000 	str	r0, [r1, #-0]
 5f0:	00003e03 	andeq	r3, r0, r3, lsl #28
 5f4:	70910200 	addsvc	r0, r1, r0, lsl #4
 5f8:	012e0c00 	teqeq	lr, r0, lsl #24
 5fc:	fb010000 	blx	40606 <g_ppulSPIIntMap+0x40606>
 600:	00000003 	andeq	r0, r0, r3
 604:	00004000 	andeq	r4, r0, r0
 608:	4c9c0100 	ldfmis	f0, [ip], {0}
 60c:	0a000006 	beq	62c <.debug_info+0x62c>
 610:	000001da 	ldrdeq	r0, [r0], -sl
 614:	3e03fb01 	vmlacc.f64	d15, d3, d1
 618:	02000000 	andeq	r0, r0, #0
 61c:	d40a6c91 	strle	r6, [sl], #-3217	; 0xc91
 620:	01000003 	tsteq	r0, r3
 624:	003e03fb 	ldrshteq	r0, [lr], -fp
 628:	91020000 	mrsls	r0, (UNDEF: 2)
 62c:	03840a68 	orreq	r0, r4, #104, 20	; 0x68000
 630:	fc010000 	stc2	0, cr0, [r1], {-0}
 634:	00003e03 	andeq	r3, r0, r3, lsl #28
 638:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 63c:	0002c30b 	andeq	ip, r2, fp, lsl #6
 640:	03fe0100 	mvnseq	r0, #0, 2
 644:	0000003e 	andeq	r0, r0, lr, lsr r0
 648:	00749102 	rsbseq	r9, r4, r2, lsl #2
 64c:	00033b0c 	andeq	r3, r3, ip, lsl #22
 650:	04200100 	strteq	r0, [r0], #-256	; 0x100
 654:	00000000 	andeq	r0, r0, r0
 658:	00000032 	andeq	r0, r0, r2, lsr r0
 65c:	069f9c01 	ldreq	r9, [pc], r1, lsl #24
 660:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 664:	01000001 	tsteq	r0, r1
 668:	003e0420 	eorseq	r0, lr, r0, lsr #8
 66c:	91020000 	mrsls	r0, (UNDEF: 2)
 670:	00680a6c 	rsbeq	r0, r8, ip, ror #20
 674:	20010000 	andcs	r0, r1, r0
 678:	0002b204 	andeq	fp, r2, r4, lsl #4
 67c:	68910200 	ldmvs	r1, {r9}
 680:	00027f0a 	andeq	r7, r2, sl, lsl #30
 684:	04210100 	strteq	r0, [r1], #-256	; 0x100
 688:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
 68c:	0b649102 	bleq	1924a9c <g_ppulSPIIntMap+0x1924a9c>
 690:	000002c3 	andeq	r0, r0, r3, asr #5
 694:	3e042301 	cdpcc	3, 0, cr2, cr4, cr1, {0}
 698:	02000000 	andeq	r0, r0, #0
 69c:	0c007491 	cfstrseq	mvf7, [r0], {145}	; 0x91
 6a0:	000003c4 	andeq	r0, r0, r4, asr #7
 6a4:	00043e01 	andeq	r3, r4, r1, lsl #28
 6a8:	30000000 	andcc	r0, r0, r0
 6ac:	01000000 	mrseq	r0, (UNDEF: 0)
 6b0:	0006e39c 	muleq	r6, ip, r3
 6b4:	01da0a00 	bicseq	r0, sl, r0, lsl #20
 6b8:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
 6bc:	00003e04 	andeq	r3, r0, r4, lsl #28
 6c0:	6c910200 	lfmvs	f0, 4, [r1], {0}
 6c4:	0000530a 	andeq	r5, r0, sl, lsl #6
 6c8:	043e0100 	ldrteq	r0, [lr], #-256	; 0x100
 6cc:	0000003e 	andeq	r0, r0, lr, lsr r0
 6d0:	0b689102 	bleq	1a24ae0 <g_ppulSPIIntMap+0x1a24ae0>
 6d4:	000002c3 	andeq	r0, r0, r3, asr #5
 6d8:	3e044001 	cdpcc	0, 0, cr4, cr4, cr1, {0}
 6dc:	02000000 	andeq	r0, r0, #0
 6e0:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
 6e4:	000001e1 	andeq	r0, r0, r1, ror #3
 6e8:	00046201 	andeq	r6, r4, r1, lsl #4
 6ec:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 6f0:	01000000 	mrseq	r0, (UNDEF: 0)
 6f4:	0007279c 	muleq	r7, ip, r7
 6f8:	01da0a00 	bicseq	r0, sl, r0, lsl #20
 6fc:	62010000 	andvs	r0, r1, #0
 700:	00003e04 	andeq	r3, r0, r4, lsl #28
 704:	6c910200 	lfmvs	f0, 4, [r1], {0}
 708:	00013e0a 	andeq	r3, r1, sl, lsl #28
 70c:	04620100 	strbteq	r0, [r2], #-256	; 0x100
 710:	00000038 	andeq	r0, r0, r8, lsr r0
 714:	0b689102 	bleq	1a24b24 <g_ppulSPIIntMap+0x1a24b24>
 718:	0000034b 	andeq	r0, r0, fp, asr #6
 71c:	3e046401 	cdpcc	4, 0, cr6, cr4, cr1, {0}
 720:	02000000 	andeq	r0, r0, #0
 724:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
 728:	000000d4 	ldrdeq	r0, [r0], -r4
 72c:	00048801 	andeq	r8, r4, r1, lsl #16
 730:	24000000 	strcs	r0, [r0], #-0
 734:	01000000 	mrseq	r0, (UNDEF: 0)
 738:	00075c9c 	muleq	r7, ip, ip
 73c:	01da0a00 	bicseq	r0, sl, r0, lsl #20
 740:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
 744:	00003e04 	andeq	r3, r0, r4, lsl #28
 748:	6c910200 	lfmvs	f0, 4, [r1], {0}
 74c:	00034b0b 	andeq	r4, r3, fp, lsl #22
 750:	048a0100 	streq	r0, [sl], #256	; 0x100
 754:	0000003e 	andeq	r0, r0, lr, lsr r0
 758:	00749102 	rsbseq	r9, r4, r2, lsl #2
 75c:	0003b70e 	andeq	fp, r3, lr, lsl #14
 760:	04b50100 	ldrteq	r0, [r5], #256	; 0x100
 764:	00000000 	andeq	r0, r0, r0
 768:	00000070 	andeq	r0, r0, r0, ror r0
 76c:	07a09c01 	streq	r9, [r0, r1, lsl #24]!
 770:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 774:	01000001 	tsteq	r0, r1
 778:	003e04b5 	ldrhteq	r0, [lr], -r5
 77c:	91020000 	mrsls	r0, (UNDEF: 2)
 780:	01b80a6c 			; <UNDEFINED> instruction: 0x01b80a6c
 784:	b5010000 	strlt	r0, [r1, #-0]
 788:	00003e04 	andeq	r3, r0, r4, lsl #28
 78c:	68910200 	ldmvs	r1, {r9}
 790:	0003660b 	andeq	r6, r3, fp, lsl #12
 794:	04b70100 	ldrteq	r0, [r7], #256	; 0x100
 798:	0000003e 	andeq	r0, r0, lr, lsr r0
 79c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 7a0:	0003760e 	andeq	r7, r3, lr, lsl #12
 7a4:	04e40100 	strbteq	r0, [r4], #256	; 0x100
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000072 	andeq	r0, r0, r2, ror r0
 7b0:	07e49c01 	strbeq	r9, [r4, r1, lsl #24]!
 7b4:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 7b8:	01000001 	tsteq	r0, r1
 7bc:	003e04e4 	eorseq	r0, lr, r4, ror #9
 7c0:	91020000 	mrsls	r0, (UNDEF: 2)
 7c4:	01b80a6c 			; <UNDEFINED> instruction: 0x01b80a6c
 7c8:	e4010000 	str	r0, [r1], #-0
 7cc:	00003e04 	andeq	r3, r0, r4, lsl #28
 7d0:	68910200 	ldmvs	r1, {r9}
 7d4:	0003660b 	andeq	r6, r3, fp, lsl #12
 7d8:	04e60100 	strbteq	r0, [r6], #256	; 0x100
 7dc:	0000003e 	andeq	r0, r0, lr, lsr r0
 7e0:	00749102 	rsbseq	r9, r4, r2, lsl #2
 7e4:	0003970f 	andeq	r9, r3, pc, lsl #14
 7e8:	05110100 	ldreq	r0, [r1, #-256]	; 0x100
 7ec:	0000003e 	andeq	r0, r0, lr, lsr r0
 7f0:	00000000 	andeq	r0, r0, r0
 7f4:	0000008c 	andeq	r0, r0, ip, lsl #1
 7f8:	084a9c01 	stmdaeq	sl, {r0, sl, fp, ip, pc}^
 7fc:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 800:	01000001 	tsteq	r0, r1
 804:	003e0511 	eorseq	r0, lr, r1, lsl r5
 808:	91020000 	mrsls	r0, (UNDEF: 2)
 80c:	03510a64 	cmpeq	r1, #100, 20	; 0x64000
 810:	11010000 	mrsne	r0, (UNDEF: 1)
 814:	00002505 	andeq	r2, r0, r5, lsl #10
 818:	63910200 	orrsvs	r0, r1, #0, 4
 81c:	0002590b 	andeq	r5, r2, fp, lsl #18
 820:	05130100 	ldreq	r0, [r3, #-256]	; 0x100
 824:	0000003e 	andeq	r0, r0, lr, lsr r0
 828:	0b749102 	bleq	1d24c38 <g_ppulSPIIntMap+0x1d24c38>
 82c:	00000188 	andeq	r0, r0, r8, lsl #3
 830:	3e051401 	cdpcc	4, 0, cr1, cr5, cr1, {0}
 834:	02000000 	andeq	r0, r0, #0
 838:	660b7091 			; <UNDEFINED> instruction: 0x660b7091
 83c:	01000003 	tsteq	r0, r3
 840:	003e0515 	eorseq	r0, lr, r5, lsl r5
 844:	91020000 	mrsls	r0, (UNDEF: 2)
 848:	730e006c 	movwvc	r0, #57452	; 0xe06c
 84c:	01000000 	mrseq	r0, (UNDEF: 0)
 850:	0000055a 	andeq	r0, r0, sl, asr r5
 854:	00660000 	rsbeq	r0, r6, r0
 858:	9c010000 	stcls	0, cr0, [r1], {-0}
 85c:	0000088e 	andeq	r0, r0, lr, lsl #17
 860:	0001da0a 	andeq	sp, r1, sl, lsl #20
 864:	055a0100 	ldrbeq	r0, [sl, #-256]	; 0x100
 868:	0000003e 	andeq	r0, r0, lr, lsr r0
 86c:	0a6c9102 	beq	1b24c7c <g_ppulSPIIntMap+0x1b24c7c>
 870:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 874:	3e055a01 	vmlacc.f32	s10, s10, s2
 878:	02000000 	andeq	r0, r0, #0
 87c:	660b6891 			; <UNDEFINED> instruction: 0x660b6891
 880:	01000003 	tsteq	r0, r3
 884:	003e055c 	eorseq	r0, lr, ip, asr r5
 888:	91020000 	mrsls	r0, (UNDEF: 2)
 88c:	4d0c0074 	stcmi	0, cr0, [ip, #-464]	; 0xfffffe30
 890:	01000002 	tsteq	r0, r2
 894:	00000583 	andeq	r0, r0, r3, lsl #11
 898:	00260000 	eoreq	r0, r6, r0
 89c:	9c010000 	stcls	0, cr0, [r1], {-0}
 8a0:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
 8a4:	0001da0a 	andeq	sp, r1, sl, lsl #20
 8a8:	05830100 	streq	r0, [r3, #256]	; 0x100
 8ac:	0000003e 	andeq	r0, r0, lr, lsr r0
 8b0:	00749102 	rsbseq	r9, r4, r2, lsl #2
 8b4:	0001ab0c 	andeq	sl, r1, ip, lsl #22
 8b8:	05980100 	ldreq	r0, [r8, #256]	; 0x100
 8bc:	00000000 	andeq	r0, r0, r0
 8c0:	00000026 	andeq	r0, r0, r6, lsr #32
 8c4:	08da9c01 	ldmeq	sl, {r0, sl, fp, ip, pc}^
 8c8:	da0a0000 	ble	280008 <g_ppulSPIIntMap+0x280008>
 8cc:	01000001 	tsteq	r0, r1
 8d0:	003e0598 	mlaseq	lr, r8, r5, r0
 8d4:	91020000 	mrsls	r0, (UNDEF: 2)
 8d8:	8a0f0074 	bhi	3c01d8 <g_ppulSPIIntMap+0x3c01d8>
 8dc:	01000002 	tsteq	r0, r2
 8e0:	010705be 			; <UNDEFINED> instruction: 0x010705be
 8e4:	00000000 	andeq	r0, r0, r0
 8e8:	008e0000 	addeq	r0, lr, r0
 8ec:	9c010000 	stcls	0, cr0, [r1], {-0}
 8f0:	0000095e 	andeq	r0, r0, lr, asr r9
 8f4:	0001da0a 	andeq	sp, r1, sl, lsl #20
 8f8:	05be0100 	ldreq	r0, [lr, #256]!	; 0x100
 8fc:	0000003e 	andeq	r0, r0, lr, lsr r0
 900:	0a6c9102 	beq	1b24d10 <g_ppulSPIIntMap+0x1b24d10>
 904:	00000312 	andeq	r0, r0, r2, lsl r3
 908:	0e05be01 	cdpeq	14, 0, cr11, cr5, cr1, {0}
 90c:	02000001 	andeq	r0, r0, #1
 910:	970a6891 			; <UNDEFINED> instruction: 0x970a6891
 914:	01000000 	mrseq	r0, (UNDEF: 0)
 918:	010e05bf 			; <UNDEFINED> instruction: 0x010e05bf
 91c:	91020000 	mrsls	r0, (UNDEF: 2)
 920:	00150a64 	andseq	r0, r5, r4, ror #20
 924:	bf010000 	svclt	0x00010000
 928:	00003e05 	andeq	r3, r0, r5, lsl #28
 92c:	60910200 	addsvs	r0, r1, r0, lsl #4
 930:	00016d0a 	andeq	r6, r1, sl, lsl #26
 934:	05c00100 	strbeq	r0, [r0, #256]	; 0x100
 938:	0000003e 	andeq	r0, r0, lr, lsr r0
 93c:	0b009102 	bleq	24d4c <g_ppulSPIIntMap+0x24d4c>
 940:	00000305 	andeq	r0, r0, r5, lsl #6
 944:	3e05c201 	cdpcc	2, 0, cr12, cr5, cr1, {0}
 948:	02000000 	andeq	r0, r0, #0
 94c:	480b7091 	stmdami	fp, {r0, r4, r7, ip, sp, lr}
 950:	01000002 	tsteq	r0, r2
 954:	010705c3 	smlabteq	r7, r3, r5, r0
 958:	91020000 	mrsls	r0, (UNDEF: 2)
 95c:	3e100074 	mrccc	0, 0, r0, cr0, cr4, {3}
 960:	74000000 	strvc	r0, [r0], #-0
 964:	11000009 	tstne	r0, r9
 968:	00000974 	andeq	r0, r0, r4, ror r9
 96c:	09741102 	ldmdbeq	r4!, {r1, r8, ip}^
 970:	00020000 	andeq	r0, r2, r0
 974:	fc070403 	stc2	4, cr0, [r7], {3}
 978:	08000002 	stmdaeq	r0, {r1}
 97c:	000000ac 	andeq	r0, r0, ip, lsr #1
 980:	098c3e01 	stmibeq	ip, {r0, r9, sl, fp, ip, sp}
 984:	03050000 	movweq	r0, #20480	; 0x5000
 988:	00000000 	andeq	r0, r0, r0
 98c:	00095e12 	andeq	r5, r9, r2, lsl lr
 990:	003e1000 	eorseq	r1, lr, r0
 994:	09a70000 	stmibeq	r7!, {}	; <UNPREDICTABLE>
 998:	74110000 	ldrvc	r0, [r1], #-0
 99c:	02000009 	andeq	r0, r0, #9
 9a0:	00097411 	andeq	r7, r9, r1, lsl r4
 9a4:	08000100 	stmdaeq	r0, {r8}
 9a8:	00000149 	andeq	r0, r0, r9, asr #2
 9ac:	09b84a01 	ldmibeq	r8!, {r0, r9, fp, lr}
 9b0:	03050000 	movweq	r0, #20480	; 0x5000
 9b4:	00000000 	andeq	r0, r0, r0
 9b8:	00099112 	andeq	r9, r9, r2, lsl r1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <g_ppulSPIIntMap+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <g_ppulSPIIntMap+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e03012e 	adfeqsp	f0, f3, #0.5
  40:	0b3b0b3a 	bleq	ec2d30 <g_ppulSPIIntMap+0xec2d30>
  44:	13491927 	movtne	r1, #39207	; 0x9927
  48:	06120111 			; <UNDEFINED> instruction: 0x06120111
  4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  50:	00130119 	andseq	r0, r3, r9, lsl r1
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0e03 	bleq	e8386c <g_ppulSPIIntMap+0xe8386c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	00001802 	andeq	r1, r0, r2, lsl #16
  64:	03003408 	movweq	r3, #1032	; 0x408
  68:	3b0b3a0e 	blcc	2ce8a8 <g_ppulSPIIntMap+0x2ce8a8>
  6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  70:	09000018 	stmdbeq	r0, {r3, r4}
  74:	0e03012e 	adfeqsp	f0, f3, #0.5
  78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  7c:	13491927 	movtne	r1, #39207	; 0x9927
  80:	06120111 			; <UNDEFINED> instruction: 0x06120111
  84:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  88:	00130119 	andseq	r0, r3, r9, lsl r1
  8c:	00050a00 	andeq	r0, r5, r0, lsl #20
  90:	0b3a0e03 	bleq	e838a4 <g_ppulSPIIntMap+0xe838a4>
  94:	1349053b 	movtne	r0, #38203	; 0x953b
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300340b 	movweq	r3, #1035	; 0x40b
  a0:	3b0b3a0e 	blcc	2ce8e0 <g_ppulSPIIntMap+0x2ce8e0>
  a4:	02134905 	andseq	r4, r3, #81920	; 0x14000
  a8:	0c000018 	stceq	0, cr0, [r0], {24}
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <g_ppulSPIIntMap+0xe838c4>
  b4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  bc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c0:	00130119 	andseq	r0, r3, r9, lsl r1
  c4:	012e0d00 	teqeq	lr, r0, lsl #26
  c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  d0:	13491927 	movtne	r1, #39207	; 0x9927
  d4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  d8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  dc:	00130119 	andseq	r0, r3, r9, lsl r1
  e0:	012e0e00 	teqeq	lr, r0, lsl #28
  e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  ec:	01111927 	tsteq	r1, r7, lsr #18
  f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  f4:	01194296 			; <UNDEFINED> instruction: 0x01194296
  f8:	0f000013 	svceq	0x00000013
  fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 100:	0b3a0e03 	bleq	e83914 <g_ppulSPIIntMap+0xe83914>
 104:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 108:	01111349 	tsteq	r1, r9, asr #6
 10c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 110:	01194296 			; <UNDEFINED> instruction: 0x01194296
 114:	10000013 	andne	r0, r0, r3, lsl r0
 118:	13490101 	movtne	r0, #37121	; 0x9101
 11c:	00001301 	andeq	r1, r0, r1, lsl #6
 120:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
 124:	000b2f13 	andeq	r2, fp, r3, lsl pc
 128:	00261200 	eoreq	r1, r6, r0, lsl #4
 12c:	00001349 	andeq	r1, r0, r9, asr #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000fc 	strdeq	r0, [r0], -ip
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000ec 	andeq	r0, r0, ip, ror #1
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000106 	andeq	r0, r0, r6, lsl #2
  20:	00000000 	andeq	r0, r0, r0
  24:	00000104 	andeq	r0, r0, r4, lsl #2
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000060 	andeq	r0, r0, r0, rrx
  30:	00000000 	andeq	r0, r0, r0
  34:	00000050 	andeq	r0, r0, r0, asr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000026 	andeq	r0, r0, r6, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000026 	andeq	r0, r0, r6, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000028 	andeq	r0, r0, r8, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000038 	andeq	r0, r0, r8, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000000b2 	strheq	r0, [r0], -r2
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000003c 	andeq	r0, r0, ip, lsr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000032 	andeq	r0, r0, r2, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000003a 	andeq	r0, r0, sl, lsr r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000030 	andeq	r0, r0, r0, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000028 	andeq	r0, r0, r8, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	0000002a 	andeq	r0, r0, sl, lsr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000040 	andeq	r0, r0, r0, asr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000032 	andeq	r0, r0, r2, lsr r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000030 	andeq	r0, r0, r0, lsr r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000028 	andeq	r0, r0, r8, lsr #32
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000024 	andeq	r0, r0, r4, lsr #32
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000070 	andeq	r0, r0, r0, ror r0
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000072 	andeq	r0, r0, r2, ror r0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0000008c 	andeq	r0, r0, ip, lsl #1
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000066 	andeq	r0, r0, r6, rrx
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000026 	andeq	r0, r0, r6, lsr #32
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00000026 	andeq	r0, r0, r6, lsr #32
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000008e 	andeq	r0, r0, lr, lsl #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000000ec 	andeq	r0, r0, ip, ror #1
   8:	00000000 	andeq	r0, r0, r0
   c:	00000106 	andeq	r0, r0, r6, lsl #2
  10:	00000000 	andeq	r0, r0, r0
  14:	00000104 	andeq	r0, r0, r4, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000060 	andeq	r0, r0, r0, rrx
  20:	00000000 	andeq	r0, r0, r0
  24:	00000050 	andeq	r0, r0, r0, asr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000026 	andeq	r0, r0, r6, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000026 	andeq	r0, r0, r6, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000028 	andeq	r0, r0, r8, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000038 	andeq	r0, r0, r8, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	000000b2 	strheq	r0, [r0], -r2
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000003c 	andeq	r0, r0, ip, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000032 	andeq	r0, r0, r2, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000003a 	andeq	r0, r0, sl, lsr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000030 	andeq	r0, r0, r0, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000028 	andeq	r0, r0, r8, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	0000002a 	andeq	r0, r0, sl, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000040 	andeq	r0, r0, r0, asr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000032 	andeq	r0, r0, r2, lsr r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000028 	andeq	r0, r0, r8, lsr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000024 	andeq	r0, r0, r4, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000070 	andeq	r0, r0, r0, ror r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000072 	andeq	r0, r0, r2, ror r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	0000008c 	andeq	r0, r0, ip, lsl #1
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000066 	andeq	r0, r0, r6, rrx
  d0:	00000000 	andeq	r0, r0, r0
  d4:	00000026 	andeq	r0, r0, r6, lsr #32
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000026 	andeq	r0, r0, r6, lsr #32
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0000008e 	andeq	r0, r0, lr, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000364 	andeq	r0, r0, r4, ror #6
   4:	00370002 	eorseq	r0, r7, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	69707300 	ldmdbvs	r0!, {r8, r9, ip, sp, lr}^
  2c:	0100632e 	tsteq	r0, lr, lsr #6
  30:	77680000 	strbvc	r0, [r8, -r0]!
  34:	7079745f 	rsbsvc	r7, r9, pc, asr r4
  38:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  3c:	00000200 	andeq	r0, r0, r0, lsl #4
  40:	02050000 	andeq	r0, r5, #0
  44:	00000000 	andeq	r0, r0, r0
  48:	0100e403 	tsteq	r0, r3, lsl #8
  4c:	2f740c03 	svccs	0x00740c03
  50:	3d2f3e33 	stccc	14, cr3, [pc, #-204]!	; ffffff8c <g_ppulSPIIntMap+0xffffff8c>
  54:	422f3e42 	eormi	r3, pc, #1056	; 0x420
  58:	5a4f4b4b 	bpl	13d2d8c <g_ppulSPIIntMap+0x13d2d8c>
  5c:	020033a1 	andeq	r3, r0, #-2080374782	; 0x84000002
  60:	20060104 	andcs	r0, r6, r4, lsl #2
  64:	004f6d06 	subeq	r6, pc, r6, lsl #26
  68:	06010402 	streq	r0, [r1], -r2, lsl #8
  6c:	5d6d0620 	stclpl	6, cr0, [sp, #-128]!	; 0xffffff80
  70:	02004f4b 	andeq	r4, r0, #300	; 0x12c
  74:	5d030104 	stfpls	f0, [r3, #-16]
  78:	3c29033c 	stccc	3, cr0, [r9], #-240	; 0xffffff10
  7c:	0221a15a 	eoreq	sl, r1, #-2147483626	; 0x80000016
  80:	01010006 	tsteq	r1, r6
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	03000000 	movweq	r0, #0
  8c:	030101dc 	movweq	r0, #4572	; 0x11dc
  90:	332f740c 	teqcc	pc, #12, 8	; 0xc000000
  94:	3e41425a 	mcrcc	2, 2, r4, cr1, cr10, {2}
  98:	3e423d2f 	cdpcc	13, 4, cr3, cr2, cr15, {1}
  9c:	4b4b422f 	blmi	12d0960 <g_ppulSPIIntMap+0x12d0960>
  a0:	33a15a4f 			; <UNDEFINED> instruction: 0x33a15a4f
  a4:	01040200 	mrseq	r0, R12_usr
  a8:	6d062006 	stcvs	0, cr2, [r6, #-24]	; 0xffffffe8
  ac:	0402004f 	streq	r0, [r2], #-79	; 0x4f
  b0:	06200601 	strteq	r0, [r0], -r1, lsl #12
  b4:	5d595d6d 	ldclpl	13, cr5, [r9, #-436]	; 0xfffffe4c
  b8:	01040200 	mrseq	r0, R12_usr
  bc:	033c5d03 	teqeq	ip, #3, 26	; 0xc0
  c0:	a15a3c29 	cmpge	sl, r9, lsr #24
  c4:	00060221 	andeq	r0, r6, r1, lsr #4
  c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
  cc:	00000002 	andeq	r0, r0, r2
  d0:	02e00300 	rsceq	r0, r0, #0, 6
  d4:	740c0301 	strvc	r0, [ip], #-769	; 0x301
  d8:	425a332f 	subsmi	r3, sl, #-1140850688	; 0xbc000000
  dc:	3d2f3e41 	stccc	14, cr3, [pc, #-260]!	; ffffffe0 <g_ppulSPIIntMap+0xffffffe0>
  e0:	432f3e42 	teqmi	pc, #1056	; 0x420
  e4:	5a4f4b4b 	bpl	13d2e18 <g_ppulSPIIntMap+0x13d2e18>
  e8:	020033a1 	andeq	r3, r0, #-2080374782	; 0x84000002
  ec:	20060104 	andcs	r0, r6, r4, lsl #2
  f0:	004f6d06 	subeq	r6, pc, r6, lsl #26
  f4:	06010402 	streq	r0, [r1], -r2, lsl #8
  f8:	4f6d0620 	svcmi	0x006d0620
  fc:	02005d59 	andeq	r5, r0, #5696	; 0x1640
 100:	5d030104 	stfpls	f0, [r3, #-16]
 104:	3c29033c 	stccc	3, cr0, [r9], #-240	; 0xffffff10
 108:	0221a15a 	eoreq	sl, r1, #-2147483626	; 0x80000016
 10c:	01010006 	tsteq	r1, r6
 110:	00020500 	andeq	r0, r2, r0, lsl #10
 114:	03000000 	movweq	r0, #0
 118:	510103de 	ldrdpl	r0, [r1, -lr]
 11c:	7603db42 	strvc	sp, [r3], -r2, asr #22
 120:	040200c8 	streq	r0, [r2], #-200	; 0xc8
 124:	12033b01 	andne	r3, r3, #1024	; 0x400
 128:	06022f3c 			; <UNDEFINED> instruction: 0x06022f3c
 12c:	00010100 	andeq	r0, r1, r0, lsl #2
 130:	00000205 	andeq	r0, r0, r5, lsl #4
 134:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
 138:	42510104 	subsmi	r0, r1, #4, 2
 13c:	907603a3 	rsbsls	r0, r6, r3, lsr #7
 140:	01040200 	mrseq	r0, R12_usr
 144:	3c12033b 	ldccc	3, cr0, [r2], {59}	; 0x3b
 148:	0006022f 	andeq	r0, r6, pc, lsr #4
 14c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 150:	00000002 	andeq	r0, r0, r2
 154:	04b20300 	ldrteq	r0, [r2], #768	; 0x300
 158:	029f4e01 	addseq	r4, pc, #1, 28
 15c:	01010005 	tsteq	r1, r5
 160:	00020500 	andeq	r0, r2, r0, lsl #10
 164:	03000000 	movweq	r0, #0
 168:	4e0104c7 	cdpmi	4, 0, cr0, cr1, cr7, {6}
 16c:	0005029f 	muleq	r5, pc, r2	; <UNPREDICTABLE>
 170:	05000101 	streq	r0, [r0, #-257]	; 0x101
 174:	00000002 	andeq	r0, r0, r2
 178:	04e30300 	strbteq	r0, [r3], #768	; 0x300
 17c:	029f5c01 	addseq	r5, pc, #256	; 0x100
 180:	01010005 	tsteq	r1, r5
 184:	00020500 	andeq	r0, r2, r0, lsl #10
 188:	03000000 	movweq	r0, #0
 18c:	5c0104fe 	cfstrspl	mvf0, [r1], {254}	; 0xfe
 190:	0005029f 	muleq	r5, pc, r2	; <UNPREDICTABLE>
 194:	05000101 	streq	r0, [r0, #-257]	; 0x101
 198:	00000002 	andeq	r0, r0, r2
 19c:	05920300 	ldreq	r0, [r2, #768]	; 0x300
 1a0:	00a34f01 	adceq	r4, r3, r1, lsl #30
 1a4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1a8:	02850620 	addeq	r0, r5, #32, 12	; 0x2000000
 1ac:	01010005 	tsteq	r1, r5
 1b0:	00020500 	andeq	r0, r2, r0, lsl #10
 1b4:	03000000 	movweq	r0, #0
 1b8:	7c0105e8 	cfstr32vc	mvfx0, [r1], {232}	; 0xe8
 1bc:	5d87515d 	stfpls	f5, [r7, #372]	; 0x174
 1c0:	0b034e3e 	bleq	d3ac0 <g_ppulSPIIntMap+0xd3ac0>
 1c4:	0a03623c 	beq	d8abc <g_ppulSPIIntMap+0xd8abc>
 1c8:	88756d3c 	ldmdahi	r5!, {r2, r3, r4, r5, r8, sl, fp, sp, lr}^
 1cc:	5a34573d 	bpl	d15ec8 <g_ppulSPIIntMap+0xd15ec8>
 1d0:	01000502 	tsteq	r0, r2, lsl #10
 1d4:	02050001 	andeq	r0, r5, #1
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	0106c403 	tsteq	r6, r3, lsl #8
 1e0:	675a5d5e 			; <UNDEFINED> instruction: 0x675a5d5e
 1e4:	06022131 			; <UNDEFINED> instruction: 0x06022131
 1e8:	00010100 	andeq	r0, r1, r0, lsl #2
 1ec:	00000205 	andeq	r0, r0, r5, lsl #4
 1f0:	e9030000 	stmdb	r3, {}	; <UNPREDICTABLE>
 1f4:	005c0106 	subseq	r0, ip, r6, lsl #2
 1f8:	06010402 	streq	r0, [r1], -r2, lsl #8
 1fc:	67890620 	strvs	r0, [r9, r0, lsr #12]
 200:	01000502 	tsteq	r0, r2, lsl #10
 204:	02050001 	andeq	r0, r5, #1
 208:	00000000 	andeq	r0, r0, r0
 20c:	01078603 	tsteq	r7, r3, lsl #12
 210:	595a5e5e 	ldmdbpl	sl, {r1, r2, r3, r4, r6, r9, sl, fp, ip, lr}^
 214:	06022131 			; <UNDEFINED> instruction: 0x06022131
 218:	00010100 	andeq	r0, r1, r0, lsl #2
 21c:	00000205 	andeq	r0, r0, r5, lsl #4
 220:	aa030000 	bge	c0228 <g_ppulSPIIntMap+0xc0228>
 224:	005c0107 	subseq	r0, ip, r7, lsl #2
 228:	06010402 	streq	r0, [r1], -r2, lsl #8
 22c:	59890620 	stmibpl	r9, {r5, r9, sl}
 230:	01000502 	tsteq	r0, r2, lsl #10
 234:	02050001 	andeq	r0, r5, #1
 238:	00000000 	andeq	r0, r0, r0
 23c:	0107cb03 	tsteq	r7, r3, lsl #22
 240:	05029f5c 	streq	r9, [r2, #-3932]	; 0xf5c
 244:	00010100 	andeq	r0, r1, r0, lsl #2
 248:	00000205 	andeq	r0, r0, r5, lsl #4
 24c:	e5030000 	str	r0, [r3, #-0]
 250:	ad5c0107 	ldfgee	f0, [ip, #-28]	; 0xffffffe4
 254:	01000502 	tsteq	r0, r2, lsl #10
 258:	02050001 	andeq	r0, r5, #1
 25c:	00000000 	andeq	r0, r0, r0
 260:	0107fc03 	tsteq	r7, r3, lsl #24
 264:	5ab15d6c 	bpl	fec5781c <g_ppulSPIIntMap+0xfec5781c>
 268:	01000502 	tsteq	r0, r2, lsl #10
 26c:	02050001 	andeq	r0, r5, #1
 270:	00000000 	andeq	r0, r0, r0
 274:	0108a103 	tsteq	r8, r3, lsl #2
 278:	5a4c5a6c 	bpl	1316c30 <g_ppulSPIIntMap+0x1316c30>
 27c:	01000502 	tsteq	r0, r2, lsl #10
 280:	02050001 	andeq	r0, r5, #1
 284:	00000000 	andeq	r0, r0, r0
 288:	0108be03 	tsteq	r8, r3, lsl #28
 28c:	2d595d5e 	ldclcs	13, cr5, [r9, #-376]	; 0xfffffe88
 290:	00050230 	andeq	r0, r5, r0, lsr r2
 294:	05000101 	streq	r0, [r0, #-257]	; 0x101
 298:	00000002 	andeq	r0, r0, r2
 29c:	08e20300 	stmiaeq	r2!, {r8, r9}^
 2a0:	4f5d5e01 	svcmi	0x005d5e01
 2a4:	0003023d 	andeq	r0, r3, sp, lsr r2
 2a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	09880300 	stmibeq	r8, {r8, r9}
 2b4:	415d5001 	cmpmi	sp, r1
 2b8:	0003023d 	andeq	r0, r3, sp, lsr r2
 2bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2c0:	00000002 	andeq	r0, r0, r2
 2c4:	09b50300 	ldmibeq	r5!, {r8, r9}
 2c8:	595a5e01 	ldmdbpl	sl, {r0, r9, sl, fp, ip, lr}^
 2cc:	6c675a6c 	stclvs	10, cr5, [r7], #-432	; 0xfffffe50
 2d0:	000302e5 	andeq	r0, r3, r5, ror #5
 2d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2d8:	00000002 	andeq	r0, r0, r2
 2dc:	09e40300 	stmibeq	r4!, {r8, r9}^
 2e0:	595a5e01 	ldmdbpl	sl, {r0, r9, sl, fp, ip, lr}^
 2e4:	6c675a6c 	stclvs	10, cr5, [r7], #-432	; 0xfffffe50
 2e8:	000302f3 	strdeq	r0, [r3], -r3
 2ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2f0:	00000002 	andeq	r0, r0, r2
 2f4:	0a910300 	beq	fe440efc <g_ppulSPIIntMap+0xfe440efc>
 2f8:	3e926e01 	cdpcc	14, 9, cr6, cr2, cr1, {0}
 2fc:	783e5d7a 	ldmdavc	lr!, {r1, r3, r4, r5, r6, r8, sl, fp, ip, lr}
 300:	68505a6c 	ldmdavs	r0, {r2, r3, r5, r6, r9, fp, ip, lr}^
 304:	04022150 	streq	r2, [r2], #-336	; 0x150
 308:	00010100 	andeq	r0, r1, r0, lsl #2
 30c:	00000205 	andeq	r0, r0, r5, lsl #4
 310:	da030000 	ble	c0318 <g_ppulSPIIntMap+0xc0318>
 314:	5a5e010a 	bpl	1780744 <g_ppulSPIIntMap+0x1780744>
 318:	675a6c59 			; <UNDEFINED> instruction: 0x675a6c59
 31c:	03029f6c 	movweq	r9, #12140	; 0x2f6c
 320:	00010100 	andeq	r0, r1, r0, lsl #2
 324:	00000205 	andeq	r0, r0, r5, lsl #4
 328:	83030000 	movwhi	r0, #12288	; 0x3000
 32c:	9f4e010b 	svcls	0x004e010b
 330:	01000502 	tsteq	r0, r2, lsl #10
 334:	02050001 	andeq	r0, r5, #1
 338:	00000000 	andeq	r0, r0, r0
 33c:	010b9803 	tsteq	fp, r3, lsl #16
 340:	05029f4e 	streq	r9, [r2, #-3918]	; 0xf4e
 344:	00010100 	andeq	r0, r1, r0, lsl #2
 348:	00000205 	andeq	r0, r0, r5, lsl #4
 34c:	c0030000 	andgt	r0, r3, r0
 350:	797b010b 	ldmdbvc	fp!, {r0, r1, r3, r8}^
 354:	01040200 	mrseq	r0, R12_usr
 358:	85064a06 	strhi	r4, [r6, #-2566]	; 0xa06
 35c:	50a04f3f 	adcpl	r4, r0, pc, lsr pc
 360:	022297a6 	eoreq	r9, r2, #43515904	; 0x2980000
 364:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65526c75 	ldrbvs	r6, [r2, #-3189]	; 0xc75
   4:	74614467 	strbtvc	r4, [r1], #-1127	; 0x467
   8:	6c750061 	ldclvs	0, cr0, [r5], #-388	; 0xfffffe7c
   c:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
  10:	67655265 	strbvs	r5, [r5, -r5, ror #4]!
  14:	436c7500 	cmnmi	ip, #0, 10
  18:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
  1c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
  20:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
  24:	72656673 	rsbvc	r6, r5, #120586240	; 0x7300000
  28:	53003233 	movwpl	r3, #563	; 0x233
  2c:	65524950 	ldrbvs	r4, [r2, #-2384]	; 0x950
  30:	00746573 	rsbseq	r6, r4, r3, ror r5
  34:	44495053 	strbmi	r5, [r9], #-83	; 0x53
  38:	47617461 	strbmi	r7, [r1, -r1, ror #8]!
  3c:	53007465 	movwpl	r7, #1125	; 0x465
  40:	49464950 	stmdbmi	r6, {r4, r6, r8, fp, lr}^
  44:	6e454f46 	cdpvs	15, 4, cr4, cr5, cr6, {2}
  48:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
  4c:	446c7500 	strbtmi	r7, [ip], #-1280	; 0x500
  50:	75006e69 	strvc	r6, [r0, #-3689]	; 0xe69
  54:	726f576c 	rsbvc	r5, pc, #108, 14	; 0x1b00000
  58:	756f4364 	strbvc	r4, [pc, #-868]!	; fffffcfc <g_ppulSPIIntMap+0xfffffcfc>
  5c:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  60:	70732f2e 	rsbsvc	r2, r3, lr, lsr #30
  64:	00632e69 	rsbeq	r2, r3, r9, ror #28
  68:	546c7570 	strbtpl	r7, [ip], #-1392	; 0x570
  6c:	76654c78 			; <UNDEFINED> instruction: 0x76654c78
  70:	53006c65 	movwpl	r6, #3173	; 0xc65
  74:	6e494950 	mcrvs	9, 2, r4, cr9, cr0, {2}
  78:	656c4374 	strbvs	r4, [ip, #-884]!	; 0x374
  7c:	53007261 	movwpl	r7, #609	; 0x261
  80:	72544950 	subsvc	r4, r4, #80, 18	; 0x140000
  84:	66736e61 	ldrbtvs	r6, [r3], -r1, ror #28
  88:	36317265 	ldrtcc	r7, [r1], -r5, ror #4
  8c:	536c7500 	cmnpl	ip, #0, 10
  90:	6f4d6275 	svcvs	0x004d6275
  94:	75006564 	strvc	r6, [r0, #-1380]	; 0x564
  98:	6e694463 	cdpvs	4, 6, cr4, cr9, cr3, {3}
  9c:	436c7500 	cmnmi	ip, #0, 10
  a0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
  a4:	6c750067 	ldclvs	0, cr0, [r5], #-412	; 0xfffffe64
  a8:	00786449 	rsbseq	r6, r8, r9, asr #8
  ac:	70705f67 	rsbsvc	r5, r0, r7, ror #30
  b0:	50536c75 	subspl	r6, r3, r5, ror ip
  b4:	746e4949 	strbtvc	r4, [lr], #-2377	; 0x949
  b8:	0070614d 	rsbseq	r6, r0, sp, asr #2
  bc:	44495053 	strbmi	r5, [r9], #-83	; 0x53
  c0:	614d616d 	cmpvs	sp, sp, ror #2
  c4:	65476b73 	strbvs	r6, [r7, #-2931]	; 0xb73
  c8:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
  cc:	75447852 	strbvc	r7, [r4, #-2130]	; 0x852
  d0:	00796d6d 	rsbseq	r6, r9, sp, ror #26
  d4:	49495053 	stmdbmi	r9, {r0, r1, r4, r6, ip, lr}^
  d8:	6e55746e 	cdpvs	4, 5, cr7, cr5, cr14, {3}
  dc:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  e0:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  e4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
  e8:	61746144 	cmnvs	r4, r4, asr #2
  ec:	4e747550 	mrcmi	5, 3, r7, cr4, cr0, {2}
  f0:	6c426e6f 	mcrrvs	14, 6, r6, r2, cr15
  f4:	696b636f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  f8:	7500676e 	strvc	r6, [r0, #-1902]	; 0x76e
  fc:	4950536c 	ldmdbmi	r0, {r2, r3, r5, r6, r8, r9, ip, lr}^
 100:	006b6c43 	rsbeq	r6, fp, r3, asr #24
 104:	65526c75 	ldrbvs	r6, [r2, #-3189]	; 0xc75
 108:	65526461 	ldrbvs	r6, [r2, #-1121]	; 0x461
 10c:	50530067 	subspl	r0, r3, r7, rrx
 110:	616e4549 	cmnvs	lr, r9, asr #10
 114:	00656c62 	rsbeq	r6, r5, r2, ror #24
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 120:	61686320 	cmnvs	r8, r0, lsr #6
 124:	75700072 	ldrbvc	r0, [r0, #-114]!	; 0x72
 128:	7461446c 	strbtvc	r4, [r1], #-1132	; 0x46c
 12c:	50530061 	subspl	r0, r3, r1, rrx
 130:	46494649 	strbmi	r4, [r9], -r9, asr #12
 134:	76654c4f 	strbtvc	r4, [r5], -pc, asr #24
 138:	65536c65 	ldrbvs	r6, [r3, #-3173]	; 0xc65
 13c:	66700074 			; <UNDEFINED> instruction: 0x66700074
 140:	6e61486e 	cdpvs	8, 6, cr4, cr1, cr14, {3}
 144:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 148:	755f6700 	ldrbvc	r6, [pc, #-1792]	; fffffa50 <g_ppulSPIIntMap+0xfffffa50>
 14c:	4950536c 	ldmdbmi	r0, {r2, r3, r5, r6, r8, r9, ip, lr}^
 150:	4d616d44 	stclmi	13, cr6, [r1, #-272]!	; 0xfffffef0
 154:	4d6b7361 	stclmi	3, cr7, [fp, #-388]!	; 0xfffffe7c
 158:	6c007061 	stcvs	0, cr7, [r0], {97}	; 0x61
 15c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 160:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 164:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 168:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 16c:	466c7500 	strbtmi	r7, [ip], -r0, lsl #10
 170:	7367616c 	cmnvc	r7, #108, 2
 174:	6f687300 	svcvs	0x00687300
 178:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
 17c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 180:	2064656e 	rsbcs	r6, r4, lr, ror #10
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	6e496c75 	mcrvs	12, 2, r6, cr9, cr5, {3}
 18c:	616c4674 	smcvs	50276	; 0xc464
 190:	50530067 	subspl	r0, r3, r7, rrx
 194:	74614449 	strbtvc	r4, [r1], #-1097	; 0x449
 198:	74755061 	ldrbtvc	r5, [r5], #-97	; 0x61
 19c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 1a0:	44616d44 	strbtmi	r6, [r1], #-3396	; 0xd44
 1a4:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 1a8:	5300656c 	movwpl	r6, #1388	; 0x56c
 1ac:	53434950 	movtpl	r4, #14672	; 0x3950
 1b0:	61736944 	cmnvs	r3, r4, asr #18
 1b4:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1b8:	6e496c75 	mcrvs	12, 2, r6, cr9, cr5, {3}
 1bc:	616c4674 	smcvs	50276	; 0xc464
 1c0:	75007367 	strvc	r7, [r0, #-871]	; 0x367
 1c4:	6174536c 	cmnvs	r4, ip, ror #6
 1c8:	67655274 			; <UNDEFINED> instruction: 0x67655274
 1cc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 1d0:	45616d44 	strbmi	r6, [r1, #-3396]!	; 0xd44
 1d4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 1d8:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 1dc:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
 1e0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 1e4:	52746e49 	rsbspl	r6, r4, #1168	; 0x490
 1e8:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 1ec:	00726574 	rsbseq	r6, r2, r4, ror r5
 1f0:	20554e47 	subscs	r4, r5, r7, asr #28
 1f4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 1f8:	20322e38 	eorscs	r2, r2, r8, lsr lr
 1fc:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 200:	20626d75 	rsbcs	r6, r2, r5, ror sp
 204:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 208:	6f633d75 	svcvs	0x00633d75
 20c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 210:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 214:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 218:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 21c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 220:	20393963 	eorscs	r3, r9, r3, ror #18
 224:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 228:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 22c:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 230:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 234:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 238:	6164662d 	cmnvs	r4, sp, lsr #12
 23c:	732d6174 	teqvc	sp, #116, 2
 240:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 244:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 248:	7465526c 	strbtvc	r5, [r5], #-620	; 0x26c
 24c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 250:	6e455343 	cdpvs	3, 4, cr5, cr5, cr3, {2}
 254:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 258:	496c7500 	stmdbmi	ip!, {r8, sl, ip, sp, lr}^
 25c:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
 260:	75007461 	strvc	r7, [r0, #-1121]	; 0x461
 264:	6e694473 	mcrvs	4, 3, r4, cr9, cr3, {3}
 268:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 26c:	61746144 	cmnvs	r4, r4, asr #2
 270:	4e746547 	cdpmi	5, 7, cr6, cr4, cr7, {2}
 274:	6c426e6f 	mcrrvs	14, 6, r6, r2, cr15
 278:	696b636f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 27c:	7000676e 	andvc	r6, r0, lr, ror #14
 280:	78526c75 	ldmdavc	r2, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 284:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
 288:	5053006c 	subspl	r0, r3, ip, rrx
 28c:	61725449 	cmnvs	r2, r9, asr #8
 290:	6566736e 	strbvs	r7, [r6, #-878]!	; 0x36e
 294:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
 298:	6e496e49 	cdpvs	14, 4, cr6, cr9, cr9, {2}
 29c:	75007263 	strvc	r7, [r0, #-611]	; 0x263
 2a0:	756f4473 	strbvc	r4, [pc, #-1139]!	; fffffe35 <g_ppulSPIIntMap+0xfffffe35>
 2a4:	42740074 	rsbsmi	r0, r4, #116	; 0x74
 2a8:	656c6f6f 	strbvs	r6, [ip, #-3951]!	; 0xf6f
 2ac:	75006e61 	strvc	r6, [r0, #-3681]	; 0xe61
 2b0:	74754f6c 	ldrbtvc	r4, [r5], #-3948	; 0xf6c
 2b4:	72636e49 	rsbvc	r6, r3, #1168	; 0x490
 2b8:	546c7500 	strbtpl	r7, [ip], #-1280	; 0x500
 2bc:	6d754478 	cfldrdvs	mvd4, [r5, #-480]!	; 0xfffffe20
 2c0:	7500796d 	strvc	r7, [r0, #-2413]	; 0x96d
 2c4:	6765526c 	strbvs	r5, [r5, -ip, ror #4]!
 2c8:	006c6156 	rsbeq	r6, ip, r6, asr r1
 2cc:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 218 <.debug_str+0x218>
 2d0:	69762f65 	ldmdbvs	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 2d4:	2f646f6e 	svccs	0x00646f6e
 2d8:	32334343 	eorscc	r4, r3, #201326593	; 0xc000001
 2dc:	535f3030 	cmppl	pc, #48	; 0x30
 2e0:	632f4b44 	teqvs	pc, #68, 22	; 0x11000
 2e4:	30323363 	eorscc	r3, r2, r3, ror #6
 2e8:	64732d30 	ldrbtvs	r2, [r3], #-3376	; 0xd30
 2ec:	72642f6b 	rsbvc	r2, r4, #428	; 0x1ac
 2f0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 2f4:	2f62696c 	svccs	0x0062696c
 2f8:	00636367 	rsbeq	r6, r3, r7, ror #6
 2fc:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
 300:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
 304:	576c7500 	strbpl	r7, [ip, -r0, lsl #10]!
 308:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
 30c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
 310:	63750068 	cmnvs	r5, #104	; 0x68
 314:	74756f44 	ldrbtvc	r6, [r5], #-3908	; 0xf44
 318:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 31c:	4e746e49 	cdpmi	14, 7, cr6, cr4, cr9, {2}
 320:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
 324:	74654772 	strbtvc	r4, [r5], #-1906	; 0x772
 328:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 32c:	61736944 	cmnvs	r3, r4, asr #18
 330:	00656c62 	rsbeq	r6, r5, r2, ror #24
 334:	6f4d6c75 	svcvs	0x004d6c75
 338:	53006564 	movwpl	r6, #1380	; 0x564
 33c:	49464950 	stmdbmi	r6, {r4, r6, r8, fp, lr}^
 340:	654c4f46 	strbvs	r4, [ip, #-3910]	; 0xf46
 344:	476c6576 			; <UNDEFINED> instruction: 0x476c6576
 348:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 34c:	746e496c 	strbtvc	r4, [lr], #-2412	; 0x96c
 350:	614d6200 	mrsvs	r6, (UNDEF: 109)
 354:	64656b73 	strbtvs	r6, [r5], #-2931	; 0xb73
 358:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 35c:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
 360:	72656673 	rsbvc	r6, r5, #120586240	; 0x7300000
 364:	6c750038 	ldclvs	0, cr0, [r5], #-224	; 0xffffff20
 368:	4d616d44 	stclmi	13, cr6, [r1, #-272]!	; 0xfffffef0
 36c:	75006b73 	strvc	r6, [r0, #-2931]	; 0xb73
 370:	7461446c 	strbtvc	r4, [r1], #-1132	; 0x46c
 374:	50530061 	subspl	r0, r3, r1, rrx
 378:	746e4949 	strbtvc	r4, [lr], #-2377	; 0x949
 37c:	61736944 	cmnvs	r3, r4, asr #18
 380:	00656c62 	rsbeq	r6, r5, r2, ror #24
 384:	78526c75 	ldmdavc	r2, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 388:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
 38c:	6f6c006c 	svcvs	0x006c006c
 390:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 394:	5300746e 	movwpl	r7, #1134	; 0x46e
 398:	6e494950 	mcrvs	9, 2, r4, cr9, cr0, {2}
 39c:	61745374 	cmnvs	r4, r4, ror r3
 3a0:	00737574 	rsbseq	r7, r3, r4, ror r5
 3a4:	43495053 	movtmi	r5, #36947	; 0x9053
 3a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 3ac:	74655367 	strbtvc	r5, [r5], #-871	; 0x367
 3b0:	43707845 	cmnmi	r0, #4521984	; 0x450000
 3b4:	53006b6c 	movwpl	r6, #2924	; 0xb6c
 3b8:	6e494950 	mcrvs	9, 2, r4, cr9, cr0, {2}
 3bc:	616e4574 	smcvs	58452	; 0xe454
 3c0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 3c4:	57495053 	smlsldpl	r5, r9, r3, r0
 3c8:	4364726f 	cmnmi	r4, #-268435450	; 0xf0000006
 3cc:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
 3d0:	00746553 	rsbseq	r6, r4, r3, asr r5
 3d4:	78546c75 	ldmdavc	r4, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 3d8:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
 3dc:	5053006c 	subspl	r0, r3, ip, rrx
 3e0:	46494649 	strbmi	r4, [r9], -r9, asr #12
 3e4:	7369444f 	cmnvc	r9, #1325400064	; 0x4f000000
 3e8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 3ec:	446c7500 	strbtmi	r7, [ip], #-1280	; 0x500
 3f0:	0074756f 	rsbseq	r7, r4, pc, ror #10
 3f4:	69446c75 	stmdbvs	r4, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 3f8:	65646976 	strbvs	r6, [r4, #-2422]!	; 0x976
 3fc:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
 400:	52746942 	rsbspl	r6, r4, #1081344	; 0x108000
 404:	00657461 	rsbeq	r7, r5, r1, ror #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000ec 	andeq	r0, r0, ip, ror #1
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	380e4101 	stmdacc	lr, {r0, r8, lr}
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000106 	andeq	r0, r0, r6, lsl #2
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	380e4101 	stmdacc	lr, {r0, r8, lr}
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000104 	andeq	r0, r0, r4, lsl #2
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	380e4101 	stmdacc	lr, {r0, r8, lr}
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	00000060 	andeq	r0, r0, r0, rrx
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000050 	andeq	r0, r0, r0, asr r0
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	180e4101 	stmdane	lr, {r0, r8, lr}
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000026 	andeq	r0, r0, r6, lsr #32
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	100e4101 	andne	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c4:	00000026 	andeq	r0, r0, r6, lsr #32
  c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  cc:	100e4101 	andne	r4, lr, r1, lsl #2
  d0:	00070d41 	andeq	r0, r7, r1, asr #26
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e0:	00000028 	andeq	r0, r0, r8, lsr #32
  e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e8:	100e4101 	andne	r4, lr, r1, lsl #2
  ec:	00070d41 	andeq	r0, r7, r1, asr #26
  f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  fc:	00000028 	andeq	r0, r0, r8, lsr #32
 100:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 104:	100e4101 	andne	r4, lr, r1, lsl #2
 108:	00070d41 	andeq	r0, r7, r1, asr #26
 10c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 118:	00000038 	andeq	r0, r0, r8, lsr r0
 11c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 120:	100e4101 	andne	r4, lr, r1, lsl #2
 124:	00070d41 	andeq	r0, r7, r1, asr #26
 128:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 134:	000000b2 	strheq	r0, [r0], -r2
 138:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 13c:	200e4101 	andcs	r4, lr, r1, lsl #2
 140:	00070d41 	andeq	r0, r7, r1, asr #26
 144:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 150:	0000003c 	andeq	r0, r0, ip, lsr r0
 154:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 158:	180e4101 	stmdane	lr, {r0, r8, lr}
 15c:	00070d41 	andeq	r0, r7, r1, asr #26
 160:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 16c:	00000032 	andeq	r0, r0, r2, lsr r0
 170:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 174:	100e4101 	andne	r4, lr, r1, lsl #2
 178:	00070d41 	andeq	r0, r7, r1, asr #26
 17c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 188:	0000003a 	andeq	r0, r0, sl, lsr r0
 18c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 190:	180e4101 	stmdane	lr, {r0, r8, lr}
 194:	00070d41 	andeq	r0, r7, r1, asr #26
 198:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1a4:	00000030 	andeq	r0, r0, r0, lsr r0
 1a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1ac:	100e4101 	andne	r4, lr, r1, lsl #2
 1b0:	00070d41 	andeq	r0, r7, r1, asr #26
 1b4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c0:	00000028 	andeq	r0, r0, r8, lsr #32
 1c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1c8:	100e4101 	andne	r4, lr, r1, lsl #2
 1cc:	00070d41 	andeq	r0, r7, r1, asr #26
 1d0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1dc:	0000002a 	andeq	r0, r0, sl, lsr #32
 1e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1e4:	100e4101 	andne	r4, lr, r1, lsl #2
 1e8:	00070d41 	andeq	r0, r7, r1, asr #26
 1ec:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1f8:	00000040 	andeq	r0, r0, r0, asr #32
 1fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 200:	200e4101 	andcs	r4, lr, r1, lsl #2
 204:	00070d41 	andeq	r0, r7, r1, asr #26
 208:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 214:	00000032 	andeq	r0, r0, r2, lsr r0
 218:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 21c:	200e4101 	andcs	r4, lr, r1, lsl #2
 220:	00070d41 	andeq	r0, r7, r1, asr #26
 224:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 230:	00000030 	andeq	r0, r0, r0, lsr r0
 234:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 238:	180e4101 	stmdane	lr, {r0, r8, lr}
 23c:	00070d41 	andeq	r0, r7, r1, asr #26
 240:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 24c:	00000028 	andeq	r0, r0, r8, lsr #32
 250:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 254:	41018e02 	tstmi	r1, r2, lsl #28
 258:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 25c:	00000007 	andeq	r0, r0, r7
 260:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 26c:	00000024 	andeq	r0, r0, r4, lsr #32
 270:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 274:	41018e02 	tstmi	r1, r2, lsl #28
 278:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 27c:	00000007 	andeq	r0, r0, r7
 280:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 28c:	00000070 	andeq	r0, r0, r0, ror r0
 290:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 294:	41018e02 	tstmi	r1, r2, lsl #28
 298:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 29c:	00000007 	andeq	r0, r0, r7
 2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 2ac:	00000072 	andeq	r0, r0, r2, ror r0
 2b0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2b4:	41018e02 	tstmi	r1, r2, lsl #28
 2b8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 2bc:	00000007 	andeq	r0, r0, r7
 2c0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 2cc:	0000008c 	andeq	r0, r0, ip, lsl #1
 2d0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2d4:	41018e02 	tstmi	r1, r2, lsl #28
 2d8:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
 2dc:	00000007 	andeq	r0, r0, r7
 2e0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 2ec:	00000066 	andeq	r0, r0, r6, rrx
 2f0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2f4:	41018e02 	tstmi	r1, r2, lsl #28
 2f8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 2fc:	00000007 	andeq	r0, r0, r7
 300:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 30c:	00000026 	andeq	r0, r0, r6, lsr #32
 310:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 314:	100e4101 	andne	r4, lr, r1, lsl #2
 318:	00070d41 	andeq	r0, r7, r1, asr #26
 31c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 328:	00000026 	andeq	r0, r0, r6, lsr #32
 32c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 330:	100e4101 	andne	r4, lr, r1, lsl #2
 334:	00070d41 	andeq	r0, r7, r1, asr #26
 338:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 344:	0000008e 	andeq	r0, r0, lr, lsl #1
 348:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 34c:	41018e02 	tstmi	r1, r2, lsl #28
 350:	0c41280e 	mcrreq	8, 0, r2, r1, cr14
 354:	00002007 	andeq	r2, r0, r7

systick.o:     file format elf32-littlearm


Disassembly of section .text.SysTickEnable:

00000000 <SysTickEnable>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24e 0310 	movw	r3, #57360	; 0xe010
   8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   c:	f24e 0210 	movw	r2, #57360	; 0xe010
  10:	f2ce 0200 	movt	r2, #57344	; 0xe000
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 0205 	orr.w	r2, r2, #5
  1a:	601a      	str	r2, [r3, #0]
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.SysTickDisable:

00000000 <SysTickDisable>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24e 0310 	movw	r3, #57360	; 0xe010
   8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   c:	f24e 0210 	movw	r2, #57360	; 0xe010
  10:	f2ce 0200 	movt	r2, #57344	; 0xe000
  14:	6812      	ldr	r2, [r2, #0]
  16:	f022 0201 	bic.w	r2, r2, #1
  1a:	601a      	str	r2, [r3, #0]
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.SysTickIntRegister:

00000000 <SysTickIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	200f      	movs	r0, #15
   a:	6879      	ldr	r1, [r7, #4]
   c:	f7ff fffe 	bl	0 <IntRegister>
  10:	f24e 0310 	movw	r3, #57360	; 0xe010
  14:	f2ce 0300 	movt	r3, #57344	; 0xe000
  18:	f24e 0210 	movw	r2, #57360	; 0xe010
  1c:	f2ce 0200 	movt	r2, #57344	; 0xe000
  20:	6812      	ldr	r2, [r2, #0]
  22:	f042 0202 	orr.w	r2, r2, #2
  26:	601a      	str	r2, [r3, #0]
  28:	3708      	adds	r7, #8
  2a:	46bd      	mov	sp, r7
  2c:	bd80      	pop	{r7, pc}
  2e:	bf00      	nop

Disassembly of section .text.SysTickIntUnregister:

00000000 <SysTickIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	f24e 0310 	movw	r3, #57360	; 0xe010
   8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   c:	f24e 0210 	movw	r2, #57360	; 0xe010
  10:	f2ce 0200 	movt	r2, #57344	; 0xe000
  14:	6812      	ldr	r2, [r2, #0]
  16:	f022 0202 	bic.w	r2, r2, #2
  1a:	601a      	str	r2, [r3, #0]
  1c:	200f      	movs	r0, #15
  1e:	f7ff fffe 	bl	0 <IntUnregister>
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text.SysTickIntEnable:

00000000 <SysTickIntEnable>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24e 0310 	movw	r3, #57360	; 0xe010
   8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   c:	f24e 0210 	movw	r2, #57360	; 0xe010
  10:	f2ce 0200 	movt	r2, #57344	; 0xe000
  14:	6812      	ldr	r2, [r2, #0]
  16:	f042 0202 	orr.w	r2, r2, #2
  1a:	601a      	str	r2, [r3, #0]
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.SysTickIntDisable:

00000000 <SysTickIntDisable>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24e 0310 	movw	r3, #57360	; 0xe010
   8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   c:	f24e 0210 	movw	r2, #57360	; 0xe010
  10:	f2ce 0200 	movt	r2, #57344	; 0xe000
  14:	6812      	ldr	r2, [r2, #0]
  16:	f022 0202 	bic.w	r2, r2, #2
  1a:	601a      	str	r2, [r3, #0]
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.SysTickPeriodSet:

00000000 <SysTickPeriodSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24e 0314 	movw	r3, #57364	; 0xe014
   c:	f2ce 0300 	movt	r3, #57344	; 0xe000
  10:	687a      	ldr	r2, [r7, #4]
  12:	3a01      	subs	r2, #1
  14:	601a      	str	r2, [r3, #0]
  16:	370c      	adds	r7, #12
  18:	46bd      	mov	sp, r7
  1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  1e:	4770      	bx	lr

Disassembly of section .text.SysTickPeriodGet:

00000000 <SysTickPeriodGet>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24e 0314 	movw	r3, #57364	; 0xe014
   8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   c:	681b      	ldr	r3, [r3, #0]
   e:	3301      	adds	r3, #1
  10:	4618      	mov	r0, r3
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.SysTickValueGet:

00000000 <SysTickValueGet>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24e 0318 	movw	r3, #57368	; 0xe018
   8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d7 	ldrdeq	r0, [r0], -r7
  10:	00005101 	andeq	r5, r0, r1, lsl #2
  14:	00005e00 	andeq	r5, r0, r0, lsl #28
	...
  24:	08010200 	stmdaeq	r1, {r9}
  28:	0000009c 	muleq	r0, ip, r0
  2c:	2c040403 	cfstrscs	mvf0, [r4], {3}
  30:	02000000 	andeq	r0, r0, #0
  34:	00120704 	andseq	r0, r2, r4, lsl #14
  38:	8e050000 	cdphi	0, 0, cr0, cr5, cr0, {0}
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00000049 	andeq	r0, r0, r9, asr #32
  44:	00002400 	andeq	r2, r0, r0, lsl #8
  48:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
  4c:	00000144 	andeq	r0, r0, r4, asr #2
  50:	00005c01 	andeq	r5, r0, r1, lsl #24
  54:	00240000 	eoreq	r0, r4, r0
  58:	9c010000 	stcls	0, cr0, [r1], {-0}
  5c:	0000bb06 	andeq	fp, r0, r6, lsl #22
  60:	00750100 	rsbseq	r0, r5, r0, lsl #2
  64:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	0000809c 	muleq	r0, ip, r0
  70:	00350700 	eorseq	r0, r5, r0, lsl #14
  74:	75010000 	strvc	r0, [r1, #-0]
  78:	0000002d 	andeq	r0, r0, sp, lsr #32
  7c:	00749102 	rsbseq	r9, r4, r2, lsl #2
  80:	00012f08 	andeq	r2, r1, r8, lsl #30
  84:	00900100 	addseq	r0, r0, r0, lsl #2
  88:	24000000 	strcs	r0, [r0], #-0
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	0040059c 	umaaleq	r0, r0, ip, r5
  94:	ac010000 	stcge	0, cr0, [r1], {-0}
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000024 	andeq	r0, r0, r4, lsr #32
  a0:	00059c01 	andeq	r9, r5, r1, lsl #24
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  ac:	00002400 	andeq	r2, r0, r0, lsl #8
  b0:	099c0100 	ldmibeq	ip, {r8}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
  b8:	0000db01 	andeq	sp, r0, r1, lsl #22
  bc:	00200000 	eoreq	r0, r0, r0
  c0:	9c010000 	stcls	0, cr0, [r1], {-0}
  c4:	000000d7 	ldrdeq	r0, [r0], -r7
  c8:	0000ce07 	andeq	ip, r0, r7, lsl #28
  cc:	33db0100 	bicscc	r0, fp, #0, 2
  d0:	02000000 	andeq	r0, r0, #0
  d4:	0a007491 	beq	1d320 <SysTickEnable+0x1d320>
  d8:	000000aa 	andeq	r0, r0, sl, lsr #1
  dc:	0033f301 	eorseq	pc, r3, r1, lsl #6
  e0:	00000000 	andeq	r0, r0, r0
  e4:	001a0000 	andseq	r0, sl, r0
  e8:	9c010000 	stcls	0, cr0, [r1], {-0}
  ec:	0001530b 	andeq	r5, r1, fp, lsl #6
  f0:	01060100 	mrseq	r0, (UNDEF: 22)
  f4:	00000033 	andeq	r0, r0, r3, lsr r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	00000018 	andeq	r0, r0, r8, lsl r0
 100:	Address 0x00000100 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <SysTickEnable+0x2c00ac>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	15030000 	strne	r0, [r3, #-0]
  20:	00192700 	andseq	r2, r9, r0, lsl #14
  24:	000f0400 	andeq	r0, pc, r0, lsl #8
  28:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  2c:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  30:	03193f00 	tsteq	r9, #0, 30
  34:	3b0b3a0e 	blcc	2ce874 <SysTickEnable+0x2ce874>
  38:	1119270b 	tstne	r9, fp, lsl #14
  3c:	40061201 	andmi	r1, r6, r1, lsl #4
  40:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  44:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
  48:	03193f01 	tsteq	r9, #1, 30
  4c:	3b0b3a0e 	blcc	2ce88c <SysTickEnable+0x2ce88c>
  50:	1119270b 	tstne	r9, fp, lsl #14
  54:	40061201 	andmi	r1, r6, r1, lsl #4
  58:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  5c:	00001301 	andeq	r1, r0, r1, lsl #6
  60:	03000507 	movweq	r0, #1287	; 0x507
  64:	3b0b3a0e 	blcc	2ce8a4 <SysTickEnable+0x2ce8a4>
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	08000018 	stmdaeq	r0, {r3, r4}
  70:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  74:	0b3a0e03 	bleq	e83888 <SysTickEnable+0xe83888>
  78:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  84:	09000019 	stmdbeq	r0, {r0, r3, r4}
  88:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  8c:	0b3a0e03 	bleq	e838a0 <SysTickEnable+0xe838a0>
  90:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  94:	06120111 			; <UNDEFINED> instruction: 0x06120111
  98:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  9c:	00130119 	andseq	r0, r3, r9, lsl r1
  a0:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  a8:	0b3b0b3a 	bleq	ec2d98 <SysTickEnable+0xec2d98>
  ac:	13491927 	movtne	r1, #39207	; 0x9927
  b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  b8:	0b000019 	bleq	124 <SysTickEnable+0x124>
  bc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  c0:	0b3a0e03 	bleq	e838d4 <SysTickEnable+0xe838d4>
  c4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  c8:	01111349 	tsteq	r1, r9, asr #6
  cc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d0:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000005c 	andeq	r0, r0, ip, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000024 	andeq	r0, r0, r4, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	0000002e 	andeq	r0, r0, lr, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000024 	andeq	r0, r0, r4, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000024 	andeq	r0, r0, r4, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000020 	andeq	r0, r0, r0, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001a 	andeq	r0, r0, sl, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000024 	andeq	r0, r0, r4, lsr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	0000002e 	andeq	r0, r0, lr, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000024 	andeq	r0, r0, r4, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000024 	andeq	r0, r0, r4, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001a 	andeq	r0, r0, sl, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000cf 	andeq	r0, r0, pc, asr #1
   4:	00230002 	eoreq	r0, r3, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	7300002e 	movwvc	r0, #46	; 0x2e
  20:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
  24:	632e6b63 	teqvs	lr, #101376	; 0x18c00
  28:	00000100 	andeq	r0, r0, r0, lsl #2
  2c:	02050000 	andeq	r0, r5, #0
  30:	00000000 	andeq	r0, r0, r0
  34:	0100c903 	tsteq	r0, r3, lsl #18
  38:	0402bb32 	streq	fp, [r2], #-2866	; 0xb32
  3c:	00010100 	andeq	r0, r1, r0, lsl #2
  40:	00000205 	andeq	r0, r0, r5, lsl #4
  44:	dc030000 	stcle	0, cr0, [r3], {-0}
  48:	bb320100 	bllt	c80450 <SysTickEnable+0xc80450>
  4c:	01000402 	tsteq	r0, r2, lsl #8
  50:	02050001 	andeq	r0, r5, #1
  54:	00000000 	andeq	r0, r0, r0
  58:	0100f503 	tsteq	r0, r3, lsl #10
  5c:	02bb4f4e 	adcseq	r4, fp, #312	; 0x138
  60:	01010003 	tsteq	r1, r3
  64:	00020500 	andeq	r0, r2, r0, lsl #10
  68:	03000000 	movweq	r0, #0
  6c:	32010190 	andcc	r0, r1, #144, 2	; 0x24
  70:	01023dbf 			; <UNDEFINED> instruction: 0x01023dbf
  74:	00010100 	andeq	r0, r1, r0, lsl #2
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	ac030000 	stcge	0, cr0, [r3], {-0}
  80:	bb320101 	bllt	c8048c <SysTickEnable+0xc8048c>
  84:	01000402 	tsteq	r0, r2, lsl #8
  88:	02050001 	andeq	r0, r5, #1
  8c:	00000000 	andeq	r0, r0, r0
  90:	0101bf03 	tsteq	r1, r3, lsl #30
  94:	0402bb32 	streq	fp, [r2], #-2866	; 0xb32
  98:	00010100 	andeq	r0, r1, r0, lsl #2
  9c:	00000205 	andeq	r0, r0, r5, lsl #4
  a0:	db030000 	blle	c00a8 <SysTickEnable+0xc00a8>
  a4:	09030101 	stmdbeq	r3, {r0, r8}
  a8:	0502754a 	streq	r7, [r2, #-1354]	; 0x54a
  ac:	00010100 	andeq	r0, r1, r0, lsl #2
  b0:	00000205 	andeq	r0, r0, r5, lsl #4
  b4:	f3030000 	vhadd.u8	d0, d3, d0
  b8:	67320101 	ldrvs	r0, [r2, -r1, lsl #2]!
  bc:	01000502 	tsteq	r0, r2, lsl #10
  c0:	02050001 	andeq	r0, r5, #1
  c4:	00000000 	andeq	r0, r0, r0
  c8:	01028603 	tsteq	r2, r3, lsl #12
  cc:	05025932 	streq	r5, [r2, #-2354]	; 0x932
  d0:	Address 0x000000d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
   4:	496b6369 	stmdbmi	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
   8:	6944746e 	stmdbvs	r4, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
   c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  10:	6f6c0065 	svcvs	0x006c0065
  14:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	00746e69 	rsbseq	r6, r4, r9, ror #28
  24:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
  28:	506b6369 	rsbpl	r6, fp, r9, ror #6
  2c:	6f697265 	svcvs	0x00697265
  30:	74655364 	strbtvc	r5, [r5], #-868	; 0x364
  34:	6e667000 	cdpvs	0, 6, cr7, cr6, cr0, {0}
  38:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
  3c:	0072656c 	rsbseq	r6, r2, ip, ror #10
  40:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
  44:	496b6369 	stmdbmi	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
  48:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
  4c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
  50:	2f2e2e00 	svccs	0x002e2e00
  54:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
  58:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
  5c:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  60:	2f656d6f 	svccs	0x00656d6f
  64:	6f6e6976 	svcvs	0x006e6976
  68:	43432f64 	movtmi	r2, #16228	; 0x3f64
  6c:	30303233 	eorscc	r3, r0, r3, lsr r2
  70:	4b44535f 	blmi	1114df4 <SysTickEnable+0x1114df4>
  74:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
  78:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
  7c:	2f6b6473 	svccs	0x006b6473
  80:	76697264 	strbtvc	r7, [r9], -r4, ror #4
  84:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
  88:	63672f62 	cmnvs	r7, #392	; 0x188
  8c:	79530063 	ldmdbvc	r3, {r0, r1, r5, r6}^
  90:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
  94:	616e456b 	cmnvs	lr, fp, ror #10
  98:	00656c62 	rsbeq	r6, r5, r2, ror #24
  9c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  a4:	61686320 	cmnvs	r8, r0, lsr #6
  a8:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
  ac:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
  b0:	7265506b 	rsbvc	r5, r5, #107	; 0x6b
  b4:	47646f69 	strbmi	r6, [r4, -r9, ror #30]!
  b8:	53007465 	movwpl	r7, #1125	; 0x465
  bc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
  c0:	6e496b63 	vmlsvs.f64	d22, d9, d19
  c4:	67655274 			; <UNDEFINED> instruction: 0x67655274
  c8:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
  cc:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
  d0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
  d4:	4700646f 	strmi	r6, [r0, -pc, ror #8]
  d8:	4320554e 	teqmi	r0, #327155712	; 0x13800000
  dc:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
  e0:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
  e4:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
  e8:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  ec:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
  f0:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
  f4:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  f8:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
  fc:	4f2d2067 	svcmi	0x002d2067
 100:	732d2030 	teqvc	sp, #48	; 0x30
 104:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 108:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 10c:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 110:	6f697463 	svcvs	0x00697463
 114:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 118:	6f697463 	svcvs	0x00697463
 11c:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 120:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 124:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 128:	6f697463 	svcvs	0x00697463
 12c:	5300736e 	movwpl	r7, #878	; 0x36e
 130:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 134:	6e496b63 	vmlsvs.f64	d22, d9, d19
 138:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
 13c:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 140:	00726574 	rsbseq	r6, r2, r4, ror r5
 144:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
 148:	446b6369 	strbtmi	r6, [fp], #-873	; 0x369
 14c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 150:	5300656c 	movwpl	r6, #1388	; 0x56c
 154:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 158:	61566b63 	cmpvs	r6, r3, ror #22
 15c:	4765756c 	strbmi	r7, [r5, -ip, ror #10]!
 160:	Address 0x00000160 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  34:	00000024 	andeq	r0, r0, r4, lsr #32
  38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  3c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  4c:	0000002e 	andeq	r0, r0, lr, lsr #32
  50:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  54:	41018e02 	tstmi	r1, r2, lsl #28
  58:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  5c:	00000007 	andeq	r0, r0, r7
  60:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  6c:	00000024 	andeq	r0, r0, r4, lsr #32
  70:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  74:	41018e02 	tstmi	r1, r2, lsl #28
  78:	0000070d 	andeq	r0, r0, sp, lsl #14
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  88:	00000024 	andeq	r0, r0, r4, lsr #32
  8c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  90:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  94:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  a0:	00000024 	andeq	r0, r0, r4, lsr #32
  a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  a8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  ac:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  b8:	00000020 	andeq	r0, r0, r0, lsr #32
  bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  c0:	100e4101 	andne	r4, lr, r1, lsl #2
  c4:	00070d41 	andeq	r0, r7, r1, asr #26
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  d4:	0000001a 	andeq	r0, r0, sl, lsl r0
  d8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  dc:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  e0:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  ec:	00000018 	andeq	r0, r0, r8, lsl r0
  f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  f4:	070d4101 	streq	r4, [sp, -r1, lsl #2]

timer.o:     file format elf32-littlearm


Disassembly of section .text.TimerEnable:

00000000 <TimerEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	330c      	adds	r3, #12
   e:	461a      	mov	r2, r3
  10:	687b      	ldr	r3, [r7, #4]
  12:	330c      	adds	r3, #12
  14:	6819      	ldr	r1, [r3, #0]
  16:	6838      	ldr	r0, [r7, #0]
  18:	f240 1301 	movw	r3, #257	; 0x101
  1c:	4003      	ands	r3, r0
  1e:	430b      	orrs	r3, r1
  20:	6013      	str	r3, [r2, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.TimerDisable:

00000000 <TimerDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	330c      	adds	r3, #12
   e:	461a      	mov	r2, r3
  10:	687b      	ldr	r3, [r7, #4]
  12:	330c      	adds	r3, #12
  14:	6819      	ldr	r1, [r3, #0]
  16:	6838      	ldr	r0, [r7, #0]
  18:	f240 1301 	movw	r3, #257	; 0x101
  1c:	4003      	ands	r3, r0
  1e:	43db      	mvns	r3, r3
  20:	400b      	ands	r3, r1
  22:	6013      	str	r3, [r2, #0]
  24:	370c      	adds	r7, #12
  26:	46bd      	mov	sp, r7
  28:	f85d 7b04 	ldr.w	r7, [sp], #4
  2c:	4770      	bx	lr
  2e:	bf00      	nop

Disassembly of section .text.TimerConfigure:

00000000 <TimerConfigure>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	f246 03b0 	movw	r3, #24752	; 0x60b0
   e:	f2c4 4302 	movt	r3, #17410	; 0x4402
  12:	22ff      	movs	r2, #255	; 0xff
  14:	601a      	str	r2, [r3, #0]
  16:	687b      	ldr	r3, [r7, #4]
  18:	330c      	adds	r3, #12
  1a:	461a      	mov	r2, r3
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	330c      	adds	r3, #12
  20:	681b      	ldr	r3, [r3, #0]
  22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  26:	f023 0301 	bic.w	r3, r3, #1
  2a:	6013      	str	r3, [r2, #0]
  2c:	687b      	ldr	r3, [r7, #4]
  2e:	683a      	ldr	r2, [r7, #0]
  30:	0e12      	lsrs	r2, r2, #24
  32:	601a      	str	r2, [r3, #0]
  34:	687b      	ldr	r3, [r7, #4]
  36:	3304      	adds	r3, #4
  38:	683a      	ldr	r2, [r7, #0]
  3a:	b2d2      	uxtb	r2, r2
  3c:	601a      	str	r2, [r3, #0]
  3e:	687b      	ldr	r3, [r7, #4]
  40:	3308      	adds	r3, #8
  42:	683a      	ldr	r2, [r7, #0]
  44:	0a12      	lsrs	r2, r2, #8
  46:	b2d2      	uxtb	r2, r2
  48:	601a      	str	r2, [r3, #0]
  4a:	370c      	adds	r7, #12
  4c:	46bd      	mov	sp, r7
  4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  52:	4770      	bx	lr

Disassembly of section .text.TimerControlLevel:

00000000 <TimerControlLevel>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	68ba      	ldr	r2, [r7, #8]
  10:	f244 0340 	movw	r3, #16448	; 0x4040
  14:	4013      	ands	r3, r2
  16:	60bb      	str	r3, [r7, #8]
  18:	68fb      	ldr	r3, [r7, #12]
  1a:	330c      	adds	r3, #12
  1c:	461a      	mov	r2, r3
  1e:	79fb      	ldrb	r3, [r7, #7]
  20:	2b00      	cmp	r3, #0
  22:	d005      	beq.n	30 <TimerControlLevel+0x30>
  24:	68fb      	ldr	r3, [r7, #12]
  26:	330c      	adds	r3, #12
  28:	6819      	ldr	r1, [r3, #0]
  2a:	68bb      	ldr	r3, [r7, #8]
  2c:	430b      	orrs	r3, r1
  2e:	e005      	b.n	3c <TimerControlLevel+0x3c>
  30:	68fb      	ldr	r3, [r7, #12]
  32:	330c      	adds	r3, #12
  34:	6819      	ldr	r1, [r3, #0]
  36:	68bb      	ldr	r3, [r7, #8]
  38:	43db      	mvns	r3, r3
  3a:	400b      	ands	r3, r1
  3c:	6013      	str	r3, [r2, #0]
  3e:	3714      	adds	r7, #20
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.TimerControlEvent:

00000000 <TimerControlEvent>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68ba      	ldr	r2, [r7, #8]
   e:	687b      	ldr	r3, [r7, #4]
  10:	401a      	ands	r2, r3
  12:	f640 430c 	movw	r3, #3084	; 0xc0c
  16:	4013      	ands	r3, r2
  18:	607b      	str	r3, [r7, #4]
  1a:	68fb      	ldr	r3, [r7, #12]
  1c:	330c      	adds	r3, #12
  1e:	461a      	mov	r2, r3
  20:	68fb      	ldr	r3, [r7, #12]
  22:	330c      	adds	r3, #12
  24:	681b      	ldr	r3, [r3, #0]
  26:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
  2a:	f023 030c 	bic.w	r3, r3, #12
  2e:	6879      	ldr	r1, [r7, #4]
  30:	430b      	orrs	r3, r1
  32:	6013      	str	r3, [r2, #0]
  34:	3714      	adds	r7, #20
  36:	46bd      	mov	sp, r7
  38:	f85d 7b04 	ldr.w	r7, [sp], #4
  3c:	4770      	bx	lr
  3e:	bf00      	nop

Disassembly of section .text.TimerControlStall:

00000000 <TimerControlStall>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	4613      	mov	r3, r2
   c:	71fb      	strb	r3, [r7, #7]
   e:	68ba      	ldr	r2, [r7, #8]
  10:	f240 2302 	movw	r3, #514	; 0x202
  14:	4013      	ands	r3, r2
  16:	60bb      	str	r3, [r7, #8]
  18:	68fb      	ldr	r3, [r7, #12]
  1a:	330c      	adds	r3, #12
  1c:	461a      	mov	r2, r3
  1e:	79fb      	ldrb	r3, [r7, #7]
  20:	2b00      	cmp	r3, #0
  22:	d005      	beq.n	30 <TimerControlStall+0x30>
  24:	68fb      	ldr	r3, [r7, #12]
  26:	330c      	adds	r3, #12
  28:	6819      	ldr	r1, [r3, #0]
  2a:	68bb      	ldr	r3, [r7, #8]
  2c:	430b      	orrs	r3, r1
  2e:	e005      	b.n	3c <TimerControlStall+0x3c>
  30:	68fb      	ldr	r3, [r7, #12]
  32:	330c      	adds	r3, #12
  34:	6819      	ldr	r1, [r3, #0]
  36:	68bb      	ldr	r3, [r7, #8]
  38:	43db      	mvns	r3, r3
  3a:	400b      	ands	r3, r1
  3c:	6013      	str	r3, [r2, #0]
  3e:	3714      	adds	r7, #20
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.TimerPrescaleSet:

00000000 <TimerPrescaleSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	b2db      	uxtb	r3, r3
  10:	2b00      	cmp	r3, #0
  12:	d003      	beq.n	1c <TimerPrescaleSet+0x1c>
  14:	68fb      	ldr	r3, [r7, #12]
  16:	3338      	adds	r3, #56	; 0x38
  18:	687a      	ldr	r2, [r7, #4]
  1a:	601a      	str	r2, [r3, #0]
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  22:	2b00      	cmp	r3, #0
  24:	d003      	beq.n	2e <TimerPrescaleSet+0x2e>
  26:	68fb      	ldr	r3, [r7, #12]
  28:	333c      	adds	r3, #60	; 0x3c
  2a:	687a      	ldr	r2, [r7, #4]
  2c:	601a      	str	r2, [r3, #0]
  2e:	3714      	adds	r7, #20
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.TimerPrescaleGet:

00000000 <TimerPrescaleGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2bff      	cmp	r3, #255	; 0xff
   e:	d103      	bne.n	18 <TimerPrescaleGet+0x18>
  10:	687b      	ldr	r3, [r7, #4]
  12:	3338      	adds	r3, #56	; 0x38
  14:	681b      	ldr	r3, [r3, #0]
  16:	e002      	b.n	1e <TimerPrescaleGet+0x1e>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	333c      	adds	r3, #60	; 0x3c
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	4618      	mov	r0, r3
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.TimerPrescaleMatchSet:

00000000 <TimerPrescaleMatchSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	b2db      	uxtb	r3, r3
  10:	2b00      	cmp	r3, #0
  12:	d003      	beq.n	1c <TimerPrescaleMatchSet+0x1c>
  14:	68fb      	ldr	r3, [r7, #12]
  16:	3340      	adds	r3, #64	; 0x40
  18:	687a      	ldr	r2, [r7, #4]
  1a:	601a      	str	r2, [r3, #0]
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  22:	2b00      	cmp	r3, #0
  24:	d003      	beq.n	2e <TimerPrescaleMatchSet+0x2e>
  26:	68fb      	ldr	r3, [r7, #12]
  28:	3344      	adds	r3, #68	; 0x44
  2a:	687a      	ldr	r2, [r7, #4]
  2c:	601a      	str	r2, [r3, #0]
  2e:	3714      	adds	r7, #20
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.TimerPrescaleMatchGet:

00000000 <TimerPrescaleMatchGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2bff      	cmp	r3, #255	; 0xff
   e:	d103      	bne.n	18 <TimerPrescaleMatchGet+0x18>
  10:	687b      	ldr	r3, [r7, #4]
  12:	3340      	adds	r3, #64	; 0x40
  14:	681b      	ldr	r3, [r3, #0]
  16:	e002      	b.n	1e <TimerPrescaleMatchGet+0x1e>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	3344      	adds	r3, #68	; 0x44
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	4618      	mov	r0, r3
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.TimerLoadSet:

00000000 <TimerLoadSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	b2db      	uxtb	r3, r3
  10:	2b00      	cmp	r3, #0
  12:	d003      	beq.n	1c <TimerLoadSet+0x1c>
  14:	68fb      	ldr	r3, [r7, #12]
  16:	3328      	adds	r3, #40	; 0x28
  18:	687a      	ldr	r2, [r7, #4]
  1a:	601a      	str	r2, [r3, #0]
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  22:	2b00      	cmp	r3, #0
  24:	d003      	beq.n	2e <TimerLoadSet+0x2e>
  26:	68fb      	ldr	r3, [r7, #12]
  28:	332c      	adds	r3, #44	; 0x2c
  2a:	687a      	ldr	r2, [r7, #4]
  2c:	601a      	str	r2, [r3, #0]
  2e:	3714      	adds	r7, #20
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.TimerLoadGet:

00000000 <TimerLoadGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2bff      	cmp	r3, #255	; 0xff
   e:	d103      	bne.n	18 <TimerLoadGet+0x18>
  10:	687b      	ldr	r3, [r7, #4]
  12:	3328      	adds	r3, #40	; 0x28
  14:	681b      	ldr	r3, [r3, #0]
  16:	e002      	b.n	1e <TimerLoadGet+0x1e>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	332c      	adds	r3, #44	; 0x2c
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	4618      	mov	r0, r3
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.TimerValueGet:

00000000 <TimerValueGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2bff      	cmp	r3, #255	; 0xff
   e:	d103      	bne.n	18 <TimerValueGet+0x18>
  10:	687b      	ldr	r3, [r7, #4]
  12:	3348      	adds	r3, #72	; 0x48
  14:	681b      	ldr	r3, [r3, #0]
  16:	e002      	b.n	1e <TimerValueGet+0x1e>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	334c      	adds	r3, #76	; 0x4c
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	4618      	mov	r0, r3
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.TimerMatchSet:

00000000 <TimerMatchSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68bb      	ldr	r3, [r7, #8]
   e:	b2db      	uxtb	r3, r3
  10:	2b00      	cmp	r3, #0
  12:	d003      	beq.n	1c <TimerMatchSet+0x1c>
  14:	68fb      	ldr	r3, [r7, #12]
  16:	3330      	adds	r3, #48	; 0x30
  18:	687a      	ldr	r2, [r7, #4]
  1a:	601a      	str	r2, [r3, #0]
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  22:	2b00      	cmp	r3, #0
  24:	d003      	beq.n	2e <TimerMatchSet+0x2e>
  26:	68fb      	ldr	r3, [r7, #12]
  28:	3334      	adds	r3, #52	; 0x34
  2a:	687a      	ldr	r2, [r7, #4]
  2c:	601a      	str	r2, [r3, #0]
  2e:	3714      	adds	r7, #20
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.TimerMatchGet:

00000000 <TimerMatchGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	683b      	ldr	r3, [r7, #0]
   c:	2bff      	cmp	r3, #255	; 0xff
   e:	d103      	bne.n	18 <TimerMatchGet+0x18>
  10:	687b      	ldr	r3, [r7, #4]
  12:	3330      	adds	r3, #48	; 0x30
  14:	681b      	ldr	r3, [r3, #0]
  16:	e002      	b.n	1e <TimerMatchGet+0x1e>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	3334      	adds	r3, #52	; 0x34
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	4618      	mov	r0, r3
  20:	370c      	adds	r7, #12
  22:	46bd      	mov	sp, r7
  24:	f85d 7b04 	ldr.w	r7, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.TimerIntRegister:

00000000 <TimerIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fa      	ldr	r2, [r7, #12]
   e:	2300      	movs	r3, #0
  10:	f2c4 0303 	movt	r3, #16387	; 0x4003
  14:	429a      	cmp	r2, r3
  16:	d013      	beq.n	40 <TimerIntRegister+0x40>
  18:	68fa      	ldr	r2, [r7, #12]
  1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  1e:	f2c4 0303 	movt	r3, #16387	; 0x4003
  22:	429a      	cmp	r2, r3
  24:	d00a      	beq.n	3c <TimerIntRegister+0x3c>
  26:	68fa      	ldr	r2, [r7, #12]
  28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  2c:	f2c4 0303 	movt	r3, #16387	; 0x4003
  30:	429a      	cmp	r2, r3
  32:	d101      	bne.n	38 <TimerIntRegister+0x38>
  34:	2327      	movs	r3, #39	; 0x27
  36:	e004      	b.n	42 <TimerIntRegister+0x42>
  38:	2333      	movs	r3, #51	; 0x33
  3a:	e002      	b.n	42 <TimerIntRegister+0x42>
  3c:	2325      	movs	r3, #37	; 0x25
  3e:	e000      	b.n	42 <TimerIntRegister+0x42>
  40:	2323      	movs	r3, #35	; 0x23
  42:	60fb      	str	r3, [r7, #12]
  44:	68bb      	ldr	r3, [r7, #8]
  46:	b2db      	uxtb	r3, r3
  48:	2b00      	cmp	r3, #0
  4a:	d006      	beq.n	5a <TimerIntRegister+0x5a>
  4c:	68f8      	ldr	r0, [r7, #12]
  4e:	6879      	ldr	r1, [r7, #4]
  50:	f7ff fffe 	bl	0 <IntRegister>
  54:	68f8      	ldr	r0, [r7, #12]
  56:	f7ff fffe 	bl	0 <IntEnable>
  5a:	68bb      	ldr	r3, [r7, #8]
  5c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  60:	2b00      	cmp	r3, #0
  62:	d00a      	beq.n	7a <TimerIntRegister+0x7a>
  64:	68fb      	ldr	r3, [r7, #12]
  66:	3301      	adds	r3, #1
  68:	4618      	mov	r0, r3
  6a:	6879      	ldr	r1, [r7, #4]
  6c:	f7ff fffe 	bl	0 <IntRegister>
  70:	68fb      	ldr	r3, [r7, #12]
  72:	3301      	adds	r3, #1
  74:	4618      	mov	r0, r3
  76:	f7ff fffe 	bl	0 <IntEnable>
  7a:	3710      	adds	r7, #16
  7c:	46bd      	mov	sp, r7
  7e:	bd80      	pop	{r7, pc}

Disassembly of section .text.TimerIntUnregister:

00000000 <TimerIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687a      	ldr	r2, [r7, #4]
   c:	2300      	movs	r3, #0
   e:	f2c4 0303 	movt	r3, #16387	; 0x4003
  12:	429a      	cmp	r2, r3
  14:	d013      	beq.n	3e <TimerIntUnregister+0x3e>
  16:	687a      	ldr	r2, [r7, #4]
  18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  1c:	f2c4 0303 	movt	r3, #16387	; 0x4003
  20:	429a      	cmp	r2, r3
  22:	d00a      	beq.n	3a <TimerIntUnregister+0x3a>
  24:	687a      	ldr	r2, [r7, #4]
  26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  2a:	f2c4 0303 	movt	r3, #16387	; 0x4003
  2e:	429a      	cmp	r2, r3
  30:	d101      	bne.n	36 <TimerIntUnregister+0x36>
  32:	2327      	movs	r3, #39	; 0x27
  34:	e004      	b.n	40 <TimerIntUnregister+0x40>
  36:	2333      	movs	r3, #51	; 0x33
  38:	e002      	b.n	40 <TimerIntUnregister+0x40>
  3a:	2325      	movs	r3, #37	; 0x25
  3c:	e000      	b.n	40 <TimerIntUnregister+0x40>
  3e:	2323      	movs	r3, #35	; 0x23
  40:	607b      	str	r3, [r7, #4]
  42:	683b      	ldr	r3, [r7, #0]
  44:	b2db      	uxtb	r3, r3
  46:	2b00      	cmp	r3, #0
  48:	d005      	beq.n	56 <TimerIntUnregister+0x56>
  4a:	6878      	ldr	r0, [r7, #4]
  4c:	f7ff fffe 	bl	0 <IntDisable>
  50:	6878      	ldr	r0, [r7, #4]
  52:	f7ff fffe 	bl	0 <IntUnregister>
  56:	683b      	ldr	r3, [r7, #0]
  58:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  5c:	2b00      	cmp	r3, #0
  5e:	d009      	beq.n	74 <TimerIntUnregister+0x74>
  60:	687b      	ldr	r3, [r7, #4]
  62:	3301      	adds	r3, #1
  64:	4618      	mov	r0, r3
  66:	f7ff fffe 	bl	0 <IntDisable>
  6a:	687b      	ldr	r3, [r7, #4]
  6c:	3301      	adds	r3, #1
  6e:	4618      	mov	r0, r3
  70:	f7ff fffe 	bl	0 <IntUnregister>
  74:	3708      	adds	r7, #8
  76:	46bd      	mov	sp, r7
  78:	bd80      	pop	{r7, pc}
  7a:	bf00      	nop

Disassembly of section .text.TimerIntEnable:

00000000 <TimerIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3318      	adds	r3, #24
   e:	687a      	ldr	r2, [r7, #4]
  10:	3218      	adds	r2, #24
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	430a      	orrs	r2, r1
  18:	601a      	str	r2, [r3, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.TimerIntDisable:

00000000 <TimerIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3318      	adds	r3, #24
   e:	687a      	ldr	r2, [r7, #4]
  10:	3218      	adds	r2, #24
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	43d2      	mvns	r2, r2
  18:	400a      	ands	r2, r1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.TimerIntStatus:

00000000 <TimerIntStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d003      	beq.n	1a <TimerIntStatus+0x1a>
  12:	687b      	ldr	r3, [r7, #4]
  14:	3320      	adds	r3, #32
  16:	681b      	ldr	r3, [r3, #0]
  18:	e002      	b.n	20 <TimerIntStatus+0x20>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	331c      	adds	r3, #28
  1e:	681b      	ldr	r3, [r3, #0]
  20:	4618      	mov	r0, r3
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.TimerIntClear:

00000000 <TimerIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3324      	adds	r3, #36	; 0x24
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.TimerDMAEventSet:

00000000 <TimerDMAEventSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	336c      	adds	r3, #108	; 0x6c
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.TimerDMAEventGet:

00000000 <TimerDMAEventGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	336c      	adds	r3, #108	; 0x6c
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000579 	andeq	r0, r0, r9, ror r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001a4 	andeq	r0, r0, r4, lsr #3
  10:	00012801 	andeq	r2, r1, r1, lsl #16
  14:	00023a00 	andeq	r3, r2, r0, lsl #20
	...
  24:	00090200 	andeq	r0, r9, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	07080103 	streq	r0, [r8, -r3, lsl #2]
  34:	04000001 	streq	r0, [r0], #-1
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	0000a007 	andeq	sl, r0, r7
  44:	01fc0600 	mvnseq	r0, r0, lsl #12
  48:	5d010000 	stcpl	0, cr0, [r1, #-0]
  4c:	00000000 	andeq	r0, r0, r0
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	00779c01 	rsbseq	r9, r7, r1, lsl #24
  58:	33070000 	movwcc	r0, #28672	; 0x7000
  5c:	01000002 	tsteq	r0, r2
  60:	00003e5d 	andeq	r3, r0, sp, asr lr
  64:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  68:	0000f807 	andeq	pc, r0, r7, lsl #16
  6c:	3e5d0100 	rdfcce	f0, f5, f0
  70:	02000000 	andeq	r0, r0, #0
  74:	06007091 			; <UNDEFINED> instruction: 0x06007091
  78:	000000d3 	ldrdeq	r0, [r0], -r3
  7c:	00007a01 	andeq	r7, r0, r1, lsl #20
  80:	002e0000 	eoreq	r0, lr, r0
  84:	9c010000 	stcls	0, cr0, [r1], {-0}
  88:	000000a9 	andeq	r0, r0, r9, lsr #1
  8c:	00023307 	andeq	r3, r2, r7, lsl #6
  90:	3e7a0100 	rpwcce	f0, f2, f0
  94:	02000000 	andeq	r0, r0, #0
  98:	f8077491 			; <UNDEFINED> instruction: 0xf8077491
  9c:	01000000 	mrseq	r0, (UNDEF: 0)
  a0:	00003e7a 	andeq	r3, r0, sl, ror lr
  a4:	70910200 	addsvc	r0, r1, r0, lsl #4
  a8:	005e0600 	subseq	r0, lr, r0, lsl #12
  ac:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000054 	andeq	r0, r0, r4, asr r0
  b8:	00db9c01 	sbcseq	r9, fp, r1, lsl #24
  bc:	33070000 	movwcc	r0, #28672	; 0x7000
  c0:	01000002 	tsteq	r0, r2
  c4:	00003eb8 			; <UNDEFINED> instruction: 0x00003eb8
  c8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  cc:	00000007 	andeq	r0, r0, r7
  d0:	3eb80100 	frdcce	f0, f0, f0
  d4:	02000000 	andeq	r0, r0, #0
  d8:	06007091 			; <UNDEFINED> instruction: 0x06007091
  dc:	0000016e 	andeq	r0, r0, lr, ror #2
  e0:	0000f801 	andeq	pc, r0, r1, lsl #16
  e4:	00480000 	subeq	r0, r8, r0
  e8:	9c010000 	stcls	0, cr0, [r1], {-0}
  ec:	0000011b 	andeq	r0, r0, fp, lsl r1
  f0:	00023307 	andeq	r3, r2, r7, lsl #6
  f4:	3ef80100 	cdpcc	1, 15, cr0, cr8, cr0, {0}
  f8:	02000000 	andeq	r0, r0, #0
  fc:	f8077491 			; <UNDEFINED> instruction: 0xf8077491
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00003ef8 	strdeq	r3, [r0], -r8
 108:	70910200 	addsvc	r0, r1, r0, lsl #4
 10c:	00018007 	andeq	r8, r1, r7
 110:	25f90100 	ldrbcs	r0, [r9, #256]!	; 0x100
 114:	02000000 	andeq	r0, r0, #0
 118:	08006f91 	stmdaeq	r0, {r0, r4, r7, r8, r9, sl, fp, sp, lr}
 11c:	0000001f 	andeq	r0, r0, pc, lsl r0
 120:	00011d01 	andeq	r1, r1, r1, lsl #26
 124:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00015f9c 	muleq	r1, ip, pc	; <UNPREDICTABLE>
 130:	02330900 	eorseq	r0, r3, #0, 18
 134:	1d010000 	stcne	0, cr0, [r1, #-0]
 138:	00003e01 	andeq	r3, r0, r1, lsl #28
 13c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 140:	0000f809 	andeq	pc, r0, r9, lsl #16
 144:	011d0100 	tsteq	sp, r0, lsl #2
 148:	0000003e 	andeq	r0, r0, lr, lsr r0
 14c:	09709102 	ldmdbeq	r0!, {r1, r8, ip, pc}^
 150:	00000279 	andeq	r0, r0, r9, ror r2
 154:	3e011e01 	cdpcc	14, 0, cr1, cr1, cr1, {0}
 158:	02000000 	andeq	r0, r0, #0
 15c:	08006c91 	stmdaeq	r0, {r0, r4, r7, sl, fp, sp, lr}
 160:	00000208 	andeq	r0, r0, r8, lsl #4
 164:	00014201 	andeq	r4, r1, r1, lsl #4
 168:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 16c:	01000000 	mrseq	r0, (UNDEF: 0)
 170:	0001a39c 	muleq	r1, ip, r3
 174:	02330900 	eorseq	r0, r3, #0, 18
 178:	42010000 	andmi	r0, r1, #0
 17c:	00003e01 	andeq	r3, r0, r1, lsl #28
 180:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 184:	0000f809 	andeq	pc, r0, r9, lsl #16
 188:	01420100 	mrseq	r0, (UNDEF: 82)
 18c:	0000003e 	andeq	r0, r0, lr, lsr r0
 190:	09709102 	ldmdbeq	r0!, {r1, r8, ip, pc}^
 194:	00000100 	andeq	r0, r0, r0, lsl #2
 198:	25014301 	strcs	r4, [r1, #-769]	; 0x301
 19c:	02000000 	andeq	r0, r0, #0
 1a0:	08006f91 	stmdaeq	r0, {r0, r4, r7, r8, r9, sl, fp, sp, lr}
 1a4:	00000222 	andeq	r0, r0, r2, lsr #4
 1a8:	00016701 	andeq	r6, r1, r1, lsl #14
 1ac:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	0001e79c 	muleq	r1, ip, r7
 1b8:	02330900 	eorseq	r0, r3, #0, 18
 1bc:	67010000 	strvs	r0, [r1, -r0]
 1c0:	00003e01 	andeq	r3, r0, r1, lsl #28
 1c4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1c8:	0000f809 	andeq	pc, r0, r9, lsl #16
 1cc:	01670100 	cmneq	r7, r0, lsl #2
 1d0:	0000003e 	andeq	r0, r0, lr, lsr r0
 1d4:	09709102 	ldmdbeq	r0!, {r1, r8, ip, pc}^
 1d8:	000000e0 	andeq	r0, r0, r0, ror #1
 1dc:	3e016801 	cdpcc	8, 0, cr6, cr1, cr1, {0}
 1e0:	02000000 	andeq	r0, r0, #0
 1e4:	0a006c91 	beq	1b430 <TimerEnable+0x1b430>
 1e8:	0000014c 	andeq	r0, r0, ip, asr #2
 1ec:	3e019501 	cfsh32cc	mvfx9, mvfx1, #1
 1f0:	00000000 	andeq	r0, r0, r0
 1f4:	2a000000 	bcs	1fc <.debug_info+0x1fc>
 1f8:	01000000 	mrseq	r0, (UNDEF: 0)
 1fc:	0002209c 	muleq	r2, ip, r0
 200:	02330900 	eorseq	r0, r3, #0, 18
 204:	95010000 	strls	r0, [r1, #-0]
 208:	00003e01 	andeq	r3, r0, r1, lsl #28
 20c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 210:	0000f809 	andeq	pc, r0, r9, lsl #16
 214:	01950100 	orrseq	r0, r5, r0, lsl #2
 218:	0000003e 	andeq	r0, r0, lr, lsr r0
 21c:	00709102 	rsbseq	r9, r0, r2, lsl #2
 220:	0000bd08 	andeq	fp, r0, r8, lsl #26
 224:	01bb0100 			; <UNDEFINED> instruction: 0x01bb0100
 228:	00000000 	andeq	r0, r0, r0
 22c:	00000038 	andeq	r0, r0, r8, lsr r0
 230:	02649c01 	rsbeq	r9, r4, #256	; 0x100
 234:	33090000 	movwcc	r0, #36864	; 0x9000
 238:	01000002 	tsteq	r0, r2
 23c:	003e01bb 	ldrhteq	r0, [lr], -fp
 240:	91020000 	mrsls	r0, (UNDEF: 2)
 244:	00f80974 	rscseq	r0, r8, r4, ror r9
 248:	bb010000 	bllt	40250 <TimerEnable+0x40250>
 24c:	00003e01 	andeq	r3, r0, r1, lsl #28
 250:	70910200 	addsvc	r0, r1, r0, lsl #4
 254:	0000e009 	andeq	lr, r0, r9
 258:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
 25c:	0000003e 	andeq	r0, r0, lr, lsr r0
 260:	006c9102 	rsbeq	r9, ip, r2, lsl #2
 264:	00007c0a 	andeq	r7, r0, sl, lsl #24
 268:	01eb0100 	mvneq	r0, r0, lsl #2
 26c:	0000003e 	andeq	r0, r0, lr, lsr r0
 270:	00000000 	andeq	r0, r0, r0
 274:	0000002a 	andeq	r0, r0, sl, lsr #32
 278:	029d9c01 	addseq	r9, sp, #256	; 0x100
 27c:	33090000 	movwcc	r0, #36864	; 0x9000
 280:	01000002 	tsteq	r0, r2
 284:	003e01eb 	eorseq	r0, lr, fp, ror #3
 288:	91020000 	mrsls	r0, (UNDEF: 2)
 28c:	00f80974 	rscseq	r0, r8, r4, ror r9
 290:	eb010000 	bl	40298 <TimerEnable+0x40298>
 294:	00003e01 	andeq	r3, r0, r1, lsl #28
 298:	70910200 	addsvc	r0, r1, r0, lsl #4
 29c:	00120800 	andseq	r0, r2, r0, lsl #16
 2a0:	0f010000 	svceq	0x00010000
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	00003800 	andeq	r3, r0, r0, lsl #16
 2ac:	e19c0100 	orrs	r0, ip, r0, lsl #2
 2b0:	09000002 	stmdbeq	r0, {r1}
 2b4:	00000233 	andeq	r0, r0, r3, lsr r2
 2b8:	3e020f01 	cdpcc	15, 0, cr0, cr2, cr1, {0}
 2bc:	02000000 	andeq	r0, r0, #0
 2c0:	f8097491 			; <UNDEFINED> instruction: 0xf8097491
 2c4:	01000000 	mrseq	r0, (UNDEF: 0)
 2c8:	003e020f 	eorseq	r0, lr, pc, lsl #4
 2cc:	91020000 	mrsls	r0, (UNDEF: 2)
 2d0:	00e00970 	rsceq	r0, r0, r0, ror r9
 2d4:	10010000 	andne	r0, r1, r0
 2d8:	00003e02 	andeq	r3, r0, r2, lsl #28
 2dc:	6c910200 	lfmvs	f0, 4, [r1], {0}
 2e0:	02810a00 	addeq	r0, r1, #0, 20
 2e4:	3d010000 	stccc	0, cr0, [r1, #-0]
 2e8:	00003e02 	andeq	r3, r0, r2, lsl #28
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	00002a00 	andeq	r2, r0, r0, lsl #20
 2f4:	1a9c0100 	bne	fe7006fc <TimerEnable+0xfe7006fc>
 2f8:	09000003 	stmdbeq	r0, {r0, r1}
 2fc:	00000233 	andeq	r0, r0, r3, lsr r2
 300:	3e023d01 	cdpcc	13, 0, cr3, cr2, cr1, {0}
 304:	02000000 	andeq	r0, r0, #0
 308:	f8097491 			; <UNDEFINED> instruction: 0xf8097491
 30c:	01000000 	mrseq	r0, (UNDEF: 0)
 310:	003e023d 	eorseq	r0, lr, sp, lsr r2
 314:	91020000 	mrsls	r0, (UNDEF: 2)
 318:	3e0a0070 	mcrcc	0, 0, r0, cr10, cr0, {3}
 31c:	01000001 	tsteq	r0, r1
 320:	003e025b 	eorseq	r0, lr, fp, asr r2
 324:	00000000 	andeq	r0, r0, r0
 328:	002a0000 	eoreq	r0, sl, r0
 32c:	9c010000 	stcls	0, cr0, [r1], {-0}
 330:	00000353 	andeq	r0, r0, r3, asr r3
 334:	00023309 	andeq	r3, r2, r9, lsl #6
 338:	025b0100 	subseq	r0, fp, #0, 2
 33c:	0000003e 	andeq	r0, r0, lr, lsr r0
 340:	09749102 	ldmdbeq	r4!, {r1, r8, ip, pc}^
 344:	000000f8 	strdeq	r0, [r0], -r8
 348:	3e025b01 	vmlacc.f64	d5, d2, d1
 34c:	02000000 	andeq	r0, r0, #0
 350:	08007091 	stmdaeq	r0, {r0, r4, r7, ip, sp, lr}
 354:	00000092 	muleq	r0, r2, r0
 358:	00027c01 	andeq	r7, r2, r1, lsl #24
 35c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 360:	01000000 	mrseq	r0, (UNDEF: 0)
 364:	0003979c 	muleq	r3, ip, r7
 368:	02330900 	eorseq	r0, r3, #0, 18
 36c:	7c010000 	stcvc	0, cr0, [r1], {-0}
 370:	00003e02 	andeq	r3, r0, r2, lsl #28
 374:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 378:	0000f809 	andeq	pc, r0, r9, lsl #16
 37c:	027c0100 	rsbseq	r0, ip, #0, 2
 380:	0000003e 	andeq	r0, r0, lr, lsr r0
 384:	09709102 	ldmdbeq	r0!, {r1, r8, ip, pc}^
 388:	000000e0 	andeq	r0, r0, r0, ror #1
 38c:	3e027d01 	cdpcc	13, 0, cr7, cr2, cr1, {0}
 390:	02000000 	andeq	r0, r0, #0
 394:	0a006c91 	beq	1b5e0 <TimerEnable+0x1b5e0>
 398:	00000042 	andeq	r0, r0, r2, asr #32
 39c:	3e02a601 	cfmadd32cc	mvax0, mvfx10, mvfx2, mvfx1
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	2a000000 	bcs	3ac <.debug_info+0x3ac>
 3a8:	01000000 	mrseq	r0, (UNDEF: 0)
 3ac:	0003d09c 	muleq	r3, ip, r0
 3b0:	02330900 	eorseq	r0, r3, #0, 18
 3b4:	a6010000 	strge	r0, [r1], -r0
 3b8:	00003e02 	andeq	r3, r0, r2, lsl #28
 3bc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 3c0:	0000f809 	andeq	pc, r0, r9, lsl #16
 3c4:	02a60100 	adceq	r0, r6, #0, 2
 3c8:	0000003e 	andeq	r0, r0, lr, lsr r0
 3cc:	00709102 	rsbseq	r9, r0, r2, lsl #2
 3d0:	0000310b 	andeq	r3, r0, fp, lsl #2
 3d4:	02cd0100 	sbceq	r0, sp, #0, 2
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	00000080 	andeq	r0, r0, r0, lsl #1
 3e0:	04149c01 	ldreq	r9, [r4], #-3073	; 0xc01
 3e4:	33090000 	movwcc	r0, #36864	; 0x9000
 3e8:	01000002 	tsteq	r0, r2
 3ec:	003e02cd 	eorseq	r0, lr, sp, asr #5
 3f0:	91020000 	mrsls	r0, (UNDEF: 2)
 3f4:	00f80974 	rscseq	r0, r8, r4, ror r9
 3f8:	cd010000 	stcgt	0, cr0, [r1, #-0]
 3fc:	00003e02 	andeq	r3, r0, r2, lsl #28
 400:	70910200 	addsvc	r0, r1, r0, lsl #4
 404:	00013309 	andeq	r3, r1, r9, lsl #6
 408:	02ce0100 	sbceq	r0, lr, #0, 2
 40c:	00000038 	andeq	r0, r0, r8, lsr r0
 410:	006c9102 	rsbeq	r9, ip, r2, lsl #2
 414:	0001150b 	andeq	r1, r1, fp, lsl #10
 418:	030f0100 	movweq	r0, #61696	; 0xf100
 41c:	00000000 	andeq	r0, r0, r0
 420:	0000007a 	andeq	r0, r0, sl, ror r0
 424:	04499c01 	strbeq	r9, [r9], #-3073	; 0xc01
 428:	33090000 	movwcc	r0, #36864	; 0x9000
 42c:	01000002 	tsteq	r0, r2
 430:	003e030f 	eorseq	r0, lr, pc, lsl #6
 434:	91020000 	mrsls	r0, (UNDEF: 2)
 438:	00f80974 	rscseq	r0, r8, r4, ror r9
 43c:	0f010000 	svceq	0x00010000
 440:	00003e03 	andeq	r3, r0, r3, lsl #28
 444:	70910200 	addsvc	r0, r1, r0, lsl #4
 448:	026a0800 	rsbeq	r0, sl, #0, 16
 44c:	5c010000 	stcpl	0, cr0, [r1], {-0}
 450:	00000003 	andeq	r0, r0, r3
 454:	00002400 	andeq	r2, r0, r0, lsl #8
 458:	7e9c0100 	fmlvce	f0, f4, f0
 45c:	09000004 	stmdbeq	r0, {r2}
 460:	00000233 	andeq	r0, r0, r3, lsr r2
 464:	3e035c01 	cdpcc	12, 0, cr5, cr3, cr1, {0}
 468:	02000000 	andeq	r0, r0, #0
 46c:	88097491 	stmdahi	r9, {r0, r4, r7, sl, ip, sp, lr}
 470:	01000001 	tsteq	r0, r1
 474:	003e035c 	eorseq	r0, lr, ip, asr r3
 478:	91020000 	mrsls	r0, (UNDEF: 2)
 47c:	e8080070 	stmda	r8, {r4, r5, r6}
 480:	01000000 	mrseq	r0, (UNDEF: 0)
 484:	0000037b 	andeq	r0, r0, fp, ror r3
 488:	00260000 	eoreq	r0, r6, r0
 48c:	9c010000 	stcls	0, cr0, [r1], {-0}
 490:	000004b3 			; <UNDEFINED> instruction: 0x000004b3
 494:	00023309 	andeq	r3, r2, r9, lsl #6
 498:	037b0100 	cmneq	fp, #0, 2
 49c:	0000003e 	andeq	r0, r0, lr, lsr r0
 4a0:	09749102 	ldmdbeq	r4!, {r1, r8, ip, pc}^
 4a4:	00000188 	andeq	r0, r0, r8, lsl #3
 4a8:	3e037b01 	vmlacc.f64	d7, d3, d1
 4ac:	02000000 	andeq	r0, r0, #0
 4b0:	0a007091 	beq	1c6fc <TimerEnable+0x1c6fc>
 4b4:	0000006d 	andeq	r0, r0, sp, rrx
 4b8:	3e039901 	cdpcc	9, 0, cr9, cr3, cr1, {0}
 4bc:	00000000 	andeq	r0, r0, r0
 4c0:	2c000000 	stccs	0, cr0, [r0], {-0}
 4c4:	01000000 	mrseq	r0, (UNDEF: 0)
 4c8:	0004ec9c 	muleq	r4, ip, ip
 4cc:	02330900 	eorseq	r0, r3, #0, 18
 4d0:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
 4d4:	00003e03 	andeq	r3, r0, r3, lsl #28
 4d8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 4dc:	00021a09 	andeq	r1, r2, r9, lsl #20
 4e0:	03990100 	orrseq	r0, r9, #0, 2
 4e4:	00000025 	andeq	r0, r0, r5, lsr #32
 4e8:	00739102 	rsbseq	r9, r3, r2, lsl #2
 4ec:	00005008 	andeq	r5, r0, r8
 4f0:	03c30100 	biceq	r0, r3, #0, 2
 4f4:	00000000 	andeq	r0, r0, r0
 4f8:	0000001c 	andeq	r0, r0, ip, lsl r0
 4fc:	05219c01 	streq	r9, [r1, #-3073]!	; 0xc01
 500:	33090000 	movwcc	r0, #36864	; 0x9000
 504:	01000002 	tsteq	r0, r2
 508:	003e03c3 	eorseq	r0, lr, r3, asr #7
 50c:	91020000 	mrsls	r0, (UNDEF: 2)
 510:	01880974 	orreq	r0, r8, r4, ror r9
 514:	c3010000 	movwgt	r0, #4096	; 0x1000
 518:	00003e03 	andeq	r3, r0, r3, lsl #28
 51c:	70910200 	addsvc	r0, r1, r0, lsl #4
 520:	015d0800 	cmpeq	sp, r0, lsl #16
 524:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
 528:	00000003 	andeq	r0, r0, r3
 52c:	00001c00 	andeq	r1, r0, r0, lsl #24
 530:	569c0100 	ldrpl	r0, [ip], r0, lsl #2
 534:	09000005 	stmdbeq	r0, {r0, r2}
 538:	00000233 	andeq	r0, r0, r3, lsr r2
 53c:	3e03ee01 	cdpcc	14, 0, cr14, cr3, cr1, {0}
 540:	02000000 	andeq	r0, r0, #0
 544:	b2097491 	andlt	r7, r9, #-1862270976	; 0x91000000
 548:	01000000 	mrseq	r0, (UNDEF: 0)
 54c:	003e03ee 	eorseq	r0, lr, lr, ror #7
 550:	91020000 	mrsls	r0, (UNDEF: 2)
 554:	930c0070 	movwls	r0, #49264	; 0xc070
 558:	01000001 	tsteq	r0, r1
 55c:	003e0418 	eorseq	r0, lr, r8, lsl r4
 560:	00000000 	andeq	r0, r0, r0
 564:	001a0000 	andseq	r0, sl, r0
 568:	9c010000 	stcls	0, cr0, [r1], {-0}
 56c:	00023309 	andeq	r3, r2, r9, lsl #6
 570:	04180100 	ldreq	r0, [r8], #-256	; 0x100
 574:	0000003e 	andeq	r0, r0, lr, lsr r0
 578:	00749102 	rsbseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <TimerEnable+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <TimerEnable+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  40:	0b3a0e03 	bleq	e83854 <TimerEnable+0xe83854>
  44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  48:	06120111 			; <UNDEFINED> instruction: 0x06120111
  4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  50:	00130119 	andseq	r0, r3, r9, lsl r1
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0e03 	bleq	e8386c <TimerEnable+0xe8386c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	00001802 	andeq	r1, r0, r2, lsl #16
  64:	3f012e08 	svccc	0x00012e08
  68:	3a0e0319 	bcc	380cd4 <TimerEnable+0x380cd4>
  6c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  70:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  74:	97184006 	ldrls	r4, [r8, -r6]
  78:	13011942 	movwne	r1, #6466	; 0x1942
  7c:	05090000 	streq	r0, [r9, #-0]
  80:	3a0e0300 	bcc	380c88 <TimerEnable+0x380c88>
  84:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	012e0a00 	teqeq	lr, r0, lsl #20
  90:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  94:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  98:	13491927 	movtne	r1, #39207	; 0x9927
  9c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	012e0b00 	teqeq	lr, r0, lsl #22
  ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  b4:	01111927 	tsteq	r1, r7, lsr #18
  b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  bc:	01194296 			; <UNDEFINED> instruction: 0x01194296
  c0:	0c000013 	stceq	0, cr0, [r0], {19}
  c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  c8:	0b3a0e03 	bleq	e838dc <TimerEnable+0xe838dc>
  cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  d0:	01111349 	tsteq	r1, r9, asr #6
  d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d8:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000cc 	andeq	r0, r0, ip, asr #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000002e 	andeq	r0, r0, lr, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000054 	andeq	r0, r0, r4, asr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000048 	andeq	r0, r0, r8, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	0000003e 	andeq	r0, r0, lr, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000048 	andeq	r0, r0, r8, asr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000038 	andeq	r0, r0, r8, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002a 	andeq	r0, r0, sl, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000038 	andeq	r0, r0, r8, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000002a 	andeq	r0, r0, sl, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000038 	andeq	r0, r0, r8, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000002a 	andeq	r0, r0, sl, lsr #32
  70:	00000000 	andeq	r0, r0, r0
  74:	0000002a 	andeq	r0, r0, sl, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000038 	andeq	r0, r0, r8, lsr r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000002a 	andeq	r0, r0, sl, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000080 	andeq	r0, r0, r0, lsl #1
  90:	00000000 	andeq	r0, r0, r0
  94:	0000007a 	andeq	r0, r0, sl, ror r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000024 	andeq	r0, r0, r4, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000026 	andeq	r0, r0, r6, lsr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000002c 	andeq	r0, r0, ip, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000001c 	andeq	r0, r0, ip, lsl r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000001c 	andeq	r0, r0, ip, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	0000001a 	andeq	r0, r0, sl, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	0000002e 	andeq	r0, r0, lr, lsr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	00000054 	andeq	r0, r0, r4, asr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	0000003e 	andeq	r0, r0, lr, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000048 	andeq	r0, r0, r8, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000002a 	andeq	r0, r0, sl, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000038 	andeq	r0, r0, r8, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002a 	andeq	r0, r0, sl, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000038 	andeq	r0, r0, r8, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000002a 	andeq	r0, r0, sl, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	0000002a 	andeq	r0, r0, sl, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000038 	andeq	r0, r0, r8, lsr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000002a 	andeq	r0, r0, sl, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000080 	andeq	r0, r0, r0, lsl #1
  80:	00000000 	andeq	r0, r0, r0
  84:	0000007a 	andeq	r0, r0, sl, ror r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000024 	andeq	r0, r0, r4, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000026 	andeq	r0, r0, r6, lsr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000002c 	andeq	r0, r0, ip, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000001c 	andeq	r0, r0, ip, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000001a 	andeq	r0, r0, sl, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000322 	andeq	r0, r0, r2, lsr #6
   4:	00390002 	eorseq	r0, r9, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  2c:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
  30:	00000100 	andeq	r0, r0, r0, lsl #2
  34:	745f7768 	ldrbvc	r7, [pc], #-1896	; 3c <.debug_line+0x3c>
  38:	73657079 	cmnvc	r5, #121	; 0x79
  3c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  40:	00000000 	andeq	r0, r0, r0
  44:	00000205 	andeq	r0, r0, r5, lsl #4
  48:	dd030000 	stcle	0, cr0, [r3, #-0]
  4c:	0b030100 	bleq	c0454 <TimerEnable+0xc0454>
  50:	0502bb58 	streq	fp, [r2, #-2904]	; 0xb58
  54:	00010100 	andeq	r0, r1, r0, lsl #2
  58:	00000205 	andeq	r0, r0, r5, lsl #4
  5c:	fa030000 	blx	c0064 <TimerEnable+0xc0064>
  60:	0b030100 	bleq	c0468 <TimerEnable+0xc0468>
  64:	0502ca58 	streq	ip, [r2, #-2648]	; 0xa58
  68:	00010100 	andeq	r0, r1, r0, lsl #2
  6c:	00000205 	andeq	r0, r0, r5, lsl #4
  70:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
  74:	1a030101 	bne	c0480 <TimerEnable+0xc0480>
  78:	50b16b58 	adcspl	r6, r1, r8, asr fp
  7c:	05026759 	streq	r6, [r2, #-1881]	; 0x759
  80:	00010100 	andeq	r0, r1, r0, lsl #2
  84:	00000205 	andeq	r0, r0, r5, lsl #4
  88:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
  8c:	0b030101 	bleq	c0498 <TimerEnable+0xc0498>
  90:	003d5974 	eorseq	r5, sp, r4, ror r9
  94:	06010402 	streq	r0, [r1], -r2, lsl #8
  98:	0402003c 	streq	r0, [r2], #-60	; 0x3c
  9c:	00670602 	rsbeq	r0, r7, r2, lsl #12
  a0:	57020402 	strpl	r0, [r2, -r2, lsl #8]
  a4:	0502231f 	streq	r2, [r2, #-799]	; 0x31f
  a8:	00010100 	andeq	r0, r1, r0, lsl #2
  ac:	00000205 	andeq	r0, r0, r5, lsl #4
  b0:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
  b4:	0b030102 	bleq	c04c4 <TimerEnable+0xc04c4>
  b8:	2ca07566 	cfstr32cs	mvfx7, [r0], #408	; 0x198
  bc:	00050223 	andeq	r0, r5, r3, lsr #4
  c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
  c4:	00000002 	andeq	r0, r0, r2
  c8:	02c30300 	sbceq	r0, r3, #0, 6
  cc:	740b0301 	strvc	r0, [fp], #-769	; 0x301
  d0:	02003d59 	andeq	r3, r0, #5696	; 0x1640
  d4:	3c060104 	stfccs	f0, [r6], {4}
  d8:	02040200 	andeq	r0, r4, #0, 4
  dc:	02006706 	andeq	r6, r0, #1572864	; 0x180000
  e0:	1f570204 	svcne	0x00570204
  e4:	00050223 	andeq	r0, r5, r3, lsr #4
  e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
  ec:	00000002 	andeq	r0, r0, r2
  f0:	02e80300 	rsceq	r0, r8, #0, 6
  f4:	660c0301 	strvs	r0, [ip], -r1, lsl #6
  f8:	4c5a504c 	mrrcmi	0, 4, r5, sl, cr12
  fc:	01000502 	tsteq	r0, r2, lsl #10
 100:	02050001 	andeq	r0, r5, #1
 104:	00000000 	andeq	r0, r0, r0
 108:	01039503 	tsteq	r3, r3, lsl #10
 10c:	00580b03 	subseq	r0, r8, r3, lsl #22
 110:	06010402 	streq	r0, [r1], -r2, lsl #8
 114:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 118:	004b0602 	subeq	r0, fp, r2, lsl #12
 11c:	2d020402 	cfstrscs	mvf0, [r2, #-8]
 120:	03040200 	movweq	r0, #16896	; 0x4200
 124:	00060222 	andeq	r0, r6, r2, lsr #4
 128:	05000101 	streq	r0, [r0, #-257]	; 0x101
 12c:	00000002 	andeq	r0, r0, r2
 130:	03bc0300 			; <UNDEFINED> instruction: 0x03bc0300
 134:	660c0301 	strvs	r0, [ip], -r1, lsl #6
 138:	4c5a504c 	mrrcmi	0, 4, r5, sl, cr12
 13c:	01000502 	tsteq	r0, r2, lsl #10
 140:	02050001 	andeq	r0, r5, #1
 144:	00000000 	andeq	r0, r0, r0
 148:	0103eb03 	tsteq	r3, r3, lsl #22
 14c:	00580b03 	subseq	r0, r8, r3, lsl #22
 150:	06010402 	streq	r0, [r1], -r2, lsl #8
 154:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 158:	004b0602 	subeq	r0, fp, r2, lsl #12
 15c:	2d020402 	cfstrscs	mvf0, [r2, #-8]
 160:	03040200 	movweq	r0, #16896	; 0x4200
 164:	00060222 	andeq	r0, r6, r2, lsr #4
 168:	05000101 	streq	r0, [r0, #-257]	; 0x101
 16c:	00000002 	andeq	r0, r0, r2
 170:	04900300 	ldreq	r0, [r0], #768	; 0x300
 174:	660b0301 	strvs	r0, [fp], -r1, lsl #6
 178:	4c5a504c 	mrrcmi	0, 4, r5, sl, cr12
 17c:	01000502 	tsteq	r0, r2, lsl #10
 180:	02050001 	andeq	r0, r5, #1
 184:	00000000 	andeq	r0, r0, r0
 188:	0104bd03 	tsteq	r4, r3, lsl #26
 18c:	00580a03 	subseq	r0, r8, r3, lsl #20
 190:	06010402 	streq	r0, [r1], -r2, lsl #8
 194:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 198:	004b0602 	subeq	r0, fp, r2, lsl #12
 19c:	2d020402 	cfstrscs	mvf0, [r2, #-8]
 1a0:	03040200 	movweq	r0, #16896	; 0x4200
 1a4:	00060222 	andeq	r0, r6, r2, lsr #4
 1a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
 1b4:	580a0301 	stmdapl	sl, {r0, r8, r9}
 1b8:	01040200 	mrseq	r0, R12_usr
 1bc:	02003c06 	andeq	r3, r0, #1536	; 0x600
 1c0:	4b060204 	blmi	1809d8 <TimerEnable+0x1809d8>
 1c4:	02040200 	andeq	r0, r4, #0, 4
 1c8:	0402002d 	streq	r0, [r2], #-45	; 0x2d
 1cc:	06022203 	streq	r2, [r2], -r3, lsl #4
 1d0:	00010100 	andeq	r0, r1, r0, lsl #2
 1d4:	00000205 	andeq	r0, r0, r5, lsl #4
 1d8:	fd030000 	stc2	0, cr0, [r3, #-0]
 1dc:	0b030104 	bleq	c05f4 <TimerEnable+0xc05f4>
 1e0:	5a504c66 	bpl	1413380 <TimerEnable+0x1413380>
 1e4:	0005024c 	andeq	r0, r5, ip, asr #4
 1e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1ec:	00000002 	andeq	r0, r0, r2
 1f0:	05a60300 	streq	r0, [r6, #768]!	; 0x300
 1f4:	580a0301 	stmdapl	sl, {r0, r8, r9}
 1f8:	01040200 	mrseq	r0, R12_usr
 1fc:	02003c06 	andeq	r3, r0, #1536	; 0x600
 200:	4b060204 	blmi	180a18 <TimerEnable+0x180a18>
 204:	02040200 	andeq	r0, r4, #0, 4
 208:	0402002d 	streq	r0, [r2], #-45	; 0x2d
 20c:	06022203 	streq	r2, [r2], -r3, lsl #4
 210:	00010100 	andeq	r0, r1, r0, lsl #2
 214:	00000205 	andeq	r0, r0, r5, lsl #4
 218:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
 21c:	006e0105 	rsbeq	r0, lr, r5, lsl #2
 220:	06010402 	streq	r0, [r1], -r2, lsl #8
 224:	04020066 	streq	r0, [r2], #-102	; 0x66
 228:	02007403 	andeq	r7, r0, #50331648	; 0x3000000
 22c:	00740504 	rsbseq	r0, r4, r4, lsl #10
 230:	2e060402 	cdpcs	4, 0, cr0, cr6, cr2, {0}
 234:	04040200 	streq	r0, [r4], #-512	; 0x200
 238:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 23c:	02002e02 	andeq	r2, r0, #2, 28
 240:	00200704 	eoreq	r0, r0, r4, lsl #14
 244:	06070402 	streq	r0, [r7], -r2, lsl #8
 248:	424f4f27 	submi	r4, pc, #39, 30	; 0x9c
 24c:	025a6b5d 	subseq	r6, sl, #95232	; 0x17400
 250:	01010003 	tsteq	r1, r3
 254:	00020500 	andeq	r0, r2, r0, lsl #10
 258:	03000000 	movweq	r0, #0
 25c:	0301068f 	movweq	r0, #5775	; 0x168f
 260:	0200580c 	andeq	r5, r0, #12, 16	; 0xc0000
 264:	66060104 	strvs	r0, [r6], -r4, lsl #2
 268:	03040200 	movweq	r0, #16896	; 0x4200
 26c:	04020074 	streq	r0, [r2], #-116	; 0x74
 270:	02007405 	andeq	r7, r0, #83886080	; 0x5000000
 274:	002e0604 	eoreq	r0, lr, r4, lsl #12
 278:	2e040402 	cdpcs	4, 0, cr0, cr4, cr2, {0}
 27c:	02040200 	andeq	r0, r4, #0, 4
 280:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 284:	02002007 	andeq	r2, r0, #7
 288:	03060704 	movweq	r0, #26372	; 0x6704
 28c:	414f2009 	cmpmi	pc, r9
 290:	5a5d5d42 	bpl	17577a0 <TimerEnable+0x17577a0>
 294:	01000302 	tsteq	r0, r2, lsl #6
 298:	02050001 	andeq	r0, r5, #1
 29c:	00000000 	andeq	r0, r0, r0
 2a0:	0106dc03 	tsteq	r6, r3, lsl #24
 2a4:	83580903 	cmphi	r8, #49152	; 0xc000
 2a8:	01000502 	tsteq	r0, r2, lsl #10
 2ac:	02050001 	andeq	r0, r5, #1
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	0106fb03 	tsteq	r6, r3, lsl #22
 2b8:	91580903 	cmpls	r8, r3, lsl #18
 2bc:	01000502 	tsteq	r0, r2, lsl #10
 2c0:	02050001 	andeq	r0, r5, #1
 2c4:	00000000 	andeq	r0, r0, r0
 2c8:	01079903 	tsteq	r7, r3, lsl #18
 2cc:	00660a03 	rsbeq	r0, r6, r3, lsl #20
 2d0:	06010402 	streq	r0, [r1], -r2, lsl #8
 2d4:	0402003c 	streq	r0, [r2], #-60	; 0x3c
 2d8:	004b0602 	subeq	r0, fp, r2, lsl #12
 2dc:	2d020402 	cfstrscs	mvf0, [r2, #-8]
 2e0:	03040200 	movweq	r0, #16896	; 0x4200
 2e4:	00060222 	andeq	r0, r6, r2, lsr #4
 2e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	07c30300 	strbeq	r0, [r3, r0, lsl #6]
 2f4:	58090301 	stmdapl	r9, {r0, r8, r9}
 2f8:	0005024b 	andeq	r0, r5, fp, asr #4
 2fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
 300:	00000002 	andeq	r0, r0, r2
 304:	07ee0300 	strbeq	r0, [lr, r0, lsl #6]!
 308:	58090301 	stmdapl	r9, {r0, r8, r9}
 30c:	0005024b 	andeq	r0, r5, fp, asr #4
 310:	05000101 	streq	r0, [r0, #-257]	; 0x101
 314:	00000002 	andeq	r0, r0, r2
 318:	08980300 	ldmeq	r8, {r8, r9}
 31c:	4a090301 	bmi	240f28 <TimerEnable+0x240f28>
 320:	0006023d 	andeq	r0, r6, sp, lsr r2
 324:	Address 0x00000324 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f436c75 	svcvs	0x00436c75
   4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
   8:	6f427400 	svcvs	0x00427400
   c:	61656c6f 	cmnvs	r5, pc, ror #24
  10:	6954006e 	ldmdbvs	r4, {r1, r2, r3, r5, r6}^
  14:	4c72656d 	cfldr64mi	mvdx6, [r2], #-436	; 0xfffffe4c
  18:	5364616f 	cmnpl	r4, #-1073741797	; 0xc000001b
  1c:	54007465 	strpl	r7, [r0], #-1125	; 0x465
  20:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  24:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
  28:	456c6f72 	strbmi	r6, [ip, #-3954]!	; 0xf72
  2c:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
  30:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
  34:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
  38:	67655274 			; <UNDEFINED> instruction: 0x67655274
  3c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
  40:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
  44:	4d72656d 	cfldr64mi	mvdx6, [r2, #-436]!	; 0xfffffe4c
  48:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  4c:	00746547 	rsbseq	r6, r4, r7, asr #10
  50:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
  54:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
  58:	61656c43 	cmnvs	r5, r3, asr #24
  5c:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
  60:	4372656d 	cmnmi	r2, #457179136	; 0x1b400000
  64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
  68:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
  6c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
  70:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
  74:	61745374 	cmnvs	r4, r4, ror r3
  78:	00737574 	rsbseq	r7, r3, r4, ror r5
  7c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
  80:	65725072 	ldrbvs	r5, [r2, #-114]!	; 0x72
  84:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  88:	74614d65 	strbtvc	r4, [r1], #-3429	; 0xd65
  8c:	65476863 	strbvs	r6, [r7, #-2147]	; 0x863
  90:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
  94:	4d72656d 	cfldr64mi	mvdx6, [r2, #-436]!	; 0xfffffe4c
  98:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  9c:	00746553 	rsbseq	r6, r4, r3, asr r5
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  ac:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b0:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
  b4:	45414d44 	strbmi	r4, [r1, #-3396]	; 0xd44
  b8:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
  bc:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
  c0:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
  c4:	61637365 	cmnvs	r3, r5, ror #6
  c8:	614d656c 	cmpvs	sp, ip, ror #10
  cc:	53686374 	cmnpl	r8, #116, 6	; 0xd0000001
  d0:	54007465 	strpl	r7, [r0], #-1125	; 0x465
  d4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  d8:	61736944 	cmnvs	r3, r4, asr #18
  dc:	00656c62 	rsbeq	r6, r5, r2, ror #24
  e0:	61566c75 	cmpvs	r6, r5, ror ip
  e4:	0065756c 	rsbeq	r7, r5, ip, ror #10
  e8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
  ec:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
  f0:	61736944 	cmnvs	r3, r4, asr #18
  f4:	00656c62 	rsbeq	r6, r5, r2, ror #24
  f8:	69546c75 	ldmdbvs	r4, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  fc:	0072656d 	rsbseq	r6, r2, sp, ror #10
 100:	61745362 	cmnvs	r4, r2, ror #6
 104:	75006c6c 	strvc	r6, [r0, #-3180]	; 0xc6c
 108:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 10c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 110:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 114:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 118:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
 11c:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
 120:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 124:	00726574 	rsbseq	r6, r2, r4, ror r5
 128:	742f2e2e 	strtvc	r2, [pc], #-3630	; 130 <.debug_str+0x130>
 12c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 130:	7000632e 	andvc	r6, r0, lr, lsr #6
 134:	61486e66 	cmpvs	r8, r6, ror #28
 138:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 13c:	69540072 	ldmdbvs	r4, {r1, r4, r5, r6}^
 140:	5672656d 	ldrbtpl	r6, [r2], -sp, ror #10
 144:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
 148:	00746547 	rsbseq	r6, r4, r7, asr #10
 14c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
 150:	65725072 	ldrbvs	r5, [r2, #-114]!	; 0x72
 154:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
 158:	74654765 	strbtvc	r4, [r5], #-1893	; 0x765
 15c:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 160:	4d447265 	sfmmi	f7, 2, [r4, #-404]	; 0xfffffe6c
 164:	65764541 	ldrbvs	r4, [r6, #-1345]!	; 0x541
 168:	6553746e 	ldrbvs	r7, [r3, #-1134]	; 0x46e
 16c:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
 170:	4372656d 	cmnmi	r2, #457179136	; 0x1b400000
 174:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 178:	654c6c6f 	strbvs	r6, [ip, #-3183]	; 0xc6f
 17c:	006c6576 	rsbeq	r6, ip, r6, ror r5
 180:	766e4962 	strbtvc	r4, [lr], -r2, ror #18
 184:	00747265 	rsbseq	r7, r4, r5, ror #4
 188:	6e496c75 	mcrvs	12, 2, r6, cr9, cr5, {3}
 18c:	616c4674 	smcvs	50276	; 0xc464
 190:	54007367 	strpl	r7, [r0], #-871	; 0x367
 194:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 198:	45414d44 	strbmi	r4, [r1, #-3396]	; 0xd44
 19c:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
 1a0:	00746547 	rsbseq	r6, r4, r7, asr #10
 1a4:	20554e47 	subscs	r4, r5, r7, asr #28
 1a8:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 1ac:	20322e38 	eorscs	r2, r2, r8, lsr lr
 1b0:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 1b4:	20626d75 	rsbcs	r6, r2, r5, ror sp
 1b8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1bc:	6f633d75 	svcvs	0x00633d75
 1c0:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 1c4:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 1c8:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 1cc:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 1d0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1d4:	20393963 	eorscs	r3, r9, r3, ror #18
 1d8:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 1dc:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 1e0:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 1e4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 1e8:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 1ec:	6164662d 	cmnvs	r4, sp, lsr #12
 1f0:	732d6174 	teqvc	sp, #116, 2
 1f4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 1f8:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 1fc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
 200:	616e4572 	smcvs	58450	; 0xe452
 204:	00656c62 	rsbeq	r6, r5, r2, ror #24
 208:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
 20c:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
 210:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 48 <.debug_str+0x48>
 214:	6c617453 	cfstrdvs	mvd7, [r1], #-332	; 0xfffffeb4
 218:	4d62006c 	stclmi	0, cr0, [r2, #-432]!	; 0xfffffe50
 21c:	656b7361 	strbvs	r7, [fp, #-865]!	; 0x361
 220:	69540064 	ldmdbvs	r4, {r2, r5, r6}^
 224:	5072656d 	rsbspl	r6, r2, sp, ror #10
 228:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
 22c:	53656c61 	cmnpl	r5, #24832	; 0x6100
 230:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 234:	7361426c 	cmnvc	r1, #108, 4	; 0xc0000006
 238:	682f0065 	stmdavs	pc!, {r0, r2, r5, r6}	; <UNPREDICTABLE>
 23c:	2f656d6f 	svccs	0x00656d6f
 240:	6f6e6976 	svcvs	0x006e6976
 244:	43432f64 	movtmi	r2, #16228	; 0x3f64
 248:	30303233 	eorscc	r3, r0, r3, lsr r2
 24c:	4b44535f 	blmi	1114fd0 <TimerEnable+0x1114fd0>
 250:	3363632f 	cmncc	r3, #-1140850688	; 0xbc000000
 254:	2d303032 	ldccs	0, cr3, [r0, #-200]!	; 0xffffff38
 258:	2f6b6473 	svccs	0x006b6473
 25c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 260:	696c7265 	stmdbvs	ip!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 264:	63672f62 	cmnvs	r7, #392	; 0x188
 268:	69540063 	ldmdbvs	r4, {r0, r1, r5, r6}^
 26c:	4972656d 	ldmdbmi	r2!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^
 270:	6e45746e 	cdpvs	4, 4, cr7, cr5, cr14, {3}
 274:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 278:	456c7500 	strbmi	r7, [ip, #-1280]!	; 0x500
 27c:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
 280:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
 284:	6f4c7265 	svcvs	0x004c7265
 288:	65476461 	strbvs	r6, [r7, #-1121]	; 0x461
 28c:	Address 0x0000028c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	0000002e 	andeq	r0, r0, lr, lsr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	00000054 	andeq	r0, r0, r4, asr r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	100e4101 	andne	r4, lr, r1, lsl #2
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	00000048 	andeq	r0, r0, r8, asr #32
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	0000003e 	andeq	r0, r0, lr, lsr r0
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	180e4101 	stmdane	lr, {r0, r8, lr}
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	00000048 	andeq	r0, r0, r8, asr #32
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	180e4101 	stmdane	lr, {r0, r8, lr}
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c4:	00000038 	andeq	r0, r0, r8, lsr r0
  c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  cc:	180e4101 	stmdane	lr, {r0, r8, lr}
  d0:	00070d41 	andeq	r0, r7, r1, asr #26
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e0:	0000002a 	andeq	r0, r0, sl, lsr #32
  e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e8:	100e4101 	andne	r4, lr, r1, lsl #2
  ec:	00070d41 	andeq	r0, r7, r1, asr #26
  f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  fc:	00000038 	andeq	r0, r0, r8, lsr r0
 100:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 104:	180e4101 	stmdane	lr, {r0, r8, lr}
 108:	00070d41 	andeq	r0, r7, r1, asr #26
 10c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 118:	0000002a 	andeq	r0, r0, sl, lsr #32
 11c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 120:	100e4101 	andne	r4, lr, r1, lsl #2
 124:	00070d41 	andeq	r0, r7, r1, asr #26
 128:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 134:	00000038 	andeq	r0, r0, r8, lsr r0
 138:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 13c:	180e4101 	stmdane	lr, {r0, r8, lr}
 140:	00070d41 	andeq	r0, r7, r1, asr #26
 144:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 150:	0000002a 	andeq	r0, r0, sl, lsr #32
 154:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 158:	100e4101 	andne	r4, lr, r1, lsl #2
 15c:	00070d41 	andeq	r0, r7, r1, asr #26
 160:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 16c:	0000002a 	andeq	r0, r0, sl, lsr #32
 170:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 174:	100e4101 	andne	r4, lr, r1, lsl #2
 178:	00070d41 	andeq	r0, r7, r1, asr #26
 17c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 188:	00000038 	andeq	r0, r0, r8, lsr r0
 18c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 190:	180e4101 	stmdane	lr, {r0, r8, lr}
 194:	00070d41 	andeq	r0, r7, r1, asr #26
 198:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1a4:	0000002a 	andeq	r0, r0, sl, lsr #32
 1a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1ac:	100e4101 	andne	r4, lr, r1, lsl #2
 1b0:	00070d41 	andeq	r0, r7, r1, asr #26
 1b4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1c0:	00000080 	andeq	r0, r0, r0, lsl #1
 1c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1c8:	41018e02 	tstmi	r1, r2, lsl #28
 1cc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 1d0:	00000007 	andeq	r0, r0, r7
 1d4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1e0:	0000007a 	andeq	r0, r0, sl, ror r0
 1e4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1e8:	41018e02 	tstmi	r1, r2, lsl #28
 1ec:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1f0:	00000007 	andeq	r0, r0, r7
 1f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 200:	00000024 	andeq	r0, r0, r4, lsr #32
 204:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 208:	100e4101 	andne	r4, lr, r1, lsl #2
 20c:	00070d41 	andeq	r0, r7, r1, asr #26
 210:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 21c:	00000026 	andeq	r0, r0, r6, lsr #32
 220:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 224:	100e4101 	andne	r4, lr, r1, lsl #2
 228:	00070d41 	andeq	r0, r7, r1, asr #26
 22c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 238:	0000002c 	andeq	r0, r0, ip, lsr #32
 23c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 240:	100e4101 	andne	r4, lr, r1, lsl #2
 244:	00070d41 	andeq	r0, r7, r1, asr #26
 248:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 254:	0000001c 	andeq	r0, r0, ip, lsl r0
 258:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 25c:	100e4101 	andne	r4, lr, r1, lsl #2
 260:	00070d41 	andeq	r0, r7, r1, asr #26
 264:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 270:	0000001c 	andeq	r0, r0, ip, lsl r0
 274:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 278:	100e4101 	andne	r4, lr, r1, lsl #2
 27c:	00070d41 	andeq	r0, r7, r1, asr #26
 280:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 28c:	0000001a 	andeq	r0, r0, sl, lsl r0
 290:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 294:	100e4101 	andne	r4, lr, r1, lsl #2
 298:	00070d41 	andeq	r0, r7, r1, asr #26

uart.o:     file format elf32-littlearm


Disassembly of section .rodata.g_ppulUARTIntMap:

00000000 <g_ppulUARTIntMap>:
   0:	4000c000 	andmi	ip, r0, r0
   4:	00000015 	andeq	r0, r0, r5, lsl r0
   8:	4000d000 	andmi	sp, r0, r0
   c:	00000016 	andeq	r0, r0, r6, lsl r0

Disassembly of section .text.UARTIntNumberGet:

00000000 <UARTIntNumberGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	2300      	movs	r3, #0
   a:	60fb      	str	r3, [r7, #12]
   c:	e015      	b.n	3a <UARTIntNumberGet+0x3a>
   e:	f240 0300 	movw	r3, #0
  12:	f2c0 0300 	movt	r3, #0
  16:	68fa      	ldr	r2, [r7, #12]
  18:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	429a      	cmp	r2, r3
  20:	d108      	bne.n	34 <UARTIntNumberGet+0x34>
  22:	f240 0200 	movw	r2, #0
  26:	f2c0 0200 	movt	r2, #0
  2a:	68fb      	ldr	r3, [r7, #12]
  2c:	00db      	lsls	r3, r3, #3
  2e:	4413      	add	r3, r2
  30:	685b      	ldr	r3, [r3, #4]
  32:	e007      	b.n	44 <UARTIntNumberGet+0x44>
  34:	68fb      	ldr	r3, [r7, #12]
  36:	3301      	adds	r3, #1
  38:	60fb      	str	r3, [r7, #12]
  3a:	68fb      	ldr	r3, [r7, #12]
  3c:	2b01      	cmp	r3, #1
  3e:	d9e6      	bls.n	e <UARTIntNumberGet+0xe>
  40:	f04f 33ff 	mov.w	r3, #4294967295
  44:	4618      	mov	r0, r3
  46:	3714      	adds	r7, #20
  48:	46bd      	mov	sp, r7
  4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  4e:	4770      	bx	lr

Disassembly of section .text.UARTParityModeSet:

00000000 <UARTParityModeSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	332c      	adds	r3, #44	; 0x2c
   e:	687a      	ldr	r2, [r7, #4]
  10:	322c      	adds	r2, #44	; 0x2c
  12:	6812      	ldr	r2, [r2, #0]
  14:	f022 0186 	bic.w	r1, r2, #134	; 0x86
  18:	683a      	ldr	r2, [r7, #0]
  1a:	430a      	orrs	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.UARTParityModeGet:

00000000 <UARTParityModeGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	332c      	adds	r3, #44	; 0x2c
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0386 	and.w	r3, r3, #134	; 0x86
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.UARTFIFOLevelSet:

00000000 <UARTFIFOLevelSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	3334      	adds	r3, #52	; 0x34
  10:	68b9      	ldr	r1, [r7, #8]
  12:	687a      	ldr	r2, [r7, #4]
  14:	430a      	orrs	r2, r1
  16:	601a      	str	r2, [r3, #0]
  18:	3714      	adds	r7, #20
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.UARTFIFOLevelGet:

00000000 <UARTFIFOLevelGet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	68fb      	ldr	r3, [r7, #12]
   e:	3334      	adds	r3, #52	; 0x34
  10:	681b      	ldr	r3, [r3, #0]
  12:	617b      	str	r3, [r7, #20]
  14:	697b      	ldr	r3, [r7, #20]
  16:	f003 0207 	and.w	r2, r3, #7
  1a:	68bb      	ldr	r3, [r7, #8]
  1c:	601a      	str	r2, [r3, #0]
  1e:	697b      	ldr	r3, [r7, #20]
  20:	f003 0238 	and.w	r2, r3, #56	; 0x38
  24:	687b      	ldr	r3, [r7, #4]
  26:	601a      	str	r2, [r3, #0]
  28:	371c      	adds	r7, #28
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.UARTConfigSetExpClk:

00000000 <UARTConfigSetExpClk>:
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68f8      	ldr	r0, [r7, #12]
  10:	f7ff fffe 	bl	0 <UARTConfigSetExpClk>
  14:	687b      	ldr	r3, [r7, #4]
  16:	011a      	lsls	r2, r3, #4
  18:	68bb      	ldr	r3, [r7, #8]
  1a:	429a      	cmp	r2, r3
  1c:	d90b      	bls.n	36 <UARTConfigSetExpClk+0x36>
  1e:	68fb      	ldr	r3, [r7, #12]
  20:	3330      	adds	r3, #48	; 0x30
  22:	68fa      	ldr	r2, [r7, #12]
  24:	3230      	adds	r2, #48	; 0x30
  26:	6812      	ldr	r2, [r2, #0]
  28:	f042 0220 	orr.w	r2, r2, #32
  2c:	601a      	str	r2, [r3, #0]
  2e:	687b      	ldr	r3, [r7, #4]
  30:	085b      	lsrs	r3, r3, #1
  32:	607b      	str	r3, [r7, #4]
  34:	e007      	b.n	46 <UARTConfigSetExpClk+0x46>
  36:	68fb      	ldr	r3, [r7, #12]
  38:	3330      	adds	r3, #48	; 0x30
  3a:	68fa      	ldr	r2, [r7, #12]
  3c:	3230      	adds	r2, #48	; 0x30
  3e:	6812      	ldr	r2, [r2, #0]
  40:	f022 0220 	bic.w	r2, r2, #32
  44:	601a      	str	r2, [r3, #0]
  46:	68bb      	ldr	r3, [r7, #8]
  48:	00da      	lsls	r2, r3, #3
  4a:	687b      	ldr	r3, [r7, #4]
  4c:	fbb2 f3f3 	udiv	r3, r2, r3
  50:	3301      	adds	r3, #1
  52:	085b      	lsrs	r3, r3, #1
  54:	617b      	str	r3, [r7, #20]
  56:	68fb      	ldr	r3, [r7, #12]
  58:	3324      	adds	r3, #36	; 0x24
  5a:	697a      	ldr	r2, [r7, #20]
  5c:	0992      	lsrs	r2, r2, #6
  5e:	601a      	str	r2, [r3, #0]
  60:	68fb      	ldr	r3, [r7, #12]
  62:	3328      	adds	r3, #40	; 0x28
  64:	697a      	ldr	r2, [r7, #20]
  66:	f002 023f 	and.w	r2, r2, #63	; 0x3f
  6a:	601a      	str	r2, [r3, #0]
  6c:	68fb      	ldr	r3, [r7, #12]
  6e:	332c      	adds	r3, #44	; 0x2c
  70:	683a      	ldr	r2, [r7, #0]
  72:	601a      	str	r2, [r3, #0]
  74:	68fb      	ldr	r3, [r7, #12]
  76:	3318      	adds	r3, #24
  78:	2200      	movs	r2, #0
  7a:	601a      	str	r2, [r3, #0]
  7c:	68f8      	ldr	r0, [r7, #12]
  7e:	f7ff fffe 	bl	0 <UARTConfigSetExpClk>
  82:	3718      	adds	r7, #24
  84:	46bd      	mov	sp, r7
  86:	bd80      	pop	{r7, pc}

Disassembly of section .text.UARTConfigGetExpClk:

00000000 <UARTConfigGetExpClk>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	3324      	adds	r3, #36	; 0x24
  12:	681b      	ldr	r3, [r3, #0]
  14:	617b      	str	r3, [r7, #20]
  16:	68fb      	ldr	r3, [r7, #12]
  18:	3328      	adds	r3, #40	; 0x28
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	613b      	str	r3, [r7, #16]
  1e:	68bb      	ldr	r3, [r7, #8]
  20:	009a      	lsls	r2, r3, #2
  22:	697b      	ldr	r3, [r7, #20]
  24:	0199      	lsls	r1, r3, #6
  26:	693b      	ldr	r3, [r7, #16]
  28:	440b      	add	r3, r1
  2a:	fbb2 f2f3 	udiv	r2, r2, r3
  2e:	687b      	ldr	r3, [r7, #4]
  30:	601a      	str	r2, [r3, #0]
  32:	68fb      	ldr	r3, [r7, #12]
  34:	3330      	adds	r3, #48	; 0x30
  36:	681b      	ldr	r3, [r3, #0]
  38:	f003 0320 	and.w	r3, r3, #32
  3c:	2b00      	cmp	r3, #0
  3e:	d004      	beq.n	4a <UARTConfigGetExpClk+0x4a>
  40:	687b      	ldr	r3, [r7, #4]
  42:	681b      	ldr	r3, [r3, #0]
  44:	005a      	lsls	r2, r3, #1
  46:	687b      	ldr	r3, [r7, #4]
  48:	601a      	str	r2, [r3, #0]
  4a:	68fb      	ldr	r3, [r7, #12]
  4c:	332c      	adds	r3, #44	; 0x2c
  4e:	681b      	ldr	r3, [r3, #0]
  50:	f003 02ee 	and.w	r2, r3, #238	; 0xee
  54:	683b      	ldr	r3, [r7, #0]
  56:	601a      	str	r2, [r3, #0]
  58:	371c      	adds	r7, #28
  5a:	46bd      	mov	sp, r7
  5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  60:	4770      	bx	lr
  62:	bf00      	nop

Disassembly of section .text.UARTEnable:

00000000 <UARTEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	332c      	adds	r3, #44	; 0x2c
   c:	687a      	ldr	r2, [r7, #4]
   e:	322c      	adds	r2, #44	; 0x2c
  10:	6812      	ldr	r2, [r2, #0]
  12:	f042 0210 	orr.w	r2, r2, #16
  16:	601a      	str	r2, [r3, #0]
  18:	687b      	ldr	r3, [r7, #4]
  1a:	3330      	adds	r3, #48	; 0x30
  1c:	461a      	mov	r2, r3
  1e:	687b      	ldr	r3, [r7, #4]
  20:	3330      	adds	r3, #48	; 0x30
  22:	681b      	ldr	r3, [r3, #0]
  24:	f443 7340 	orr.w	r3, r3, #768	; 0x300
  28:	f043 0301 	orr.w	r3, r3, #1
  2c:	6013      	str	r3, [r2, #0]
  2e:	370c      	adds	r7, #12
  30:	46bd      	mov	sp, r7
  32:	f85d 7b04 	ldr.w	r7, [sp], #4
  36:	4770      	bx	lr

Disassembly of section .text.UARTDisable:

00000000 <UARTDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	bf00      	nop
   a:	687b      	ldr	r3, [r7, #4]
   c:	3318      	adds	r3, #24
   e:	681b      	ldr	r3, [r3, #0]
  10:	f003 0308 	and.w	r3, r3, #8
  14:	2b00      	cmp	r3, #0
  16:	d1f8      	bne.n	a <UARTDisable+0xa>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	332c      	adds	r3, #44	; 0x2c
  1c:	687a      	ldr	r2, [r7, #4]
  1e:	322c      	adds	r2, #44	; 0x2c
  20:	6812      	ldr	r2, [r2, #0]
  22:	f022 0210 	bic.w	r2, r2, #16
  26:	601a      	str	r2, [r3, #0]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	3330      	adds	r3, #48	; 0x30
  2c:	461a      	mov	r2, r3
  2e:	687b      	ldr	r3, [r7, #4]
  30:	3330      	adds	r3, #48	; 0x30
  32:	681b      	ldr	r3, [r3, #0]
  34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  38:	f023 0301 	bic.w	r3, r3, #1
  3c:	6013      	str	r3, [r2, #0]
  3e:	370c      	adds	r7, #12
  40:	46bd      	mov	sp, r7
  42:	f85d 7b04 	ldr.w	r7, [sp], #4
  46:	4770      	bx	lr

Disassembly of section .text.UARTFIFOEnable:

00000000 <UARTFIFOEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	332c      	adds	r3, #44	; 0x2c
   c:	687a      	ldr	r2, [r7, #4]
   e:	322c      	adds	r2, #44	; 0x2c
  10:	6812      	ldr	r2, [r2, #0]
  12:	f042 0210 	orr.w	r2, r2, #16
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.UARTFIFODisable:

00000000 <UARTFIFODisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	332c      	adds	r3, #44	; 0x2c
   c:	687a      	ldr	r2, [r7, #4]
   e:	322c      	adds	r2, #44	; 0x2c
  10:	6812      	ldr	r2, [r2, #0]
  12:	f022 0210 	bic.w	r2, r2, #16
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.UARTModemControlSet:

00000000 <UARTModemControlSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3330      	adds	r3, #48	; 0x30
   e:	681b      	ldr	r3, [r3, #0]
  10:	60fb      	str	r3, [r7, #12]
  12:	683b      	ldr	r3, [r7, #0]
  14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  18:	68fa      	ldr	r2, [r7, #12]
  1a:	4313      	orrs	r3, r2
  1c:	60fb      	str	r3, [r7, #12]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	3330      	adds	r3, #48	; 0x30
  22:	68fa      	ldr	r2, [r7, #12]
  24:	601a      	str	r2, [r3, #0]
  26:	3714      	adds	r7, #20
  28:	46bd      	mov	sp, r7
  2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  2e:	4770      	bx	lr

Disassembly of section .text.UARTModemControlClear:

00000000 <UARTModemControlClear>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3330      	adds	r3, #48	; 0x30
   e:	681b      	ldr	r3, [r3, #0]
  10:	60fb      	str	r3, [r7, #12]
  12:	683b      	ldr	r3, [r7, #0]
  14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  18:	43db      	mvns	r3, r3
  1a:	68fa      	ldr	r2, [r7, #12]
  1c:	4013      	ands	r3, r2
  1e:	60fb      	str	r3, [r7, #12]
  20:	687b      	ldr	r3, [r7, #4]
  22:	3330      	adds	r3, #48	; 0x30
  24:	68fa      	ldr	r2, [r7, #12]
  26:	601a      	str	r2, [r3, #0]
  28:	3714      	adds	r7, #20
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.UARTModemControlGet:

00000000 <UARTModemControlGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3330      	adds	r3, #48	; 0x30
   c:	681b      	ldr	r3, [r3, #0]
   e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.UARTModemStatusGet:

00000000 <UARTModemStatusGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3318      	adds	r3, #24
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0301 	and.w	r3, r3, #1
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.UARTFlowControlSet:

00000000 <UARTFlowControlSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3330      	adds	r3, #48	; 0x30
   e:	687a      	ldr	r2, [r7, #4]
  10:	3230      	adds	r2, #48	; 0x30
  12:	6812      	ldr	r2, [r2, #0]
  14:	f422 4140 	bic.w	r1, r2, #49152	; 0xc000
  18:	683a      	ldr	r2, [r7, #0]
  1a:	430a      	orrs	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.UARTFlowControlGet:

00000000 <UARTFlowControlGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3330      	adds	r3, #48	; 0x30
   c:	681b      	ldr	r3, [r3, #0]
   e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.UARTTxIntModeSet:

00000000 <UARTTxIntModeSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3330      	adds	r3, #48	; 0x30
   e:	687a      	ldr	r2, [r7, #4]
  10:	3230      	adds	r2, #48	; 0x30
  12:	6812      	ldr	r2, [r2, #0]
  14:	f022 0110 	bic.w	r1, r2, #16
  18:	683a      	ldr	r2, [r7, #0]
  1a:	430a      	orrs	r2, r1
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.UARTTxIntModeGet:

00000000 <UARTTxIntModeGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3330      	adds	r3, #48	; 0x30
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0310 	and.w	r3, r3, #16
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.UARTCharsAvail:

00000000 <UARTCharsAvail>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3318      	adds	r3, #24
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0310 	and.w	r3, r3, #16
  12:	2b00      	cmp	r3, #0
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	b2db      	uxtb	r3, r3
  1c:	4618      	mov	r0, r3
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.UARTSpaceAvail:

00000000 <UARTSpaceAvail>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3318      	adds	r3, #24
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0320 	and.w	r3, r3, #32
  12:	2b00      	cmp	r3, #0
  14:	bf14      	ite	ne
  16:	2300      	movne	r3, #0
  18:	2301      	moveq	r3, #1
  1a:	b2db      	uxtb	r3, r3
  1c:	4618      	mov	r0, r3
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.UARTCharGetNonBlocking:

00000000 <UARTCharGetNonBlocking>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3318      	adds	r3, #24
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0310 	and.w	r3, r3, #16
  12:	2b00      	cmp	r3, #0
  14:	d102      	bne.n	1c <UARTCharGetNonBlocking+0x1c>
  16:	687b      	ldr	r3, [r7, #4]
  18:	681b      	ldr	r3, [r3, #0]
  1a:	e001      	b.n	20 <UARTCharGetNonBlocking+0x20>
  1c:	f04f 33ff 	mov.w	r3, #4294967295
  20:	4618      	mov	r0, r3
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.UARTCharGet:

00000000 <UARTCharGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	bf00      	nop
   a:	687b      	ldr	r3, [r7, #4]
   c:	3318      	adds	r3, #24
   e:	681b      	ldr	r3, [r3, #0]
  10:	f003 0310 	and.w	r3, r3, #16
  14:	2b00      	cmp	r3, #0
  16:	d1f8      	bne.n	a <UARTCharGet+0xa>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	4618      	mov	r0, r3
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.UARTCharPutNonBlocking:

00000000 <UARTCharPutNonBlocking>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	3318      	adds	r3, #24
  10:	681b      	ldr	r3, [r3, #0]
  12:	f003 0320 	and.w	r3, r3, #32
  16:	2b00      	cmp	r3, #0
  18:	d104      	bne.n	24 <UARTCharPutNonBlocking+0x24>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	78fa      	ldrb	r2, [r7, #3]
  1e:	601a      	str	r2, [r3, #0]
  20:	2301      	movs	r3, #1
  22:	e000      	b.n	26 <UARTCharPutNonBlocking+0x26>
  24:	2300      	movs	r3, #0
  26:	4618      	mov	r0, r3
  28:	370c      	adds	r7, #12
  2a:	46bd      	mov	sp, r7
  2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.UARTCharPut:

00000000 <UARTCharPut>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	bf00      	nop
   e:	687b      	ldr	r3, [r7, #4]
  10:	3318      	adds	r3, #24
  12:	681b      	ldr	r3, [r3, #0]
  14:	f003 0320 	and.w	r3, r3, #32
  18:	2b00      	cmp	r3, #0
  1a:	d1f8      	bne.n	e <UARTCharPut+0xe>
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	78fa      	ldrb	r2, [r7, #3]
  20:	601a      	str	r2, [r3, #0]
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.UARTBreakCtl:

00000000 <UARTBreakCtl>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	687b      	ldr	r3, [r7, #4]
   e:	332c      	adds	r3, #44	; 0x2c
  10:	461a      	mov	r2, r3
  12:	78fb      	ldrb	r3, [r7, #3]
  14:	2b00      	cmp	r3, #0
  16:	d005      	beq.n	24 <UARTBreakCtl+0x24>
  18:	687b      	ldr	r3, [r7, #4]
  1a:	332c      	adds	r3, #44	; 0x2c
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	f043 0301 	orr.w	r3, r3, #1
  22:	e004      	b.n	2e <UARTBreakCtl+0x2e>
  24:	687b      	ldr	r3, [r7, #4]
  26:	332c      	adds	r3, #44	; 0x2c
  28:	681b      	ldr	r3, [r3, #0]
  2a:	f023 0301 	bic.w	r3, r3, #1
  2e:	6013      	str	r3, [r2, #0]
  30:	370c      	adds	r7, #12
  32:	46bd      	mov	sp, r7
  34:	f85d 7b04 	ldr.w	r7, [sp], #4
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .text.UARTBusy:

00000000 <UARTBusy>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3318      	adds	r3, #24
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 0308 	and.w	r3, r3, #8
  12:	2b00      	cmp	r3, #0
  14:	bf0c      	ite	eq
  16:	2300      	moveq	r3, #0
  18:	2301      	movne	r3, #1
  1a:	b2db      	uxtb	r3, r3
  1c:	4618      	mov	r0, r3
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.UARTIntRegister:

00000000 <UARTIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	f7ff fffe 	bl	0 <UARTIntRegister>
  10:	4603      	mov	r3, r0
  12:	60fb      	str	r3, [r7, #12]
  14:	68f8      	ldr	r0, [r7, #12]
  16:	6839      	ldr	r1, [r7, #0]
  18:	f7ff fffe 	bl	0 <IntRegister>
  1c:	68f8      	ldr	r0, [r7, #12]
  1e:	f7ff fffe 	bl	0 <IntEnable>
  22:	3710      	adds	r7, #16
  24:	46bd      	mov	sp, r7
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text.UARTIntUnregister:

00000000 <UARTIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6878      	ldr	r0, [r7, #4]
   a:	f7ff fffe 	bl	0 <UARTIntUnregister>
   e:	4603      	mov	r3, r0
  10:	60fb      	str	r3, [r7, #12]
  12:	68f8      	ldr	r0, [r7, #12]
  14:	f7ff fffe 	bl	0 <IntDisable>
  18:	68f8      	ldr	r0, [r7, #12]
  1a:	f7ff fffe 	bl	0 <IntUnregister>
  1e:	3710      	adds	r7, #16
  20:	46bd      	mov	sp, r7
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text.UARTIntEnable:

00000000 <UARTIntEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3338      	adds	r3, #56	; 0x38
   e:	687a      	ldr	r2, [r7, #4]
  10:	3238      	adds	r2, #56	; 0x38
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	430a      	orrs	r2, r1
  18:	601a      	str	r2, [r3, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.UARTIntDisable:

00000000 <UARTIntDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3338      	adds	r3, #56	; 0x38
   e:	687a      	ldr	r2, [r7, #4]
  10:	3238      	adds	r2, #56	; 0x38
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	43d2      	mvns	r2, r2
  18:	400a      	ands	r2, r1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.UARTIntStatus:

00000000 <UARTIntStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d003      	beq.n	1a <UARTIntStatus+0x1a>
  12:	687b      	ldr	r3, [r7, #4]
  14:	3340      	adds	r3, #64	; 0x40
  16:	681b      	ldr	r3, [r3, #0]
  18:	e002      	b.n	20 <UARTIntStatus+0x20>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	333c      	adds	r3, #60	; 0x3c
  1e:	681b      	ldr	r3, [r3, #0]
  20:	4618      	mov	r0, r3
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.UARTIntClear:

00000000 <UARTIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3344      	adds	r3, #68	; 0x44
   e:	683a      	ldr	r2, [r7, #0]
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.UARTDMAEnable:

00000000 <UARTDMAEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3348      	adds	r3, #72	; 0x48
   e:	687a      	ldr	r2, [r7, #4]
  10:	3248      	adds	r2, #72	; 0x48
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	430a      	orrs	r2, r1
  18:	601a      	str	r2, [r3, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.UARTDMADisable:

00000000 <UARTDMADisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	3348      	adds	r3, #72	; 0x48
   e:	687a      	ldr	r2, [r7, #4]
  10:	3248      	adds	r2, #72	; 0x48
  12:	6811      	ldr	r1, [r2, #0]
  14:	683a      	ldr	r2, [r7, #0]
  16:	43d2      	mvns	r2, r2
  18:	400a      	ands	r2, r1
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.UARTRxErrorGet:

00000000 <UARTRxErrorGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3304      	adds	r3, #4
   c:	681b      	ldr	r3, [r3, #0]
   e:	f003 030f 	and.w	r3, r3, #15
  12:	4618      	mov	r0, r3
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.UARTRxErrorClear:

00000000 <UARTRxErrorClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3304      	adds	r3, #4
   c:	2200      	movs	r2, #0
   e:	601a      	str	r2, [r3, #0]
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000082a 	andeq	r0, r0, sl, lsr #16
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
  10:	0000b901 	andeq	fp, r0, r1, lsl #18
  14:	0002b900 	andeq	fp, r2, r0, lsl #18
	...
  24:	028e0200 	addeq	r0, lr, #0, 4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	e6080103 	str	r0, [r8], -r3, lsl #2
  34:	04000000 	streq	r0, [r0], #-0
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	00010a07 	andeq	r0, r1, r7, lsl #20
  44:	03d90600 	bicseq	r0, r9, #0, 12
  48:	65010000 	strvs	r0, [r1, #-0]
  4c:	0000007b 	andeq	r0, r0, fp, ror r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	007b9c01 	rsbseq	r9, fp, r1, lsl #24
  5c:	b4070000 	strlt	r0, [r7], #-0
  60:	01000001 	tsteq	r0, r1
  64:	00003e65 	andeq	r3, r0, r5, ror #28
  68:	6c910200 	lfmvs	f0, 4, [r1], {0}
  6c:	0000e008 	andeq	lr, r0, r8
  70:	3e670100 	powccs	f0, f7, f0
  74:	02000000 	andeq	r0, r0, #0
  78:	03007491 	movweq	r7, #1169	; 0x491
  7c:	038b0504 	orreq	r0, fp, #4, 10	; 0x1000000
  80:	26090000 	strcs	r0, [r9], -r0
  84:	01000001 	tsteq	r0, r1
  88:	00000094 	muleq	r0, r4, r0
  8c:	00002800 	andeq	r2, r0, r0, lsl #16
  90:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
  94:	07000000 	streq	r0, [r0, -r0]
  98:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  9c:	003e9401 	eorseq	r9, lr, r1, lsl #8
  a0:	91020000 	mrsls	r0, (UNDEF: 2)
  a4:	03040774 	movweq	r0, #18292	; 0x4774
  a8:	94010000 	strls	r0, [r1], #-0
  ac:	0000003e 	andeq	r0, r0, lr, lsr r0
  b0:	00709102 	rsbseq	r9, r0, r2, lsl #2
  b4:	0000c30a 	andeq	ip, r0, sl, lsl #6
  b8:	3eb70100 	frdccs	f0, f7, f0
  bc:	00000000 	andeq	r0, r0, r0
  c0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	0000dc9c 	muleq	r0, ip, ip
  cc:	01b40700 			; <UNDEFINED> instruction: 0x01b40700
  d0:	b7010000 	strlt	r0, [r1, -r0]
  d4:	0000003e 	andeq	r0, r0, lr, lsr r0
  d8:	00749102 	rsbseq	r9, r4, r2, lsl #2
  dc:	0003c809 	andeq	ip, r3, r9, lsl #16
  e0:	00d80100 	sbcseq	r0, r8, r0, lsl #2
  e4:	22000000 	andcs	r0, r0, #0
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00011c9c 	muleq	r1, ip, ip
  f0:	01b40700 			; <UNDEFINED> instruction: 0x01b40700
  f4:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
  f8:	0000003e 	andeq	r0, r0, lr, lsr r0
  fc:	07749102 	ldrbeq	r9, [r4, -r2, lsl #2]!
 100:	0000002b 	andeq	r0, r0, fp, lsr #32
 104:	003ed801 	eorseq	sp, lr, r1, lsl #16
 108:	91020000 	mrsls	r0, (UNDEF: 2)
 10c:	03810770 	orreq	r0, r1, #112, 14	; 0x1c00000
 110:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
 114:	0000003e 	andeq	r0, r0, lr, lsr r0
 118:	006c9102 	rsbeq	r9, ip, r2, lsl #2
 11c:	00031c0b 	andeq	r1, r3, fp, lsl #24
 120:	01030100 	mrseq	r0, (UNDEF: 19)
 124:	00000000 	andeq	r0, r0, r0
 128:	00000032 	andeq	r0, r0, r2, lsr r0
 12c:	016f9c01 	cmneq	pc, r1, lsl #24
 130:	b40c0000 	strlt	r0, [ip], #-0
 134:	01000001 	tsteq	r0, r1
 138:	003e0103 	eorseq	r0, lr, r3, lsl #2
 13c:	91020000 	mrsls	r0, (UNDEF: 2)
 140:	00ae0c6c 	adceq	r0, lr, ip, ror #24
 144:	03010000 	movweq	r0, #4096	; 0x1000
 148:	00016f01 	andeq	r6, r1, r1, lsl #30
 14c:	68910200 	ldmvs	r1, {r9}
 150:	0000000c 	andeq	r0, r0, ip
 154:	01040100 	mrseq	r0, (UNDEF: 20)
 158:	0000016f 	andeq	r0, r0, pc, ror #2
 15c:	0d649102 	stfeqp	f1, [r4, #-8]!
 160:	00000263 	andeq	r0, r0, r3, ror #4
 164:	3e010601 	cfmadd32cc	mvax0, mvfx0, mvfx1, mvfx1
 168:	02000000 	andeq	r0, r0, #0
 16c:	05007491 	streq	r7, [r0, #-1169]	; 0x491
 170:	00003e04 	andeq	r3, r0, r4, lsl #28
 174:	02e90e00 	rsceq	r0, r9, #0, 28
 178:	3b010000 	blcc	40180 <g_ppulUARTIntMap+0x40180>
 17c:	00000001 	andeq	r0, r0, r1
 180:	00008800 	andeq	r8, r0, r0, lsl #16
 184:	d79c0100 	ldrle	r0, [ip, r0, lsl #2]
 188:	0c000001 	stceq	0, cr0, [r0], {1}
 18c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 190:	3e013b01 	vmlacc.f64	d3, d1, d1
 194:	02000000 	andeq	r0, r0, #0
 198:	970c6c91 			; <UNDEFINED> instruction: 0x970c6c91
 19c:	01000002 	tsteq	r0, r2
 1a0:	003e013b 	eorseq	r0, lr, fp, lsr r1
 1a4:	91020000 	mrsls	r0, (UNDEF: 2)
 1a8:	02130c68 	andseq	r0, r3, #104, 24	; 0x6800
 1ac:	3c010000 	stccc	0, cr0, [r1], {-0}
 1b0:	00003e01 	andeq	r3, r0, r1, lsl #28
 1b4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 1b8:	0000960c 	andeq	r9, r0, ip, lsl #12
 1bc:	013c0100 	teqeq	ip, r0, lsl #2
 1c0:	0000003e 	andeq	r0, r0, lr, lsr r0
 1c4:	0d609102 	stfeqp	f1, [r0, #-8]!
 1c8:	00000090 	muleq	r0, r0, r0
 1cc:	3e013e01 	cdpcc	14, 0, cr3, cr1, cr1, {0}
 1d0:	02000000 	andeq	r0, r0, #0
 1d4:	0b007491 	bleq	1d420 <g_ppulUARTIntMap+0x1d420>
 1d8:	00000048 	andeq	r0, r0, r8, asr #32
 1dc:	00019901 	andeq	r9, r1, r1, lsl #18
 1e0:	62000000 	andvs	r0, r0, #0
 1e4:	01000000 	mrseq	r0, (UNDEF: 0)
 1e8:	0002489c 	muleq	r2, ip, r8
 1ec:	01b40c00 			; <UNDEFINED> instruction: 0x01b40c00
 1f0:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
 1f4:	00003e01 	andeq	r3, r0, r1, lsl #28
 1f8:	6c910200 	lfmvs	f0, 4, [r1], {0}
 1fc:	0002970c 	andeq	r9, r2, ip, lsl #14
 200:	01990100 	orrseq	r0, r9, r0, lsl #2
 204:	0000003e 	andeq	r0, r0, lr, lsr r0
 208:	0c689102 	stfeqp	f1, [r8], #-8
 20c:	00000174 	andeq	r0, r0, r4, ror r1
 210:	6f019a01 	svcvs	0x00019a01
 214:	02000001 	andeq	r0, r0, #1
 218:	3a0c6491 	bcc	31924c <g_ppulUARTIntMap+0x31924c>
 21c:	01000003 	tsteq	r0, r3
 220:	016f019a 			; <UNDEFINED> instruction: 0x016f019a
 224:	91020000 	mrsls	r0, (UNDEF: 2)
 228:	03340d60 	teqeq	r4, #96, 26	; 0x1800
 22c:	9c010000 	stcls	0, cr0, [r1], {-0}
 230:	00003e01 	andeq	r3, r0, r1, lsl #28
 234:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 238:	0002fd0d 	andeq	pc, r2, sp, lsl #26
 23c:	019c0100 	orrseq	r0, ip, r0, lsl #2
 240:	0000003e 	andeq	r0, r0, lr, lsr r0
 244:	00709102 	rsbseq	r9, r0, r2, lsl #2
 248:	0000d50b 	andeq	sp, r0, fp, lsl #10
 24c:	01cb0100 	biceq	r0, fp, r0, lsl #2
 250:	00000000 	andeq	r0, r0, r0
 254:	00000038 	andeq	r0, r0, r8, lsr r0
 258:	026e9c01 	rsbeq	r9, lr, #256	; 0x100
 25c:	b40c0000 	strlt	r0, [ip], #-0
 260:	01000001 	tsteq	r0, r1
 264:	003e01cb 	eorseq	r0, lr, fp, asr #3
 268:	91020000 	mrsls	r0, (UNDEF: 2)
 26c:	310b0074 	tstcc	fp, r4, ror r0
 270:	01000002 	tsteq	r0, r2
 274:	000001eb 	andeq	r0, r0, fp, ror #3
 278:	00480000 	subeq	r0, r8, r0
 27c:	9c010000 	stcls	0, cr0, [r1], {-0}
 280:	00000294 	muleq	r0, r4, r2
 284:	0001b40c 	andeq	fp, r1, ip, lsl #8
 288:	01eb0100 	mvneq	r0, r0, lsl #2
 28c:	0000003e 	andeq	r0, r0, lr, lsr r0
 290:	00749102 	rsbseq	r9, r4, r2, lsl #2
 294:	0000f40b 	andeq	pc, r0, fp, lsl #8
 298:	02110100 	andseq	r0, r1, #0, 2
 29c:	00000000 	andeq	r0, r0, r0
 2a0:	00000022 	andeq	r0, r0, r2, lsr #32
 2a4:	02ba9c01 	adcseq	r9, sl, #256	; 0x100
 2a8:	b40c0000 	strlt	r0, [ip], #-0
 2ac:	01000001 	tsteq	r0, r1
 2b0:	003e0211 	eorseq	r0, lr, r1, lsl r2
 2b4:	91020000 	mrsls	r0, (UNDEF: 2)
 2b8:	530b0074 	movwpl	r0, #45172	; 0xb074
 2bc:	01000002 	tsteq	r0, r2
 2c0:	0000022a 	andeq	r0, r0, sl, lsr #4
 2c4:	00220000 	eoreq	r0, r2, r0
 2c8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2cc:	000002e0 	andeq	r0, r0, r0, ror #5
 2d0:	0001b40c 	andeq	fp, r1, ip, lsl #8
 2d4:	022a0100 	eoreq	r0, sl, #0, 2
 2d8:	0000003e 	andeq	r0, r0, lr, lsr r0
 2dc:	00749102 	rsbseq	r9, r4, r2, lsl #2
 2e0:	0001870b 	andeq	r8, r1, fp, lsl #14
 2e4:	024e0100 	subeq	r0, lr, #0, 2
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	00000030 	andeq	r0, r0, r0, lsr r0
 2f0:	03249c01 	teqeq	r4, #256	; 0x100
 2f4:	b40c0000 	strlt	r0, [ip], #-0
 2f8:	01000001 	tsteq	r0, r1
 2fc:	003e024e 	eorseq	r0, lr, lr, asr #4
 300:	91020000 	mrsls	r0, (UNDEF: 2)
 304:	011c0c6c 	tsteq	ip, ip, ror #24
 308:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
 30c:	00003e02 	andeq	r3, r0, r2, lsl #28
 310:	68910200 	ldmvs	r1, {r9}
 314:	0002630d 	andeq	r6, r2, sp, lsl #6
 318:	02500100 	subseq	r0, r0, #0, 2
 31c:	0000003e 	andeq	r0, r0, lr, lsr r0
 320:	00749102 	rsbseq	r9, r4, r2, lsl #2
 324:	00023d0b 	andeq	r3, r2, fp, lsl #26
 328:	02780100 	rsbseq	r0, r8, #0, 2
 32c:	00000000 	andeq	r0, r0, r0
 330:	00000032 	andeq	r0, r0, r2, lsr r0
 334:	03689c01 	cmneq	r8, #256	; 0x100
 338:	b40c0000 	strlt	r0, [ip], #-0
 33c:	01000001 	tsteq	r0, r1
 340:	003e0278 	eorseq	r0, lr, r8, ror r2
 344:	91020000 	mrsls	r0, (UNDEF: 2)
 348:	011c0c6c 	tsteq	ip, ip, ror #24
 34c:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
 350:	00003e02 	andeq	r3, r0, r2, lsl #28
 354:	68910200 	ldmvs	r1, {r9}
 358:	0002630d 	andeq	r6, r2, sp, lsl #6
 35c:	027a0100 	rsbseq	r0, sl, #0, 2
 360:	0000003e 	andeq	r0, r0, lr, lsr r0
 364:	00749102 	rsbseq	r9, r4, r2, lsl #2
 368:	00005c0f 	andeq	r5, r0, pc, lsl #24
 36c:	029b0100 	addseq	r0, fp, #0, 2
 370:	0000003e 	andeq	r0, r0, lr, lsr r0
 374:	00000000 	andeq	r0, r0, r0
 378:	0000001e 	andeq	r0, r0, lr, lsl r0
 37c:	03929c01 	orrseq	r9, r2, #256	; 0x100
 380:	b40c0000 	strlt	r0, [ip], #-0
 384:	01000001 	tsteq	r0, r1
 388:	003e029b 	mlaseq	lr, fp, r2, r0
 38c:	91020000 	mrsls	r0, (UNDEF: 2)
 390:	6a0f0074 	bvs	3c01d8 <g_ppulUARTIntMap+0x3c01d8>
 394:	01000002 	tsteq	r0, r2
 398:	003e02b6 	ldrhteq	r0, [lr], -r6
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	001e0000 	andseq	r0, lr, r0
 3a4:	9c010000 	stcls	0, cr0, [r1], {-0}
 3a8:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 3ac:	0001b40c 	andeq	fp, r1, ip, lsl #8
 3b0:	02b60100 	adcseq	r0, r6, #0, 2
 3b4:	0000003e 	andeq	r0, r0, lr, lsr r0
 3b8:	00749102 	rsbseq	r9, r4, r2, lsl #2
 3bc:	0000350b 	andeq	r3, r0, fp, lsl #10
 3c0:	02db0100 	sbcseq	r0, fp, #0, 2
 3c4:	00000000 	andeq	r0, r0, r0
 3c8:	00000028 	andeq	r0, r0, r8, lsr #32
 3cc:	03f19c01 	mvnseq	r9, #256	; 0x100
 3d0:	b40c0000 	strlt	r0, [ip], #-0
 3d4:	01000001 	tsteq	r0, r1
 3d8:	003e02db 	ldrsbteq	r0, [lr], -fp
 3dc:	91020000 	mrsls	r0, (UNDEF: 2)
 3e0:	032d0c74 	teqeq	sp, #116, 24	; 0x7400
 3e4:	db010000 	blle	403ec <g_ppulUARTIntMap+0x403ec>
 3e8:	00003e02 	andeq	r3, r0, r2, lsl #28
 3ec:	70910200 	addsvc	r0, r1, r0, lsl #4
 3f0:	000b0f00 	andeq	r0, fp, r0, lsl #30
 3f4:	00010000 	andeq	r0, r1, r0
 3f8:	00003e03 	andeq	r3, r0, r3, lsl #28
 3fc:	00000000 	andeq	r0, r0, r0
 400:	00001e00 	andeq	r1, r0, r0, lsl #28
 404:	1b9c0100 	blne	fe70080c <g_ppulUARTIntMap+0xfe70080c>
 408:	0c000004 	stceq	0, cr0, [r0], {4}
 40c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 410:	3e030001 	cdpcc	0, 0, cr0, cr3, cr1, {0}
 414:	02000000 	andeq	r0, r0, #0
 418:	0b007491 	bleq	1d664 <g_ppulUARTIntMap+0x1d664>
 41c:	0000027d 	andeq	r0, r0, sp, ror r2
 420:	00032601 	andeq	r2, r3, r1, lsl #12
 424:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 428:	01000000 	mrseq	r0, (UNDEF: 0)
 42c:	0004509c 	muleq	r4, ip, r0
 430:	01b40c00 			; <UNDEFINED> instruction: 0x01b40c00
 434:	26010000 	strcs	r0, [r1], -r0
 438:	00003e03 	andeq	r3, r0, r3, lsl #28
 43c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 440:	00032d0c 	andeq	r2, r3, ip, lsl #26
 444:	03260100 	teqeq	r6, #0, 2
 448:	0000003e 	andeq	r0, r0, lr, lsr r0
 44c:	00709102 	rsbseq	r9, r0, r2, lsl #2
 450:	0001a30f 	andeq	sl, r1, pc, lsl #6
 454:	034d0100 	movteq	r0, #53504	; 0xd100
 458:	0000003e 	andeq	r0, r0, lr, lsr r0
 45c:	00000000 	andeq	r0, r0, r0
 460:	0000001e 	andeq	r0, r0, lr, lsl r0
 464:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xc01
 468:	b40c0000 	strlt	r0, [ip], #-0
 46c:	01000001 	tsteq	r0, r1
 470:	003e034d 	eorseq	r0, lr, sp, asr #6
 474:	91020000 	mrsls	r0, (UNDEF: 2)
 478:	aa0f0074 	bge	3c01d8 <g_ppulUARTIntMap+0x3c01d8>
 47c:	01000002 	tsteq	r0, r2
 480:	00250369 	eoreq	r0, r5, r9, ror #6
 484:	00000000 	andeq	r0, r0, r0
 488:	00280000 	eoreq	r0, r8, r0
 48c:	9c010000 	stcls	0, cr0, [r1], {-0}
 490:	000004a4 	andeq	r0, r0, r4, lsr #9
 494:	0001b40c 	andeq	fp, r1, ip, lsl #8
 498:	03690100 	cmneq	r9, #0, 2
 49c:	0000003e 	andeq	r0, r0, lr, lsr r0
 4a0:	00749102 	rsbseq	r9, r4, r2, lsl #2
 4a4:	0003ea0f 	andeq	lr, r3, pc, lsl #20
 4a8:	03840100 	orreq	r0, r4, #0, 2
 4ac:	00000025 	andeq	r0, r0, r5, lsr #32
 4b0:	00000000 	andeq	r0, r0, r0
 4b4:	00000028 	andeq	r0, r0, r8, lsr #32
 4b8:	04ce9c01 	strbeq	r9, [lr], #3073	; 0xc01
 4bc:	b40c0000 	strlt	r0, [ip], #-0
 4c0:	01000001 	tsteq	r0, r1
 4c4:	003e0384 	eorseq	r0, lr, r4, lsl #7
 4c8:	91020000 	mrsls	r0, (UNDEF: 2)
 4cc:	6a0f0074 	bvs	3c01d8 <g_ppulUARTIntMap+0x3c01d8>
 4d0:	01000003 	tsteq	r0, r3
 4d4:	007b03a2 	rsbseq	r0, fp, r2, lsr #7
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	002c0000 	eoreq	r0, ip, r0
 4e0:	9c010000 	stcls	0, cr0, [r1], {-0}
 4e4:	000004f8 	strdeq	r0, [r0], -r8
 4e8:	0001b40c 	andeq	fp, r1, ip, lsl #8
 4ec:	03a20100 			; <UNDEFINED> instruction: 0x03a20100
 4f0:	0000003e 	andeq	r0, r0, lr, lsr r0
 4f4:	00749102 	rsbseq	r9, r4, r2, lsl #2
 4f8:	0001460f 	andeq	r4, r1, pc, lsl #12
 4fc:	03cb0100 	biceq	r0, fp, #0, 2
 500:	0000007b 	andeq	r0, r0, fp, ror r0
 504:	00000000 	andeq	r0, r0, r0
 508:	00000028 	andeq	r0, r0, r8, lsr #32
 50c:	05229c01 	streq	r9, [r2, #-3073]!	; 0xc01
 510:	b40c0000 	strlt	r0, [ip], #-0
 514:	01000001 	tsteq	r0, r1
 518:	003e03cb 	eorseq	r0, lr, fp, asr #7
 51c:	91020000 	mrsls	r0, (UNDEF: 2)
 520:	1a0f0074 	bne	3c01d8 <g_ppulUARTIntMap+0x3c01d8>
 524:	01000002 	tsteq	r0, r2
 528:	002503f1 	strdeq	r0, [r5], -r1	; <UNPREDICTABLE>
 52c:	00000000 	andeq	r0, r0, r0
 530:	00320000 	eorseq	r0, r2, r0
 534:	9c010000 	stcls	0, cr0, [r1], {-0}
 538:	0000055b 	andeq	r0, r0, fp, asr r5
 53c:	0001b40c 	andeq	fp, r1, ip, lsl #8
 540:	03f10100 	mvnseq	r0, #0, 2
 544:	0000003e 	andeq	r0, r0, lr, lsr r0
 548:	0c749102 	ldfeqp	f1, [r4], #-8
 54c:	00000103 	andeq	r0, r0, r3, lsl #2
 550:	3003f101 	andcc	pc, r3, r1, lsl #2
 554:	02000000 	andeq	r0, r0, #0
 558:	0b007391 	bleq	1d3a4 <g_ppulUARTIntMap+0x1d3a4>
 55c:	000003f9 	strdeq	r0, [r0], -r9
 560:	00041f01 	andeq	r1, r4, r1, lsl #30
 564:	2c000000 	stccs	0, cr0, [r0], {-0}
 568:	01000000 	mrseq	r0, (UNDEF: 0)
 56c:	0005909c 	muleq	r5, ip, r0
 570:	01b40c00 			; <UNDEFINED> instruction: 0x01b40c00
 574:	1f010000 	svcne	0x00010000
 578:	00003e04 	andeq	r3, r0, r4, lsl #28
 57c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 580:	0001030c 	andeq	r0, r1, ip, lsl #6
 584:	041f0100 	ldreq	r0, [pc], #-256	; 58c <.debug_info+0x58c>
 588:	00000030 	andeq	r0, r0, r0, lsr r0
 58c:	00739102 	rsbseq	r9, r3, r2, lsl #2
 590:	00001e0b 	andeq	r1, r0, fp, lsl #28
 594:	04430100 	strbeq	r0, [r3], #-256	; 0x100
 598:	00000000 	andeq	r0, r0, r0
 59c:	0000003a 	andeq	r0, r0, sl, lsr r0
 5a0:	05c59c01 	strbeq	r9, [r5, #3073]	; 0xc01
 5a4:	b40c0000 	strlt	r0, [ip], #-0
 5a8:	01000001 	tsteq	r0, r1
 5ac:	003e0443 	eorseq	r0, lr, r3, asr #8
 5b0:	91020000 	mrsls	r0, (UNDEF: 2)
 5b4:	03a50c74 			; <UNDEFINED> instruction: 0x03a50c74
 5b8:	43010000 	movwmi	r0, #4096	; 0x1000
 5bc:	00002504 	andeq	r2, r0, r4, lsl #10
 5c0:	73910200 	orrsvc	r0, r1, #0, 4
 5c4:	03b10f00 			; <UNDEFINED> instruction: 0x03b10f00
 5c8:	63010000 	movwvs	r0, #4096	; 0x1000
 5cc:	00002504 	andeq	r2, r0, r4, lsl #10
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00002800 	andeq	r2, r0, r0, lsl #16
 5d8:	ef9c0100 	svc	0x009c0100
 5dc:	0c000005 	stceq	0, cr0, [r0], {5}
 5e0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 5e4:	3e046301 	cdpcc	3, 0, cr6, cr4, cr1, {0}
 5e8:	02000000 	andeq	r0, r0, #0
 5ec:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
 5f0:	00000152 	andeq	r0, r0, r2, asr r1
 5f4:	00048401 	andeq	r8, r4, r1, lsl #8
 5f8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 5fc:	01000000 	mrseq	r0, (UNDEF: 0)
 600:	0006339c 	muleq	r6, ip, r3
 604:	01b40c00 			; <UNDEFINED> instruction: 0x01b40c00
 608:	84010000 	strhi	r0, [r1], #-0
 60c:	00003e04 	andeq	r3, r0, r4, lsl #28
 610:	6c910200 	lfmvs	f0, 4, [r1], {0}
 614:	00017c0c 	andeq	r7, r1, ip, lsl #24
 618:	04840100 	streq	r0, [r4], #256	; 0x100
 61c:	00000038 	andeq	r0, r0, r8, lsr r0
 620:	0d689102 	stfeqp	f1, [r8, #-8]!
 624:	00000334 	andeq	r0, r0, r4, lsr r3
 628:	3e048601 	cfmadd32cc	mvax0, mvfx8, mvfx4, mvfx1
 62c:	02000000 	andeq	r0, r0, #0
 630:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
 634:	00000162 	andeq	r0, r0, r2, ror #2
 638:	0004b501 	andeq	fp, r4, r1, lsl #10
 63c:	24000000 	strcs	r0, [r0], #-0
 640:	01000000 	mrseq	r0, (UNDEF: 0)
 644:	0006689c 	muleq	r6, ip, r8
 648:	01b40c00 			; <UNDEFINED> instruction: 0x01b40c00
 64c:	b5010000 	strlt	r0, [r1, #-0]
 650:	00003e04 	andeq	r3, r0, r4, lsl #28
 654:	6c910200 	lfmvs	f0, 4, [r1], {0}
 658:	0003340d 	andeq	r3, r3, sp, lsl #8
 65c:	04b70100 	ldrteq	r0, [r7], #256	; 0x100
 660:	0000003e 	andeq	r0, r0, lr, lsr r0
 664:	00749102 	rsbseq	r9, r4, r2, lsl #2
 668:	0003440b 	andeq	r4, r3, fp, lsl #8
 66c:	04ed0100 	strbteq	r0, [sp], #256	; 0x100
 670:	00000000 	andeq	r0, r0, r0
 674:	00000024 	andeq	r0, r0, r4, lsr #32
 678:	069d9c01 	ldreq	r9, [sp], r1, lsl #24
 67c:	b40c0000 	strlt	r0, [ip], #-0
 680:	01000001 	tsteq	r0, r1
 684:	003e04ed 	eorseq	r0, lr, sp, ror #9
 688:	91020000 	mrsls	r0, (UNDEF: 2)
 68c:	035f0c74 	cmpeq	pc, #116, 24	; 0x7400
 690:	ed010000 	stc	0, cr0, [r1, #-0]
 694:	00003e04 	andeq	r3, r0, r4, lsl #28
 698:	70910200 	addsvc	r0, r1, r0, lsl #4
 69c:	00700b00 	rsbseq	r0, r0, r0, lsl #22
 6a0:	0c010000 	stceq	0, cr0, [r1], {-0}
 6a4:	00000005 	andeq	r0, r0, r5
 6a8:	00002600 	andeq	r2, r0, r0, lsl #12
 6ac:	d29c0100 	addsle	r0, ip, #0, 2
 6b0:	0c000006 	stceq	0, cr0, [r0], {6}
 6b4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 6b8:	3e050c01 	cdpcc	12, 0, cr0, cr5, cr1, {0}
 6bc:	02000000 	andeq	r0, r0, #0
 6c0:	5f0c7491 	svcpl	0x000c7491
 6c4:	01000003 	tsteq	r0, r3
 6c8:	003e050c 	eorseq	r0, lr, ip, lsl #10
 6cc:	91020000 	mrsls	r0, (UNDEF: 2)
 6d0:	ba0f0070 	blt	3c01c8 <g_ppulUARTIntMap+0x3c01c8>
 6d4:	01000003 	tsteq	r0, r3
 6d8:	003e052a 	eorseq	r0, lr, sl, lsr #10
 6dc:	00000000 	andeq	r0, r0, r0
 6e0:	002c0000 	eoreq	r0, ip, r0
 6e4:	9c010000 	stcls	0, cr0, [r1], {-0}
 6e8:	0000070b 	andeq	r0, r0, fp, lsl #14
 6ec:	0001b40c 	andeq	fp, r1, ip, lsl #8
 6f0:	052a0100 	streq	r0, [sl, #-256]!	; 0x100
 6f4:	0000003e 	andeq	r0, r0, lr, lsr r0
 6f8:	0c749102 	ldfeqp	f1, [r4], #-8
 6fc:	0000019b 	muleq	r0, fp, r1
 700:	25052a01 	strcs	r2, [r5, #-2561]	; 0xa01
 704:	02000000 	andeq	r0, r0, #0
 708:	0b007391 	bleq	1d554 <g_ppulUARTIntMap+0x1d554>
 70c:	00000352 	andeq	r0, r0, r2, asr r3
 710:	00055a01 	andeq	r5, r5, r1, lsl #20
 714:	1c000000 	stcne	0, cr0, [r0], {-0}
 718:	01000000 	mrseq	r0, (UNDEF: 0)
 71c:	0007409c 	muleq	r7, ip, r0
 720:	01b40c00 			; <UNDEFINED> instruction: 0x01b40c00
 724:	5a010000 	bpl	4072c <g_ppulUARTIntMap+0x4072c>
 728:	00003e05 	andeq	r3, r0, r5, lsl #28
 72c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 730:	00035f0c 	andeq	r5, r3, ip, lsl #30
 734:	055a0100 	ldrbeq	r0, [sl, #-256]	; 0x100
 738:	0000003e 	andeq	r0, r0, lr, lsr r0
 73c:	00709102 	rsbseq	r9, r0, r2, lsl #2
 740:	0001380b 	andeq	r3, r1, fp, lsl #16
 744:	057e0100 	ldrbeq	r0, [lr, #-256]!	; 0x100
 748:	00000000 	andeq	r0, r0, r0
 74c:	00000024 	andeq	r0, r0, r4, lsr #32
 750:	07759c01 	ldrbeq	r9, [r5, -r1, lsl #24]!
 754:	b40c0000 	strlt	r0, [ip], #-0
 758:	01000001 	tsteq	r0, r1
 75c:	003e057e 	eorseq	r0, lr, lr, ror r5
 760:	91020000 	mrsls	r0, (UNDEF: 2)
 764:	04050c74 	streq	r0, [r5], #-3188	; 0xc74
 768:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 76c:	00003e05 	andeq	r3, r0, r5, lsl #28
 770:	70910200 	addsvc	r0, r1, r0, lsl #4
 774:	030d0b00 	movweq	r0, #56064	; 0xdb00
 778:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
 77c:	00000005 	andeq	r0, r0, r5
 780:	00002600 	andeq	r2, r0, r0, lsl #12
 784:	aa9c0100 	bge	fe700b8c <g_ppulUARTIntMap+0xfe700b8c>
 788:	0c000007 	stceq	0, cr0, [r0], {7}
 78c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 790:	3e059e01 	cdpcc	14, 0, cr9, cr5, cr1, {0}
 794:	02000000 	andeq	r0, r0, #0
 798:	050c7491 	streq	r7, [ip, #-1169]	; 0x491
 79c:	01000004 	tsteq	r0, r4
 7a0:	003e059e 	mlaseq	lr, lr, r5, r0
 7a4:	91020000 	mrsls	r0, (UNDEF: 2)
 7a8:	9f0f0070 	svcls	0x000f0070
 7ac:	01000000 	mrseq	r0, (UNDEF: 0)
 7b0:	003e05bd 	ldrhteq	r0, [lr], -sp
 7b4:	00000000 	andeq	r0, r0, r0
 7b8:	001e0000 	andseq	r0, lr, r0
 7bc:	9c010000 	stcls	0, cr0, [r1], {-0}
 7c0:	000007d4 	ldrdeq	r0, [r0], -r4
 7c4:	0001b40c 	andeq	fp, r1, ip, lsl #8
 7c8:	05bd0100 	ldreq	r0, [sp, #256]!	; 0x100
 7cc:	0000003e 	andeq	r0, r0, lr, lsr r0
 7d0:	00749102 	rsbseq	r9, r4, r2, lsl #2
 7d4:	00007f0b 	andeq	r7, r0, fp, lsl #30
 7d8:	05d90100 	ldrbeq	r0, [r9, #256]	; 0x100
 7dc:	00000000 	andeq	r0, r0, r0
 7e0:	0000001a 	andeq	r0, r0, sl, lsl r0
 7e4:	07fa9c01 	ldrbeq	r9, [sl, r1, lsl #24]!
 7e8:	b40c0000 	strlt	r0, [ip], #-0
 7ec:	01000001 	tsteq	r0, r1
 7f0:	003e05d9 	ldrsbteq	r0, [lr], -r9
 7f4:	91020000 	mrsls	r0, (UNDEF: 2)
 7f8:	3e100074 	mrccc	0, 0, r0, cr0, cr4, {3}
 7fc:	10000000 	andne	r0, r0, r0
 800:	11000008 	tstne	r0, r8
 804:	00000810 	andeq	r0, r0, r0, lsl r8
 808:	08101101 	ldmdaeq	r0, {r0, r8, ip}
 80c:	00010000 	andeq	r0, r1, r0
 810:	a1070403 	tstge	r7, r3, lsl #8
 814:	08000002 	stmdaeq	r0, {r1}
 818:	00000394 	muleq	r0, r4, r3
 81c:	08283d01 	stmdaeq	r8!, {r0, r8, sl, fp, ip, sp}
 820:	03050000 	movweq	r0, #20480	; 0x5000
 824:	00000000 	andeq	r0, r0, r0
 828:	0007fa12 	andeq	pc, r7, r2, lsl sl	; <UNPREDICTABLE>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <g_ppulUARTIntMap+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <g_ppulUARTIntMap+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e03012e 	adfeqsp	f0, f3, #0.5
  40:	0b3b0b3a 	bleq	ec2d30 <g_ppulUARTIntMap+0xec2d30>
  44:	13491927 	movtne	r1, #39207	; 0x9927
  48:	06120111 			; <UNDEFINED> instruction: 0x06120111
  4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  50:	00130119 	andseq	r0, r3, r9, lsl r1
  54:	00050700 	andeq	r0, r5, r0, lsl #14
  58:	0b3a0e03 	bleq	e8386c <g_ppulUARTIntMap+0xe8386c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	00001802 	andeq	r1, r0, r2, lsl #16
  64:	03003408 	movweq	r3, #1032	; 0x408
  68:	3b0b3a0e 	blcc	2ce8a8 <g_ppulUARTIntMap+0x2ce8a8>
  6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  70:	09000018 	stmdbeq	r0, {r3, r4}
  74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  78:	0b3a0e03 	bleq	e8388c <g_ppulUARTIntMap+0xe8388c>
  7c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  80:	06120111 			; <UNDEFINED> instruction: 0x06120111
  84:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  88:	00130119 	andseq	r0, r3, r9, lsl r1
  8c:	012e0a00 	teqeq	lr, r0, lsl #20
  90:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  94:	0b3b0b3a 	bleq	ec2d84 <g_ppulUARTIntMap+0xec2d84>
  98:	13491927 	movtne	r1, #39207	; 0x9927
  9c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  a4:	00130119 	andseq	r0, r3, r9, lsl r1
  a8:	012e0b00 	teqeq	lr, r0, lsl #22
  ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  b4:	01111927 	tsteq	r1, r7, lsr #18
  b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  bc:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c0:	0c000013 	stceq	0, cr0, [r0], {19}
  c4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  cc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  d0:	340d0000 	strcc	r0, [sp], #-0
  d4:	3a0e0300 	bcc	380cdc <g_ppulUARTIntMap+0x380cdc>
  d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  dc:	00180213 	andseq	r0, r8, r3, lsl r2
  e0:	012e0e00 	teqeq	lr, r0, lsl #28
  e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  ec:	01111927 	tsteq	r1, r7, lsr #18
  f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  f4:	01194296 			; <UNDEFINED> instruction: 0x01194296
  f8:	0f000013 	svceq	0x00000013
  fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 100:	0b3a0e03 	bleq	e83914 <g_ppulUARTIntMap+0xe83914>
 104:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 108:	01111349 	tsteq	r1, r9, asr #6
 10c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 110:	01194297 			; <UNDEFINED> instruction: 0x01194297
 114:	10000013 	andne	r0, r0, r3, lsl r0
 118:	13490101 	movtne	r0, #37121	; 0x9101
 11c:	00001301 	andeq	r1, r0, r1, lsl #6
 120:	49002111 	stmdbmi	r0, {r0, r4, r8, sp}
 124:	000b2f13 	andeq	r2, fp, r3, lsl pc
 128:	00261200 	eoreq	r1, r6, r0, lsl #4
 12c:	00001349 	andeq	r1, r0, r9, asr #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000013c 	andeq	r0, r0, ip, lsr r1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000050 	andeq	r0, r0, r0, asr r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000028 	andeq	r0, r0, r8, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	0000001e 	andeq	r0, r0, lr, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000022 	andeq	r0, r0, r2, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000032 	andeq	r0, r0, r2, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000088 	andeq	r0, r0, r8, lsl #1
  40:	00000000 	andeq	r0, r0, r0
  44:	00000062 	andeq	r0, r0, r2, rrx
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000038 	andeq	r0, r0, r8, lsr r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000048 	andeq	r0, r0, r8, asr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000022 	andeq	r0, r0, r2, lsr #32
  60:	00000000 	andeq	r0, r0, r0
  64:	00000022 	andeq	r0, r0, r2, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000030 	andeq	r0, r0, r0, lsr r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000032 	andeq	r0, r0, r2, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000001e 	andeq	r0, r0, lr, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000001e 	andeq	r0, r0, lr, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000028 	andeq	r0, r0, r8, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	0000001e 	andeq	r0, r0, lr, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000028 	andeq	r0, r0, r8, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000001e 	andeq	r0, r0, lr, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000028 	andeq	r0, r0, r8, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000028 	andeq	r0, r0, r8, lsr #32
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000002c 	andeq	r0, r0, ip, lsr #32
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000028 	andeq	r0, r0, r8, lsr #32
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000032 	andeq	r0, r0, r2, lsr r0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	0000002c 	andeq	r0, r0, ip, lsr #32
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0000003a 	andeq	r0, r0, sl, lsr r0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000028 	andeq	r0, r0, r8, lsr #32
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00000028 	andeq	r0, r0, r8, lsr #32
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000024 	andeq	r0, r0, r4, lsr #32
  f8:	00000000 	andeq	r0, r0, r0
  fc:	00000024 	andeq	r0, r0, r4, lsr #32
 100:	00000000 	andeq	r0, r0, r0
 104:	00000026 	andeq	r0, r0, r6, lsr #32
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00000000 	andeq	r0, r0, r0
 114:	0000001c 	andeq	r0, r0, ip, lsl r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	00000024 	andeq	r0, r0, r4, lsr #32
 120:	00000000 	andeq	r0, r0, r0
 124:	00000026 	andeq	r0, r0, r6, lsr #32
 128:	00000000 	andeq	r0, r0, r0
 12c:	0000001e 	andeq	r0, r0, lr, lsl r0
 130:	00000000 	andeq	r0, r0, r0
 134:	0000001a 	andeq	r0, r0, sl, lsl r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000050 	andeq	r0, r0, r0, asr r0
   8:	00000000 	andeq	r0, r0, r0
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	0000001e 	andeq	r0, r0, lr, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000022 	andeq	r0, r0, r2, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000032 	andeq	r0, r0, r2, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000088 	andeq	r0, r0, r8, lsl #1
  30:	00000000 	andeq	r0, r0, r0
  34:	00000062 	andeq	r0, r0, r2, rrx
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000038 	andeq	r0, r0, r8, lsr r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000048 	andeq	r0, r0, r8, asr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000022 	andeq	r0, r0, r2, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000022 	andeq	r0, r0, r2, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000030 	andeq	r0, r0, r0, lsr r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000032 	andeq	r0, r0, r2, lsr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000001e 	andeq	r0, r0, lr, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000028 	andeq	r0, r0, r8, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	0000001e 	andeq	r0, r0, lr, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000028 	andeq	r0, r0, r8, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	0000001e 	andeq	r0, r0, lr, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000028 	andeq	r0, r0, r8, lsr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000028 	andeq	r0, r0, r8, lsr #32
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000002c 	andeq	r0, r0, ip, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000028 	andeq	r0, r0, r8, lsr #32
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000032 	andeq	r0, r0, r2, lsr r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	0000002c 	andeq	r0, r0, ip, lsr #32
  c8:	00000000 	andeq	r0, r0, r0
  cc:	0000003a 	andeq	r0, r0, sl, lsr r0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	00000028 	andeq	r0, r0, r8, lsr #32
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000028 	andeq	r0, r0, r8, lsr #32
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000024 	andeq	r0, r0, r4, lsr #32
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00000024 	andeq	r0, r0, r4, lsr #32
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000026 	andeq	r0, r0, r6, lsr #32
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0000002c 	andeq	r0, r0, ip, lsr #32
 100:	00000000 	andeq	r0, r0, r0
 104:	0000001c 	andeq	r0, r0, ip, lsl r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	00000024 	andeq	r0, r0, r4, lsr #32
 110:	00000000 	andeq	r0, r0, r0
 114:	00000026 	andeq	r0, r0, r6, lsr #32
 118:	00000000 	andeq	r0, r0, r0
 11c:	0000001e 	andeq	r0, r0, lr, lsl r0
 120:	00000000 	andeq	r0, r0, r0
 124:	0000001a 	andeq	r0, r0, sl, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000037e 	andeq	r0, r0, lr, ror r3
   4:	00380002 	eorseq	r0, r8, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	72617500 	rsbvc	r7, r1, #0, 10
  2c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  30:	68000001 	stmdavs	r0, {r0}
  34:	79745f77 	ldmdbvc	r4!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  38:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
  3c:	00020068 	andeq	r0, r2, r8, rrx
  40:	05000000 	streq	r0, [r0, #-0]
  44:	00000002 	andeq	r0, r0, r2
  48:	00e50300 	rsceq	r0, r5, r0, lsl #6
  4c:	a3425101 	movtge	r5, #8449	; 0x2101
  50:	00907603 	addseq	r7, r0, r3, lsl #12
  54:	3b010402 	blcc	41064 <g_ppulUARTIntMap+0x41064>
  58:	2f3c1203 	svccs	0x003c1203
  5c:	01000602 	tsteq	r0, r2, lsl #12
  60:	02050001 	andeq	r0, r5, #1
  64:	00000000 	andeq	r0, r0, r0
  68:	01019403 	tsteq	r1, r3, lsl #8
  6c:	76580e03 	ldrbvc	r0, [r8], -r3, lsl #28
  70:	0502232c 	streq	r2, [r2, #-812]	; 0x32c
  74:	00010100 	andeq	r0, r1, r0, lsl #2
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	b7030000 	strlt	r0, [r3, -r0]
  80:	09030101 	stmdbeq	r3, {r0, r8}
  84:	06025a4a 	streq	r5, [r2], -sl, asr #20
  88:	00010100 	andeq	r0, r1, r0, lsl #2
  8c:	00000205 	andeq	r0, r0, r5, lsl #4
  90:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
  94:	13030101 	movwne	r0, #12545	; 0x3101
  98:	05026766 	streq	r6, [r2, #-1894]	; 0x766
  9c:	00010100 	andeq	r0, r1, r0, lsl #2
  a0:	00000205 	andeq	r0, r0, r5, lsl #4
  a4:	84030000 	strhi	r0, [r3], #-0
  a8:	0b030102 	bleq	c04b8 <g_ppulUARTIntMap+0xc04b8>
  ac:	59594f66 	ldmdbpl	r9, {r1, r2, r5, r6, r8, r9, sl, fp, lr}^
  b0:	01000502 	tsteq	r0, r2, lsl #10
  b4:	02050001 	andeq	r0, r5, #1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0102bc03 	tsteq	r2, r3, lsl #24
  c0:	42740c03 	rsbsmi	r0, r4, #768	; 0x300
  c4:	8851885d 	ldmdahi	r1, {r0, r2, r3, r4, r6, fp, pc}^
  c8:	4f6b5987 	svcmi	0x006b5987
  cc:	03023d4f 	movweq	r3, #11599	; 0x2d4f
  d0:	00010100 	andeq	r0, r1, r0, lsl #2
  d4:	00000205 	andeq	r0, r0, r5, lsl #4
  d8:	9a030000 	bls	c00e0 <g_ppulUARTIntMap+0xc00e0>
  dc:	0b030103 	bleq	c04f0 <g_ppulUARTIntMap+0xc04f0>
  e0:	a34b4b74 	movtge	r4, #47988	; 0xbb74
  e4:	02775e7a 	rsbseq	r5, r7, #1952	; 0x7a0
  e8:	01010005 	tsteq	r1, r5
  ec:	00020500 	andeq	r0, r2, r0, lsl #10
  f0:	03000000 	movweq	r0, #0
  f4:	030103cb 	movweq	r0, #5067	; 0x13cb
  f8:	ae874a09 	vdivge.f32	s8, s14, s18
  fc:	01000502 	tsteq	r0, r2, lsl #10
 100:	02050001 	andeq	r0, r5, #1
 104:	00000000 	andeq	r0, r0, r0
 108:	0103eb03 	tsteq	r3, r3, lsl #22
 10c:	004a0903 	subeq	r0, sl, r3, lsl #18
 110:	06010402 	streq	r0, [r1], -r2, lsl #8
 114:	877b0620 	ldrbhi	r0, [fp, -r0, lsr #12]!
 118:	000502ae 	andeq	r0, r5, lr, lsr #5
 11c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 120:	00000002 	andeq	r0, r0, r2
 124:	04910300 	ldreq	r0, [r1], #768	; 0x300
 128:	4a090301 	bmi	240d34 <g_ppulUARTIntMap+0x240d34>
 12c:	00050283 	andeq	r0, r5, r3, lsl #5
 130:	05000101 	streq	r0, [r0, #-257]	; 0x101
 134:	00000002 	andeq	r0, r0, r2
 138:	04aa0300 	strteq	r0, [sl], #768	; 0x300
 13c:	4a090301 	bmi	240d48 <g_ppulUARTIntMap+0x240d48>
 140:	00050283 	andeq	r0, r5, r3, lsl #5
 144:	05000101 	streq	r0, [r0, #-257]	; 0x101
 148:	00000002 	andeq	r0, r0, r2
 14c:	04ce0300 	strbeq	r0, [lr], #768	; 0x300
 150:	580d0301 	stmdapl	sp, {r0, r8, r9}
 154:	024b674b 	subeq	r6, fp, #19660800	; 0x12c0000
 158:	01010005 	tsteq	r1, r5
 15c:	00020500 	andeq	r0, r2, r0, lsl #10
 160:	03000000 	movweq	r0, #0
 164:	030104f8 	movweq	r0, #5368	; 0x14f8
 168:	754b580c 	strbvc	r5, [fp, #-2060]	; 0x80c
 16c:	0005024b 	andeq	r0, r5, fp, asr #4
 170:	05000101 	streq	r0, [r0, #-257]	; 0x101
 174:	00000002 	andeq	r0, r0, r2
 178:	059b0300 	ldreq	r0, [fp, #768]	; 0x300
 17c:	02595001 	subseq	r5, r9, #1
 180:	01010006 	tsteq	r1, r6
 184:	00020500 	andeq	r0, r2, r0, lsl #10
 188:	03000000 	movweq	r0, #0
 18c:	510105b6 			; <UNDEFINED> instruction: 0x510105b6
 190:	00060259 	andeq	r0, r6, r9, asr r2
 194:	05000101 	streq	r0, [r0, #-257]	; 0x101
 198:	00000002 	andeq	r0, r0, r2
 19c:	05db0300 	ldrbeq	r0, [fp, #768]	; 0x300
 1a0:	580b0301 	stmdapl	fp, {r0, r8, r9}
 1a4:	02232c76 	eoreq	r2, r3, #30208	; 0x7600
 1a8:	01010005 	tsteq	r1, r5
 1ac:	00020500 	andeq	r0, r2, r0, lsl #10
 1b0:	03000000 	movweq	r0, #0
 1b4:	51010680 	smlabbpl	r1, r0, r6, r0
 1b8:	0006025a 	andeq	r0, r6, sl, asr r2
 1bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
 1c0:	00000002 	andeq	r0, r0, r2
 1c4:	06a60300 	strteq	r0, [r6], r0, lsl #6
 1c8:	580b0301 	stmdapl	fp, {r0, r8, r9}
 1cc:	02232c76 	eoreq	r2, r3, #30208	; 0x7600
 1d0:	01010005 	tsteq	r1, r5
 1d4:	00020500 	andeq	r0, r2, r0, lsl #10
 1d8:	03000000 	movweq	r0, #0
 1dc:	030106cd 	movweq	r0, #5837	; 0x16cd
 1e0:	025a4a09 	subseq	r4, sl, #36864	; 0x9000
 1e4:	01010006 	tsteq	r1, r6
 1e8:	00020500 	andeq	r0, r2, r0, lsl #10
 1ec:	03000000 	movweq	r0, #0
 1f0:	030106e9 	movweq	r0, #5865	; 0x16e9
 1f4:	029f4a09 	addseq	r4, pc, #36864	; 0x9000
 1f8:	01010006 	tsteq	r1, r6
 1fc:	00020500 	andeq	r0, r2, r0, lsl #10
 200:	03000000 	movweq	r0, #0
 204:	03010784 	movweq	r0, #6020	; 0x1784
 208:	029f4a09 	addseq	r4, pc, #36864	; 0x9000
 20c:	01010006 	tsteq	r1, r6
 210:	00020500 	andeq	r0, r2, r0, lsl #10
 214:	03000000 	movweq	r0, #0
 218:	030107a2 	movweq	r0, #6050	; 0x17a2
 21c:	43794a09 	cmnmi	r9, #36864	; 0x9000
 220:	00060230 	andeq	r0, r6, r0, lsr r2
 224:	05000101 	streq	r0, [r0, #-257]	; 0x101
 228:	00000002 	andeq	r0, r0, r2
 22c:	07cb0300 	strbeq	r0, [fp, r0, lsl #6]
 230:	4a090301 	bmi	240e3c <g_ppulUARTIntMap+0x240e3c>
 234:	01040200 	mrseq	r0, R12_usr
 238:	7b062006 	blvc	188258 <g_ppulUARTIntMap+0x188258>
 23c:	0006022f 	andeq	r0, r6, pc, lsr #4
 240:	05000101 	streq	r0, [r0, #-257]	; 0x101
 244:	00000002 	andeq	r0, r0, r2
 248:	07f10300 	ldrbeq	r0, [r1, r0, lsl #6]!
 24c:	66090301 	strvs	r0, [r9], -r1, lsl #6
 250:	22354179 	eorscs	r4, r5, #1073741854	; 0x4000001e
 254:	01000602 	tsteq	r0, r2, lsl #12
 258:	02050001 	andeq	r0, r5, #1
 25c:	00000000 	andeq	r0, r0, r0
 260:	01089f03 	tsteq	r8, r3, lsl #30
 264:	00660903 	rsbeq	r0, r6, r3, lsl #18
 268:	06010402 	streq	r0, [r1], -r2, lsl #8
 26c:	3d7b0620 	ldclcc	6, cr0, [fp, #-128]!	; 0xffffff80
 270:	01000502 	tsteq	r0, r2, lsl #10
 274:	02050001 	andeq	r0, r5, #1
 278:	00000000 	andeq	r0, r0, r0
 27c:	0108c303 	tsteq	r8, r3, lsl #6
 280:	3e660903 	cdpcc	9, 6, cr0, cr6, cr3, {0}
 284:	01040200 	mrseq	r0, R12_usr
 288:	02003c06 	andeq	r3, r0, #1536	; 0x600
 28c:	67060204 	strvs	r0, [r6, -r4, lsl #4]
 290:	02040200 	andeq	r0, r4, #0, 4
 294:	02242c3b 	eoreq	r2, r4, #15104	; 0x3b00
 298:	01010005 	tsteq	r1, r5
 29c:	00020500 	andeq	r0, r2, r0, lsl #10
 2a0:	03000000 	movweq	r0, #0
 2a4:	030108e3 	movweq	r0, #6371	; 0x18e3
 2a8:	029f4a09 	addseq	r4, pc, #36864	; 0x9000
 2ac:	01010006 	tsteq	r1, r6
 2b0:	00020500 	andeq	r0, r2, r0, lsl #10
 2b4:	03000000 	movweq	r0, #0
 2b8:	03010984 	movweq	r0, #6532	; 0x1984
 2bc:	0a03580c 	beq	d62f4 <g_ppulUARTIntMap+0xd62f4>
 2c0:	023d4f58 	eorseq	r4, sp, #88, 30	; 0x160
 2c4:	01010003 	tsteq	r1, r3
 2c8:	00020500 	andeq	r0, r2, r0, lsl #10
 2cc:	03000000 	movweq	r0, #0
 2d0:	030109b5 	movweq	r0, #6581	; 0x19b5
 2d4:	09034a0c 	stmdbeq	r3, {r2, r3, r9, fp, lr}
 2d8:	023d4158 	eorseq	r4, sp, #88, 2
 2dc:	01010003 	tsteq	r1, r3
 2e0:	00020500 	andeq	r0, r2, r0, lsl #10
 2e4:	03000000 	movweq	r0, #0
 2e8:	030109ed 	movweq	r0, #6637	; 0x19ed
 2ec:	02835809 	addeq	r5, r3, #589824	; 0x90000
 2f0:	01010005 	tsteq	r1, r5
 2f4:	00020500 	andeq	r0, r2, r0, lsl #10
 2f8:	03000000 	movweq	r0, #0
 2fc:	03010a8c 	movweq	r0, #6796	; 0x1a8c
 300:	02915809 	addseq	r5, r1, #589824	; 0x90000
 304:	01010005 	tsteq	r1, r5
 308:	00020500 	andeq	r0, r2, r0, lsl #10
 30c:	03000000 	movweq	r0, #0
 310:	03010aaa 	movweq	r0, #6826	; 0x1aaa
 314:	4e3e660a 	cfmsuba32mi	mvax0, mvax6, mvfx14, mvfx10
 318:	0006023e 	andeq	r0, r6, lr, lsr r2
 31c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 320:	00000002 	andeq	r0, r0, r2
 324:	0ada0300 	beq	ff680f2c <g_ppulUARTIntMap+0xff680f2c>
 328:	58090301 	stmdapl	r9, {r0, r8, r9}
 32c:	0005024b 	andeq	r0, r5, fp, asr #4
 330:	05000101 	streq	r0, [r0, #-257]	; 0x101
 334:	00000002 	andeq	r0, r0, r2
 338:	0afe0300 	beq	fff80f40 <g_ppulUARTIntMap+0xfff80f40>
 33c:	58090301 	stmdapl	r9, {r0, r8, r9}
 340:	00050283 	andeq	r0, r5, r3, lsl #5
 344:	05000101 	streq	r0, [r0, #-257]	; 0x101
 348:	00000002 	andeq	r0, r0, r2
 34c:	0b9e0300 	bleq	fe780f54 <g_ppulUARTIntMap+0xfe780f54>
 350:	58090301 	stmdapl	r9, {r0, r8, r9}
 354:	00050291 	muleq	r5, r1, r2
 358:	05000101 	streq	r0, [r0, #-257]	; 0x101
 35c:	00000002 	andeq	r0, r0, r2
 360:	0bbd0300 	bleq	fef40f68 <g_ppulUARTIntMap+0xfef40f68>
 364:	4a090301 	bmi	240f70 <g_ppulUARTIntMap+0x240f70>
 368:	00060259 	andeq	r0, r6, r9, asr r2
 36c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 370:	00000002 	andeq	r0, r0, r2
 374:	0bd90300 	bleq	ff640f7c <g_ppulUARTIntMap+0xff640f7c>
 378:	4a0a0301 	bmi	280f84 <g_ppulUARTIntMap+0x280f84>
 37c:	0005024b 	andeq	r0, r5, fp, asr #4
 380:	Address 0x00000380 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	526c7570 	rsbpl	r7, ip, #112, 10	; 0x1c000000
   4:	76654c78 			; <UNDEFINED> instruction: 0x76654c78
   8:	55006c65 	strpl	r6, [r0, #-3173]	; 0xc65
   c:	46545241 	ldrbmi	r5, [r4], -r1, asr #4
  10:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
  14:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  18:	65476c6f 	strbvs	r6, [r7, #-3183]	; 0xc6f
  1c:	41550074 	cmpmi	r5, r4, ror r0
  20:	72425452 	subvc	r5, r2, #1375731712	; 0x52000000
  24:	436b6165 	cmnmi	fp, #1073741849	; 0x40000019
  28:	75006c74 	strvc	r6, [r0, #-3188]	; 0xc74
  2c:	4c78546c 	cfldrdmi	mvd5, [r8], #-432	; 0xfffffe50
  30:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
  34:	52415500 	subpl	r5, r1, #0, 10
  38:	6f6c4654 	svcvs	0x006c4654
  3c:	6e6f4377 	mcrvs	3, 3, r4, cr15, cr7, {3}
  40:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe78 <g_ppulUARTIntMap+0xfffffe78>
  44:	00746553 	rsbseq	r6, r4, r3, asr r5
  48:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
  4c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
  50:	65476769 	strbvs	r6, [r7, #-1897]	; 0x769
  54:	70784574 	rsbsvc	r4, r8, r4, ror r5
  58:	006b6c43 	rsbeq	r6, fp, r3, asr #24
  5c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
  60:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
  64:	6e6f436d 	cdpvs	3, 6, cr4, cr15, cr13, {3}
  68:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffea0 <g_ppulUARTIntMap+0xfffffea0>
  6c:	00746547 	rsbseq	r6, r4, r7, asr #10
  70:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
  74:	44746e49 	ldrbtmi	r6, [r4], #-3657	; 0xe49
  78:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  7c:	5500656c 	strpl	r6, [r0, #-1388]	; 0x56c
  80:	52545241 	subspl	r5, r4, #268435460	; 0x10000004
  84:	72724578 	rsbsvc	r4, r2, #120, 10	; 0x1e000000
  88:	6c43726f 	sfmvs	f7, 2, [r3], {111}	; 0x6f
  8c:	00726165 	rsbseq	r6, r2, r5, ror #2
  90:	69446c75 	stmdbvs	r4, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
  94:	6c750076 	ldclvs	0, cr0, [r5], #-472	; 0xfffffe28
  98:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
  9c:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
  a0:	52545241 	subspl	r5, r4, #268435460	; 0x10000004
  a4:	72724578 	rsbsvc	r4, r2, #120, 10	; 0x1e000000
  a8:	6547726f 	strbvs	r7, [r7, #-623]	; 0x26f
  ac:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0x74
  b0:	4c78546c 	cfldrdmi	mvd5, [r8], #-432	; 0xfffffe50
  b4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
  b8:	2f2e2e00 	svccs	0x002e2e00
  bc:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
  c0:	5500632e 	strpl	r6, [r0, #-814]	; 0x32e
  c4:	50545241 	subspl	r5, r4, r1, asr #4
  c8:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
  cc:	646f4d79 	strbtvs	r4, [pc], #-3449	; d4 <.debug_str+0xd4>
  d0:	74654765 	strbtvc	r4, [r5], #-1893	; 0x765
  d4:	52415500 	subpl	r5, r1, #0, 10
  d8:	616e4554 	cmnvs	lr, r4, asr r5
  dc:	00656c62 	rsbeq	r6, r5, r2, ror #24
  e0:	64496c75 	strbvs	r6, [r9], #-3189	; 0xc75
  e4:	6e750078 	mrcvs	0, 3, r0, cr5, cr8, {3}
  e8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  ec:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  f0:	00726168 	rsbseq	r6, r2, r8, ror #2
  f4:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
  f8:	4f464946 	svcmi	0x00464946
  fc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 100:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
 104:	74614463 	strbtvc	r4, [r1], #-1123	; 0x463
 108:	6f6c0061 	svcvs	0x006c0061
 10c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
 110:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 114:	2064656e 	rsbcs	r6, r4, lr, ror #10
 118:	00746e69 	rsbseq	r6, r4, r9, ror #28
 11c:	6f436c75 	svcvs	0x00436c75
 120:	6f72746e 	svcvs	0x0072746e
 124:	4155006c 	cmpmi	r5, ip, rrx
 128:	61505452 	cmpvs	r0, r2, asr r4
 12c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 130:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
 134:	00746553 	rsbseq	r6, r4, r3, asr r5
 138:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
 13c:	45414d44 	strbmi	r4, [r1, #-3396]	; 0xd44
 140:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 144:	41550065 	cmpmi	r5, r5, rrx
 148:	68435452 	stmdavs	r3, {r1, r4, r6, sl, ip, lr}^
 14c:	65477261 	strbvs	r7, [r7, #-609]	; 0x261
 150:	41550074 	cmpmi	r5, r4, ror r0
 154:	6e495452 	mcrvs	4, 2, r5, cr9, cr2, {2}
 158:	67655274 			; <UNDEFINED> instruction: 0x67655274
 15c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
 160:	41550072 	cmpmi	r5, r2, ror r0
 164:	6e495452 	mcrvs	4, 2, r5, cr9, cr2, {2}
 168:	726e5574 	rsbvc	r5, lr, #116, 10	; 0x1d000000
 16c:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 170:	00726574 	rsbseq	r6, r2, r4, ror r5
 174:	426c7570 	rsbmi	r7, ip, #112, 10	; 0x1c000000
 178:	00647561 	rsbeq	r7, r4, r1, ror #10
 17c:	486e6670 	stmdami	lr!, {r4, r5, r6, r9, sl, sp, lr}^
 180:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 184:	55007265 	strpl	r7, [r0, #-613]	; 0x265
 188:	4d545241 	lfmmi	f5, 2, [r4, #-260]	; 0xfffffefc
 18c:	6d65646f 	cfstrdvs	mvd6, [r5, #-444]!	; 0xfffffe44
 190:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
 194:	536c6f72 	cmnpl	ip, #456	; 0x1c8
 198:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
 19c:	6b73614d 	blvs	1cd86d8 <g_ppulUARTIntMap+0x1cd86d8>
 1a0:	55006465 	strpl	r6, [r0, #-1125]	; 0x465
 1a4:	54545241 	ldrbpl	r5, [r4], #-577	; 0x241
 1a8:	746e4978 	strbtvc	r4, [lr], #-2424	; 0x978
 1ac:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
 1b0:	00746547 	rsbseq	r6, r4, r7, asr #10
 1b4:	61426c75 	hvcvs	9925	; 0x26c5
 1b8:	47006573 	smlsdxmi	r0, r3, r5, r6
 1bc:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 1c0:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 1c4:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
 1c8:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
 1cc:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
 1d0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
 1d4:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 1d8:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 1dc:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
 1e0:	4f2d2067 	svcmi	0x002d2067
 1e4:	732d2030 	teqvc	sp, #48	; 0x30
 1e8:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 1ec:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 1f0:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 1f4:	6f697463 	svcvs	0x00697463
 1f8:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 1fc:	6f697463 	svcvs	0x00697463
 200:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 204:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 208:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 20c:	6f697463 	svcvs	0x00697463
 210:	7500736e 	strvc	r7, [r0, #-878]	; 0x36e
 214:	7561426c 	strbvc	r4, [r1, #-620]!	; 0x26c
 218:	41550064 	cmpmi	r5, r4, rrx
 21c:	68435452 	stmdavs	r3, {r1, r4, r6, sl, ip, lr}^
 220:	75507261 	ldrbvc	r7, [r0, #-609]	; 0x261
 224:	6e6f4e74 	mcrvs	14, 3, r4, cr15, cr4, {3}
 228:	636f6c42 	cmnvs	pc, #16896	; 0x4200
 22c:	676e696b 	strbvs	r6, [lr, -fp, ror #18]!
 230:	52415500 	subpl	r5, r1, #0, 10
 234:	73694454 	cmnvc	r9, #84, 8	; 0x54000000
 238:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 23c:	52415500 	subpl	r5, r1, #0, 10
 240:	646f4d54 	strbtvs	r4, [pc], #-3412	; 248 <.debug_str+0x248>
 244:	6f436d65 	svcvs	0x00436d65
 248:	6f72746e 	svcvs	0x0072746e
 24c:	656c436c 	strbvs	r4, [ip, #-876]!	; 0x36c
 250:	55007261 	strpl	r7, [r0, #-609]	; 0x261
 254:	46545241 	ldrbmi	r5, [r4], -r1, asr #4
 258:	444f4649 	strbmi	r4, [pc], #-1609	; 260 <.debug_str+0x260>
 25c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 260:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
 264:	6d65546c 	cfstrdvs	mvd5, [r5, #-432]!	; 0xfffffe50
 268:	41550070 	cmpmi	r5, r0, ror r0
 26c:	6f4d5452 	svcvs	0x004d5452
 270:	536d6564 	cmnpl	sp, #100, 10	; 0x19000000
 274:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 278:	74654773 	strbtvc	r4, [r5], #-1907	; 0x773
 27c:	52415500 	subpl	r5, r1, #0, 10
 280:	49785454 	ldmdbmi	r8!, {r2, r4, r6, sl, ip, lr}^
 284:	6f4d746e 	svcvs	0x004d746e
 288:	65536564 	ldrbvs	r6, [r3, #-1380]	; 0x564
 28c:	42740074 	rsbsmi	r0, r4, #116	; 0x74
 290:	656c6f6f 	strbvs	r6, [ip, #-3951]!	; 0xf6f
 294:	75006e61 	strvc	r6, [r0, #-3681]	; 0xe61
 298:	5241556c 	subpl	r5, r1, #108, 10	; 0x1b000000
 29c:	6b6c4354 	blvs	1b10ff4 <g_ppulUARTIntMap+0x1b10ff4>
 2a0:	7a697300 	bvc	1a5cea8 <g_ppulUARTIntMap+0x1a5cea8>
 2a4:	70797465 	rsbsvc	r7, r9, r5, ror #8
 2a8:	41550065 	cmpmi	r5, r5, rrx
 2ac:	68435452 	stmdavs	r3, {r1, r4, r6, sl, ip, lr}^
 2b0:	41737261 	cmnmi	r3, r1, ror #4
 2b4:	6c696176 	stfvse	f6, [r9], #-472	; 0xfffffe28
 2b8:	6f682f00 	svcvs	0x00682f00
 2bc:	762f656d 	strtvc	r6, [pc], -sp, ror #10
 2c0:	646f6e69 	strbtvs	r6, [pc], #-3689	; 2c8 <.debug_str+0x2c8>
 2c4:	3343432f 	movtcc	r4, #13103	; 0x332f
 2c8:	5f303032 	svcpl	0x00303032
 2cc:	2f4b4453 	svccs	0x004b4453
 2d0:	32336363 	eorscc	r6, r3, #-1946157055	; 0x8c000001
 2d4:	732d3030 	teqvc	sp, #48	; 0x30
 2d8:	642f6b64 	strtvs	r6, [pc], #-2916	; 2e0 <.debug_str+0x2e0>
 2dc:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
 2e0:	62696c72 	rsbvs	r6, r9, #29184	; 0x7200
 2e4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 2e8:	52415500 	subpl	r5, r1, #0, 10
 2ec:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
 2f0:	53676966 	cmnpl	r7, #1671168	; 0x198000
 2f4:	78457465 	stmdavc	r5, {r0, r2, r5, r6, sl, ip, sp, lr}^
 2f8:	6b6c4370 	blvs	1b110c0 <g_ppulUARTIntMap+0x1b110c0>
 2fc:	466c7500 	strbtmi	r7, [ip], -r0, lsl #10
 300:	00636172 	rsbeq	r6, r3, r2, ror r1
 304:	61506c75 	cmpvs	r0, r5, ror ip
 308:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 30c:	52415500 	subpl	r5, r1, #0, 10
 310:	414d4454 	cmpmi	sp, r4, asr r4
 314:	61736944 	cmnvs	r3, r4, asr #18
 318:	00656c62 	rsbeq	r6, r5, r2, ror #24
 31c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
 320:	4f464946 	svcmi	0x00464946
 324:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
 328:	7465476c 	strbtvc	r4, [r5], #-1900	; 0x76c
 32c:	4d6c7500 	cfstr64mi	mvdx7, [ip, #-0]
 330:	0065646f 	rsbeq	r6, r5, pc, ror #8
 334:	6e496c75 	mcrvs	12, 2, r6, cr9, cr5, {3}
 338:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0x74
 33c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
 340:	00676966 	rsbeq	r6, r7, r6, ror #18
 344:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
 348:	45746e49 	ldrbmi	r6, [r4, #-3657]!	; 0xe49
 34c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 350:	41550065 	cmpmi	r5, r5, rrx
 354:	6e495452 	mcrvs	4, 2, r5, cr9, cr2, {2}
 358:	656c4374 	strbvs	r4, [ip, #-884]!	; 0x374
 35c:	75007261 	strvc	r7, [r0, #-609]	; 0x261
 360:	746e496c 	strbtvc	r4, [lr], #-2412	; 0x96c
 364:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
 368:	41550073 	cmpmi	r5, r3, ror r0
 36c:	68435452 	stmdavs	r3, {r1, r4, r6, sl, ip, lr}^
 370:	65477261 	strbvs	r7, [r7, #-609]	; 0x261
 374:	6e6f4e74 	mcrvs	14, 3, r4, cr15, cr4, {3}
 378:	636f6c42 	cmnvs	pc, #16896	; 0x4200
 37c:	676e696b 	strbvs	r6, [lr, -fp, ror #18]!
 380:	526c7500 	rsbpl	r7, ip, #0, 10
 384:	76654c78 			; <UNDEFINED> instruction: 0x76654c78
 388:	6c006c65 	stcvs	12, cr6, [r0], {101}	; 0x65
 38c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 390:	00746e69 	rsbseq	r6, r4, r9, ror #28
 394:	70705f67 	rsbsvc	r5, r0, r7, ror #30
 398:	41556c75 	cmpmi	r5, r5, ror ip
 39c:	6e495452 	mcrvs	4, 2, r5, cr9, cr2, {2}
 3a0:	70614d74 	rsbvc	r4, r1, r4, ror sp
 3a4:	72426200 	subvc	r6, r2, #0, 4
 3a8:	536b6165 	cmnpl	fp, #1073741849	; 0x40000019
 3ac:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
 3b0:	52415500 	subpl	r5, r1, #0, 10
 3b4:	73754254 	cmnvc	r5, #84, 4	; 0x40000005
 3b8:	41550079 	cmpmi	r5, r9, ror r0
 3bc:	6e495452 	mcrvs	4, 2, r5, cr9, cr2, {2}
 3c0:	61745374 	cmnvs	r4, r4, ror r3
 3c4:	00737574 	rsbseq	r7, r3, r4, ror r5
 3c8:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
 3cc:	4f464946 	svcmi	0x00464946
 3d0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
 3d4:	7465536c 	strbtvc	r5, [r5], #-876	; 0x36c
 3d8:	52415500 	subpl	r5, r1, #0, 10
 3dc:	746e4954 	strbtvc	r4, [lr], #-2388	; 0x954
 3e0:	626d754e 	rsbvs	r7, sp, #327155712	; 0x13800000
 3e4:	65477265 	strbvs	r7, [r7, #-613]	; 0x265
 3e8:	41550074 	cmpmi	r5, r4, ror r0
 3ec:	70535452 	subsvc	r5, r3, r2, asr r4
 3f0:	41656361 	cmnmi	r5, r1, ror #6
 3f4:	6c696176 	stfvse	f6, [r9], #-472	; 0xfffffe28
 3f8:	52415500 	subpl	r5, r1, #0, 10
 3fc:	61684354 	cmnvs	r8, r4, asr r3
 400:	74755072 	ldrbtvc	r5, [r5], #-114	; 0x72
 404:	446c7500 	strbtmi	r7, [ip], #-1280	; 0x500
 408:	6c46414d 	stfvse	f4, [r6], {77}	; 0x4d
 40c:	00736761 	rsbseq	r6, r3, r1, ror #14

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000050 	andeq	r0, r0, r0, asr r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	180e4101 	stmdane	lr, {r0, r8, lr}
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	0000001e 	andeq	r0, r0, lr, lsl r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	100e4101 	andne	r4, lr, r1, lsl #2
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	00000022 	andeq	r0, r0, r2, lsr #32
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	180e4101 	stmdane	lr, {r0, r8, lr}
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000032 	andeq	r0, r0, r2, lsr r0
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	200e4101 	andcs	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  a8:	00000088 	andeq	r0, r0, r8, lsl #1
  ac:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  b0:	41018e02 	tstmi	r1, r2, lsl #28
  b4:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
  b8:	00000007 	andeq	r0, r0, r7
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c8:	00000062 	andeq	r0, r0, r2, rrx
  cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  d0:	200e4101 	andcs	r4, lr, r1, lsl #2
  d4:	00070d41 	andeq	r0, r7, r1, asr #26
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e4:	00000038 	andeq	r0, r0, r8, lsr r0
  e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  ec:	100e4101 	andne	r4, lr, r1, lsl #2
  f0:	00070d41 	andeq	r0, r7, r1, asr #26
  f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 100:	00000048 	andeq	r0, r0, r8, asr #32
 104:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 108:	100e4101 	andne	r4, lr, r1, lsl #2
 10c:	00070d41 	andeq	r0, r7, r1, asr #26
 110:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 11c:	00000022 	andeq	r0, r0, r2, lsr #32
 120:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 124:	100e4101 	andne	r4, lr, r1, lsl #2
 128:	00070d41 	andeq	r0, r7, r1, asr #26
 12c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 138:	00000022 	andeq	r0, r0, r2, lsr #32
 13c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 140:	100e4101 	andne	r4, lr, r1, lsl #2
 144:	00070d41 	andeq	r0, r7, r1, asr #26
 148:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 154:	00000030 	andeq	r0, r0, r0, lsr r0
 158:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 15c:	180e4101 	stmdane	lr, {r0, r8, lr}
 160:	00070d41 	andeq	r0, r7, r1, asr #26
 164:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 170:	00000032 	andeq	r0, r0, r2, lsr r0
 174:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 178:	180e4101 	stmdane	lr, {r0, r8, lr}
 17c:	00070d41 	andeq	r0, r7, r1, asr #26
 180:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 18c:	0000001e 	andeq	r0, r0, lr, lsl r0
 190:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 194:	100e4101 	andne	r4, lr, r1, lsl #2
 198:	00070d41 	andeq	r0, r7, r1, asr #26
 19c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1a8:	0000001e 	andeq	r0, r0, lr, lsl r0
 1ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b0:	100e4101 	andne	r4, lr, r1, lsl #2
 1b4:	00070d41 	andeq	r0, r7, r1, asr #26
 1b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c4:	00000028 	andeq	r0, r0, r8, lsr #32
 1c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1cc:	100e4101 	andne	r4, lr, r1, lsl #2
 1d0:	00070d41 	andeq	r0, r7, r1, asr #26
 1d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1e0:	0000001e 	andeq	r0, r0, lr, lsl r0
 1e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1e8:	100e4101 	andne	r4, lr, r1, lsl #2
 1ec:	00070d41 	andeq	r0, r7, r1, asr #26
 1f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1fc:	00000028 	andeq	r0, r0, r8, lsr #32
 200:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 204:	100e4101 	andne	r4, lr, r1, lsl #2
 208:	00070d41 	andeq	r0, r7, r1, asr #26
 20c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 218:	0000001e 	andeq	r0, r0, lr, lsl r0
 21c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 220:	100e4101 	andne	r4, lr, r1, lsl #2
 224:	00070d41 	andeq	r0, r7, r1, asr #26
 228:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 234:	00000028 	andeq	r0, r0, r8, lsr #32
 238:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 23c:	100e4101 	andne	r4, lr, r1, lsl #2
 240:	00070d41 	andeq	r0, r7, r1, asr #26
 244:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 250:	00000028 	andeq	r0, r0, r8, lsr #32
 254:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 258:	100e4101 	andne	r4, lr, r1, lsl #2
 25c:	00070d41 	andeq	r0, r7, r1, asr #26
 260:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 26c:	0000002c 	andeq	r0, r0, ip, lsr #32
 270:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 274:	100e4101 	andne	r4, lr, r1, lsl #2
 278:	00070d41 	andeq	r0, r7, r1, asr #26
 27c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 288:	00000028 	andeq	r0, r0, r8, lsr #32
 28c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 290:	100e4101 	andne	r4, lr, r1, lsl #2
 294:	00070d41 	andeq	r0, r7, r1, asr #26
 298:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2a4:	00000032 	andeq	r0, r0, r2, lsr r0
 2a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2ac:	100e4101 	andne	r4, lr, r1, lsl #2
 2b0:	00070d41 	andeq	r0, r7, r1, asr #26
 2b4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2c0:	0000002c 	andeq	r0, r0, ip, lsr #32
 2c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2c8:	100e4101 	andne	r4, lr, r1, lsl #2
 2cc:	00070d41 	andeq	r0, r7, r1, asr #26
 2d0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2dc:	0000003a 	andeq	r0, r0, sl, lsr r0
 2e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2e4:	100e4101 	andne	r4, lr, r1, lsl #2
 2e8:	00070d41 	andeq	r0, r7, r1, asr #26
 2ec:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 2f8:	00000028 	andeq	r0, r0, r8, lsr #32
 2fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 300:	100e4101 	andne	r4, lr, r1, lsl #2
 304:	00070d41 	andeq	r0, r7, r1, asr #26
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 314:	00000028 	andeq	r0, r0, r8, lsr #32
 318:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 31c:	41018e02 	tstmi	r1, r2, lsl #28
 320:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 324:	00000007 	andeq	r0, r0, r7
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 334:	00000024 	andeq	r0, r0, r4, lsr #32
 338:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 33c:	41018e02 	tstmi	r1, r2, lsl #28
 340:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 344:	00000007 	andeq	r0, r0, r7
 348:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 354:	00000024 	andeq	r0, r0, r4, lsr #32
 358:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 35c:	100e4101 	andne	r4, lr, r1, lsl #2
 360:	00070d41 	andeq	r0, r7, r1, asr #26
 364:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 370:	00000026 	andeq	r0, r0, r6, lsr #32
 374:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 378:	100e4101 	andne	r4, lr, r1, lsl #2
 37c:	00070d41 	andeq	r0, r7, r1, asr #26
 380:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 38c:	0000002c 	andeq	r0, r0, ip, lsr #32
 390:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 394:	100e4101 	andne	r4, lr, r1, lsl #2
 398:	00070d41 	andeq	r0, r7, r1, asr #26
 39c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3b0:	100e4101 	andne	r4, lr, r1, lsl #2
 3b4:	00070d41 	andeq	r0, r7, r1, asr #26
 3b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3c4:	00000024 	andeq	r0, r0, r4, lsr #32
 3c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3cc:	100e4101 	andne	r4, lr, r1, lsl #2
 3d0:	00070d41 	andeq	r0, r7, r1, asr #26
 3d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3e0:	00000026 	andeq	r0, r0, r6, lsr #32
 3e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 3e8:	100e4101 	andne	r4, lr, r1, lsl #2
 3ec:	00070d41 	andeq	r0, r7, r1, asr #26
 3f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 3fc:	0000001e 	andeq	r0, r0, lr, lsl r0
 400:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 404:	100e4101 	andne	r4, lr, r1, lsl #2
 408:	00070d41 	andeq	r0, r7, r1, asr #26
 40c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 418:	0000001a 	andeq	r0, r0, sl, lsl r0
 41c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 420:	100e4101 	andne	r4, lr, r1, lsl #2
 424:	00070d41 	andeq	r0, r7, r1, asr #26

udma.o:     file format elf32-littlearm


Disassembly of section .text.uDMAEnable:

00000000 <uDMAEnable>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24f 0304 	movw	r3, #61444	; 0xf004
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	2201      	movs	r2, #1
   e:	601a      	str	r2, [r3, #0]
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.uDMADisable:

00000000 <uDMADisable>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24f 0304 	movw	r3, #61444	; 0xf004
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	2200      	movs	r2, #0
   e:	601a      	str	r2, [r3, #0]
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.uDMAErrorStatusGet:

00000000 <uDMAErrorStatusGet>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24f 034c 	movw	r3, #61516	; 0xf04c
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.uDMAErrorStatusClear:

00000000 <uDMAErrorStatusClear>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24f 034c 	movw	r3, #61516	; 0xf04c
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	2201      	movs	r2, #1
   e:	601a      	str	r2, [r3, #0]
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.uDMAChannelEnable:

00000000 <uDMAChannelEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24f 0328 	movw	r3, #61480	; 0xf028
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	687a      	ldr	r2, [r7, #4]
  12:	f002 021f 	and.w	r2, r2, #31
  16:	2101      	movs	r1, #1
  18:	fa01 f202 	lsl.w	r2, r1, r2
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.uDMAChannelDisable:

00000000 <uDMAChannelDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24f 032c 	movw	r3, #61484	; 0xf02c
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	687a      	ldr	r2, [r7, #4]
  12:	f002 021f 	and.w	r2, r2, #31
  16:	2101      	movs	r1, #1
  18:	fa01 f202 	lsl.w	r2, r1, r2
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.uDMAChannelIsEnabled:

00000000 <uDMAChannelIsEnabled>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24f 0328 	movw	r3, #61480	; 0xf028
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	681a      	ldr	r2, [r3, #0]
  12:	687b      	ldr	r3, [r7, #4]
  14:	f003 031f 	and.w	r3, r3, #31
  18:	2101      	movs	r1, #1
  1a:	fa01 f303 	lsl.w	r3, r1, r3
  1e:	4013      	ands	r3, r2
  20:	2b00      	cmp	r3, #0
  22:	bf0c      	ite	eq
  24:	2300      	moveq	r3, #0
  26:	2301      	movne	r3, #1
  28:	b2db      	uxtb	r3, r3
  2a:	4618      	mov	r0, r3
  2c:	370c      	adds	r7, #12
  2e:	46bd      	mov	sp, r7
  30:	f85d 7b04 	ldr.w	r7, [sp], #4
  34:	4770      	bx	lr
  36:	bf00      	nop

Disassembly of section .text.uDMAControlBaseSet:

00000000 <uDMAControlBaseSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24f 0308 	movw	r3, #61448	; 0xf008
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	687a      	ldr	r2, [r7, #4]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.uDMAControlBaseGet:

00000000 <uDMAControlBaseGet>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24f 0308 	movw	r3, #61448	; 0xf008
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.uDMAControlAlternateBaseGet:

00000000 <uDMAControlAlternateBaseGet>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24f 030c 	movw	r3, #61452	; 0xf00c
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.uDMAChannelRequest:

00000000 <uDMAChannelRequest>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24f 0314 	movw	r3, #61460	; 0xf014
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	687a      	ldr	r2, [r7, #4]
  12:	f002 021f 	and.w	r2, r2, #31
  16:	2101      	movs	r1, #1
  18:	fa01 f202 	lsl.w	r2, r1, r2
  1c:	601a      	str	r2, [r3, #0]
  1e:	370c      	adds	r7, #12
  20:	46bd      	mov	sp, r7
  22:	f85d 7b04 	ldr.w	r7, [sp], #4
  26:	4770      	bx	lr

Disassembly of section .text.uDMAChannelAttributeEnable:

00000000 <uDMAChannelAttributeEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f003 031f 	and.w	r3, r3, #31
  10:	607b      	str	r3, [r7, #4]
  12:	683b      	ldr	r3, [r7, #0]
  14:	f003 0301 	and.w	r3, r3, #1
  18:	2b00      	cmp	r3, #0
  1a:	d008      	beq.n	2e <uDMAChannelAttributeEnable+0x2e>
  1c:	f24f 0318 	movw	r3, #61464	; 0xf018
  20:	f2c4 030f 	movt	r3, #16399	; 0x400f
  24:	687a      	ldr	r2, [r7, #4]
  26:	2101      	movs	r1, #1
  28:	fa01 f202 	lsl.w	r2, r1, r2
  2c:	601a      	str	r2, [r3, #0]
  2e:	683b      	ldr	r3, [r7, #0]
  30:	f003 0302 	and.w	r3, r3, #2
  34:	2b00      	cmp	r3, #0
  36:	d008      	beq.n	4a <uDMAChannelAttributeEnable+0x4a>
  38:	f24f 0330 	movw	r3, #61488	; 0xf030
  3c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  40:	687a      	ldr	r2, [r7, #4]
  42:	2101      	movs	r1, #1
  44:	fa01 f202 	lsl.w	r2, r1, r2
  48:	601a      	str	r2, [r3, #0]
  4a:	683b      	ldr	r3, [r7, #0]
  4c:	f003 0304 	and.w	r3, r3, #4
  50:	2b00      	cmp	r3, #0
  52:	d008      	beq.n	66 <uDMAChannelAttributeEnable+0x66>
  54:	f24f 0338 	movw	r3, #61496	; 0xf038
  58:	f2c4 030f 	movt	r3, #16399	; 0x400f
  5c:	687a      	ldr	r2, [r7, #4]
  5e:	2101      	movs	r1, #1
  60:	fa01 f202 	lsl.w	r2, r1, r2
  64:	601a      	str	r2, [r3, #0]
  66:	683b      	ldr	r3, [r7, #0]
  68:	f003 0308 	and.w	r3, r3, #8
  6c:	2b00      	cmp	r3, #0
  6e:	d008      	beq.n	82 <uDMAChannelAttributeEnable+0x82>
  70:	f24f 0320 	movw	r3, #61472	; 0xf020
  74:	f2c4 030f 	movt	r3, #16399	; 0x400f
  78:	687a      	ldr	r2, [r7, #4]
  7a:	2101      	movs	r1, #1
  7c:	fa01 f202 	lsl.w	r2, r1, r2
  80:	601a      	str	r2, [r3, #0]
  82:	370c      	adds	r7, #12
  84:	46bd      	mov	sp, r7
  86:	f85d 7b04 	ldr.w	r7, [sp], #4
  8a:	4770      	bx	lr

Disassembly of section .text.uDMAChannelAttributeDisable:

00000000 <uDMAChannelAttributeDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f003 031f 	and.w	r3, r3, #31
  10:	607b      	str	r3, [r7, #4]
  12:	683b      	ldr	r3, [r7, #0]
  14:	f003 0301 	and.w	r3, r3, #1
  18:	2b00      	cmp	r3, #0
  1a:	d008      	beq.n	2e <uDMAChannelAttributeDisable+0x2e>
  1c:	f24f 031c 	movw	r3, #61468	; 0xf01c
  20:	f2c4 030f 	movt	r3, #16399	; 0x400f
  24:	687a      	ldr	r2, [r7, #4]
  26:	2101      	movs	r1, #1
  28:	fa01 f202 	lsl.w	r2, r1, r2
  2c:	601a      	str	r2, [r3, #0]
  2e:	683b      	ldr	r3, [r7, #0]
  30:	f003 0302 	and.w	r3, r3, #2
  34:	2b00      	cmp	r3, #0
  36:	d008      	beq.n	4a <uDMAChannelAttributeDisable+0x4a>
  38:	f24f 0334 	movw	r3, #61492	; 0xf034
  3c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  40:	687a      	ldr	r2, [r7, #4]
  42:	2101      	movs	r1, #1
  44:	fa01 f202 	lsl.w	r2, r1, r2
  48:	601a      	str	r2, [r3, #0]
  4a:	683b      	ldr	r3, [r7, #0]
  4c:	f003 0304 	and.w	r3, r3, #4
  50:	2b00      	cmp	r3, #0
  52:	d008      	beq.n	66 <uDMAChannelAttributeDisable+0x66>
  54:	f24f 033c 	movw	r3, #61500	; 0xf03c
  58:	f2c4 030f 	movt	r3, #16399	; 0x400f
  5c:	687a      	ldr	r2, [r7, #4]
  5e:	2101      	movs	r1, #1
  60:	fa01 f202 	lsl.w	r2, r1, r2
  64:	601a      	str	r2, [r3, #0]
  66:	683b      	ldr	r3, [r7, #0]
  68:	f003 0308 	and.w	r3, r3, #8
  6c:	2b00      	cmp	r3, #0
  6e:	d008      	beq.n	82 <uDMAChannelAttributeDisable+0x82>
  70:	f24f 0324 	movw	r3, #61476	; 0xf024
  74:	f2c4 030f 	movt	r3, #16399	; 0x400f
  78:	687a      	ldr	r2, [r7, #4]
  7a:	2101      	movs	r1, #1
  7c:	fa01 f202 	lsl.w	r2, r1, r2
  80:	601a      	str	r2, [r3, #0]
  82:	370c      	adds	r7, #12
  84:	46bd      	mov	sp, r7
  86:	f85d 7b04 	ldr.w	r7, [sp], #4
  8a:	4770      	bx	lr

Disassembly of section .text.uDMAChannelAttributeGet:

00000000 <uDMAChannelAttributeGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	2300      	movs	r3, #0
   a:	60fb      	str	r3, [r7, #12]
   c:	687b      	ldr	r3, [r7, #4]
   e:	f003 031f 	and.w	r3, r3, #31
  12:	607b      	str	r3, [r7, #4]
  14:	f24f 0318 	movw	r3, #61464	; 0xf018
  18:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1c:	681a      	ldr	r2, [r3, #0]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	2101      	movs	r1, #1
  22:	fa01 f303 	lsl.w	r3, r1, r3
  26:	4013      	ands	r3, r2
  28:	2b00      	cmp	r3, #0
  2a:	d003      	beq.n	34 <uDMAChannelAttributeGet+0x34>
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	f043 0301 	orr.w	r3, r3, #1
  32:	60fb      	str	r3, [r7, #12]
  34:	f24f 0330 	movw	r3, #61488	; 0xf030
  38:	f2c4 030f 	movt	r3, #16399	; 0x400f
  3c:	681a      	ldr	r2, [r3, #0]
  3e:	687b      	ldr	r3, [r7, #4]
  40:	2101      	movs	r1, #1
  42:	fa01 f303 	lsl.w	r3, r1, r3
  46:	4013      	ands	r3, r2
  48:	2b00      	cmp	r3, #0
  4a:	d003      	beq.n	54 <uDMAChannelAttributeGet+0x54>
  4c:	68fb      	ldr	r3, [r7, #12]
  4e:	f043 0302 	orr.w	r3, r3, #2
  52:	60fb      	str	r3, [r7, #12]
  54:	f24f 0338 	movw	r3, #61496	; 0xf038
  58:	f2c4 030f 	movt	r3, #16399	; 0x400f
  5c:	681a      	ldr	r2, [r3, #0]
  5e:	687b      	ldr	r3, [r7, #4]
  60:	2101      	movs	r1, #1
  62:	fa01 f303 	lsl.w	r3, r1, r3
  66:	4013      	ands	r3, r2
  68:	2b00      	cmp	r3, #0
  6a:	d003      	beq.n	74 <uDMAChannelAttributeGet+0x74>
  6c:	68fb      	ldr	r3, [r7, #12]
  6e:	f043 0304 	orr.w	r3, r3, #4
  72:	60fb      	str	r3, [r7, #12]
  74:	f24f 0320 	movw	r3, #61472	; 0xf020
  78:	f2c4 030f 	movt	r3, #16399	; 0x400f
  7c:	681a      	ldr	r2, [r3, #0]
  7e:	687b      	ldr	r3, [r7, #4]
  80:	2101      	movs	r1, #1
  82:	fa01 f303 	lsl.w	r3, r1, r3
  86:	4013      	ands	r3, r2
  88:	2b00      	cmp	r3, #0
  8a:	d003      	beq.n	94 <uDMAChannelAttributeGet+0x94>
  8c:	68fb      	ldr	r3, [r7, #12]
  8e:	f043 0308 	orr.w	r3, r3, #8
  92:	60fb      	str	r3, [r7, #12]
  94:	68fb      	ldr	r3, [r7, #12]
  96:	4618      	mov	r0, r3
  98:	3714      	adds	r7, #20
  9a:	46bd      	mov	sp, r7
  9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  a0:	4770      	bx	lr
  a2:	bf00      	nop

Disassembly of section .text.uDMAChannelControlSet:

00000000 <uDMAChannelControlSet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  10:	607b      	str	r3, [r7, #4]
  12:	f24f 0308 	movw	r3, #61448	; 0xf008
  16:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	60fb      	str	r3, [r7, #12]
  1e:	687b      	ldr	r3, [r7, #4]
  20:	011b      	lsls	r3, r3, #4
  22:	68fa      	ldr	r2, [r7, #12]
  24:	441a      	add	r2, r3
  26:	687b      	ldr	r3, [r7, #4]
  28:	011b      	lsls	r3, r3, #4
  2a:	68f9      	ldr	r1, [r7, #12]
  2c:	440b      	add	r3, r1
  2e:	6899      	ldr	r1, [r3, #8]
  30:	f643 73f7 	movw	r3, #16375	; 0x3ff7
  34:	f2c0 03fc 	movt	r3, #252	; 0xfc
  38:	400b      	ands	r3, r1
  3a:	6839      	ldr	r1, [r7, #0]
  3c:	430b      	orrs	r3, r1
  3e:	6093      	str	r3, [r2, #8]
  40:	3714      	adds	r7, #20
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	bf00      	nop

Disassembly of section .text.uDMAChannelTransferSet:

00000000 <uDMAChannelTransferSet>:
   0:	b480      	push	{r7}
   2:	b089      	sub	sp, #36	; 0x24
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  14:	60fb      	str	r3, [r7, #12]
  16:	f24f 0308 	movw	r3, #61448	; 0xf008
  1a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1e:	681b      	ldr	r3, [r3, #0]
  20:	61fb      	str	r3, [r7, #28]
  22:	68fb      	ldr	r3, [r7, #12]
  24:	011b      	lsls	r3, r3, #4
  26:	69fa      	ldr	r2, [r7, #28]
  28:	4413      	add	r3, r2
  2a:	689b      	ldr	r3, [r3, #8]
  2c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
  30:	f023 0337 	bic.w	r3, r3, #55	; 0x37
  34:	61bb      	str	r3, [r7, #24]
  36:	68fb      	ldr	r3, [r7, #12]
  38:	f003 0320 	and.w	r3, r3, #32
  3c:	2b00      	cmp	r3, #0
  3e:	d009      	beq.n	54 <uDMAChannelTransferSet+0x54>
  40:	68bb      	ldr	r3, [r7, #8]
  42:	2b04      	cmp	r3, #4
  44:	d002      	beq.n	4c <uDMAChannelTransferSet+0x4c>
  46:	68bb      	ldr	r3, [r7, #8]
  48:	2b06      	cmp	r3, #6
  4a:	d103      	bne.n	54 <uDMAChannelTransferSet+0x54>
  4c:	68bb      	ldr	r3, [r7, #8]
  4e:	f043 0301 	orr.w	r3, r3, #1
  52:	60bb      	str	r3, [r7, #8]
  54:	6abb      	ldr	r3, [r7, #40]	; 0x28
  56:	3b01      	subs	r3, #1
  58:	011a      	lsls	r2, r3, #4
  5a:	68bb      	ldr	r3, [r7, #8]
  5c:	4313      	orrs	r3, r2
  5e:	69ba      	ldr	r2, [r7, #24]
  60:	4313      	orrs	r3, r2
  62:	61bb      	str	r3, [r7, #24]
  64:	69bb      	ldr	r3, [r7, #24]
  66:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
  6a:	617b      	str	r3, [r7, #20]
  6c:	697b      	ldr	r3, [r7, #20]
  6e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
  72:	d00c      	beq.n	8e <uDMAChannelTransferSet+0x8e>
  74:	697b      	ldr	r3, [r7, #20]
  76:	0e9b      	lsrs	r3, r3, #26
  78:	617b      	str	r3, [r7, #20]
  7a:	697b      	ldr	r3, [r7, #20]
  7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
  7e:	fa02 f303 	lsl.w	r3, r2, r3
  82:	613b      	str	r3, [r7, #16]
  84:	687a      	ldr	r2, [r7, #4]
  86:	693b      	ldr	r3, [r7, #16]
  88:	4413      	add	r3, r2
  8a:	3b01      	subs	r3, #1
  8c:	607b      	str	r3, [r7, #4]
  8e:	68fb      	ldr	r3, [r7, #12]
  90:	011b      	lsls	r3, r3, #4
  92:	69fa      	ldr	r2, [r7, #28]
  94:	4413      	add	r3, r2
  96:	687a      	ldr	r2, [r7, #4]
  98:	601a      	str	r2, [r3, #0]
  9a:	69bb      	ldr	r3, [r7, #24]
  9c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
  a0:	617b      	str	r3, [r7, #20]
  a2:	697b      	ldr	r3, [r7, #20]
  a4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
  a8:	d01b      	beq.n	e2 <uDMAChannelTransferSet+0xe2>
  aa:	68bb      	ldr	r3, [r7, #8]
  ac:	2b04      	cmp	r3, #4
  ae:	d002      	beq.n	b6 <uDMAChannelTransferSet+0xb6>
  b0:	68bb      	ldr	r3, [r7, #8]
  b2:	2b06      	cmp	r3, #6
  b4:	d108      	bne.n	c8 <uDMAChannelTransferSet+0xc8>
  b6:	68fb      	ldr	r3, [r7, #12]
  b8:	f043 0320 	orr.w	r3, r3, #32
  bc:	011b      	lsls	r3, r3, #4
  be:	69fa      	ldr	r2, [r7, #28]
  c0:	4413      	add	r3, r2
  c2:	330c      	adds	r3, #12
  c4:	603b      	str	r3, [r7, #0]
  c6:	e00c      	b.n	e2 <uDMAChannelTransferSet+0xe2>
  c8:	697b      	ldr	r3, [r7, #20]
  ca:	0f9b      	lsrs	r3, r3, #30
  cc:	617b      	str	r3, [r7, #20]
  ce:	697b      	ldr	r3, [r7, #20]
  d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
  d2:	fa02 f303 	lsl.w	r3, r2, r3
  d6:	613b      	str	r3, [r7, #16]
  d8:	683a      	ldr	r2, [r7, #0]
  da:	693b      	ldr	r3, [r7, #16]
  dc:	4413      	add	r3, r2
  de:	3b01      	subs	r3, #1
  e0:	603b      	str	r3, [r7, #0]
  e2:	68fb      	ldr	r3, [r7, #12]
  e4:	011b      	lsls	r3, r3, #4
  e6:	69fa      	ldr	r2, [r7, #28]
  e8:	4413      	add	r3, r2
  ea:	683a      	ldr	r2, [r7, #0]
  ec:	605a      	str	r2, [r3, #4]
  ee:	68fb      	ldr	r3, [r7, #12]
  f0:	011b      	lsls	r3, r3, #4
  f2:	69fa      	ldr	r2, [r7, #28]
  f4:	4413      	add	r3, r2
  f6:	69ba      	ldr	r2, [r7, #24]
  f8:	609a      	str	r2, [r3, #8]
  fa:	3724      	adds	r7, #36	; 0x24
  fc:	46bd      	mov	sp, r7
  fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 102:	4770      	bx	lr

Disassembly of section .text.uDMAChannelScatterGatherSet:

00000000 <uDMAChannelScatterGatherSet>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fb      	ldr	r3, [r7, #12]
  10:	f003 031f 	and.w	r3, r3, #31
  14:	60fb      	str	r3, [r7, #12]
  16:	f24f 0308 	movw	r3, #61448	; 0xf008
  1a:	f2c4 030f 	movt	r3, #16399	; 0x400f
  1e:	681b      	ldr	r3, [r3, #0]
  20:	617b      	str	r3, [r7, #20]
  22:	687b      	ldr	r3, [r7, #4]
  24:	613b      	str	r3, [r7, #16]
  26:	68fb      	ldr	r3, [r7, #12]
  28:	011b      	lsls	r3, r3, #4
  2a:	697a      	ldr	r2, [r7, #20]
  2c:	441a      	add	r2, r3
  2e:	68bb      	ldr	r3, [r7, #8]
  30:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
  34:	3b01      	subs	r3, #1
  36:	011b      	lsls	r3, r3, #4
  38:	6939      	ldr	r1, [r7, #16]
  3a:	440b      	add	r3, r1
  3c:	330c      	adds	r3, #12
  3e:	6013      	str	r3, [r2, #0]
  40:	68fb      	ldr	r3, [r7, #12]
  42:	011b      	lsls	r3, r3, #4
  44:	697a      	ldr	r2, [r7, #20]
  46:	4413      	add	r3, r2
  48:	68fa      	ldr	r2, [r7, #12]
  4a:	f042 0220 	orr.w	r2, r2, #32
  4e:	0112      	lsls	r2, r2, #4
  50:	6979      	ldr	r1, [r7, #20]
  52:	440a      	add	r2, r1
  54:	320c      	adds	r2, #12
  56:	605a      	str	r2, [r3, #4]
  58:	68fb      	ldr	r3, [r7, #12]
  5a:	011b      	lsls	r3, r3, #4
  5c:	697a      	ldr	r2, [r7, #20]
  5e:	441a      	add	r2, r3
  60:	68bb      	ldr	r3, [r7, #8]
  62:	009b      	lsls	r3, r3, #2
  64:	3b01      	subs	r3, #1
  66:	0119      	lsls	r1, r3, #4
  68:	683b      	ldr	r3, [r7, #0]
  6a:	2b00      	cmp	r3, #0
  6c:	d001      	beq.n	72 <uDMAChannelScatterGatherSet+0x72>
  6e:	2306      	movs	r3, #6
  70:	e000      	b.n	74 <uDMAChannelScatterGatherSet+0x74>
  72:	2304      	movs	r3, #4
  74:	430b      	orrs	r3, r1
  76:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
  7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  7e:	6093      	str	r3, [r2, #8]
  80:	371c      	adds	r7, #28
  82:	46bd      	mov	sp, r7
  84:	f85d 7b04 	ldr.w	r7, [sp], #4
  88:	4770      	bx	lr
  8a:	bf00      	nop

Disassembly of section .text.uDMAChannelSizeGet:

00000000 <uDMAChannelSizeGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   e:	607b      	str	r3, [r7, #4]
  10:	f24f 0308 	movw	r3, #61448	; 0xf008
  14:	f2c4 030f 	movt	r3, #16399	; 0x400f
  18:	681b      	ldr	r3, [r3, #0]
  1a:	60fb      	str	r3, [r7, #12]
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	011b      	lsls	r3, r3, #4
  20:	68fa      	ldr	r2, [r7, #12]
  22:	4413      	add	r3, r2
  24:	689a      	ldr	r2, [r3, #8]
  26:	f643 73f7 	movw	r3, #16375	; 0x3ff7
  2a:	4013      	ands	r3, r2
  2c:	60bb      	str	r3, [r7, #8]
  2e:	68bb      	ldr	r3, [r7, #8]
  30:	2b00      	cmp	r3, #0
  32:	d101      	bne.n	38 <uDMAChannelSizeGet+0x38>
  34:	2300      	movs	r3, #0
  36:	e002      	b.n	3e <uDMAChannelSizeGet+0x3e>
  38:	68bb      	ldr	r3, [r7, #8]
  3a:	091b      	lsrs	r3, r3, #4
  3c:	3301      	adds	r3, #1
  3e:	4618      	mov	r0, r3
  40:	3714      	adds	r7, #20
  42:	46bd      	mov	sp, r7
  44:	f85d 7b04 	ldr.w	r7, [sp], #4
  48:	4770      	bx	lr
  4a:	bf00      	nop

Disassembly of section .text.uDMAChannelModeGet:

00000000 <uDMAChannelModeGet>:
   0:	b480      	push	{r7}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   e:	607b      	str	r3, [r7, #4]
  10:	f24f 0308 	movw	r3, #61448	; 0xf008
  14:	f2c4 030f 	movt	r3, #16399	; 0x400f
  18:	681b      	ldr	r3, [r3, #0]
  1a:	60bb      	str	r3, [r7, #8]
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	011b      	lsls	r3, r3, #4
  20:	68ba      	ldr	r2, [r7, #8]
  22:	4413      	add	r3, r2
  24:	689b      	ldr	r3, [r3, #8]
  26:	f003 0307 	and.w	r3, r3, #7
  2a:	60fb      	str	r3, [r7, #12]
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	f023 0301 	bic.w	r3, r3, #1
  32:	2b04      	cmp	r3, #4
  34:	d004      	beq.n	40 <uDMAChannelModeGet+0x40>
  36:	68fb      	ldr	r3, [r7, #12]
  38:	f023 0301 	bic.w	r3, r3, #1
  3c:	2b06      	cmp	r3, #6
  3e:	d103      	bne.n	48 <uDMAChannelModeGet+0x48>
  40:	68fb      	ldr	r3, [r7, #12]
  42:	f023 0301 	bic.w	r3, r3, #1
  46:	60fb      	str	r3, [r7, #12]
  48:	68fb      	ldr	r3, [r7, #12]
  4a:	4618      	mov	r0, r3
  4c:	3714      	adds	r7, #20
  4e:	46bd      	mov	sp, r7
  50:	f85d 7b04 	ldr.w	r7, [sp], #4
  54:	4770      	bx	lr
  56:	bf00      	nop

Disassembly of section .text.uDMAIntRegister:

00000000 <uDMAIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	6878      	ldr	r0, [r7, #4]
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	6878      	ldr	r0, [r7, #4]
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.uDMAIntUnregister:

00000000 <uDMAIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6878      	ldr	r0, [r7, #4]
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	6878      	ldr	r0, [r7, #4]
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .text.uDMAIntStatus:

00000000 <uDMAIntStatus>:
   0:	b480      	push	{r7}
   2:	af00      	add	r7, sp, #0
   4:	f24f 5304 	movw	r3, #62724	; 0xf504
   8:	f2c4 030f 	movt	r3, #16399	; 0x400f
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.uDMAIntClear:

00000000 <uDMAIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	f24f 5304 	movw	r3, #62724	; 0xf504
   c:	f2c4 030f 	movt	r3, #16399	; 0x400f
  10:	687a      	ldr	r2, [r7, #4]
  12:	601a      	str	r2, [r3, #0]
  14:	370c      	adds	r7, #12
  16:	46bd      	mov	sp, r7
  18:	f85d 7b04 	ldr.w	r7, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.uDMAChannelAssign:

00000000 <uDMAChannelAssign>:
   0:	b480      	push	{r7}
   2:	b087      	sub	sp, #28
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f003 031f 	and.w	r3, r3, #31
   e:	617b      	str	r3, [r7, #20]
  10:	687b      	ldr	r3, [r7, #4]
  12:	0c1b      	lsrs	r3, r3, #16
  14:	607b      	str	r3, [r7, #4]
  16:	697b      	ldr	r3, [r7, #20]
  18:	08da      	lsrs	r2, r3, #3
  1a:	f64f 5344 	movw	r3, #64836	; 0xfd44
  1e:	f2c1 0303 	movt	r3, #4099	; 0x1003
  22:	4413      	add	r3, r2
  24:	009b      	lsls	r3, r3, #2
  26:	613b      	str	r3, [r7, #16]
  28:	697b      	ldr	r3, [r7, #20]
  2a:	f003 0307 	and.w	r3, r3, #7
  2e:	009b      	lsls	r3, r3, #2
  30:	60fb      	str	r3, [r7, #12]
  32:	693b      	ldr	r3, [r7, #16]
  34:	693a      	ldr	r2, [r7, #16]
  36:	6811      	ldr	r1, [r2, #0]
  38:	68fa      	ldr	r2, [r7, #12]
  3a:	200f      	movs	r0, #15
  3c:	fa00 f202 	lsl.w	r2, r0, r2
  40:	43d2      	mvns	r2, r2
  42:	4011      	ands	r1, r2
  44:	68fa      	ldr	r2, [r7, #12]
  46:	6878      	ldr	r0, [r7, #4]
  48:	fa00 f202 	lsl.w	r2, r0, r2
  4c:	430a      	orrs	r2, r1
  4e:	601a      	str	r2, [r3, #0]
  50:	371c      	adds	r7, #28
  52:	46bd      	mov	sp, r7
  54:	f85d 7b04 	ldr.w	r7, [sp], #4
  58:	4770      	bx	lr
  5a:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000053b 	andeq	r0, r0, fp, lsr r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
  10:	0000e501 	andeq	lr, r0, r1, lsl #10
  14:	00026300 	andeq	r6, r2, r0, lsl #6
	...
  24:	025a0200 	subseq	r0, sl, #0, 4
  28:	2c030000 	stccs	0, cr0, [r3], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	ef080103 	svc	0x00080103
  34:	04000000 	streq	r0, [r0], #-0
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	00012d07 	andeq	r2, r1, r7, lsl #26
  44:	02100600 	andseq	r0, r0, #0, 12
  48:	00007e44 	andeq	r7, r0, r4, asr #28
  4c:	03360700 	teqeq	r6, #0, 14
  50:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
  54:	0000007e 	andeq	r0, r0, lr, ror r0
  58:	00150700 	andseq	r0, r5, r0, lsl #14
  5c:	4e020000 	cdpmi	0, 0, cr0, cr2, cr0, {0}
  60:	0000007e 	andeq	r0, r0, lr, ror r0
  64:	007d0704 	rsbseq	r0, sp, r4, lsl #14
  68:	53020000 	movwpl	r0, #8192	; 0x2000
  6c:	00000085 	andeq	r0, r0, r5, lsl #1
  70:	009a0708 	addseq	r0, sl, r8, lsl #14
  74:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
  78:	00000085 	andeq	r0, r0, r5, lsl #1
  7c:	0405000c 	streq	r0, [r5], #-12
  80:	00000084 	andeq	r0, r0, r4, lsl #1
  84:	003e0908 	eorseq	r0, lr, r8, lsl #18
  88:	6c020000 	stcvs	0, cr0, [r2], {-0}
  8c:	02000000 	andeq	r0, r0, #0
  90:	0000455a 	andeq	r4, r0, sl, asr r5
  94:	03430a00 	movteq	r0, #14848	; 0x3a00
  98:	44010000 	strmi	r0, [r1], #-0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00000018 	andeq	r0, r0, r8, lsl r0
  a4:	7f0a9c01 	svcvc	0x000a9c01
  a8:	01000003 	tsteq	r0, r3
  ac:	00000057 	andeq	r0, r0, r7, asr r0
  b0:	00001800 	andeq	r1, r0, r0, lsl #16
  b4:	0b9c0100 	bleq	fe7004bc <uDMAEnable+0xfe7004bc>
  b8:	0000004f 	andeq	r0, r0, pc, asr #32
  bc:	003e6b01 	eorseq	r6, lr, r1, lsl #22
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00180000 	andseq	r0, r8, r0
  c8:	9c010000 	stcls	0, cr0, [r1], {-0}
  cc:	00017f0a 	andeq	r7, r1, sl, lsl #30
  d0:	007f0100 	rsbseq	r0, pc, r0, lsl #2
  d4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	003d0c9c 	mlaseq	sp, ip, ip, r0
  e0:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000028 	andeq	r0, r0, r8, lsr #32
  ec:	01019c01 	tsteq	r1, r1, lsl #24
  f0:	720d0000 	andvc	r0, sp, #0
  f4:	01000003 	tsteq	r0, r3
  f8:	00003e99 	muleq	r0, r9, lr
  fc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 100:	02470c00 	subeq	r0, r7, #0, 24
 104:	b4010000 	strlt	r0, [r1], #-0
 108:	00000000 	andeq	r0, r0, r0
 10c:	00000028 	andeq	r0, r0, r8, lsr #32
 110:	01259c01 	teqeq	r5, r1, lsl #24
 114:	720d0000 	andvc	r0, sp, #0
 118:	01000003 	tsteq	r0, r3
 11c:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
 120:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 124:	02af0e00 	adceq	r0, pc, #0, 28
 128:	cf010000 	svcgt	0x00010000
 12c:	00000025 	andeq	r0, r0, r5, lsr #32
 130:	00000000 	andeq	r0, r0, r0
 134:	00000036 	andeq	r0, r0, r6, lsr r0
 138:	014d9c01 	cmpeq	sp, r1, lsl #24
 13c:	720d0000 	andvc	r0, sp, #0
 140:	01000003 	tsteq	r0, r3
 144:	00003ecf 	andeq	r3, r0, pc, asr #29
 148:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 14c:	03a40c00 			; <UNDEFINED> instruction: 0x03a40c00
 150:	f3010000 	vhadd.u8	d0, d1, d0
 154:	00000000 	andeq	r0, r0, r0
 158:	0000001e 	andeq	r0, r0, lr, lsl r0
 15c:	01719c01 	cmneq	r1, r1, lsl #24
 160:	8b0d0000 	blhi	340008 <uDMAEnable+0x340008>
 164:	01000003 	tsteq	r0, r3
 168:	000171f3 	strdeq	r7, [r1], -r3
 16c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 170:	10040f00 	andne	r0, r4, r0, lsl #30
 174:	0000030d 	andeq	r0, r0, sp, lsl #6
 178:	71010e01 	tstvc	r1, r1, lsl #28
 17c:	00000001 	andeq	r0, r0, r1
 180:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 184:	01000000 	mrseq	r0, (UNDEF: 0)
 188:	0293109c 	addseq	r1, r3, #156	; 0x9c
 18c:	23010000 	movwcs	r0, #4096	; 0x1000
 190:	00017101 	andeq	r7, r1, r1, lsl #2
 194:	00000000 	andeq	r0, r0, r0
 198:	00001800 	andeq	r1, r0, r0, lsl #16
 19c:	119c0100 	orrsne	r0, ip, r0, lsl #2
 1a0:	00000087 	andeq	r0, r0, r7, lsl #1
 1a4:	00014101 	andeq	r4, r1, r1, lsl #2
 1a8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 1ac:	01000000 	mrseq	r0, (UNDEF: 0)
 1b0:	0001c59c 	muleq	r1, ip, r5
 1b4:	03721200 	cmneq	r2, #0, 4
 1b8:	41010000 	mrsmi	r0, (UNDEF: 1)
 1bc:	00003e01 	andeq	r3, r0, r1, lsl #28
 1c0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1c4:	00221100 	eoreq	r1, r2, r0, lsl #2
 1c8:	65010000 	strvs	r0, [r1, #-0]
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	00008c00 	andeq	r8, r0, r0, lsl #24
 1d4:	fa9c0100 	blx	fe7005dc <uDMAEnable+0xfe7005dc>
 1d8:	12000001 	andne	r0, r0, #1
 1dc:	00000372 	andeq	r0, r0, r2, ror r3
 1e0:	3e016501 	cfsh32cc	mvfx6, mvfx1, #1
 1e4:	02000000 	andeq	r0, r0, #0
 1e8:	78127491 	ldmdavc	r2, {r0, r4, r7, sl, ip, sp, lr}
 1ec:	01000001 	tsteq	r0, r1
 1f0:	003e0165 	eorseq	r0, lr, r5, ror #2
 1f4:	91020000 	mrsls	r0, (UNDEF: 2)
 1f8:	fd110070 	ldc2	0, cr0, [r1, #-448]	; 0xfffffe40
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	000001ae 	andeq	r0, r0, lr, lsr #3
 204:	008c0000 	addeq	r0, ip, r0
 208:	9c010000 	stcls	0, cr0, [r1], {-0}
 20c:	0000022f 	andeq	r0, r0, pc, lsr #4
 210:	00037212 	andeq	r7, r3, r2, lsl r2
 214:	01ae0100 			; <UNDEFINED> instruction: 0x01ae0100
 218:	0000003e 	andeq	r0, r0, lr, lsr r0
 21c:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
 220:	00000178 	andeq	r0, r0, r8, ror r1
 224:	3e01ae01 	cdpcc	14, 0, cr10, cr1, cr1, {0}
 228:	02000000 	andeq	r0, r0, #0
 22c:	13007091 	movwne	r7, #145	; 0x91
 230:	000002e3 	andeq	r0, r0, r3, ror #5
 234:	3e01f501 	cfsh32cc	mvfx15, mvfx1, #1
 238:	00000000 	andeq	r0, r0, r0
 23c:	a2000000 	andge	r0, r0, #0
 240:	01000000 	mrseq	r0, (UNDEF: 0)
 244:	0002689c 	muleq	r2, ip, r8
 248:	03721200 	cmneq	r2, #0, 4
 24c:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
 250:	00003e01 	andeq	r3, r0, r1, lsl #28
 254:	6c910200 	lfmvs	f0, 4, [r1], {0}
 258:	00017814 	andeq	r7, r1, r4, lsl r8
 25c:	01f70100 	mvnseq	r0, r0, lsl #2
 260:	0000003e 	andeq	r0, r0, lr, lsr r0
 264:	00749102 	rsbseq	r9, r4, r2, lsl #2
 268:	00032011 	andeq	r2, r3, r1, lsl r0
 26c:	025c0100 	subseq	r0, ip, #0, 2
 270:	00000000 	andeq	r0, r0, r0
 274:	0000004a 	andeq	r0, r0, sl, asr #32
 278:	02ac9c01 	adceq	r9, ip, #256	; 0x100
 27c:	00120000 	andseq	r0, r2, r0
 280:	01000000 	mrseq	r0, (UNDEF: 0)
 284:	003e025c 	eorseq	r0, lr, ip, asr r2
 288:	91020000 	mrsls	r0, (UNDEF: 2)
 28c:	007d126c 	rsbseq	r1, sp, ip, ror #4
 290:	5d010000 	stcpl	0, cr0, [r1, #-0]
 294:	00003e02 	andeq	r3, r0, r2, lsl #28
 298:	68910200 	ldmvs	r1, {r9}
 29c:	00014514 	andeq	r4, r1, r4, lsl r5
 2a0:	025f0100 	subseq	r0, pc, #0, 2
 2a4:	000002ac 	andeq	r0, r0, ip, lsr #5
 2a8:	00749102 	rsbseq	r9, r4, r2, lsl #2
 2ac:	008a0405 	addeq	r0, sl, r5, lsl #8
 2b0:	be110000 	cdplt	0, 1, cr0, cr1, cr0, {0}
 2b4:	01000000 	mrseq	r0, (UNDEF: 0)
 2b8:	000002c8 	andeq	r0, r0, r8, asr #5
 2bc:	01040000 	mrseq	r0, (UNDEF: 4)
 2c0:	9c010000 	stcls	0, cr0, [r1], {-0}
 2c4:	00000350 	andeq	r0, r0, r0, asr r3
 2c8:	00000012 	andeq	r0, r0, r2, lsl r0
 2cc:	02c80100 	sbceq	r0, r8, #0, 2
 2d0:	0000003e 	andeq	r0, r0, lr, lsr r0
 2d4:	12649102 	rsbne	r9, r4, #-2147483648	; 0x80000000
 2d8:	000002d1 	ldrdeq	r0, [r0], -r1
 2dc:	3e02c901 	cdpcc	9, 0, cr12, cr2, cr1, {0}
 2e0:	02000000 	andeq	r0, r0, #0
 2e4:	05126091 	ldreq	r6, [r2, #-145]	; 0x91
 2e8:	01000002 	tsteq	r0, r2
 2ec:	017102c9 	cmneq	r1, r9, asr #5
 2f0:	91020000 	mrsls	r0, (UNDEF: 2)
 2f4:	023d125c 	eorseq	r1, sp, #92, 4	; 0xc0000005
 2f8:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
 2fc:	00017102 	andeq	r7, r1, r2, lsl #2
 300:	58910200 	ldmpl	r1, {r9}
 304:	00014a12 	andeq	r4, r1, r2, lsl sl
 308:	02ca0100 	sbceq	r0, sl, #0, 2
 30c:	0000003e 	andeq	r0, r0, lr, lsr r0
 310:	14009102 	strne	r9, [r0], #-258	; 0x102
 314:	0000038b 	andeq	r0, r0, fp, lsl #7
 318:	ac02cc01 	stcge	12, cr12, [r2], {1}
 31c:	02000002 	andeq	r0, r0, #2
 320:	7d147491 	cfldrsvc	mvf7, [r4, #-580]	; 0xfffffdbc
 324:	01000000 	mrseq	r0, (UNDEF: 0)
 328:	003e02cd 	eorseq	r0, lr, sp, asr #5
 32c:	91020000 	mrsls	r0, (UNDEF: 2)
 330:	013f1470 	teqeq	pc, r0, ror r4	; <UNPREDICTABLE>
 334:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
 338:	00003e02 	andeq	r3, r0, r2, lsl #28
 33c:	6c910200 	lfmvs	f0, 4, [r1], {0}
 340:	0001f714 	andeq	pc, r1, r4, lsl r7	; <UNPREDICTABLE>
 344:	02cf0100 	sbceq	r0, pc, #0, 2
 348:	0000003e 	andeq	r0, r0, lr, lsr r0
 34c:	00689102 	rsbeq	r9, r8, r2, lsl #2
 350:	0000a211 	andeq	sl, r0, r1, lsl r2
 354:	035f0100 	cmpeq	pc, #0, 2
 358:	00000000 	andeq	r0, r0, r0
 35c:	0000008a 	andeq	r0, r0, sl, lsl #1
 360:	03c19c01 	biceq	r9, r1, #256	; 0x100
 364:	72120000 	andsvc	r0, r2, #0
 368:	01000003 	tsteq	r0, r3
 36c:	003e035f 	eorseq	r0, lr, pc, asr r3
 370:	91020000 	mrsls	r0, (UNDEF: 2)
 374:	034e126c 	movteq	r1, #57964	; 0xe26c
 378:	5f010000 	svcpl	0x00010000
 37c:	0003c103 	andeq	ip, r3, r3, lsl #2
 380:	68910200 	ldmvs	r1, {r9}
 384:	0002d812 	andeq	sp, r2, r2, lsl r8
 388:	03600100 	cmneq	r0, #0, 2
 38c:	00000171 	andeq	r0, r0, r1, ror r1
 390:	12649102 	rsbne	r9, r4, #-2147483648	; 0x80000000
 394:	000002c4 	andeq	r0, r0, r4, asr #5
 398:	3e036001 	cdpcc	0, 0, cr6, cr3, cr1, {0}
 39c:	02000000 	andeq	r0, r0, #0
 3a0:	8b146091 	blhi	51824c <uDMAEnable+0x51824c>
 3a4:	01000003 	tsteq	r0, r3
 3a8:	02ac0362 	adceq	r0, ip, #-2013265919	; 0x88000001
 3ac:	91020000 	mrsls	r0, (UNDEF: 2)
 3b0:	035a1474 	cmpeq	sl, #116, 8	; 0x74000000
 3b4:	63010000 	movwvs	r0, #4096	; 0x1000
 3b8:	0002ac03 	andeq	sl, r2, r3, lsl #24
 3bc:	70910200 	addsvc	r0, r1, r0, lsl #4
 3c0:	07040300 	streq	r0, [r4, -r0, lsl #6]
 3c4:	00000222 	andeq	r0, r0, r2, lsr #4
 3c8:	00020f13 	andeq	r0, r2, r3, lsl pc
 3cc:	03ad0100 			; <UNDEFINED> instruction: 0x03ad0100
 3d0:	0000003e 	andeq	r0, r0, lr, lsr r0
 3d4:	00000000 	andeq	r0, r0, r0
 3d8:	0000004a 	andeq	r0, r0, sl, asr #32
 3dc:	04109c01 	ldreq	r9, [r0], #-3073	; 0xc01
 3e0:	00120000 	andseq	r0, r2, r0
 3e4:	01000000 	mrseq	r0, (UNDEF: 0)
 3e8:	003e03ad 	eorseq	r0, lr, sp, lsr #7
 3ec:	91020000 	mrsls	r0, (UNDEF: 2)
 3f0:	038b146c 	orreq	r1, fp, #108, 8	; 0x6c000000
 3f4:	af010000 	svcge	0x00010000
 3f8:	0002ac03 	andeq	sl, r2, r3, lsl #24
 3fc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 400:	00007d14 	andeq	r7, r0, r4, lsl sp
 404:	03b00100 	movseq	r0, #0, 2
 408:	0000003e 	andeq	r0, r0, lr, lsr r0
 40c:	00709102 	rsbseq	r9, r0, r2, lsl #2
 410:	0003b713 	andeq	fp, r3, r3, lsl r7
 414:	03f30100 	mvnseq	r0, #0, 2
 418:	0000003e 	andeq	r0, r0, lr, lsr r0
 41c:	00000000 	andeq	r0, r0, r0
 420:	00000056 	andeq	r0, r0, r6, asr r0
 424:	04589c01 	ldrbeq	r9, [r8], #-3073	; 0xc01
 428:	00120000 	andseq	r0, r2, r0
 42c:	01000000 	mrseq	r0, (UNDEF: 0)
 430:	003e03f3 	ldrshteq	r0, [lr], -r3
 434:	91020000 	mrsls	r0, (UNDEF: 2)
 438:	038b146c 	orreq	r1, fp, #108, 8	; 0x6c000000
 43c:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
 440:	0002ac03 	andeq	sl, r2, r3, lsl #24
 444:	70910200 	addsvc	r0, r1, r0, lsl #4
 448:	00007d14 	andeq	r7, r0, r4, lsl sp
 44c:	03f60100 	mvnseq	r0, #0, 2
 450:	0000003e 	andeq	r0, r0, lr, lsr r0
 454:	00749102 	rsbseq	r9, r4, r2, lsl #2
 458:	0000d515 	andeq	sp, r0, r5, lsl r5
 45c:	043c0100 	ldrteq	r0, [ip], #-256	; 0x100
 460:	00000000 	andeq	r0, r0, r0
 464:	0000001e 	andeq	r0, r0, lr, lsl r0
 468:	048d9c01 	streq	r9, [sp], #3073	; 0xc01
 46c:	6b120000 	blvs	480008 <uDMAEnable+0x480008>
 470:	01000001 	tsteq	r0, r1
 474:	003e043c 	eorseq	r0, lr, ip, lsr r4
 478:	91020000 	mrsls	r0, (UNDEF: 2)
 47c:	01221274 	teqeq	r2, r4, ror r2
 480:	3c010000 	stccc	0, cr0, [r1], {-0}
 484:	00003804 	andeq	r3, r0, r4, lsl #16
 488:	70910200 	addsvc	r0, r1, r0, lsl #4
 48c:	01591500 	cmpeq	r9, r0, lsl #10
 490:	61010000 	mrsvs	r0, (UNDEF: 1)
 494:	00000004 	andeq	r0, r0, r4
 498:	00001a00 	andeq	r1, r0, r0, lsl #20
 49c:	b39c0100 	orrslt	r0, ip, #0, 2
 4a0:	12000004 	andne	r0, r0, #4
 4a4:	0000016b 	andeq	r0, r0, fp, ror #2
 4a8:	3e046101 	adfccs	f6, f4, f1
 4ac:	02000000 	andeq	r0, r0, #0
 4b0:	10007491 	mulne	r0, r1, r4
 4b4:	0000022f 	andeq	r0, r0, pc, lsr #4
 4b8:	3e048201 	cdpcc	2, 0, cr8, cr4, cr1, {0}
 4bc:	00000000 	andeq	r0, r0, r0
 4c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 4c4:	01000000 	mrseq	r0, (UNDEF: 0)
 4c8:	0365119c 	cmneq	r5, #156, 2	; 0x27
 4cc:	9f010000 	svcls	0x00010000
 4d0:	00000004 	andeq	r0, r0, r4
 4d4:	00001e00 	andeq	r1, r0, r0, lsl #28
 4d8:	ef9c0100 	svc	0x009c0100
 4dc:	12000004 	andne	r0, r0, #4
 4e0:	00000194 	muleq	r0, r4, r1
 4e4:	3e049f01 	cdpcc	15, 0, cr9, cr4, cr1, {0}
 4e8:	02000000 	andeq	r0, r0, #0
 4ec:	16007491 			; <UNDEFINED> instruction: 0x16007491
 4f0:	000002fb 	strdeq	r0, [r0], -fp
 4f4:	0004c101 	andeq	ip, r4, r1, lsl #2
 4f8:	5a000000 	bpl	500 <.debug_info+0x500>
 4fc:	01000000 	mrseq	r0, (UNDEF: 0)
 500:	0062129c 	mlseq	r2, ip, r2, r1
 504:	c1010000 	mrsgt	r0, (UNDEF: 1)
 508:	00003e04 	andeq	r3, r0, r4, lsl #28
 50c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
 510:	00011914 	andeq	r1, r1, r4, lsl r9
 514:	04c30100 	strbeq	r0, [r3], #256	; 0x100
 518:	0000003e 	andeq	r0, r0, lr, lsr r0
 51c:	14709102 	ldrbtne	r9, [r0], #-258	; 0x102
 520:	00000399 	muleq	r0, r9, r3
 524:	3e04c401 	cdpcc	4, 0, cr12, cr4, cr1, {0}
 528:	02000000 	andeq	r0, r0, #0
 52c:	72146c91 	andsvc	r6, r4, #37120	; 0x9100
 530:	01000003 	tsteq	r0, r3
 534:	003e04c5 	eorseq	r0, lr, r5, asr #9
 538:	91020000 	mrsls	r0, (UNDEF: 2)
 53c:	Address 0x0000053c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <uDMAEnable+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <uDMAEnable+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0b0b0113 	bleq	2c0490 <uDMAEnable+0x2c0490>
  40:	0b3b0b3a 	bleq	ec2d30 <uDMAEnable+0xec2d30>
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	03000d07 	movweq	r0, #3335	; 0xd07
  4c:	3b0b3a0e 	blcc	2ce88c <uDMAEnable+0x2ce88c>
  50:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  54:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  58:	00000035 	andeq	r0, r0, r5, lsr r0
  5c:	49003509 	stmdbmi	r0, {r0, r3, r8, sl, ip, sp}
  60:	0a000013 	beq	b4 <.debug_abbrev+0xb4>
  64:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  68:	0b3a0e03 	bleq	e8387c <uDMAEnable+0xe8387c>
  6c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	0b000019 	bleq	e4 <.debug_abbrev+0xe4>
  7c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  80:	0b3a0e03 	bleq	e83894 <uDMAEnable+0xe83894>
  84:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  88:	01111349 	tsteq	r1, r9, asr #6
  8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  90:	00194297 	mulseq	r9, r7, r2
  94:	012e0c00 	teqeq	lr, r0, lsl #24
  98:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  9c:	0b3b0b3a 	bleq	ec2d8c <uDMAEnable+0xec2d8c>
  a0:	01111927 	tsteq	r1, r7, lsr #18
  a4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  a8:	01194297 			; <UNDEFINED> instruction: 0x01194297
  ac:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  b4:	0b3b0b3a 	bleq	ec2da4 <uDMAEnable+0xec2da4>
  b8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  bc:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  c0:	03193f01 	tsteq	r9, #1, 30
  c4:	3b0b3a0e 	blcc	2ce904 <uDMAEnable+0x2ce904>
  c8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  d0:	97184006 	ldrls	r4, [r8, -r6]
  d4:	13011942 	movwne	r1, #6466	; 0x1942
  d8:	0f0f0000 	svceq	0x000f0000
  dc:	000b0b00 	andeq	r0, fp, r0, lsl #22
  e0:	002e1000 	eoreq	r1, lr, r0
  e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  ec:	13491927 	movtne	r1, #39207	; 0x9927
  f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f8:	11000019 	tstne	r0, r9, lsl r0
  fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 100:	0b3a0e03 	bleq	e83914 <uDMAEnable+0xe83914>
 104:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 108:	06120111 			; <UNDEFINED> instruction: 0x06120111
 10c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 110:	00130119 	andseq	r0, r3, r9, lsl r1
 114:	00051200 	andeq	r1, r5, r0, lsl #4
 118:	0b3a0e03 	bleq	e8392c <uDMAEnable+0xe8392c>
 11c:	1349053b 	movtne	r0, #38203	; 0x953b
 120:	00001802 	andeq	r1, r0, r2, lsl #16
 124:	3f012e13 	svccc	0x00012e13
 128:	3a0e0319 	bcc	380d94 <uDMAEnable+0x380d94>
 12c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 130:	11134919 	tstne	r3, r9, lsl r9
 134:	40061201 	andmi	r1, r6, r1, lsl #4
 138:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 13c:	00001301 	andeq	r1, r0, r1, lsl #6
 140:	03003414 	movweq	r3, #1044	; 0x414
 144:	3b0b3a0e 	blcc	2ce984 <uDMAEnable+0x2ce984>
 148:	02134905 	andseq	r4, r3, #81920	; 0x14000
 14c:	15000018 	strne	r0, [r0, #-24]
 150:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 154:	0b3a0e03 	bleq	e83968 <uDMAEnable+0xe83968>
 158:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 15c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 160:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 164:	00130119 	andseq	r0, r3, r9, lsl r1
 168:	012e1600 	teqeq	lr, r0, lsl #12
 16c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 174:	01111927 	tsteq	r1, r7, lsr #18
 178:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 17c:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000d4 	ldrdeq	r0, [r0], -r4
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000018 	andeq	r0, r0, r8, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000028 	andeq	r0, r0, r8, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000028 	andeq	r0, r0, r8, lsr #32
  40:	00000000 	andeq	r0, r0, r0
  44:	00000036 	andeq	r0, r0, r6, lsr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001e 	andeq	r0, r0, lr, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000018 	andeq	r0, r0, r8, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000028 	andeq	r0, r0, r8, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000008c 	andeq	r0, r0, ip, lsl #1
  70:	00000000 	andeq	r0, r0, r0
  74:	0000008c 	andeq	r0, r0, ip, lsl #1
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000a2 	andeq	r0, r0, r2, lsr #1
  80:	00000000 	andeq	r0, r0, r0
  84:	0000004a 	andeq	r0, r0, sl, asr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000104 	andeq	r0, r0, r4, lsl #2
  90:	00000000 	andeq	r0, r0, r0
  94:	0000008a 	andeq	r0, r0, sl, lsl #1
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000004a 	andeq	r0, r0, sl, asr #32
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000056 	andeq	r0, r0, r6, asr r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0000001e 	andeq	r0, r0, lr, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000001a 	andeq	r0, r0, sl, lsl r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	0000001e 	andeq	r0, r0, lr, lsl r0
  c8:	00000000 	andeq	r0, r0, r0
  cc:	0000005a 	andeq	r0, r0, sl, asr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000018 	andeq	r0, r0, r8, lsl r0
   8:	00000000 	andeq	r0, r0, r0
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000018 	andeq	r0, r0, r8, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	00000000 	andeq	r0, r0, r0
  24:	00000028 	andeq	r0, r0, r8, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000028 	andeq	r0, r0, r8, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000036 	andeq	r0, r0, r6, lsr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000008c 	andeq	r0, r0, ip, lsl #1
  60:	00000000 	andeq	r0, r0, r0
  64:	0000008c 	andeq	r0, r0, ip, lsl #1
  68:	00000000 	andeq	r0, r0, r0
  6c:	000000a2 	andeq	r0, r0, r2, lsr #1
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000104 	andeq	r0, r0, r4, lsl #2
  80:	00000000 	andeq	r0, r0, r0
  84:	0000008a 	andeq	r0, r0, sl, lsl #1
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000004a 	andeq	r0, r0, sl, asr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	00000056 	andeq	r0, r0, r6, asr r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000001e 	andeq	r0, r0, lr, lsl r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	0000001a 	andeq	r0, r0, sl, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000018 	andeq	r0, r0, r8, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000001e 	andeq	r0, r0, lr, lsl r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000005a 	andeq	r0, r0, sl, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002a6 	andeq	r0, r0, r6, lsr #5
   4:	00420002 	subeq	r0, r2, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	6d647500 	cfstr64vs	mvdx7, [r4, #-0]
  2c:	00632e61 	rsbeq	r2, r3, r1, ror #28
  30:	75000001 	strvc	r0, [r0, #-1]
  34:	2e616d64 	cdpcs	13, 6, cr6, cr1, cr4, {3}
  38:	00010068 	andeq	r0, r1, r8, rrx
  3c:	5f776800 	svcpl	0x00776800
  40:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  44:	00682e73 	rsbeq	r2, r8, r3, ror lr
  48:	00000002 	andeq	r0, r0, r2
  4c:	00020500 	andeq	r0, r2, r0, lsl #10
  50:	03000000 	movweq	r0, #0
  54:	320100c4 	andcc	r0, r1, #196	; 0xc4
  58:	00040267 	andeq	r0, r4, r7, ror #4
  5c:	05000101 	streq	r0, [r0, #-257]	; 0x101
  60:	00000002 	andeq	r0, r0, r2
  64:	00d70300 	sbcseq	r0, r7, r0, lsl #6
  68:	02673201 	rsbeq	r3, r7, #268435456	; 0x10000000
  6c:	01010004 	tsteq	r1, r4
  70:	00020500 	andeq	r0, r2, r0, lsl #10
  74:	03000000 	movweq	r0, #0
  78:	320100eb 	andcc	r0, r1, #235	; 0xeb
  7c:	00050259 	andeq	r0, r5, r9, asr r2
  80:	05000101 	streq	r0, [r0, #-257]	; 0x101
  84:	00000002 	andeq	r0, r0, r2
  88:	00ff0300 	rscseq	r0, pc, r0, lsl #6
  8c:	02673201 	rsbeq	r3, r7, #268435456	; 0x10000000
  90:	01010004 	tsteq	r1, r4
  94:	00020500 	andeq	r0, r2, r0, lsl #10
  98:	03000000 	movweq	r0, #0
  9c:	03010199 	movweq	r0, #4505	; 0x1199
  a0:	02ad4a09 	adceq	r4, sp, #36864	; 0x9000
  a4:	01010005 	tsteq	r1, r5
  a8:	00020500 	andeq	r0, r2, r0, lsl #10
  ac:	03000000 	movweq	r0, #0
  b0:	030101b4 	movweq	r0, #4532	; 0x11b4
  b4:	02ad4a09 	adceq	r4, sp, #36864	; 0x9000
  b8:	01010005 	tsteq	r1, r5
  bc:	00020500 	andeq	r0, r2, r0, lsl #10
  c0:	03000000 	movweq	r0, #0
  c4:	030101cf 	movweq	r0, #4559	; 0x11cf
  c8:	65594a0a 	ldrbvs	r4, [r9, #-2570]	; 0xa0a
  cc:	06025921 	streq	r5, [r2], -r1, lsr #18
  d0:	00010100 	andeq	r0, r1, r0, lsl #2
  d4:	00000205 	andeq	r0, r0, r5, lsl #4
  d8:	f3030000 	vhadd.u8	d0, d3, d0
  dc:	0b030101 	bleq	c04e8 <uDMAEnable+0xc04e8>
  e0:	0502674a 	streq	r6, [r2, #-1866]	; 0x74a
  e4:	00010100 	andeq	r0, r1, r0, lsl #2
  e8:	00000205 	andeq	r0, r0, r5, lsl #4
  ec:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
  f0:	59330102 	ldmdbpl	r3!, {r1, r8}
  f4:	01000502 	tsteq	r0, r2, lsl #10
  f8:	02050001 	andeq	r0, r5, #1
  fc:	00000000 	andeq	r0, r0, r0
 100:	0102a303 	tsteq	r2, r3, lsl #6
 104:	05025933 	streq	r5, [r2, #-2355]	; 0x933
 108:	00010100 	andeq	r0, r1, r0, lsl #2
 10c:	00000205 	andeq	r0, r0, r5, lsl #4
 110:	c1030000 	mrsgt	r0, (UNDEF: 3)
 114:	09030102 	stmdbeq	r3, {r1, r8}
 118:	0502ad4a 	streq	sl, [r2, #-3402]	; 0xd4a
 11c:	00010100 	andeq	r0, r1, r0, lsl #2
 120:	00000205 	andeq	r0, r0, r5, lsl #4
 124:	e5030000 	str	r0, [r3, #-0]
 128:	0d030102 	stfeqs	f0, [r3, #-8]
 12c:	975a4f58 			; <UNDEFINED> instruction: 0x975a4f58
 130:	965a965a 			; <UNDEFINED> instruction: 0x965a965a
 134:	0502925a 	streq	r9, [r2, #-602]	; 0x25a
 138:	00010100 	andeq	r0, r1, r0, lsl #2
 13c:	00000205 	andeq	r0, r0, r5, lsl #4
 140:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
 144:	0d030103 	stfeqs	f0, [r3, #-12]
 148:	975a4f58 			; <UNDEFINED> instruction: 0x975a4f58
 14c:	965a965a 			; <UNDEFINED> instruction: 0x965a965a
 150:	0502925a 	streq	r9, [r2, #-602]	; 0x25a
 154:	00010100 	andeq	r0, r1, r0, lsl #2
 158:	00000205 	andeq	r0, r0, r5, lsl #4
 15c:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
 160:	034b0103 	movteq	r0, #45315	; 0xb103
 164:	bc4f2e0c 	mcrrlt	14, 0, r2, pc, cr12
 168:	bc50bc50 	mrrclt	12, 5, fp, r0, cr0
 16c:	2150bc50 	cmpcs	r0, r0, asr ip
 170:	01000602 	tsteq	r0, r2, lsl #12
 174:	02050001 	andeq	r0, r5, #1
 178:	00000000 	andeq	r0, r0, r0
 17c:	0104dd03 	tsteq	r4, r3, lsl #26
 180:	4f580e03 	svcmi	0x00580e03
 184:	03a44b6c 			; <UNDEFINED> instruction: 0x03a44b6c
 188:	09032e79 	stmdbeq	r3, {r0, r3, r4, r5, r6, r9, sl, fp, sp}
 18c:	00050220 	andeq	r0, r5, r0, lsr #4
 190:	05000101 	streq	r0, [r0, #-257]	; 0x101
 194:	00000002 	andeq	r0, r0, r2
 198:	05ca0300 	strbeq	r0, [sl, #768]	; 0x300
 19c:	74150301 	ldrvc	r0, [r5], #-769	; 0x301
 1a0:	5aa46c4f 	bpl	fe91b2e4 <uDMAEnable+0xfe91b2e4>
 1a4:	01040200 	mrseq	r0, R12_usr
 1a8:	3f063c06 	svccc	0x00063c06
 1ac:	4c518752 	mrrcmi	7, 5, r8, r1, cr2
 1b0:	6c5e593d 	mrrcvs	9, 3, r5, lr, cr13
 1b4:	02005251 	andeq	r5, r0, #268435461	; 0x10000005
 1b8:	3c060104 	stfccs	f0, [r6], {4}
 1bc:	03654006 	cmneq	r5, #6
 1c0:	593d3c09 	ldmdbpl	sp!, {r0, r3, sl, fp, ip, sp}
 1c4:	02676b5f 	rsbeq	r6, r7, #97280	; 0x17c00
 1c8:	01010005 	tsteq	r1, r5
 1cc:	00020500 	andeq	r0, r2, r0, lsl #10
 1d0:	03000000 	movweq	r0, #0
 1d4:	030106e0 	movweq	r0, #5856	; 0x16e0
 1d8:	6b4f7412 	blvs	13dd228 <uDMAEnable+0x13dd228>
 1dc:	27814b34 			; <UNDEFINED> instruction: 0x27814b34
 1e0:	0903734b 	stmdbeq	r3, {r0, r1, r3, r6, r8, r9, ip, sp, lr}
 1e4:	02004e20 	andeq	r4, r0, #32, 28	; 0x200
 1e8:	74060104 	strvc	r0, [r6], #-260	; 0x104
 1ec:	02040200 	andeq	r0, r4, #0, 4
 1f0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
 1f4:	02002003 	andeq	r2, r0, #3
 1f8:	54060304 	strpl	r0, [r6], #-772	; 0x304
 1fc:	03040200 	movweq	r0, #16896	; 0x4200
 200:	00050227 	andeq	r0, r5, r7, lsr #4
 204:	05000101 	streq	r0, [r0, #-257]	; 0x101
 208:	00000002 	andeq	r0, r0, r2
 20c:	07ad0300 	streq	r0, [sp, r0, lsl #6]!
 210:	4a0f0301 	bmi	3c0e1c <uDMAEnable+0x3c0e1c>
 214:	3e976c4f 	cdpcc	12, 9, cr6, cr7, cr15, {2}
 218:	3e2e0c03 	cdpcc	12, 2, cr0, cr14, cr3, {0}
 21c:	01000602 	tsteq	r0, r2, lsl #12
 220:	02050001 	andeq	r0, r5, #1
 224:	00000000 	andeq	r0, r0, r0
 228:	0107f303 	tsteq	r7, r3, lsl #6
 22c:	4f4a0f03 	svcmi	0x004a0f03
 230:	0200886b 	andeq	r8, r0, #7012352	; 0x6b0000
 234:	00590104 	subseq	r0, r9, r4, lsl #2
 238:	3b010402 	blcc	41248 <uDMAEnable+0x41248>
 23c:	02215031 	eoreq	r5, r1, #49	; 0x31
 240:	01010006 	tsteq	r1, r6
 244:	00020500 	andeq	r0, r2, r0, lsl #10
 248:	03000000 	movweq	r0, #0
 24c:	030108bc 	movweq	r0, #6332	; 0x18bc
 250:	3d4f580a 	stclcc	8, cr5, [pc, #-40]	; 230 <.debug_line+0x230>
 254:	01000302 	tsteq	r0, r2, lsl #6
 258:	02050001 	andeq	r0, r5, #1
 25c:	00000000 	andeq	r0, r0, r0
 260:	0108e103 	tsteq	r8, r3, lsl #2
 264:	023d414e 	eorseq	r4, sp, #-2147483629	; 0x80000013
 268:	01010003 	tsteq	r1, r3
 26c:	00020500 	andeq	r0, r2, r0, lsl #10
 270:	03000000 	movweq	r0, #0
 274:	34010982 	strcc	r0, [r1], #-2434	; 0x982
 278:	00050259 	andeq	r0, r5, r9, asr r2
 27c:	05000101 	streq	r0, [r0, #-257]	; 0x101
 280:	00000002 	andeq	r0, r0, r2
 284:	099f0300 	ldmibeq	pc, {r8, r9}	; <UNPREDICTABLE>
 288:	02674f01 	rsbeq	r4, r7, #1, 30
 28c:	01010005 	tsteq	r1, r5
 290:	00020500 	andeq	r0, r2, r0, lsl #10
 294:	03000000 	movweq	r0, #0
 298:	030109c1 	movweq	r0, #6593	; 0x19c1
 29c:	424b4a0e 	submi	r4, fp, #57344	; 0xe000
 2a0:	49915d91 	ldmibmi	r1, {r0, r4, r7, r8, sl, fp, ip, lr}
 2a4:	00050230 	andeq	r0, r5, r0, lsr r2
 2a8:	Address 0x000002a8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	68436c75 	stmdavs	r3, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
   4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
   8:	7274536c 	rsbsvc	r5, r4, #108, 6	; 0xb0000001
   c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
  10:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
  14:	44767000 	ldrbtmi	r7, [r6], #-0
  18:	6e457473 	mcrvs	4, 2, r7, cr5, cr3, {3}
  1c:	64644164 	strbtvs	r4, [r4], #-356	; 0x164
  20:	44750072 	ldrbtmi	r0, [r5], #-114	; 0x72
  24:	6843414d 	stmdavs	r3, {r0, r2, r3, r6, r8, lr}^
  28:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
  2c:	7474416c 	ldrbtvc	r4, [r4], #-364	; 0x16c
  30:	75626972 	strbvc	r6, [r2, #-2418]!	; 0x972
  34:	6e456574 	mcrvs	5, 2, r6, cr5, cr4, {3}
  38:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
  3c:	4d447500 	cfstr64mi	mvdx7, [r4, #-0]
  40:	61684341 	cmnvs	r8, r1, asr #6
  44:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
  48:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  4c:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
  50:	45414d44 	strbmi	r4, [r1, #-3396]	; 0xd44
  54:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
  58:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
  5c:	65477375 	strbvs	r7, [r7, #-885]	; 0x375
  60:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
  64:	7070614d 	rsbsvc	r6, r0, sp, asr #2
  68:	00676e69 	rsbeq	r6, r7, r9, ror #28
  6c:	414d4474 	hvcmi	54340	; 0xd444
  70:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
  74:	546c6f72 	strbtpl	r6, [ip], #-3954	; 0xf72
  78:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
  7c:	436c7500 	cmnmi	ip, #0, 10
  80:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  84:	75006c6f 	strvc	r6, [r0, #-3183]	; 0xc6f
  88:	43414d44 	movtmi	r4, #7492	; 0x1d44
  8c:	6e6e6168 	powvsez	f6, f6, #0.0
  90:	65526c65 	ldrbvs	r6, [r2, #-3173]	; 0xc65
  94:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
  98:	6c750074 	ldclvs	0, cr0, [r5], #-464	; 0xfffffe30
  9c:	72617053 	rsbvc	r7, r1, #83	; 0x53
  a0:	44750065 	ldrbtmi	r0, [r5], #-101	; 0x65
  a4:	6843414d 	stmdavs	r3, {r0, r2, r3, r6, r8, lr}^
  a8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
  ac:	6163536c 	cmnvs	r3, ip, ror #6
  b0:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
  b4:	68746147 	ldmdavs	r4!, {r0, r1, r2, r6, r8, sp, lr}^
  b8:	65537265 	ldrbvs	r7, [r3, #-613]	; 0x265
  bc:	44750074 	ldrbtmi	r0, [r5], #-116	; 0x74
  c0:	6843414d 	stmdavs	r3, {r0, r2, r3, r6, r8, lr}^
  c4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
  c8:	6172546c 	cmnvs	r2, ip, ror #8
  cc:	6566736e 	strbvs	r7, [r6, #-878]!	; 0x36e
  d0:	74655372 	strbtvc	r5, [r5], #-882	; 0x372
  d4:	4d447500 	cfstr64mi	mvdx7, [r4, #-0]
  d8:	746e4941 	strbtvc	r4, [lr], #-2369	; 0x941
  dc:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
  e0:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
  e4:	2f2e2e00 	svccs	0x002e2e00
  e8:	616d6475 	smcvs	54853	; 0xd645
  ec:	7500632e 	strvc	r6, [r0, #-814]	; 0x32e
  f0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	4d447500 	cfstr64mi	mvdx7, [r4, #-0]
 100:	61684341 	cmnvs	r8, r1, asr #6
 104:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 108:	72747441 	rsbsvc	r7, r4, #1090519040	; 0x41000000
 10c:	74756269 	ldrbtvc	r6, [r5], #-617	; 0x269
 110:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
 114:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 118:	4d6c7500 	cfstr64mi	mvdx7, [ip, #-0]
 11c:	65527061 	ldrbvs	r7, [r2, #-97]	; 0x61
 120:	66700067 	ldrbtvs	r0, [r0], -r7, rrx
 124:	6e61486e 	cdpvs	8, 6, cr4, cr1, cr14, {3}
 128:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 12c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 130:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 134:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 138:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 13c:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
 140:	636e496c 	cmnvs	lr, #108, 18	; 0x1b0000
 144:	74437000 	strbvc	r7, [r3], #-0
 148:	6c75006c 	ldclvs	0, cr0, [r5], #-432	; 0xfffffe50
 14c:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
 150:	72656673 	rsbvc	r6, r5, #120586240	; 0x7300000
 154:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
 158:	4d447500 	cfstr64mi	mvdx7, [r4, #-0]
 15c:	746e4941 	strbtvc	r4, [lr], #-2369	; 0x941
 160:	65726e55 	ldrbvs	r6, [r2, #-3669]!	; 0xe55
 164:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
 168:	75007265 	strvc	r7, [r0, #-613]	; 0x265
 16c:	746e496c 	strbtvc	r4, [lr], #-2412	; 0x96c
 170:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 174:	006c656e 	rsbeq	r6, ip, lr, ror #10
 178:	74416c75 	strbvc	r6, [r1], #-3189	; 0xc75
 17c:	75007274 	strvc	r7, [r0, #-628]	; 0x274
 180:	45414d44 	strbmi	r4, [r1, #-3396]	; 0xd44
 184:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 188:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
 18c:	6c437375 	mcrrvs	3, 7, r7, r3, cr5
 190:	00726165 	rsbseq	r6, r2, r5, ror #2
 194:	68436c75 	stmdavs	r3, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 198:	614d6e61 	cmpvs	sp, r1, ror #28
 19c:	47006b73 	smlsdxmi	r0, r3, fp, r6
 1a0:	4320554e 	teqmi	r0, #327155712	; 0x13800000
 1a4:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
 1a8:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
 1ac:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
 1b0:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
 1b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
 1b8:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
 1bc:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
 1c0:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
 1c4:	4f2d2067 	svcmi	0x002d2067
 1c8:	732d2030 	teqvc	sp, #48	; 0x30
 1cc:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
 1d0:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
 1d4:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 1d8:	6f697463 	svcvs	0x00697463
 1dc:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
 1e0:	6f697463 	svcvs	0x00697463
 1e4:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 1e8:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
 1ec:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
 1f0:	6f697463 	svcvs	0x00697463
 1f4:	7500736e 	strvc	r7, [r0, #-878]	; 0x36e
 1f8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
 1fc:	42726566 	rsbsmi	r6, r2, #427819008	; 0x19800000
 200:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
 204:	53767000 	cmnpl	r6, #0
 208:	64416372 	strbvs	r6, [r1], #-882	; 0x372
 20c:	75007264 	strvc	r7, [r0, #-612]	; 0x264
 210:	43414d44 	movtmi	r4, #7492	; 0x1d44
 214:	6e6e6168 	powvsez	f6, f6, #0.0
 218:	69536c65 	ldmdbvs	r3, {r0, r2, r5, r6, sl, fp, sp, lr}^
 21c:	6547657a 	strbvs	r6, [r7, #-1402]	; 0x57a
 220:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 224:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 228:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 22c:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
 230:	49414d44 	stmdbmi	r1, {r2, r6, r8, sl, fp, lr}^
 234:	7453746e 	ldrbvc	r7, [r3], #-1134	; 0x46e
 238:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 23c:	44767000 	ldrbtmi	r7, [r6], #-0
 240:	64417473 	strbvs	r7, [r1], #-1139	; 0x473
 244:	75007264 	strvc	r7, [r0, #-612]	; 0x264
 248:	43414d44 	movtmi	r4, #7492	; 0x1d44
 24c:	6e6e6168 	powvsez	f6, f6, #0.0
 250:	69446c65 	stmdbvs	r4, {r0, r2, r5, r6, sl, fp, sp, lr}^
 254:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 258:	42740065 	rsbsmi	r0, r4, #101	; 0x65
 25c:	656c6f6f 	strbvs	r6, [ip, #-3951]!	; 0xf6f
 260:	2f006e61 	svccs	0x00006e61
 264:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
 268:	6e69762f 	cdpvs	6, 6, cr7, cr9, cr15, {1}
 26c:	432f646f 	teqmi	pc, #1862270976	; 0x6f000000
 270:	30323343 	eorscc	r3, r2, r3, asr #6
 274:	44535f30 	ldrbmi	r5, [r3], #-3888	; 0xf30
 278:	63632f4b 	cmnvs	r3, #300	; 0x12c
 27c:	30303233 	eorscc	r3, r0, r3, lsr r2
 280:	6b64732d 	blvs	191cf3c <uDMAEnable+0x191cf3c>
 284:	6972642f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, sp, lr}^
 288:	6c726576 	cfldr64vs	mvdx6, [r2], #-472	; 0xfffffe28
 28c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 290:	75006363 	strvc	r6, [r0, #-867]	; 0x363
 294:	43414d44 	movtmi	r4, #7492	; 0x1d44
 298:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 29c:	6c416c6f 	mcrrvs	12, 6, r6, r1, cr15
 2a0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
 2a4:	42657461 	rsbmi	r7, r5, #1627389952	; 0x61000000
 2a8:	47657361 	strbmi	r7, [r5, -r1, ror #6]!
 2ac:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 2b0:	43414d44 	movtmi	r4, #7492	; 0x1d44
 2b4:	6e6e6168 	powvsez	f6, f6, #0.0
 2b8:	73496c65 	movtvc	r6, #40037	; 0x9c65
 2bc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 2c0:	0064656c 	rsbeq	r6, r4, ip, ror #10
 2c4:	73496c75 	movtvc	r6, #40053	; 0x9c75
 2c8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
 2cc:	47536870 			; <UNDEFINED> instruction: 0x47536870
 2d0:	4d6c7500 	cfstr64mi	mvdx7, [ip, #-0]
 2d4:	0065646f 	rsbeq	r6, r5, pc, ror #8
 2d8:	61547670 	cmpvs	r4, r0, ror r6
 2dc:	694c6b73 	stmdbvs	ip, {r0, r1, r4, r5, r6, r8, r9, fp, sp, lr}^
 2e0:	75007473 	strvc	r7, [r0, #-1139]	; 0x473
 2e4:	43414d44 	movtmi	r4, #7492	; 0x1d44
 2e8:	6e6e6168 	powvsez	f6, f6, #0.0
 2ec:	74416c65 	strbvc	r6, [r1], #-3173	; 0xc65
 2f0:	62697274 	rsbvs	r7, r9, #116, 4	; 0x40000007
 2f4:	47657475 			; <UNDEFINED> instruction: 0x47657475
 2f8:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 2fc:	43414d44 	movtmi	r4, #7492	; 0x1d44
 300:	6e6e6168 	powvsez	f6, f6, #0.0
 304:	73416c65 	movtvc	r6, #7269	; 0x1c65
 308:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 30c:	4d447500 	cfstr64mi	mvdx7, [r4, #-0]
 310:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
 314:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 14c <.debug_str+0x14c>
 318:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
 31c:	00746547 	rsbseq	r6, r4, r7, asr #10
 320:	414d4475 	hvcmi	54341	; 0xd445
 324:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 328:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
 32c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 330:	65536c6f 	ldrbvs	r6, [r3, #-3183]	; 0xc6f
 334:	76700074 			; <UNDEFINED> instruction: 0x76700074
 338:	45637253 	strbmi	r7, [r3, #-595]!	; 0x253
 33c:	6441646e 	strbvs	r6, [r1], #-1134	; 0x46e
 340:	75007264 	strvc	r7, [r0, #-612]	; 0x264
 344:	45414d44 	strbmi	r4, [r1, #-3396]	; 0xd44
 348:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 34c:	6c750065 	ldclvs	0, cr0, [r5], #-404	; 0xfffffe6c
 350:	6b736154 	blvs	1cd88a8 <uDMAEnable+0x1cd88a8>
 354:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
 358:	54700074 	ldrbtpl	r0, [r0], #-116	; 0x74
 35c:	546b7361 	strbtpl	r7, [fp], #-865	; 0x361
 360:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 364:	4d447500 	cfstr64mi	mvdx7, [r4, #-0]
 368:	746e4941 	strbtvc	r4, [lr], #-2369	; 0x941
 36c:	61656c43 	cmnvs	r5, r3, asr #24
 370:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
 374:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 378:	4e6c656e 	cdpmi	5, 6, cr6, cr12, cr14, {3}
 37c:	75006d75 	strvc	r6, [r0, #-3445]	; 0xd75
 380:	44414d44 	strbmi	r4, [r1], #-3396	; 0xd44
 384:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 388:	7000656c 	andvc	r6, r0, ip, ror #10
 38c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
 390:	546c6f72 	strbtpl	r6, [ip], #-3954	; 0xf72
 394:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 398:	4d6c7500 	cfstr64mi	mvdx7, [ip, #-0]
 39c:	68537061 	ldmdavs	r3, {r0, r5, r6, ip, sp, lr}^
 3a0:	00746669 	rsbseq	r6, r4, r9, ror #12
 3a4:	414d4475 	hvcmi	54341	; 0xd445
 3a8:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
 3ac:	426c6f72 	rsbmi	r6, ip, #456	; 0x1c8
 3b0:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
 3b4:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
 3b8:	43414d44 	movtmi	r4, #7492	; 0x1d44
 3bc:	6e6e6168 	powvsez	f6, f6, #0.0
 3c0:	6f4d6c65 	svcvs	0x004d6c65
 3c4:	65476564 	strbvs	r6, [r7, #-1380]	; 0x564
 3c8:	Address 0x000003c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  3c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  40:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  54:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  58:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  6c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  70:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  7c:	00000028 	andeq	r0, r0, r8, lsr #32
  80:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  84:	100e4101 	andne	r4, lr, r1, lsl #2
  88:	00070d41 	andeq	r0, r7, r1, asr #26
  8c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  98:	00000028 	andeq	r0, r0, r8, lsr #32
  9c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  a0:	100e4101 	andne	r4, lr, r1, lsl #2
  a4:	00070d41 	andeq	r0, r7, r1, asr #26
  a8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  b4:	00000036 	andeq	r0, r0, r6, lsr r0
  b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  bc:	100e4101 	andne	r4, lr, r1, lsl #2
  c0:	00070d41 	andeq	r0, r7, r1, asr #26
  c4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  d0:	0000001e 	andeq	r0, r0, lr, lsl r0
  d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  d8:	100e4101 	andne	r4, lr, r1, lsl #2
  dc:	00070d41 	andeq	r0, r7, r1, asr #26
  e0:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  ec:	00000018 	andeq	r0, r0, r8, lsl r0
  f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  f4:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  f8:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 104:	00000018 	andeq	r0, r0, r8, lsl r0
 108:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 10c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 110:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 11c:	00000028 	andeq	r0, r0, r8, lsr #32
 120:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 124:	100e4101 	andne	r4, lr, r1, lsl #2
 128:	00070d41 	andeq	r0, r7, r1, asr #26
 12c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 138:	0000008c 	andeq	r0, r0, ip, lsl #1
 13c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 140:	100e4101 	andne	r4, lr, r1, lsl #2
 144:	00070d41 	andeq	r0, r7, r1, asr #26
 148:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 154:	0000008c 	andeq	r0, r0, ip, lsl #1
 158:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 15c:	100e4101 	andne	r4, lr, r1, lsl #2
 160:	00070d41 	andeq	r0, r7, r1, asr #26
 164:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 170:	000000a2 	andeq	r0, r0, r2, lsr #1
 174:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 178:	180e4101 	stmdane	lr, {r0, r8, lr}
 17c:	00070d41 	andeq	r0, r7, r1, asr #26
 180:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 18c:	0000004a 	andeq	r0, r0, sl, asr #32
 190:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 194:	180e4101 	stmdane	lr, {r0, r8, lr}
 198:	00070d41 	andeq	r0, r7, r1, asr #26
 19c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1a8:	00000104 	andeq	r0, r0, r4, lsl #2
 1ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b0:	280e4101 	stmdacs	lr, {r0, r8, lr}
 1b4:	00070d41 	andeq	r0, r7, r1, asr #26
 1b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1c4:	0000008a 	andeq	r0, r0, sl, lsl #1
 1c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1cc:	200e4101 	andcs	r4, lr, r1, lsl #2
 1d0:	00070d41 	andeq	r0, r7, r1, asr #26
 1d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1e0:	0000004a 	andeq	r0, r0, sl, asr #32
 1e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1e8:	180e4101 	stmdane	lr, {r0, r8, lr}
 1ec:	00070d41 	andeq	r0, r7, r1, asr #26
 1f0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 1fc:	00000056 	andeq	r0, r0, r6, asr r0
 200:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 204:	180e4101 	stmdane	lr, {r0, r8, lr}
 208:	00070d41 	andeq	r0, r7, r1, asr #26
 20c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 218:	0000001e 	andeq	r0, r0, lr, lsl r0
 21c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 220:	41018e02 	tstmi	r1, r2, lsl #28
 224:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 228:	00000007 	andeq	r0, r0, r7
 22c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 238:	0000001a 	andeq	r0, r0, sl, lsl r0
 23c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 240:	41018e02 	tstmi	r1, r2, lsl #28
 244:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 248:	00000007 	andeq	r0, r0, r7
 24c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 258:	00000018 	andeq	r0, r0, r8, lsl r0
 25c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 260:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 264:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 270:	0000001e 	andeq	r0, r0, lr, lsl r0
 274:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 278:	100e4101 	andne	r4, lr, r1, lsl #2
 27c:	00070d41 	andeq	r0, r7, r1, asr #26
 280:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 28c:	0000005a 	andeq	r0, r0, sl, asr r0
 290:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 294:	200e4101 	andcs	r4, lr, r1, lsl #2
 298:	00070d41 	andeq	r0, r7, r1, asr #26

utils.o:     file format elf32-littlearm


Disassembly of section .text.UtilsDelay:

00000000 <UtilsDelay>:
   0:	3801      	subs	r0, #1
   2:	f47f affe 	bne.w	0 <UtilsDelay>
   6:	4770      	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000004c 	andeq	r0, r0, ip, asr #32
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000b 	andeq	r0, r0, fp
  10:	00000001 	andeq	r0, r0, r1
  14:	00006300 	andeq	r6, r0, r0, lsl #6
	...
  24:	00a50200 	adceq	r0, r5, r0, lsl #4
  28:	4b010000 	blmi	40030 <UtilsDelay+0x40030>
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000008 	andeq	r0, r0, r8
  34:	00489c01 	subeq	r9, r8, r1, lsl #24
  38:	b0030000 	andlt	r0, r3, r0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	0000484b 	andeq	r4, r0, fp, asr #16
  44:	00500100 	subseq	r0, r0, r0, lsl #2
  48:	93070404 	movwls	r0, #29700	; 0x7404
  4c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <UtilsDelay+0xe8382c>
  1c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  20:	06120111 			; <UNDEFINED> instruction: 0x06120111
  24:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  28:	00130119 	andseq	r0, r3, r9, lsl r1
  2c:	00050300 	andeq	r0, r5, r0, lsl #6
  30:	0b3a0e03 	bleq	e83844 <UtilsDelay+0xe83844>
  34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  38:	00001802 	andeq	r1, r0, r2, lsl #16
  3c:	0b002404 	bleq	9054 <UtilsDelay+0x9054>
  40:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  44:	0000000e 	andeq	r0, r0, lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000038 	andeq	r0, r0, r8, lsr r0
   4:	00210002 	eoreq	r0, r1, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	7500002e 	strvc	r0, [r0, #-46]	; 0x2e
  20:	736c6974 	cmnvc	ip, #116, 18	; 0x1d0000
  24:	0100632e 	tsteq	r0, lr, lsr #6
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000205 	andeq	r0, r0, r5, lsl #4
  30:	cb030000 	blgt	c0038 <UtilsDelay+0xc0038>
  34:	02130100 	andseq	r0, r3, #0, 2
  38:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	752f2e2e 	strvc	r2, [pc, #-3630]!	; fffff1da <UtilsDelay+0xfffff1da>
   4:	736c6974 	cmnvc	ip, #116, 18	; 0x1d0000
   8:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
   c:	4320554e 	teqmi	r0, #327155712	; 0x13800000
  10:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
  14:	2d20322e 	sfmcs	f3, 4, [r0, #-184]!	; 0xffffff48
  18:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
  1c:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  20:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
  24:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
  28:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  2c:	2d20346d 	cfstrscs	mvf3, [r0, #-436]!	; 0xfffffe4c
  30:	4f2d2067 	svcmi	0x002d2067
  34:	732d2030 	teqvc	sp, #48	; 0x30
  38:	633d6474 	teqvs	sp, #116, 8	; 0x74000000
  3c:	2d203939 	stccs	9, cr3, [r0, #-228]!	; 0xffffff1c
  40:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
  44:	6f697463 	svcvs	0x00697463
  48:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
  4c:	6f697463 	svcvs	0x00697463
  50:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
  54:	74616466 	strbtvc	r6, [r1], #-1126	; 0x466
  58:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xd61
  5c:	6f697463 	svcvs	0x00697463
  60:	2f00736e 	svccs	0x0000736e
  64:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
  68:	6e69762f 	cdpvs	6, 6, cr7, cr9, cr15, {1}
  6c:	432f646f 	teqmi	pc, #1862270976	; 0x6f000000
  70:	30323343 	eorscc	r3, r2, r3, asr #6
  74:	44535f30 	ldrbmi	r5, [r3], #-3888	; 0xf30
  78:	63632f4b 	cmnvs	r3, #300	; 0x12c
  7c:	30303233 	eorscc	r3, r0, r3, lsr r2
  80:	6b64732d 	blvs	191cd3c <UtilsDelay+0x191cd3c>
  84:	6972642f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, sl, sp, lr}^
  88:	6c726576 	cfldr64vs	mvdx6, [r2], #-472	; 0xfffffe28
  8c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  90:	6c006363 	stcvs	3, cr6, [r0], {99}	; 0x63
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  a4:	69745500 	ldmdbvs	r4!, {r8, sl, ip, lr}^
  a8:	6544736c 	strbvs	r7, [r4, #-876]	; 0x36c
  ac:	0079616c 	rsbseq	r6, r9, ip, ror #2
  b0:	6f436c75 	svcvs	0x00436c75
  b4:	00746e75 	rsbseq	r6, r4, r5, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000008 	andeq	r0, r0, r8

wdt.o:     file format elf32-littlearm


Disassembly of section .text.WatchdogRunning:

00000000 <WatchdogRunning>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3308      	adds	r3, #8
   c:	681b      	ldr	r3, [r3, #0]
   e:	b2db      	uxtb	r3, r3
  10:	f003 0301 	and.w	r3, r3, #1
  14:	b2db      	uxtb	r3, r3
  16:	4618      	mov	r0, r3
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.WatchdogEnable:

00000000 <WatchdogEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3308      	adds	r3, #8
   c:	687a      	ldr	r2, [r7, #4]
   e:	3208      	adds	r2, #8
  10:	6812      	ldr	r2, [r2, #0]
  12:	f042 0201 	orr.w	r2, r2, #1
  16:	601a      	str	r2, [r3, #0]
  18:	370c      	adds	r7, #12
  1a:	46bd      	mov	sp, r7
  1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.WatchdogLock:

00000000 <WatchdogLock>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   e:	2201      	movs	r2, #1
  10:	601a      	str	r2, [r3, #0]
  12:	370c      	adds	r7, #12
  14:	46bd      	mov	sp, r7
  16:	f85d 7b04 	ldr.w	r7, [sp], #4
  1a:	4770      	bx	lr

Disassembly of section .text.WatchdogUnlock:

00000000 <WatchdogUnlock>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   e:	461a      	mov	r2, r3
  10:	f24e 5351 	movw	r3, #58705	; 0xe551
  14:	f6c1 23cc 	movt	r3, #6860	; 0x1acc
  18:	6013      	str	r3, [r2, #0]
  1a:	370c      	adds	r7, #12
  1c:	46bd      	mov	sp, r7
  1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  22:	4770      	bx	lr

Disassembly of section .text.WatchdogLockState:

00000000 <WatchdogLockState>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   e:	681b      	ldr	r3, [r3, #0]
  10:	2b01      	cmp	r3, #1
  12:	bf14      	ite	ne
  14:	2300      	movne	r3, #0
  16:	2301      	moveq	r3, #1
  18:	b2db      	uxtb	r3, r3
  1a:	4618      	mov	r0, r3
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.WatchdogReloadSet:

00000000 <WatchdogReloadSet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	683a      	ldr	r2, [r7, #0]
   e:	601a      	str	r2, [r3, #0]
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.WatchdogReloadGet:

00000000 <WatchdogReloadGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	681b      	ldr	r3, [r3, #0]
   c:	4618      	mov	r0, r3
   e:	370c      	adds	r7, #12
  10:	46bd      	mov	sp, r7
  12:	f85d 7b04 	ldr.w	r7, [sp], #4
  16:	4770      	bx	lr

Disassembly of section .text.WatchdogValueGet:

00000000 <WatchdogValueGet>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	3304      	adds	r3, #4
   c:	681b      	ldr	r3, [r3, #0]
   e:	4618      	mov	r0, r3
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.WatchdogIntRegister:

00000000 <WatchdogIntRegister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	2022      	movs	r0, #34	; 0x22
   c:	6839      	ldr	r1, [r7, #0]
   e:	f7ff fffe 	bl	0 <IntRegister>
  12:	2022      	movs	r0, #34	; 0x22
  14:	f7ff fffe 	bl	0 <IntEnable>
  18:	3708      	adds	r7, #8
  1a:	46bd      	mov	sp, r7
  1c:	bd80      	pop	{r7, pc}
  1e:	bf00      	nop

Disassembly of section .text.WatchdogIntUnregister:

00000000 <WatchdogIntUnregister>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	2022      	movs	r0, #34	; 0x22
   a:	f7ff fffe 	bl	0 <IntDisable>
   e:	2022      	movs	r0, #34	; 0x22
  10:	f7ff fffe 	bl	0 <IntUnregister>
  14:	3708      	adds	r7, #8
  16:	46bd      	mov	sp, r7
  18:	bd80      	pop	{r7, pc}
  1a:	bf00      	nop

Disassembly of section .text.WatchdogIntStatus:

00000000 <WatchdogIntStatus>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	460b      	mov	r3, r1
   a:	70fb      	strb	r3, [r7, #3]
   c:	78fb      	ldrb	r3, [r7, #3]
   e:	2b00      	cmp	r3, #0
  10:	d003      	beq.n	1a <WatchdogIntStatus+0x1a>
  12:	687b      	ldr	r3, [r7, #4]
  14:	3314      	adds	r3, #20
  16:	681b      	ldr	r3, [r3, #0]
  18:	e002      	b.n	20 <WatchdogIntStatus+0x20>
  1a:	687b      	ldr	r3, [r7, #4]
  1c:	3310      	adds	r3, #16
  1e:	681b      	ldr	r3, [r3, #0]
  20:	4618      	mov	r0, r3
  22:	370c      	adds	r7, #12
  24:	46bd      	mov	sp, r7
  26:	f85d 7b04 	ldr.w	r7, [sp], #4
  2a:	4770      	bx	lr

Disassembly of section .text.WatchdogIntClear:

00000000 <WatchdogIntClear>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	330c      	adds	r3, #12
   c:	2201      	movs	r2, #1
   e:	601a      	str	r2, [r3, #0]
  10:	370c      	adds	r7, #12
  12:	46bd      	mov	sp, r7
  14:	f85d 7b04 	ldr.w	r7, [sp], #4
  18:	4770      	bx	lr
  1a:	bf00      	nop

Disassembly of section .text.WatchdogStallEnable:

00000000 <WatchdogStallEnable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 6383 	add.w	r3, r3, #1048	; 0x418
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 6283 	add.w	r2, r2, #1048	; 0x418
  14:	6812      	ldr	r2, [r2, #0]
  16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.WatchdogStallDisable:

00000000 <WatchdogStallDisable>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	f503 6383 	add.w	r3, r3, #1048	; 0x418
   e:	687a      	ldr	r2, [r7, #4]
  10:	f502 6283 	add.w	r2, r2, #1048	; 0x418
  14:	6812      	ldr	r2, [r2, #0]
  16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  1a:	601a      	str	r2, [r3, #0]
  1c:	370c      	adds	r7, #12
  1e:	46bd      	mov	sp, r7
  20:	f85d 7b04 	ldr.w	r7, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000284 	andeq	r0, r0, r4, lsl #5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e0 	andeq	r0, r0, r0, ror #1
  10:	0000d701 	andeq	sp, r0, r1, lsl #14
  14:	00018d00 	andeq	r8, r1, r0, lsl #26
	...
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	2c020000 	stccs	0, cr0, [r2], {-0}
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	7f080103 	svcvc	0x00080103
  34:	04000000 	streq	r0, [r0], #-0
  38:	00370405 	eorseq	r0, r7, r5, lsl #8
  3c:	04030000 	streq	r0, [r3], #-0
  40:	00005807 	andeq	r5, r0, r7, lsl #16
  44:	00480600 	subeq	r0, r8, r0, lsl #12
  48:	44010000 	strmi	r0, [r1], #-0
  4c:	00000025 	andeq	r0, r0, r5, lsr #32
  50:	00000000 	andeq	r0, r0, r0
  54:	00000022 	andeq	r0, r0, r2, lsr #32
  58:	006d9c01 	rsbeq	r9, sp, r1, lsl #24
  5c:	86070000 	strhi	r0, [r7], -r0
  60:	01000001 	tsteq	r0, r1
  64:	00003e44 	andeq	r3, r0, r4, asr #28
  68:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  6c:	00390800 	eorseq	r0, r9, r0, lsl #16
  70:	62010000 	andvs	r0, r1, #0
  74:	00000000 	andeq	r0, r0, r0
  78:	00000022 	andeq	r0, r0, r2, lsr #32
  7c:	00919c01 	addseq	r9, r1, r1, lsl #24
  80:	86070000 	strhi	r0, [r7], -r0
  84:	01000001 	tsteq	r0, r1
  88:	00003e62 	andeq	r3, r0, r2, ror #28
  8c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  90:	001b0800 	andseq	r0, fp, r0, lsl #16
  94:	7b010000 	blvc	4009c <WatchdogRunning+0x4009c>
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	00b59c01 	adcseq	r9, r5, r1, lsl #24
  a4:	86070000 	strhi	r0, [r7], -r0
  a8:	01000001 	tsteq	r0, r1
  ac:	00003e7b 	andeq	r3, r0, fp, ror lr
  b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  b4:	01bd0800 			; <UNDEFINED> instruction: 0x01bd0800
  b8:	95010000 	strls	r0, [r1, #-0]
  bc:	00000000 	andeq	r0, r0, r0
  c0:	00000024 	andeq	r0, r0, r4, lsr #32
  c4:	00d99c01 	sbcseq	r9, r9, r1, lsl #24
  c8:	86070000 	strhi	r0, [r7], -r0
  cc:	01000001 	tsteq	r0, r1
  d0:	00003e95 	muleq	r0, r5, lr
  d4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  d8:	009f0600 	addseq	r0, pc, r0, lsl #12
  dc:	af010000 	svcge	0x00010000
  e0:	00000025 	andeq	r0, r0, r5, lsr #32
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000026 	andeq	r0, r0, r6, lsr #32
  ec:	01019c01 	tsteq	r1, r1, lsl #24
  f0:	86070000 	strhi	r0, [r7], -r0
  f4:	01000001 	tsteq	r0, r1
  f8:	00003eaf 	andeq	r3, r0, pc, lsr #29
  fc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 100:	00b10800 	adcseq	r0, r1, r0, lsl #16
 104:	d2010000 	andle	r0, r1, #0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000001a 	andeq	r0, r0, sl, lsl r0
 110:	01339c01 	teqeq	r3, r1, lsl #24
 114:	86070000 	strhi	r0, [r7], -r0
 118:	01000001 	tsteq	r0, r1
 11c:	00003ed2 	ldrdeq	r3, [r0], -r2
 120:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 124:	0001cc07 	andeq	ip, r1, r7, lsl #24
 128:	3ed20100 	cdpcc	1, 13, cr0, cr2, cr0, {0}
 12c:	02000000 	andeq	r0, r0, #0
 130:	06007091 			; <UNDEFINED> instruction: 0x06007091
 134:	0000008d 	andeq	r0, r0, sp, lsl #1
 138:	003eee01 	eorseq	lr, lr, r1, lsl #28
 13c:	00000000 	andeq	r0, r0, r0
 140:	00180000 	andseq	r0, r8, r0
 144:	9c010000 	stcls	0, cr0, [r1], {-0}
 148:	0000015b 	andeq	r0, r0, fp, asr r1
 14c:	00018607 	andeq	r8, r1, r7, lsl #12
 150:	3eee0100 	cdpcc	1, 14, cr0, cr14, cr0, {0}
 154:	02000000 	andeq	r0, r0, #0
 158:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
 15c:	0000016a 	andeq	r0, r0, sl, ror #2
 160:	3e010701 	cdpcc	7, 0, cr0, cr1, cr1, {0}
 164:	00000000 	andeq	r0, r0, r0
 168:	1a000000 	bne	170 <.debug_info+0x170>
 16c:	01000000 	mrseq	r0, (UNDEF: 0)
 170:	0001859c 	muleq	r1, ip, r5
 174:	01860a00 	orreq	r0, r6, r0, lsl #20
 178:	07010000 	streq	r0, [r1, -r0]
 17c:	00003e01 	andeq	r3, r0, r1, lsl #28
 180:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 184:	00c30b00 	sbceq	r0, r3, r0, lsl #22
 188:	2d010000 	stccs	0, cr0, [r1, #-0]
 18c:	00000001 	andeq	r0, r0, r1
 190:	00001e00 	andeq	r1, r0, r0, lsl #28
 194:	ba9c0100 	blt	fe70059c <WatchdogRunning+0xfe70059c>
 198:	0a000001 	beq	1a4 <.debug_info+0x1a4>
 19c:	00000186 	andeq	r0, r0, r6, lsl #3
 1a0:	3e012d01 	cdpcc	13, 0, cr2, cr1, cr1, {0}
 1a4:	02000000 	andeq	r0, r0, #0
 1a8:	7b0a7491 	blvc	29d24c <WatchdogRunning+0x29d24c>
 1ac:	01000001 	tsteq	r0, r1
 1b0:	0038012d 	eorseq	r0, r8, sp, lsr #2
 1b4:	91020000 	mrsls	r0, (UNDEF: 2)
 1b8:	540b0070 	strpl	r0, [fp], #-112	; 0x70
 1bc:	01000001 	tsteq	r0, r1
 1c0:	00000152 	andeq	r0, r0, r2, asr r1
 1c4:	001a0000 	andseq	r0, sl, r0
 1c8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1cc:	000001e0 	andeq	r0, r0, r0, ror #3
 1d0:	0001860a 	andeq	r8, r1, sl, lsl #12
 1d4:	01520100 	cmpeq	r2, r0, lsl #2
 1d8:	0000003e 	andeq	r0, r0, lr, lsr r0
 1dc:	00749102 	rsbseq	r9, r4, r2, lsl #2
 1e0:	00000909 	andeq	r0, r0, r9, lsl #18
 1e4:	01740100 	cmneq	r4, r0, lsl #2
 1e8:	0000003e 	andeq	r0, r0, lr, lsr r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	0000002c 	andeq	r0, r0, ip, lsr #32
 1f4:	02199c01 	andseq	r9, r9, #256	; 0x100
 1f8:	860a0000 	strhi	r0, [sl], -r0
 1fc:	01000001 	tsteq	r0, r1
 200:	003e0174 	eorseq	r0, lr, r4, ror r1
 204:	91020000 	mrsls	r0, (UNDEF: 2)
 208:	01380a74 	teqeq	r8, r4, ror sl
 20c:	74010000 	strvc	r0, [r1], #-0
 210:	00002501 	andeq	r2, r0, r1, lsl #10
 214:	73910200 	orrsvc	r0, r1, #0, 4
 218:	00280c00 	eoreq	r0, r8, r0, lsl #24
 21c:	9f010000 	svcls	0x00010000
 220:	00000001 	andeq	r0, r0, r1
 224:	00001a00 	andeq	r1, r0, r0, lsl #20
 228:	3f9c0100 	svccc	0x009c0100
 22c:	0a000002 	beq	23c <.debug_info+0x23c>
 230:	00000186 	andeq	r0, r0, r6, lsl #3
 234:	3e019f01 	cdpcc	15, 0, cr9, cr1, cr1, {0}
 238:	02000000 	andeq	r0, r0, #0
 23c:	0c007491 	cfstrseq	mvf7, [r0], {145}	; 0x91
 240:	00000140 	andeq	r0, r0, r0, asr #2
 244:	0001be01 	andeq	fp, r1, r1, lsl #28
 248:	26000000 	strcs	r0, [r0], -r0
 24c:	01000000 	mrseq	r0, (UNDEF: 0)
 250:	0002659c 	muleq	r2, ip, r5
 254:	01860a00 	orreq	r0, r6, r0, lsl #20
 258:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
 25c:	00003e01 	andeq	r3, r0, r1, lsl #28
 260:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 264:	006a0d00 	rsbeq	r0, sl, r0, lsl #26
 268:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
 26c:	00000001 	andeq	r0, r0, r1
 270:	00002600 	andeq	r2, r0, r0, lsl #12
 274:	0a9c0100 	beq	fe70067c <WatchdogRunning+0xfe70067c>
 278:	00000186 	andeq	r0, r0, r6, lsl #3
 27c:	3e01d901 	cdpcc	9, 0, cr13, cr1, cr1, {0}
 280:	02000000 	andeq	r0, r0, #0
 284:	00007491 	muleq	r0, r1, r4

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <WatchdogRunning+0xec2d08>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <WatchdogRunning+0x9034>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
  30:	0f050000 	svceq	0x00050000
  34:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  40:	0b3a0e03 	bleq	e83854 <WatchdogRunning+0xe83854>
  44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  48:	01111349 	tsteq	r1, r9, asr #6
  4c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  50:	01194297 			; <UNDEFINED> instruction: 0x01194297
  54:	07000013 	smladeq	r0, r3, r0, r0
  58:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  5c:	0b3b0b3a 	bleq	ec2d4c <WatchdogRunning+0xec2d4c>
  60:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  64:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
  68:	03193f01 	tsteq	r9, #1, 30
  6c:	3b0b3a0e 	blcc	2ce8ac <WatchdogRunning+0x2ce8ac>
  70:	1119270b 	tstne	r9, fp, lsl #14
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	3f012e09 	svccc	0x00012e09
  84:	3a0e0319 	bcc	380cf0 <WatchdogRunning+0x380cf0>
  88:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
  8c:	11134919 	tstne	r3, r9, lsl r9
  90:	40061201 	andmi	r1, r6, r1, lsl #4
  94:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  98:	00001301 	andeq	r1, r0, r1, lsl #6
  9c:	0300050a 	movweq	r0, #1290	; 0x50a
  a0:	3b0b3a0e 	blcc	2ce8e0 <WatchdogRunning+0x2ce8e0>
  a4:	02134905 	andseq	r4, r3, #81920	; 0x14000
  a8:	0b000018 	bleq	110 <WatchdogRunning+0x110>
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <WatchdogRunning+0xe838c4>
  b4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  bc:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  c0:	00130119 	andseq	r0, r3, r9, lsl r1
  c4:	012e0c00 	teqeq	lr, r0, lsl #24
  c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  d0:	01111927 	tsteq	r1, r7, lsr #18
  d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  d8:	01194297 			; <UNDEFINED> instruction: 0x01194297
  dc:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  e4:	0b3a0e03 	bleq	e838f8 <WatchdogRunning+0xe838f8>
  e8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f4:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000084 	andeq	r0, r0, r4, lsl #1
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000022 	andeq	r0, r0, r2, lsr #32
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000022 	andeq	r0, r0, r2, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	0000001c 	andeq	r0, r0, ip, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000026 	andeq	r0, r0, r6, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001a 	andeq	r0, r0, sl, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001a 	andeq	r0, r0, sl, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000001e 	andeq	r0, r0, lr, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000001a 	andeq	r0, r0, sl, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	0000002c 	andeq	r0, r0, ip, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001a 	andeq	r0, r0, sl, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	00000026 	andeq	r0, r0, r6, lsr #32
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000022 	andeq	r0, r0, r2, lsr #32
   8:	00000000 	andeq	r0, r0, r0
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	00000000 	andeq	r0, r0, r0
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000024 	andeq	r0, r0, r4, lsr #32
  20:	00000000 	andeq	r0, r0, r0
  24:	00000026 	andeq	r0, r0, r6, lsr #32
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000001a 	andeq	r0, r0, sl, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	0000001a 	andeq	r0, r0, sl, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001e 	andeq	r0, r0, lr, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000001a 	andeq	r0, r0, sl, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	0000002c 	andeq	r0, r0, ip, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000001a 	andeq	r0, r0, sl, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000026 	andeq	r0, r0, r6, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000157 	andeq	r0, r0, r7, asr r1
   4:	00370002 	eorseq	r0, r7, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e002e 	cdpcs	0, 2, cr0, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	00636e69 	rsbeq	r6, r3, r9, ror #28
  28:	74647700 	strbtvc	r7, [r4], #-1792	; 0x700
  2c:	0100632e 	tsteq	r0, lr, lsr #6
  30:	77680000 	strbvc	r0, [r8, -r0]!
  34:	7079745f 	rsbsvc	r7, r9, pc, asr r4
  38:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
  3c:	00000200 	andeq	r0, r0, r0, lsl #4
  40:	02050000 	andeq	r0, r5, #0
  44:	00000000 	andeq	r0, r0, r0
  48:	0100c403 	tsteq	r0, r3, lsl #8
  4c:	754a0903 	strbvc	r0, [sl, #-2307]	; 0x903
  50:	01000602 	tsteq	r0, r2, lsl #12
  54:	02050001 	andeq	r0, r5, #1
  58:	00000000 	andeq	r0, r0, r0
  5c:	0100e203 	tsteq	r0, r3, lsl #4
  60:	834a0903 	movthi	r0, #43267	; 0xa903
  64:	01000502 	tsteq	r0, r2, lsl #10
  68:	02050001 	andeq	r0, r5, #1
  6c:	00000000 	andeq	r0, r0, r0
  70:	0100fb03 	tsteq	r0, r3, lsl #22
  74:	594a0a03 	stmdbpl	sl, {r0, r1, r9, fp}^
  78:	01000502 	tsteq	r0, r2, lsl #10
  7c:	02050001 	andeq	r0, r5, #1
  80:	00000000 	andeq	r0, r0, r0
  84:	01019503 	tsteq	r1, r3, lsl #10
  88:	914a0903 	cmpls	sl, r3, lsl #18
  8c:	01000502 	tsteq	r0, r2, lsl #10
  90:	02050001 	andeq	r0, r5, #1
  94:	00000000 	andeq	r0, r0, r0
  98:	0101af03 	tsteq	r1, r3, lsl #30
  9c:	914a0903 	cmpls	sl, r3, lsl #18
  a0:	01000602 	tsteq	r0, r2, lsl #12
  a4:	02050001 	andeq	r0, r5, #1
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0101d203 	tsteq	r1, r3, lsl #4
  b0:	3d580903 	ldclcc	9, cr0, [r8, #-12]
  b4:	01000502 	tsteq	r0, r2, lsl #10
  b8:	02050001 	andeq	r0, r5, #1
  bc:	00000000 	andeq	r0, r0, r0
  c0:	0101ee03 	tsteq	r1, r3, lsl #28
  c4:	2f4a0903 	svccs	0x004a0903
  c8:	01000602 	tsteq	r0, r2, lsl #12
  cc:	02050001 	andeq	r0, r5, #1
  d0:	00000000 	andeq	r0, r0, r0
  d4:	01028703 	tsteq	r2, r3, lsl #14
  d8:	3d4a0903 	stclcc	9, cr0, [sl, #-12]
  dc:	01000602 	tsteq	r0, r2, lsl #12
  e0:	02050001 	andeq	r0, r5, #1
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0102ad03 	tsteq	r2, r3, lsl #26
  ec:	4b580a03 	blmi	1602900 <WatchdogRunning+0x1602900>
  f0:	0003023d 	andeq	r0, r3, sp, lsr r2
  f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
  f8:	00000002 	andeq	r0, r0, r2
  fc:	02d20300 	sbcseq	r0, r2, #0, 6
 100:	3d415201 	sfmcc	f5, 2, [r1, #-4]
 104:	01000302 	tsteq	r0, r2, lsl #6
 108:	02050001 	andeq	r0, r5, #1
 10c:	00000000 	andeq	r0, r0, r0
 110:	0102f403 	tsteq	r2, r3, lsl #8
 114:	3e660a03 	vmulcc.f32	s1, s12, s6
 118:	06023e4e 	streq	r3, [r2], -lr, asr #28
 11c:	00010100 	andeq	r0, r1, r0, lsl #2
 120:	00000205 	andeq	r0, r0, r5, lsl #4
 124:	9f030000 	svcls	0x00030000
 128:	09030103 	stmdbeq	r3, {r0, r1, r8}
 12c:	05024b4a 	streq	r4, [r2, #-2890]	; 0xb4a
 130:	00010100 	andeq	r0, r1, r0, lsl #2
 134:	00000205 	andeq	r0, r0, r5, lsl #4
 138:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
 13c:	09030103 	stmdbeq	r3, {r0, r1, r8}
 140:	05029f4a 	streq	r9, [r2, #-3914]	; 0xf4a
 144:	00010100 	andeq	r0, r1, r0, lsl #2
 148:	00000205 	andeq	r0, r0, r5, lsl #4
 14c:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
 150:	09030103 	stmdbeq	r3, {r0, r1, r8}
 154:	05029f4a 	streq	r9, [r2, #-3914]	; 0xf4a
 158:	Address 0x00000158 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f6f4274 	svcvs	0x006f4274
   4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
   8:	74615700 	strbtvc	r5, [r1], #-1792	; 0x700
   c:	6f646863 	svcvs	0x00646863
  10:	746e4967 	strbtvc	r4, [lr], #-2407	; 0x967
  14:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
  18:	57007375 	smlsdxpl	r0, r5, r3, r7
  1c:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  20:	4c676f64 	stclmi	15, cr6, [r7], #-400	; 0xfffffe70
  24:	006b636f 	rsbeq	r6, fp, pc, ror #6
  28:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
  2c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  30:	43746e49 	cmnmi	r4, #1168	; 0x490
  34:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
  38:	74615700 	strbtvc	r5, [r1], #-1792	; 0x700
  3c:	6f646863 	svcvs	0x00646863
  40:	616e4567 	cmnvs	lr, r7, ror #10
  44:	00656c62 	rsbeq	r6, r5, r2, ror #24
  48:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
  4c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  50:	6e6e7552 	mcrvs	5, 3, r7, cr14, cr2, {2}
  54:	00676e69 	rsbeq	r6, r7, r9, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	61570074 	cmpvs	r7, r4, ror r0
  6c:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
  70:	7453676f 	ldrbvc	r6, [r3], #-1903	; 0x76f
  74:	446c6c61 	strbtmi	r6, [ip], #-3169	; 0xc61
  78:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  7c:	7500656c 	strvc	r6, [r0, #-1388]	; 0x56c
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  8c:	74615700 	strbtvc	r5, [r1], #-1792	; 0x700
  90:	6f646863 	svcvs	0x00646863
  94:	6c655267 	sfmvs	f5, 2, [r5], #-412	; 0xfffffe64
  98:	4764616f 	strbmi	r6, [r4, -pc, ror #2]!
  9c:	57007465 	strpl	r7, [r0, -r5, ror #8]
  a0:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  a4:	4c676f64 	stclmi	15, cr6, [r7], #-400	; 0xfffffe70
  a8:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
  ac:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
  b0:	74615700 	strbtvc	r5, [r1], #-1792	; 0x700
  b4:	6f646863 	svcvs	0x00646863
  b8:	6c655267 	sfmvs	f5, 2, [r5], #-412	; 0xfffffe64
  bc:	5364616f 	cmnpl	r4, #-1073741797	; 0xc000001b
  c0:	57007465 	strpl	r7, [r0, -r5, ror #8]
  c4:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  c8:	49676f64 	stmdbmi	r7!, {r2, r5, r6, r8, r9, sl, fp, sp, lr}^
  cc:	6552746e 	ldrbvs	r7, [r2, #-1134]	; 0x46e
  d0:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
  d4:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
  d8:	64772f2e 	ldrbtvs	r2, [r7], #-3886	; 0xf2e
  dc:	00632e74 	rsbeq	r2, r3, r4, ror lr
  e0:	20554e47 	subscs	r4, r5, r7, asr #28
  e4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
  e8:	20322e38 	eorscs	r2, r2, r8, lsr lr
  ec:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  f0:	20626d75 	rsbcs	r6, r2, r5, ror sp
  f4:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  f8:	6f633d75 	svcvs	0x00633d75
  fc:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 100:	20346d2d 	eorscs	r6, r4, sp, lsr #26
 104:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 108:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
 10c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 110:	20393963 	eorscs	r3, r9, r3, ror #18
 114:	7566662d 	strbvc	r6, [r6, #-1581]!	; 0x62d
 118:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 11c:	732d6e6f 	teqvc	sp, #1776	; 0x6f0
 120:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 124:	20736e6f 	rsbscs	r6, r3, pc, ror #28
 128:	6164662d 	cmnvs	r4, sp, lsr #12
 12c:	732d6174 	teqvc	sp, #116, 2
 130:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 134:	00736e6f 	rsbseq	r6, r3, pc, ror #28
 138:	73614d62 	cmnvc	r1, #6272	; 0x1880
 13c:	0064656b 	rsbeq	r6, r4, fp, ror #10
 140:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
 144:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
 148:	6c617453 	cfstrdvs	mvd7, [r1], #-332	; 0xfffffeb4
 14c:	616e456c 	cmnvs	lr, ip, ror #10
 150:	00656c62 	rsbeq	r6, r5, r2, ror #24
 154:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
 158:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
 15c:	55746e49 	ldrbpl	r6, [r4, #-3657]!	; 0xe49
 160:	6765726e 	strbvs	r7, [r5, -lr, ror #4]!
 164:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
 168:	61570072 	cmpvs	r7, r2, ror r0
 16c:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
 170:	6156676f 	cmpvs	r6, pc, ror #14
 174:	4765756c 	strbmi	r7, [r5, -ip, ror #10]!
 178:	70007465 	andvc	r7, r0, r5, ror #8
 17c:	61486e66 	cmpvs	r8, r6, ror #28
 180:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 184:	6c750072 	ldclvs	0, cr0, [r5], #-456	; 0xfffffe38
 188:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
 18c:	6f682f00 	svcvs	0x00682f00
 190:	762f656d 	strtvc	r6, [pc], -sp, ror #10
 194:	646f6e69 	strbtvs	r6, [pc], #-3689	; 19c <.debug_str+0x19c>
 198:	3343432f 	movtcc	r4, #13103	; 0x332f
 19c:	5f303032 	svcpl	0x00303032
 1a0:	2f4b4453 	svccs	0x004b4453
 1a4:	32336363 	eorscc	r6, r3, #-1946157055	; 0x8c000001
 1a8:	732d3030 	teqvc	sp, #48	; 0x30
 1ac:	642f6b64 	strtvs	r6, [pc], #-2916	; 1b4 <.debug_str+0x1b4>
 1b0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0x972
 1b4:	62696c72 	rsbvs	r6, r9, #29184	; 0x7200
 1b8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 1bc:	74615700 	strbtvc	r5, [r1], #-1792	; 0x700
 1c0:	6f646863 	svcvs	0x00646863
 1c4:	6c6e5567 	cfstr64vs	mvdx5, [lr], #-412	; 0xfffffe64
 1c8:	006b636f 	rsbeq	r6, fp, pc, ror #6
 1cc:	6f4c6c75 	svcvs	0x004c6c75
 1d0:	61566461 	cmpvs	r6, r1, ror #8
 1d4:	Address 0x000001d4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3428203a 	strtcc	r2, [r8], #-58	; 0x3a
   8:	322e382e 	eorcc	r3, lr, #3014656	; 0x2e0000
   c:	7534312d 	ldrvc	r3, [r4, #-301]!	; 0x12d
  10:	746e7562 	strbtvc	r7, [lr], #-1378	; 0x562
  14:	362b3175 			; <UNDEFINED> instruction: 0x362b3175
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00322e38 	eorseq	r2, r2, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000022 	andeq	r0, r0, r2, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  38:	00000022 	andeq	r0, r0, r2, lsr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	100e4101 	andne	r4, lr, r1, lsl #2
  60:	00070d41 	andeq	r0, r7, r1, asr #26
  64:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  70:	00000024 	andeq	r0, r0, r4, lsr #32
  74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  78:	100e4101 	andne	r4, lr, r1, lsl #2
  7c:	00070d41 	andeq	r0, r7, r1, asr #26
  80:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  8c:	00000026 	andeq	r0, r0, r6, lsr #32
  90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  94:	100e4101 	andne	r4, lr, r1, lsl #2
  98:	00070d41 	andeq	r0, r7, r1, asr #26
  9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  a8:	0000001a 	andeq	r0, r0, sl, lsl r0
  ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  b0:	100e4101 	andne	r4, lr, r1, lsl #2
  b4:	00070d41 	andeq	r0, r7, r1, asr #26
  b8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  c4:	00000018 	andeq	r0, r0, r8, lsl r0
  c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  cc:	100e4101 	andne	r4, lr, r1, lsl #2
  d0:	00070d41 	andeq	r0, r7, r1, asr #26
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  e0:	0000001a 	andeq	r0, r0, sl, lsl r0
  e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e8:	100e4101 	andne	r4, lr, r1, lsl #2
  ec:	00070d41 	andeq	r0, r7, r1, asr #26
  f0:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  fc:	0000001e 	andeq	r0, r0, lr, lsl r0
 100:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 104:	41018e02 	tstmi	r1, r2, lsl #28
 108:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 10c:	00000007 	andeq	r0, r0, r7
 110:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 11c:	0000001a 	andeq	r0, r0, sl, lsl r0
 120:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 124:	41018e02 	tstmi	r1, r2, lsl #28
 128:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 12c:	00000007 	andeq	r0, r0, r7
 130:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 13c:	0000002c 	andeq	r0, r0, ip, lsr #32
 140:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 144:	100e4101 	andne	r4, lr, r1, lsl #2
 148:	00070d41 	andeq	r0, r7, r1, asr #26
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 158:	0000001a 	andeq	r0, r0, sl, lsl r0
 15c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 160:	100e4101 	andne	r4, lr, r1, lsl #2
 164:	00070d41 	andeq	r0, r7, r1, asr #26
 168:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 174:	00000026 	andeq	r0, r0, r6, lsr #32
 178:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 17c:	100e4101 	andne	r4, lr, r1, lsl #2
 180:	00070d41 	andeq	r0, r7, r1, asr #26
 184:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 190:	00000026 	andeq	r0, r0, r6, lsr #32
 194:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 198:	100e4101 	andne	r4, lr, r1, lsl #2
 19c:	00070d41 	andeq	r0, r7, r1, asr #26
