Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:45:49 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_22_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.879ns (26.309%)  route 2.462ns (73.690%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 6.962 - 4.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 1.576ns, distribution 0.930ns)
  Clock Net Delay (Destination): 2.302ns (routing 1.429ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=10749, routed)       2.506     3.457    Delay1No23_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y194       FDCE                                         r  Delay1No23_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y194       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.536 r  Delay1No23_instance/Y_reg[5]/Q
                         net (fo=4, routed)           0.861     4.397    Delay1No22_instance/Y_reg[33]_0[5]
    SLICE_X149Y223       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     4.485 r  Delay1No22_instance/geqOp_carry_i_14__4/O
                         net (fo=1, routed)           0.021     4.506    Sum12_5_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X149Y223       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.667 r  Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.693    Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X149Y224       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.708 r  Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.734    Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X149Y225       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.786 r  Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.311     5.097    Delay1No23_instance/CO[0]
    SLICE_X150Y228       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     5.165 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.242     5.407    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X151Y229       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.531 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.094     5.625    Delay1No22_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X151Y228       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     5.724 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=34, routed)          0.354     6.078    Delay1No23_instance/shiftVal__5[0]
    SLICE_X150Y221       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     6.130 r  Delay1No23_instance/shiftedFracY_d1[7]_i_2__4/O
                         net (fo=4, routed)           0.268     6.398    Delay1No23_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X153Y226       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     6.487 r  Delay1No23_instance/shiftedFracY_d1[31]_i_3__4/O
                         net (fo=2, routed)           0.200     6.687    Delay1No22_instance/Y_reg[26]_0[8]
    SLICE_X154Y225       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     6.739 r  Delay1No22_instance/shiftedFracY_d1[15]_i_1__4/O
                         net (fo=1, routed)           0.059     6.798    Sum12_5_impl_instance/FPAddSubOp_instance/D[4]
    SLICE_X154Y225       FDRE                                         r  Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=10749, routed)       2.302     6.962    Sum12_5_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X154Y225       FDRE                                         r  Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.480     7.442    
                         clock uncertainty           -0.035     7.407    
    SLICE_X154Y225       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.432    Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  0.634    




