-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:47:58 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_dlconstant_gpio_0_0 -prefix
--               design_1_dlconstant_gpio_0_0_ design_1_dlconstant_gpio_0_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1072)
`protect data_block
VGE6eC8mpz4RWO2Vfp9rP72QHJmrwLpye3i9W2jFFq6dRLLdsCny0DTs9bYKdQzm1yFaE6z/rkks
e9Tsy5b+w/0JAEo5VOJxOBncrSOzC0IP9/sCZWFfc4zjfZ1cnOXcnYsdhfXCwaHdeCNqI7EqBOFD
7Wqhfm1OFwVcSSgHdBsrNmIyGjzTQg6C1xVHiQdR+ALVkYON17TH12ctPxJwfik0BUU6BFgEY7OW
E+6n9GsSdxJw7dMIERlqkwR2QXAngUvju+hVhE4ZGyRNDsG1vvs41xR99EDjE60fAEp4pMvpUP09
8tvLMY2jgABZpf5RyFWkr6XUmFSkv9FL9RBmBal2aHBaUwkJpTWAt/EShSD3rOJ/rAn4ihfXTh9U
KU7n77tKQoChXTfFRZPo3ncZvPwHtosO9TGGlcvLJ/pNMyVD4zGHTuviTLfhktrKtfCKqqZlQLHq
XxcCP/TEt327iR31BPA9cpsQdVMH+ve46syobfb3/0ssjTU2496gw0MQHx6QkFu/0W8ciCHFJEHz
E/7RWRmpEHIRdTi4D87UCBx+brn2P1wpN7VliNk9/TzDtZLZlk3ppg71OLin+w1uvB/jiLLC7dK/
eeemi364TjQ614bZYNdbww+VNdCIvl8gSgjBKoDZYgaZ2EWIk1apn+ksc0mLLapUSIShLP5mrFG8
5wjeQawiHgvAcx0VUWO5yUYbluqeltgXx0CGJ8cU1EwSCxO8OFwNSbxcdexCVHzw/f6lpwFjI8+q
Xmj8xHKacrMvOjEr4wXQ1yiGE/+F/jEGsPP4x/js2beos72bWK2mgiRXkfhr7tzr3lGl9Gdc/jVD
epRgLns8/BH8fRBFBtCZSkKe/vYQbtuutvpOoDMFKMzKCm2K/NuVFSak4mjpq22JZTueZhfKT0HA
BNYXxYcNTcvdrgeEPfDlGqWeY+v9QAZBUEUoUTDzbBHadOYk96ktcm5q/CHJE9YjgL3rJIXYWvkr
5su5VNP1QDiyjshI+UF1hXhcQdJqXt/tS3pFSI/CJuNxXJwMuVaLb8z/tCmwWAEv4b2imKGO2loQ
YTVzZLGvIY7exXPpzBflcAbWhh2+OFhgkG2vWo0H7kWvp+79mjP0HyvOyy2d6TZS64M7eKnfrsIs
JblX6WS6Pn5ktn5A2jx+6dDpeklXshUbbBKI6QJk6evrnHP7uEjhVPWWENnU2zX7U1uD/oW7V+NL
CSOsc6s9bYO/Lp7ZZNawPlPYnWFEUGcC14nL0tylLIe6rR05YH+CgGmgPGp9rybXV+aHPA/rk/Uo
1qVCfKFXxyQnhhqHN4PJEZSknGzhwWfZUTKH1checcQQGL44qwNP34HNw31VYUPUs6wYEkVnF8Ue
flte9CEZXu7nZC6s4s4jhKLJi6cjy6ayilzvu2Ap3wl4jyQhtKn0iZxQkRK74Q==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_0_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_0_0 : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_0_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_0_0;

architecture STRUCTURE of design_1_dlconstant_gpio_0_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_0_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
