[
    {
        "Code": "case ( flag_register_18 ) \n   7'bx0xx001 : begin\n     clk_20 = err_18;\n   end\n   7'b0x10000 : begin\n     hw_15 = fsm_11;\n   end\n   7'bx1x1x0x : begin\n     sig_14 = fsm_9;\n   end\n   7'b11x100x : begin\n     reg_18 = tx_1;\n   end\n   4'b01xx : begin\n     clk_5 = clk_3;\n   end\n   default : begin \n     core_16 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_18 ) == ( 7'bx0xx001 ) |-> clk_20 == err_18 ;endproperty \nproperty name: ( flag_register_18 ) == ( 7'b0x10000 ) |-> hw_15 == fsm_11 ;endproperty \nproperty name: ( flag_register_18 ) == ( 7'bx1x1x0x ) |-> sig_14 == fsm_9 ;endproperty \nproperty name: ( flag_register_18 ) == ( 7'b11x100x ) |-> reg_18 == tx_1 ;endproperty \nproperty name: ( flag_register_18 ) == ( 4'b01xx ) |-> clk_5 == clk_3 ;endproperty \nproperty name; ( ( flag_register_18 ) != 7'bx0xx001 ) || ( ( flag_register_18 ) != 7'b0x10000 ) || ( ( flag_register_18 ) != 7'bx1x1x0x ) || ( ( flag_register_18 ) != 7'b11x100x ) || ( flag_register_18 ) != 4'b01xx ) ) |-> core_16 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_3 ) \n   7'h18 : begin\n     data_10 = tx_15;\n   end\n   default : begin \n     cfg_6 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( enable_3 ) == ( 7'h18 ) |-> data_10 == tx_15 ;endproperty \nproperty name; ( enable_3 ) != 7'h18 ) ) |-> cfg_6 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_14 ) \n   7'bx0x0xx1 : begin\n     clk_9 = chip_10;\n   end\n   7'b0xx11xx : begin\n     chip_15 = cfg_14;\n   end\n   5'b00100 : begin\n     reg_15 = err_16;\n   end\n   5'b00xx0 : begin\n     tx_13 = clk_2;\n   end\n   default : begin \n     err_12 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_14 ) == ( 7'bx0x0xx1 ) |-> clk_9 == chip_10 ;endproperty \nproperty name: ( interrupt_control_status_14 ) == ( 7'b0xx11xx ) |-> chip_15 == cfg_14 ;endproperty \nproperty name: ( interrupt_control_status_14 ) == ( 5'b00100 ) |-> reg_15 == err_16 ;endproperty \nproperty name: ( interrupt_control_status_14 ) == ( 5'b00xx0 ) |-> tx_13 == clk_2 ;endproperty \nproperty name; ( ( interrupt_control_status_14 ) != 7'bx0x0xx1 ) || ( ( interrupt_control_status_14 ) != 7'b0xx11xx ) || ( ( interrupt_control_status_14 ) != 5'b00100 ) || ( interrupt_control_status_14 ) != 5'b00xx0 ) ) |-> err_12 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_4 ) \n   6'bx01xx1 : begin\n     rst_5 = tx_8;\n   end\n   4'b1x11 : begin\n     cfg_8 = data_19;\n   end\n   7'b0010101 : begin\n     err_2 = rx_10;\n   end\n   6'b1x1xxx : begin\n     clk_17 = hw_7;\n   end\n   6'h12 : begin\n     data_17 = auth_5;\n   end\n   default : begin \n     chip_12 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_4 ) == ( 6'bx01xx1 ) |-> rst_5 == tx_8 ;endproperty \nproperty name: ( operation_status_4 ) == ( 4'b1x11 ) |-> cfg_8 == data_19 ;endproperty \nproperty name: ( operation_status_4 ) == ( 7'b0010101 ) |-> err_2 == rx_10 ;endproperty \nproperty name: ( operation_status_4 ) == ( 6'b1x1xxx ) |-> clk_17 == hw_7 ;endproperty \nproperty name: ( operation_status_4 ) == ( 6'h12 ) |-> data_17 == auth_5 ;endproperty \nproperty name; ( ( operation_status_4 ) != 6'bx01xx1 ) || ( ( operation_status_4 ) != 4'b1x11 ) || ( ( operation_status_4 ) != 7'b0010101 ) || ( ( operation_status_4 ) != 6'b1x1xxx ) || ( operation_status_4 ) != 6'h12 ) ) |-> chip_12 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_6 ) \n   5'b00110 : begin\n     tx_11 = auth_8;\n   end\n   default : begin \n     auth_1 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_6 ) == ( 5'b00110 ) |-> tx_11 == auth_8 ;endproperty \nproperty name; ( status_buffer_6 ) != 5'b00110 ) ) |-> auth_1 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_1 ) \n   4'b1111 : begin\n     rst_10 = fsm_14;\n   end\n   7'b10xxx01 : begin\n     core_4 = cfg_7;\n   end\n   6'h21 : begin\n     cfg_15 = fsm_20;\n   end\n   5'bxx010 : begin\n     rx_17 = rx_7;\n   end\n   default : begin \n     auth_9 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_1 ) == ( 4'b1111 ) |-> rst_10 == fsm_14 ;endproperty \nproperty name: ( control_flag_1 ) == ( 7'b10xxx01 ) |-> core_4 == cfg_7 ;endproperty \nproperty name: ( control_flag_1 ) == ( 6'h21 ) |-> cfg_15 == fsm_20 ;endproperty \nproperty name: ( control_flag_1 ) == ( 5'bxx010 ) |-> rx_17 == rx_7 ;endproperty \nproperty name; ( ( control_flag_1 ) != 4'b1111 ) || ( ( control_flag_1 ) != 7'b10xxx01 ) || ( ( control_flag_1 ) != 6'h21 ) || ( control_flag_1 ) != 5'bxx010 ) ) |-> auth_9 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_4 ) \n   core_8 : begin\n     rx_19 = auth_1;\n   end\n   7'h26 : begin\n     err_15 = err_3;\n   end\n   7'b0101000 : begin\n     data_20 = fsm_6;\n   end\n   5'b0xx10 : begin\n     err_7 = err_17;\n   end\n   default : begin \n     sig_6 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( address_status_4 ) == ( core_8 ) |-> rx_19 == auth_1 ;endproperty \nproperty name: ( address_status_4 ) == ( 7'h26 ) |-> err_15 == err_3 ;endproperty \nproperty name: ( address_status_4 ) == ( 7'b0101000 ) |-> data_20 == fsm_6 ;endproperty \nproperty name: ( address_status_4 ) == ( 5'b0xx10 ) |-> err_7 == err_17 ;endproperty \nproperty name; ( ( address_status_4 ) != core_8 ) || ( ( address_status_4 ) != 7'h26 ) || ( ( address_status_4 ) != 7'b0101000 ) || ( address_status_4 ) != 5'b0xx10 ) ) |-> sig_6 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_12 ) \n   6'bx110x0 : begin\n     auth_13 = reg_4;\n   end\n   5'b10010 : begin\n     chip_13 = rx_10;\n   end\n   7'bxx0x0xx : begin\n     rst_4 = err_17;\n   end\n   7'b01x0010 : begin\n     chip_4 = rst_13;\n   end\n   6'b1xx011 : begin\n     data_8 = err_6;\n   end\n   default : begin \n     fsm_12 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( address_status_12 ) == ( 6'bx110x0 ) |-> auth_13 == reg_4 ;endproperty \nproperty name: ( address_status_12 ) == ( 5'b10010 ) |-> chip_13 == rx_10 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'bxx0x0xx ) |-> rst_4 == err_17 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'b01x0010 ) |-> chip_4 == rst_13 ;endproperty \nproperty name: ( address_status_12 ) == ( 6'b1xx011 ) |-> data_8 == err_6 ;endproperty \nproperty name; ( ( address_status_12 ) != 6'bx110x0 ) || ( ( address_status_12 ) != 5'b10010 ) || ( ( address_status_12 ) != 7'bxx0x0xx ) || ( ( address_status_12 ) != 7'b01x0010 ) || ( address_status_12 ) != 6'b1xx011 ) ) |-> fsm_12 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_2 ) \n   7'b0xxxx0x : begin\n     data_11 = err_15;\n   end\n   7'b001x0xx : begin\n     chip_4 = rx_3;\n   end\n   5'b00x01 : begin\n     sig_20 = reg_3;\n   end\n   5'h1f : begin\n     cfg_3 = rx_16;\n   end\n   default : begin \n     rx_13 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_2 ) == ( 7'b0xxxx0x ) |-> data_11 == err_15 ;endproperty \nproperty name: ( flag_register_2 ) == ( 7'b001x0xx ) |-> chip_4 == rx_3 ;endproperty \nproperty name: ( flag_register_2 ) == ( 5'b00x01 ) |-> sig_20 == reg_3 ;endproperty \nproperty name: ( flag_register_2 ) == ( 5'h1f ) |-> cfg_3 == rx_16 ;endproperty \nproperty name; ( ( flag_register_2 ) != 7'b0xxxx0x ) || ( ( flag_register_2 ) != 7'b001x0xx ) || ( ( flag_register_2 ) != 5'b00x01 ) || ( flag_register_2 ) != 5'h1f ) ) |-> rx_13 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_8 ) \n   7'b1010x11 : begin\n     hw_13 = fsm_11;\n   end\n   5'bxx11x : begin\n     chip_13 = core_11;\n   end\n   7'bx00101x : begin\n     chip_8 = rx_5;\n   end\n   6'b1x1x10 : begin\n     auth_3 = chip_5;\n   end\n   default : begin \n     chip_15 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_8 ) == ( 7'b1010x11 ) |-> hw_13 == fsm_11 ;endproperty \nproperty name: ( control_buffer_8 ) == ( 5'bxx11x ) |-> chip_13 == core_11 ;endproperty \nproperty name: ( control_buffer_8 ) == ( 7'bx00101x ) |-> chip_8 == rx_5 ;endproperty \nproperty name: ( control_buffer_8 ) == ( 6'b1x1x10 ) |-> auth_3 == chip_5 ;endproperty \nproperty name; ( ( control_buffer_8 ) != 7'b1010x11 ) || ( ( control_buffer_8 ) != 5'bxx11x ) || ( ( control_buffer_8 ) != 7'bx00101x ) || ( control_buffer_8 ) != 6'b1x1x10 ) ) |-> chip_15 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_9 ) \n   7'b00100x0 : begin\n     err_11 = auth_4;\n   end\n   6'h3c : begin\n     rst_6 = rx_7;\n   end\n   sig_1 : begin\n     clk_3 = err_13;\n   end\n   7'h77 : begin\n     rst_5 = cfg_2;\n   end\n   sig_10 : begin\n     rst_2 = tx_5;\n   end\n   default : begin \n     fsm_4 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_9 ) == ( 7'b00100x0 ) |-> err_11 == auth_4 ;endproperty \nproperty name: ( flag_register_9 ) == ( 6'h3c ) |-> rst_6 == rx_7 ;endproperty \nproperty name: ( flag_register_9 ) == ( sig_1 ) |-> clk_3 == err_13 ;endproperty \nproperty name: ( flag_register_9 ) == ( 7'h77 ) |-> rst_5 == cfg_2 ;endproperty \nproperty name: ( flag_register_9 ) == ( sig_10 ) |-> rst_2 == tx_5 ;endproperty \nproperty name; ( ( flag_register_9 ) != 7'b00100x0 ) || ( ( flag_register_9 ) != 6'h3c ) || ( ( flag_register_9 ) != sig_1 ) || ( ( flag_register_9 ) != 7'h77 ) || ( flag_register_9 ) != sig_10 ) ) |-> fsm_4 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_4 ) \n   7'b0x1x000 : begin\n     rx_3 = data_16;\n   end\n   6'b011xx1 : begin\n     data_17 = auth_19;\n   end\n   7'bx1x01x0 : begin\n     data_11 = hw_18;\n   end\n   6'b101000 : begin\n     sig_2 = fsm_6;\n   end\n   4'bxx0x : begin\n     auth_9 = err_10;\n   end\n   default : begin \n     err_13 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_4 ) == ( 7'b0x1x000 ) |-> rx_3 == data_16 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 6'b011xx1 ) |-> data_17 == auth_19 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 7'bx1x01x0 ) |-> data_11 == hw_18 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 6'b101000 ) |-> sig_2 == fsm_6 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 4'bxx0x ) |-> auth_9 == err_10 ;endproperty \nproperty name; ( ( data_status_register_status_4 ) != 7'b0x1x000 ) || ( ( data_status_register_status_4 ) != 6'b011xx1 ) || ( ( data_status_register_status_4 ) != 7'bx1x01x0 ) || ( ( data_status_register_status_4 ) != 6'b101000 ) || ( data_status_register_status_4 ) != 4'bxx0x ) ) |-> err_13 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_5 ) \n   7'b10xxx01 : begin\n     chip_17 = tx_7;\n   end\n   default : begin \n     sig_16 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( data_in_5 ) == ( 7'b10xxx01 ) |-> chip_17 == tx_7 ;endproperty \nproperty name; ( data_in_5 ) != 7'b10xxx01 ) ) |-> sig_16 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_20 ) \n   7'b11xx101 : begin\n     data_7 = chip_13;\n   end\n   7'bx1011xx : begin\n     rx_20 = reg_5;\n   end\n   4'bx01x : begin\n     clk_19 = reg_16;\n   end\n   7'b0001001 : begin\n     clk_4 = core_10;\n   end\n   default : begin \n     rx_3 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_20 ) == ( 7'b11xx101 ) |-> data_7 == chip_13 ;endproperty \nproperty name: ( data_register_status_20 ) == ( 7'bx1011xx ) |-> rx_20 == reg_5 ;endproperty \nproperty name: ( data_register_status_20 ) == ( 4'bx01x ) |-> clk_19 == reg_16 ;endproperty \nproperty name: ( data_register_status_20 ) == ( 7'b0001001 ) |-> clk_4 == core_10 ;endproperty \nproperty name; ( ( data_register_status_20 ) != 7'b11xx101 ) || ( ( data_register_status_20 ) != 7'bx1011xx ) || ( ( data_register_status_20 ) != 4'bx01x ) || ( data_register_status_20 ) != 7'b0001001 ) ) |-> rx_3 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_15 ) \n   5'b10100 : begin\n     rx_18 = clk_9;\n   end\n   7'bx001xx0 : begin\n     clk_15 = cfg_17;\n   end\n   7'bxx1101x : begin\n     rst_9 = sig_18;\n   end\n   7'b00101x0 : begin\n     cfg_1 = chip_16;\n   end\n   3'b110 : begin\n     sig_9 = tx_17;\n   end\n   default : begin \n     core_9 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_15 ) == ( 5'b10100 ) |-> rx_18 == clk_9 ;endproperty \nproperty name: ( data_buffer_status_15 ) == ( 7'bx001xx0 ) |-> clk_15 == cfg_17 ;endproperty \nproperty name: ( data_buffer_status_15 ) == ( 7'bxx1101x ) |-> rst_9 == sig_18 ;endproperty \nproperty name: ( data_buffer_status_15 ) == ( 7'b00101x0 ) |-> cfg_1 == chip_16 ;endproperty \nproperty name: ( data_buffer_status_15 ) == ( 3'b110 ) |-> sig_9 == tx_17 ;endproperty \nproperty name; ( ( data_buffer_status_15 ) != 5'b10100 ) || ( ( data_buffer_status_15 ) != 7'bx001xx0 ) || ( ( data_buffer_status_15 ) != 7'bxx1101x ) || ( ( data_buffer_status_15 ) != 7'b00101x0 ) || ( data_buffer_status_15 ) != 3'b110 ) ) |-> core_9 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_2 ) \n   7'b110x0x0 : begin\n     rx_8 = err_3;\n   end\n   7'h2e : begin\n     rx_4 = chip_8;\n   end\n   6'b1010xx : begin\n     core_9 = rx_6;\n   end\n   4'bxxx0 : begin\n     clk_2 = tx_9;\n   end\n   7'b10xx0x1 : begin\n     rx_7 = fsm_2;\n   end\n   default : begin \n     cfg_19 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_2 ) == ( 7'b110x0x0 ) |-> rx_8 == err_3 ;endproperty \nproperty name: ( read_enable_2 ) == ( 7'h2e ) |-> rx_4 == chip_8 ;endproperty \nproperty name: ( read_enable_2 ) == ( 6'b1010xx ) |-> core_9 == rx_6 ;endproperty \nproperty name: ( read_enable_2 ) == ( 4'bxxx0 ) |-> clk_2 == tx_9 ;endproperty \nproperty name: ( read_enable_2 ) == ( 7'b10xx0x1 ) |-> rx_7 == fsm_2 ;endproperty \nproperty name; ( ( read_enable_2 ) != 7'b110x0x0 ) || ( ( read_enable_2 ) != 7'h2e ) || ( ( read_enable_2 ) != 6'b1010xx ) || ( ( read_enable_2 ) != 4'bxxx0 ) || ( read_enable_2 ) != 7'b10xx0x1 ) ) |-> cfg_19 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_9 ) \n   7'bx1000x0 : begin\n     clk_7 = rst_7;\n   end\n   5'bxx11x : begin\n     data_6 = core_8;\n   end\n   7'h30 : begin\n     tx_3 = cfg_19;\n   end\n   7'bx001101 : begin\n     core_19 = hw_20;\n   end\n   default : begin \n     core_7 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_9 ) == ( 7'bx1000x0 ) |-> clk_7 == rst_7 ;endproperty \nproperty name: ( operation_status_9 ) == ( 5'bxx11x ) |-> data_6 == core_8 ;endproperty \nproperty name: ( operation_status_9 ) == ( 7'h30 ) |-> tx_3 == cfg_19 ;endproperty \nproperty name: ( operation_status_9 ) == ( 7'bx001101 ) |-> core_19 == hw_20 ;endproperty \nproperty name; ( ( operation_status_9 ) != 7'bx1000x0 ) || ( ( operation_status_9 ) != 5'bxx11x ) || ( ( operation_status_9 ) != 7'h30 ) || ( operation_status_9 ) != 7'bx001101 ) ) |-> core_7 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_4 ) \n   7'h6 : begin\n     hw_7 = data_18;\n   end\n   6'b0x0x1x : begin\n     auth_4 = data_18;\n   end\n   7'b1x01x10 : begin\n     cfg_18 = core_7;\n   end\n   7'b10x011x : begin\n     hw_10 = tx_7;\n   end\n   default : begin \n     rx_11 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( counter_4 ) == ( 7'h6 ) |-> hw_7 == data_18 ;endproperty \nproperty name: ( counter_4 ) == ( 6'b0x0x1x ) |-> auth_4 == data_18 ;endproperty \nproperty name: ( counter_4 ) == ( 7'b1x01x10 ) |-> cfg_18 == core_7 ;endproperty \nproperty name: ( counter_4 ) == ( 7'b10x011x ) |-> hw_10 == tx_7 ;endproperty \nproperty name; ( ( counter_4 ) != 7'h6 ) || ( ( counter_4 ) != 6'b0x0x1x ) || ( ( counter_4 ) != 7'b1x01x10 ) || ( counter_4 ) != 7'b10x011x ) ) |-> rx_11 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_17 ) \n   5'b1111x : begin\n     err_20 = sig_1;\n   end\n   5'b11010 : begin\n     err_7 = auth_10;\n   end\n   6'bxx1x01 : begin\n     data_7 = hw_8;\n   end\n   cfg_3 : begin\n     rst_10 = chip_8;\n   end\n   7'bxxxx00x : begin\n     data_8 = rx_12;\n   end\n   default : begin \n     clk_20 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_17 ) == ( 5'b1111x ) |-> err_20 == sig_1 ;endproperty \nproperty name: ( busy_signal_17 ) == ( 5'b11010 ) |-> err_7 == auth_10 ;endproperty \nproperty name: ( busy_signal_17 ) == ( 6'bxx1x01 ) |-> data_7 == hw_8 ;endproperty \nproperty name: ( busy_signal_17 ) == ( cfg_3 ) |-> rst_10 == chip_8 ;endproperty \nproperty name: ( busy_signal_17 ) == ( 7'bxxxx00x ) |-> data_8 == rx_12 ;endproperty \nproperty name; ( ( busy_signal_17 ) != 5'b1111x ) || ( ( busy_signal_17 ) != 5'b11010 ) || ( ( busy_signal_17 ) != 6'bxx1x01 ) || ( ( busy_signal_17 ) != cfg_3 ) || ( busy_signal_17 ) != 7'bxxxx00x ) ) |-> clk_20 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_1 ) \n   7'bxx10x10 : begin\n     tx_14 = data_10;\n   end\n   7'b0xx0xx0 : begin\n     data_5 = data_16;\n   end\n   rx_1 : begin\n     sig_9 = sig_14;\n   end\n   6'b0x1x11 : begin\n     reg_19 = sig_19;\n   end\n   default : begin \n     clk_19 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_1 ) == ( 7'bxx10x10 ) |-> tx_14 == data_10 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 7'b0xx0xx0 ) |-> data_5 == data_16 ;endproperty \nproperty name: ( data_status_register_1 ) == ( rx_1 ) |-> sig_9 == sig_14 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 6'b0x1x11 ) |-> reg_19 == sig_19 ;endproperty \nproperty name; ( ( data_status_register_1 ) != 7'bxx10x10 ) || ( ( data_status_register_1 ) != 7'b0xx0xx0 ) || ( ( data_status_register_1 ) != rx_1 ) || ( data_status_register_1 ) != 6'b0x1x11 ) ) |-> clk_19 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_15 ) \n   6'bx01xxx : begin\n     data_4 = clk_13;\n   end\n   3'b101 : begin\n     err_7 = auth_7;\n   end\n   7'b110x0x0 : begin\n     sig_6 = err_19;\n   end\n   default : begin \n     hw_6 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_15 ) == ( 6'bx01xxx ) |-> data_4 == clk_13 ;endproperty \nproperty name: ( control_flag_15 ) == ( 3'b101 ) |-> err_7 == auth_7 ;endproperty \nproperty name: ( control_flag_15 ) == ( 7'b110x0x0 ) |-> sig_6 == err_19 ;endproperty \nproperty name; ( ( control_flag_15 ) != 6'bx01xxx ) || ( ( control_flag_15 ) != 3'b101 ) || ( control_flag_15 ) != 7'b110x0x0 ) ) |-> hw_6 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_11 ) \n   data_8 : begin\n     core_3 = fsm_19;\n   end\n   3'bx10 : begin\n     fsm_17 = cfg_20;\n   end\n   default : begin \n     chip_17 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_11 ) == ( data_8 ) |-> core_3 == fsm_19 ;endproperty \nproperty name: ( input_ready_11 ) == ( 3'bx10 ) |-> fsm_17 == cfg_20 ;endproperty \nproperty name; ( ( input_ready_11 ) != data_8 ) || ( input_ready_11 ) != 3'bx10 ) ) |-> chip_17 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_15 ) \n   6'bxxxx0x : begin\n     chip_16 = err_9;\n   end\n   cfg_1 : begin\n     hw_17 = hw_10;\n   end\n   6'bx10x01 : begin\n     rx_10 = fsm_18;\n   end\n   7'b11x1010 : begin\n     rst_13 = data_15;\n   end\n   default : begin \n     fsm_12 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_15 ) == ( 6'bxxxx0x ) |-> chip_16 == err_9 ;endproperty \nproperty name: ( instruction_register_15 ) == ( cfg_1 ) |-> hw_17 == hw_10 ;endproperty \nproperty name: ( instruction_register_15 ) == ( 6'bx10x01 ) |-> rx_10 == fsm_18 ;endproperty \nproperty name: ( instruction_register_15 ) == ( 7'b11x1010 ) |-> rst_13 == data_15 ;endproperty \nproperty name; ( ( instruction_register_15 ) != 6'bxxxx0x ) || ( ( instruction_register_15 ) != cfg_1 ) || ( ( instruction_register_15 ) != 6'bx10x01 ) || ( instruction_register_15 ) != 7'b11x1010 ) ) |-> fsm_12 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_4 ) \n   6'b1xxx10 : begin\n     core_16 = core_8;\n   end\n   rx_1 : begin\n     err_4 = sig_4;\n   end\n   6'bx10101 : begin\n     clk_6 = clk_15;\n   end\n   7'b1110x0x : begin\n     clk_15 = cfg_3;\n   end\n   default : begin \n     rx_11 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_4 ) == ( 6'b1xxx10 ) |-> core_16 == core_8 ;endproperty \nproperty name: ( ready_register_4 ) == ( rx_1 ) |-> err_4 == sig_4 ;endproperty \nproperty name: ( ready_register_4 ) == ( 6'bx10101 ) |-> clk_6 == clk_15 ;endproperty \nproperty name: ( ready_register_4 ) == ( 7'b1110x0x ) |-> clk_15 == cfg_3 ;endproperty \nproperty name; ( ( ready_register_4 ) != 6'b1xxx10 ) || ( ( ready_register_4 ) != rx_1 ) || ( ( ready_register_4 ) != 6'bx10101 ) || ( ready_register_4 ) != 7'b1110x0x ) ) |-> rx_11 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_8 ) \n   7'bx11xxx1 : begin\n     sig_1 = data_9;\n   end\n   7'h78 : begin\n     reg_20 = reg_6;\n   end\n   4'b10x1 : begin\n     rst_8 = auth_14;\n   end\n   3'b01x : begin\n     err_19 = sig_5;\n   end\n   default : begin \n     core_4 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_8 ) == ( 7'bx11xxx1 ) |-> sig_1 == data_9 ;endproperty \nproperty name: ( instruction_register_8 ) == ( 7'h78 ) |-> reg_20 == reg_6 ;endproperty \nproperty name: ( instruction_register_8 ) == ( 4'b10x1 ) |-> rst_8 == auth_14 ;endproperty \nproperty name: ( instruction_register_8 ) == ( 3'b01x ) |-> err_19 == sig_5 ;endproperty \nproperty name; ( ( instruction_register_8 ) != 7'bx11xxx1 ) || ( ( instruction_register_8 ) != 7'h78 ) || ( ( instruction_register_8 ) != 4'b10x1 ) || ( instruction_register_8 ) != 3'b01x ) ) |-> core_4 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_2 ) \n   7'b0x0010x : begin\n     fsm_20 = auth_20;\n   end\n   7'h5c : begin\n     clk_14 = rx_17;\n   end\n   5'b1xx0x : begin\n     err_17 = clk_15;\n   end\n   default : begin \n     rx_3 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_2 ) == ( 7'b0x0010x ) |-> fsm_20 == auth_20 ;endproperty \nproperty name: ( control_signal_2 ) == ( 7'h5c ) |-> clk_14 == rx_17 ;endproperty \nproperty name: ( control_signal_2 ) == ( 5'b1xx0x ) |-> err_17 == clk_15 ;endproperty \nproperty name; ( ( control_signal_2 ) != 7'b0x0010x ) || ( ( control_signal_2 ) != 7'h5c ) || ( control_signal_2 ) != 5'b1xx0x ) ) |-> rx_3 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_12 ) \n   7'b1x100x0 : begin\n     auth_16 = auth_18;\n   end\n   5'bx1111 : begin\n     sig_17 = auth_1;\n   end\n   6'bxxx00x : begin\n     chip_9 = data_1;\n   end\n   7'h46 : begin\n     err_18 = tx_7;\n   end\n   7'b111x11x : begin\n     hw_11 = core_1;\n   end\n   default : begin \n     data_18 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_12 ) == ( 7'b1x100x0 ) |-> auth_16 == auth_18 ;endproperty \nproperty name: ( flag_status_12 ) == ( 5'bx1111 ) |-> sig_17 == auth_1 ;endproperty \nproperty name: ( flag_status_12 ) == ( 6'bxxx00x ) |-> chip_9 == data_1 ;endproperty \nproperty name: ( flag_status_12 ) == ( 7'h46 ) |-> err_18 == tx_7 ;endproperty \nproperty name: ( flag_status_12 ) == ( 7'b111x11x ) |-> hw_11 == core_1 ;endproperty \nproperty name; ( ( flag_status_12 ) != 7'b1x100x0 ) || ( ( flag_status_12 ) != 5'bx1111 ) || ( ( flag_status_12 ) != 6'bxxx00x ) || ( ( flag_status_12 ) != 7'h46 ) || ( flag_status_12 ) != 7'b111x11x ) ) |-> data_18 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_3 ) \n   6'b0x1x11 : begin\n     rst_4 = tx_3;\n   end\n   7'bx11100x : begin\n     rx_8 = tx_6;\n   end\n   7'bx1xxx0x : begin\n     cfg_20 = cfg_16;\n   end\n   6'h3a : begin\n     tx_16 = clk_4;\n   end\n   default : begin \n     auth_16 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_3 ) == ( 6'b0x1x11 ) |-> rst_4 == tx_3 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 7'bx11100x ) |-> rx_8 == tx_6 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 7'bx1xxx0x ) |-> cfg_20 == cfg_16 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 6'h3a ) |-> tx_16 == clk_4 ;endproperty \nproperty name; ( ( interrupt_flag_3 ) != 6'b0x1x11 ) || ( ( interrupt_flag_3 ) != 7'bx11100x ) || ( ( interrupt_flag_3 ) != 7'bx1xxx0x ) || ( interrupt_flag_3 ) != 6'h3a ) ) |-> auth_16 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_19 ) \n   6'b111001 : begin\n     err_10 = tx_18;\n   end\n   7'b01000xx : begin\n     data_8 = hw_8;\n   end\n   5'b0x1xx : begin\n     clk_15 = reg_5;\n   end\n   4'b0110 : begin\n     sig_16 = auth_18;\n   end\n   3'b100 : begin\n     cfg_1 = core_14;\n   end\n   default : begin \n     tx_10 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( data_in_19 ) == ( 6'b111001 ) |-> err_10 == tx_18 ;endproperty \nproperty name: ( data_in_19 ) == ( 7'b01000xx ) |-> data_8 == hw_8 ;endproperty \nproperty name: ( data_in_19 ) == ( 5'b0x1xx ) |-> clk_15 == reg_5 ;endproperty \nproperty name: ( data_in_19 ) == ( 4'b0110 ) |-> sig_16 == auth_18 ;endproperty \nproperty name: ( data_in_19 ) == ( 3'b100 ) |-> cfg_1 == core_14 ;endproperty \nproperty name; ( ( data_in_19 ) != 6'b111001 ) || ( ( data_in_19 ) != 7'b01000xx ) || ( ( data_in_19 ) != 5'b0x1xx ) || ( ( data_in_19 ) != 4'b0110 ) || ( data_in_19 ) != 3'b100 ) ) |-> tx_10 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_12 ) \n   7'b00x111x : begin\n     rx_12 = hw_2;\n   end\n   default : begin \n     rst_12 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( control_output_12 ) == ( 7'b00x111x ) |-> rx_12 == hw_2 ;endproperty \nproperty name; ( control_output_12 ) != 7'b00x111x ) ) |-> rst_12 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_8 ) \n   7'b000xxx1 : begin\n     sig_19 = clk_12;\n   end\n   default : begin \n     hw_7 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_8 ) == ( 7'b000xxx1 ) |-> sig_19 == clk_12 ;endproperty \nproperty name; ( valid_input_8 ) != 7'b000xxx1 ) ) |-> hw_7 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_4 ) \n   7'b000x0x0 : begin\n     tx_15 = data_1;\n   end\n   6'b0x0xx1 : begin\n     err_9 = err_12;\n   end\n   7'b01xxx01 : begin\n     data_12 = reg_14;\n   end\n   default : begin \n     rx_5 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( address_4 ) == ( 7'b000x0x0 ) |-> tx_15 == data_1 ;endproperty \nproperty name: ( address_4 ) == ( 6'b0x0xx1 ) |-> err_9 == err_12 ;endproperty \nproperty name: ( address_4 ) == ( 7'b01xxx01 ) |-> data_12 == reg_14 ;endproperty \nproperty name; ( ( address_4 ) != 7'b000x0x0 ) || ( ( address_4 ) != 6'b0x0xx1 ) || ( address_4 ) != 7'b01xxx01 ) ) |-> rx_5 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_13 ) \n   7'h44 : begin\n     chip_6 = fsm_9;\n   end\n   default : begin \n     err_2 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_13 ) == ( 7'h44 ) |-> chip_6 == fsm_9 ;endproperty \nproperty name; ( status_flag_13 ) != 7'h44 ) ) |-> err_2 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_16 ) \n   6'h23 : begin\n     fsm_2 = rst_6;\n   end\n   7'b110x00x : begin\n     fsm_16 = rx_10;\n   end\n   7'h4x : begin\n     clk_13 = rx_8;\n   end\n   6'b100110 : begin\n     rx_3 = tx_11;\n   end\n   default : begin \n     reg_17 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( data_out_16 ) == ( 6'h23 ) |-> fsm_2 == rst_6 ;endproperty \nproperty name: ( data_out_16 ) == ( 7'b110x00x ) |-> fsm_16 == rx_10 ;endproperty \nproperty name: ( data_out_16 ) == ( 7'h4x ) |-> clk_13 == rx_8 ;endproperty \nproperty name: ( data_out_16 ) == ( 6'b100110 ) |-> rx_3 == tx_11 ;endproperty \nproperty name; ( ( data_out_16 ) != 6'h23 ) || ( ( data_out_16 ) != 7'b110x00x ) || ( ( data_out_16 ) != 7'h4x ) || ( data_out_16 ) != 6'b100110 ) ) |-> reg_17 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_15 ) \n   6'b100x01 : begin\n     clk_11 = rst_12;\n   end\n   5'b10x00 : begin\n     rst_18 = fsm_9;\n   end\n   6'bx1x10x : begin\n     reg_5 = cfg_1;\n   end\n   6'bx00010 : begin\n     clk_4 = reg_8;\n   end\n   6'h30 : begin\n     sig_18 = clk_4;\n   end\n   default : begin \n     err_2 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_15 ) == ( 6'b100x01 ) |-> clk_11 == rst_12 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 5'b10x00 ) |-> rst_18 == fsm_9 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 6'bx1x10x ) |-> reg_5 == cfg_1 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 6'bx00010 ) |-> clk_4 == reg_8 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 6'h30 ) |-> sig_18 == clk_4 ;endproperty \nproperty name; ( ( control_flag_register_15 ) != 6'b100x01 ) || ( ( control_flag_register_15 ) != 5'b10x00 ) || ( ( control_flag_register_15 ) != 6'bx1x10x ) || ( ( control_flag_register_15 ) != 6'bx00010 ) || ( control_flag_register_15 ) != 6'h30 ) ) |-> err_2 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_11 ) \n   7'b0110x00 : begin\n     hw_16 = rx_1;\n   end\n   default : begin \n     rx_2 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_11 ) == ( 7'b0110x00 ) |-> hw_16 == rx_1 ;endproperty \nproperty name; ( status_output_buffer_11 ) != 7'b0110x00 ) ) |-> rx_2 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_16 ) \n   chip : begin\n     tx_19 = clk_17;\n   end\n   5'bx111x : begin\n     chip_18 = hw_3;\n   end\n   default : begin \n     rx_17 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_16 ) == ( chip ) |-> tx_19 == clk_17 ;endproperty \nproperty name: ( flag_status_16 ) == ( 5'bx111x ) |-> chip_18 == hw_3 ;endproperty \nproperty name; ( ( flag_status_16 ) != chip ) || ( flag_status_16 ) != 5'bx111x ) ) |-> rx_17 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_19 ) \n   6'h34 : begin\n     clk_9 = rx_5;\n   end\n   7'b11011xx : begin\n     fsm_5 = cfg_2;\n   end\n   default : begin \n     reg_6 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_19 ) == ( 6'h34 ) |-> clk_9 == rx_5 ;endproperty \nproperty name: ( transfer_complete_19 ) == ( 7'b11011xx ) |-> fsm_5 == cfg_2 ;endproperty \nproperty name; ( ( transfer_complete_19 ) != 6'h34 ) || ( transfer_complete_19 ) != 7'b11011xx ) ) |-> reg_6 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   7'bx0xxx1x : begin\n     rst_19 = reg_11;\n   end\n   6'he : begin\n     clk_16 = rx_12;\n   end\n   default : begin \n     err_7 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_19 ) == ( 7'bx0xxx1x ) |-> rst_19 == reg_11 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 6'he ) |-> clk_16 == rx_12 ;endproperty \nproperty name; ( ( instruction_register_19 ) != 7'bx0xxx1x ) || ( instruction_register_19 ) != 6'he ) ) |-> err_7 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_4 ) \n   6'bx00001 : begin\n     cfg_2 = tx_19;\n   end\n   default : begin \n     fsm_5 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_4 ) == ( 6'bx00001 ) |-> cfg_2 == tx_19 ;endproperty \nproperty name; ( output_buffer_4 ) != 6'bx00001 ) ) |-> fsm_5 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_2 ) \n   6'bx1100x : begin\n     chip_4 = hw_10;\n   end\n   7'b1010x11 : begin\n     hw_17 = clk_9;\n   end\n   7'b11011xx : begin\n     rst_4 = chip_18;\n   end\n   7'bx01xx0x : begin\n     clk_10 = clk_15;\n   end\n   7'bxx0x111 : begin\n     err_4 = auth_16;\n   end\n   default : begin \n     tx_4 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_2 ) == ( 6'bx1100x ) |-> chip_4 == hw_10 ;endproperty \nproperty name: ( status_flag_2 ) == ( 7'b1010x11 ) |-> hw_17 == clk_9 ;endproperty \nproperty name: ( status_flag_2 ) == ( 7'b11011xx ) |-> rst_4 == chip_18 ;endproperty \nproperty name: ( status_flag_2 ) == ( 7'bx01xx0x ) |-> clk_10 == clk_15 ;endproperty \nproperty name: ( status_flag_2 ) == ( 7'bxx0x111 ) |-> err_4 == auth_16 ;endproperty \nproperty name; ( ( status_flag_2 ) != 6'bx1100x ) || ( ( status_flag_2 ) != 7'b1010x11 ) || ( ( status_flag_2 ) != 7'b11011xx ) || ( ( status_flag_2 ) != 7'bx01xx0x ) || ( status_flag_2 ) != 7'bxx0x111 ) ) |-> tx_4 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_12 ) \n   4'b0x10 : begin\n     tx_20 = err_16;\n   end\n   7'bxx000x0 : begin\n     core_7 = reg_2;\n   end\n   default : begin \n     tx_7 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_12 ) == ( 4'b0x10 ) |-> tx_20 == err_16 ;endproperty \nproperty name: ( data_buffer_12 ) == ( 7'bxx000x0 ) |-> core_7 == reg_2 ;endproperty \nproperty name; ( ( data_buffer_12 ) != 4'b0x10 ) || ( data_buffer_12 ) != 7'bxx000x0 ) ) |-> tx_7 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_2 ) \n   6'h24 : begin\n     clk_8 = rst_5;\n   end\n   7'b10xx1x0 : begin\n     sig_4 = chip_12;\n   end\n   3'h6 : begin\n     core_1 = auth_20;\n   end\n   6'h1 : begin\n     auth_18 = rx_10;\n   end\n   7'b100111x : begin\n     core_3 = core_15;\n   end\n   default : begin \n     rx_9 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( data_in_2 ) == ( 6'h24 ) |-> clk_8 == rst_5 ;endproperty \nproperty name: ( data_in_2 ) == ( 7'b10xx1x0 ) |-> sig_4 == chip_12 ;endproperty \nproperty name: ( data_in_2 ) == ( 3'h6 ) |-> core_1 == auth_20 ;endproperty \nproperty name: ( data_in_2 ) == ( 6'h1 ) |-> auth_18 == rx_10 ;endproperty \nproperty name: ( data_in_2 ) == ( 7'b100111x ) |-> core_3 == core_15 ;endproperty \nproperty name; ( ( data_in_2 ) != 6'h24 ) || ( ( data_in_2 ) != 7'b10xx1x0 ) || ( ( data_in_2 ) != 3'h6 ) || ( ( data_in_2 ) != 6'h1 ) || ( data_in_2 ) != 7'b100111x ) ) |-> rx_9 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_1 ) \n   6'bx0xx00 : begin\n     auth_14 = cfg_16;\n   end\n   7'bxxx1001 : begin\n     rst_12 = data_1;\n   end\n   7'bxxxx100 : begin\n     chip_20 = rst_10;\n   end\n   6'h38 : begin\n     reg_10 = cfg_5;\n   end\n   7'b0001x1x : begin\n     rst_15 = rst_20;\n   end\n   default : begin \n     hw_20 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_1 ) == ( 6'bx0xx00 ) |-> auth_14 == cfg_16 ;endproperty \nproperty name: ( control_flag_1 ) == ( 7'bxxx1001 ) |-> rst_12 == data_1 ;endproperty \nproperty name: ( control_flag_1 ) == ( 7'bxxxx100 ) |-> chip_20 == rst_10 ;endproperty \nproperty name: ( control_flag_1 ) == ( 6'h38 ) |-> reg_10 == cfg_5 ;endproperty \nproperty name: ( control_flag_1 ) == ( 7'b0001x1x ) |-> rst_15 == rst_20 ;endproperty \nproperty name; ( ( control_flag_1 ) != 6'bx0xx00 ) || ( ( control_flag_1 ) != 7'bxxx1001 ) || ( ( control_flag_1 ) != 7'bxxxx100 ) || ( ( control_flag_1 ) != 6'h38 ) || ( control_flag_1 ) != 7'b0001x1x ) ) |-> hw_20 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_7 ) \n   7'b1000000 : begin\n     hw_17 = clk_15;\n   end\n   7'b1011111 : begin\n     auth_15 = auth_20;\n   end\n   default : begin \n     tx_9 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( control_register_7 ) == ( 7'b1000000 ) |-> hw_17 == clk_15 ;endproperty \nproperty name: ( control_register_7 ) == ( 7'b1011111 ) |-> auth_15 == auth_20 ;endproperty \nproperty name; ( ( control_register_7 ) != 7'b1000000 ) || ( control_register_7 ) != 7'b1011111 ) ) |-> tx_9 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_13 ) \n   7'b1110110 : begin\n     hw_20 = data_7;\n   end\n   7'b1110x0x : begin\n     chip_5 = tx_15;\n   end\n   5'bxx010 : begin\n     data_10 = cfg_15;\n   end\n   6'h1c : begin\n     reg_13 = data_19;\n   end\n   err_6 : begin\n     rx_2 = rst_6;\n   end\n   default : begin \n     data_4 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_13 ) == ( 7'b1110110 ) |-> hw_20 == data_7 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 7'b1110x0x ) |-> chip_5 == tx_15 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 5'bxx010 ) |-> data_10 == cfg_15 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 6'h1c ) |-> reg_13 == data_19 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( err_6 ) |-> rx_2 == rst_6 ;endproperty \nproperty name; ( ( flag_control_status_13 ) != 7'b1110110 ) || ( ( flag_control_status_13 ) != 7'b1110x0x ) || ( ( flag_control_status_13 ) != 5'bxx010 ) || ( ( flag_control_status_13 ) != 6'h1c ) || ( flag_control_status_13 ) != err_6 ) ) |-> data_4 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_10 ) \n   2'bxx : begin\n     hw_14 = core_18;\n   end\n   7'b1110x0x : begin\n     reg_4 = cfg_8;\n   end\n   default : begin \n     reg_2 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( address_register_10 ) == ( 2'bxx ) |-> hw_14 == core_18 ;endproperty \nproperty name: ( address_register_10 ) == ( 7'b1110x0x ) |-> reg_4 == cfg_8 ;endproperty \nproperty name; ( ( address_register_10 ) != 2'bxx ) || ( address_register_10 ) != 7'b1110x0x ) ) |-> reg_2 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_10 ) \n   3'b100 : begin\n     fsm_16 = fsm_2;\n   end\n   7'b0xxxxx1 : begin\n     sig_15 = chip_12;\n   end\n   default : begin \n     reg_5 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_10 ) == ( 3'b100 ) |-> fsm_16 == fsm_2 ;endproperty \nproperty name: ( operation_status_10 ) == ( 7'b0xxxxx1 ) |-> sig_15 == chip_12 ;endproperty \nproperty name; ( ( operation_status_10 ) != 3'b100 ) || ( operation_status_10 ) != 7'b0xxxxx1 ) ) |-> reg_5 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_12 ) \n   4'bxxx0 : begin\n     hw_12 = hw_4;\n   end\n   default : begin \n     sig_8 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( output_data_12 ) == ( 4'bxxx0 ) |-> hw_12 == hw_4 ;endproperty \nproperty name; ( output_data_12 ) != 4'bxxx0 ) ) |-> sig_8 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_16 ) \n   7'h2b : begin\n     sig_16 = fsm_19;\n   end\n   6'h3a : begin\n     rx_20 = sig_10;\n   end\n   7'b101xxx0 : begin\n     auth_17 = auth_15;\n   end\n   default : begin \n     core_19 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_16 ) == ( 7'h2b ) |-> sig_16 == fsm_19 ;endproperty \nproperty name: ( data_status_16 ) == ( 6'h3a ) |-> rx_20 == sig_10 ;endproperty \nproperty name: ( data_status_16 ) == ( 7'b101xxx0 ) |-> auth_17 == auth_15 ;endproperty \nproperty name; ( ( data_status_16 ) != 7'h2b ) || ( ( data_status_16 ) != 6'h3a ) || ( data_status_16 ) != 7'b101xxx0 ) ) |-> core_19 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_17 ) \n   5'b1x1x1 : begin\n     tx_20 = cfg_3;\n   end\n   5'b01011 : begin\n     chip_1 = rst_10;\n   end\n   default : begin \n     chip_5 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_17 ) == ( 5'b1x1x1 ) |-> tx_20 == cfg_3 ;endproperty \nproperty name: ( ready_output_17 ) == ( 5'b01011 ) |-> chip_1 == rst_10 ;endproperty \nproperty name; ( ( ready_output_17 ) != 5'b1x1x1 ) || ( ready_output_17 ) != 5'b01011 ) ) |-> chip_5 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_15 ) \n   7'bx11x1x1 : begin\n     err_16 = rst_19;\n   end\n   6'b100110 : begin\n     reg_17 = hw_16;\n   end\n   7'b0011xx0 : begin\n     rx_5 = reg_18;\n   end\n   7'bx111111 : begin\n     auth_16 = clk_5;\n   end\n   7'b100x0x0 : begin\n     fsm_13 = chip_19;\n   end\n   default : begin \n     tx_14 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( output_data_15 ) == ( 7'bx11x1x1 ) |-> err_16 == rst_19 ;endproperty \nproperty name: ( output_data_15 ) == ( 6'b100110 ) |-> reg_17 == hw_16 ;endproperty \nproperty name: ( output_data_15 ) == ( 7'b0011xx0 ) |-> rx_5 == reg_18 ;endproperty \nproperty name: ( output_data_15 ) == ( 7'bx111111 ) |-> auth_16 == clk_5 ;endproperty \nproperty name: ( output_data_15 ) == ( 7'b100x0x0 ) |-> fsm_13 == chip_19 ;endproperty \nproperty name; ( ( output_data_15 ) != 7'bx11x1x1 ) || ( ( output_data_15 ) != 6'b100110 ) || ( ( output_data_15 ) != 7'b0011xx0 ) || ( ( output_data_15 ) != 7'bx111111 ) || ( output_data_15 ) != 7'b100x0x0 ) ) |-> tx_14 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_4 ) \n   7'b111001x : begin\n     cfg_18 = rx_18;\n   end\n   7'b0x11001 : begin\n     rst_11 = tx_7;\n   end\n   6'bxx0x01 : begin\n     hw_10 = err_1;\n   end\n   7'b000100x : begin\n     cfg_5 = data_13;\n   end\n   7'bx1110x0 : begin\n     tx_3 = clk_8;\n   end\n   default : begin \n     clk_7 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( control_output_4 ) == ( 7'b111001x ) |-> cfg_18 == rx_18 ;endproperty \nproperty name: ( control_output_4 ) == ( 7'b0x11001 ) |-> rst_11 == tx_7 ;endproperty \nproperty name: ( control_output_4 ) == ( 6'bxx0x01 ) |-> hw_10 == err_1 ;endproperty \nproperty name: ( control_output_4 ) == ( 7'b000100x ) |-> cfg_5 == data_13 ;endproperty \nproperty name: ( control_output_4 ) == ( 7'bx1110x0 ) |-> tx_3 == clk_8 ;endproperty \nproperty name; ( ( control_output_4 ) != 7'b111001x ) || ( ( control_output_4 ) != 7'b0x11001 ) || ( ( control_output_4 ) != 6'bxx0x01 ) || ( ( control_output_4 ) != 7'b000100x ) || ( control_output_4 ) != 7'bx1110x0 ) ) |-> clk_7 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_8 ) \n   7'bx0xxxx0 : begin\n     chip_15 = core_9;\n   end\n   6'bxx1x00 : begin\n     tx_7 = chip_8;\n   end\n   6'h3c : begin\n     core_8 = hw_9;\n   end\n   fsm_20 : begin\n     sig_20 = rst_8;\n   end\n   7'b1x00010 : begin\n     data_17 = rst_8;\n   end\n   default : begin \n     sig_16 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( address_8 ) == ( 7'bx0xxxx0 ) |-> chip_15 == core_9 ;endproperty \nproperty name: ( address_8 ) == ( 6'bxx1x00 ) |-> tx_7 == chip_8 ;endproperty \nproperty name: ( address_8 ) == ( 6'h3c ) |-> core_8 == hw_9 ;endproperty \nproperty name: ( address_8 ) == ( fsm_20 ) |-> sig_20 == rst_8 ;endproperty \nproperty name: ( address_8 ) == ( 7'b1x00010 ) |-> data_17 == rst_8 ;endproperty \nproperty name; ( ( address_8 ) != 7'bx0xxxx0 ) || ( ( address_8 ) != 6'bxx1x00 ) || ( ( address_8 ) != 6'h3c ) || ( ( address_8 ) != fsm_20 ) || ( address_8 ) != 7'b1x00010 ) ) |-> sig_16 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_9 ) \n   6'bxxx111 : begin\n     data_4 = clk_3;\n   end\n   reg_9 : begin\n     rst_7 = data_11;\n   end\n   7'bxx0x0x1 : begin\n     core_3 = tx_13;\n   end\n   6'b100010 : begin\n     auth_17 = err_16;\n   end\n   default : begin \n     err_9 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_9 ) == ( 6'bxxx111 ) |-> data_4 == clk_3 ;endproperty \nproperty name: ( input_buffer_status_9 ) == ( reg_9 ) |-> rst_7 == data_11 ;endproperty \nproperty name: ( input_buffer_status_9 ) == ( 7'bxx0x0x1 ) |-> core_3 == tx_13 ;endproperty \nproperty name: ( input_buffer_status_9 ) == ( 6'b100010 ) |-> auth_17 == err_16 ;endproperty \nproperty name; ( ( input_buffer_status_9 ) != 6'bxxx111 ) || ( ( input_buffer_status_9 ) != reg_9 ) || ( ( input_buffer_status_9 ) != 7'bxx0x0x1 ) || ( input_buffer_status_9 ) != 6'b100010 ) ) |-> err_9 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   6'bx00010 : begin\n     tx_18 = rx_18;\n   end\n   default : begin \n     cfg_16 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_8 ) == ( 6'bx00010 ) |-> tx_18 == rx_18 ;endproperty \nproperty name; ( busy_signal_8 ) != 6'bx00010 ) ) |-> cfg_16 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_1 ) \n   6'h3f : begin\n     sig_19 = fsm_15;\n   end\n   6'b00xx10 : begin\n     reg_3 = auth_20;\n   end\n   7'b1010x11 : begin\n     auth_13 = err_2;\n   end\n   5'h17 : begin\n     err_13 = reg_8;\n   end\n   default : begin \n     core_20 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_1 ) == ( 6'h3f ) |-> sig_19 == fsm_15 ;endproperty \nproperty name: ( data_control_status_1 ) == ( 6'b00xx10 ) |-> reg_3 == auth_20 ;endproperty \nproperty name: ( data_control_status_1 ) == ( 7'b1010x11 ) |-> auth_13 == err_2 ;endproperty \nproperty name: ( data_control_status_1 ) == ( 5'h17 ) |-> err_13 == reg_8 ;endproperty \nproperty name; ( ( data_control_status_1 ) != 6'h3f ) || ( ( data_control_status_1 ) != 6'b00xx10 ) || ( ( data_control_status_1 ) != 7'b1010x11 ) || ( data_control_status_1 ) != 5'h17 ) ) |-> core_20 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_6 ) \n   7'b0100010 : begin\n     data_17 = err_4;\n   end\n   7'b1x0x01x : begin\n     chip_13 = data_9;\n   end\n   default : begin \n     rx_9 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( output_status_6 ) == ( 7'b0100010 ) |-> data_17 == err_4 ;endproperty \nproperty name: ( output_status_6 ) == ( 7'b1x0x01x ) |-> chip_13 == data_9 ;endproperty \nproperty name; ( ( output_status_6 ) != 7'b0100010 ) || ( output_status_6 ) != 7'b1x0x01x ) ) |-> rx_9 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_16 ) \n   6'b1101x1 : begin\n     data_8 = data_11;\n   end\n   4'b1xxx : begin\n     rst_10 = hw_16;\n   end\n   5'bxx0xx : begin\n     clk_17 = reg_11;\n   end\n   7'bx1xx0xx : begin\n     reg_16 = rx_11;\n   end\n   default : begin \n     sig_19 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_16 ) == ( 6'b1101x1 ) |-> data_8 == data_11 ;endproperty \nproperty name: ( control_valid_16 ) == ( 4'b1xxx ) |-> rst_10 == hw_16 ;endproperty \nproperty name: ( control_valid_16 ) == ( 5'bxx0xx ) |-> clk_17 == reg_11 ;endproperty \nproperty name: ( control_valid_16 ) == ( 7'bx1xx0xx ) |-> reg_16 == rx_11 ;endproperty \nproperty name; ( ( control_valid_16 ) != 6'b1101x1 ) || ( ( control_valid_16 ) != 4'b1xxx ) || ( ( control_valid_16 ) != 5'bxx0xx ) || ( control_valid_16 ) != 7'bx1xx0xx ) ) |-> sig_19 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   tx_2 : begin\n     chip_17 = rx_9;\n   end\n   default : begin \n     clk_1 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_14 ) == ( tx_2 ) |-> chip_17 == rx_9 ;endproperty \nproperty name; ( data_register_status_14 ) != tx_2 ) ) |-> clk_1 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   7'bxx01110 : begin\n     reg_8 = auth_3;\n   end\n   default : begin \n     core_4 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_9 ) == ( 7'bxx01110 ) |-> reg_8 == auth_3 ;endproperty \nproperty name; ( output_buffer_9 ) != 7'bxx01110 ) ) |-> core_4 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_19 ) \n   7'h2e : begin\n     cfg_11 = sig_16;\n   end\n   default : begin \n     hw_5 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_19 ) == ( 7'h2e ) |-> cfg_11 == sig_16 ;endproperty \nproperty name; ( read_enable_19 ) != 7'h2e ) ) |-> hw_5 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_15 ) \n   7'b0xxx000 : begin\n     reg_9 = reg_3;\n   end\n   default : begin \n     clk_5 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( enable_15 ) == ( 7'b0xxx000 ) |-> reg_9 == reg_3 ;endproperty \nproperty name; ( enable_15 ) != 7'b0xxx000 ) ) |-> clk_5 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_11 ) \n   7'ha : begin\n     core_5 = core_11;\n   end\n   7'b10x0xxx : begin\n     cfg_18 = data_7;\n   end\n   default : begin \n     data_19 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_11 ) == ( 7'ha ) |-> core_5 == core_11 ;endproperty \nproperty name: ( control_status_buffer_11 ) == ( 7'b10x0xxx ) |-> cfg_18 == data_7 ;endproperty \nproperty name; ( ( control_status_buffer_11 ) != 7'ha ) || ( control_status_buffer_11 ) != 7'b10x0xxx ) ) |-> data_19 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   6'b001001 : begin\n     rx_14 = clk_1;\n   end\n   5'b10100 : begin\n     hw_10 = chip_2;\n   end\n   7'b111001x : begin\n     sig_3 = rst_15;\n   end\n   4'bxxx0 : begin\n     sig_15 = auth_11;\n   end\n   7'bxxxx101 : begin\n     clk_16 = rst_6;\n   end\n   default : begin \n     sig_11 = tx_7;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_10 ) == ( 6'b001001 ) |-> rx_14 == clk_1 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 5'b10100 ) |-> hw_10 == chip_2 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 7'b111001x ) |-> sig_3 == rst_15 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 4'bxxx0 ) |-> sig_15 == auth_11 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 7'bxxxx101 ) |-> clk_16 == rst_6 ;endproperty \nproperty name; ( ( status_register_buffer_10 ) != 6'b001001 ) || ( ( status_register_buffer_10 ) != 5'b10100 ) || ( ( status_register_buffer_10 ) != 7'b111001x ) || ( ( status_register_buffer_10 ) != 4'bxxx0 ) || ( status_register_buffer_10 ) != 7'bxxxx101 ) ) |-> sig_11 == tx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_3 ) \n   7'b01xxxx0 : begin\n     reg_6 = tx_3;\n   end\n   5'bxx000 : begin\n     hw_3 = rx_14;\n   end\n   6'b100x0x : begin\n     auth_9 = rst_12;\n   end\n   default : begin \n     fsm_11 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( address_3 ) == ( 7'b01xxxx0 ) |-> reg_6 == tx_3 ;endproperty \nproperty name: ( address_3 ) == ( 5'bxx000 ) |-> hw_3 == rx_14 ;endproperty \nproperty name: ( address_3 ) == ( 6'b100x0x ) |-> auth_9 == rst_12 ;endproperty \nproperty name; ( ( address_3 ) != 7'b01xxxx0 ) || ( ( address_3 ) != 5'bxx000 ) || ( address_3 ) != 6'b100x0x ) ) |-> fsm_11 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_13 ) \n   7'h6x : begin\n     clk_3 = rx_18;\n   end\n   7'h3d : begin\n     auth_20 = rx_12;\n   end\n   default : begin \n     auth_11 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( counter_13 ) == ( 7'h6x ) |-> clk_3 == rx_18 ;endproperty \nproperty name: ( counter_13 ) == ( 7'h3d ) |-> auth_20 == rx_12 ;endproperty \nproperty name; ( ( counter_13 ) != 7'h6x ) || ( counter_13 ) != 7'h3d ) ) |-> auth_11 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_11 ) \n   7'bx1x10xx : begin\n     sig_17 = tx_20;\n   end\n   7'bx010x11 : begin\n     cfg_19 = rx_8;\n   end\n   5'b1010x : begin\n     core_20 = clk_11;\n   end\n   7'b1011111 : begin\n     auth_12 = rst_7;\n   end\n   default : begin \n     data_17 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( output_data_11 ) == ( 7'bx1x10xx ) |-> sig_17 == tx_20 ;endproperty \nproperty name: ( output_data_11 ) == ( 7'bx010x11 ) |-> cfg_19 == rx_8 ;endproperty \nproperty name: ( output_data_11 ) == ( 5'b1010x ) |-> core_20 == clk_11 ;endproperty \nproperty name: ( output_data_11 ) == ( 7'b1011111 ) |-> auth_12 == rst_7 ;endproperty \nproperty name; ( ( output_data_11 ) != 7'bx1x10xx ) || ( ( output_data_11 ) != 7'bx010x11 ) || ( ( output_data_11 ) != 5'b1010x ) || ( output_data_11 ) != 7'b1011111 ) ) |-> data_17 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   7'b0010110 : begin\n     rx_9 = clk_16;\n   end\n   default : begin \n     chip_20 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_20 ) == ( 7'b0010110 ) |-> rx_9 == clk_16 ;endproperty \nproperty name; ( data_buffer_20 ) != 7'b0010110 ) ) |-> chip_20 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_12 ) \n   sig_19 : begin\n     rst_1 = rst_15;\n   end\n   default : begin \n     hw_11 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_12 ) == ( sig_19 ) |-> rst_1 == rst_15 ;endproperty \nproperty name; ( valid_input_12 ) != sig_19 ) ) |-> hw_11 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_3 ) \n   7'b11xx110 : begin\n     core_20 = core_8;\n   end\n   5'b11x11 : begin\n     err_11 = tx_1;\n   end\n   default : begin \n     hw_9 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_3 ) == ( 7'b11xx110 ) |-> core_20 == core_8 ;endproperty \nproperty name: ( data_buffer_status_3 ) == ( 5'b11x11 ) |-> err_11 == tx_1 ;endproperty \nproperty name; ( ( data_buffer_status_3 ) != 7'b11xx110 ) || ( data_buffer_status_3 ) != 5'b11x11 ) ) |-> hw_9 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_4 ) \n   7'bxx0xxx1 : begin\n     rx_4 = clk_9;\n   end\n   5'bxxx0x : begin\n     rx_13 = core_6;\n   end\n   6'hf : begin\n     fsm_1 = core_13;\n   end\n   default : begin \n     cfg_9 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_4 ) == ( 7'bxx0xxx1 ) |-> rx_4 == clk_9 ;endproperty \nproperty name: ( start_signal_4 ) == ( 5'bxxx0x ) |-> rx_13 == core_6 ;endproperty \nproperty name: ( start_signal_4 ) == ( 6'hf ) |-> fsm_1 == core_13 ;endproperty \nproperty name; ( ( start_signal_4 ) != 7'bxx0xxx1 ) || ( ( start_signal_4 ) != 5'bxxx0x ) || ( start_signal_4 ) != 6'hf ) ) |-> cfg_9 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   6'b100010 : begin\n     data_13 = cfg_2;\n   end\n   7'b0xx1xxx : begin\n     sig_8 = chip_15;\n   end\n   7'b1x0x1xx : begin\n     cfg_7 = tx_3;\n   end\n   default : begin \n     chip_3 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_11 ) == ( 6'b100010 ) |-> data_13 == cfg_2 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 7'b0xx1xxx ) |-> sig_8 == chip_15 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 7'b1x0x1xx ) |-> cfg_7 == tx_3 ;endproperty \nproperty name; ( ( interrupt_control_11 ) != 6'b100010 ) || ( ( interrupt_control_11 ) != 7'b0xx1xxx ) || ( interrupt_control_11 ) != 7'b1x0x1xx ) ) |-> chip_3 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_11 ) \n   7'bx100110 : begin\n     tx_16 = reg_17;\n   end\n   6'h21 : begin\n     tx_4 = data_5;\n   end\n   7'b1010111 : begin\n     sig_8 = hw_3;\n   end\n   6'bxxx010 : begin\n     cfg_3 = rst_8;\n   end\n   default : begin \n     auth_10 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( status_output_11 ) == ( 7'bx100110 ) |-> tx_16 == reg_17 ;endproperty \nproperty name: ( status_output_11 ) == ( 6'h21 ) |-> tx_4 == data_5 ;endproperty \nproperty name: ( status_output_11 ) == ( 7'b1010111 ) |-> sig_8 == hw_3 ;endproperty \nproperty name: ( status_output_11 ) == ( 6'bxxx010 ) |-> cfg_3 == rst_8 ;endproperty \nproperty name; ( ( status_output_11 ) != 7'bx100110 ) || ( ( status_output_11 ) != 6'h21 ) || ( ( status_output_11 ) != 7'b1010111 ) || ( status_output_11 ) != 6'bxxx010 ) ) |-> auth_10 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_1 ) \n   7'b010010x : begin\n     rst_1 = cfg_8;\n   end\n   7'h71 : begin\n     err_5 = reg_19;\n   end\n   7'bxxxxx11 : begin\n     fsm_3 = fsm_13;\n   end\n   6'bx01011 : begin\n     hw_9 = data_12;\n   end\n   default : begin \n     cfg_5 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( start_address_1 ) == ( 7'b010010x ) |-> rst_1 == cfg_8 ;endproperty \nproperty name: ( start_address_1 ) == ( 7'h71 ) |-> err_5 == reg_19 ;endproperty \nproperty name: ( start_address_1 ) == ( 7'bxxxxx11 ) |-> fsm_3 == fsm_13 ;endproperty \nproperty name: ( start_address_1 ) == ( 6'bx01011 ) |-> hw_9 == data_12 ;endproperty \nproperty name; ( ( start_address_1 ) != 7'b010010x ) || ( ( start_address_1 ) != 7'h71 ) || ( ( start_address_1 ) != 7'bxxxxx11 ) || ( start_address_1 ) != 6'bx01011 ) ) |-> cfg_5 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   7'b111xxx1 : begin\n     sig_1 = rx_9;\n   end\n   default : begin \n     err_16 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_5 ) == ( 7'b111xxx1 ) |-> sig_1 == rx_9 ;endproperty \nproperty name; ( status_register_buffer_5 ) != 7'b111xxx1 ) ) |-> err_16 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_1 ) \n   4'hb : begin\n     rst_16 = core_13;\n   end\n   6'h1c : begin\n     fsm_7 = rx_20;\n   end\n   default : begin \n     clk_11 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( input_register_1 ) == ( 4'hb ) |-> rst_16 == core_13 ;endproperty \nproperty name: ( input_register_1 ) == ( 6'h1c ) |-> fsm_7 == rx_20 ;endproperty \nproperty name; ( ( input_register_1 ) != 4'hb ) || ( input_register_1 ) != 6'h1c ) ) |-> clk_11 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_9 ) \n   7'b10x0110 : begin\n     chip_17 = data_1;\n   end\n   default : begin \n     clk_6 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_9 ) == ( 7'b10x0110 ) |-> chip_17 == data_1 ;endproperty \nproperty name; ( data_control_status_9 ) != 7'b10x0110 ) ) |-> clk_6 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_11 ) \n   7'b01xxxx0 : begin\n     cfg_4 = fsm_7;\n   end\n   7'b10xxx0x : begin\n     rst_2 = core_19;\n   end\n   6'bxx0100 : begin\n     core_17 = core_7;\n   end\n   7'b010x1x1 : begin\n     data_14 = err_12;\n   end\n   default : begin \n     chip_7 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_11 ) == ( 7'b01xxxx0 ) |-> cfg_4 == fsm_7 ;endproperty \nproperty name: ( valid_input_11 ) == ( 7'b10xxx0x ) |-> rst_2 == core_19 ;endproperty \nproperty name: ( valid_input_11 ) == ( 6'bxx0100 ) |-> core_17 == core_7 ;endproperty \nproperty name: ( valid_input_11 ) == ( 7'b010x1x1 ) |-> data_14 == err_12 ;endproperty \nproperty name; ( ( valid_input_11 ) != 7'b01xxxx0 ) || ( ( valid_input_11 ) != 7'b10xxx0x ) || ( ( valid_input_11 ) != 6'bxx0100 ) || ( valid_input_11 ) != 7'b010x1x1 ) ) |-> chip_7 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_18 ) \n   7'hd : begin\n     reg_6 = fsm_4;\n   end\n   7'bxxx0100 : begin\n     cfg_11 = auth_6;\n   end\n   7'b100x101 : begin\n     tx_11 = hw_15;\n   end\n   default : begin \n     auth_18 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( command_word_18 ) == ( 7'hd ) |-> reg_6 == fsm_4 ;endproperty \nproperty name: ( command_word_18 ) == ( 7'bxxx0100 ) |-> cfg_11 == auth_6 ;endproperty \nproperty name: ( command_word_18 ) == ( 7'b100x101 ) |-> tx_11 == hw_15 ;endproperty \nproperty name; ( ( command_word_18 ) != 7'hd ) || ( ( command_word_18 ) != 7'bxxx0100 ) || ( command_word_18 ) != 7'b100x101 ) ) |-> auth_18 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_19 ) \n   2'h0 : begin\n     clk_10 = tx_8;\n   end\n   5'b11100 : begin\n     cfg_2 = reg_7;\n   end\n   7'h7x : begin\n     tx_20 = auth_20;\n   end\n   5'bxx000 : begin\n     fsm_14 = chip_12;\n   end\n   5'h7 : begin\n     data_10 = cfg_5;\n   end\n   default : begin \n     core_20 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( end_address_19 ) == ( 2'h0 ) |-> clk_10 == tx_8 ;endproperty \nproperty name: ( end_address_19 ) == ( 5'b11100 ) |-> cfg_2 == reg_7 ;endproperty \nproperty name: ( end_address_19 ) == ( 7'h7x ) |-> tx_20 == auth_20 ;endproperty \nproperty name: ( end_address_19 ) == ( 5'bxx000 ) |-> fsm_14 == chip_12 ;endproperty \nproperty name: ( end_address_19 ) == ( 5'h7 ) |-> data_10 == cfg_5 ;endproperty \nproperty name; ( ( end_address_19 ) != 2'h0 ) || ( ( end_address_19 ) != 5'b11100 ) || ( ( end_address_19 ) != 7'h7x ) || ( ( end_address_19 ) != 5'bxx000 ) || ( end_address_19 ) != 5'h7 ) ) |-> core_20 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_6 ) \n   6'bx0xxx0 : begin\n     hw_18 = sig_1;\n   end\n   6'b00100x : begin\n     reg_12 = hw_13;\n   end\n   7'bx01x011 : begin\n     fsm_11 = data_3;\n   end\n   default : begin \n     sig_17 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( data_out_6 ) == ( 6'bx0xxx0 ) |-> hw_18 == sig_1 ;endproperty \nproperty name: ( data_out_6 ) == ( 6'b00100x ) |-> reg_12 == hw_13 ;endproperty \nproperty name: ( data_out_6 ) == ( 7'bx01x011 ) |-> fsm_11 == data_3 ;endproperty \nproperty name; ( ( data_out_6 ) != 6'bx0xxx0 ) || ( ( data_out_6 ) != 6'b00100x ) || ( data_out_6 ) != 7'bx01x011 ) ) |-> sig_17 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_7 ) \n   7'b1xxxx10 : begin\n     core_16 = hw_7;\n   end\n   7'b0110001 : begin\n     auth_4 = hw_11;\n   end\n   7'b1x0110x : begin\n     reg_6 = reg_13;\n   end\n   4'bxx1x : begin\n     data_16 = rx_2;\n   end\n   default : begin \n     data_19 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( enable_7 ) == ( 7'b1xxxx10 ) |-> core_16 == hw_7 ;endproperty \nproperty name: ( enable_7 ) == ( 7'b0110001 ) |-> auth_4 == hw_11 ;endproperty \nproperty name: ( enable_7 ) == ( 7'b1x0110x ) |-> reg_6 == reg_13 ;endproperty \nproperty name: ( enable_7 ) == ( 4'bxx1x ) |-> data_16 == rx_2 ;endproperty \nproperty name; ( ( enable_7 ) != 7'b1xxxx10 ) || ( ( enable_7 ) != 7'b0110001 ) || ( ( enable_7 ) != 7'b1x0110x ) || ( enable_7 ) != 4'bxx1x ) ) |-> data_19 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_4 ) \n   6'bx00110 : begin\n     fsm_18 = clk_13;\n   end\n   7'h4 : begin\n     rst_2 = rx_7;\n   end\n   7'b1x0x1xx : begin\n     tx_1 = core_10;\n   end\n   6'h2c : begin\n     auth_4 = tx_12;\n   end\n   default : begin \n     clk_18 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_4 ) == ( 6'bx00110 ) |-> fsm_18 == clk_13 ;endproperty \nproperty name: ( operation_code_4 ) == ( 7'h4 ) |-> rst_2 == rx_7 ;endproperty \nproperty name: ( operation_code_4 ) == ( 7'b1x0x1xx ) |-> tx_1 == core_10 ;endproperty \nproperty name: ( operation_code_4 ) == ( 6'h2c ) |-> auth_4 == tx_12 ;endproperty \nproperty name; ( ( operation_code_4 ) != 6'bx00110 ) || ( ( operation_code_4 ) != 7'h4 ) || ( ( operation_code_4 ) != 7'b1x0x1xx ) || ( operation_code_4 ) != 6'h2c ) ) |-> clk_18 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_2 ) \n   4'bxxx1 : begin\n     rst_12 = auth_19;\n   end\n   7'h16 : begin\n     core_20 = core_2;\n   end\n   6'bxxx010 : begin\n     reg_16 = err_11;\n   end\n   6'h24 : begin\n     err_4 = core_6;\n   end\n   6'h10 : begin\n     sig_3 = hw_19;\n   end\n   default : begin \n     sig_18 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( command_register_2 ) == ( 4'bxxx1 ) |-> rst_12 == auth_19 ;endproperty \nproperty name: ( command_register_2 ) == ( 7'h16 ) |-> core_20 == core_2 ;endproperty \nproperty name: ( command_register_2 ) == ( 6'bxxx010 ) |-> reg_16 == err_11 ;endproperty \nproperty name: ( command_register_2 ) == ( 6'h24 ) |-> err_4 == core_6 ;endproperty \nproperty name: ( command_register_2 ) == ( 6'h10 ) |-> sig_3 == hw_19 ;endproperty \nproperty name; ( ( command_register_2 ) != 4'bxxx1 ) || ( ( command_register_2 ) != 7'h16 ) || ( ( command_register_2 ) != 6'bxxx010 ) || ( ( command_register_2 ) != 6'h24 ) || ( command_register_2 ) != 6'h10 ) ) |-> sig_18 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'b1xxxx1x : begin\n     chip_11 = fsm_4;\n   end\n   default : begin \n     auth_16 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( 7'b1xxxx1x ) |-> chip_11 == fsm_4 ;endproperty \nproperty name; ( output_register_4 ) != 7'b1xxxx1x ) ) |-> auth_16 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_15 ) \n   7'b0100xxx : begin\n     rx_12 = err_11;\n   end\n   6'b00xx1x : begin\n     reg_5 = chip_6;\n   end\n   7'b111x11x : begin\n     rx_1 = err_7;\n   end\n   5'bx01x0 : begin\n     chip_16 = tx_10;\n   end\n   6'b010010 : begin\n     core_3 = rst_17;\n   end\n   default : begin \n     tx_18 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( end_address_15 ) == ( 7'b0100xxx ) |-> rx_12 == err_11 ;endproperty \nproperty name: ( end_address_15 ) == ( 6'b00xx1x ) |-> reg_5 == chip_6 ;endproperty \nproperty name: ( end_address_15 ) == ( 7'b111x11x ) |-> rx_1 == err_7 ;endproperty \nproperty name: ( end_address_15 ) == ( 5'bx01x0 ) |-> chip_16 == tx_10 ;endproperty \nproperty name: ( end_address_15 ) == ( 6'b010010 ) |-> core_3 == rst_17 ;endproperty \nproperty name; ( ( end_address_15 ) != 7'b0100xxx ) || ( ( end_address_15 ) != 6'b00xx1x ) || ( ( end_address_15 ) != 7'b111x11x ) || ( ( end_address_15 ) != 5'bx01x0 ) || ( end_address_15 ) != 6'b010010 ) ) |-> tx_18 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_11 ) \n   6'b000x1x : begin\n     err_16 = hw_3;\n   end\n   6'bx01x1x : begin\n     data_8 = data_17;\n   end\n   7'b00x0001 : begin\n     clk_7 = clk_20;\n   end\n   default : begin \n     hw_16 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( start_address_11 ) == ( 6'b000x1x ) |-> err_16 == hw_3 ;endproperty \nproperty name: ( start_address_11 ) == ( 6'bx01x1x ) |-> data_8 == data_17 ;endproperty \nproperty name: ( start_address_11 ) == ( 7'b00x0001 ) |-> clk_7 == clk_20 ;endproperty \nproperty name; ( ( start_address_11 ) != 6'b000x1x ) || ( ( start_address_11 ) != 6'bx01x1x ) || ( start_address_11 ) != 7'b00x0001 ) ) |-> hw_16 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_10 ) \n   7'b0111x11 : begin\n     chip_19 = tx_14;\n   end\n   7'b00x11x0 : begin\n     tx_16 = rst_14;\n   end\n   7'b10xx010 : begin\n     rx_15 = sig_6;\n   end\n   default : begin \n     clk_14 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( control_data_10 ) == ( 7'b0111x11 ) |-> chip_19 == tx_14 ;endproperty \nproperty name: ( control_data_10 ) == ( 7'b00x11x0 ) |-> tx_16 == rst_14 ;endproperty \nproperty name: ( control_data_10 ) == ( 7'b10xx010 ) |-> rx_15 == sig_6 ;endproperty \nproperty name; ( ( control_data_10 ) != 7'b0111x11 ) || ( ( control_data_10 ) != 7'b00x11x0 ) || ( control_data_10 ) != 7'b10xx010 ) ) |-> clk_14 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_20 ) \n   7'h4c : begin\n     fsm_4 = reg_9;\n   end\n   7'h23 : begin\n     cfg_3 = err_12;\n   end\n   7'bx111111 : begin\n     data_3 = chip_7;\n   end\n   default : begin \n     cfg_7 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( control_word_20 ) == ( 7'h4c ) |-> fsm_4 == reg_9 ;endproperty \nproperty name: ( control_word_20 ) == ( 7'h23 ) |-> cfg_3 == err_12 ;endproperty \nproperty name: ( control_word_20 ) == ( 7'bx111111 ) |-> data_3 == chip_7 ;endproperty \nproperty name; ( ( control_word_20 ) != 7'h4c ) || ( ( control_word_20 ) != 7'h23 ) || ( control_word_20 ) != 7'bx111111 ) ) |-> cfg_7 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_2 ) \n   7'bx1xx1xx : begin\n     sig_15 = chip_9;\n   end\n   5'bx0xxx : begin\n     hw_10 = rx_4;\n   end\n   default : begin \n     clk_5 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_2 ) == ( 7'bx1xx1xx ) |-> sig_15 == chip_9 ;endproperty \nproperty name: ( status_flag_2 ) == ( 5'bx0xxx ) |-> hw_10 == rx_4 ;endproperty \nproperty name; ( ( status_flag_2 ) != 7'bx1xx1xx ) || ( status_flag_2 ) != 5'bx0xxx ) ) |-> clk_5 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_17 ) \n   6'b0011xx : begin\n     rx_7 = auth_4;\n   end\n   6'h2c : begin\n     reg_2 = core_16;\n   end\n   default : begin \n     cfg_14 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_17 ) == ( 6'b0011xx ) |-> rx_7 == auth_4 ;endproperty \nproperty name: ( control_valid_17 ) == ( 6'h2c ) |-> reg_2 == core_16 ;endproperty \nproperty name; ( ( control_valid_17 ) != 6'b0011xx ) || ( control_valid_17 ) != 6'h2c ) ) |-> cfg_14 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_9 ) \n   7'h45 : begin\n     reg_15 = err_3;\n   end\n   default : begin \n     chip_1 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_9 ) == ( 7'h45 ) |-> reg_15 == err_3 ;endproperty \nproperty name; ( valid_input_9 ) != 7'h45 ) ) |-> chip_1 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_7 ) \n   7'h6f : begin\n     sig_17 = cfg_16;\n   end\n   6'b010x1x : begin\n     tx_13 = err_17;\n   end\n   7'h2a : begin\n     cfg_4 = hw_20;\n   end\n   7'bx01x0x1 : begin\n     reg_14 = cfg_17;\n   end\n   default : begin \n     chip_12 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_7 ) == ( 7'h6f ) |-> sig_17 == cfg_16 ;endproperty \nproperty name: ( start_signal_7 ) == ( 6'b010x1x ) |-> tx_13 == err_17 ;endproperty \nproperty name: ( start_signal_7 ) == ( 7'h2a ) |-> cfg_4 == hw_20 ;endproperty \nproperty name: ( start_signal_7 ) == ( 7'bx01x0x1 ) |-> reg_14 == cfg_17 ;endproperty \nproperty name; ( ( start_signal_7 ) != 7'h6f ) || ( ( start_signal_7 ) != 6'b010x1x ) || ( ( start_signal_7 ) != 7'h2a ) || ( start_signal_7 ) != 7'bx01x0x1 ) ) |-> chip_12 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_17 ) \n   4'b101x : begin\n     rst_3 = clk_18;\n   end\n   5'b00xx0 : begin\n     auth_13 = rx_15;\n   end\n   5'bx10x1 : begin\n     fsm_17 = sig_16;\n   end\n   default : begin \n     err_2 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_17 ) == ( 4'b101x ) |-> rst_3 == clk_18 ;endproperty \nproperty name: ( control_input_status_17 ) == ( 5'b00xx0 ) |-> auth_13 == rx_15 ;endproperty \nproperty name: ( control_input_status_17 ) == ( 5'bx10x1 ) |-> fsm_17 == sig_16 ;endproperty \nproperty name; ( ( control_input_status_17 ) != 4'b101x ) || ( ( control_input_status_17 ) != 5'b00xx0 ) || ( control_input_status_17 ) != 5'bx10x1 ) ) |-> err_2 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_13 ) \n   5'b0x1xx : begin\n     err_5 = core_5;\n   end\n   default : begin \n     auth_14 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( input_register_13 ) == ( 5'b0x1xx ) |-> err_5 == core_5 ;endproperty \nproperty name; ( input_register_13 ) != 5'b0x1xx ) ) |-> auth_14 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_3 ) \n   6'bxx1x0x : begin\n     core_4 = rst_8;\n   end\n   7'h5c : begin\n     chip_7 = auth_14;\n   end\n   7'b10x1010 : begin\n     fsm_19 = data_19;\n   end\n   default : begin \n     fsm_13 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_3 ) == ( 6'bxx1x0x ) |-> core_4 == rst_8 ;endproperty \nproperty name: ( data_status_register_3 ) == ( 7'h5c ) |-> chip_7 == auth_14 ;endproperty \nproperty name: ( data_status_register_3 ) == ( 7'b10x1010 ) |-> fsm_19 == data_19 ;endproperty \nproperty name; ( ( data_status_register_3 ) != 6'bxx1x0x ) || ( ( data_status_register_3 ) != 7'h5c ) || ( data_status_register_3 ) != 7'b10x1010 ) ) |-> fsm_13 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_20 ) \n   7'bxxx0100 : begin\n     reg_12 = auth_8;\n   end\n   default : begin \n     hw_2 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( control_word_20 ) == ( 7'bxxx0100 ) |-> reg_12 == auth_8 ;endproperty \nproperty name; ( control_word_20 ) != 7'bxxx0100 ) ) |-> hw_2 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_19 ) \n   7'b1xx11xx : begin\n     hw_9 = cfg_10;\n   end\n   6'b00x1xx : begin\n     core_17 = reg_16;\n   end\n   7'b0xx1111 : begin\n     chip_17 = tx_17;\n   end\n   default : begin \n     clk_8 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_19 ) == ( 7'b1xx11xx ) |-> hw_9 == cfg_10 ;endproperty \nproperty name: ( data_register_19 ) == ( 6'b00x1xx ) |-> core_17 == reg_16 ;endproperty \nproperty name: ( data_register_19 ) == ( 7'b0xx1111 ) |-> chip_17 == tx_17 ;endproperty \nproperty name; ( ( data_register_19 ) != 7'b1xx11xx ) || ( ( data_register_19 ) != 6'b00x1xx ) || ( data_register_19 ) != 7'b0xx1111 ) ) |-> clk_8 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_16 ) \n   7'bx1xx1xx : begin\n     clk_17 = sig_13;\n   end\n   default : begin \n     hw_13 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_16 ) == ( 7'bx1xx1xx ) |-> clk_17 == sig_13 ;endproperty \nproperty name; ( instruction_buffer_16 ) != 7'bx1xx1xx ) ) |-> hw_13 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_9 ) \n   6'b010x1x : begin\n     tx_19 = tx_6;\n   end\n   default : begin \n     hw_3 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_9 ) == ( 6'b010x1x ) |-> tx_19 == tx_6 ;endproperty \nproperty name; ( operation_code_9 ) != 6'b010x1x ) ) |-> hw_3 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_7 ) \n   5'b01x1x : begin\n     clk_14 = core_8;\n   end\n   7'h7x : begin\n     fsm_11 = hw_10;\n   end\n   default : begin \n     err_20 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_7 ) == ( 5'b01x1x ) |-> clk_14 == core_8 ;endproperty \nproperty name: ( control_register_7 ) == ( 7'h7x ) |-> fsm_11 == hw_10 ;endproperty \nproperty name; ( ( control_register_7 ) != 5'b01x1x ) || ( control_register_7 ) != 7'h7x ) ) |-> err_20 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_1 ) \n   6'b1x0xx0 : begin\n     cfg_19 = rx_12;\n   end\n   6'h1f : begin\n     cfg_12 = cfg_5;\n   end\n   core_6 : begin\n     reg_7 = sig_1;\n   end\n   7'bx010xx0 : begin\n     auth_18 = core_19;\n   end\n   default : begin \n     hw_6 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_1 ) == ( 6'b1x0xx0 ) |-> cfg_19 == rx_12 ;endproperty \nproperty name: ( flag_control_status_1 ) == ( 6'h1f ) |-> cfg_12 == cfg_5 ;endproperty \nproperty name: ( flag_control_status_1 ) == ( core_6 ) |-> reg_7 == sig_1 ;endproperty \nproperty name: ( flag_control_status_1 ) == ( 7'bx010xx0 ) |-> auth_18 == core_19 ;endproperty \nproperty name; ( ( flag_control_status_1 ) != 6'b1x0xx0 ) || ( ( flag_control_status_1 ) != 6'h1f ) || ( ( flag_control_status_1 ) != core_6 ) || ( flag_control_status_1 ) != 7'bx010xx0 ) ) |-> hw_6 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   7'b1xx00xx : begin\n     hw_20 = fsm_3;\n   end\n   6'h22 : begin\n     rx_14 = tx_11;\n   end\n   default : begin \n     cfg_8 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_6 ) == ( 7'b1xx00xx ) |-> hw_20 == fsm_3 ;endproperty \nproperty name: ( interrupt_request_6 ) == ( 6'h22 ) |-> rx_14 == tx_11 ;endproperty \nproperty name; ( ( interrupt_request_6 ) != 7'b1xx00xx ) || ( interrupt_request_6 ) != 6'h22 ) ) |-> cfg_8 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   4'b1011 : begin\n     hw_4 = clk_3;\n   end\n   7'bx0xx1xx : begin\n     rx_17 = rx_11;\n   end\n   3'b10x : begin\n     clk_3 = hw_11;\n   end\n   default : begin \n     cfg_11 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_3 ) == ( 4'b1011 ) |-> hw_4 == clk_3 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 7'bx0xx1xx ) |-> rx_17 == rx_11 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 3'b10x ) |-> clk_3 == hw_11 ;endproperty \nproperty name; ( ( input_buffer_status_3 ) != 4'b1011 ) || ( ( input_buffer_status_3 ) != 7'bx0xx1xx ) || ( input_buffer_status_3 ) != 3'b10x ) ) |-> cfg_11 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_17 ) \n   7'b0xxx00x : begin\n     data_18 = rst_8;\n   end\n   6'bxx0xx0 : begin\n     core_20 = core_19;\n   end\n   7'bxx1xxx1 : begin\n     reg_13 = cfg_1;\n   end\n   6'b10100x : begin\n     core_15 = clk_1;\n   end\n   default : begin \n     rx_20 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( enable_17 ) == ( 7'b0xxx00x ) |-> data_18 == rst_8 ;endproperty \nproperty name: ( enable_17 ) == ( 6'bxx0xx0 ) |-> core_20 == core_19 ;endproperty \nproperty name: ( enable_17 ) == ( 7'bxx1xxx1 ) |-> reg_13 == cfg_1 ;endproperty \nproperty name: ( enable_17 ) == ( 6'b10100x ) |-> core_15 == clk_1 ;endproperty \nproperty name; ( ( enable_17 ) != 7'b0xxx00x ) || ( ( enable_17 ) != 6'bxx0xx0 ) || ( ( enable_17 ) != 7'bxx1xxx1 ) || ( enable_17 ) != 6'b10100x ) ) |-> rx_20 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_11 ) \n   7'ha : begin\n     chip_18 = clk_13;\n   end\n   6'b000100 : begin\n     tx_13 = rx_12;\n   end\n   6'b1x11x0 : begin\n     err_2 = clk_12;\n   end\n   5'h1b : begin\n     rst_9 = core_6;\n   end\n   2'b1x : begin\n     fsm_11 = data_19;\n   end\n   default : begin \n     core_19 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_11 ) == ( 7'ha ) |-> chip_18 == clk_13 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 6'b000100 ) |-> tx_13 == rx_12 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 6'b1x11x0 ) |-> err_2 == clk_12 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 5'h1b ) |-> rst_9 == core_6 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 2'b1x ) |-> fsm_11 == data_19 ;endproperty \nproperty name; ( ( interrupt_enable_11 ) != 7'ha ) || ( ( interrupt_enable_11 ) != 6'b000100 ) || ( ( interrupt_enable_11 ) != 6'b1x11x0 ) || ( ( interrupt_enable_11 ) != 5'h1b ) || ( interrupt_enable_11 ) != 2'b1x ) ) |-> core_19 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_2 ) \n   3'b0x0 : begin\n     reg_15 = sig_1;\n   end\n   7'b0x00x10 : begin\n     data_18 = cfg_17;\n   end\n   default : begin \n     core_7 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_2 ) == ( 3'b0x0 ) |-> reg_15 == sig_1 ;endproperty \nproperty name: ( data_register_status_2 ) == ( 7'b0x00x10 ) |-> data_18 == cfg_17 ;endproperty \nproperty name; ( ( data_register_status_2 ) != 3'b0x0 ) || ( data_register_status_2 ) != 7'b0x00x10 ) ) |-> core_7 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_14 ) \n   7'b1001011 : begin\n     auth_17 = rst_13;\n   end\n   6'b001x10 : begin\n     chip_5 = sig_2;\n   end\n   7'b01x1xxx : begin\n     rst_11 = reg_12;\n   end\n   default : begin \n     reg_6 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( result_register_14 ) == ( 7'b1001011 ) |-> auth_17 == rst_13 ;endproperty \nproperty name: ( result_register_14 ) == ( 6'b001x10 ) |-> chip_5 == sig_2 ;endproperty \nproperty name: ( result_register_14 ) == ( 7'b01x1xxx ) |-> rst_11 == reg_12 ;endproperty \nproperty name; ( ( result_register_14 ) != 7'b1001011 ) || ( ( result_register_14 ) != 6'b001x10 ) || ( result_register_14 ) != 7'b01x1xxx ) ) |-> reg_6 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_18 ) \n   7'b0101000 : begin\n     clk_4 = chip_10;\n   end\n   6'bxx0001 : begin\n     core_19 = tx_3;\n   end\n   6'bx010x1 : begin\n     data_8 = clk_17;\n   end\n   default : begin \n     fsm_18 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_18 ) == ( 7'b0101000 ) |-> clk_4 == chip_10 ;endproperty \nproperty name: ( data_buffer_18 ) == ( 6'bxx0001 ) |-> core_19 == tx_3 ;endproperty \nproperty name: ( data_buffer_18 ) == ( 6'bx010x1 ) |-> data_8 == clk_17 ;endproperty \nproperty name; ( ( data_buffer_18 ) != 7'b0101000 ) || ( ( data_buffer_18 ) != 6'bxx0001 ) || ( data_buffer_18 ) != 6'bx010x1 ) ) |-> fsm_18 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_13 ) \n   6'bx0x110 : begin\n     sig_18 = clk_6;\n   end\n   7'bx001000 : begin\n     err_8 = auth_19;\n   end\n   6'b0x1011 : begin\n     auth_5 = cfg_2;\n   end\n   default : begin \n     clk_20 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( enable_13 ) == ( 6'bx0x110 ) |-> sig_18 == clk_6 ;endproperty \nproperty name: ( enable_13 ) == ( 7'bx001000 ) |-> err_8 == auth_19 ;endproperty \nproperty name: ( enable_13 ) == ( 6'b0x1011 ) |-> auth_5 == cfg_2 ;endproperty \nproperty name; ( ( enable_13 ) != 6'bx0x110 ) || ( ( enable_13 ) != 7'bx001000 ) || ( enable_13 ) != 6'b0x1011 ) ) |-> clk_20 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_16 ) \n   7'b1xxx1xx : begin\n     hw_10 = chip_9;\n   end\n   7'b00010xx : begin\n     reg_20 = reg_18;\n   end\n   4'b001x : begin\n     tx_3 = cfg_6;\n   end\n   default : begin \n     rx_19 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_16 ) == ( 7'b1xxx1xx ) |-> hw_10 == chip_9 ;endproperty \nproperty name: ( status_flag_16 ) == ( 7'b00010xx ) |-> reg_20 == reg_18 ;endproperty \nproperty name: ( status_flag_16 ) == ( 4'b001x ) |-> tx_3 == cfg_6 ;endproperty \nproperty name; ( ( status_flag_16 ) != 7'b1xxx1xx ) || ( ( status_flag_16 ) != 7'b00010xx ) || ( status_flag_16 ) != 4'b001x ) ) |-> rx_19 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_18 ) \n   7'b0000010 : begin\n     chip_5 = tx_14;\n   end\n   7'b1100x1x : begin\n     data_1 = hw_8;\n   end\n   7'b11011xx : begin\n     fsm_16 = rst_7;\n   end\n   4'hb : begin\n     data_2 = reg_17;\n   end\n   default : begin \n     sig_1 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_18 ) == ( 7'b0000010 ) |-> chip_5 == tx_14 ;endproperty \nproperty name: ( start_signal_18 ) == ( 7'b1100x1x ) |-> data_1 == hw_8 ;endproperty \nproperty name: ( start_signal_18 ) == ( 7'b11011xx ) |-> fsm_16 == rst_7 ;endproperty \nproperty name: ( start_signal_18 ) == ( 4'hb ) |-> data_2 == reg_17 ;endproperty \nproperty name; ( ( start_signal_18 ) != 7'b0000010 ) || ( ( start_signal_18 ) != 7'b1100x1x ) || ( ( start_signal_18 ) != 7'b11011xx ) || ( start_signal_18 ) != 4'hb ) ) |-> sig_1 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_5 ) \n   rst_6 : begin\n     tx_4 = tx_17;\n   end\n   default : begin \n     rst_2 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_5 ) == ( rst_6 ) |-> tx_4 == tx_17 ;endproperty \nproperty name; ( mode_register_5 ) != rst_6 ) ) |-> rst_2 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_11 ) \n   7'bx0xx0xx : begin\n     err_18 = reg_15;\n   end\n   5'h5 : begin\n     chip_12 = rst_13;\n   end\n   5'h1b : begin\n     tx_7 = reg_3;\n   end\n   7'bx011xx0 : begin\n     rx_5 = reg_6;\n   end\n   default : begin \n     hw_10 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_11 ) == ( 7'bx0xx0xx ) |-> err_18 == reg_15 ;endproperty \nproperty name: ( read_enable_11 ) == ( 5'h5 ) |-> chip_12 == rst_13 ;endproperty \nproperty name: ( read_enable_11 ) == ( 5'h1b ) |-> tx_7 == reg_3 ;endproperty \nproperty name: ( read_enable_11 ) == ( 7'bx011xx0 ) |-> rx_5 == reg_6 ;endproperty \nproperty name; ( ( read_enable_11 ) != 7'bx0xx0xx ) || ( ( read_enable_11 ) != 5'h5 ) || ( ( read_enable_11 ) != 5'h1b ) || ( read_enable_11 ) != 7'bx011xx0 ) ) |-> hw_10 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_9 ) \n   7'b10x0110 : begin\n     clk_8 = rx_9;\n   end\n   default : begin \n     auth_17 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( data_control_9 ) == ( 7'b10x0110 ) |-> clk_8 == rx_9 ;endproperty \nproperty name; ( data_control_9 ) != 7'b10x0110 ) ) |-> auth_17 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_10 ) \n   core_14 : begin\n     reg_6 = fsm_7;\n   end\n   data_6 : begin\n     rst_17 = data_11;\n   end\n   7'bxx01011 : begin\n     cfg_15 = cfg_20;\n   end\n   default : begin \n     tx_2 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_10 ) == ( core_14 ) |-> reg_6 == fsm_7 ;endproperty \nproperty name: ( output_register_status_10 ) == ( data_6 ) |-> rst_17 == data_11 ;endproperty \nproperty name: ( output_register_status_10 ) == ( 7'bxx01011 ) |-> cfg_15 == cfg_20 ;endproperty \nproperty name; ( ( output_register_status_10 ) != core_14 ) || ( ( output_register_status_10 ) != data_6 ) || ( output_register_status_10 ) != 7'bxx01011 ) ) |-> tx_2 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'bxx0xx1x : begin\n     clk_7 = chip_12;\n   end\n   5'b0x1xx : begin\n     err_4 = rx_16;\n   end\n   data_13 : begin\n     auth_10 = rx_10;\n   end\n   default : begin \n     core_13 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_19 ) == ( 7'bxx0xx1x ) |-> clk_7 == chip_12 ;endproperty \nproperty name: ( status_flag_19 ) == ( 5'b0x1xx ) |-> err_4 == rx_16 ;endproperty \nproperty name: ( status_flag_19 ) == ( data_13 ) |-> auth_10 == rx_10 ;endproperty \nproperty name; ( ( status_flag_19 ) != 7'bxx0xx1x ) || ( ( status_flag_19 ) != 5'b0x1xx ) || ( status_flag_19 ) != data_13 ) ) |-> core_13 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_18 ) \n   6'bxx1x1x : begin\n     reg_10 = chip_15;\n   end\n   default : begin \n     rx_7 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_18 ) == ( 6'bxx1x1x ) |-> reg_10 == chip_15 ;endproperty \nproperty name; ( control_status_18 ) != 6'bxx1x1x ) ) |-> rx_7 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_11 ) \n   7'b0x1xxxx : begin\n     rst_3 = chip_9;\n   end\n   default : begin \n     sig_18 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( data_status_11 ) == ( 7'b0x1xxxx ) |-> rst_3 == chip_9 ;endproperty \nproperty name; ( data_status_11 ) != 7'b0x1xxxx ) ) |-> sig_18 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'h61 : begin\n     auth_11 = rst_14;\n   end\n   6'bx1001x : begin\n     err_16 = data_13;\n   end\n   4'b1001 : begin\n     sig_16 = hw_9;\n   end\n   7'h4 : begin\n     fsm_5 = cfg_18;\n   end\n   7'bxxxxx01 : begin\n     rx_10 = err_5;\n   end\n   default : begin \n     err_9 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_10 ) == ( 7'h61 ) |-> auth_11 == rst_14 ;endproperty \nproperty name: ( flag_control_10 ) == ( 6'bx1001x ) |-> err_16 == data_13 ;endproperty \nproperty name: ( flag_control_10 ) == ( 4'b1001 ) |-> sig_16 == hw_9 ;endproperty \nproperty name: ( flag_control_10 ) == ( 7'h4 ) |-> fsm_5 == cfg_18 ;endproperty \nproperty name: ( flag_control_10 ) == ( 7'bxxxxx01 ) |-> rx_10 == err_5 ;endproperty \nproperty name; ( ( flag_control_10 ) != 7'h61 ) || ( ( flag_control_10 ) != 6'bx1001x ) || ( ( flag_control_10 ) != 4'b1001 ) || ( ( flag_control_10 ) != 7'h4 ) || ( flag_control_10 ) != 7'bxxxxx01 ) ) |-> err_9 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_19 ) \n   6'bx1x0xx : begin\n     auth_9 = rst_15;\n   end\n   7'bxxx10xx : begin\n     core_14 = hw_12;\n   end\n   6'bx10111 : begin\n     core_7 = reg_15;\n   end\n   7'b1x10xxx : begin\n     data_14 = rx_6;\n   end\n   5'b0x1xx : begin\n     data_15 = tx_2;\n   end\n   default : begin \n     chip_11 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_19 ) == ( 6'bx1x0xx ) |-> auth_9 == rst_15 ;endproperty \nproperty name: ( control_register_status_19 ) == ( 7'bxxx10xx ) |-> core_14 == hw_12 ;endproperty \nproperty name: ( control_register_status_19 ) == ( 6'bx10111 ) |-> core_7 == reg_15 ;endproperty \nproperty name: ( control_register_status_19 ) == ( 7'b1x10xxx ) |-> data_14 == rx_6 ;endproperty \nproperty name: ( control_register_status_19 ) == ( 5'b0x1xx ) |-> data_15 == tx_2 ;endproperty \nproperty name; ( ( control_register_status_19 ) != 6'bx1x0xx ) || ( ( control_register_status_19 ) != 7'bxxx10xx ) || ( ( control_register_status_19 ) != 6'bx10111 ) || ( ( control_register_status_19 ) != 7'b1x10xxx ) || ( control_register_status_19 ) != 5'b0x1xx ) ) |-> chip_11 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_14 ) \n   7'bx0x0xxx : begin\n     tx_7 = sig_11;\n   end\n   7'bx1xxx1x : begin\n     hw_2 = cfg_3;\n   end\n   7'h18 : begin\n     err_13 = rx_18;\n   end\n   default : begin \n     rx_1 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( result_register_14 ) == ( 7'bx0x0xxx ) |-> tx_7 == sig_11 ;endproperty \nproperty name: ( result_register_14 ) == ( 7'bx1xxx1x ) |-> hw_2 == cfg_3 ;endproperty \nproperty name: ( result_register_14 ) == ( 7'h18 ) |-> err_13 == rx_18 ;endproperty \nproperty name; ( ( result_register_14 ) != 7'bx0x0xxx ) || ( ( result_register_14 ) != 7'bx1xxx1x ) || ( result_register_14 ) != 7'h18 ) ) |-> rx_1 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_1 ) \n   7'b1x0x101 : begin\n     fsm_17 = auth_2;\n   end\n   6'b0010xx : begin\n     reg_13 = err_5;\n   end\n   default : begin \n     rst_2 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_1 ) == ( 7'b1x0x101 ) |-> fsm_17 == auth_2 ;endproperty \nproperty name: ( status_register_1 ) == ( 6'b0010xx ) |-> reg_13 == err_5 ;endproperty \nproperty name; ( ( status_register_1 ) != 7'b1x0x101 ) || ( status_register_1 ) != 6'b0010xx ) ) |-> rst_2 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_19 ) \n   4'bxx0x : begin\n     cfg_15 = core_8;\n   end\n   7'b0x101x0 : begin\n     fsm_3 = err_12;\n   end\n   7'bx101010 : begin\n     err_5 = fsm_5;\n   end\n   7'b0x0xx0x : begin\n     cfg_11 = hw_17;\n   end\n   default : begin \n     core_9 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_19 ) == ( 4'bxx0x ) |-> cfg_15 == core_8 ;endproperty \nproperty name: ( operation_code_19 ) == ( 7'b0x101x0 ) |-> fsm_3 == err_12 ;endproperty \nproperty name: ( operation_code_19 ) == ( 7'bx101010 ) |-> err_5 == fsm_5 ;endproperty \nproperty name: ( operation_code_19 ) == ( 7'b0x0xx0x ) |-> cfg_11 == hw_17 ;endproperty \nproperty name; ( ( operation_code_19 ) != 4'bxx0x ) || ( ( operation_code_19 ) != 7'b0x101x0 ) || ( ( operation_code_19 ) != 7'bx101010 ) || ( operation_code_19 ) != 7'b0x0xx0x ) ) |-> core_9 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_9 ) \n   5'b10x00 : begin\n     rx_17 = clk_11;\n   end\n   7'bxx0x1x0 : begin\n     core_9 = cfg_11;\n   end\n   7'b1xxx1x1 : begin\n     rx_2 = clk_16;\n   end\n   7'b1000000 : begin\n     rst_1 = rst_6;\n   end\n   default : begin \n     core_4 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( data_in_9 ) == ( 5'b10x00 ) |-> rx_17 == clk_11 ;endproperty \nproperty name: ( data_in_9 ) == ( 7'bxx0x1x0 ) |-> core_9 == cfg_11 ;endproperty \nproperty name: ( data_in_9 ) == ( 7'b1xxx1x1 ) |-> rx_2 == clk_16 ;endproperty \nproperty name: ( data_in_9 ) == ( 7'b1000000 ) |-> rst_1 == rst_6 ;endproperty \nproperty name; ( ( data_in_9 ) != 5'b10x00 ) || ( ( data_in_9 ) != 7'bxx0x1x0 ) || ( ( data_in_9 ) != 7'b1xxx1x1 ) || ( data_in_9 ) != 7'b1000000 ) ) |-> core_4 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_3 ) \n   err_13 : begin\n     clk_8 = err_4;\n   end\n   7'h10 : begin\n     hw_5 = sig_17;\n   end\n   7'bxx1xx10 : begin\n     cfg_14 = tx_3;\n   end\n   default : begin \n     auth_19 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( data_status_3 ) == ( err_13 ) |-> clk_8 == err_4 ;endproperty \nproperty name: ( data_status_3 ) == ( 7'h10 ) |-> hw_5 == sig_17 ;endproperty \nproperty name: ( data_status_3 ) == ( 7'bxx1xx10 ) |-> cfg_14 == tx_3 ;endproperty \nproperty name; ( ( data_status_3 ) != err_13 ) || ( ( data_status_3 ) != 7'h10 ) || ( data_status_3 ) != 7'bxx1xx10 ) ) |-> auth_19 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_2 ) \n   6'bx00xxx : begin\n     tx_7 = chip_16;\n   end\n   6'h2f : begin\n     sig_20 = data_17;\n   end\n   5'b1x0xx : begin\n     fsm_11 = rx_15;\n   end\n   7'b1011xxx : begin\n     rst_13 = auth_11;\n   end\n   7'h73 : begin\n     sig_18 = rx_2;\n   end\n   default : begin \n     data_5 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( command_status_2 ) == ( 6'bx00xxx ) |-> tx_7 == chip_16 ;endproperty \nproperty name: ( command_status_2 ) == ( 6'h2f ) |-> sig_20 == data_17 ;endproperty \nproperty name: ( command_status_2 ) == ( 5'b1x0xx ) |-> fsm_11 == rx_15 ;endproperty \nproperty name: ( command_status_2 ) == ( 7'b1011xxx ) |-> rst_13 == auth_11 ;endproperty \nproperty name: ( command_status_2 ) == ( 7'h73 ) |-> sig_18 == rx_2 ;endproperty \nproperty name; ( ( command_status_2 ) != 6'bx00xxx ) || ( ( command_status_2 ) != 6'h2f ) || ( ( command_status_2 ) != 5'b1x0xx ) || ( ( command_status_2 ) != 7'b1011xxx ) || ( command_status_2 ) != 7'h73 ) ) |-> data_5 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   6'b01x101 : begin\n     clk_16 = data_4;\n   end\n   default : begin \n     auth_14 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_6 ) == ( 6'b01x101 ) |-> clk_16 == data_4 ;endproperty \nproperty name; ( output_register_status_6 ) != 6'b01x101 ) ) |-> auth_14 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_6 ) \n   6'bx1xx0x : begin\n     cfg_16 = hw_10;\n   end\n   6'h26 : begin\n     sig_20 = tx_1;\n   end\n   5'b0011x : begin\n     rst_10 = rst_7;\n   end\n   6'hc : begin\n     fsm_8 = reg_9;\n   end\n   default : begin \n     chip_8 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( input_register_6 ) == ( 6'bx1xx0x ) |-> cfg_16 == hw_10 ;endproperty \nproperty name: ( input_register_6 ) == ( 6'h26 ) |-> sig_20 == tx_1 ;endproperty \nproperty name: ( input_register_6 ) == ( 5'b0011x ) |-> rst_10 == rst_7 ;endproperty \nproperty name: ( input_register_6 ) == ( 6'hc ) |-> fsm_8 == reg_9 ;endproperty \nproperty name; ( ( input_register_6 ) != 6'bx1xx0x ) || ( ( input_register_6 ) != 6'h26 ) || ( ( input_register_6 ) != 5'b0011x ) || ( input_register_6 ) != 6'hc ) ) |-> chip_8 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_17 ) \n   6'bx01010 : begin\n     chip_2 = core_15;\n   end\n   5'b100x1 : begin\n     core_4 = auth_18;\n   end\n   6'b0xxx1x : begin\n     fsm_12 = sig_3;\n   end\n   default : begin \n     cfg_11 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_17 ) == ( 6'bx01010 ) |-> chip_2 == core_15 ;endproperty \nproperty name: ( status_register_17 ) == ( 5'b100x1 ) |-> core_4 == auth_18 ;endproperty \nproperty name: ( status_register_17 ) == ( 6'b0xxx1x ) |-> fsm_12 == sig_3 ;endproperty \nproperty name; ( ( status_register_17 ) != 6'bx01010 ) || ( ( status_register_17 ) != 5'b100x1 ) || ( status_register_17 ) != 6'b0xxx1x ) ) |-> cfg_11 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_1 ) \n   7'b110111x : begin\n     fsm_1 = tx_18;\n   end\n   4'h8 : begin\n     data_10 = chip_8;\n   end\n   6'b0x11x0 : begin\n     clk_6 = rst_20;\n   end\n   7'bxxxx001 : begin\n     core_1 = fsm_8;\n   end\n   6'h23 : begin\n     reg_11 = fsm_18;\n   end\n   default : begin \n     hw_7 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_1 ) == ( 7'b110111x ) |-> fsm_1 == tx_18 ;endproperty \nproperty name: ( start_bit_1 ) == ( 4'h8 ) |-> data_10 == chip_8 ;endproperty \nproperty name: ( start_bit_1 ) == ( 6'b0x11x0 ) |-> clk_6 == rst_20 ;endproperty \nproperty name: ( start_bit_1 ) == ( 7'bxxxx001 ) |-> core_1 == fsm_8 ;endproperty \nproperty name: ( start_bit_1 ) == ( 6'h23 ) |-> reg_11 == fsm_18 ;endproperty \nproperty name; ( ( start_bit_1 ) != 7'b110111x ) || ( ( start_bit_1 ) != 4'h8 ) || ( ( start_bit_1 ) != 6'b0x11x0 ) || ( ( start_bit_1 ) != 7'bxxxx001 ) || ( start_bit_1 ) != 6'h23 ) ) |-> hw_7 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_15 ) \n   4'h4 : begin\n     fsm_12 = rx_5;\n   end\n   default : begin \n     hw_12 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_15 ) == ( 4'h4 ) |-> fsm_12 == rx_5 ;endproperty \nproperty name; ( valid_input_15 ) != 4'h4 ) ) |-> hw_12 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_5 ) \n   6'b1x0xxx : begin\n     cfg_13 = chip_13;\n   end\n   7'bx000101 : begin\n     core_6 = auth_6;\n   end\n   7'bx11x0xx : begin\n     rst_6 = clk_20;\n   end\n   7'bx1x1x1x : begin\n     data_7 = fsm_15;\n   end\n   5'bxx01x : begin\n     sig_16 = hw_18;\n   end\n   default : begin \n     auth_10 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( command_word_5 ) == ( 6'b1x0xxx ) |-> cfg_13 == chip_13 ;endproperty \nproperty name: ( command_word_5 ) == ( 7'bx000101 ) |-> core_6 == auth_6 ;endproperty \nproperty name: ( command_word_5 ) == ( 7'bx11x0xx ) |-> rst_6 == clk_20 ;endproperty \nproperty name: ( command_word_5 ) == ( 7'bx1x1x1x ) |-> data_7 == fsm_15 ;endproperty \nproperty name: ( command_word_5 ) == ( 5'bxx01x ) |-> sig_16 == hw_18 ;endproperty \nproperty name; ( ( command_word_5 ) != 6'b1x0xxx ) || ( ( command_word_5 ) != 7'bx000101 ) || ( ( command_word_5 ) != 7'bx11x0xx ) || ( ( command_word_5 ) != 7'bx1x1x1x ) || ( command_word_5 ) != 5'bxx01x ) ) |-> auth_10 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_7 ) \n   6'b010x1x : begin\n     fsm_16 = chip_7;\n   end\n   7'b0000001 : begin\n     fsm_17 = cfg_20;\n   end\n   6'b000x01 : begin\n     err_17 = fsm_1;\n   end\n   default : begin \n     sig_9 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_7 ) == ( 6'b010x1x ) |-> fsm_16 == chip_7 ;endproperty \nproperty name: ( output_status_register_7 ) == ( 7'b0000001 ) |-> fsm_17 == cfg_20 ;endproperty \nproperty name: ( output_status_register_7 ) == ( 6'b000x01 ) |-> err_17 == fsm_1 ;endproperty \nproperty name; ( ( output_status_register_7 ) != 6'b010x1x ) || ( ( output_status_register_7 ) != 7'b0000001 ) || ( output_status_register_7 ) != 6'b000x01 ) ) |-> sig_9 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_6 ) \n   6'b1111xx : begin\n     chip_10 = fsm_20;\n   end\n   7'b1000010 : begin\n     chip_3 = sig_14;\n   end\n   5'b00xx0 : begin\n     core_3 = err_1;\n   end\n   7'b1100101 : begin\n     cfg_2 = sig_1;\n   end\n   default : begin \n     tx_1 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_6 ) == ( 6'b1111xx ) |-> chip_10 == fsm_20 ;endproperty \nproperty name: ( output_buffer_status_6 ) == ( 7'b1000010 ) |-> chip_3 == sig_14 ;endproperty \nproperty name: ( output_buffer_status_6 ) == ( 5'b00xx0 ) |-> core_3 == err_1 ;endproperty \nproperty name: ( output_buffer_status_6 ) == ( 7'b1100101 ) |-> cfg_2 == sig_1 ;endproperty \nproperty name; ( ( output_buffer_status_6 ) != 6'b1111xx ) || ( ( output_buffer_status_6 ) != 7'b1000010 ) || ( ( output_buffer_status_6 ) != 5'b00xx0 ) || ( output_buffer_status_6 ) != 7'b1100101 ) ) |-> tx_1 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_20 ) \n   7'bx110111 : begin\n     hw_15 = tx_7;\n   end\n   7'bx0xxxxx : begin\n     reg_3 = err_18;\n   end\n   6'bx1001x : begin\n     chip_8 = rst_4;\n   end\n   7'b10110x1 : begin\n     hw_12 = core_17;\n   end\n   default : begin \n     err_1 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_20 ) == ( 7'bx110111 ) |-> hw_15 == tx_7 ;endproperty \nproperty name: ( valid_input_20 ) == ( 7'bx0xxxxx ) |-> reg_3 == err_18 ;endproperty \nproperty name: ( valid_input_20 ) == ( 6'bx1001x ) |-> chip_8 == rst_4 ;endproperty \nproperty name: ( valid_input_20 ) == ( 7'b10110x1 ) |-> hw_12 == core_17 ;endproperty \nproperty name; ( ( valid_input_20 ) != 7'bx110111 ) || ( ( valid_input_20 ) != 7'bx0xxxxx ) || ( ( valid_input_20 ) != 6'bx1001x ) || ( valid_input_20 ) != 7'b10110x1 ) ) |-> err_1 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_10 ) \n   5'b11x11 : begin\n     fsm_5 = rst_8;\n   end\n   7'b0101101 : begin\n     sig_17 = auth_17;\n   end\n   6'h33 : begin\n     hw_4 = sig_10;\n   end\n   default : begin \n     tx_4 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( counter_10 ) == ( 5'b11x11 ) |-> fsm_5 == rst_8 ;endproperty \nproperty name: ( counter_10 ) == ( 7'b0101101 ) |-> sig_17 == auth_17 ;endproperty \nproperty name: ( counter_10 ) == ( 6'h33 ) |-> hw_4 == sig_10 ;endproperty \nproperty name; ( ( counter_10 ) != 5'b11x11 ) || ( ( counter_10 ) != 7'b0101101 ) || ( counter_10 ) != 6'h33 ) ) |-> tx_4 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_6 ) \n   7'bxxx1xxx : begin\n     err_8 = rst_4;\n   end\n   6'b101110 : begin\n     reg_18 = clk_4;\n   end\n   5'b01x01 : begin\n     rst_3 = reg_5;\n   end\n   5'b11x0x : begin\n     clk_5 = fsm_11;\n   end\n   default : begin \n     err_17 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_6 ) == ( 7'bxxx1xxx ) |-> err_8 == rst_4 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 6'b101110 ) |-> reg_18 == clk_4 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 5'b01x01 ) |-> rst_3 == reg_5 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 5'b11x0x ) |-> clk_5 == fsm_11 ;endproperty \nproperty name; ( ( input_status_register_6 ) != 7'bxxx1xxx ) || ( ( input_status_register_6 ) != 6'b101110 ) || ( ( input_status_register_6 ) != 5'b01x01 ) || ( input_status_register_6 ) != 5'b11x0x ) ) |-> err_17 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_10 ) \n   7'bx0x1x1x : begin\n     tx_5 = err_18;\n   end\n   5'h19 : begin\n     data_9 = reg_8;\n   end\n   6'h0 : begin\n     tx_7 = rst_20;\n   end\n   7'b1010111 : begin\n     hw_18 = hw_1;\n   end\n   default : begin \n     core_4 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_10 ) == ( 7'bx0x1x1x ) |-> tx_5 == err_18 ;endproperty \nproperty name: ( flag_status_10 ) == ( 5'h19 ) |-> data_9 == reg_8 ;endproperty \nproperty name: ( flag_status_10 ) == ( 6'h0 ) |-> tx_7 == rst_20 ;endproperty \nproperty name: ( flag_status_10 ) == ( 7'b1010111 ) |-> hw_18 == hw_1 ;endproperty \nproperty name; ( ( flag_status_10 ) != 7'bx0x1x1x ) || ( ( flag_status_10 ) != 5'h19 ) || ( ( flag_status_10 ) != 6'h0 ) || ( flag_status_10 ) != 7'b1010111 ) ) |-> core_4 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   5'b11111 : begin\n     rx_16 = rst_1;\n   end\n   default : begin \n     tx_14 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_11 ) == ( 5'b11111 ) |-> rx_16 == rst_1 ;endproperty \nproperty name; ( input_buffer_status_11 ) != 5'b11111 ) ) |-> tx_14 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_3 ) \n   6'b1x11x0 : begin\n     core_7 = clk_3;\n   end\n   5'h1a : begin\n     core_13 = hw_7;\n   end\n   6'hb : begin\n     data_1 = rx_13;\n   end\n   default : begin \n     rst_19 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( enable_3 ) == ( 6'b1x11x0 ) |-> core_7 == clk_3 ;endproperty \nproperty name: ( enable_3 ) == ( 5'h1a ) |-> core_13 == hw_7 ;endproperty \nproperty name: ( enable_3 ) == ( 6'hb ) |-> data_1 == rx_13 ;endproperty \nproperty name; ( ( enable_3 ) != 6'b1x11x0 ) || ( ( enable_3 ) != 5'h1a ) || ( enable_3 ) != 6'hb ) ) |-> rst_19 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_1 ) \n   7'b10x10xx : begin\n     clk_17 = fsm_16;\n   end\n   7'b1110000 : begin\n     reg_18 = cfg_4;\n   end\n   7'bxxx0x0x : begin\n     sig_9 = rx_17;\n   end\n   default : begin \n     reg_11 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( control_output_1 ) == ( 7'b10x10xx ) |-> clk_17 == fsm_16 ;endproperty \nproperty name: ( control_output_1 ) == ( 7'b1110000 ) |-> reg_18 == cfg_4 ;endproperty \nproperty name: ( control_output_1 ) == ( 7'bxxx0x0x ) |-> sig_9 == rx_17 ;endproperty \nproperty name; ( ( control_output_1 ) != 7'b10x10xx ) || ( ( control_output_1 ) != 7'b1110000 ) || ( control_output_1 ) != 7'bxxx0x0x ) ) |-> reg_11 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   6'b101001 : begin\n     err_11 = clk_8;\n   end\n   6'hb : begin\n     auth_2 = rst_10;\n   end\n   7'b00101x0 : begin\n     core_4 = data_6;\n   end\n   7'bx1xxx00 : begin\n     auth_18 = tx_4;\n   end\n   default : begin \n     data_4 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_3 ) == ( 6'b101001 ) |-> err_11 == clk_8 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 6'hb ) |-> auth_2 == rst_10 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 7'b00101x0 ) |-> core_4 == data_6 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 7'bx1xxx00 ) |-> auth_18 == tx_4 ;endproperty \nproperty name; ( ( control_register_status_status_3 ) != 6'b101001 ) || ( ( control_register_status_status_3 ) != 6'hb ) || ( ( control_register_status_status_3 ) != 7'b00101x0 ) || ( control_register_status_status_3 ) != 7'bx1xxx00 ) ) |-> data_4 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_18 ) \n   7'bx11x0xx : begin\n     auth_10 = rx_16;\n   end\n   7'hf : begin\n     chip_19 = err_3;\n   end\n   6'bxxx101 : begin\n     hw_7 = reg_18;\n   end\n   default : begin \n     hw_9 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_18 ) == ( 7'bx11x0xx ) |-> auth_10 == rx_16 ;endproperty \nproperty name: ( start_signal_18 ) == ( 7'hf ) |-> chip_19 == err_3 ;endproperty \nproperty name: ( start_signal_18 ) == ( 6'bxxx101 ) |-> hw_7 == reg_18 ;endproperty \nproperty name; ( ( start_signal_18 ) != 7'bx11x0xx ) || ( ( start_signal_18 ) != 7'hf ) || ( start_signal_18 ) != 6'bxxx101 ) ) |-> hw_9 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   5'b11001 : begin\n     auth_2 = sig_1;\n   end\n   5'b10011 : begin\n     clk_11 = rx_14;\n   end\n   6'bxx111x : begin\n     rst_12 = fsm_6;\n   end\n   7'bx1x0x1x : begin\n     clk_3 = core_11;\n   end\n   default : begin \n     auth_9 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_10 ) == ( 5'b11001 ) |-> auth_2 == sig_1 ;endproperty \nproperty name: ( interrupt_control_status_10 ) == ( 5'b10011 ) |-> clk_11 == rx_14 ;endproperty \nproperty name: ( interrupt_control_status_10 ) == ( 6'bxx111x ) |-> rst_12 == fsm_6 ;endproperty \nproperty name: ( interrupt_control_status_10 ) == ( 7'bx1x0x1x ) |-> clk_3 == core_11 ;endproperty \nproperty name; ( ( interrupt_control_status_10 ) != 5'b11001 ) || ( ( interrupt_control_status_10 ) != 5'b10011 ) || ( ( interrupt_control_status_10 ) != 6'bxx111x ) || ( interrupt_control_status_10 ) != 7'bx1x0x1x ) ) |-> auth_9 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_11 ) \n   5'b11010 : begin\n     chip_18 = tx_11;\n   end\n   7'he : begin\n     tx_4 = tx_18;\n   end\n   default : begin \n     auth_3 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( output_register_11 ) == ( 5'b11010 ) |-> chip_18 == tx_11 ;endproperty \nproperty name: ( output_register_11 ) == ( 7'he ) |-> tx_4 == tx_18 ;endproperty \nproperty name; ( ( output_register_11 ) != 5'b11010 ) || ( output_register_11 ) != 7'he ) ) |-> auth_3 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_18 ) \n   7'h39 : begin\n     rx_20 = clk_3;\n   end\n   6'b0010xx : begin\n     cfg_6 = clk_18;\n   end\n   7'b00010xx : begin\n     rx_3 = sig_20;\n   end\n   7'b0x1x0xx : begin\n     data_10 = rst_1;\n   end\n   default : begin \n     sig_14 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_18 ) == ( 7'h39 ) |-> rx_20 == clk_3 ;endproperty \nproperty name: ( control_buffer_18 ) == ( 6'b0010xx ) |-> cfg_6 == clk_18 ;endproperty \nproperty name: ( control_buffer_18 ) == ( 7'b00010xx ) |-> rx_3 == sig_20 ;endproperty \nproperty name: ( control_buffer_18 ) == ( 7'b0x1x0xx ) |-> data_10 == rst_1 ;endproperty \nproperty name; ( ( control_buffer_18 ) != 7'h39 ) || ( ( control_buffer_18 ) != 6'b0010xx ) || ( ( control_buffer_18 ) != 7'b00010xx ) || ( control_buffer_18 ) != 7'b0x1x0xx ) ) |-> sig_14 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_14 ) \n   6'h29 : begin\n     tx_6 = chip_4;\n   end\n   7'b0001010 : begin\n     sig_7 = core_10;\n   end\n   4'b10xx : begin\n     core_6 = hw_1;\n   end\n   default : begin \n     auth_2 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( error_status_14 ) == ( 6'h29 ) |-> tx_6 == chip_4 ;endproperty \nproperty name: ( error_status_14 ) == ( 7'b0001010 ) |-> sig_7 == core_10 ;endproperty \nproperty name: ( error_status_14 ) == ( 4'b10xx ) |-> core_6 == hw_1 ;endproperty \nproperty name; ( ( error_status_14 ) != 6'h29 ) || ( ( error_status_14 ) != 7'b0001010 ) || ( error_status_14 ) != 4'b10xx ) ) |-> auth_2 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_10 ) \n   7'b1100010 : begin\n     rst_18 = reg_6;\n   end\n   6'bx11000 : begin\n     clk_9 = reg_3;\n   end\n   default : begin \n     auth_1 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_10 ) == ( 7'b1100010 ) |-> rst_18 == reg_6 ;endproperty \nproperty name: ( busy_signal_10 ) == ( 6'bx11000 ) |-> clk_9 == reg_3 ;endproperty \nproperty name; ( ( busy_signal_10 ) != 7'b1100010 ) || ( busy_signal_10 ) != 6'bx11000 ) ) |-> auth_1 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_13 ) \n   7'h3b : begin\n     clk_4 = rx_3;\n   end\n   4'bx0xx : begin\n     auth_5 = fsm_14;\n   end\n   6'ha : begin\n     core_15 = chip_20;\n   end\n   6'h1 : begin\n     rx_19 = core_9;\n   end\n   default : begin \n     rx_18 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( data_control_13 ) == ( 7'h3b ) |-> clk_4 == rx_3 ;endproperty \nproperty name: ( data_control_13 ) == ( 4'bx0xx ) |-> auth_5 == fsm_14 ;endproperty \nproperty name: ( data_control_13 ) == ( 6'ha ) |-> core_15 == chip_20 ;endproperty \nproperty name: ( data_control_13 ) == ( 6'h1 ) |-> rx_19 == core_9 ;endproperty \nproperty name; ( ( data_control_13 ) != 7'h3b ) || ( ( data_control_13 ) != 4'bx0xx ) || ( ( data_control_13 ) != 6'ha ) || ( data_control_13 ) != 6'h1 ) ) |-> rx_18 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   6'bx10x1x : begin\n     reg_4 = rx_9;\n   end\n   7'b10xx101 : begin\n     cfg_9 = auth_18;\n   end\n   7'h19 : begin\n     rx_8 = fsm_12;\n   end\n   7'bxxxx10x : begin\n     core_11 = tx_4;\n   end\n   default : begin \n     data_7 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_1 ) == ( 6'bx10x1x ) |-> reg_4 == rx_9 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'b10xx101 ) |-> cfg_9 == auth_18 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'h19 ) |-> rx_8 == fsm_12 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'bxxxx10x ) |-> core_11 == tx_4 ;endproperty \nproperty name; ( ( status_register_status_1 ) != 6'bx10x1x ) || ( ( status_register_status_1 ) != 7'b10xx101 ) || ( ( status_register_status_1 ) != 7'h19 ) || ( status_register_status_1 ) != 7'bxxxx10x ) ) |-> data_7 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_18 ) \n   6'h34 : begin\n     reg_11 = rst_10;\n   end\n   7'bxxxxx01 : begin\n     tx_8 = cfg_20;\n   end\n   default : begin \n     sig_19 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( command_status_18 ) == ( 6'h34 ) |-> reg_11 == rst_10 ;endproperty \nproperty name: ( command_status_18 ) == ( 7'bxxxxx01 ) |-> tx_8 == cfg_20 ;endproperty \nproperty name; ( ( command_status_18 ) != 6'h34 ) || ( command_status_18 ) != 7'bxxxxx01 ) ) |-> sig_19 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   tx_11 : begin\n     tx_3 = fsm_13;\n   end\n   7'h5d : begin\n     tx_7 = rst_3;\n   end\n   default : begin \n     sig_10 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_14 ) == ( tx_11 ) |-> tx_3 == fsm_13 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 7'h5d ) |-> tx_7 == rst_3 ;endproperty \nproperty name; ( ( interrupt_enable_14 ) != tx_11 ) || ( interrupt_enable_14 ) != 7'h5d ) ) |-> sig_10 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_7 ) \n   4'bxxx0 : begin\n     hw_7 = chip_8;\n   end\n   7'b110x0xx : begin\n     core_8 = fsm_14;\n   end\n   default : begin \n     auth_15 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( input_status_7 ) == ( 4'bxxx0 ) |-> hw_7 == chip_8 ;endproperty \nproperty name: ( input_status_7 ) == ( 7'b110x0xx ) |-> core_8 == fsm_14 ;endproperty \nproperty name; ( ( input_status_7 ) != 4'bxxx0 ) || ( input_status_7 ) != 7'b110x0xx ) ) |-> auth_15 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_17 ) \n   6'bx110xx : begin\n     tx_13 = auth_10;\n   end\n   7'h9 : begin\n     data_17 = rx_2;\n   end\n   7'bx10x1xx : begin\n     fsm_4 = sig_8;\n   end\n   default : begin \n     err_11 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_17 ) == ( 6'bx110xx ) |-> tx_13 == auth_10 ;endproperty \nproperty name: ( data_ready_17 ) == ( 7'h9 ) |-> data_17 == rx_2 ;endproperty \nproperty name: ( data_ready_17 ) == ( 7'bx10x1xx ) |-> fsm_4 == sig_8 ;endproperty \nproperty name; ( ( data_ready_17 ) != 6'bx110xx ) || ( ( data_ready_17 ) != 7'h9 ) || ( data_ready_17 ) != 7'bx10x1xx ) ) |-> err_11 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_7 ) \n   4'b0100 : begin\n     core_2 = hw_20;\n   end\n   7'b0101xxx : begin\n     err_6 = cfg_18;\n   end\n   6'h20 : begin\n     hw_10 = cfg_7;\n   end\n   6'b1x1100 : begin\n     clk_4 = cfg_16;\n   end\n   6'b11x001 : begin\n     rx_6 = rx_7;\n   end\n   default : begin \n     rst_6 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( address_status_7 ) == ( 4'b0100 ) |-> core_2 == hw_20 ;endproperty \nproperty name: ( address_status_7 ) == ( 7'b0101xxx ) |-> err_6 == cfg_18 ;endproperty \nproperty name: ( address_status_7 ) == ( 6'h20 ) |-> hw_10 == cfg_7 ;endproperty \nproperty name: ( address_status_7 ) == ( 6'b1x1100 ) |-> clk_4 == cfg_16 ;endproperty \nproperty name: ( address_status_7 ) == ( 6'b11x001 ) |-> rx_6 == rx_7 ;endproperty \nproperty name; ( ( address_status_7 ) != 4'b0100 ) || ( ( address_status_7 ) != 7'b0101xxx ) || ( ( address_status_7 ) != 6'h20 ) || ( ( address_status_7 ) != 6'b1x1100 ) || ( address_status_7 ) != 6'b11x001 ) ) |-> rst_6 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_14 ) \n   7'bxxxx0x1 : begin\n     clk_11 = auth_15;\n   end\n   6'b000x01 : begin\n     chip_5 = cfg_1;\n   end\n   7'b0xxxx1x : begin\n     hw_13 = tx_16;\n   end\n   5'b00x01 : begin\n     tx_16 = fsm_3;\n   end\n   7'h1d : begin\n     hw_1 = clk_4;\n   end\n   default : begin \n     err_6 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_14 ) == ( 7'bxxxx0x1 ) |-> clk_11 == auth_15 ;endproperty \nproperty name: ( ready_register_14 ) == ( 6'b000x01 ) |-> chip_5 == cfg_1 ;endproperty \nproperty name: ( ready_register_14 ) == ( 7'b0xxxx1x ) |-> hw_13 == tx_16 ;endproperty \nproperty name: ( ready_register_14 ) == ( 5'b00x01 ) |-> tx_16 == fsm_3 ;endproperty \nproperty name: ( ready_register_14 ) == ( 7'h1d ) |-> hw_1 == clk_4 ;endproperty \nproperty name; ( ( ready_register_14 ) != 7'bxxxx0x1 ) || ( ( ready_register_14 ) != 6'b000x01 ) || ( ( ready_register_14 ) != 7'b0xxxx1x ) || ( ( ready_register_14 ) != 5'b00x01 ) || ( ready_register_14 ) != 7'h1d ) ) |-> err_6 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_16 ) \n   7'b10xx1x0 : begin\n     data_20 = core_8;\n   end\n   6'bxx0x0x : begin\n     rst_9 = rst_14;\n   end\n   default : begin \n     clk_5 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( control_word_16 ) == ( 7'b10xx1x0 ) |-> data_20 == core_8 ;endproperty \nproperty name: ( control_word_16 ) == ( 6'bxx0x0x ) |-> rst_9 == rst_14 ;endproperty \nproperty name; ( ( control_word_16 ) != 7'b10xx1x0 ) || ( control_word_16 ) != 6'bxx0x0x ) ) |-> clk_5 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_1 ) \n   6'bx00110 : begin\n     core_20 = cfg_6;\n   end\n   default : begin \n     fsm_1 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_1 ) == ( 6'bx00110 ) |-> core_20 == cfg_6 ;endproperty \nproperty name; ( mode_register_1 ) != 6'bx00110 ) ) |-> fsm_1 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   6'h17 : begin\n     rst_8 = auth_7;\n   end\n   tx_17 : begin\n     sig_17 = rst_11;\n   end\n   6'b01x101 : begin\n     chip_7 = hw_1;\n   end\n   default : begin \n     hw_3 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_10 ) == ( 6'h17 ) |-> rst_8 == auth_7 ;endproperty \nproperty name: ( input_status_register_10 ) == ( tx_17 ) |-> sig_17 == rst_11 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 6'b01x101 ) |-> chip_7 == hw_1 ;endproperty \nproperty name; ( ( input_status_register_10 ) != 6'h17 ) || ( ( input_status_register_10 ) != tx_17 ) || ( input_status_register_10 ) != 6'b01x101 ) ) |-> hw_3 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   5'bxx10x : begin\n     data_15 = rx_14;\n   end\n   7'b1001xx1 : begin\n     data_11 = clk_2;\n   end\n   7'b1xxx0x0 : begin\n     chip_15 = core_17;\n   end\n   default : begin \n     err_17 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_7 ) == ( 5'bxx10x ) |-> data_15 == rx_14 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 7'b1001xx1 ) |-> data_11 == clk_2 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 7'b1xxx0x0 ) |-> chip_15 == core_17 ;endproperty \nproperty name; ( ( status_register_status_7 ) != 5'bxx10x ) || ( ( status_register_status_7 ) != 7'b1001xx1 ) || ( status_register_status_7 ) != 7'b1xxx0x0 ) ) |-> err_17 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_14 ) \n   6'b010000 : begin\n     clk_2 = fsm_19;\n   end\n   7'b0x0xx1x : begin\n     hw_14 = fsm_12;\n   end\n   7'h49 : begin\n     hw_15 = tx_9;\n   end\n   7'b111000x : begin\n     sig_5 = chip_7;\n   end\n   default : begin \n     cfg_2 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_14 ) == ( 6'b010000 ) |-> clk_2 == fsm_19 ;endproperty \nproperty name: ( control_flag_14 ) == ( 7'b0x0xx1x ) |-> hw_14 == fsm_12 ;endproperty \nproperty name: ( control_flag_14 ) == ( 7'h49 ) |-> hw_15 == tx_9 ;endproperty \nproperty name: ( control_flag_14 ) == ( 7'b111000x ) |-> sig_5 == chip_7 ;endproperty \nproperty name; ( ( control_flag_14 ) != 6'b010000 ) || ( ( control_flag_14 ) != 7'b0x0xx1x ) || ( ( control_flag_14 ) != 7'h49 ) || ( control_flag_14 ) != 7'b111000x ) ) |-> cfg_2 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_5 ) \n   7'b111xxx1 : begin\n     sig_18 = cfg_8;\n   end\n   3'h4 : begin\n     auth_19 = reg_10;\n   end\n   default : begin \n     tx_20 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( status_control_5 ) == ( 7'b111xxx1 ) |-> sig_18 == cfg_8 ;endproperty \nproperty name: ( status_control_5 ) == ( 3'h4 ) |-> auth_19 == reg_10 ;endproperty \nproperty name; ( ( status_control_5 ) != 7'b111xxx1 ) || ( status_control_5 ) != 3'h4 ) ) |-> tx_20 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_17 ) \n   6'ha : begin\n     chip_1 = sig_2;\n   end\n   7'h3e : begin\n     fsm_20 = fsm_8;\n   end\n   default : begin \n     tx_17 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_17 ) == ( 6'ha ) |-> chip_1 == sig_2 ;endproperty \nproperty name: ( data_status_register_17 ) == ( 7'h3e ) |-> fsm_20 == fsm_8 ;endproperty \nproperty name; ( ( data_status_register_17 ) != 6'ha ) || ( data_status_register_17 ) != 7'h3e ) ) |-> tx_17 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_3 ) \n   7'bxxxx11x : begin\n     rst_4 = rst_19;\n   end\n   7'b0110101 : begin\n     reg_3 = fsm_9;\n   end\n   7'h77 : begin\n     reg_13 = chip_8;\n   end\n   5'b1x1x1 : begin\n     err_19 = auth_17;\n   end\n   6'b100010 : begin\n     rx_3 = tx_12;\n   end\n   default : begin \n     tx_19 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_3 ) == ( 7'bxxxx11x ) |-> rst_4 == rst_19 ;endproperty \nproperty name: ( write_complete_3 ) == ( 7'b0110101 ) |-> reg_3 == fsm_9 ;endproperty \nproperty name: ( write_complete_3 ) == ( 7'h77 ) |-> reg_13 == chip_8 ;endproperty \nproperty name: ( write_complete_3 ) == ( 5'b1x1x1 ) |-> err_19 == auth_17 ;endproperty \nproperty name: ( write_complete_3 ) == ( 6'b100010 ) |-> rx_3 == tx_12 ;endproperty \nproperty name; ( ( write_complete_3 ) != 7'bxxxx11x ) || ( ( write_complete_3 ) != 7'b0110101 ) || ( ( write_complete_3 ) != 7'h77 ) || ( ( write_complete_3 ) != 5'b1x1x1 ) || ( write_complete_3 ) != 6'b100010 ) ) |-> tx_19 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_6 ) \n   6'bx10xxx : begin\n     cfg_12 = cfg_8;\n   end\n   7'b1xx0011 : begin\n     clk_3 = sig_10;\n   end\n   7'b10x1x00 : begin\n     err_9 = chip_3;\n   end\n   default : begin \n     fsm_13 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_6 ) == ( 6'bx10xxx ) |-> cfg_12 == cfg_8 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 7'b1xx0011 ) |-> clk_3 == sig_10 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 7'b10x1x00 ) |-> err_9 == chip_3 ;endproperty \nproperty name; ( ( flag_control_status_6 ) != 6'bx10xxx ) || ( ( flag_control_status_6 ) != 7'b1xx0011 ) || ( flag_control_status_6 ) != 7'b10x1x00 ) ) |-> fsm_13 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_6 ) \n   5'bxx1x0 : begin\n     err_20 = chip_8;\n   end\n   5'b0x01x : begin\n     data_13 = hw_7;\n   end\n   7'b1001100 : begin\n     sig_2 = hw_2;\n   end\n   7'b011x00x : begin\n     tx_20 = rst_2;\n   end\n   default : begin \n     core_15 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_6 ) == ( 5'bxx1x0 ) |-> err_20 == chip_8 ;endproperty \nproperty name: ( output_status_register_6 ) == ( 5'b0x01x ) |-> data_13 == hw_7 ;endproperty \nproperty name: ( output_status_register_6 ) == ( 7'b1001100 ) |-> sig_2 == hw_2 ;endproperty \nproperty name: ( output_status_register_6 ) == ( 7'b011x00x ) |-> tx_20 == rst_2 ;endproperty \nproperty name; ( ( output_status_register_6 ) != 5'bxx1x0 ) || ( ( output_status_register_6 ) != 5'b0x01x ) || ( ( output_status_register_6 ) != 7'b1001100 ) || ( output_status_register_6 ) != 7'b011x00x ) ) |-> core_15 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_7 ) \n   7'b100111x : begin\n     core_8 = data_17;\n   end\n   7'b111x11x : begin\n     reg_13 = cfg_20;\n   end\n   7'b101011x : begin\n     rx_13 = err_10;\n   end\n   6'bx00100 : begin\n     clk_6 = rx_3;\n   end\n   6'b01xxxx : begin\n     rx_5 = tx_16;\n   end\n   default : begin \n     core_18 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_7 ) == ( 7'b100111x ) |-> core_8 == data_17 ;endproperty \nproperty name: ( interrupt_enable_7 ) == ( 7'b111x11x ) |-> reg_13 == cfg_20 ;endproperty \nproperty name: ( interrupt_enable_7 ) == ( 7'b101011x ) |-> rx_13 == err_10 ;endproperty \nproperty name: ( interrupt_enable_7 ) == ( 6'bx00100 ) |-> clk_6 == rx_3 ;endproperty \nproperty name: ( interrupt_enable_7 ) == ( 6'b01xxxx ) |-> rx_5 == tx_16 ;endproperty \nproperty name; ( ( interrupt_enable_7 ) != 7'b100111x ) || ( ( interrupt_enable_7 ) != 7'b111x11x ) || ( ( interrupt_enable_7 ) != 7'b101011x ) || ( ( interrupt_enable_7 ) != 6'bx00100 ) || ( interrupt_enable_7 ) != 6'b01xxxx ) ) |-> core_18 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_7 ) \n   7'bxxxxx0x : begin\n     chip_9 = tx_20;\n   end\n   5'b11x11 : begin\n     cfg_8 = reg_14;\n   end\n   5'h14 : begin\n     core_15 = data_7;\n   end\n   default : begin \n     hw_9 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( address_7 ) == ( 7'bxxxxx0x ) |-> chip_9 == tx_20 ;endproperty \nproperty name: ( address_7 ) == ( 5'b11x11 ) |-> cfg_8 == reg_14 ;endproperty \nproperty name: ( address_7 ) == ( 5'h14 ) |-> core_15 == data_7 ;endproperty \nproperty name; ( ( address_7 ) != 7'bxxxxx0x ) || ( ( address_7 ) != 5'b11x11 ) || ( address_7 ) != 5'h14 ) ) |-> hw_9 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_12 ) \n   6'b10xxxx : begin\n     chip_17 = rx_14;\n   end\n   6'b10010x : begin\n     auth_1 = rx_7;\n   end\n   7'h4f : begin\n     tx_20 = core_19;\n   end\n   default : begin \n     hw_12 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_12 ) == ( 6'b10xxxx ) |-> chip_17 == rx_14 ;endproperty \nproperty name: ( instruction_register_12 ) == ( 6'b10010x ) |-> auth_1 == rx_7 ;endproperty \nproperty name: ( instruction_register_12 ) == ( 7'h4f ) |-> tx_20 == core_19 ;endproperty \nproperty name; ( ( instruction_register_12 ) != 6'b10xxxx ) || ( ( instruction_register_12 ) != 6'b10010x ) || ( instruction_register_12 ) != 7'h4f ) ) |-> hw_12 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_17 ) \n   6'h31 : begin\n     hw_20 = fsm_8;\n   end\n   7'b10x1100 : begin\n     cfg_4 = sig_15;\n   end\n   default : begin \n     cfg_13 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_17 ) == ( 6'h31 ) |-> hw_20 == fsm_8 ;endproperty \nproperty name: ( ready_register_17 ) == ( 7'b10x1100 ) |-> cfg_4 == sig_15 ;endproperty \nproperty name; ( ( ready_register_17 ) != 6'h31 ) || ( ready_register_17 ) != 7'b10x1100 ) ) |-> cfg_13 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_17 ) \n   6'b011110 : begin\n     data_3 = sig_6;\n   end\n   6'bx1x00x : begin\n     tx_13 = clk_7;\n   end\n   6'h4 : begin\n     rst_15 = sig_6;\n   end\n   7'bx01xx0x : begin\n     fsm_13 = rx_12;\n   end\n   default : begin \n     fsm_7 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_17 ) == ( 6'b011110 ) |-> data_3 == sig_6 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 6'bx1x00x ) |-> tx_13 == clk_7 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 6'h4 ) |-> rst_15 == sig_6 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 7'bx01xx0x ) |-> fsm_13 == rx_12 ;endproperty \nproperty name; ( ( status_output_buffer_17 ) != 6'b011110 ) || ( ( status_output_buffer_17 ) != 6'bx1x00x ) || ( ( status_output_buffer_17 ) != 6'h4 ) || ( status_output_buffer_17 ) != 7'bx01xx0x ) ) |-> fsm_7 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_8 ) \n   data_1 : begin\n     hw_2 = tx_15;\n   end\n   7'h15 : begin\n     auth_15 = cfg_12;\n   end\n   default : begin \n     sig_14 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_8 ) == ( data_1 ) |-> hw_2 == tx_15 ;endproperty \nproperty name: ( error_flag_8 ) == ( 7'h15 ) |-> auth_15 == cfg_12 ;endproperty \nproperty name; ( ( error_flag_8 ) != data_1 ) || ( error_flag_8 ) != 7'h15 ) ) |-> sig_14 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_3 ) \n   7'b00x111x : begin\n     auth_12 = core_15;\n   end\n   5'b1xxxx : begin\n     auth_8 = sig_19;\n   end\n   default : begin \n     err_17 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_3 ) == ( 7'b00x111x ) |-> auth_12 == core_15 ;endproperty \nproperty name: ( start_signal_3 ) == ( 5'b1xxxx ) |-> auth_8 == sig_19 ;endproperty \nproperty name; ( ( start_signal_3 ) != 7'b00x111x ) || ( start_signal_3 ) != 5'b1xxxx ) ) |-> err_17 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'b0101100 : begin\n     hw_1 = clk_14;\n   end\n   5'h1b : begin\n     err_15 = rx_8;\n   end\n   7'b1x1xxxx : begin\n     sig_4 = chip_8;\n   end\n   7'bx010xx0 : begin\n     chip_3 = rst_10;\n   end\n   5'b01110 : begin\n     core_20 = hw_16;\n   end\n   default : begin \n     err_10 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_17 ) == ( 7'b0101100 ) |-> hw_1 == clk_14 ;endproperty \nproperty name: ( data_status_17 ) == ( 5'h1b ) |-> err_15 == rx_8 ;endproperty \nproperty name: ( data_status_17 ) == ( 7'b1x1xxxx ) |-> sig_4 == chip_8 ;endproperty \nproperty name: ( data_status_17 ) == ( 7'bx010xx0 ) |-> chip_3 == rst_10 ;endproperty \nproperty name: ( data_status_17 ) == ( 5'b01110 ) |-> core_20 == hw_16 ;endproperty \nproperty name; ( ( data_status_17 ) != 7'b0101100 ) || ( ( data_status_17 ) != 5'h1b ) || ( ( data_status_17 ) != 7'b1x1xxxx ) || ( ( data_status_17 ) != 7'bx010xx0 ) || ( data_status_17 ) != 5'b01110 ) ) |-> err_10 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_1 ) \n   7'h36 : begin\n     cfg_20 = data_9;\n   end\n   default : begin \n     rst_4 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( data_register_1 ) == ( 7'h36 ) |-> cfg_20 == data_9 ;endproperty \nproperty name; ( data_register_1 ) != 7'h36 ) ) |-> rst_4 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   6'h37 : begin\n     rx_5 = clk_1;\n   end\n   6'bx11100 : begin\n     sig_20 = core_11;\n   end\n   default : begin \n     clk_6 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_8 ) == ( 6'h37 ) |-> rx_5 == clk_1 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 6'bx11100 ) |-> sig_20 == core_11 ;endproperty \nproperty name; ( ( transfer_complete_8 ) != 6'h37 ) || ( transfer_complete_8 ) != 6'bx11100 ) ) |-> clk_6 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_10 ) \n   3'h4 : begin\n     tx_6 = tx_6;\n   end\n   7'bx0xx11x : begin\n     core_20 = chip_1;\n   end\n   6'bxxx111 : begin\n     rst_15 = clk_9;\n   end\n   default : begin \n     rst_11 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_10 ) == ( 3'h4 ) |-> tx_6 == tx_6 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'bx0xx11x ) |-> core_20 == chip_1 ;endproperty \nproperty name: ( error_flag_10 ) == ( 6'bxxx111 ) |-> rst_15 == clk_9 ;endproperty \nproperty name; ( ( error_flag_10 ) != 3'h4 ) || ( ( error_flag_10 ) != 7'bx0xx11x ) || ( error_flag_10 ) != 6'bxxx111 ) ) |-> rst_11 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_17 ) \n   err_13 : begin\n     rx_9 = auth_15;\n   end\n   6'b00x000 : begin\n     fsm_9 = clk_2;\n   end\n   4'h7 : begin\n     rst_11 = chip_15;\n   end\n   default : begin \n     hw_6 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_17 ) == ( err_13 ) |-> rx_9 == auth_15 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 6'b00x000 ) |-> fsm_9 == clk_2 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 4'h7 ) |-> rst_11 == chip_15 ;endproperty \nproperty name; ( ( data_buffer_status_17 ) != err_13 ) || ( ( data_buffer_status_17 ) != 6'b00x000 ) || ( data_buffer_status_17 ) != 4'h7 ) ) |-> hw_6 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_8 ) \n   7'bx001xx0 : begin\n     err_9 = auth_18;\n   end\n   5'bxx1x0 : begin\n     chip_3 = rst_15;\n   end\n   7'bxxxxx01 : begin\n     auth_20 = clk_3;\n   end\n   default : begin \n     cfg_5 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( control_output_8 ) == ( 7'bx001xx0 ) |-> err_9 == auth_18 ;endproperty \nproperty name: ( control_output_8 ) == ( 5'bxx1x0 ) |-> chip_3 == rst_15 ;endproperty \nproperty name: ( control_output_8 ) == ( 7'bxxxxx01 ) |-> auth_20 == clk_3 ;endproperty \nproperty name; ( ( control_output_8 ) != 7'bx001xx0 ) || ( ( control_output_8 ) != 5'bxx1x0 ) || ( control_output_8 ) != 7'bxxxxx01 ) ) |-> cfg_5 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_20 ) \n   7'b11xx0x1 : begin\n     core_13 = core_10;\n   end\n   6'b0101x1 : begin\n     fsm_1 = fsm_6;\n   end\n   7'h4 : begin\n     data_5 = fsm_10;\n   end\n   6'bx11xxx : begin\n     clk_20 = data_16;\n   end\n   7'b11xxx01 : begin\n     core_1 = core_8;\n   end\n   default : begin \n     data_2 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_20 ) == ( 7'b11xx0x1 ) |-> core_13 == core_10 ;endproperty \nproperty name: ( ready_register_20 ) == ( 6'b0101x1 ) |-> fsm_1 == fsm_6 ;endproperty \nproperty name: ( ready_register_20 ) == ( 7'h4 ) |-> data_5 == fsm_10 ;endproperty \nproperty name: ( ready_register_20 ) == ( 6'bx11xxx ) |-> clk_20 == data_16 ;endproperty \nproperty name: ( ready_register_20 ) == ( 7'b11xxx01 ) |-> core_1 == core_8 ;endproperty \nproperty name; ( ( ready_register_20 ) != 7'b11xx0x1 ) || ( ( ready_register_20 ) != 6'b0101x1 ) || ( ( ready_register_20 ) != 7'h4 ) || ( ( ready_register_20 ) != 6'bx11xxx ) || ( ready_register_20 ) != 7'b11xxx01 ) ) |-> data_2 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_9 ) \n   7'b110x0xx : begin\n     data_14 = chip_8;\n   end\n   7'b0xx1x0x : begin\n     err_10 = hw_2;\n   end\n   7'b10x0x1x : begin\n     core_14 = clk_5;\n   end\n   7'b01x10x1 : begin\n     auth_9 = hw_18;\n   end\n   default : begin \n     auth_13 = tx_15;\n   end\nendcase",
        "Assertion": "property name: ( output_status_9 ) == ( 7'b110x0xx ) |-> data_14 == chip_8 ;endproperty \nproperty name: ( output_status_9 ) == ( 7'b0xx1x0x ) |-> err_10 == hw_2 ;endproperty \nproperty name: ( output_status_9 ) == ( 7'b10x0x1x ) |-> core_14 == clk_5 ;endproperty \nproperty name: ( output_status_9 ) == ( 7'b01x10x1 ) |-> auth_9 == hw_18 ;endproperty \nproperty name; ( ( output_status_9 ) != 7'b110x0xx ) || ( ( output_status_9 ) != 7'b0xx1x0x ) || ( ( output_status_9 ) != 7'b10x0x1x ) || ( output_status_9 ) != 7'b01x10x1 ) ) |-> auth_13 == tx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_14 ) \n   6'b1x10x0 : begin\n     cfg_18 = tx_18;\n   end\n   default : begin \n     tx_4 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_14 ) == ( 6'b1x10x0 ) |-> cfg_18 == tx_18 ;endproperty \nproperty name; ( operation_code_14 ) != 6'b1x10x0 ) ) |-> tx_4 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_11 ) \n   7'b1000001 : begin\n     fsm_13 = auth_13;\n   end\n   default : begin \n     clk_4 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( enable_11 ) == ( 7'b1000001 ) |-> fsm_13 == auth_13 ;endproperty \nproperty name; ( enable_11 ) != 7'b1000001 ) ) |-> clk_4 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_19 ) \n   7'b1x0x101 : begin\n     fsm_8 = fsm_10;\n   end\n   default : begin \n     clk_5 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( control_input_19 ) == ( 7'b1x0x101 ) |-> fsm_8 == fsm_10 ;endproperty \nproperty name; ( control_input_19 ) != 7'b1x0x101 ) ) |-> clk_5 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_9 ) \n   7'bxxxx0xx : begin\n     rx_3 = data_14;\n   end\n   6'bxx0110 : begin\n     rst_13 = auth_11;\n   end\n   7'b1001111 : begin\n     err_1 = core_7;\n   end\n   7'bxx10xxx : begin\n     rst_17 = sig_16;\n   end\n   default : begin \n     err_3 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_9 ) == ( 7'bxxxx0xx ) |-> rx_3 == data_14 ;endproperty \nproperty name: ( start_signal_9 ) == ( 6'bxx0110 ) |-> rst_13 == auth_11 ;endproperty \nproperty name: ( start_signal_9 ) == ( 7'b1001111 ) |-> err_1 == core_7 ;endproperty \nproperty name: ( start_signal_9 ) == ( 7'bxx10xxx ) |-> rst_17 == sig_16 ;endproperty \nproperty name; ( ( start_signal_9 ) != 7'bxxxx0xx ) || ( ( start_signal_9 ) != 6'bxx0110 ) || ( ( start_signal_9 ) != 7'b1001111 ) || ( start_signal_9 ) != 7'bxx10xxx ) ) |-> err_3 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_11 ) \n   6'h3a : begin\n     tx_11 = tx_12;\n   end\n   default : begin \n     sig_4 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_11 ) == ( 6'h3a ) |-> tx_11 == tx_12 ;endproperty \nproperty name; ( operation_status_11 ) != 6'h3a ) ) |-> sig_4 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_14 ) \n   6'ha : begin\n     rx_6 = rx_7;\n   end\n   data_8 : begin\n     chip_9 = sig_10;\n   end\n   7'b1x11x00 : begin\n     data_1 = chip_10;\n   end\n   7'bxx0100x : begin\n     cfg_10 = reg_18;\n   end\n   default : begin \n     err_13 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( output_data_14 ) == ( 6'ha ) |-> rx_6 == rx_7 ;endproperty \nproperty name: ( output_data_14 ) == ( data_8 ) |-> chip_9 == sig_10 ;endproperty \nproperty name: ( output_data_14 ) == ( 7'b1x11x00 ) |-> data_1 == chip_10 ;endproperty \nproperty name: ( output_data_14 ) == ( 7'bxx0100x ) |-> cfg_10 == reg_18 ;endproperty \nproperty name; ( ( output_data_14 ) != 6'ha ) || ( ( output_data_14 ) != data_8 ) || ( ( output_data_14 ) != 7'b1x11x00 ) || ( output_data_14 ) != 7'bxx0100x ) ) |-> err_13 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_10 ) \n   3'h6 : begin\n     data_9 = err_16;\n   end\n   7'b00010xx : begin\n     tx_11 = tx_15;\n   end\n   default : begin \n     data_4 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_10 ) == ( 3'h6 ) |-> data_9 == err_16 ;endproperty \nproperty name: ( data_control_status_10 ) == ( 7'b00010xx ) |-> tx_11 == tx_15 ;endproperty \nproperty name; ( ( data_control_status_10 ) != 3'h6 ) || ( data_control_status_10 ) != 7'b00010xx ) ) |-> data_4 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_10 ) \n   3'b110 : begin\n     rst_15 = clk_8;\n   end\n   4'bxxx1 : begin\n     rst_6 = cfg_17;\n   end\n   7'b110011x : begin\n     cfg_20 = rst_14;\n   end\n   default : begin \n     rst_5 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_10 ) == ( 3'b110 ) |-> rst_15 == clk_8 ;endproperty \nproperty name: ( status_register_10 ) == ( 4'bxxx1 ) |-> rst_6 == cfg_17 ;endproperty \nproperty name: ( status_register_10 ) == ( 7'b110011x ) |-> cfg_20 == rst_14 ;endproperty \nproperty name; ( ( status_register_10 ) != 3'b110 ) || ( ( status_register_10 ) != 4'bxxx1 ) || ( status_register_10 ) != 7'b110011x ) ) |-> rst_5 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_15 ) \n   7'bxx11x00 : begin\n     data_14 = core_14;\n   end\n   6'b110001 : begin\n     fsm_14 = tx_9;\n   end\n   7'b0110110 : begin\n     auth_7 = clk_6;\n   end\n   default : begin \n     cfg_4 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_15 ) == ( 7'bxx11x00 ) |-> data_14 == core_14 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 6'b110001 ) |-> fsm_14 == tx_9 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 7'b0110110 ) |-> auth_7 == clk_6 ;endproperty \nproperty name; ( ( instruction_buffer_15 ) != 7'bxx11x00 ) || ( ( instruction_buffer_15 ) != 6'b110001 ) || ( instruction_buffer_15 ) != 7'b0110110 ) ) |-> cfg_4 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_15 ) \n   7'b000x0x0 : begin\n     hw_12 = core_18;\n   end\n   data_20 : begin\n     cfg_17 = chip_9;\n   end\n   7'b1xx0011 : begin\n     err_15 = tx_11;\n   end\n   default : begin \n     sig_1 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_15 ) == ( 7'b000x0x0 ) |-> hw_12 == core_18 ;endproperty \nproperty name: ( control_input_15 ) == ( data_20 ) |-> cfg_17 == chip_9 ;endproperty \nproperty name: ( control_input_15 ) == ( 7'b1xx0011 ) |-> err_15 == tx_11 ;endproperty \nproperty name; ( ( control_input_15 ) != 7'b000x0x0 ) || ( ( control_input_15 ) != data_20 ) || ( control_input_15 ) != 7'b1xx0011 ) ) |-> sig_1 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_15 ) \n   6'b110111 : begin\n     chip_10 = cfg_15;\n   end\n   6'b1x1xx0 : begin\n     err_13 = reg_4;\n   end\n   7'bxxxx100 : begin\n     rx_4 = reg_12;\n   end\n   2'h2 : begin\n     rst_7 = reg_2;\n   end\n   default : begin \n     rx_7 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_15 ) == ( 6'b110111 ) |-> chip_10 == cfg_15 ;endproperty \nproperty name: ( write_enable_15 ) == ( 6'b1x1xx0 ) |-> err_13 == reg_4 ;endproperty \nproperty name: ( write_enable_15 ) == ( 7'bxxxx100 ) |-> rx_4 == reg_12 ;endproperty \nproperty name: ( write_enable_15 ) == ( 2'h2 ) |-> rst_7 == reg_2 ;endproperty \nproperty name; ( ( write_enable_15 ) != 6'b110111 ) || ( ( write_enable_15 ) != 6'b1x1xx0 ) || ( ( write_enable_15 ) != 7'bxxxx100 ) || ( write_enable_15 ) != 2'h2 ) ) |-> rx_7 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_4 ) \n   7'b1100010 : begin\n     err_11 = fsm_10;\n   end\n   3'h0 : begin\n     tx_2 = rst_19;\n   end\n   6'hb : begin\n     tx_13 = clk_5;\n   end\n   7'bx0x1xx1 : begin\n     rx_1 = fsm_14;\n   end\n   default : begin \n     core_13 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( instruction_4 ) == ( 7'b1100010 ) |-> err_11 == fsm_10 ;endproperty \nproperty name: ( instruction_4 ) == ( 3'h0 ) |-> tx_2 == rst_19 ;endproperty \nproperty name: ( instruction_4 ) == ( 6'hb ) |-> tx_13 == clk_5 ;endproperty \nproperty name: ( instruction_4 ) == ( 7'bx0x1xx1 ) |-> rx_1 == fsm_14 ;endproperty \nproperty name; ( ( instruction_4 ) != 7'b1100010 ) || ( ( instruction_4 ) != 3'h0 ) || ( ( instruction_4 ) != 6'hb ) || ( instruction_4 ) != 7'bx0x1xx1 ) ) |-> core_13 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_6 ) \n   3'h0 : begin\n     err_16 = chip_12;\n   end\n   7'bxxx1001 : begin\n     core_10 = rx_12;\n   end\n   7'bx1x1x1x : begin\n     reg_11 = rst_1;\n   end\n   6'h25 : begin\n     hw_7 = clk_3;\n   end\n   6'he : begin\n     clk_1 = cfg_19;\n   end\n   default : begin \n     core_13 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_6 ) == ( 3'h0 ) |-> err_16 == chip_12 ;endproperty \nproperty name: ( interrupt_enable_6 ) == ( 7'bxxx1001 ) |-> core_10 == rx_12 ;endproperty \nproperty name: ( interrupt_enable_6 ) == ( 7'bx1x1x1x ) |-> reg_11 == rst_1 ;endproperty \nproperty name: ( interrupt_enable_6 ) == ( 6'h25 ) |-> hw_7 == clk_3 ;endproperty \nproperty name: ( interrupt_enable_6 ) == ( 6'he ) |-> clk_1 == cfg_19 ;endproperty \nproperty name; ( ( interrupt_enable_6 ) != 3'h0 ) || ( ( interrupt_enable_6 ) != 7'bxxx1001 ) || ( ( interrupt_enable_6 ) != 7'bx1x1x1x ) || ( ( interrupt_enable_6 ) != 6'h25 ) || ( interrupt_enable_6 ) != 6'he ) ) |-> core_13 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_15 ) \n   7'bx011xx0 : begin\n     clk_6 = core_3;\n   end\n   7'h26 : begin\n     rst_8 = data_15;\n   end\n   default : begin \n     auth_6 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( address_register_15 ) == ( 7'bx011xx0 ) |-> clk_6 == core_3 ;endproperty \nproperty name: ( address_register_15 ) == ( 7'h26 ) |-> rst_8 == data_15 ;endproperty \nproperty name; ( ( address_register_15 ) != 7'bx011xx0 ) || ( address_register_15 ) != 7'h26 ) ) |-> auth_6 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_4 ) \n   2'h0 : begin\n     core_7 = hw_13;\n   end\n   7'b00111x0 : begin\n     rx_8 = core_6;\n   end\n   7'b0011x11 : begin\n     clk_1 = rst_3;\n   end\n   default : begin \n     fsm_17 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_4 ) == ( 2'h0 ) |-> core_7 == hw_13 ;endproperty \nproperty name: ( interrupt_flag_4 ) == ( 7'b00111x0 ) |-> rx_8 == core_6 ;endproperty \nproperty name: ( interrupt_flag_4 ) == ( 7'b0011x11 ) |-> clk_1 == rst_3 ;endproperty \nproperty name; ( ( interrupt_flag_4 ) != 2'h0 ) || ( ( interrupt_flag_4 ) != 7'b00111x0 ) || ( interrupt_flag_4 ) != 7'b0011x11 ) ) |-> fsm_17 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_8 ) \n   7'b0xxxxx0 : begin\n     hw_9 = hw_17;\n   end\n   7'h76 : begin\n     core_18 = tx_15;\n   end\n   4'bx1x1 : begin\n     chip_16 = auth_3;\n   end\n   default : begin \n     core_3 = tx_14;\n   end\nendcase",
        "Assertion": "property name: ( data_control_8 ) == ( 7'b0xxxxx0 ) |-> hw_9 == hw_17 ;endproperty \nproperty name: ( data_control_8 ) == ( 7'h76 ) |-> core_18 == tx_15 ;endproperty \nproperty name: ( data_control_8 ) == ( 4'bx1x1 ) |-> chip_16 == auth_3 ;endproperty \nproperty name; ( ( data_control_8 ) != 7'b0xxxxx0 ) || ( ( data_control_8 ) != 7'h76 ) || ( data_control_8 ) != 4'bx1x1 ) ) |-> core_3 == tx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_19 ) \n   7'b0101xxx : begin\n     reg_11 = fsm_4;\n   end\n   5'bxx01x : begin\n     reg_6 = reg_17;\n   end\n   7'h4d : begin\n     cfg_7 = clk_7;\n   end\n   7'b1100111 : begin\n     tx_1 = err_2;\n   end\n   6'b000x1x : begin\n     rx_1 = sig_14;\n   end\n   default : begin \n     rx_5 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( status_control_19 ) == ( 7'b0101xxx ) |-> reg_11 == fsm_4 ;endproperty \nproperty name: ( status_control_19 ) == ( 5'bxx01x ) |-> reg_6 == reg_17 ;endproperty \nproperty name: ( status_control_19 ) == ( 7'h4d ) |-> cfg_7 == clk_7 ;endproperty \nproperty name: ( status_control_19 ) == ( 7'b1100111 ) |-> tx_1 == err_2 ;endproperty \nproperty name: ( status_control_19 ) == ( 6'b000x1x ) |-> rx_1 == sig_14 ;endproperty \nproperty name; ( ( status_control_19 ) != 7'b0101xxx ) || ( ( status_control_19 ) != 5'bxx01x ) || ( ( status_control_19 ) != 7'h4d ) || ( ( status_control_19 ) != 7'b1100111 ) || ( status_control_19 ) != 6'b000x1x ) ) |-> rx_5 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_5 ) \n   7'b11x0xxx : begin\n     reg_13 = tx_12;\n   end\n   default : begin \n     data_4 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_5 ) == ( 7'b11x0xxx ) |-> reg_13 == tx_12 ;endproperty \nproperty name; ( flag_control_status_5 ) != 7'b11x0xxx ) ) |-> data_4 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_5 ) \n   6'bxx0xx0 : begin\n     err_3 = core_4;\n   end\n   5'bxxx1x : begin\n     sig_4 = hw_3;\n   end\n   7'b1101101 : begin\n     tx_18 = cfg_18;\n   end\n   7'b1xx11x1 : begin\n     sig_7 = core_8;\n   end\n   6'bx11001 : begin\n     core_5 = hw_12;\n   end\n   default : begin \n     hw_20 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_5 ) == ( 6'bxx0xx0 ) |-> err_3 == core_4 ;endproperty \nproperty name: ( flag_status_5 ) == ( 5'bxxx1x ) |-> sig_4 == hw_3 ;endproperty \nproperty name: ( flag_status_5 ) == ( 7'b1101101 ) |-> tx_18 == cfg_18 ;endproperty \nproperty name: ( flag_status_5 ) == ( 7'b1xx11x1 ) |-> sig_7 == core_8 ;endproperty \nproperty name: ( flag_status_5 ) == ( 6'bx11001 ) |-> core_5 == hw_12 ;endproperty \nproperty name; ( ( flag_status_5 ) != 6'bxx0xx0 ) || ( ( flag_status_5 ) != 5'bxxx1x ) || ( ( flag_status_5 ) != 7'b1101101 ) || ( ( flag_status_5 ) != 7'b1xx11x1 ) || ( flag_status_5 ) != 6'bx11001 ) ) |-> hw_20 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   6'h2 : begin\n     hw_16 = reg_14;\n   end\n   6'bxx00x0 : begin\n     cfg_7 = chip_1;\n   end\n   3'b1x1 : begin\n     auth_19 = hw_11;\n   end\n   default : begin \n     chip_3 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_8 ) == ( 6'h2 ) |-> hw_16 == reg_14 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 6'bxx00x0 ) |-> cfg_7 == chip_1 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 3'b1x1 ) |-> auth_19 == hw_11 ;endproperty \nproperty name; ( ( control_status_buffer_8 ) != 6'h2 ) || ( ( control_status_buffer_8 ) != 6'bxx00x0 ) || ( control_status_buffer_8 ) != 3'b1x1 ) ) |-> chip_3 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_15 ) \n   7'b1x01001 : begin\n     rx_19 = sig_14;\n   end\n   default : begin \n     rst_14 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_15 ) == ( 7'b1x01001 ) |-> rx_19 == sig_14 ;endproperty \nproperty name; ( output_buffer_15 ) != 7'b1x01001 ) ) |-> rst_14 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_20 ) \n   6'bx10xxx : begin\n     rx_17 = data_15;\n   end\n   6'h29 : begin\n     chip_13 = rx_6;\n   end\n   6'bx0xx10 : begin\n     clk_5 = tx_3;\n   end\n   6'b0x0xx1 : begin\n     clk_9 = core_2;\n   end\n   4'hx : begin\n     rst_10 = rst_6;\n   end\n   default : begin \n     fsm_10 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( error_status_20 ) == ( 6'bx10xxx ) |-> rx_17 == data_15 ;endproperty \nproperty name: ( error_status_20 ) == ( 6'h29 ) |-> chip_13 == rx_6 ;endproperty \nproperty name: ( error_status_20 ) == ( 6'bx0xx10 ) |-> clk_5 == tx_3 ;endproperty \nproperty name: ( error_status_20 ) == ( 6'b0x0xx1 ) |-> clk_9 == core_2 ;endproperty \nproperty name: ( error_status_20 ) == ( 4'hx ) |-> rst_10 == rst_6 ;endproperty \nproperty name; ( ( error_status_20 ) != 6'bx10xxx ) || ( ( error_status_20 ) != 6'h29 ) || ( ( error_status_20 ) != 6'bx0xx10 ) || ( ( error_status_20 ) != 6'b0x0xx1 ) || ( error_status_20 ) != 4'hx ) ) |-> fsm_10 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   5'hxx : begin\n     rst_13 = data_13;\n   end\n   7'b01101xx : begin\n     clk_20 = auth_17;\n   end\n   default : begin \n     fsm_8 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_19 ) == ( 5'hxx ) |-> rst_13 == data_13 ;endproperty \nproperty name: ( control_input_status_19 ) == ( 7'b01101xx ) |-> clk_20 == auth_17 ;endproperty \nproperty name; ( ( control_input_status_19 ) != 5'hxx ) || ( control_input_status_19 ) != 7'b01101xx ) ) |-> fsm_8 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_13 ) \n   clk_13 : begin\n     data_6 = hw_16;\n   end\n   7'b1101001 : begin\n     core_11 = auth_11;\n   end\n   7'bx0x1x0x : begin\n     rx_18 = hw_17;\n   end\n   7'bxx000x0 : begin\n     chip_17 = fsm_17;\n   end\n   6'b1100xx : begin\n     auth_4 = cfg_7;\n   end\n   default : begin \n     chip_15 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_13 ) == ( clk_13 ) |-> data_6 == hw_16 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( 7'b1101001 ) |-> core_11 == auth_11 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( 7'bx0x1x0x ) |-> rx_18 == hw_17 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( 7'bxx000x0 ) |-> chip_17 == fsm_17 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( 6'b1100xx ) |-> auth_4 == cfg_7 ;endproperty \nproperty name; ( ( transfer_complete_13 ) != clk_13 ) || ( ( transfer_complete_13 ) != 7'b1101001 ) || ( ( transfer_complete_13 ) != 7'bx0x1x0x ) || ( ( transfer_complete_13 ) != 7'bxx000x0 ) || ( transfer_complete_13 ) != 6'b1100xx ) ) |-> chip_15 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_8 ) \n   7'h4d : begin\n     fsm_7 = clk_5;\n   end\n   6'bx0xx00 : begin\n     auth_11 = tx_18;\n   end\n   7'b1101001 : begin\n     tx_3 = sig_8;\n   end\n   7'b11xx001 : begin\n     fsm_4 = fsm_8;\n   end\n   6'bx110x0 : begin\n     chip_5 = chip_7;\n   end\n   default : begin \n     clk_1 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_8 ) == ( 7'h4d ) |-> fsm_7 == clk_5 ;endproperty \nproperty name: ( control_input_8 ) == ( 6'bx0xx00 ) |-> auth_11 == tx_18 ;endproperty \nproperty name: ( control_input_8 ) == ( 7'b1101001 ) |-> tx_3 == sig_8 ;endproperty \nproperty name: ( control_input_8 ) == ( 7'b11xx001 ) |-> fsm_4 == fsm_8 ;endproperty \nproperty name: ( control_input_8 ) == ( 6'bx110x0 ) |-> chip_5 == chip_7 ;endproperty \nproperty name; ( ( control_input_8 ) != 7'h4d ) || ( ( control_input_8 ) != 6'bx0xx00 ) || ( ( control_input_8 ) != 7'b1101001 ) || ( ( control_input_8 ) != 7'b11xx001 ) || ( control_input_8 ) != 6'bx110x0 ) ) |-> clk_1 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_1 ) \n   6'b110100 : begin\n     clk_3 = rx_10;\n   end\n   default : begin \n     tx_8 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( control_input_1 ) == ( 6'b110100 ) |-> clk_3 == rx_10 ;endproperty \nproperty name; ( control_input_1 ) != 6'b110100 ) ) |-> tx_8 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_15 ) \n   5'hx : begin\n     reg_12 = rst_13;\n   end\n   7'h3e : begin\n     err_5 = err_1;\n   end\n   7'b100x0x0 : begin\n     tx_6 = tx_18;\n   end\n   4'b01x0 : begin\n     hw_18 = data_15;\n   end\n   default : begin \n     fsm_1 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_15 ) == ( 5'hx ) |-> reg_12 == rst_13 ;endproperty \nproperty name: ( operation_code_15 ) == ( 7'h3e ) |-> err_5 == err_1 ;endproperty \nproperty name: ( operation_code_15 ) == ( 7'b100x0x0 ) |-> tx_6 == tx_18 ;endproperty \nproperty name: ( operation_code_15 ) == ( 4'b01x0 ) |-> hw_18 == data_15 ;endproperty \nproperty name; ( ( operation_code_15 ) != 5'hx ) || ( ( operation_code_15 ) != 7'h3e ) || ( ( operation_code_15 ) != 7'b100x0x0 ) || ( operation_code_15 ) != 4'b01x0 ) ) |-> fsm_1 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_4 ) \n   7'b010101x : begin\n     reg_11 = chip_6;\n   end\n   7'bxx0x1x0 : begin\n     hw_19 = auth_18;\n   end\n   default : begin \n     reg_1 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_4 ) == ( 7'b010101x ) |-> reg_11 == chip_6 ;endproperty \nproperty name: ( interrupt_enable_4 ) == ( 7'bxx0x1x0 ) |-> hw_19 == auth_18 ;endproperty \nproperty name; ( ( interrupt_enable_4 ) != 7'b010101x ) || ( interrupt_enable_4 ) != 7'bxx0x1x0 ) ) |-> reg_1 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_18 ) \n   7'b1x1011x : begin\n     cfg_19 = tx_1;\n   end\n   6'bxxxx10 : begin\n     hw_20 = hw_17;\n   end\n   7'bx1x0x1x : begin\n     cfg_8 = core_14;\n   end\n   5'b100xx : begin\n     hw_17 = chip_4;\n   end\n   2'b00 : begin\n     cfg_12 = tx_11;\n   end\n   default : begin \n     rx_11 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_18 ) == ( 7'b1x1011x ) |-> cfg_19 == tx_1 ;endproperty \nproperty name: ( data_register_18 ) == ( 6'bxxxx10 ) |-> hw_20 == hw_17 ;endproperty \nproperty name: ( data_register_18 ) == ( 7'bx1x0x1x ) |-> cfg_8 == core_14 ;endproperty \nproperty name: ( data_register_18 ) == ( 5'b100xx ) |-> hw_17 == chip_4 ;endproperty \nproperty name: ( data_register_18 ) == ( 2'b00 ) |-> cfg_12 == tx_11 ;endproperty \nproperty name; ( ( data_register_18 ) != 7'b1x1011x ) || ( ( data_register_18 ) != 6'bxxxx10 ) || ( ( data_register_18 ) != 7'bx1x0x1x ) || ( ( data_register_18 ) != 5'b100xx ) || ( data_register_18 ) != 2'b00 ) ) |-> rx_11 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   7'h7a : begin\n     rst_16 = clk_8;\n   end\n   6'bx1111x : begin\n     rx_1 = chip_2;\n   end\n   5'bx0110 : begin\n     chip_18 = fsm_8;\n   end\n   7'b00xx01x : begin\n     reg_6 = core_15;\n   end\n   7'bxxx011x : begin\n     rst_3 = rst_16;\n   end\n   default : begin \n     tx_6 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_17 ) == ( 7'h7a ) |-> rst_16 == clk_8 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 6'bx1111x ) |-> rx_1 == chip_2 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 5'bx0110 ) |-> chip_18 == fsm_8 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'b00xx01x ) |-> reg_6 == core_15 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'bxxx011x ) |-> rst_3 == rst_16 ;endproperty \nproperty name; ( ( control_flag_register_17 ) != 7'h7a ) || ( ( control_flag_register_17 ) != 6'bx1111x ) || ( ( control_flag_register_17 ) != 5'bx0110 ) || ( ( control_flag_register_17 ) != 7'b00xx01x ) || ( control_flag_register_17 ) != 7'bxxx011x ) ) |-> tx_6 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   5'h9 : begin\n     rx_7 = fsm_15;\n   end\n   7'b01xx010 : begin\n     rx_20 = chip_10;\n   end\n   7'bxxxxx0x : begin\n     rx_10 = chip_16;\n   end\n   6'bx0xx1x : begin\n     clk_9 = chip_5;\n   end\n   7'b00000x0 : begin\n     chip_3 = chip_6;\n   end\n   default : begin \n     rx_2 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 5'h9 ) |-> rx_7 == fsm_15 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'b01xx010 ) |-> rx_20 == chip_10 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'bxxxxx0x ) |-> rx_10 == chip_16 ;endproperty \nproperty name: ( output_status_20 ) == ( 6'bx0xx1x ) |-> clk_9 == chip_5 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'b00000x0 ) |-> chip_3 == chip_6 ;endproperty \nproperty name; ( ( output_status_20 ) != 5'h9 ) || ( ( output_status_20 ) != 7'b01xx010 ) || ( ( output_status_20 ) != 7'bxxxxx0x ) || ( ( output_status_20 ) != 6'bx0xx1x ) || ( output_status_20 ) != 7'b00000x0 ) ) |-> rx_2 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_19 ) \n   7'h74 : begin\n     err_14 = rx_7;\n   end\n   default : begin \n     data_7 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_19 ) == ( 7'h74 ) |-> err_14 == rx_7 ;endproperty \nproperty name; ( data_buffer_status_19 ) != 7'h74 ) ) |-> data_7 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_20 ) \n   6'b011xx1 : begin\n     data_4 = rst_10;\n   end\n   7'bx11x1x1 : begin\n     clk_20 = rx_17;\n   end\n   5'b00011 : begin\n     core_13 = clk_7;\n   end\n   7'b1x01x0x : begin\n     fsm_20 = chip_1;\n   end\n   default : begin \n     fsm_15 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( control_register_20 ) == ( 6'b011xx1 ) |-> data_4 == rst_10 ;endproperty \nproperty name: ( control_register_20 ) == ( 7'bx11x1x1 ) |-> clk_20 == rx_17 ;endproperty \nproperty name: ( control_register_20 ) == ( 5'b00011 ) |-> core_13 == clk_7 ;endproperty \nproperty name: ( control_register_20 ) == ( 7'b1x01x0x ) |-> fsm_20 == chip_1 ;endproperty \nproperty name; ( ( control_register_20 ) != 6'b011xx1 ) || ( ( control_register_20 ) != 7'bx11x1x1 ) || ( ( control_register_20 ) != 5'b00011 ) || ( control_register_20 ) != 7'b1x01x0x ) ) |-> fsm_15 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_10 ) \n   7'b1x001x1 : begin\n     fsm_19 = chip_8;\n   end\n   default : begin \n     auth_9 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_10 ) == ( 7'b1x001x1 ) |-> fsm_19 == chip_8 ;endproperty \nproperty name; ( input_buffer_status_10 ) != 7'b1x001x1 ) ) |-> auth_9 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_9 ) \n   7'b0101110 : begin\n     sig_4 = clk_2;\n   end\n   5'bxx01x : begin\n     data_14 = data_20;\n   end\n   default : begin \n     rx_13 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_9 ) == ( 7'b0101110 ) |-> sig_4 == clk_2 ;endproperty \nproperty name: ( ready_signal_9 ) == ( 5'bxx01x ) |-> data_14 == data_20 ;endproperty \nproperty name; ( ( ready_signal_9 ) != 7'b0101110 ) || ( ready_signal_9 ) != 5'bxx01x ) ) |-> rx_13 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_8 ) \n   7'bx0111x0 : begin\n     tx_10 = sig_18;\n   end\n   5'bx0x01 : begin\n     reg_1 = hw_3;\n   end\n   7'b1x10xxx : begin\n     reg_5 = core_12;\n   end\n   default : begin \n     auth_19 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_8 ) == ( 7'bx0111x0 ) |-> tx_10 == sig_18 ;endproperty \nproperty name: ( data_register_8 ) == ( 5'bx0x01 ) |-> reg_1 == hw_3 ;endproperty \nproperty name: ( data_register_8 ) == ( 7'b1x10xxx ) |-> reg_5 == core_12 ;endproperty \nproperty name; ( ( data_register_8 ) != 7'bx0111x0 ) || ( ( data_register_8 ) != 5'bx0x01 ) || ( data_register_8 ) != 7'b1x10xxx ) ) |-> auth_19 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_9 ) \n   fsm_2 : begin\n     err_11 = hw_7;\n   end\n   5'b100xx : begin\n     rst_8 = err_13;\n   end\n   6'bx00xxx : begin\n     err_6 = fsm_20;\n   end\n   default : begin \n     rst_17 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_9 ) == ( fsm_2 ) |-> err_11 == hw_7 ;endproperty \nproperty name: ( status_buffer_9 ) == ( 5'b100xx ) |-> rst_8 == err_13 ;endproperty \nproperty name: ( status_buffer_9 ) == ( 6'bx00xxx ) |-> err_6 == fsm_20 ;endproperty \nproperty name; ( ( status_buffer_9 ) != fsm_2 ) || ( ( status_buffer_9 ) != 5'b100xx ) || ( status_buffer_9 ) != 6'bx00xxx ) ) |-> rst_17 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_4 ) \n   7'b1xx00xx : begin\n     cfg_10 = hw_19;\n   end\n   6'b0xxx00 : begin\n     data_12 = err_7;\n   end\n   6'b1x1xx0 : begin\n     hw_16 = fsm_3;\n   end\n   7'h43 : begin\n     rst_1 = chip_9;\n   end\n   default : begin \n     sig_6 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( data_in_4 ) == ( 7'b1xx00xx ) |-> cfg_10 == hw_19 ;endproperty \nproperty name: ( data_in_4 ) == ( 6'b0xxx00 ) |-> data_12 == err_7 ;endproperty \nproperty name: ( data_in_4 ) == ( 6'b1x1xx0 ) |-> hw_16 == fsm_3 ;endproperty \nproperty name: ( data_in_4 ) == ( 7'h43 ) |-> rst_1 == chip_9 ;endproperty \nproperty name; ( ( data_in_4 ) != 7'b1xx00xx ) || ( ( data_in_4 ) != 6'b0xxx00 ) || ( ( data_in_4 ) != 6'b1x1xx0 ) || ( data_in_4 ) != 7'h43 ) ) |-> sig_6 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_8 ) \n   7'b0xx0xx1 : begin\n     chip_4 = chip_16;\n   end\n   default : begin \n     chip_8 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_8 ) == ( 7'b0xx0xx1 ) |-> chip_4 == chip_16 ;endproperty \nproperty name; ( ready_signal_8 ) != 7'b0xx0xx1 ) ) |-> chip_8 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   4'bxx01 : begin\n     reg_13 = hw_8;\n   end\n   5'b11xx1 : begin\n     core_8 = chip_11;\n   end\n   default : begin \n     err_3 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_14 ) == ( 4'bxx01 ) |-> reg_13 == hw_8 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 5'b11xx1 ) |-> core_8 == chip_11 ;endproperty \nproperty name; ( ( data_buffer_14 ) != 4'bxx01 ) || ( data_buffer_14 ) != 5'b11xx1 ) ) |-> err_3 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_20 ) \n   7'b0x0010x : begin\n     fsm_15 = tx_18;\n   end\n   default : begin \n     sig_19 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_20 ) == ( 7'b0x0010x ) |-> fsm_15 == tx_18 ;endproperty \nproperty name; ( flag_register_20 ) != 7'b0x0010x ) ) |-> sig_19 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_1 ) \n   7'b1100111 : begin\n     rst_18 = rx_19;\n   end\n   default : begin \n     tx_16 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( output_data_1 ) == ( 7'b1100111 ) |-> rst_18 == rx_19 ;endproperty \nproperty name; ( output_data_1 ) != 7'b1100111 ) ) |-> tx_16 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_8 ) \n   6'b0101x1 : begin\n     tx_1 = core_10;\n   end\n   6'b000x1x : begin\n     chip_3 = hw_6;\n   end\n   7'b0101xxx : begin\n     reg_8 = auth_15;\n   end\n   default : begin \n     tx_8 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_8 ) == ( 6'b0101x1 ) |-> tx_1 == core_10 ;endproperty \nproperty name: ( flag_register_8 ) == ( 6'b000x1x ) |-> chip_3 == hw_6 ;endproperty \nproperty name: ( flag_register_8 ) == ( 7'b0101xxx ) |-> reg_8 == auth_15 ;endproperty \nproperty name; ( ( flag_register_8 ) != 6'b0101x1 ) || ( ( flag_register_8 ) != 6'b000x1x ) || ( flag_register_8 ) != 7'b0101xxx ) ) |-> tx_8 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   7'bxx1x0xx : begin\n     chip_9 = rst_3;\n   end\n   7'h1d : begin\n     fsm_11 = rst_13;\n   end\n   5'b0x00x : begin\n     fsm_8 = core_5;\n   end\n   7'bxxxx010 : begin\n     auth_7 = chip_13;\n   end\n   7'bx01x10x : begin\n     sig_3 = data_18;\n   end\n   default : begin \n     rst_18 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_3 ) == ( 7'bxx1x0xx ) |-> chip_9 == rst_3 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 7'h1d ) |-> fsm_11 == rst_13 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 5'b0x00x ) |-> fsm_8 == core_5 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 7'bxxxx010 ) |-> auth_7 == chip_13 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 7'bx01x10x ) |-> sig_3 == data_18 ;endproperty \nproperty name; ( ( output_status_register_3 ) != 7'bxx1x0xx ) || ( ( output_status_register_3 ) != 7'h1d ) || ( ( output_status_register_3 ) != 5'b0x00x ) || ( ( output_status_register_3 ) != 7'bxxxx010 ) || ( output_status_register_3 ) != 7'bx01x10x ) ) |-> rst_18 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_18 ) \n   6'h12 : begin\n     fsm_4 = rst_18;\n   end\n   7'bxx0x0xx : begin\n     auth_16 = rst_17;\n   end\n   default : begin \n     clk_7 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_18 ) == ( 6'h12 ) |-> fsm_4 == rst_18 ;endproperty \nproperty name: ( operation_code_18 ) == ( 7'bxx0x0xx ) |-> auth_16 == rst_17 ;endproperty \nproperty name; ( ( operation_code_18 ) != 6'h12 ) || ( operation_code_18 ) != 7'bxx0x0xx ) ) |-> clk_7 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_5 ) \n   6'bxx0001 : begin\n     clk_1 = core_13;\n   end\n   2'h1 : begin\n     rst_20 = sig_13;\n   end\n   7'b00100x0 : begin\n     clk_7 = err_3;\n   end\n   default : begin \n     rst_17 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_5 ) == ( 6'bxx0001 ) |-> clk_1 == core_13 ;endproperty \nproperty name: ( data_status_register_status_5 ) == ( 2'h1 ) |-> rst_20 == sig_13 ;endproperty \nproperty name: ( data_status_register_status_5 ) == ( 7'b00100x0 ) |-> clk_7 == err_3 ;endproperty \nproperty name; ( ( data_status_register_status_5 ) != 6'bxx0001 ) || ( ( data_status_register_status_5 ) != 2'h1 ) || ( data_status_register_status_5 ) != 7'b00100x0 ) ) |-> rst_17 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_13 ) \n   7'b010010x : begin\n     hw_19 = auth_4;\n   end\n   7'b100xx0x : begin\n     clk_5 = clk_9;\n   end\n   default : begin \n     data_6 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( data_out_13 ) == ( 7'b010010x ) |-> hw_19 == auth_4 ;endproperty \nproperty name: ( data_out_13 ) == ( 7'b100xx0x ) |-> clk_5 == clk_9 ;endproperty \nproperty name; ( ( data_out_13 ) != 7'b010010x ) || ( data_out_13 ) != 7'b100xx0x ) ) |-> data_6 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_2 ) \n   6'bx0xxxx : begin\n     rx_4 = hw_4;\n   end\n   6'b1x1x10 : begin\n     chip_11 = data_8;\n   end\n   default : begin \n     core_11 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_2 ) == ( 6'bx0xxxx ) |-> rx_4 == hw_4 ;endproperty \nproperty name: ( status_flag_2 ) == ( 6'b1x1x10 ) |-> chip_11 == data_8 ;endproperty \nproperty name; ( ( status_flag_2 ) != 6'bx0xxxx ) || ( status_flag_2 ) != 6'b1x1x10 ) ) |-> core_11 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_7 ) \n   7'b1001x00 : begin\n     cfg_6 = fsm_4;\n   end\n   4'h2 : begin\n     clk_6 = fsm_8;\n   end\n   default : begin \n     reg_11 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_7 ) == ( 7'b1001x00 ) |-> cfg_6 == fsm_4 ;endproperty \nproperty name: ( data_status_register_7 ) == ( 4'h2 ) |-> clk_6 == fsm_8 ;endproperty \nproperty name; ( ( data_status_register_7 ) != 7'b1001x00 ) || ( data_status_register_7 ) != 4'h2 ) ) |-> reg_11 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_15 ) \n   6'h37 : begin\n     data_3 = tx_8;\n   end\n   7'bx0111x1 : begin\n     data_1 = reg_9;\n   end\n   5'bxxxx1 : begin\n     chip_8 = rx_17;\n   end\n   7'b1010010 : begin\n     chip_5 = clk_4;\n   end\n   default : begin \n     sig_3 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_15 ) == ( 6'h37 ) |-> data_3 == tx_8 ;endproperty \nproperty name: ( status_flag_15 ) == ( 7'bx0111x1 ) |-> data_1 == reg_9 ;endproperty \nproperty name: ( status_flag_15 ) == ( 5'bxxxx1 ) |-> chip_8 == rx_17 ;endproperty \nproperty name: ( status_flag_15 ) == ( 7'b1010010 ) |-> chip_5 == clk_4 ;endproperty \nproperty name; ( ( status_flag_15 ) != 6'h37 ) || ( ( status_flag_15 ) != 7'bx0111x1 ) || ( ( status_flag_15 ) != 5'bxxxx1 ) || ( status_flag_15 ) != 7'b1010010 ) ) |-> sig_3 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_17 ) \n   7'bx0x1xx1 : begin\n     reg_18 = err_5;\n   end\n   default : begin \n     cfg_11 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( output_data_17 ) == ( 7'bx0x1xx1 ) |-> reg_18 == err_5 ;endproperty \nproperty name; ( output_data_17 ) != 7'bx0x1xx1 ) ) |-> cfg_11 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   7'bxxxx100 : begin\n     fsm_16 = data_16;\n   end\n   5'b101x0 : begin\n     clk_12 = chip_15;\n   end\n   4'b11x1 : begin\n     rst_5 = cfg_2;\n   end\n   default : begin \n     core_20 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_20 ) == ( 7'bxxxx100 ) |-> fsm_16 == data_16 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 5'b101x0 ) |-> clk_12 == chip_15 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 4'b11x1 ) |-> rst_5 == cfg_2 ;endproperty \nproperty name; ( ( interrupt_request_20 ) != 7'bxxxx100 ) || ( ( interrupt_request_20 ) != 5'b101x0 ) || ( interrupt_request_20 ) != 4'b11x1 ) ) |-> core_20 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_5 ) \n   7'b110011x : begin\n     reg_7 = rx_19;\n   end\n   default : begin \n     err_8 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( status_output_5 ) == ( 7'b110011x ) |-> reg_7 == rx_19 ;endproperty \nproperty name; ( status_output_5 ) != 7'b110011x ) ) |-> err_8 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   5'b00111 : begin\n     err_14 = cfg_18;\n   end\n   default : begin \n     chip_16 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_20 ) == ( 5'b00111 ) |-> err_14 == cfg_18 ;endproperty \nproperty name; ( data_status_register_status_20 ) != 5'b00111 ) ) |-> chip_16 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_2 ) \n   6'b1xx001 : begin\n     cfg_12 = rst_6;\n   end\n   6'b0x0xx0 : begin\n     clk_19 = chip_17;\n   end\n   default : begin \n     auth_15 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( read_data_2 ) == ( 6'b1xx001 ) |-> cfg_12 == rst_6 ;endproperty \nproperty name: ( read_data_2 ) == ( 6'b0x0xx0 ) |-> clk_19 == chip_17 ;endproperty \nproperty name; ( ( read_data_2 ) != 6'b1xx001 ) || ( read_data_2 ) != 6'b0x0xx0 ) ) |-> auth_15 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_3 ) \n   5'b10x10 : begin\n     rx_13 = rx_8;\n   end\n   6'b111010 : begin\n     rx_10 = data_7;\n   end\n   default : begin \n     clk_10 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_3 ) == ( 5'b10x10 ) |-> rx_13 == rx_8 ;endproperty \nproperty name: ( input_ready_3 ) == ( 6'b111010 ) |-> rx_10 == data_7 ;endproperty \nproperty name; ( ( input_ready_3 ) != 5'b10x10 ) || ( input_ready_3 ) != 6'b111010 ) ) |-> clk_10 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_16 ) \n   5'b0x0xx : begin\n     chip_13 = rst_18;\n   end\n   7'bxxxxxx1 : begin\n     chip_1 = auth_5;\n   end\n   7'h1a : begin\n     cfg_17 = tx_10;\n   end\n   7'h2b : begin\n     tx_1 = tx_11;\n   end\n   5'ha : begin\n     auth_11 = sig_1;\n   end\n   default : begin \n     hw_10 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_16 ) == ( 5'b0x0xx ) |-> chip_13 == rst_18 ;endproperty \nproperty name: ( status_register_status_16 ) == ( 7'bxxxxxx1 ) |-> chip_1 == auth_5 ;endproperty \nproperty name: ( status_register_status_16 ) == ( 7'h1a ) |-> cfg_17 == tx_10 ;endproperty \nproperty name: ( status_register_status_16 ) == ( 7'h2b ) |-> tx_1 == tx_11 ;endproperty \nproperty name: ( status_register_status_16 ) == ( 5'ha ) |-> auth_11 == sig_1 ;endproperty \nproperty name; ( ( status_register_status_16 ) != 5'b0x0xx ) || ( ( status_register_status_16 ) != 7'bxxxxxx1 ) || ( ( status_register_status_16 ) != 7'h1a ) || ( ( status_register_status_16 ) != 7'h2b ) || ( status_register_status_16 ) != 5'ha ) ) |-> hw_10 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_3 ) \n   6'h14 : begin\n     rst_18 = sig_14;\n   end\n   7'bx011100 : begin\n     tx_13 = auth_19;\n   end\n   fsm_5 : begin\n     chip_8 = rst_7;\n   end\n   4'b00xx : begin\n     auth_2 = auth_15;\n   end\n   default : begin \n     chip_10 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_3 ) == ( 6'h14 ) |-> rst_18 == sig_14 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'bx011100 ) |-> tx_13 == auth_19 ;endproperty \nproperty name: ( data_register_3 ) == ( fsm_5 ) |-> chip_8 == rst_7 ;endproperty \nproperty name: ( data_register_3 ) == ( 4'b00xx ) |-> auth_2 == auth_15 ;endproperty \nproperty name; ( ( data_register_3 ) != 6'h14 ) || ( ( data_register_3 ) != 7'bx011100 ) || ( ( data_register_3 ) != fsm_5 ) || ( data_register_3 ) != 4'b00xx ) ) |-> chip_10 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_3 ) \n   6'b000001 : begin\n     auth_9 = hw_19;\n   end\n   7'h76 : begin\n     clk_20 = sig_3;\n   end\n   7'b0101110 : begin\n     rx_10 = err_15;\n   end\n   7'b1xxx1xx : begin\n     core_9 = clk_12;\n   end\n   5'h1e : begin\n     hw_8 = rx_10;\n   end\n   default : begin \n     tx_14 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( status_output_3 ) == ( 6'b000001 ) |-> auth_9 == hw_19 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'h76 ) |-> clk_20 == sig_3 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'b0101110 ) |-> rx_10 == err_15 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'b1xxx1xx ) |-> core_9 == clk_12 ;endproperty \nproperty name: ( status_output_3 ) == ( 5'h1e ) |-> hw_8 == rx_10 ;endproperty \nproperty name; ( ( status_output_3 ) != 6'b000001 ) || ( ( status_output_3 ) != 7'h76 ) || ( ( status_output_3 ) != 7'b0101110 ) || ( ( status_output_3 ) != 7'b1xxx1xx ) || ( status_output_3 ) != 5'h1e ) ) |-> tx_14 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_7 ) \n   7'h70 : begin\n     sig_6 = data_10;\n   end\n   default : begin \n     sig_15 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( error_status_7 ) == ( 7'h70 ) |-> sig_6 == data_10 ;endproperty \nproperty name; ( error_status_7 ) != 7'h70 ) ) |-> sig_15 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_2 ) \n   6'bx11001 : begin\n     clk_1 = err_1;\n   end\n   default : begin \n     hw_16 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( control_input_2 ) == ( 6'bx11001 ) |-> clk_1 == err_1 ;endproperty \nproperty name; ( control_input_2 ) != 6'bx11001 ) ) |-> hw_16 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_10 ) \n   6'b010x1x : begin\n     chip_11 = tx_11;\n   end\n   5'b00011 : begin\n     chip_9 = hw_3;\n   end\n   6'b00xxxx : begin\n     err_2 = data_8;\n   end\n   7'bx0x01x0 : begin\n     rst_5 = data_10;\n   end\n   6'bx10111 : begin\n     cfg_14 = rst_4;\n   end\n   default : begin \n     auth_7 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( start_address_10 ) == ( 6'b010x1x ) |-> chip_11 == tx_11 ;endproperty \nproperty name: ( start_address_10 ) == ( 5'b00011 ) |-> chip_9 == hw_3 ;endproperty \nproperty name: ( start_address_10 ) == ( 6'b00xxxx ) |-> err_2 == data_8 ;endproperty \nproperty name: ( start_address_10 ) == ( 7'bx0x01x0 ) |-> rst_5 == data_10 ;endproperty \nproperty name: ( start_address_10 ) == ( 6'bx10111 ) |-> cfg_14 == rst_4 ;endproperty \nproperty name; ( ( start_address_10 ) != 6'b010x1x ) || ( ( start_address_10 ) != 5'b00011 ) || ( ( start_address_10 ) != 6'b00xxxx ) || ( ( start_address_10 ) != 7'bx0x01x0 ) || ( start_address_10 ) != 6'bx10111 ) ) |-> auth_7 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   7'bx011111 : begin\n     auth_14 = hw_3;\n   end\n   7'b01x0010 : begin\n     err_11 = clk_9;\n   end\n   7'h36 : begin\n     clk_11 = rst_5;\n   end\n   2'h1 : begin\n     clk_3 = cfg_4;\n   end\n   tx_11 : begin\n     tx_2 = chip_11;\n   end\n   default : begin \n     rx_19 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_7 ) == ( 7'bx011111 ) |-> auth_14 == hw_3 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 7'b01x0010 ) |-> err_11 == clk_9 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 7'h36 ) |-> clk_11 == rst_5 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 2'h1 ) |-> clk_3 == cfg_4 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( tx_11 ) |-> tx_2 == chip_11 ;endproperty \nproperty name; ( ( data_status_register_status_7 ) != 7'bx011111 ) || ( ( data_status_register_status_7 ) != 7'b01x0010 ) || ( ( data_status_register_status_7 ) != 7'h36 ) || ( ( data_status_register_status_7 ) != 2'h1 ) || ( data_status_register_status_7 ) != tx_11 ) ) |-> rx_19 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_9 ) \n   7'h38 : begin\n     chip_1 = data_1;\n   end\n   default : begin \n     auth_2 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_9 ) == ( 7'h38 ) |-> chip_1 == data_1 ;endproperty \nproperty name; ( input_buffer_status_9 ) != 7'h38 ) ) |-> auth_2 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_13 ) \n   5'b0x011 : begin\n     clk_3 = chip_18;\n   end\n   default : begin \n     fsm_2 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( command_word_13 ) == ( 5'b0x011 ) |-> clk_3 == chip_18 ;endproperty \nproperty name; ( command_word_13 ) != 5'b0x011 ) ) |-> fsm_2 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_6 ) \n   7'b1111101 : begin\n     fsm_9 = chip_12;\n   end\n   7'bx00110x : begin\n     clk_5 = err_2;\n   end\n   7'b0000x01 : begin\n     fsm_1 = hw_15;\n   end\n   7'b01x000x : begin\n     tx_7 = sig_16;\n   end\n   7'b101xxx0 : begin\n     clk_1 = clk_1;\n   end\n   default : begin \n     rst_2 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( error_status_6 ) == ( 7'b1111101 ) |-> fsm_9 == chip_12 ;endproperty \nproperty name: ( error_status_6 ) == ( 7'bx00110x ) |-> clk_5 == err_2 ;endproperty \nproperty name: ( error_status_6 ) == ( 7'b0000x01 ) |-> fsm_1 == hw_15 ;endproperty \nproperty name: ( error_status_6 ) == ( 7'b01x000x ) |-> tx_7 == sig_16 ;endproperty \nproperty name: ( error_status_6 ) == ( 7'b101xxx0 ) |-> clk_1 == clk_1 ;endproperty \nproperty name; ( ( error_status_6 ) != 7'b1111101 ) || ( ( error_status_6 ) != 7'bx00110x ) || ( ( error_status_6 ) != 7'b0000x01 ) || ( ( error_status_6 ) != 7'b01x000x ) || ( error_status_6 ) != 7'b101xxx0 ) ) |-> rst_2 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   6'h34 : begin\n     auth_6 = rx_17;\n   end\n   6'h20 : begin\n     chip_4 = cfg_1;\n   end\n   default : begin \n     fsm_20 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_9 ) == ( 6'h34 ) |-> auth_6 == rx_17 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 6'h20 ) |-> chip_4 == cfg_1 ;endproperty \nproperty name; ( ( flag_control_status_9 ) != 6'h34 ) || ( flag_control_status_9 ) != 6'h20 ) ) |-> fsm_20 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_9 ) \n   fsm_14 : begin\n     fsm_4 = sig_3;\n   end\n   6'b1x0xx0 : begin\n     auth_20 = data_6;\n   end\n   7'h39 : begin\n     clk_10 = core_13;\n   end\n   6'b000x01 : begin\n     clk_6 = err_11;\n   end\n   default : begin \n     auth_10 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( data_control_9 ) == ( fsm_14 ) |-> fsm_4 == sig_3 ;endproperty \nproperty name: ( data_control_9 ) == ( 6'b1x0xx0 ) |-> auth_20 == data_6 ;endproperty \nproperty name: ( data_control_9 ) == ( 7'h39 ) |-> clk_10 == core_13 ;endproperty \nproperty name: ( data_control_9 ) == ( 6'b000x01 ) |-> clk_6 == err_11 ;endproperty \nproperty name; ( ( data_control_9 ) != fsm_14 ) || ( ( data_control_9 ) != 6'b1x0xx0 ) || ( ( data_control_9 ) != 7'h39 ) || ( data_control_9 ) != 6'b000x01 ) ) |-> auth_10 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_15 ) \n   7'h6c : begin\n     clk_2 = err_17;\n   end\n   7'bxx1111x : begin\n     auth_1 = data_7;\n   end\n   7'b0010100 : begin\n     cfg_1 = clk_9;\n   end\n   3'bx1x : begin\n     core_18 = data_16;\n   end\n   err_8 : begin\n     fsm_2 = data_14;\n   end\n   default : begin \n     cfg_11 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_15 ) == ( 7'h6c ) |-> clk_2 == err_17 ;endproperty \nproperty name: ( transfer_complete_15 ) == ( 7'bxx1111x ) |-> auth_1 == data_7 ;endproperty \nproperty name: ( transfer_complete_15 ) == ( 7'b0010100 ) |-> cfg_1 == clk_9 ;endproperty \nproperty name: ( transfer_complete_15 ) == ( 3'bx1x ) |-> core_18 == data_16 ;endproperty \nproperty name: ( transfer_complete_15 ) == ( err_8 ) |-> fsm_2 == data_14 ;endproperty \nproperty name; ( ( transfer_complete_15 ) != 7'h6c ) || ( ( transfer_complete_15 ) != 7'bxx1111x ) || ( ( transfer_complete_15 ) != 7'b0010100 ) || ( ( transfer_complete_15 ) != 3'bx1x ) || ( transfer_complete_15 ) != err_8 ) ) |-> cfg_11 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_16 ) \n   7'b0xxxxx0 : begin\n     fsm_9 = auth_18;\n   end\n   default : begin \n     auth_12 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_16 ) == ( 7'b0xxxxx0 ) |-> fsm_9 == auth_18 ;endproperty \nproperty name; ( control_signal_16 ) != 7'b0xxxxx0 ) ) |-> auth_12 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_19 ) \n   5'b00xx0 : begin\n     cfg_3 = sig_1;\n   end\n   7'b011x00x : begin\n     hw_2 = data_17;\n   end\n   6'b11x101 : begin\n     core_6 = sig_5;\n   end\n   6'h1b : begin\n     fsm_11 = core_3;\n   end\n   default : begin \n     clk_14 = auth_11;\n   end\nendcase",
        "Assertion": "property name: ( control_output_19 ) == ( 5'b00xx0 ) |-> cfg_3 == sig_1 ;endproperty \nproperty name: ( control_output_19 ) == ( 7'b011x00x ) |-> hw_2 == data_17 ;endproperty \nproperty name: ( control_output_19 ) == ( 6'b11x101 ) |-> core_6 == sig_5 ;endproperty \nproperty name: ( control_output_19 ) == ( 6'h1b ) |-> fsm_11 == core_3 ;endproperty \nproperty name; ( ( control_output_19 ) != 5'b00xx0 ) || ( ( control_output_19 ) != 7'b011x00x ) || ( ( control_output_19 ) != 6'b11x101 ) || ( control_output_19 ) != 6'h1b ) ) |-> clk_14 == auth_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_3 ) \n   6'bx01xxx : begin\n     auth_13 = err_5;\n   end\n   7'b11x1x00 : begin\n     sig_1 = err_11;\n   end\n   default : begin \n     err_10 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_3 ) == ( 6'bx01xxx ) |-> auth_13 == err_5 ;endproperty \nproperty name: ( interrupt_control_3 ) == ( 7'b11x1x00 ) |-> sig_1 == err_11 ;endproperty \nproperty name; ( ( interrupt_control_3 ) != 6'bx01xxx ) || ( interrupt_control_3 ) != 7'b11x1x00 ) ) |-> err_10 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_1 ) \n   6'b0xxx00 : begin\n     data_10 = core_15;\n   end\n   default : begin \n     auth_16 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_1 ) == ( 6'b0xxx00 ) |-> data_10 == core_15 ;endproperty \nproperty name; ( acknowledge_signal_1 ) != 6'b0xxx00 ) ) |-> auth_16 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_16 ) \n   data_6 : begin\n     hw_8 = sig_16;\n   end\n   7'h22 : begin\n     hw_13 = core_15;\n   end\n   7'h27 : begin\n     sig_16 = rx_18;\n   end\n   7'b0xxxx11 : begin\n     data_1 = err_1;\n   end\n   7'h2c : begin\n     sig_6 = rst_6;\n   end\n   default : begin \n     err_2 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_data_16 ) == ( data_6 ) |-> hw_8 == sig_16 ;endproperty \nproperty name: ( control_data_16 ) == ( 7'h22 ) |-> hw_13 == core_15 ;endproperty \nproperty name: ( control_data_16 ) == ( 7'h27 ) |-> sig_16 == rx_18 ;endproperty \nproperty name: ( control_data_16 ) == ( 7'b0xxxx11 ) |-> data_1 == err_1 ;endproperty \nproperty name: ( control_data_16 ) == ( 7'h2c ) |-> sig_6 == rst_6 ;endproperty \nproperty name; ( ( control_data_16 ) != data_6 ) || ( ( control_data_16 ) != 7'h22 ) || ( ( control_data_16 ) != 7'h27 ) || ( ( control_data_16 ) != 7'b0xxxx11 ) || ( control_data_16 ) != 7'h2c ) ) |-> err_2 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_12 ) \n   6'b1x1xx0 : begin\n     err_4 = hw_2;\n   end\n   default : begin \n     sig_1 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( input_register_12 ) == ( 6'b1x1xx0 ) |-> err_4 == hw_2 ;endproperty \nproperty name; ( input_register_12 ) != 6'b1x1xx0 ) ) |-> sig_1 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_10 ) \n   7'b0011xxx : begin\n     rst_3 = sig_12;\n   end\n   7'h11 : begin\n     data_11 = sig_6;\n   end\n   5'h5 : begin\n     chip_11 = sig_11;\n   end\n   data_12 : begin\n     tx_20 = rst_20;\n   end\n   default : begin \n     rst_13 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_10 ) == ( 7'b0011xxx ) |-> rst_3 == sig_12 ;endproperty \nproperty name: ( control_flag_register_10 ) == ( 7'h11 ) |-> data_11 == sig_6 ;endproperty \nproperty name: ( control_flag_register_10 ) == ( 5'h5 ) |-> chip_11 == sig_11 ;endproperty \nproperty name: ( control_flag_register_10 ) == ( data_12 ) |-> tx_20 == rst_20 ;endproperty \nproperty name; ( ( control_flag_register_10 ) != 7'b0011xxx ) || ( ( control_flag_register_10 ) != 7'h11 ) || ( ( control_flag_register_10 ) != 5'h5 ) || ( control_flag_register_10 ) != data_12 ) ) |-> rst_13 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_6 ) \n   5'bx01x0 : begin\n     reg_4 = auth_10;\n   end\n   default : begin \n     rx_4 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( data_in_6 ) == ( 5'bx01x0 ) |-> reg_4 == auth_10 ;endproperty \nproperty name; ( data_in_6 ) != 5'bx01x0 ) ) |-> rx_4 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_10 ) \n   7'b100xx0x : begin\n     auth_7 = rx_14;\n   end\n   7'b0x0xxxx : begin\n     reg_14 = err_9;\n   end\n   6'bxxxx1x : begin\n     clk_3 = rst_18;\n   end\n   default : begin \n     rx_20 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_10 ) == ( 7'b100xx0x ) |-> auth_7 == rx_14 ;endproperty \nproperty name: ( status_register_10 ) == ( 7'b0x0xxxx ) |-> reg_14 == err_9 ;endproperty \nproperty name: ( status_register_10 ) == ( 6'bxxxx1x ) |-> clk_3 == rst_18 ;endproperty \nproperty name; ( ( status_register_10 ) != 7'b100xx0x ) || ( ( status_register_10 ) != 7'b0x0xxxx ) || ( status_register_10 ) != 6'bxxxx1x ) ) |-> rx_20 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_2 ) \n   6'b00xxxx : begin\n     chip_19 = clk_13;\n   end\n   7'b0111x00 : begin\n     auth_16 = reg_7;\n   end\n   7'b00101x0 : begin\n     hw_17 = chip_7;\n   end\n   6'hxx : begin\n     tx_10 = hw_18;\n   end\n   default : begin \n     auth_1 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_2 ) == ( 6'b00xxxx ) |-> chip_19 == clk_13 ;endproperty \nproperty name: ( control_buffer_2 ) == ( 7'b0111x00 ) |-> auth_16 == reg_7 ;endproperty \nproperty name: ( control_buffer_2 ) == ( 7'b00101x0 ) |-> hw_17 == chip_7 ;endproperty \nproperty name: ( control_buffer_2 ) == ( 6'hxx ) |-> tx_10 == hw_18 ;endproperty \nproperty name; ( ( control_buffer_2 ) != 6'b00xxxx ) || ( ( control_buffer_2 ) != 7'b0111x00 ) || ( ( control_buffer_2 ) != 7'b00101x0 ) || ( control_buffer_2 ) != 6'hxx ) ) |-> auth_1 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   7'b1x1000x : begin\n     chip_16 = fsm_20;\n   end\n   5'b11x11 : begin\n     fsm_18 = rx_9;\n   end\n   3'b1xx : begin\n     cfg_7 = clk_10;\n   end\n   clk_10 : begin\n     cfg_16 = data_17;\n   end\n   7'b1x01100 : begin\n     hw_7 = rx_17;\n   end\n   default : begin \n     hw_5 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_2 ) == ( 7'b1x1000x ) |-> chip_16 == fsm_20 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 5'b11x11 ) |-> fsm_18 == rx_9 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 3'b1xx ) |-> cfg_7 == clk_10 ;endproperty \nproperty name: ( data_control_status_2 ) == ( clk_10 ) |-> cfg_16 == data_17 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 7'b1x01100 ) |-> hw_7 == rx_17 ;endproperty \nproperty name; ( ( data_control_status_2 ) != 7'b1x1000x ) || ( ( data_control_status_2 ) != 5'b11x11 ) || ( ( data_control_status_2 ) != 3'b1xx ) || ( ( data_control_status_2 ) != clk_10 ) || ( data_control_status_2 ) != 7'b1x01100 ) ) |-> hw_5 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_14 ) \n   5'b01xxx : begin\n     err_11 = rx_7;\n   end\n   6'b1xx1xx : begin\n     chip_1 = reg_11;\n   end\n   6'h31 : begin\n     core_8 = data_1;\n   end\n   default : begin \n     reg_15 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_14 ) == ( 5'b01xxx ) |-> err_11 == rx_7 ;endproperty \nproperty name: ( transfer_complete_14 ) == ( 6'b1xx1xx ) |-> chip_1 == reg_11 ;endproperty \nproperty name: ( transfer_complete_14 ) == ( 6'h31 ) |-> core_8 == data_1 ;endproperty \nproperty name; ( ( transfer_complete_14 ) != 5'b01xxx ) || ( ( transfer_complete_14 ) != 6'b1xx1xx ) || ( transfer_complete_14 ) != 6'h31 ) ) |-> reg_15 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_18 ) \n   7'bxx1xxxx : begin\n     fsm_6 = fsm_6;\n   end\n   6'b0x1xxx : begin\n     err_1 = rx_3;\n   end\n   3'b10x : begin\n     fsm_18 = clk_18;\n   end\n   7'b1101xxx : begin\n     tx_10 = fsm_13;\n   end\n   default : begin \n     cfg_3 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_18 ) == ( 7'bxx1xxxx ) |-> fsm_6 == fsm_6 ;endproperty \nproperty name: ( error_flag_18 ) == ( 6'b0x1xxx ) |-> err_1 == rx_3 ;endproperty \nproperty name: ( error_flag_18 ) == ( 3'b10x ) |-> fsm_18 == clk_18 ;endproperty \nproperty name: ( error_flag_18 ) == ( 7'b1101xxx ) |-> tx_10 == fsm_13 ;endproperty \nproperty name; ( ( error_flag_18 ) != 7'bxx1xxxx ) || ( ( error_flag_18 ) != 6'b0x1xxx ) || ( ( error_flag_18 ) != 3'b10x ) || ( error_flag_18 ) != 7'b1101xxx ) ) |-> cfg_3 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_4 ) \n   5'h1b : begin\n     clk_14 = chip_19;\n   end\n   7'b100x101 : begin\n     tx_6 = sig_13;\n   end\n   default : begin \n     err_17 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_4 ) == ( 5'h1b ) |-> clk_14 == chip_19 ;endproperty \nproperty name: ( input_status_register_4 ) == ( 7'b100x101 ) |-> tx_6 == sig_13 ;endproperty \nproperty name; ( ( input_status_register_4 ) != 5'h1b ) || ( input_status_register_4 ) != 7'b100x101 ) ) |-> err_17 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_3 ) \n   6'bxx0101 : begin\n     cfg_13 = tx_15;\n   end\n   5'bx0111 : begin\n     core_12 = err_15;\n   end\n   default : begin \n     auth_14 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_3 ) == ( 6'bxx0101 ) |-> cfg_13 == tx_15 ;endproperty \nproperty name: ( operation_status_3 ) == ( 5'bx0111 ) |-> core_12 == err_15 ;endproperty \nproperty name; ( ( operation_status_3 ) != 6'bxx0101 ) || ( operation_status_3 ) != 5'bx0111 ) ) |-> auth_14 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_2 ) \n   6'b1x1x10 : begin\n     err_3 = auth_20;\n   end\n   default : begin \n     chip_9 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_2 ) == ( 6'b1x1x10 ) |-> err_3 == auth_20 ;endproperty \nproperty name; ( status_register_buffer_2 ) != 6'b1x1x10 ) ) |-> chip_9 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_15 ) \n   7'b01x0010 : begin\n     reg_12 = fsm_14;\n   end\n   6'bx10111 : begin\n     cfg_7 = clk_20;\n   end\n   7'b1101110 : begin\n     data_4 = auth_17;\n   end\n   7'b00x01x1 : begin\n     rx_4 = data_11;\n   end\n   default : begin \n     hw_13 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( address_register_15 ) == ( 7'b01x0010 ) |-> reg_12 == fsm_14 ;endproperty \nproperty name: ( address_register_15 ) == ( 6'bx10111 ) |-> cfg_7 == clk_20 ;endproperty \nproperty name: ( address_register_15 ) == ( 7'b1101110 ) |-> data_4 == auth_17 ;endproperty \nproperty name: ( address_register_15 ) == ( 7'b00x01x1 ) |-> rx_4 == data_11 ;endproperty \nproperty name; ( ( address_register_15 ) != 7'b01x0010 ) || ( ( address_register_15 ) != 6'bx10111 ) || ( ( address_register_15 ) != 7'b1101110 ) || ( address_register_15 ) != 7'b00x01x1 ) ) |-> hw_13 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   3'b1xx : begin\n     rx_15 = rst_15;\n   end\n   7'bx1x0x00 : begin\n     reg_18 = fsm_6;\n   end\n   5'bxxxx1 : begin\n     rx_3 = hw_11;\n   end\n   default : begin \n     tx_10 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_7 ) == ( 3'b1xx ) |-> rx_15 == rst_15 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 7'bx1x0x00 ) |-> reg_18 == fsm_6 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 5'bxxxx1 ) |-> rx_3 == hw_11 ;endproperty \nproperty name; ( ( output_buffer_status_7 ) != 3'b1xx ) || ( ( output_buffer_status_7 ) != 7'bx1x0x00 ) || ( output_buffer_status_7 ) != 5'bxxxx1 ) ) |-> tx_10 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_16 ) \n   6'b1x0000 : begin\n     sig_2 = clk_9;\n   end\n   6'b11x001 : begin\n     core_19 = data_12;\n   end\n   7'b1x11001 : begin\n     reg_1 = err_13;\n   end\n   7'b0111x00 : begin\n     core_16 = data_6;\n   end\n   default : begin \n     auth_14 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( output_data_16 ) == ( 6'b1x0000 ) |-> sig_2 == clk_9 ;endproperty \nproperty name: ( output_data_16 ) == ( 6'b11x001 ) |-> core_19 == data_12 ;endproperty \nproperty name: ( output_data_16 ) == ( 7'b1x11001 ) |-> reg_1 == err_13 ;endproperty \nproperty name: ( output_data_16 ) == ( 7'b0111x00 ) |-> core_16 == data_6 ;endproperty \nproperty name; ( ( output_data_16 ) != 6'b1x0000 ) || ( ( output_data_16 ) != 6'b11x001 ) || ( ( output_data_16 ) != 7'b1x11001 ) || ( output_data_16 ) != 7'b0111x00 ) ) |-> auth_14 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_5 ) \n   5'b11111 : begin\n     rst_2 = cfg_2;\n   end\n   3'bx0x : begin\n     cfg_15 = tx_4;\n   end\n   6'b00x000 : begin\n     chip_14 = clk_2;\n   end\n   default : begin \n     core_18 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_5 ) == ( 5'b11111 ) |-> rst_2 == cfg_2 ;endproperty \nproperty name: ( output_buffer_status_5 ) == ( 3'bx0x ) |-> cfg_15 == tx_4 ;endproperty \nproperty name: ( output_buffer_status_5 ) == ( 6'b00x000 ) |-> chip_14 == clk_2 ;endproperty \nproperty name; ( ( output_buffer_status_5 ) != 5'b11111 ) || ( ( output_buffer_status_5 ) != 3'bx0x ) || ( output_buffer_status_5 ) != 6'b00x000 ) ) |-> core_18 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_9 ) \n   7'b0x01xxx : begin\n     clk_13 = sig_18;\n   end\n   7'h31 : begin\n     reg_15 = err_15;\n   end\n   7'b11xxx0x : begin\n     tx_8 = data_7;\n   end\n   6'bx110x0 : begin\n     tx_20 = clk_6;\n   end\n   5'b01001 : begin\n     err_18 = core_12;\n   end\n   default : begin \n     reg_12 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_9 ) == ( 7'b0x01xxx ) |-> clk_13 == sig_18 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 7'h31 ) |-> reg_15 == err_15 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 7'b11xxx0x ) |-> tx_8 == data_7 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 6'bx110x0 ) |-> tx_20 == clk_6 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 5'b01001 ) |-> err_18 == core_12 ;endproperty \nproperty name; ( ( acknowledge_9 ) != 7'b0x01xxx ) || ( ( acknowledge_9 ) != 7'h31 ) || ( ( acknowledge_9 ) != 7'b11xxx0x ) || ( ( acknowledge_9 ) != 6'bx110x0 ) || ( acknowledge_9 ) != 5'b01001 ) ) |-> reg_12 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_3 ) \n   7'h46 : begin\n     tx_8 = cfg_18;\n   end\n   6'b010110 : begin\n     auth_2 = core_3;\n   end\n   7'h20 : begin\n     fsm_12 = tx_13;\n   end\n   7'hf : begin\n     sig_1 = clk_16;\n   end\n   default : begin \n     clk_1 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_3 ) == ( 7'h46 ) |-> tx_8 == cfg_18 ;endproperty \nproperty name: ( interrupt_enable_3 ) == ( 6'b010110 ) |-> auth_2 == core_3 ;endproperty \nproperty name: ( interrupt_enable_3 ) == ( 7'h20 ) |-> fsm_12 == tx_13 ;endproperty \nproperty name: ( interrupt_enable_3 ) == ( 7'hf ) |-> sig_1 == clk_16 ;endproperty \nproperty name; ( ( interrupt_enable_3 ) != 7'h46 ) || ( ( interrupt_enable_3 ) != 6'b010110 ) || ( ( interrupt_enable_3 ) != 7'h20 ) || ( interrupt_enable_3 ) != 7'hf ) ) |-> clk_1 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'b11xx0x1 : begin\n     auth_2 = data_11;\n   end\n   7'bx11x1xx : begin\n     tx_13 = cfg_13;\n   end\n   7'b010000x : begin\n     sig_10 = hw_17;\n   end\n   default : begin \n     reg_11 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_11 ) == ( 7'b11xx0x1 ) |-> auth_2 == data_11 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 7'bx11x1xx ) |-> tx_13 == cfg_13 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 7'b010000x ) |-> sig_10 == hw_17 ;endproperty \nproperty name; ( ( control_register_status_11 ) != 7'b11xx0x1 ) || ( ( control_register_status_11 ) != 7'bx11x1xx ) || ( control_register_status_11 ) != 7'b010000x ) ) |-> reg_11 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_18 ) \n   6'bx10100 : begin\n     rst_20 = auth_17;\n   end\n   7'b100xx0x : begin\n     sig_3 = tx_18;\n   end\n   5'bx0000 : begin\n     err_9 = chip_5;\n   end\n   7'h4f : begin\n     hw_9 = hw_12;\n   end\n   7'b1100110 : begin\n     reg_7 = err_11;\n   end\n   default : begin \n     err_8 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_18 ) == ( 6'bx10100 ) |-> rst_20 == auth_17 ;endproperty \nproperty name: ( instruction_register_18 ) == ( 7'b100xx0x ) |-> sig_3 == tx_18 ;endproperty \nproperty name: ( instruction_register_18 ) == ( 5'bx0000 ) |-> err_9 == chip_5 ;endproperty \nproperty name: ( instruction_register_18 ) == ( 7'h4f ) |-> hw_9 == hw_12 ;endproperty \nproperty name: ( instruction_register_18 ) == ( 7'b1100110 ) |-> reg_7 == err_11 ;endproperty \nproperty name; ( ( instruction_register_18 ) != 6'bx10100 ) || ( ( instruction_register_18 ) != 7'b100xx0x ) || ( ( instruction_register_18 ) != 5'bx0000 ) || ( ( instruction_register_18 ) != 7'h4f ) || ( instruction_register_18 ) != 7'b1100110 ) ) |-> err_8 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_4 ) \n   6'bx00x0x : begin\n     core_12 = rx_11;\n   end\n   default : begin \n     reg_2 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( data_control_4 ) == ( 6'bx00x0x ) |-> core_12 == rx_11 ;endproperty \nproperty name; ( data_control_4 ) != 6'bx00x0x ) ) |-> reg_2 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_1 ) \n   7'b0x001x0 : begin\n     sig_10 = fsm_16;\n   end\n   7'b0011x00 : begin\n     tx_12 = fsm_19;\n   end\n   6'b0x11x0 : begin\n     fsm_6 = core_1;\n   end\n   7'bx00101x : begin\n     reg_12 = hw_17;\n   end\n   default : begin \n     tx_9 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_1 ) == ( 7'b0x001x0 ) |-> sig_10 == fsm_16 ;endproperty \nproperty name: ( control_flag_1 ) == ( 7'b0011x00 ) |-> tx_12 == fsm_19 ;endproperty \nproperty name: ( control_flag_1 ) == ( 6'b0x11x0 ) |-> fsm_6 == core_1 ;endproperty \nproperty name: ( control_flag_1 ) == ( 7'bx00101x ) |-> reg_12 == hw_17 ;endproperty \nproperty name; ( ( control_flag_1 ) != 7'b0x001x0 ) || ( ( control_flag_1 ) != 7'b0011x00 ) || ( ( control_flag_1 ) != 6'b0x11x0 ) || ( control_flag_1 ) != 7'bx00101x ) ) |-> tx_9 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_17 ) \n   7'b0x10x11 : begin\n     sig_11 = hw_8;\n   end\n   7'h7e : begin\n     hw_15 = hw_18;\n   end\n   7'bxx00xxx : begin\n     rst_5 = data_12;\n   end\n   default : begin \n     cfg_13 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_17 ) == ( 7'b0x10x11 ) |-> sig_11 == hw_8 ;endproperty \nproperty name: ( data_status_register_17 ) == ( 7'h7e ) |-> hw_15 == hw_18 ;endproperty \nproperty name: ( data_status_register_17 ) == ( 7'bxx00xxx ) |-> rst_5 == data_12 ;endproperty \nproperty name; ( ( data_status_register_17 ) != 7'b0x10x11 ) || ( ( data_status_register_17 ) != 7'h7e ) || ( data_status_register_17 ) != 7'bxx00xxx ) ) |-> cfg_13 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_8 ) \n   4'b00x0 : begin\n     fsm_17 = sig_13;\n   end\n   6'b1x1x10 : begin\n     fsm_2 = sig_2;\n   end\n   7'bxxx1x01 : begin\n     hw_13 = chip_16;\n   end\n   default : begin \n     sig_4 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( address_8 ) == ( 4'b00x0 ) |-> fsm_17 == sig_13 ;endproperty \nproperty name: ( address_8 ) == ( 6'b1x1x10 ) |-> fsm_2 == sig_2 ;endproperty \nproperty name: ( address_8 ) == ( 7'bxxx1x01 ) |-> hw_13 == chip_16 ;endproperty \nproperty name; ( ( address_8 ) != 4'b00x0 ) || ( ( address_8 ) != 6'b1x1x10 ) || ( address_8 ) != 7'bxxx1x01 ) ) |-> sig_4 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_19 ) \n   7'b1010010 : begin\n     auth_16 = cfg_5;\n   end\n   5'b0xx00 : begin\n     clk_15 = fsm_6;\n   end\n   4'h6 : begin\n     cfg_8 = rst_3;\n   end\n   7'b1110x0x : begin\n     err_9 = tx_17;\n   end\n   default : begin \n     cfg_17 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_19 ) == ( 7'b1010010 ) |-> auth_16 == cfg_5 ;endproperty \nproperty name: ( read_enable_19 ) == ( 5'b0xx00 ) |-> clk_15 == fsm_6 ;endproperty \nproperty name: ( read_enable_19 ) == ( 4'h6 ) |-> cfg_8 == rst_3 ;endproperty \nproperty name: ( read_enable_19 ) == ( 7'b1110x0x ) |-> err_9 == tx_17 ;endproperty \nproperty name; ( ( read_enable_19 ) != 7'b1010010 ) || ( ( read_enable_19 ) != 5'b0xx00 ) || ( ( read_enable_19 ) != 4'h6 ) || ( read_enable_19 ) != 7'b1110x0x ) ) |-> cfg_17 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_15 ) \n   3'b000 : begin\n     fsm_3 = rst_19;\n   end\n   data_15 : begin\n     chip_6 = fsm_9;\n   end\n   default : begin \n     hw_16 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_15 ) == ( 3'b000 ) |-> fsm_3 == rst_19 ;endproperty \nproperty name: ( acknowledge_signal_15 ) == ( data_15 ) |-> chip_6 == fsm_9 ;endproperty \nproperty name; ( ( acknowledge_signal_15 ) != 3'b000 ) || ( acknowledge_signal_15 ) != data_15 ) ) |-> hw_16 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_6 ) \n   7'h2b : begin\n     auth_17 = chip_15;\n   end\n   7'b1xxx10x : begin\n     auth_14 = tx_19;\n   end\n   default : begin \n     sig_13 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( output_data_6 ) == ( 7'h2b ) |-> auth_17 == chip_15 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'b1xxx10x ) |-> auth_14 == tx_19 ;endproperty \nproperty name; ( ( output_data_6 ) != 7'h2b ) || ( output_data_6 ) != 7'b1xxx10x ) ) |-> sig_13 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_4 ) \n   5'h9 : begin\n     tx_18 = rst_16;\n   end\n   7'bxx0x100 : begin\n     fsm_16 = tx_14;\n   end\n   7'bx011x00 : begin\n     hw_7 = core_12;\n   end\n   7'b0x10101 : begin\n     err_11 = rx_12;\n   end\n   default : begin \n     chip_2 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_4 ) == ( 5'h9 ) |-> tx_18 == rst_16 ;endproperty \nproperty name: ( data_buffer_status_4 ) == ( 7'bxx0x100 ) |-> fsm_16 == tx_14 ;endproperty \nproperty name: ( data_buffer_status_4 ) == ( 7'bx011x00 ) |-> hw_7 == core_12 ;endproperty \nproperty name: ( data_buffer_status_4 ) == ( 7'b0x10101 ) |-> err_11 == rx_12 ;endproperty \nproperty name; ( ( data_buffer_status_4 ) != 5'h9 ) || ( ( data_buffer_status_4 ) != 7'bxx0x100 ) || ( ( data_buffer_status_4 ) != 7'bx011x00 ) || ( data_buffer_status_4 ) != 7'b0x10101 ) ) |-> chip_2 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_10 ) \n   7'bxxxxxx0 : begin\n     rx_17 = fsm_9;\n   end\n   7'b010x1x1 : begin\n     reg_14 = cfg_17;\n   end\n   default : begin \n     rst_6 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_10 ) == ( 7'bxxxxxx0 ) |-> rx_17 == fsm_9 ;endproperty \nproperty name: ( interrupt_enable_10 ) == ( 7'b010x1x1 ) |-> reg_14 == cfg_17 ;endproperty \nproperty name; ( ( interrupt_enable_10 ) != 7'bxxxxxx0 ) || ( interrupt_enable_10 ) != 7'b010x1x1 ) ) |-> rst_6 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_2 ) \n   5'h7 : begin\n     chip_13 = fsm_11;\n   end\n   7'bx01x000 : begin\n     clk_7 = sig_5;\n   end\n   default : begin \n     data_14 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_2 ) == ( 5'h7 ) |-> chip_13 == fsm_11 ;endproperty \nproperty name: ( control_register_status_2 ) == ( 7'bx01x000 ) |-> clk_7 == sig_5 ;endproperty \nproperty name; ( ( control_register_status_2 ) != 5'h7 ) || ( control_register_status_2 ) != 7'bx01x000 ) ) |-> data_14 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_20 ) \n   6'b010001 : begin\n     clk_6 = tx_8;\n   end\n   7'bxx0xx1x : begin\n     data_7 = reg_5;\n   end\n   7'bxxx1x1x : begin\n     auth_8 = clk_13;\n   end\n   6'bxxx1xx : begin\n     data_5 = fsm_19;\n   end\n   7'bxx011x1 : begin\n     sig_2 = sig_4;\n   end\n   default : begin \n     hw_17 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_20 ) == ( 6'b010001 ) |-> clk_6 == tx_8 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'bxx0xx1x ) |-> data_7 == reg_5 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'bxxx1x1x ) |-> auth_8 == clk_13 ;endproperty \nproperty name: ( input_ready_20 ) == ( 6'bxxx1xx ) |-> data_5 == fsm_19 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'bxx011x1 ) |-> sig_2 == sig_4 ;endproperty \nproperty name; ( ( input_ready_20 ) != 6'b010001 ) || ( ( input_ready_20 ) != 7'bxx0xx1x ) || ( ( input_ready_20 ) != 7'bxxx1x1x ) || ( ( input_ready_20 ) != 6'bxxx1xx ) || ( input_ready_20 ) != 7'bxx011x1 ) ) |-> hw_17 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   7'b11011xx : begin\n     tx_14 = cfg_4;\n   end\n   4'b0x11 : begin\n     fsm_7 = fsm_2;\n   end\n   6'bxx1x10 : begin\n     auth_16 = auth_2;\n   end\n   default : begin \n     err_11 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_7 ) == ( 7'b11011xx ) |-> tx_14 == cfg_4 ;endproperty \nproperty name: ( ready_signal_7 ) == ( 4'b0x11 ) |-> fsm_7 == fsm_2 ;endproperty \nproperty name: ( ready_signal_7 ) == ( 6'bxx1x10 ) |-> auth_16 == auth_2 ;endproperty \nproperty name; ( ( ready_signal_7 ) != 7'b11011xx ) || ( ( ready_signal_7 ) != 4'b0x11 ) || ( ready_signal_7 ) != 6'bxx1x10 ) ) |-> err_11 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_8 ) \n   reg_18 : begin\n     cfg_20 = chip_8;\n   end\n   7'bx111111 : begin\n     reg_12 = sig_5;\n   end\n   7'b1x0x1x0 : begin\n     clk_2 = err_13;\n   end\n   5'b11001 : begin\n     err_9 = hw_13;\n   end\n   5'h8 : begin\n     auth_2 = reg_13;\n   end\n   default : begin \n     core_9 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_8 ) == ( reg_18 ) |-> cfg_20 == chip_8 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'bx111111 ) |-> reg_12 == sig_5 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'b1x0x1x0 ) |-> clk_2 == err_13 ;endproperty \nproperty name: ( data_status_8 ) == ( 5'b11001 ) |-> err_9 == hw_13 ;endproperty \nproperty name: ( data_status_8 ) == ( 5'h8 ) |-> auth_2 == reg_13 ;endproperty \nproperty name; ( ( data_status_8 ) != reg_18 ) || ( ( data_status_8 ) != 7'bx111111 ) || ( ( data_status_8 ) != 7'b1x0x1x0 ) || ( ( data_status_8 ) != 5'b11001 ) || ( data_status_8 ) != 5'h8 ) ) |-> core_9 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_18 ) \n   5'b0101x : begin\n     tx_17 = rx_20;\n   end\n   7'h30 : begin\n     tx_9 = rst_7;\n   end\n   7'h5f : begin\n     chip_6 = err_11;\n   end\n   7'h35 : begin\n     chip_5 = auth_15;\n   end\n   7'b1001111 : begin\n     cfg_20 = rx_20;\n   end\n   default : begin \n     chip_1 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( counter_18 ) == ( 5'b0101x ) |-> tx_17 == rx_20 ;endproperty \nproperty name: ( counter_18 ) == ( 7'h30 ) |-> tx_9 == rst_7 ;endproperty \nproperty name: ( counter_18 ) == ( 7'h5f ) |-> chip_6 == err_11 ;endproperty \nproperty name: ( counter_18 ) == ( 7'h35 ) |-> chip_5 == auth_15 ;endproperty \nproperty name: ( counter_18 ) == ( 7'b1001111 ) |-> cfg_20 == rx_20 ;endproperty \nproperty name; ( ( counter_18 ) != 5'b0101x ) || ( ( counter_18 ) != 7'h30 ) || ( ( counter_18 ) != 7'h5f ) || ( ( counter_18 ) != 7'h35 ) || ( counter_18 ) != 7'b1001111 ) ) |-> chip_1 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_2 ) \n   7'b0111xx1 : begin\n     clk_7 = sig_7;\n   end\n   7'bx0x1xx1 : begin\n     rst_20 = core_12;\n   end\n   clk_13 : begin\n     err_12 = rx_19;\n   end\n   6'h20 : begin\n     clk_6 = tx_12;\n   end\n   default : begin \n     fsm_15 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_2 ) == ( 7'b0111xx1 ) |-> clk_7 == sig_7 ;endproperty \nproperty name: ( start_signal_2 ) == ( 7'bx0x1xx1 ) |-> rst_20 == core_12 ;endproperty \nproperty name: ( start_signal_2 ) == ( clk_13 ) |-> err_12 == rx_19 ;endproperty \nproperty name: ( start_signal_2 ) == ( 6'h20 ) |-> clk_6 == tx_12 ;endproperty \nproperty name; ( ( start_signal_2 ) != 7'b0111xx1 ) || ( ( start_signal_2 ) != 7'bx0x1xx1 ) || ( ( start_signal_2 ) != clk_13 ) || ( start_signal_2 ) != 6'h20 ) ) |-> fsm_15 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_15 ) \n   7'bxx0xxx1 : begin\n     data_12 = rx_19;\n   end\n   default : begin \n     cfg_15 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_15 ) == ( 7'bxx0xxx1 ) |-> data_12 == rx_19 ;endproperty \nproperty name; ( data_control_status_15 ) != 7'bxx0xxx1 ) ) |-> cfg_15 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   5'b0101x : begin\n     reg_2 = rx_18;\n   end\n   6'b1111x1 : begin\n     err_7 = rx_15;\n   end\n   6'h3e : begin\n     data_16 = clk_6;\n   end\n   default : begin \n     err_11 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 5'b0101x ) |-> reg_2 == rx_18 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'b1111x1 ) |-> err_7 == rx_15 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'h3e ) |-> data_16 == clk_6 ;endproperty \nproperty name; ( ( control_data_8 ) != 5'b0101x ) || ( ( control_data_8 ) != 6'b1111x1 ) || ( control_data_8 ) != 6'h3e ) ) |-> err_11 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_15 ) \n   6'b001101 : begin\n     sig_16 = data_11;\n   end\n   5'h11 : begin\n     err_16 = hw_11;\n   end\n   7'bxxxxxx0 : begin\n     chip_16 = sig_16;\n   end\n   7'b0x0xx0x : begin\n     cfg_6 = core_13;\n   end\n   7'b01x1xxx : begin\n     reg_20 = sig_14;\n   end\n   default : begin \n     fsm_1 = tx_14;\n   end\nendcase",
        "Assertion": "property name: ( output_register_15 ) == ( 6'b001101 ) |-> sig_16 == data_11 ;endproperty \nproperty name: ( output_register_15 ) == ( 5'h11 ) |-> err_16 == hw_11 ;endproperty \nproperty name: ( output_register_15 ) == ( 7'bxxxxxx0 ) |-> chip_16 == sig_16 ;endproperty \nproperty name: ( output_register_15 ) == ( 7'b0x0xx0x ) |-> cfg_6 == core_13 ;endproperty \nproperty name: ( output_register_15 ) == ( 7'b01x1xxx ) |-> reg_20 == sig_14 ;endproperty \nproperty name; ( ( output_register_15 ) != 6'b001101 ) || ( ( output_register_15 ) != 5'h11 ) || ( ( output_register_15 ) != 7'bxxxxxx0 ) || ( ( output_register_15 ) != 7'b0x0xx0x ) || ( output_register_15 ) != 7'b01x1xxx ) ) |-> fsm_1 == tx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_7 ) \n   5'bx1101 : begin\n     data_7 = data_16;\n   end\n   default : begin \n     clk_19 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_7 ) == ( 5'bx1101 ) |-> data_7 == data_16 ;endproperty \nproperty name; ( control_valid_7 ) != 5'bx1101 ) ) |-> clk_19 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_18 ) \n   6'b01xx10 : begin\n     chip_10 = cfg_13;\n   end\n   7'bx0xxx1x : begin\n     rx_8 = core_16;\n   end\n   6'h38 : begin\n     rst_5 = rst_1;\n   end\n   7'b000x0x0 : begin\n     data_1 = auth_20;\n   end\n   default : begin \n     cfg_17 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( control_status_18 ) == ( 6'b01xx10 ) |-> chip_10 == cfg_13 ;endproperty \nproperty name: ( control_status_18 ) == ( 7'bx0xxx1x ) |-> rx_8 == core_16 ;endproperty \nproperty name: ( control_status_18 ) == ( 6'h38 ) |-> rst_5 == rst_1 ;endproperty \nproperty name: ( control_status_18 ) == ( 7'b000x0x0 ) |-> data_1 == auth_20 ;endproperty \nproperty name; ( ( control_status_18 ) != 6'b01xx10 ) || ( ( control_status_18 ) != 7'bx0xxx1x ) || ( ( control_status_18 ) != 6'h38 ) || ( control_status_18 ) != 7'b000x0x0 ) ) |-> cfg_17 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_8 ) \n   clk_6 : begin\n     hw_14 = sig_15;\n   end\n   7'b1x10x0x : begin\n     rst_6 = rx_3;\n   end\n   default : begin \n     tx_19 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_8 ) == ( clk_6 ) |-> hw_14 == sig_15 ;endproperty \nproperty name: ( valid_input_8 ) == ( 7'b1x10x0x ) |-> rst_6 == rx_3 ;endproperty \nproperty name; ( ( valid_input_8 ) != clk_6 ) || ( valid_input_8 ) != 7'b1x10x0x ) ) |-> tx_19 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_20 ) \n   7'b1010x00 : begin\n     reg_13 = err_9;\n   end\n   clk_13 : begin\n     chip_11 = rx_8;\n   end\n   7'b1011111 : begin\n     rst_13 = core_5;\n   end\n   7'b1xx0xxx : begin\n     auth_13 = sig_4;\n   end\n   4'b0x11 : begin\n     hw_7 = data_6;\n   end\n   default : begin \n     core_4 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_output_20 ) == ( 7'b1010x00 ) |-> reg_13 == err_9 ;endproperty \nproperty name: ( control_output_20 ) == ( clk_13 ) |-> chip_11 == rx_8 ;endproperty \nproperty name: ( control_output_20 ) == ( 7'b1011111 ) |-> rst_13 == core_5 ;endproperty \nproperty name: ( control_output_20 ) == ( 7'b1xx0xxx ) |-> auth_13 == sig_4 ;endproperty \nproperty name: ( control_output_20 ) == ( 4'b0x11 ) |-> hw_7 == data_6 ;endproperty \nproperty name; ( ( control_output_20 ) != 7'b1010x00 ) || ( ( control_output_20 ) != clk_13 ) || ( ( control_output_20 ) != 7'b1011111 ) || ( ( control_output_20 ) != 7'b1xx0xxx ) || ( control_output_20 ) != 4'b0x11 ) ) |-> core_4 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_4 ) \n   6'hb : begin\n     err_19 = chip_4;\n   end\n   default : begin \n     cfg_17 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( data_control_4 ) == ( 6'hb ) |-> err_19 == chip_4 ;endproperty \nproperty name; ( data_control_4 ) != 6'hb ) ) |-> cfg_17 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_18 ) \n   6'h2a : begin\n     rst_6 = reg_1;\n   end\n   6'bx11xxx : begin\n     auth_17 = chip_1;\n   end\n   7'b0000010 : begin\n     fsm_13 = err_18;\n   end\n   default : begin \n     sig_3 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_18 ) == ( 6'h2a ) |-> rst_6 == reg_1 ;endproperty \nproperty name: ( control_valid_18 ) == ( 6'bx11xxx ) |-> auth_17 == chip_1 ;endproperty \nproperty name: ( control_valid_18 ) == ( 7'b0000010 ) |-> fsm_13 == err_18 ;endproperty \nproperty name; ( ( control_valid_18 ) != 6'h2a ) || ( ( control_valid_18 ) != 6'bx11xxx ) || ( control_valid_18 ) != 7'b0000010 ) ) |-> sig_3 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   4'b1x0x : begin\n     data_10 = reg_8;\n   end\n   6'h3a : begin\n     cfg_2 = data_13;\n   end\n   5'bx110x : begin\n     rst_2 = tx_8;\n   end\n   default : begin \n     err_14 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 4'b1x0x ) |-> data_10 == reg_8 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 6'h3a ) |-> cfg_2 == data_13 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 5'bx110x ) |-> rst_2 == tx_8 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 4'b1x0x ) || ( ( status_register_buffer_11 ) != 6'h3a ) || ( status_register_buffer_11 ) != 5'bx110x ) ) |-> err_14 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_17 ) \n   4'b0100 : begin\n     fsm_10 = rx_16;\n   end\n   5'hx : begin\n     rst_17 = tx_17;\n   end\n   4'b1x11 : begin\n     rst_19 = data_10;\n   end\n   7'b00xx10x : begin\n     chip_15 = clk_10;\n   end\n   7'b1xxx1xx : begin\n     rst_8 = auth_7;\n   end\n   default : begin \n     data_18 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_17 ) == ( 4'b0100 ) |-> fsm_10 == rx_16 ;endproperty \nproperty name: ( status_flag_17 ) == ( 5'hx ) |-> rst_17 == tx_17 ;endproperty \nproperty name: ( status_flag_17 ) == ( 4'b1x11 ) |-> rst_19 == data_10 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'b00xx10x ) |-> chip_15 == clk_10 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'b1xxx1xx ) |-> rst_8 == auth_7 ;endproperty \nproperty name; ( ( status_flag_17 ) != 4'b0100 ) || ( ( status_flag_17 ) != 5'hx ) || ( ( status_flag_17 ) != 4'b1x11 ) || ( ( status_flag_17 ) != 7'b00xx10x ) || ( status_flag_17 ) != 7'b1xxx1xx ) ) |-> data_18 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_12 ) \n   7'b1x10xxx : begin\n     reg_14 = data_12;\n   end\n   7'b10xx100 : begin\n     err_15 = clk_13;\n   end\n   7'h7d : begin\n     core_18 = err_15;\n   end\n   default : begin \n     cfg_16 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_12 ) == ( 7'b1x10xxx ) |-> reg_14 == data_12 ;endproperty \nproperty name: ( start_bit_12 ) == ( 7'b10xx100 ) |-> err_15 == clk_13 ;endproperty \nproperty name: ( start_bit_12 ) == ( 7'h7d ) |-> core_18 == err_15 ;endproperty \nproperty name; ( ( start_bit_12 ) != 7'b1x10xxx ) || ( ( start_bit_12 ) != 7'b10xx100 ) || ( start_bit_12 ) != 7'h7d ) ) |-> cfg_16 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_20 ) \n   4'bxxx0 : begin\n     err_14 = core_11;\n   end\n   default : begin \n     rst_15 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( status_control_20 ) == ( 4'bxxx0 ) |-> err_14 == core_11 ;endproperty \nproperty name; ( status_control_20 ) != 4'bxxx0 ) ) |-> rst_15 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_2 ) \n   6'he : begin\n     rx_2 = fsm_19;\n   end\n   default : begin \n     err_7 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_2 ) == ( 6'he ) |-> rx_2 == fsm_19 ;endproperty \nproperty name; ( instruction_register_2 ) != 6'he ) ) |-> err_7 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_20 ) \n   6'b110100 : begin\n     chip_3 = hw_4;\n   end\n   default : begin \n     rst_18 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_20 ) == ( 6'b110100 ) |-> chip_3 == hw_4 ;endproperty \nproperty name; ( mode_register_20 ) != 6'b110100 ) ) |-> rst_18 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_14 ) \n   7'bx10101x : begin\n     hw_1 = hw_9;\n   end\n   7'b1011100 : begin\n     fsm_10 = data_17;\n   end\n   5'b00111 : begin\n     core_14 = rst_7;\n   end\n   7'bx100000 : begin\n     core_11 = rst_9;\n   end\n   default : begin \n     tx_5 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( data_out_14 ) == ( 7'bx10101x ) |-> hw_1 == hw_9 ;endproperty \nproperty name: ( data_out_14 ) == ( 7'b1011100 ) |-> fsm_10 == data_17 ;endproperty \nproperty name: ( data_out_14 ) == ( 5'b00111 ) |-> core_14 == rst_7 ;endproperty \nproperty name: ( data_out_14 ) == ( 7'bx100000 ) |-> core_11 == rst_9 ;endproperty \nproperty name; ( ( data_out_14 ) != 7'bx10101x ) || ( ( data_out_14 ) != 7'b1011100 ) || ( ( data_out_14 ) != 5'b00111 ) || ( data_out_14 ) != 7'bx100000 ) ) |-> tx_5 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_1 ) \n   3'b111 : begin\n     core_12 = hw_6;\n   end\n   default : begin \n     cfg_16 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( input_status_1 ) == ( 3'b111 ) |-> core_12 == hw_6 ;endproperty \nproperty name; ( input_status_1 ) != 3'b111 ) ) |-> cfg_16 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_19 ) \n   7'h68 : begin\n     auth_18 = rst_12;\n   end\n   7'bxxxx0xx : begin\n     data_8 = rx_17;\n   end\n   default : begin \n     data_5 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_19 ) == ( 7'h68 ) |-> auth_18 == rst_12 ;endproperty \nproperty name: ( interrupt_flag_19 ) == ( 7'bxxxx0xx ) |-> data_8 == rx_17 ;endproperty \nproperty name; ( ( interrupt_flag_19 ) != 7'h68 ) || ( interrupt_flag_19 ) != 7'bxxxx0xx ) ) |-> data_5 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_4 ) \n   6'b0x1000 : begin\n     rx_18 = fsm_17;\n   end\n   6'bx0xx0x : begin\n     sig_20 = tx_4;\n   end\n   6'b0x0xx1 : begin\n     data_17 = clk_3;\n   end\n   2'h3 : begin\n     clk_19 = hw_3;\n   end\n   default : begin \n     tx_2 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_4 ) == ( 6'b0x1000 ) |-> rx_18 == fsm_17 ;endproperty \nproperty name: ( flag_register_4 ) == ( 6'bx0xx0x ) |-> sig_20 == tx_4 ;endproperty \nproperty name: ( flag_register_4 ) == ( 6'b0x0xx1 ) |-> data_17 == clk_3 ;endproperty \nproperty name: ( flag_register_4 ) == ( 2'h3 ) |-> clk_19 == hw_3 ;endproperty \nproperty name; ( ( flag_register_4 ) != 6'b0x1000 ) || ( ( flag_register_4 ) != 6'bx0xx0x ) || ( ( flag_register_4 ) != 6'b0x0xx1 ) || ( flag_register_4 ) != 2'h3 ) ) |-> tx_2 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_7 ) \n   7'bxx01110 : begin\n     data_3 = core_6;\n   end\n   6'bx1100x : begin\n     rst_10 = chip_14;\n   end\n   6'b10x010 : begin\n     auth_1 = reg_15;\n   end\n   7'bx1xxxx0 : begin\n     hw_3 = auth_4;\n   end\n   2'bx1 : begin\n     auth_16 = rx_18;\n   end\n   default : begin \n     fsm_4 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_7 ) == ( 7'bxx01110 ) |-> data_3 == core_6 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 6'bx1100x ) |-> rst_10 == chip_14 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 6'b10x010 ) |-> auth_1 == reg_15 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 7'bx1xxxx0 ) |-> hw_3 == auth_4 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 2'bx1 ) |-> auth_16 == rx_18 ;endproperty \nproperty name; ( ( interrupt_control_7 ) != 7'bxx01110 ) || ( ( interrupt_control_7 ) != 6'bx1100x ) || ( ( interrupt_control_7 ) != 6'b10x010 ) || ( ( interrupt_control_7 ) != 7'bx1xxxx0 ) || ( interrupt_control_7 ) != 2'bx1 ) ) |-> fsm_4 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'bx110x01 : begin\n     rx_16 = core_18;\n   end\n   default : begin \n     tx_3 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_16 ) == ( 7'bx110x01 ) |-> rx_16 == core_18 ;endproperty \nproperty name; ( flag_control_16 ) != 7'bx110x01 ) ) |-> tx_3 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_17 ) \n   7'h6a : begin\n     chip_14 = err_15;\n   end\n   7'b1010010 : begin\n     cfg_18 = err_12;\n   end\n   7'bx1xx1xx : begin\n     chip_11 = auth_20;\n   end\n   default : begin \n     cfg_8 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_17 ) == ( 7'h6a ) |-> chip_14 == err_15 ;endproperty \nproperty name: ( control_status_17 ) == ( 7'b1010010 ) |-> cfg_18 == err_12 ;endproperty \nproperty name: ( control_status_17 ) == ( 7'bx1xx1xx ) |-> chip_11 == auth_20 ;endproperty \nproperty name; ( ( control_status_17 ) != 7'h6a ) || ( ( control_status_17 ) != 7'b1010010 ) || ( control_status_17 ) != 7'bx1xx1xx ) ) |-> cfg_8 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_20 ) \n   7'h47 : begin\n     fsm_17 = sig_3;\n   end\n   2'b00 : begin\n     rx_13 = tx_5;\n   end\n   6'b1x0xx0 : begin\n     chip_8 = data_5;\n   end\n   6'bx0x11x : begin\n     tx_11 = hw_5;\n   end\n   7'b11x1010 : begin\n     clk_20 = tx_17;\n   end\n   default : begin \n     core_17 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_20 ) == ( 7'h47 ) |-> fsm_17 == sig_3 ;endproperty \nproperty name: ( control_input_status_20 ) == ( 2'b00 ) |-> rx_13 == tx_5 ;endproperty \nproperty name: ( control_input_status_20 ) == ( 6'b1x0xx0 ) |-> chip_8 == data_5 ;endproperty \nproperty name: ( control_input_status_20 ) == ( 6'bx0x11x ) |-> tx_11 == hw_5 ;endproperty \nproperty name: ( control_input_status_20 ) == ( 7'b11x1010 ) |-> clk_20 == tx_17 ;endproperty \nproperty name; ( ( control_input_status_20 ) != 7'h47 ) || ( ( control_input_status_20 ) != 2'b00 ) || ( ( control_input_status_20 ) != 6'b1x0xx0 ) || ( ( control_input_status_20 ) != 6'bx0x11x ) || ( control_input_status_20 ) != 7'b11x1010 ) ) |-> core_17 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_17 ) \n   6'b00x101 : begin\n     chip_5 = auth_7;\n   end\n   default : begin \n     tx_18 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_17 ) == ( 6'b00x101 ) |-> chip_5 == auth_7 ;endproperty \nproperty name; ( mode_register_17 ) != 6'b00x101 ) ) |-> tx_18 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_14 ) \n   7'hd : begin\n     core_7 = cfg_8;\n   end\n   7'bxxxxxx0 : begin\n     fsm_15 = clk_4;\n   end\n   default : begin \n     hw_11 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_14 ) == ( 7'hd ) |-> core_7 == cfg_8 ;endproperty \nproperty name: ( interrupt_flag_14 ) == ( 7'bxxxxxx0 ) |-> fsm_15 == clk_4 ;endproperty \nproperty name; ( ( interrupt_flag_14 ) != 7'hd ) || ( interrupt_flag_14 ) != 7'bxxxxxx0 ) ) |-> hw_11 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'b1110101 : begin\n     sig_20 = reg_18;\n   end\n   6'b001101 : begin\n     reg_7 = tx_20;\n   end\n   7'b01x0xx1 : begin\n     rst_5 = rx_17;\n   end\n   6'bxxxx10 : begin\n     cfg_4 = chip_13;\n   end\n   default : begin \n     rst_7 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_19 ) == ( 7'b1110101 ) |-> sig_20 == reg_18 ;endproperty \nproperty name: ( status_flag_19 ) == ( 6'b001101 ) |-> reg_7 == tx_20 ;endproperty \nproperty name: ( status_flag_19 ) == ( 7'b01x0xx1 ) |-> rst_5 == rx_17 ;endproperty \nproperty name: ( status_flag_19 ) == ( 6'bxxxx10 ) |-> cfg_4 == chip_13 ;endproperty \nproperty name; ( ( status_flag_19 ) != 7'b1110101 ) || ( ( status_flag_19 ) != 6'b001101 ) || ( ( status_flag_19 ) != 7'b01x0xx1 ) || ( status_flag_19 ) != 6'bxxxx10 ) ) |-> rst_7 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_4 ) \n   6'bxx1x10 : begin\n     reg_7 = rst_19;\n   end\n   default : begin \n     tx_5 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_4 ) == ( 6'bxx1x10 ) |-> reg_7 == rst_19 ;endproperty \nproperty name; ( write_enable_4 ) != 6'bxx1x10 ) ) |-> tx_5 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_15 ) \n   7'bx001xxx : begin\n     hw_19 = hw_7;\n   end\n   7'b0010000 : begin\n     sig_17 = sig_3;\n   end\n   5'bx1x1x : begin\n     fsm_6 = rx_11;\n   end\n   default : begin \n     reg_10 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_15 ) == ( 7'bx001xxx ) |-> hw_19 == hw_7 ;endproperty \nproperty name: ( output_buffer_15 ) == ( 7'b0010000 ) |-> sig_17 == sig_3 ;endproperty \nproperty name: ( output_buffer_15 ) == ( 5'bx1x1x ) |-> fsm_6 == rx_11 ;endproperty \nproperty name; ( ( output_buffer_15 ) != 7'bx001xxx ) || ( ( output_buffer_15 ) != 7'b0010000 ) || ( output_buffer_15 ) != 5'bx1x1x ) ) |-> reg_10 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_8 ) \n   7'h56 : begin\n     chip_4 = sig_19;\n   end\n   6'b1x0xxx : begin\n     err_12 = sig_11;\n   end\n   7'b100x0x0 : begin\n     core_18 = core_12;\n   end\n   7'bxx00101 : begin\n     auth_3 = core_14;\n   end\n   6'h32 : begin\n     hw_8 = tx_11;\n   end\n   default : begin \n     auth_19 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_8 ) == ( 7'h56 ) |-> chip_4 == sig_19 ;endproperty \nproperty name: ( control_register_status_status_8 ) == ( 6'b1x0xxx ) |-> err_12 == sig_11 ;endproperty \nproperty name: ( control_register_status_status_8 ) == ( 7'b100x0x0 ) |-> core_18 == core_12 ;endproperty \nproperty name: ( control_register_status_status_8 ) == ( 7'bxx00101 ) |-> auth_3 == core_14 ;endproperty \nproperty name: ( control_register_status_status_8 ) == ( 6'h32 ) |-> hw_8 == tx_11 ;endproperty \nproperty name; ( ( control_register_status_status_8 ) != 7'h56 ) || ( ( control_register_status_status_8 ) != 6'b1x0xxx ) || ( ( control_register_status_status_8 ) != 7'b100x0x0 ) || ( ( control_register_status_status_8 ) != 7'bxx00101 ) || ( control_register_status_status_8 ) != 6'h32 ) ) |-> auth_19 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_11 ) \n   6'bx0x111 : begin\n     data_2 = reg_13;\n   end\n   7'bx11100x : begin\n     data_7 = chip_16;\n   end\n   7'b0xxxx11 : begin\n     rx_10 = err_11;\n   end\n   default : begin \n     err_18 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( input_status_11 ) == ( 6'bx0x111 ) |-> data_2 == reg_13 ;endproperty \nproperty name: ( input_status_11 ) == ( 7'bx11100x ) |-> data_7 == chip_16 ;endproperty \nproperty name: ( input_status_11 ) == ( 7'b0xxxx11 ) |-> rx_10 == err_11 ;endproperty \nproperty name; ( ( input_status_11 ) != 6'bx0x111 ) || ( ( input_status_11 ) != 7'bx11100x ) || ( input_status_11 ) != 7'b0xxxx11 ) ) |-> err_18 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   6'b110111 : begin\n     core_4 = rst_12;\n   end\n   7'b1000x0x : begin\n     rst_11 = chip_2;\n   end\n   6'b110010 : begin\n     chip_14 = auth_6;\n   end\n   6'b1111xx : begin\n     tx_7 = fsm_1;\n   end\n   default : begin \n     fsm_7 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_19 ) == ( 6'b110111 ) |-> core_4 == rst_12 ;endproperty \nproperty name: ( status_register_status_19 ) == ( 7'b1000x0x ) |-> rst_11 == chip_2 ;endproperty \nproperty name: ( status_register_status_19 ) == ( 6'b110010 ) |-> chip_14 == auth_6 ;endproperty \nproperty name: ( status_register_status_19 ) == ( 6'b1111xx ) |-> tx_7 == fsm_1 ;endproperty \nproperty name; ( ( status_register_status_19 ) != 6'b110111 ) || ( ( status_register_status_19 ) != 7'b1000x0x ) || ( ( status_register_status_19 ) != 6'b110010 ) || ( status_register_status_19 ) != 6'b1111xx ) ) |-> fsm_7 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_2 ) \n   6'b110100 : begin\n     cfg_1 = hw_13;\n   end\n   7'b1x000xx : begin\n     data_7 = rst_5;\n   end\n   7'b10x1000 : begin\n     rst_12 = clk_10;\n   end\n   sig_19 : begin\n     cfg_2 = fsm_12;\n   end\n   default : begin \n     tx_14 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( enable_2 ) == ( 6'b110100 ) |-> cfg_1 == hw_13 ;endproperty \nproperty name: ( enable_2 ) == ( 7'b1x000xx ) |-> data_7 == rst_5 ;endproperty \nproperty name: ( enable_2 ) == ( 7'b10x1000 ) |-> rst_12 == clk_10 ;endproperty \nproperty name: ( enable_2 ) == ( sig_19 ) |-> cfg_2 == fsm_12 ;endproperty \nproperty name; ( ( enable_2 ) != 6'b110100 ) || ( ( enable_2 ) != 7'b1x000xx ) || ( ( enable_2 ) != 7'b10x1000 ) || ( enable_2 ) != sig_19 ) ) |-> tx_14 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_3 ) \n   6'b010010 : begin\n     cfg_12 = hw_4;\n   end\n   7'bx10x1xx : begin\n     clk_11 = tx_1;\n   end\n   7'b0x000x1 : begin\n     rx_2 = sig_5;\n   end\n   rx_4 : begin\n     err_1 = clk_18;\n   end\n   4'b0xx1 : begin\n     hw_16 = rst_14;\n   end\n   default : begin \n     reg_5 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_3 ) == ( 6'b010010 ) |-> cfg_12 == hw_4 ;endproperty \nproperty name: ( status_flag_3 ) == ( 7'bx10x1xx ) |-> clk_11 == tx_1 ;endproperty \nproperty name: ( status_flag_3 ) == ( 7'b0x000x1 ) |-> rx_2 == sig_5 ;endproperty \nproperty name: ( status_flag_3 ) == ( rx_4 ) |-> err_1 == clk_18 ;endproperty \nproperty name: ( status_flag_3 ) == ( 4'b0xx1 ) |-> hw_16 == rst_14 ;endproperty \nproperty name; ( ( status_flag_3 ) != 6'b010010 ) || ( ( status_flag_3 ) != 7'bx10x1xx ) || ( ( status_flag_3 ) != 7'b0x000x1 ) || ( ( status_flag_3 ) != rx_4 ) || ( status_flag_3 ) != 4'b0xx1 ) ) |-> reg_5 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_20 ) \n   7'b0xx1x0x : begin\n     auth_8 = fsm_14;\n   end\n   7'b01x0100 : begin\n     auth_6 = data_17;\n   end\n   default : begin \n     tx_16 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_20 ) == ( 7'b0xx1x0x ) |-> auth_8 == fsm_14 ;endproperty \nproperty name: ( transfer_complete_20 ) == ( 7'b01x0100 ) |-> auth_6 == data_17 ;endproperty \nproperty name; ( ( transfer_complete_20 ) != 7'b0xx1x0x ) || ( transfer_complete_20 ) != 7'b01x0100 ) ) |-> tx_16 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   7'bx0x0xxx : begin\n     sig_20 = err_11;\n   end\n   6'bx110xx : begin\n     reg_9 = hw_1;\n   end\n   default : begin \n     rst_1 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_20 ) == ( 7'bx0x0xxx ) |-> sig_20 == err_11 ;endproperty \nproperty name: ( output_buffer_20 ) == ( 6'bx110xx ) |-> reg_9 == hw_1 ;endproperty \nproperty name; ( ( output_buffer_20 ) != 7'bx0x0xxx ) || ( output_buffer_20 ) != 6'bx110xx ) ) |-> rst_1 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_17 ) \n   6'h30 : begin\n     rx_2 = core_3;\n   end\n   7'bx100110 : begin\n     core_18 = rst_18;\n   end\n   3'bx00 : begin\n     data_2 = fsm_9;\n   end\n   6'b000x1x : begin\n     clk_11 = data_17;\n   end\n   7'h40 : begin\n     clk_18 = fsm_15;\n   end\n   default : begin \n     fsm_13 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_17 ) == ( 6'h30 ) |-> rx_2 == core_3 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 7'bx100110 ) |-> core_18 == rst_18 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 3'bx00 ) |-> data_2 == fsm_9 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 6'b000x1x ) |-> clk_11 == data_17 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 7'h40 ) |-> clk_18 == fsm_15 ;endproperty \nproperty name; ( ( data_buffer_status_17 ) != 6'h30 ) || ( ( data_buffer_status_17 ) != 7'bx100110 ) || ( ( data_buffer_status_17 ) != 3'bx00 ) || ( ( data_buffer_status_17 ) != 6'b000x1x ) || ( data_buffer_status_17 ) != 7'h40 ) ) |-> fsm_13 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_10 ) \n   7'bx00x1x1 : begin\n     hw_13 = hw_8;\n   end\n   7'bx1x01x0 : begin\n     tx_8 = tx_19;\n   end\n   default : begin \n     core_9 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_10 ) == ( 7'bx00x1x1 ) |-> hw_13 == hw_8 ;endproperty \nproperty name: ( data_buffer_status_10 ) == ( 7'bx1x01x0 ) |-> tx_8 == tx_19 ;endproperty \nproperty name; ( ( data_buffer_status_10 ) != 7'bx00x1x1 ) || ( data_buffer_status_10 ) != 7'bx1x01x0 ) ) |-> core_9 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_7 ) \n   5'b1x010 : begin\n     rst_4 = rst_19;\n   end\n   default : begin \n     data_5 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_7 ) == ( 5'b1x010 ) |-> rst_4 == rst_19 ;endproperty \nproperty name; ( data_register_status_7 ) != 5'b1x010 ) ) |-> data_5 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_7 ) \n   7'b00xx0xx : begin\n     rst_15 = err_8;\n   end\n   7'h6 : begin\n     fsm_7 = err_2;\n   end\n   5'b00x1x : begin\n     data_20 = cfg_11;\n   end\n   default : begin \n     reg_19 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( address_register_7 ) == ( 7'b00xx0xx ) |-> rst_15 == err_8 ;endproperty \nproperty name: ( address_register_7 ) == ( 7'h6 ) |-> fsm_7 == err_2 ;endproperty \nproperty name: ( address_register_7 ) == ( 5'b00x1x ) |-> data_20 == cfg_11 ;endproperty \nproperty name; ( ( address_register_7 ) != 7'b00xx0xx ) || ( ( address_register_7 ) != 7'h6 ) || ( address_register_7 ) != 5'b00x1x ) ) |-> reg_19 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_18 ) \n   7'b1000011 : begin\n     err_11 = auth_3;\n   end\n   4'bxx01 : begin\n     chip_5 = sig_11;\n   end\n   6'b0x0x00 : begin\n     auth_20 = chip_16;\n   end\n   7'b101x001 : begin\n     core_16 = sig_14;\n   end\n   default : begin \n     core_8 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_18 ) == ( 7'b1000011 ) |-> err_11 == auth_3 ;endproperty \nproperty name: ( interrupt_control_18 ) == ( 4'bxx01 ) |-> chip_5 == sig_11 ;endproperty \nproperty name: ( interrupt_control_18 ) == ( 6'b0x0x00 ) |-> auth_20 == chip_16 ;endproperty \nproperty name: ( interrupt_control_18 ) == ( 7'b101x001 ) |-> core_16 == sig_14 ;endproperty \nproperty name; ( ( interrupt_control_18 ) != 7'b1000011 ) || ( ( interrupt_control_18 ) != 4'bxx01 ) || ( ( interrupt_control_18 ) != 6'b0x0x00 ) || ( interrupt_control_18 ) != 7'b101x001 ) ) |-> core_8 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_11 ) \n   7'b10x1x00 : begin\n     tx_1 = data_5;\n   end\n   default : begin \n     sig_2 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_11 ) == ( 7'b10x1x00 ) |-> tx_1 == data_5 ;endproperty \nproperty name; ( control_flag_register_11 ) != 7'b10x1x00 ) ) |-> sig_2 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'b0011000 : begin\n     chip_3 = rst_16;\n   end\n   6'b101x1x : begin\n     clk_3 = auth_15;\n   end\n   7'b10x110x : begin\n     clk_18 = rx_20;\n   end\n   6'b000110 : begin\n     sig_20 = hw_12;\n   end\n   default : begin \n     clk_8 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( 7'b0011000 ) |-> chip_3 == rst_16 ;endproperty \nproperty name: ( output_register_4 ) == ( 6'b101x1x ) |-> clk_3 == auth_15 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'b10x110x ) |-> clk_18 == rx_20 ;endproperty \nproperty name: ( output_register_4 ) == ( 6'b000110 ) |-> sig_20 == hw_12 ;endproperty \nproperty name; ( ( output_register_4 ) != 7'b0011000 ) || ( ( output_register_4 ) != 6'b101x1x ) || ( ( output_register_4 ) != 7'b10x110x ) || ( output_register_4 ) != 6'b000110 ) ) |-> clk_8 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_17 ) \n   7'b1011x10 : begin\n     data_2 = clk_15;\n   end\n   default : begin \n     err_3 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_17 ) == ( 7'b1011x10 ) |-> data_2 == clk_15 ;endproperty \nproperty name; ( data_register_status_17 ) != 7'b1011x10 ) ) |-> err_3 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   4'b0110 : begin\n     auth_19 = clk_17;\n   end\n   4'hb : begin\n     hw_10 = sig_16;\n   end\n   7'bx0011xx : begin\n     err_12 = sig_18;\n   end\n   default : begin \n     err_7 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_14 ) == ( 4'b0110 ) |-> auth_19 == clk_17 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 4'hb ) |-> hw_10 == sig_16 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 7'bx0011xx ) |-> err_12 == sig_18 ;endproperty \nproperty name; ( ( input_buffer_14 ) != 4'b0110 ) || ( ( input_buffer_14 ) != 4'hb ) || ( input_buffer_14 ) != 7'bx0011xx ) ) |-> err_7 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_13 ) \n   7'h0 : begin\n     tx_11 = rst_17;\n   end\n   7'b1100010 : begin\n     core_20 = rx_8;\n   end\n   4'bxx00 : begin\n     rx_6 = data_5;\n   end\n   7'b11xx001 : begin\n     rx_15 = rx_7;\n   end\n   default : begin \n     rst_12 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_13 ) == ( 7'h0 ) |-> tx_11 == rst_17 ;endproperty \nproperty name: ( input_ready_13 ) == ( 7'b1100010 ) |-> core_20 == rx_8 ;endproperty \nproperty name: ( input_ready_13 ) == ( 4'bxx00 ) |-> rx_6 == data_5 ;endproperty \nproperty name: ( input_ready_13 ) == ( 7'b11xx001 ) |-> rx_15 == rx_7 ;endproperty \nproperty name; ( ( input_ready_13 ) != 7'h0 ) || ( ( input_ready_13 ) != 7'b1100010 ) || ( ( input_ready_13 ) != 4'bxx00 ) || ( input_ready_13 ) != 7'b11xx001 ) ) |-> rst_12 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_11 ) \n   7'b11x100x : begin\n     core_14 = sig_6;\n   end\n   7'b0x10111 : begin\n     hw_20 = err_16;\n   end\n   5'bxx001 : begin\n     data_11 = hw_19;\n   end\n   6'bx00x0x : begin\n     core_5 = rx_9;\n   end\n   5'bxx1x0 : begin\n     sig_15 = cfg_18;\n   end\n   default : begin \n     cfg_19 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_11 ) == ( 7'b11x100x ) |-> core_14 == sig_6 ;endproperty \nproperty name: ( control_status_buffer_11 ) == ( 7'b0x10111 ) |-> hw_20 == err_16 ;endproperty \nproperty name: ( control_status_buffer_11 ) == ( 5'bxx001 ) |-> data_11 == hw_19 ;endproperty \nproperty name: ( control_status_buffer_11 ) == ( 6'bx00x0x ) |-> core_5 == rx_9 ;endproperty \nproperty name: ( control_status_buffer_11 ) == ( 5'bxx1x0 ) |-> sig_15 == cfg_18 ;endproperty \nproperty name; ( ( control_status_buffer_11 ) != 7'b11x100x ) || ( ( control_status_buffer_11 ) != 7'b0x10111 ) || ( ( control_status_buffer_11 ) != 5'bxx001 ) || ( ( control_status_buffer_11 ) != 6'bx00x0x ) || ( control_status_buffer_11 ) != 5'bxx1x0 ) ) |-> cfg_19 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_15 ) \n   7'bx011110 : begin\n     fsm_17 = err_16;\n   end\n   default : begin \n     tx_12 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_15 ) == ( 7'bx011110 ) |-> fsm_17 == err_16 ;endproperty \nproperty name; ( output_buffer_15 ) != 7'bx011110 ) ) |-> tx_12 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_3 ) \n   7'b0111100 : begin\n     tx_11 = data_17;\n   end\n   default : begin \n     fsm_14 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( input_register_3 ) == ( 7'b0111100 ) |-> tx_11 == data_17 ;endproperty \nproperty name; ( input_register_3 ) != 7'b0111100 ) ) |-> fsm_14 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_6 ) \n   6'bx0xxx1 : begin\n     sig_11 = tx_15;\n   end\n   default : begin \n     fsm_19 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_6 ) == ( 6'bx0xxx1 ) |-> sig_11 == tx_15 ;endproperty \nproperty name; ( mode_register_6 ) != 6'bx0xxx1 ) ) |-> fsm_19 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_20 ) \n   7'b10x000x : begin\n     tx_12 = fsm_8;\n   end\n   default : begin \n     rst_7 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( control_output_20 ) == ( 7'b10x000x ) |-> tx_12 == fsm_8 ;endproperty \nproperty name; ( control_output_20 ) != 7'b10x000x ) ) |-> rst_7 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   2'h1 : begin\n     rst_17 = cfg_14;\n   end\n   default : begin \n     hw_20 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_13 ) == ( 2'h1 ) |-> rst_17 == cfg_14 ;endproperty \nproperty name; ( data_buffer_status_13 ) != 2'h1 ) ) |-> hw_20 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_10 ) \n   6'b0x1xxx : begin\n     tx_14 = rx_9;\n   end\n   6'b1x0x11 : begin\n     tx_11 = chip_12;\n   end\n   7'b00x001x : begin\n     hw_14 = core_15;\n   end\n   clk_1 : begin\n     hw_7 = rx_6;\n   end\n   6'bxx00x0 : begin\n     rst_1 = hw_6;\n   end\n   default : begin \n     reg_6 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_10 ) == ( 6'b0x1xxx ) |-> tx_14 == rx_9 ;endproperty \nproperty name: ( output_buffer_status_10 ) == ( 6'b1x0x11 ) |-> tx_11 == chip_12 ;endproperty \nproperty name: ( output_buffer_status_10 ) == ( 7'b00x001x ) |-> hw_14 == core_15 ;endproperty \nproperty name: ( output_buffer_status_10 ) == ( clk_1 ) |-> hw_7 == rx_6 ;endproperty \nproperty name: ( output_buffer_status_10 ) == ( 6'bxx00x0 ) |-> rst_1 == hw_6 ;endproperty \nproperty name; ( ( output_buffer_status_10 ) != 6'b0x1xxx ) || ( ( output_buffer_status_10 ) != 6'b1x0x11 ) || ( ( output_buffer_status_10 ) != 7'b00x001x ) || ( ( output_buffer_status_10 ) != clk_1 ) || ( output_buffer_status_10 ) != 6'bxx00x0 ) ) |-> reg_6 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_12 ) \n   7'h48 : begin\n     sig_9 = clk_2;\n   end\n   6'b00xxxx : begin\n     cfg_17 = data_2;\n   end\n   6'b010101 : begin\n     chip_3 = err_8;\n   end\n   6'b111xx0 : begin\n     clk_10 = fsm_12;\n   end\n   7'b11xx0x1 : begin\n     chip_12 = rst_14;\n   end\n   default : begin \n     reg_4 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_12 ) == ( 7'h48 ) |-> sig_9 == clk_2 ;endproperty \nproperty name: ( status_flag_12 ) == ( 6'b00xxxx ) |-> cfg_17 == data_2 ;endproperty \nproperty name: ( status_flag_12 ) == ( 6'b010101 ) |-> chip_3 == err_8 ;endproperty \nproperty name: ( status_flag_12 ) == ( 6'b111xx0 ) |-> clk_10 == fsm_12 ;endproperty \nproperty name: ( status_flag_12 ) == ( 7'b11xx0x1 ) |-> chip_12 == rst_14 ;endproperty \nproperty name; ( ( status_flag_12 ) != 7'h48 ) || ( ( status_flag_12 ) != 6'b00xxxx ) || ( ( status_flag_12 ) != 6'b010101 ) || ( ( status_flag_12 ) != 6'b111xx0 ) || ( status_flag_12 ) != 7'b11xx0x1 ) ) |-> reg_4 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_18 ) \n   4'b1111 : begin\n     cfg_6 = tx_7;\n   end\n   7'bxx01110 : begin\n     chip_1 = rst_4;\n   end\n   3'b1x1 : begin\n     core_16 = auth_9;\n   end\n   6'b00xxxx : begin\n     cfg_18 = chip_1;\n   end\n   default : begin \n     reg_14 = tx_15;\n   end\nendcase",
        "Assertion": "property name: ( address_18 ) == ( 4'b1111 ) |-> cfg_6 == tx_7 ;endproperty \nproperty name: ( address_18 ) == ( 7'bxx01110 ) |-> chip_1 == rst_4 ;endproperty \nproperty name: ( address_18 ) == ( 3'b1x1 ) |-> core_16 == auth_9 ;endproperty \nproperty name: ( address_18 ) == ( 6'b00xxxx ) |-> cfg_18 == chip_1 ;endproperty \nproperty name; ( ( address_18 ) != 4'b1111 ) || ( ( address_18 ) != 7'bxx01110 ) || ( ( address_18 ) != 3'b1x1 ) || ( address_18 ) != 6'b00xxxx ) ) |-> reg_14 == tx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_4 ) \n   7'b0xx10x0 : begin\n     hw_15 = rx_16;\n   end\n   7'h32 : begin\n     err_8 = tx_4;\n   end\n   7'b0110x11 : begin\n     hw_20 = sig_4;\n   end\n   6'h1e : begin\n     err_4 = sig_1;\n   end\n   7'h6c : begin\n     clk_20 = tx_6;\n   end\n   default : begin \n     rx_14 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_4 ) == ( 7'b0xx10x0 ) |-> hw_15 == rx_16 ;endproperty \nproperty name: ( control_input_status_4 ) == ( 7'h32 ) |-> err_8 == tx_4 ;endproperty \nproperty name: ( control_input_status_4 ) == ( 7'b0110x11 ) |-> hw_20 == sig_4 ;endproperty \nproperty name: ( control_input_status_4 ) == ( 6'h1e ) |-> err_4 == sig_1 ;endproperty \nproperty name: ( control_input_status_4 ) == ( 7'h6c ) |-> clk_20 == tx_6 ;endproperty \nproperty name; ( ( control_input_status_4 ) != 7'b0xx10x0 ) || ( ( control_input_status_4 ) != 7'h32 ) || ( ( control_input_status_4 ) != 7'b0110x11 ) || ( ( control_input_status_4 ) != 6'h1e ) || ( control_input_status_4 ) != 7'h6c ) ) |-> rx_14 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   7'bx11xx01 : begin\n     reg_7 = cfg_19;\n   end\n   default : begin \n     err_3 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_6 ) == ( 7'bx11xx01 ) |-> reg_7 == cfg_19 ;endproperty \nproperty name; ( busy_signal_6 ) != 7'bx11xx01 ) ) |-> err_3 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_6 ) \n   5'hxx : begin\n     core_7 = tx_11;\n   end\n   4'h0 : begin\n     hw_16 = cfg_9;\n   end\n   7'b1001xx1 : begin\n     chip_3 = data_2;\n   end\n   5'b10100 : begin\n     rx_17 = core_20;\n   end\n   default : begin \n     reg_12 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_6 ) == ( 5'hxx ) |-> core_7 == tx_11 ;endproperty \nproperty name: ( data_ready_6 ) == ( 4'h0 ) |-> hw_16 == cfg_9 ;endproperty \nproperty name: ( data_ready_6 ) == ( 7'b1001xx1 ) |-> chip_3 == data_2 ;endproperty \nproperty name: ( data_ready_6 ) == ( 5'b10100 ) |-> rx_17 == core_20 ;endproperty \nproperty name; ( ( data_ready_6 ) != 5'hxx ) || ( ( data_ready_6 ) != 4'h0 ) || ( ( data_ready_6 ) != 7'b1001xx1 ) || ( data_ready_6 ) != 5'b10100 ) ) |-> reg_12 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_11 ) \n   7'b1x0x1x1 : begin\n     hw_7 = chip_12;\n   end\n   4'b0100 : begin\n     rst_18 = hw_17;\n   end\n   7'bxx1x0xx : begin\n     cfg_11 = hw_10;\n   end\n   default : begin \n     auth_16 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_11 ) == ( 7'b1x0x1x1 ) |-> hw_7 == chip_12 ;endproperty \nproperty name: ( interrupt_flag_11 ) == ( 4'b0100 ) |-> rst_18 == hw_17 ;endproperty \nproperty name: ( interrupt_flag_11 ) == ( 7'bxx1x0xx ) |-> cfg_11 == hw_10 ;endproperty \nproperty name; ( ( interrupt_flag_11 ) != 7'b1x0x1x1 ) || ( ( interrupt_flag_11 ) != 4'b0100 ) || ( interrupt_flag_11 ) != 7'bxx1x0xx ) ) |-> auth_16 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_14 ) \n   7'h34 : begin\n     rst_14 = auth_15;\n   end\n   7'h5e : begin\n     hw_17 = sig_1;\n   end\n   7'b10x1x00 : begin\n     hw_2 = rst_15;\n   end\n   7'b10x1100 : begin\n     tx_13 = fsm_7;\n   end\n   6'h23 : begin\n     hw_11 = clk_10;\n   end\n   default : begin \n     core_12 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( start_address_14 ) == ( 7'h34 ) |-> rst_14 == auth_15 ;endproperty \nproperty name: ( start_address_14 ) == ( 7'h5e ) |-> hw_17 == sig_1 ;endproperty \nproperty name: ( start_address_14 ) == ( 7'b10x1x00 ) |-> hw_2 == rst_15 ;endproperty \nproperty name: ( start_address_14 ) == ( 7'b10x1100 ) |-> tx_13 == fsm_7 ;endproperty \nproperty name: ( start_address_14 ) == ( 6'h23 ) |-> hw_11 == clk_10 ;endproperty \nproperty name; ( ( start_address_14 ) != 7'h34 ) || ( ( start_address_14 ) != 7'h5e ) || ( ( start_address_14 ) != 7'b10x1x00 ) || ( ( start_address_14 ) != 7'b10x1100 ) || ( start_address_14 ) != 6'h23 ) ) |-> core_12 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_9 ) \n   7'bx11x0xx : begin\n     rst_15 = err_7;\n   end\n   default : begin \n     err_7 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( start_address_9 ) == ( 7'bx11x0xx ) |-> rst_15 == err_7 ;endproperty \nproperty name; ( start_address_9 ) != 7'bx11x0xx ) ) |-> err_7 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   4'b10xx : begin\n     sig_15 = clk_11;\n   end\n   7'b001xxx1 : begin\n     hw_17 = sig_11;\n   end\n   7'hx : begin\n     err_11 = rst_7;\n   end\n   5'b111x0 : begin\n     auth_8 = hw_17;\n   end\n   7'bxxxx010 : begin\n     fsm_1 = hw_13;\n   end\n   default : begin \n     rx_4 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_17 ) == ( 4'b10xx ) |-> sig_15 == clk_11 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 7'b001xxx1 ) |-> hw_17 == sig_11 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 7'hx ) |-> err_11 == rst_7 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 5'b111x0 ) |-> auth_8 == hw_17 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 7'bxxxx010 ) |-> fsm_1 == hw_13 ;endproperty \nproperty name; ( ( interrupt_request_17 ) != 4'b10xx ) || ( ( interrupt_request_17 ) != 7'b001xxx1 ) || ( ( interrupt_request_17 ) != 7'hx ) || ( ( interrupt_request_17 ) != 5'b111x0 ) || ( interrupt_request_17 ) != 7'bxxxx010 ) ) |-> rx_4 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   7'bxxx10xx : begin\n     chip_18 = rst_19;\n   end\n   7'h5x : begin\n     clk_1 = chip_17;\n   end\n   default : begin \n     rx_20 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_2 ) == ( 7'bxxx10xx ) |-> chip_18 == rst_19 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'h5x ) |-> clk_1 == chip_17 ;endproperty \nproperty name; ( ( output_buffer_status_2 ) != 7'bxxx10xx ) || ( output_buffer_status_2 ) != 7'h5x ) ) |-> rx_20 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_9 ) \n   6'b00xxx0 : begin\n     auth_3 = sig_19;\n   end\n   7'bx111111 : begin\n     cfg_10 = chip_20;\n   end\n   default : begin \n     reg_1 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( result_register_9 ) == ( 6'b00xxx0 ) |-> auth_3 == sig_19 ;endproperty \nproperty name: ( result_register_9 ) == ( 7'bx111111 ) |-> cfg_10 == chip_20 ;endproperty \nproperty name; ( ( result_register_9 ) != 6'b00xxx0 ) || ( result_register_9 ) != 7'bx111111 ) ) |-> reg_1 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_14 ) \n   7'b00xx0x0 : begin\n     err_11 = clk_13;\n   end\n   3'b1x0 : begin\n     sig_15 = err_14;\n   end\n   5'b00001 : begin\n     tx_13 = clk_3;\n   end\n   6'b1xx001 : begin\n     rst_3 = clk_2;\n   end\n   4'bxx10 : begin\n     hw_1 = reg_13;\n   end\n   default : begin \n     rst_7 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_14 ) == ( 7'b00xx0x0 ) |-> err_11 == clk_13 ;endproperty \nproperty name: ( operation_code_14 ) == ( 3'b1x0 ) |-> sig_15 == err_14 ;endproperty \nproperty name: ( operation_code_14 ) == ( 5'b00001 ) |-> tx_13 == clk_3 ;endproperty \nproperty name: ( operation_code_14 ) == ( 6'b1xx001 ) |-> rst_3 == clk_2 ;endproperty \nproperty name: ( operation_code_14 ) == ( 4'bxx10 ) |-> hw_1 == reg_13 ;endproperty \nproperty name; ( ( operation_code_14 ) != 7'b00xx0x0 ) || ( ( operation_code_14 ) != 3'b1x0 ) || ( ( operation_code_14 ) != 5'b00001 ) || ( ( operation_code_14 ) != 6'b1xx001 ) || ( operation_code_14 ) != 4'bxx10 ) ) |-> rst_7 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_9 ) \n   6'b01100x : begin\n     chip_2 = hw_7;\n   end\n   7'h63 : begin\n     reg_18 = reg_13;\n   end\n   6'bx0xxxx : begin\n     chip_14 = rx_12;\n   end\n   7'h71 : begin\n     auth_8 = sig_17;\n   end\n   default : begin \n     clk_14 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_9 ) == ( 6'b01100x ) |-> chip_2 == hw_7 ;endproperty \nproperty name: ( interrupt_flag_9 ) == ( 7'h63 ) |-> reg_18 == reg_13 ;endproperty \nproperty name: ( interrupt_flag_9 ) == ( 6'bx0xxxx ) |-> chip_14 == rx_12 ;endproperty \nproperty name: ( interrupt_flag_9 ) == ( 7'h71 ) |-> auth_8 == sig_17 ;endproperty \nproperty name; ( ( interrupt_flag_9 ) != 6'b01100x ) || ( ( interrupt_flag_9 ) != 7'h63 ) || ( ( interrupt_flag_9 ) != 6'bx0xxxx ) || ( interrupt_flag_9 ) != 7'h71 ) ) |-> clk_14 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   5'h1 : begin\n     tx_2 = chip_13;\n   end\n   7'bx11110x : begin\n     rst_13 = fsm_17;\n   end\n   default : begin \n     tx_19 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_17 ) == ( 5'h1 ) |-> tx_2 == chip_13 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 7'bx11110x ) |-> rst_13 == fsm_17 ;endproperty \nproperty name; ( ( interrupt_request_17 ) != 5'h1 ) || ( interrupt_request_17 ) != 7'bx11110x ) ) |-> tx_19 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_16 ) \n   6'b011010 : begin\n     cfg_13 = chip_4;\n   end\n   7'b0xxxx1x : begin\n     data_18 = hw_6;\n   end\n   default : begin \n     core_9 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( instruction_16 ) == ( 6'b011010 ) |-> cfg_13 == chip_4 ;endproperty \nproperty name: ( instruction_16 ) == ( 7'b0xxxx1x ) |-> data_18 == hw_6 ;endproperty \nproperty name; ( ( instruction_16 ) != 6'b011010 ) || ( instruction_16 ) != 7'b0xxxx1x ) ) |-> core_9 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   4'bxx11 : begin\n     fsm_4 = reg_9;\n   end\n   7'b1x000xx : begin\n     reg_1 = sig_9;\n   end\n   7'h6d : begin\n     fsm_16 = err_14;\n   end\n   6'b1101x1 : begin\n     auth_6 = hw_19;\n   end\n   7'h51 : begin\n     rst_4 = auth_15;\n   end\n   default : begin \n     sig_6 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_18 ) == ( 4'bxx11 ) |-> fsm_4 == reg_9 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'b1x000xx ) |-> reg_1 == sig_9 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'h6d ) |-> fsm_16 == err_14 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 6'b1101x1 ) |-> auth_6 == hw_19 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'h51 ) |-> rst_4 == auth_15 ;endproperty \nproperty name; ( ( interrupt_control_status_18 ) != 4'bxx11 ) || ( ( interrupt_control_status_18 ) != 7'b1x000xx ) || ( ( interrupt_control_status_18 ) != 7'h6d ) || ( ( interrupt_control_status_18 ) != 6'b1101x1 ) || ( interrupt_control_status_18 ) != 7'h51 ) ) |-> sig_6 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_5 ) \n   6'h1c : begin\n     core_1 = tx_3;\n   end\n   7'bx011110 : begin\n     reg_17 = rst_6;\n   end\n   default : begin \n     cfg_3 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_5 ) == ( 6'h1c ) |-> core_1 == tx_3 ;endproperty \nproperty name: ( transfer_complete_5 ) == ( 7'bx011110 ) |-> reg_17 == rst_6 ;endproperty \nproperty name; ( ( transfer_complete_5 ) != 6'h1c ) || ( transfer_complete_5 ) != 7'bx011110 ) ) |-> cfg_3 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_10 ) \n   6'b1x0xx0 : begin\n     clk_17 = tx_1;\n   end\n   6'bxx0x0x : begin\n     core_3 = cfg_16;\n   end\n   default : begin \n     sig_9 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_10 ) == ( 6'b1x0xx0 ) |-> clk_17 == tx_1 ;endproperty \nproperty name: ( flag_control_status_10 ) == ( 6'bxx0x0x ) |-> core_3 == cfg_16 ;endproperty \nproperty name; ( ( flag_control_status_10 ) != 6'b1x0xx0 ) || ( flag_control_status_10 ) != 6'bxx0x0x ) ) |-> sig_9 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_13 ) \n   7'h71 : begin\n     clk_1 = tx_10;\n   end\n   7'b0xx1011 : begin\n     data_19 = sig_9;\n   end\n   6'b001011 : begin\n     hw_10 = tx_17;\n   end\n   6'h3f : begin\n     rx_18 = chip_12;\n   end\n   7'b01000xx : begin\n     sig_20 = auth_7;\n   end\n   default : begin \n     chip_9 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_13 ) == ( 7'h71 ) |-> clk_1 == tx_10 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 7'b0xx1011 ) |-> data_19 == sig_9 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 6'b001011 ) |-> hw_10 == tx_17 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 6'h3f ) |-> rx_18 == chip_12 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 7'b01000xx ) |-> sig_20 == auth_7 ;endproperty \nproperty name; ( ( flag_control_status_13 ) != 7'h71 ) || ( ( flag_control_status_13 ) != 7'b0xx1011 ) || ( ( flag_control_status_13 ) != 6'b001011 ) || ( ( flag_control_status_13 ) != 6'h3f ) || ( flag_control_status_13 ) != 7'b01000xx ) ) |-> chip_9 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_3 ) \n   7'hxx : begin\n     chip_6 = sig_7;\n   end\n   7'h51 : begin\n     reg_6 = hw_8;\n   end\n   7'b101101x : begin\n     rx_15 = clk_3;\n   end\n   7'b11x100x : begin\n     rx_17 = core_6;\n   end\n   7'b1xxxx10 : begin\n     cfg_6 = cfg_6;\n   end\n   default : begin \n     chip_16 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( address_register_3 ) == ( 7'hxx ) |-> chip_6 == sig_7 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'h51 ) |-> reg_6 == hw_8 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'b101101x ) |-> rx_15 == clk_3 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'b11x100x ) |-> rx_17 == core_6 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'b1xxxx10 ) |-> cfg_6 == cfg_6 ;endproperty \nproperty name; ( ( address_register_3 ) != 7'hxx ) || ( ( address_register_3 ) != 7'h51 ) || ( ( address_register_3 ) != 7'b101101x ) || ( ( address_register_3 ) != 7'b11x100x ) || ( address_register_3 ) != 7'b1xxxx10 ) ) |-> chip_16 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_2 ) \n   7'bx100110 : begin\n     clk_1 = chip_15;\n   end\n   default : begin \n     core_2 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( output_control_2 ) == ( 7'bx100110 ) |-> clk_1 == chip_15 ;endproperty \nproperty name; ( output_control_2 ) != 7'bx100110 ) ) |-> core_2 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_9 ) \n   6'b1x1xx0 : begin\n     sig_9 = auth_4;\n   end\n   7'bx1xxx0x : begin\n     cfg_16 = cfg_15;\n   end\n   7'b0x001x0 : begin\n     rst_19 = rx_9;\n   end\n   default : begin \n     core_16 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_9 ) == ( 6'b1x1xx0 ) |-> sig_9 == auth_4 ;endproperty \nproperty name: ( status_flag_9 ) == ( 7'bx1xxx0x ) |-> cfg_16 == cfg_15 ;endproperty \nproperty name: ( status_flag_9 ) == ( 7'b0x001x0 ) |-> rst_19 == rx_9 ;endproperty \nproperty name; ( ( status_flag_9 ) != 6'b1x1xx0 ) || ( ( status_flag_9 ) != 7'bx1xxx0x ) || ( status_flag_9 ) != 7'b0x001x0 ) ) |-> core_16 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_12 ) \n   6'b001001 : begin\n     clk_10 = sig_16;\n   end\n   default : begin \n     rx_10 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_12 ) == ( 6'b001001 ) |-> clk_10 == sig_16 ;endproperty \nproperty name; ( status_flag_12 ) != 6'b001001 ) ) |-> rx_10 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_18 ) \n   6'h2x : begin\n     auth_16 = cfg_13;\n   end\n   default : begin \n     rx_7 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( control_output_18 ) == ( 6'h2x ) |-> auth_16 == cfg_13 ;endproperty \nproperty name; ( control_output_18 ) != 6'h2x ) ) |-> rx_7 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   7'bxxx0010 : begin\n     hw_20 = clk_10;\n   end\n   5'b1111x : begin\n     data_10 = clk_3;\n   end\n   6'bx0x111 : begin\n     reg_13 = sig_6;\n   end\n   default : begin \n     rx_10 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_10 ) == ( 7'bxxx0010 ) |-> hw_20 == clk_10 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 5'b1111x ) |-> data_10 == clk_3 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 6'bx0x111 ) |-> reg_13 == sig_6 ;endproperty \nproperty name; ( ( data_status_register_status_10 ) != 7'bxxx0010 ) || ( ( data_status_register_status_10 ) != 5'b1111x ) || ( data_status_register_status_10 ) != 6'bx0x111 ) ) |-> rx_10 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_2 ) \n   7'b11100xx : begin\n     sig_14 = fsm_8;\n   end\n   fsm_6 : begin\n     reg_2 = clk_20;\n   end\n   7'b00xx0xx : begin\n     err_6 = clk_12;\n   end\n   6'b0x1xxx : begin\n     auth_7 = reg_5;\n   end\n   default : begin \n     rst_16 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_2 ) == ( 7'b11100xx ) |-> sig_14 == fsm_8 ;endproperty \nproperty name: ( control_input_status_2 ) == ( fsm_6 ) |-> reg_2 == clk_20 ;endproperty \nproperty name: ( control_input_status_2 ) == ( 7'b00xx0xx ) |-> err_6 == clk_12 ;endproperty \nproperty name: ( control_input_status_2 ) == ( 6'b0x1xxx ) |-> auth_7 == reg_5 ;endproperty \nproperty name; ( ( control_input_status_2 ) != 7'b11100xx ) || ( ( control_input_status_2 ) != fsm_6 ) || ( ( control_input_status_2 ) != 7'b00xx0xx ) || ( control_input_status_2 ) != 6'b0x1xxx ) ) |-> rst_16 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_18 ) \n   7'b00100x0 : begin\n     reg_5 = rst_7;\n   end\n   6'h5 : begin\n     rst_7 = sig_11;\n   end\n   7'b1100010 : begin\n     err_10 = err_10;\n   end\n   6'b0011xx : begin\n     rx_4 = cfg_3;\n   end\n   7'b0xx1111 : begin\n     fsm_7 = clk_3;\n   end\n   default : begin \n     rst_11 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_18 ) == ( 7'b00100x0 ) |-> reg_5 == rst_7 ;endproperty \nproperty name: ( control_valid_18 ) == ( 6'h5 ) |-> rst_7 == sig_11 ;endproperty \nproperty name: ( control_valid_18 ) == ( 7'b1100010 ) |-> err_10 == err_10 ;endproperty \nproperty name: ( control_valid_18 ) == ( 6'b0011xx ) |-> rx_4 == cfg_3 ;endproperty \nproperty name: ( control_valid_18 ) == ( 7'b0xx1111 ) |-> fsm_7 == clk_3 ;endproperty \nproperty name; ( ( control_valid_18 ) != 7'b00100x0 ) || ( ( control_valid_18 ) != 6'h5 ) || ( ( control_valid_18 ) != 7'b1100010 ) || ( ( control_valid_18 ) != 6'b0011xx ) || ( control_valid_18 ) != 7'b0xx1111 ) ) |-> rst_11 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_9 ) \n   6'bxx0101 : begin\n     chip_13 = clk_20;\n   end\n   7'b111111x : begin\n     chip_6 = core_18;\n   end\n   7'b1x00xxx : begin\n     fsm_15 = hw_17;\n   end\n   7'b1x001x1 : begin\n     cfg_16 = cfg_4;\n   end\n   6'h2e : begin\n     core_2 = fsm_11;\n   end\n   default : begin \n     chip_15 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( output_register_9 ) == ( 6'bxx0101 ) |-> chip_13 == clk_20 ;endproperty \nproperty name: ( output_register_9 ) == ( 7'b111111x ) |-> chip_6 == core_18 ;endproperty \nproperty name: ( output_register_9 ) == ( 7'b1x00xxx ) |-> fsm_15 == hw_17 ;endproperty \nproperty name: ( output_register_9 ) == ( 7'b1x001x1 ) |-> cfg_16 == cfg_4 ;endproperty \nproperty name: ( output_register_9 ) == ( 6'h2e ) |-> core_2 == fsm_11 ;endproperty \nproperty name; ( ( output_register_9 ) != 6'bxx0101 ) || ( ( output_register_9 ) != 7'b111111x ) || ( ( output_register_9 ) != 7'b1x00xxx ) || ( ( output_register_9 ) != 7'b1x001x1 ) || ( output_register_9 ) != 6'h2e ) ) |-> chip_15 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_12 ) \n   7'b1x00xxx : begin\n     core_20 = fsm_19;\n   end\n   6'b0x0x00 : begin\n     core_16 = auth_1;\n   end\n   5'bxx0x1 : begin\n     tx_4 = data_14;\n   end\n   7'h57 : begin\n     clk_15 = rx_17;\n   end\n   default : begin \n     err_3 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_12 ) == ( 7'b1x00xxx ) |-> core_20 == fsm_19 ;endproperty \nproperty name: ( output_buffer_12 ) == ( 6'b0x0x00 ) |-> core_16 == auth_1 ;endproperty \nproperty name: ( output_buffer_12 ) == ( 5'bxx0x1 ) |-> tx_4 == data_14 ;endproperty \nproperty name: ( output_buffer_12 ) == ( 7'h57 ) |-> clk_15 == rx_17 ;endproperty \nproperty name; ( ( output_buffer_12 ) != 7'b1x00xxx ) || ( ( output_buffer_12 ) != 6'b0x0x00 ) || ( ( output_buffer_12 ) != 5'bxx0x1 ) || ( output_buffer_12 ) != 7'h57 ) ) |-> err_3 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   7'bxx000x0 : begin\n     data_14 = cfg_17;\n   end\n   3'b0x0 : begin\n     core_13 = fsm_16;\n   end\n   6'b111x1x : begin\n     core_14 = reg_20;\n   end\n   5'hxb : begin\n     err_5 = hw_11;\n   end\n   6'b001110 : begin\n     tx_7 = core_12;\n   end\n   default : begin \n     hw_11 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_9 ) == ( 7'bxx000x0 ) |-> data_14 == cfg_17 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 3'b0x0 ) |-> core_13 == fsm_16 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 6'b111x1x ) |-> core_14 == reg_20 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 5'hxb ) |-> err_5 == hw_11 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 6'b001110 ) |-> tx_7 == core_12 ;endproperty \nproperty name; ( ( control_buffer_9 ) != 7'bxx000x0 ) || ( ( control_buffer_9 ) != 3'b0x0 ) || ( ( control_buffer_9 ) != 6'b111x1x ) || ( ( control_buffer_9 ) != 5'hxb ) || ( control_buffer_9 ) != 6'b001110 ) ) |-> hw_11 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_19 ) \n   rst_6 : begin\n     cfg_19 = rst_2;\n   end\n   5'bxx1x0 : begin\n     tx_3 = cfg_18;\n   end\n   6'bxxxx10 : begin\n     reg_13 = data_8;\n   end\n   6'bx0xxx0 : begin\n     hw_3 = auth_10;\n   end\n   default : begin \n     chip_15 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_19 ) == ( rst_6 ) |-> cfg_19 == rst_2 ;endproperty \nproperty name: ( input_status_register_19 ) == ( 5'bxx1x0 ) |-> tx_3 == cfg_18 ;endproperty \nproperty name: ( input_status_register_19 ) == ( 6'bxxxx10 ) |-> reg_13 == data_8 ;endproperty \nproperty name: ( input_status_register_19 ) == ( 6'bx0xxx0 ) |-> hw_3 == auth_10 ;endproperty \nproperty name; ( ( input_status_register_19 ) != rst_6 ) || ( ( input_status_register_19 ) != 5'bxx1x0 ) || ( ( input_status_register_19 ) != 6'bxxxx10 ) || ( input_status_register_19 ) != 6'bx0xxx0 ) ) |-> chip_15 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   4'b001x : begin\n     rst_8 = chip_16;\n   end\n   default : begin \n     auth_17 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_2 ) == ( 4'b001x ) |-> rst_8 == chip_16 ;endproperty \nproperty name; ( control_status_buffer_2 ) != 4'b001x ) ) |-> auth_17 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_10 ) \n   7'b1xxx0xx : begin\n     rst_14 = clk_14;\n   end\n   3'b1xx : begin\n     cfg_18 = sig_6;\n   end\n   default : begin \n     clk_12 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_10 ) == ( 7'b1xxx0xx ) |-> rst_14 == clk_14 ;endproperty \nproperty name: ( status_output_buffer_10 ) == ( 3'b1xx ) |-> cfg_18 == sig_6 ;endproperty \nproperty name; ( ( status_output_buffer_10 ) != 7'b1xxx0xx ) || ( status_output_buffer_10 ) != 3'b1xx ) ) |-> clk_12 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   5'h9 : begin\n     data_18 = clk_18;\n   end\n   7'bxxx1x01 : begin\n     chip_13 = fsm_4;\n   end\n   7'b00x0010 : begin\n     core_19 = cfg_6;\n   end\n   7'bx1x1x1x : begin\n     rst_17 = fsm_8;\n   end\n   default : begin \n     err_7 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_6 ) == ( 5'h9 ) |-> data_18 == clk_18 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'bxxx1x01 ) |-> chip_13 == fsm_4 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'b00x0010 ) |-> core_19 == cfg_6 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'bx1x1x1x ) |-> rst_17 == fsm_8 ;endproperty \nproperty name; ( ( status_output_buffer_6 ) != 5'h9 ) || ( ( status_output_buffer_6 ) != 7'bxxx1x01 ) || ( ( status_output_buffer_6 ) != 7'b00x0010 ) || ( status_output_buffer_6 ) != 7'bx1x1x1x ) ) |-> err_7 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   5'h2 : begin\n     sig_2 = rx_14;\n   end\n   7'h6e : begin\n     sig_10 = chip_17;\n   end\n   6'b010000 : begin\n     data_9 = cfg_11;\n   end\n   7'b1011xxx : begin\n     core_1 = chip_3;\n   end\n   default : begin \n     hw_11 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_13 ) == ( 5'h2 ) |-> sig_2 == rx_14 ;endproperty \nproperty name: ( busy_signal_13 ) == ( 7'h6e ) |-> sig_10 == chip_17 ;endproperty \nproperty name: ( busy_signal_13 ) == ( 6'b010000 ) |-> data_9 == cfg_11 ;endproperty \nproperty name: ( busy_signal_13 ) == ( 7'b1011xxx ) |-> core_1 == chip_3 ;endproperty \nproperty name; ( ( busy_signal_13 ) != 5'h2 ) || ( ( busy_signal_13 ) != 7'h6e ) || ( ( busy_signal_13 ) != 6'b010000 ) || ( busy_signal_13 ) != 7'b1011xxx ) ) |-> hw_11 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_9 ) \n   6'b111110 : begin\n     core_5 = fsm_1;\n   end\n   7'b1xx11xx : begin\n     chip_14 = reg_9;\n   end\n   7'h66 : begin\n     rst_6 = reg_5;\n   end\n   7'b1110110 : begin\n     chip_10 = rst_6;\n   end\n   default : begin \n     cfg_2 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_9 ) == ( 6'b111110 ) |-> core_5 == fsm_1 ;endproperty \nproperty name: ( data_register_status_9 ) == ( 7'b1xx11xx ) |-> chip_14 == reg_9 ;endproperty \nproperty name: ( data_register_status_9 ) == ( 7'h66 ) |-> rst_6 == reg_5 ;endproperty \nproperty name: ( data_register_status_9 ) == ( 7'b1110110 ) |-> chip_10 == rst_6 ;endproperty \nproperty name; ( ( data_register_status_9 ) != 6'b111110 ) || ( ( data_register_status_9 ) != 7'b1xx11xx ) || ( ( data_register_status_9 ) != 7'h66 ) || ( data_register_status_9 ) != 7'b1110110 ) ) |-> cfg_2 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_20 ) \n   7'h1d : begin\n     fsm_10 = reg_11;\n   end\n   4'b0x10 : begin\n     reg_10 = cfg_19;\n   end\n   6'bx0x111 : begin\n     sig_1 = data_7;\n   end\n   7'b0100110 : begin\n     reg_15 = hw_1;\n   end\n   6'ha : begin\n     data_13 = rst_7;\n   end\n   default : begin \n     rst_15 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( data_in_20 ) == ( 7'h1d ) |-> fsm_10 == reg_11 ;endproperty \nproperty name: ( data_in_20 ) == ( 4'b0x10 ) |-> reg_10 == cfg_19 ;endproperty \nproperty name: ( data_in_20 ) == ( 6'bx0x111 ) |-> sig_1 == data_7 ;endproperty \nproperty name: ( data_in_20 ) == ( 7'b0100110 ) |-> reg_15 == hw_1 ;endproperty \nproperty name: ( data_in_20 ) == ( 6'ha ) |-> data_13 == rst_7 ;endproperty \nproperty name; ( ( data_in_20 ) != 7'h1d ) || ( ( data_in_20 ) != 4'b0x10 ) || ( ( data_in_20 ) != 6'bx0x111 ) || ( ( data_in_20 ) != 7'b0100110 ) || ( data_in_20 ) != 6'ha ) ) |-> rst_15 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_5 ) \n   4'b1x11 : begin\n     reg_8 = rst_12;\n   end\n   7'h56 : begin\n     chip_4 = chip_15;\n   end\n   5'bx1100 : begin\n     auth_5 = fsm_20;\n   end\n   default : begin \n     sig_12 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_5 ) == ( 4'b1x11 ) |-> reg_8 == rst_12 ;endproperty \nproperty name: ( valid_input_5 ) == ( 7'h56 ) |-> chip_4 == chip_15 ;endproperty \nproperty name: ( valid_input_5 ) == ( 5'bx1100 ) |-> auth_5 == fsm_20 ;endproperty \nproperty name; ( ( valid_input_5 ) != 4'b1x11 ) || ( ( valid_input_5 ) != 7'h56 ) || ( valid_input_5 ) != 5'bx1100 ) ) |-> sig_12 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_7 ) \n   7'b0x01001 : begin\n     rst_13 = sig_9;\n   end\n   5'h7 : begin\n     fsm_12 = rx_8;\n   end\n   default : begin \n     err_5 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( data_in_7 ) == ( 7'b0x01001 ) |-> rst_13 == sig_9 ;endproperty \nproperty name: ( data_in_7 ) == ( 5'h7 ) |-> fsm_12 == rx_8 ;endproperty \nproperty name; ( ( data_in_7 ) != 7'b0x01001 ) || ( data_in_7 ) != 5'h7 ) ) |-> err_5 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_4 ) \n   5'h1 : begin\n     reg_7 = cfg_19;\n   end\n   default : begin \n     clk_1 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( enable_4 ) == ( 5'h1 ) |-> reg_7 == cfg_19 ;endproperty \nproperty name; ( enable_4 ) != 5'h1 ) ) |-> clk_1 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_7 ) \n   7'bxx1xx1x : begin\n     auth_7 = sig_9;\n   end\n   5'bx0xxx : begin\n     err_19 = err_9;\n   end\n   cfg_3 : begin\n     auth_19 = sig_19;\n   end\n   err_9 : begin\n     tx_1 = chip_9;\n   end\n   4'b00x0 : begin\n     tx_7 = tx_7;\n   end\n   default : begin \n     fsm_2 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_7 ) == ( 7'bxx1xx1x ) |-> auth_7 == sig_9 ;endproperty \nproperty name: ( interrupt_control_status_7 ) == ( 5'bx0xxx ) |-> err_19 == err_9 ;endproperty \nproperty name: ( interrupt_control_status_7 ) == ( cfg_3 ) |-> auth_19 == sig_19 ;endproperty \nproperty name: ( interrupt_control_status_7 ) == ( err_9 ) |-> tx_1 == chip_9 ;endproperty \nproperty name: ( interrupt_control_status_7 ) == ( 4'b00x0 ) |-> tx_7 == tx_7 ;endproperty \nproperty name; ( ( interrupt_control_status_7 ) != 7'bxx1xx1x ) || ( ( interrupt_control_status_7 ) != 5'bx0xxx ) || ( ( interrupt_control_status_7 ) != cfg_3 ) || ( ( interrupt_control_status_7 ) != err_9 ) || ( interrupt_control_status_7 ) != 4'b00x0 ) ) |-> fsm_2 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_5 ) \n   7'bx101xxx : begin\n     cfg_8 = hw_9;\n   end\n   6'bx0x000 : begin\n     auth_19 = sig_15;\n   end\n   default : begin \n     auth_15 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( result_register_5 ) == ( 7'bx101xxx ) |-> cfg_8 == hw_9 ;endproperty \nproperty name: ( result_register_5 ) == ( 6'bx0x000 ) |-> auth_19 == sig_15 ;endproperty \nproperty name; ( ( result_register_5 ) != 7'bx101xxx ) || ( result_register_5 ) != 6'bx0x000 ) ) |-> auth_15 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_1 ) \n   6'b1xx011 : begin\n     rx_13 = rst_17;\n   end\n   7'b100x0x0 : begin\n     auth_9 = chip_18;\n   end\n   7'h64 : begin\n     reg_18 = err_3;\n   end\n   7'bxx0x100 : begin\n     rx_14 = rst_7;\n   end\n   default : begin \n     rx_15 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_1 ) == ( 6'b1xx011 ) |-> rx_13 == rst_17 ;endproperty \nproperty name: ( read_enable_1 ) == ( 7'b100x0x0 ) |-> auth_9 == chip_18 ;endproperty \nproperty name: ( read_enable_1 ) == ( 7'h64 ) |-> reg_18 == err_3 ;endproperty \nproperty name: ( read_enable_1 ) == ( 7'bxx0x100 ) |-> rx_14 == rst_7 ;endproperty \nproperty name; ( ( read_enable_1 ) != 6'b1xx011 ) || ( ( read_enable_1 ) != 7'b100x0x0 ) || ( ( read_enable_1 ) != 7'h64 ) || ( read_enable_1 ) != 7'bxx0x100 ) ) |-> rx_15 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_3 ) \n   7'b1010111 : begin\n     core_10 = err_2;\n   end\n   default : begin \n     auth_16 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_3 ) == ( 7'b1010111 ) |-> core_10 == err_2 ;endproperty \nproperty name; ( input_ready_3 ) != 7'b1010111 ) ) |-> auth_16 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_18 ) \n   7'bx0110x1 : begin\n     clk_13 = data_15;\n   end\n   7'b1101xx0 : begin\n     core_3 = hw_3;\n   end\n   default : begin \n     tx_10 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( start_address_18 ) == ( 7'bx0110x1 ) |-> clk_13 == data_15 ;endproperty \nproperty name: ( start_address_18 ) == ( 7'b1101xx0 ) |-> core_3 == hw_3 ;endproperty \nproperty name; ( ( start_address_18 ) != 7'bx0110x1 ) || ( start_address_18 ) != 7'b1101xx0 ) ) |-> tx_10 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_14 ) \n   7'bxx11110 : begin\n     err_18 = cfg_11;\n   end\n   default : begin \n     fsm_13 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_14 ) == ( 7'bxx11110 ) |-> err_18 == cfg_11 ;endproperty \nproperty name; ( acknowledge_signal_14 ) != 7'bxx11110 ) ) |-> fsm_13 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_10 ) \n   6'b110001 : begin\n     clk_12 = auth_6;\n   end\n   5'hd : begin\n     cfg_9 = tx_10;\n   end\n   7'b100xx0x : begin\n     chip_10 = chip_3;\n   end\n   default : begin \n     tx_2 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( data_status_10 ) == ( 6'b110001 ) |-> clk_12 == auth_6 ;endproperty \nproperty name: ( data_status_10 ) == ( 5'hd ) |-> cfg_9 == tx_10 ;endproperty \nproperty name: ( data_status_10 ) == ( 7'b100xx0x ) |-> chip_10 == chip_3 ;endproperty \nproperty name; ( ( data_status_10 ) != 6'b110001 ) || ( ( data_status_10 ) != 5'hd ) || ( data_status_10 ) != 7'b100xx0x ) ) |-> tx_2 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_12 ) \n   6'b1x11x0 : begin\n     sig_4 = rx_14;\n   end\n   6'h34 : begin\n     tx_9 = auth_5;\n   end\n   5'b00111 : begin\n     hw_12 = clk_3;\n   end\n   5'bxxxxx : begin\n     cfg_13 = err_20;\n   end\n   3'b1xx : begin\n     err_20 = cfg_15;\n   end\n   default : begin \n     hw_3 = hw_15;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_12 ) == ( 6'b1x11x0 ) |-> sig_4 == rx_14 ;endproperty \nproperty name: ( acknowledge_12 ) == ( 6'h34 ) |-> tx_9 == auth_5 ;endproperty \nproperty name: ( acknowledge_12 ) == ( 5'b00111 ) |-> hw_12 == clk_3 ;endproperty \nproperty name: ( acknowledge_12 ) == ( 5'bxxxxx ) |-> cfg_13 == err_20 ;endproperty \nproperty name: ( acknowledge_12 ) == ( 3'b1xx ) |-> err_20 == cfg_15 ;endproperty \nproperty name; ( ( acknowledge_12 ) != 6'b1x11x0 ) || ( ( acknowledge_12 ) != 6'h34 ) || ( ( acknowledge_12 ) != 5'b00111 ) || ( ( acknowledge_12 ) != 5'bxxxxx ) || ( acknowledge_12 ) != 3'b1xx ) ) |-> hw_3 == hw_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'b0100010 : begin\n     hw_20 = core_17;\n   end\n   7'bx0xx001 : begin\n     rx_10 = sig_12;\n   end\n   7'b1101x10 : begin\n     auth_8 = reg_7;\n   end\n   4'b110x : begin\n     cfg_7 = cfg_17;\n   end\n   default : begin \n     tx_7 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_3 ) == ( 7'b0100010 ) |-> hw_20 == core_17 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'bx0xx001 ) |-> rx_10 == sig_12 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'b1101x10 ) |-> auth_8 == reg_7 ;endproperty \nproperty name: ( flag_register_3 ) == ( 4'b110x ) |-> cfg_7 == cfg_17 ;endproperty \nproperty name; ( ( flag_register_3 ) != 7'b0100010 ) || ( ( flag_register_3 ) != 7'bx0xx001 ) || ( ( flag_register_3 ) != 7'b1101x10 ) || ( flag_register_3 ) != 4'b110x ) ) |-> tx_7 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_2 ) \n   7'h35 : begin\n     err_14 = err_13;\n   end\n   4'hd : begin\n     data_15 = cfg_6;\n   end\n   default : begin \n     sig_14 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_2 ) == ( 7'h35 ) |-> err_14 == err_13 ;endproperty \nproperty name: ( output_status_register_2 ) == ( 4'hd ) |-> data_15 == cfg_6 ;endproperty \nproperty name; ( ( output_status_register_2 ) != 7'h35 ) || ( output_status_register_2 ) != 4'hd ) ) |-> sig_14 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_17 ) \n   7'b1111101 : begin\n     chip_6 = auth_14;\n   end\n   6'bxx0001 : begin\n     rst_14 = reg_11;\n   end\n   6'b010001 : begin\n     hw_12 = err_2;\n   end\n   7'b0111010 : begin\n     fsm_8 = hw_16;\n   end\n   default : begin \n     data_13 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_17 ) == ( 7'b1111101 ) |-> chip_6 == auth_14 ;endproperty \nproperty name: ( flag_control_17 ) == ( 6'bxx0001 ) |-> rst_14 == reg_11 ;endproperty \nproperty name: ( flag_control_17 ) == ( 6'b010001 ) |-> hw_12 == err_2 ;endproperty \nproperty name: ( flag_control_17 ) == ( 7'b0111010 ) |-> fsm_8 == hw_16 ;endproperty \nproperty name; ( ( flag_control_17 ) != 7'b1111101 ) || ( ( flag_control_17 ) != 6'bxx0001 ) || ( ( flag_control_17 ) != 6'b010001 ) || ( flag_control_17 ) != 7'b0111010 ) ) |-> data_13 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_20 ) \n   7'b0011x00 : begin\n     fsm_12 = sig_17;\n   end\n   7'bx11110x : begin\n     reg_18 = rx_12;\n   end\n   6'bxx0xx0 : begin\n     clk_15 = core_6;\n   end\n   6'b0x0x1x : begin\n     clk_1 = data_5;\n   end\n   7'b0x000x0 : begin\n     tx_11 = tx_7;\n   end\n   default : begin \n     auth_3 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_20 ) == ( 7'b0011x00 ) |-> fsm_12 == sig_17 ;endproperty \nproperty name: ( interrupt_enable_20 ) == ( 7'bx11110x ) |-> reg_18 == rx_12 ;endproperty \nproperty name: ( interrupt_enable_20 ) == ( 6'bxx0xx0 ) |-> clk_15 == core_6 ;endproperty \nproperty name: ( interrupt_enable_20 ) == ( 6'b0x0x1x ) |-> clk_1 == data_5 ;endproperty \nproperty name: ( interrupt_enable_20 ) == ( 7'b0x000x0 ) |-> tx_11 == tx_7 ;endproperty \nproperty name; ( ( interrupt_enable_20 ) != 7'b0011x00 ) || ( ( interrupt_enable_20 ) != 7'bx11110x ) || ( ( interrupt_enable_20 ) != 6'bxx0xx0 ) || ( ( interrupt_enable_20 ) != 6'b0x0x1x ) || ( interrupt_enable_20 ) != 7'b0x000x0 ) ) |-> auth_3 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_8 ) \n   6'h2d : begin\n     core_10 = core_11;\n   end\n   7'b10x0xxx : begin\n     chip_7 = fsm_10;\n   end\n   default : begin \n     data_13 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_8 ) == ( 6'h2d ) |-> core_10 == core_11 ;endproperty \nproperty name: ( control_signal_8 ) == ( 7'b10x0xxx ) |-> chip_7 == fsm_10 ;endproperty \nproperty name; ( ( control_signal_8 ) != 6'h2d ) || ( control_signal_8 ) != 7'b10x0xxx ) ) |-> data_13 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_4 ) \n   7'h40 : begin\n     reg_9 = rst_14;\n   end\n   6'bxxxxxx : begin\n     rst_2 = tx_9;\n   end\n   7'b00xxx0x : begin\n     err_8 = chip_16;\n   end\n   5'b01010 : begin\n     tx_13 = fsm_13;\n   end\n   7'bxx11x00 : begin\n     reg_4 = err_3;\n   end\n   default : begin \n     data_1 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( end_address_4 ) == ( 7'h40 ) |-> reg_9 == rst_14 ;endproperty \nproperty name: ( end_address_4 ) == ( 6'bxxxxxx ) |-> rst_2 == tx_9 ;endproperty \nproperty name: ( end_address_4 ) == ( 7'b00xxx0x ) |-> err_8 == chip_16 ;endproperty \nproperty name: ( end_address_4 ) == ( 5'b01010 ) |-> tx_13 == fsm_13 ;endproperty \nproperty name: ( end_address_4 ) == ( 7'bxx11x00 ) |-> reg_4 == err_3 ;endproperty \nproperty name; ( ( end_address_4 ) != 7'h40 ) || ( ( end_address_4 ) != 6'bxxxxxx ) || ( ( end_address_4 ) != 7'b00xxx0x ) || ( ( end_address_4 ) != 5'b01010 ) || ( end_address_4 ) != 7'bxx11x00 ) ) |-> data_1 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_9 ) \n   rst_6 : begin\n     core_1 = err_5;\n   end\n   6'b111x11 : begin\n     reg_18 = core_8;\n   end\n   6'b01x101 : begin\n     err_5 = auth_11;\n   end\n   6'bx11100 : begin\n     fsm_12 = data_1;\n   end\n   6'b1xxx10 : begin\n     cfg_7 = chip_1;\n   end\n   default : begin \n     auth_2 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( command_status_9 ) == ( rst_6 ) |-> core_1 == err_5 ;endproperty \nproperty name: ( command_status_9 ) == ( 6'b111x11 ) |-> reg_18 == core_8 ;endproperty \nproperty name: ( command_status_9 ) == ( 6'b01x101 ) |-> err_5 == auth_11 ;endproperty \nproperty name: ( command_status_9 ) == ( 6'bx11100 ) |-> fsm_12 == data_1 ;endproperty \nproperty name: ( command_status_9 ) == ( 6'b1xxx10 ) |-> cfg_7 == chip_1 ;endproperty \nproperty name; ( ( command_status_9 ) != rst_6 ) || ( ( command_status_9 ) != 6'b111x11 ) || ( ( command_status_9 ) != 6'b01x101 ) || ( ( command_status_9 ) != 6'bx11100 ) || ( command_status_9 ) != 6'b1xxx10 ) ) |-> auth_2 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_8 ) \n   7'b10xx1x0 : begin\n     clk_12 = cfg_5;\n   end\n   7'b00x0xx1 : begin\n     err_18 = err_16;\n   end\n   7'b0101110 : begin\n     rst_3 = hw_19;\n   end\n   7'b00xxx11 : begin\n     hw_19 = reg_18;\n   end\n   default : begin \n     rst_8 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( status_register_8 ) == ( 7'b10xx1x0 ) |-> clk_12 == cfg_5 ;endproperty \nproperty name: ( status_register_8 ) == ( 7'b00x0xx1 ) |-> err_18 == err_16 ;endproperty \nproperty name: ( status_register_8 ) == ( 7'b0101110 ) |-> rst_3 == hw_19 ;endproperty \nproperty name: ( status_register_8 ) == ( 7'b00xxx11 ) |-> hw_19 == reg_18 ;endproperty \nproperty name; ( ( status_register_8 ) != 7'b10xx1x0 ) || ( ( status_register_8 ) != 7'b00x0xx1 ) || ( ( status_register_8 ) != 7'b0101110 ) || ( status_register_8 ) != 7'b00xxx11 ) ) |-> rst_8 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_15 ) \n   7'b1101110 : begin\n     cfg_9 = data_18;\n   end\n   default : begin \n     chip_6 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( read_data_15 ) == ( 7'b1101110 ) |-> cfg_9 == data_18 ;endproperty \nproperty name; ( read_data_15 ) != 7'b1101110 ) ) |-> chip_6 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_19 ) \n   7'bx0x0xxx : begin\n     tx_17 = clk_17;\n   end\n   fsm_5 : begin\n     reg_10 = err_4;\n   end\n   3'b110 : begin\n     cfg_1 = fsm_4;\n   end\n   7'b1xx0x0x : begin\n     rst_11 = data_9;\n   end\n   4'hf : begin\n     cfg_19 = tx_9;\n   end\n   default : begin \n     tx_5 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( data_control_19 ) == ( 7'bx0x0xxx ) |-> tx_17 == clk_17 ;endproperty \nproperty name: ( data_control_19 ) == ( fsm_5 ) |-> reg_10 == err_4 ;endproperty \nproperty name: ( data_control_19 ) == ( 3'b110 ) |-> cfg_1 == fsm_4 ;endproperty \nproperty name: ( data_control_19 ) == ( 7'b1xx0x0x ) |-> rst_11 == data_9 ;endproperty \nproperty name: ( data_control_19 ) == ( 4'hf ) |-> cfg_19 == tx_9 ;endproperty \nproperty name; ( ( data_control_19 ) != 7'bx0x0xxx ) || ( ( data_control_19 ) != fsm_5 ) || ( ( data_control_19 ) != 3'b110 ) || ( ( data_control_19 ) != 7'b1xx0x0x ) || ( data_control_19 ) != 4'hf ) ) |-> tx_5 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   5'bxx00x : begin\n     tx_5 = tx_13;\n   end\n   6'b000x01 : begin\n     cfg_4 = data_6;\n   end\n   default : begin \n     core_20 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 5'bxx00x ) |-> tx_5 == tx_13 ;endproperty \nproperty name: ( output_status_20 ) == ( 6'b000x01 ) |-> cfg_4 == data_6 ;endproperty \nproperty name; ( ( output_status_20 ) != 5'bxx00x ) || ( output_status_20 ) != 6'b000x01 ) ) |-> core_20 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_14 ) \n   6'bxx0x11 : begin\n     chip_18 = data_7;\n   end\n   default : begin \n     rx_1 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( read_data_14 ) == ( 6'bxx0x11 ) |-> chip_18 == data_7 ;endproperty \nproperty name; ( read_data_14 ) != 6'bxx0x11 ) ) |-> rx_1 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_2 ) \n   6'h1c : begin\n     core_8 = rx_6;\n   end\n   7'b0xxx1xx : begin\n     rst_1 = clk_1;\n   end\n   default : begin \n     sig_4 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_2 ) == ( 6'h1c ) |-> core_8 == rx_6 ;endproperty \nproperty name: ( input_ready_2 ) == ( 7'b0xxx1xx ) |-> rst_1 == clk_1 ;endproperty \nproperty name; ( ( input_ready_2 ) != 6'h1c ) || ( input_ready_2 ) != 7'b0xxx1xx ) ) |-> sig_4 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_11 ) \n   5'b01100 : begin\n     rst_9 = reg_9;\n   end\n   7'h44 : begin\n     err_7 = err_8;\n   end\n   6'b111001 : begin\n     data_20 = err_13;\n   end\n   default : begin \n     cfg_11 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( control_output_11 ) == ( 5'b01100 ) |-> rst_9 == reg_9 ;endproperty \nproperty name: ( control_output_11 ) == ( 7'h44 ) |-> err_7 == err_8 ;endproperty \nproperty name: ( control_output_11 ) == ( 6'b111001 ) |-> data_20 == err_13 ;endproperty \nproperty name; ( ( control_output_11 ) != 5'b01100 ) || ( ( control_output_11 ) != 7'h44 ) || ( control_output_11 ) != 6'b111001 ) ) |-> cfg_11 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_14 ) \n   6'b010000 : begin\n     sig_4 = rx_12;\n   end\n   default : begin \n     auth_14 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_14 ) == ( 6'b010000 ) |-> sig_4 == rx_12 ;endproperty \nproperty name; ( control_signal_14 ) != 6'b010000 ) ) |-> auth_14 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_9 ) \n   7'bx001000 : begin\n     hw_3 = err_11;\n   end\n   7'b10xx111 : begin\n     rst_5 = err_7;\n   end\n   7'b01101x0 : begin\n     rx_9 = cfg_18;\n   end\n   default : begin \n     reg_17 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_9 ) == ( 7'bx001000 ) |-> hw_3 == err_11 ;endproperty \nproperty name: ( control_register_status_status_9 ) == ( 7'b10xx111 ) |-> rst_5 == err_7 ;endproperty \nproperty name: ( control_register_status_status_9 ) == ( 7'b01101x0 ) |-> rx_9 == cfg_18 ;endproperty \nproperty name; ( ( control_register_status_status_9 ) != 7'bx001000 ) || ( ( control_register_status_status_9 ) != 7'b10xx111 ) || ( control_register_status_status_9 ) != 7'b01101x0 ) ) |-> reg_17 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   7'bx111000 : begin\n     clk_4 = cfg_17;\n   end\n   7'h2 : begin\n     reg_12 = tx_2;\n   end\n   6'b01xx10 : begin\n     reg_20 = clk_2;\n   end\n   6'b01x0x1 : begin\n     data_4 = err_7;\n   end\n   6'h10 : begin\n     fsm_5 = chip_6;\n   end\n   default : begin \n     fsm_11 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_20 ) == ( 7'bx111000 ) |-> clk_4 == cfg_17 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 7'h2 ) |-> reg_12 == tx_2 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 6'b01xx10 ) |-> reg_20 == clk_2 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 6'b01x0x1 ) |-> data_4 == err_7 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 6'h10 ) |-> fsm_5 == chip_6 ;endproperty \nproperty name; ( ( status_register_status_20 ) != 7'bx111000 ) || ( ( status_register_status_20 ) != 7'h2 ) || ( ( status_register_status_20 ) != 6'b01xx10 ) || ( ( status_register_status_20 ) != 6'b01x0x1 ) || ( status_register_status_20 ) != 6'h10 ) ) |-> fsm_11 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_11 ) \n   4'b0100 : begin\n     chip_9 = data_7;\n   end\n   7'h34 : begin\n     auth_10 = clk_12;\n   end\n   7'bxx0xxx1 : begin\n     sig_5 = sig_9;\n   end\n   default : begin \n     sig_15 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_11 ) == ( 4'b0100 ) |-> chip_9 == data_7 ;endproperty \nproperty name: ( data_buffer_status_11 ) == ( 7'h34 ) |-> auth_10 == clk_12 ;endproperty \nproperty name: ( data_buffer_status_11 ) == ( 7'bxx0xxx1 ) |-> sig_5 == sig_9 ;endproperty \nproperty name; ( ( data_buffer_status_11 ) != 4'b0100 ) || ( ( data_buffer_status_11 ) != 7'h34 ) || ( data_buffer_status_11 ) != 7'bxx0xxx1 ) ) |-> sig_15 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   7'h2d : begin\n     tx_12 = auth_8;\n   end\n   3'bxx1 : begin\n     clk_20 = sig_4;\n   end\n   default : begin \n     data_17 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_9 ) == ( 7'h2d ) |-> tx_12 == auth_8 ;endproperty \nproperty name: ( status_output_buffer_9 ) == ( 3'bxx1 ) |-> clk_20 == sig_4 ;endproperty \nproperty name; ( ( status_output_buffer_9 ) != 7'h2d ) || ( status_output_buffer_9 ) != 3'bxx1 ) ) |-> data_17 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_20 ) \n   7'b101101x : begin\n     clk_18 = clk_2;\n   end\n   6'b110111 : begin\n     tx_13 = rst_6;\n   end\n   7'bxx011x1 : begin\n     hw_9 = auth_16;\n   end\n   default : begin \n     data_20 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_20 ) == ( 7'b101101x ) |-> clk_18 == clk_2 ;endproperty \nproperty name: ( acknowledge_20 ) == ( 6'b110111 ) |-> tx_13 == rst_6 ;endproperty \nproperty name: ( acknowledge_20 ) == ( 7'bxx011x1 ) |-> hw_9 == auth_16 ;endproperty \nproperty name; ( ( acknowledge_20 ) != 7'b101101x ) || ( ( acknowledge_20 ) != 6'b110111 ) || ( acknowledge_20 ) != 7'bxx011x1 ) ) |-> data_20 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_16 ) \n   5'bx0xx0 : begin\n     rx_8 = tx_19;\n   end\n   default : begin \n     err_9 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( address_register_16 ) == ( 5'bx0xx0 ) |-> rx_8 == tx_19 ;endproperty \nproperty name; ( address_register_16 ) != 5'bx0xx0 ) ) |-> err_9 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_11 ) \n   6'b000011 : begin\n     data_8 = clk_2;\n   end\n   6'b0x1x01 : begin\n     auth_16 = auth_3;\n   end\n   7'b1000000 : begin\n     data_2 = rx_19;\n   end\n   default : begin \n     err_20 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_11 ) == ( 6'b000011 ) |-> data_8 == clk_2 ;endproperty \nproperty name: ( valid_input_11 ) == ( 6'b0x1x01 ) |-> auth_16 == auth_3 ;endproperty \nproperty name: ( valid_input_11 ) == ( 7'b1000000 ) |-> data_2 == rx_19 ;endproperty \nproperty name; ( ( valid_input_11 ) != 6'b000011 ) || ( ( valid_input_11 ) != 6'b0x1x01 ) || ( valid_input_11 ) != 7'b1000000 ) ) |-> err_20 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   reg_5 : begin\n     err_18 = fsm_6;\n   end\n   default : begin \n     core_7 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_18 ) == ( reg_5 ) |-> err_18 == fsm_6 ;endproperty \nproperty name; ( transfer_complete_18 ) != reg_5 ) ) |-> core_7 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_17 ) \n   rx_13 : begin\n     tx_10 = rst_15;\n   end\n   6'bxx1xx1 : begin\n     err_20 = tx_11;\n   end\n   2'h0 : begin\n     chip_19 = auth_17;\n   end\n   7'b1101xx0 : begin\n     data_6 = auth_3;\n   end\n   7'bxxxxx0x : begin\n     rst_19 = hw_13;\n   end\n   default : begin \n     tx_1 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_17 ) == ( rx_13 ) |-> tx_10 == rst_15 ;endproperty \nproperty name: ( start_signal_17 ) == ( 6'bxx1xx1 ) |-> err_20 == tx_11 ;endproperty \nproperty name: ( start_signal_17 ) == ( 2'h0 ) |-> chip_19 == auth_17 ;endproperty \nproperty name: ( start_signal_17 ) == ( 7'b1101xx0 ) |-> data_6 == auth_3 ;endproperty \nproperty name: ( start_signal_17 ) == ( 7'bxxxxx0x ) |-> rst_19 == hw_13 ;endproperty \nproperty name; ( ( start_signal_17 ) != rx_13 ) || ( ( start_signal_17 ) != 6'bxx1xx1 ) || ( ( start_signal_17 ) != 2'h0 ) || ( ( start_signal_17 ) != 7'b1101xx0 ) || ( start_signal_17 ) != 7'bxxxxx0x ) ) |-> tx_1 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_2 ) \n   7'bx0x0xx1 : begin\n     hw_11 = cfg_6;\n   end\n   7'bxx11x00 : begin\n     data_9 = rst_11;\n   end\n   7'b0xx101x : begin\n     fsm_9 = fsm_4;\n   end\n   5'b00x01 : begin\n     rst_4 = tx_13;\n   end\n   7'h7x : begin\n     auth_6 = reg_17;\n   end\n   default : begin \n     rx_20 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( input_data_2 ) == ( 7'bx0x0xx1 ) |-> hw_11 == cfg_6 ;endproperty \nproperty name: ( input_data_2 ) == ( 7'bxx11x00 ) |-> data_9 == rst_11 ;endproperty \nproperty name: ( input_data_2 ) == ( 7'b0xx101x ) |-> fsm_9 == fsm_4 ;endproperty \nproperty name: ( input_data_2 ) == ( 5'b00x01 ) |-> rst_4 == tx_13 ;endproperty \nproperty name: ( input_data_2 ) == ( 7'h7x ) |-> auth_6 == reg_17 ;endproperty \nproperty name; ( ( input_data_2 ) != 7'bx0x0xx1 ) || ( ( input_data_2 ) != 7'bxx11x00 ) || ( ( input_data_2 ) != 7'b0xx101x ) || ( ( input_data_2 ) != 5'b00x01 ) || ( input_data_2 ) != 7'h7x ) ) |-> rx_20 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_10 ) \n   6'b1xxx0x : begin\n     sig_18 = auth_18;\n   end\n   7'b0x00x10 : begin\n     chip_6 = auth_9;\n   end\n   6'bx1xx0x : begin\n     cfg_4 = err_20;\n   end\n   7'b1000011 : begin\n     err_20 = reg_19;\n   end\n   default : begin \n     rst_14 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_10 ) == ( 6'b1xxx0x ) |-> sig_18 == auth_18 ;endproperty \nproperty name: ( data_status_register_10 ) == ( 7'b0x00x10 ) |-> chip_6 == auth_9 ;endproperty \nproperty name: ( data_status_register_10 ) == ( 6'bx1xx0x ) |-> cfg_4 == err_20 ;endproperty \nproperty name: ( data_status_register_10 ) == ( 7'b1000011 ) |-> err_20 == reg_19 ;endproperty \nproperty name; ( ( data_status_register_10 ) != 6'b1xxx0x ) || ( ( data_status_register_10 ) != 7'b0x00x10 ) || ( ( data_status_register_10 ) != 6'bx1xx0x ) || ( data_status_register_10 ) != 7'b1000011 ) ) |-> rst_14 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   3'h6 : begin\n     tx_19 = data_5;\n   end\n   7'bx10xx0x : begin\n     hw_10 = core_1;\n   end\n   default : begin \n     clk_6 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_17 ) == ( 3'h6 ) |-> tx_19 == data_5 ;endproperty \nproperty name: ( ready_signal_17 ) == ( 7'bx10xx0x ) |-> hw_10 == core_1 ;endproperty \nproperty name; ( ( ready_signal_17 ) != 3'h6 ) || ( ready_signal_17 ) != 7'bx10xx0x ) ) |-> clk_6 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   6'b00x101 : begin\n     err_1 = reg_11;\n   end\n   7'b111010x : begin\n     data_11 = fsm_18;\n   end\n   7'bx01xx0x : begin\n     reg_15 = cfg_14;\n   end\n   6'b1011xx : begin\n     tx_19 = reg_15;\n   end\n   default : begin \n     clk_9 = hw_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_8 ) == ( 6'b00x101 ) |-> err_1 == reg_11 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'b111010x ) |-> data_11 == fsm_18 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'bx01xx0x ) |-> reg_15 == cfg_14 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 6'b1011xx ) |-> tx_19 == reg_15 ;endproperty \nproperty name; ( ( interrupt_control_status_8 ) != 6'b00x101 ) || ( ( interrupt_control_status_8 ) != 7'b111010x ) || ( ( interrupt_control_status_8 ) != 7'bx01xx0x ) || ( interrupt_control_status_8 ) != 6'b1011xx ) ) |-> clk_9 == hw_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_4 ) \n   6'bx10110 : begin\n     reg_8 = chip_1;\n   end\n   default : begin \n     fsm_2 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( result_register_4 ) == ( 6'bx10110 ) |-> reg_8 == chip_1 ;endproperty \nproperty name; ( result_register_4 ) != 6'bx10110 ) ) |-> fsm_2 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_11 ) \n   7'bxx1x1xx : begin\n     err_4 = rst_19;\n   end\n   7'bxx0xxxx : begin\n     hw_14 = sig_12;\n   end\n   4'b11x0 : begin\n     rst_19 = sig_14;\n   end\n   3'bx01 : begin\n     data_6 = chip_15;\n   end\n   default : begin \n     hw_10 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_11 ) == ( 7'bxx1x1xx ) |-> err_4 == rst_19 ;endproperty \nproperty name: ( start_bit_11 ) == ( 7'bxx0xxxx ) |-> hw_14 == sig_12 ;endproperty \nproperty name: ( start_bit_11 ) == ( 4'b11x0 ) |-> rst_19 == sig_14 ;endproperty \nproperty name: ( start_bit_11 ) == ( 3'bx01 ) |-> data_6 == chip_15 ;endproperty \nproperty name; ( ( start_bit_11 ) != 7'bxx1x1xx ) || ( ( start_bit_11 ) != 7'bxx0xxxx ) || ( ( start_bit_11 ) != 4'b11x0 ) || ( start_bit_11 ) != 3'bx01 ) ) |-> hw_10 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_3 ) \n   6'b111x1x : begin\n     tx_10 = hw_16;\n   end\n   default : begin \n     err_11 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( address_register_3 ) == ( 6'b111x1x ) |-> tx_10 == hw_16 ;endproperty \nproperty name; ( address_register_3 ) != 6'b111x1x ) ) |-> err_11 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_17 ) \n   7'bx00100x : begin\n     sig_14 = hw_11;\n   end\n   5'b0x01x : begin\n     clk_4 = rst_15;\n   end\n   7'h3e : begin\n     rst_8 = err_3;\n   end\n   default : begin \n     hw_7 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( start_address_17 ) == ( 7'bx00100x ) |-> sig_14 == hw_11 ;endproperty \nproperty name: ( start_address_17 ) == ( 5'b0x01x ) |-> clk_4 == rst_15 ;endproperty \nproperty name: ( start_address_17 ) == ( 7'h3e ) |-> rst_8 == err_3 ;endproperty \nproperty name; ( ( start_address_17 ) != 7'bx00100x ) || ( ( start_address_17 ) != 5'b0x01x ) || ( start_address_17 ) != 7'h3e ) ) |-> hw_7 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_10 ) \n   6'h19 : begin\n     chip_9 = reg_20;\n   end\n   5'hxb : begin\n     rst_8 = tx_12;\n   end\n   default : begin \n     reg_12 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_10 ) == ( 6'h19 ) |-> chip_9 == reg_20 ;endproperty \nproperty name: ( status_output_buffer_10 ) == ( 5'hxb ) |-> rst_8 == tx_12 ;endproperty \nproperty name; ( ( status_output_buffer_10 ) != 6'h19 ) || ( status_output_buffer_10 ) != 5'hxb ) ) |-> reg_12 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   6'h9 : begin\n     sig_14 = tx_8;\n   end\n   7'he : begin\n     chip_6 = sig_9;\n   end\n   7'b0000001 : begin\n     rst_6 = err_7;\n   end\n   5'b00x00 : begin\n     tx_7 = rx_12;\n   end\n   6'h24 : begin\n     reg_16 = cfg_8;\n   end\n   default : begin \n     reg_10 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_16 ) == ( 6'h9 ) |-> sig_14 == tx_8 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 7'he ) |-> chip_6 == sig_9 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 7'b0000001 ) |-> rst_6 == err_7 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 5'b00x00 ) |-> tx_7 == rx_12 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 6'h24 ) |-> reg_16 == cfg_8 ;endproperty \nproperty name; ( ( busy_signal_16 ) != 6'h9 ) || ( ( busy_signal_16 ) != 7'he ) || ( ( busy_signal_16 ) != 7'b0000001 ) || ( ( busy_signal_16 ) != 5'b00x00 ) || ( busy_signal_16 ) != 6'h24 ) ) |-> reg_10 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_2 ) \n   7'b1001100 : begin\n     fsm_3 = sig_9;\n   end\n   default : begin \n     core_12 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( status_control_2 ) == ( 7'b1001100 ) |-> fsm_3 == sig_9 ;endproperty \nproperty name; ( status_control_2 ) != 7'b1001100 ) ) |-> core_12 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_9 ) \n   6'b100x01 : begin\n     rst_5 = auth_15;\n   end\n   7'b1101111 : begin\n     chip_20 = cfg_18;\n   end\n   7'bx0010x1 : begin\n     clk_6 = chip_4;\n   end\n   7'bxx00101 : begin\n     hw_9 = sig_17;\n   end\n   default : begin \n     fsm_20 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_9 ) == ( 6'b100x01 ) |-> rst_5 == auth_15 ;endproperty \nproperty name: ( control_status_9 ) == ( 7'b1101111 ) |-> chip_20 == cfg_18 ;endproperty \nproperty name: ( control_status_9 ) == ( 7'bx0010x1 ) |-> clk_6 == chip_4 ;endproperty \nproperty name: ( control_status_9 ) == ( 7'bxx00101 ) |-> hw_9 == sig_17 ;endproperty \nproperty name; ( ( control_status_9 ) != 6'b100x01 ) || ( ( control_status_9 ) != 7'b1101111 ) || ( ( control_status_9 ) != 7'bx0010x1 ) || ( control_status_9 ) != 7'bxx00101 ) ) |-> fsm_20 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_3 ) \n   6'b011110 : begin\n     core_17 = tx_9;\n   end\n   7'b00xxx00 : begin\n     fsm_14 = cfg_5;\n   end\n   6'b10010x : begin\n     sig_10 = cfg_6;\n   end\n   6'b0x0x10 : begin\n     fsm_17 = reg_9;\n   end\n   default : begin \n     fsm_3 = tx_7;\n   end\nendcase",
        "Assertion": "property name: ( command_status_3 ) == ( 6'b011110 ) |-> core_17 == tx_9 ;endproperty \nproperty name: ( command_status_3 ) == ( 7'b00xxx00 ) |-> fsm_14 == cfg_5 ;endproperty \nproperty name: ( command_status_3 ) == ( 6'b10010x ) |-> sig_10 == cfg_6 ;endproperty \nproperty name: ( command_status_3 ) == ( 6'b0x0x10 ) |-> fsm_17 == reg_9 ;endproperty \nproperty name; ( ( command_status_3 ) != 6'b011110 ) || ( ( command_status_3 ) != 7'b00xxx00 ) || ( ( command_status_3 ) != 6'b10010x ) || ( command_status_3 ) != 6'b0x0x10 ) ) |-> fsm_3 == tx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   5'bxxx1x : begin\n     rx_5 = chip_17;\n   end\n   7'h18 : begin\n     cfg_19 = sig_10;\n   end\n   7'h5c : begin\n     tx_18 = chip_15;\n   end\n   default : begin \n     fsm_6 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_8 ) == ( 5'bxxx1x ) |-> rx_5 == chip_17 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'h18 ) |-> cfg_19 == sig_10 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'h5c ) |-> tx_18 == chip_15 ;endproperty \nproperty name; ( ( interrupt_control_status_8 ) != 5'bxxx1x ) || ( ( interrupt_control_status_8 ) != 7'h18 ) || ( interrupt_control_status_8 ) != 7'h5c ) ) |-> fsm_6 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_12 ) \n   7'b00x110x : begin\n     sig_19 = data_12;\n   end\n   7'b0010000 : begin\n     sig_1 = err_18;\n   end\n   4'b1000 : begin\n     rst_10 = rst_13;\n   end\n   6'b101x1x : begin\n     reg_9 = auth_19;\n   end\n   6'b01x0x1 : begin\n     err_17 = rst_10;\n   end\n   default : begin \n     err_2 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_12 ) == ( 7'b00x110x ) |-> sig_19 == data_12 ;endproperty \nproperty name: ( data_register_status_12 ) == ( 7'b0010000 ) |-> sig_1 == err_18 ;endproperty \nproperty name: ( data_register_status_12 ) == ( 4'b1000 ) |-> rst_10 == rst_13 ;endproperty \nproperty name: ( data_register_status_12 ) == ( 6'b101x1x ) |-> reg_9 == auth_19 ;endproperty \nproperty name: ( data_register_status_12 ) == ( 6'b01x0x1 ) |-> err_17 == rst_10 ;endproperty \nproperty name; ( ( data_register_status_12 ) != 7'b00x110x ) || ( ( data_register_status_12 ) != 7'b0010000 ) || ( ( data_register_status_12 ) != 4'b1000 ) || ( ( data_register_status_12 ) != 6'b101x1x ) || ( data_register_status_12 ) != 6'b01x0x1 ) ) |-> err_2 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_12 ) \n   7'b1101111 : begin\n     chip_9 = chip_18;\n   end\n   7'b01x0xx1 : begin\n     clk_12 = err_18;\n   end\n   err_12 : begin\n     chip_13 = cfg_3;\n   end\n   5'bx101x : begin\n     fsm_16 = fsm_9;\n   end\n   default : begin \n     rx_13 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( command_status_12 ) == ( 7'b1101111 ) |-> chip_9 == chip_18 ;endproperty \nproperty name: ( command_status_12 ) == ( 7'b01x0xx1 ) |-> clk_12 == err_18 ;endproperty \nproperty name: ( command_status_12 ) == ( err_12 ) |-> chip_13 == cfg_3 ;endproperty \nproperty name: ( command_status_12 ) == ( 5'bx101x ) |-> fsm_16 == fsm_9 ;endproperty \nproperty name; ( ( command_status_12 ) != 7'b1101111 ) || ( ( command_status_12 ) != 7'b01x0xx1 ) || ( ( command_status_12 ) != err_12 ) || ( command_status_12 ) != 5'bx101x ) ) |-> rx_13 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_19 ) \n   data_15 : begin\n     fsm_3 = rx_1;\n   end\n   7'b110x001 : begin\n     reg_3 = rst_1;\n   end\n   5'b1x001 : begin\n     rx_11 = rst_8;\n   end\n   default : begin \n     fsm_18 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_19 ) == ( data_15 ) |-> fsm_3 == rx_1 ;endproperty \nproperty name: ( operation_status_19 ) == ( 7'b110x001 ) |-> reg_3 == rst_1 ;endproperty \nproperty name: ( operation_status_19 ) == ( 5'b1x001 ) |-> rx_11 == rst_8 ;endproperty \nproperty name; ( ( operation_status_19 ) != data_15 ) || ( ( operation_status_19 ) != 7'b110x001 ) || ( operation_status_19 ) != 5'b1x001 ) ) |-> fsm_18 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_12 ) \n   5'b00100 : begin\n     err_16 = hw_12;\n   end\n   7'bx011x00 : begin\n     core_19 = reg_12;\n   end\n   6'bxx1x0x : begin\n     data_3 = hw_1;\n   end\n   7'h6d : begin\n     rx_17 = auth_18;\n   end\n   6'bxx1xx1 : begin\n     chip_13 = clk_1;\n   end\n   default : begin \n     hw_4 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( control_register_12 ) == ( 5'b00100 ) |-> err_16 == hw_12 ;endproperty \nproperty name: ( control_register_12 ) == ( 7'bx011x00 ) |-> core_19 == reg_12 ;endproperty \nproperty name: ( control_register_12 ) == ( 6'bxx1x0x ) |-> data_3 == hw_1 ;endproperty \nproperty name: ( control_register_12 ) == ( 7'h6d ) |-> rx_17 == auth_18 ;endproperty \nproperty name: ( control_register_12 ) == ( 6'bxx1xx1 ) |-> chip_13 == clk_1 ;endproperty \nproperty name; ( ( control_register_12 ) != 5'b00100 ) || ( ( control_register_12 ) != 7'bx011x00 ) || ( ( control_register_12 ) != 6'bxx1x0x ) || ( ( control_register_12 ) != 7'h6d ) || ( control_register_12 ) != 6'bxx1xx1 ) ) |-> hw_4 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_15 ) \n   6'bx01100 : begin\n     hw_19 = sig_13;\n   end\n   6'b1x0xxx : begin\n     sig_16 = hw_4;\n   end\n   7'bxx1x0xx : begin\n     err_17 = core_3;\n   end\n   default : begin \n     tx_4 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_15 ) == ( 6'bx01100 ) |-> hw_19 == sig_13 ;endproperty \nproperty name: ( data_status_15 ) == ( 6'b1x0xxx ) |-> sig_16 == hw_4 ;endproperty \nproperty name: ( data_status_15 ) == ( 7'bxx1x0xx ) |-> err_17 == core_3 ;endproperty \nproperty name; ( ( data_status_15 ) != 6'bx01100 ) || ( ( data_status_15 ) != 6'b1x0xxx ) || ( data_status_15 ) != 7'bxx1x0xx ) ) |-> tx_4 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   7'b0x1x000 : begin\n     chip_12 = data_2;\n   end\n   6'bx000x0 : begin\n     rx_18 = tx_12;\n   end\n   7'b0xx1x0x : begin\n     data_13 = fsm_8;\n   end\n   default : begin \n     err_15 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_2 ) == ( 7'b0x1x000 ) |-> chip_12 == data_2 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 6'bx000x0 ) |-> rx_18 == tx_12 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'b0xx1x0x ) |-> data_13 == fsm_8 ;endproperty \nproperty name; ( ( output_buffer_status_2 ) != 7'b0x1x000 ) || ( ( output_buffer_status_2 ) != 6'bx000x0 ) || ( output_buffer_status_2 ) != 7'b0xx1x0x ) ) |-> err_15 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_10 ) \n   6'b11x1xx : begin\n     rst_7 = core_19;\n   end\n   6'bx0x110 : begin\n     rx_2 = tx_2;\n   end\n   default : begin \n     sig_15 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_10 ) == ( 6'b11x1xx ) |-> rst_7 == core_19 ;endproperty \nproperty name: ( interrupt_enable_10 ) == ( 6'bx0x110 ) |-> rx_2 == tx_2 ;endproperty \nproperty name; ( ( interrupt_enable_10 ) != 6'b11x1xx ) || ( interrupt_enable_10 ) != 6'bx0x110 ) ) |-> sig_15 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_19 ) \n   7'b00100x0 : begin\n     clk_5 = clk_15;\n   end\n   5'bxxxx0 : begin\n     fsm_15 = fsm_19;\n   end\n   7'bx10x1xx : begin\n     data_20 = fsm_7;\n   end\n   default : begin \n     hw_16 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_19 ) == ( 7'b00100x0 ) |-> clk_5 == clk_15 ;endproperty \nproperty name: ( input_buffer_19 ) == ( 5'bxxxx0 ) |-> fsm_15 == fsm_19 ;endproperty \nproperty name: ( input_buffer_19 ) == ( 7'bx10x1xx ) |-> data_20 == fsm_7 ;endproperty \nproperty name; ( ( input_buffer_19 ) != 7'b00100x0 ) || ( ( input_buffer_19 ) != 5'bxxxx0 ) || ( input_buffer_19 ) != 7'bx10x1xx ) ) |-> hw_16 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_11 ) \n   7'h1a : begin\n     data_11 = rx_2;\n   end\n   default : begin \n     fsm_3 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( input_register_11 ) == ( 7'h1a ) |-> data_11 == rx_2 ;endproperty \nproperty name; ( input_register_11 ) != 7'h1a ) ) |-> fsm_3 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_8 ) \n   6'b101x1x : begin\n     rst_10 = chip_17;\n   end\n   default : begin \n     rst_4 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( read_data_8 ) == ( 6'b101x1x ) |-> rst_10 == chip_17 ;endproperty \nproperty name; ( read_data_8 ) != 6'b101x1x ) ) |-> rst_4 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_13 ) \n   7'h58 : begin\n     cfg_16 = sig_6;\n   end\n   default : begin \n     clk_11 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( output_data_13 ) == ( 7'h58 ) |-> cfg_16 == sig_6 ;endproperty \nproperty name; ( output_data_13 ) != 7'h58 ) ) |-> clk_11 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_15 ) \n   5'b1xx00 : begin\n     rst_19 = clk_8;\n   end\n   7'b0x0101x : begin\n     chip_3 = reg_12;\n   end\n   5'bx1101 : begin\n     auth_10 = err_11;\n   end\n   default : begin \n     cfg_14 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_15 ) == ( 5'b1xx00 ) |-> rst_19 == clk_8 ;endproperty \nproperty name: ( flag_control_15 ) == ( 7'b0x0101x ) |-> chip_3 == reg_12 ;endproperty \nproperty name: ( flag_control_15 ) == ( 5'bx1101 ) |-> auth_10 == err_11 ;endproperty \nproperty name; ( ( flag_control_15 ) != 5'b1xx00 ) || ( ( flag_control_15 ) != 7'b0x0101x ) || ( flag_control_15 ) != 5'bx1101 ) ) |-> cfg_14 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_3 ) \n   6'bx1011x : begin\n     tx_6 = sig_18;\n   end\n   6'bx0x010 : begin\n     clk_7 = rst_6;\n   end\n   7'bx100011 : begin\n     clk_2 = auth_7;\n   end\n   3'h5 : begin\n     fsm_1 = sig_8;\n   end\n   default : begin \n     data_15 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( control_output_3 ) == ( 6'bx1011x ) |-> tx_6 == sig_18 ;endproperty \nproperty name: ( control_output_3 ) == ( 6'bx0x010 ) |-> clk_7 == rst_6 ;endproperty \nproperty name: ( control_output_3 ) == ( 7'bx100011 ) |-> clk_2 == auth_7 ;endproperty \nproperty name: ( control_output_3 ) == ( 3'h5 ) |-> fsm_1 == sig_8 ;endproperty \nproperty name; ( ( control_output_3 ) != 6'bx1011x ) || ( ( control_output_3 ) != 6'bx0x010 ) || ( ( control_output_3 ) != 7'bx100011 ) || ( control_output_3 ) != 3'h5 ) ) |-> data_15 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_15 ) \n   6'b010001 : begin\n     fsm_20 = clk_17;\n   end\n   default : begin \n     reg_19 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( command_word_15 ) == ( 6'b010001 ) |-> fsm_20 == clk_17 ;endproperty \nproperty name; ( command_word_15 ) != 6'b010001 ) ) |-> reg_19 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_1 ) \n   6'h21 : begin\n     chip_9 = hw_18;\n   end\n   7'h5x : begin\n     clk_18 = cfg_3;\n   end\n   7'bxxx1x0x : begin\n     err_12 = clk_12;\n   end\n   cfg_4 : begin\n     err_14 = fsm_6;\n   end\n   7'b000100x : begin\n     reg_2 = err_10;\n   end\n   default : begin \n     core_2 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( command_status_1 ) == ( 6'h21 ) |-> chip_9 == hw_18 ;endproperty \nproperty name: ( command_status_1 ) == ( 7'h5x ) |-> clk_18 == cfg_3 ;endproperty \nproperty name: ( command_status_1 ) == ( 7'bxxx1x0x ) |-> err_12 == clk_12 ;endproperty \nproperty name: ( command_status_1 ) == ( cfg_4 ) |-> err_14 == fsm_6 ;endproperty \nproperty name: ( command_status_1 ) == ( 7'b000100x ) |-> reg_2 == err_10 ;endproperty \nproperty name; ( ( command_status_1 ) != 6'h21 ) || ( ( command_status_1 ) != 7'h5x ) || ( ( command_status_1 ) != 7'bxxx1x0x ) || ( ( command_status_1 ) != cfg_4 ) || ( command_status_1 ) != 7'b000100x ) ) |-> core_2 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_12 ) \n   7'b0111xx1 : begin\n     rx_11 = data_17;\n   end\n   7'h1c : begin\n     hw_6 = core_7;\n   end\n   7'b1x10xxx : begin\n     err_20 = sig_13;\n   end\n   6'bx1010x : begin\n     clk_13 = tx_16;\n   end\n   7'b0xxxx0x : begin\n     rx_14 = auth_1;\n   end\n   default : begin \n     data_5 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( counter_12 ) == ( 7'b0111xx1 ) |-> rx_11 == data_17 ;endproperty \nproperty name: ( counter_12 ) == ( 7'h1c ) |-> hw_6 == core_7 ;endproperty \nproperty name: ( counter_12 ) == ( 7'b1x10xxx ) |-> err_20 == sig_13 ;endproperty \nproperty name: ( counter_12 ) == ( 6'bx1010x ) |-> clk_13 == tx_16 ;endproperty \nproperty name: ( counter_12 ) == ( 7'b0xxxx0x ) |-> rx_14 == auth_1 ;endproperty \nproperty name; ( ( counter_12 ) != 7'b0111xx1 ) || ( ( counter_12 ) != 7'h1c ) || ( ( counter_12 ) != 7'b1x10xxx ) || ( ( counter_12 ) != 6'bx1010x ) || ( counter_12 ) != 7'b0xxxx0x ) ) |-> data_5 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_8 ) \n   7'bx01x0xx : begin\n     rst_11 = rx_9;\n   end\n   4'b00x0 : begin\n     hw_16 = fsm_17;\n   end\n   default : begin \n     rst_15 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( output_status_8 ) == ( 7'bx01x0xx ) |-> rst_11 == rx_9 ;endproperty \nproperty name: ( output_status_8 ) == ( 4'b00x0 ) |-> hw_16 == fsm_17 ;endproperty \nproperty name; ( ( output_status_8 ) != 7'bx01x0xx ) || ( output_status_8 ) != 4'b00x0 ) ) |-> rst_15 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_4 ) \n   data_20 : begin\n     chip_16 = hw_8;\n   end\n   7'b11xx0x1 : begin\n     rst_15 = clk_16;\n   end\n   5'b11101 : begin\n     sig_13 = tx_10;\n   end\n   default : begin \n     sig_16 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( data_in_4 ) == ( data_20 ) |-> chip_16 == hw_8 ;endproperty \nproperty name: ( data_in_4 ) == ( 7'b11xx0x1 ) |-> rst_15 == clk_16 ;endproperty \nproperty name: ( data_in_4 ) == ( 5'b11101 ) |-> sig_13 == tx_10 ;endproperty \nproperty name; ( ( data_in_4 ) != data_20 ) || ( ( data_in_4 ) != 7'b11xx0x1 ) || ( data_in_4 ) != 5'b11101 ) ) |-> sig_16 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   5'bx0101 : begin\n     auth_20 = fsm_9;\n   end\n   7'b1xxx1x1 : begin\n     clk_13 = rx_4;\n   end\n   7'b01xx010 : begin\n     rx_8 = sig_8;\n   end\n   default : begin \n     core_12 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 5'bx0101 ) |-> auth_20 == fsm_9 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b1xxx1x1 ) |-> clk_13 == rx_4 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b01xx010 ) |-> rx_8 == sig_8 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 5'bx0101 ) || ( ( instruction_buffer_5 ) != 7'b1xxx1x1 ) || ( instruction_buffer_5 ) != 7'b01xx010 ) ) |-> core_12 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_20 ) \n   3'h5 : begin\n     sig_2 = data_6;\n   end\n   7'ha : begin\n     core_7 = hw_19;\n   end\n   4'h6 : begin\n     cfg_1 = core_3;\n   end\n   default : begin \n     err_14 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( address_20 ) == ( 3'h5 ) |-> sig_2 == data_6 ;endproperty \nproperty name: ( address_20 ) == ( 7'ha ) |-> core_7 == hw_19 ;endproperty \nproperty name: ( address_20 ) == ( 4'h6 ) |-> cfg_1 == core_3 ;endproperty \nproperty name; ( ( address_20 ) != 3'h5 ) || ( ( address_20 ) != 7'ha ) || ( address_20 ) != 4'h6 ) ) |-> err_14 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_17 ) \n   6'bxx11xx : begin\n     sig_20 = reg_2;\n   end\n   6'bxx00x0 : begin\n     clk_11 = cfg_16;\n   end\n   default : begin \n     rst_2 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_17 ) == ( 6'bxx11xx ) |-> sig_20 == reg_2 ;endproperty \nproperty name: ( data_control_status_17 ) == ( 6'bxx00x0 ) |-> clk_11 == cfg_16 ;endproperty \nproperty name; ( ( data_control_status_17 ) != 6'bxx11xx ) || ( data_control_status_17 ) != 6'bxx00x0 ) ) |-> rst_2 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_7 ) \n   7'b01101x0 : begin\n     auth_6 = core_7;\n   end\n   4'hd : begin\n     clk_16 = rst_6;\n   end\n   7'h11 : begin\n     fsm_2 = core_9;\n   end\n   default : begin \n     rx_18 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( end_address_7 ) == ( 7'b01101x0 ) |-> auth_6 == core_7 ;endproperty \nproperty name: ( end_address_7 ) == ( 4'hd ) |-> clk_16 == rst_6 ;endproperty \nproperty name: ( end_address_7 ) == ( 7'h11 ) |-> fsm_2 == core_9 ;endproperty \nproperty name; ( ( end_address_7 ) != 7'b01101x0 ) || ( ( end_address_7 ) != 4'hd ) || ( end_address_7 ) != 7'h11 ) ) |-> rx_18 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   7'bx1xx01x : begin\n     fsm_11 = auth_5;\n   end\n   4'b00x0 : begin\n     reg_19 = tx_15;\n   end\n   default : begin \n     auth_16 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_11 ) == ( 7'bx1xx01x ) |-> fsm_11 == auth_5 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 4'b00x0 ) |-> reg_19 == tx_15 ;endproperty \nproperty name; ( ( transfer_complete_11 ) != 7'bx1xx01x ) || ( transfer_complete_11 ) != 4'b00x0 ) ) |-> auth_16 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_16 ) \n   7'b01101xx : begin\n     rst_4 = auth_17;\n   end\n   7'b1001111 : begin\n     reg_8 = tx_7;\n   end\n   3'h5 : begin\n     hw_2 = tx_5;\n   end\n   3'b101 : begin\n     data_19 = core_14;\n   end\n   7'b01xxxx0 : begin\n     chip_7 = reg_20;\n   end\n   default : begin \n     reg_12 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_16 ) == ( 7'b01101xx ) |-> rst_4 == auth_17 ;endproperty \nproperty name: ( read_enable_16 ) == ( 7'b1001111 ) |-> reg_8 == tx_7 ;endproperty \nproperty name: ( read_enable_16 ) == ( 3'h5 ) |-> hw_2 == tx_5 ;endproperty \nproperty name: ( read_enable_16 ) == ( 3'b101 ) |-> data_19 == core_14 ;endproperty \nproperty name: ( read_enable_16 ) == ( 7'b01xxxx0 ) |-> chip_7 == reg_20 ;endproperty \nproperty name; ( ( read_enable_16 ) != 7'b01101xx ) || ( ( read_enable_16 ) != 7'b1001111 ) || ( ( read_enable_16 ) != 3'h5 ) || ( ( read_enable_16 ) != 3'b101 ) || ( read_enable_16 ) != 7'b01xxxx0 ) ) |-> reg_12 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_15 ) \n   2'bx1 : begin\n     auth_15 = fsm_11;\n   end\n   5'bx1xxx : begin\n     hw_16 = chip_11;\n   end\n   4'b11x1 : begin\n     rst_1 = clk_11;\n   end\n   7'b010010x : begin\n     err_7 = hw_14;\n   end\n   default : begin \n     tx_16 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_15 ) == ( 2'bx1 ) |-> auth_15 == fsm_11 ;endproperty \nproperty name: ( ready_register_15 ) == ( 5'bx1xxx ) |-> hw_16 == chip_11 ;endproperty \nproperty name: ( ready_register_15 ) == ( 4'b11x1 ) |-> rst_1 == clk_11 ;endproperty \nproperty name: ( ready_register_15 ) == ( 7'b010010x ) |-> err_7 == hw_14 ;endproperty \nproperty name; ( ( ready_register_15 ) != 2'bx1 ) || ( ( ready_register_15 ) != 5'bx1xxx ) || ( ( ready_register_15 ) != 4'b11x1 ) || ( ready_register_15 ) != 7'b010010x ) ) |-> tx_16 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_14 ) \n   err_1 : begin\n     fsm_15 = clk_9;\n   end\n   7'b0xxx010 : begin\n     fsm_11 = cfg_9;\n   end\n   6'bxxx1x1 : begin\n     rst_20 = rst_1;\n   end\n   rx_17 : begin\n     sig_14 = rst_6;\n   end\n   7'b00x0001 : begin\n     rst_15 = cfg_1;\n   end\n   default : begin \n     tx_1 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_14 ) == ( err_1 ) |-> fsm_15 == clk_9 ;endproperty \nproperty name: ( output_register_status_14 ) == ( 7'b0xxx010 ) |-> fsm_11 == cfg_9 ;endproperty \nproperty name: ( output_register_status_14 ) == ( 6'bxxx1x1 ) |-> rst_20 == rst_1 ;endproperty \nproperty name: ( output_register_status_14 ) == ( rx_17 ) |-> sig_14 == rst_6 ;endproperty \nproperty name: ( output_register_status_14 ) == ( 7'b00x0001 ) |-> rst_15 == cfg_1 ;endproperty \nproperty name; ( ( output_register_status_14 ) != err_1 ) || ( ( output_register_status_14 ) != 7'b0xxx010 ) || ( ( output_register_status_14 ) != 6'bxxx1x1 ) || ( ( output_register_status_14 ) != rx_17 ) || ( output_register_status_14 ) != 7'b00x0001 ) ) |-> tx_1 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_8 ) \n   7'b101xxx1 : begin\n     cfg_20 = sig_1;\n   end\n   7'b0xxx010 : begin\n     tx_2 = sig_7;\n   end\n   default : begin \n     data_17 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( status_register_8 ) == ( 7'b101xxx1 ) |-> cfg_20 == sig_1 ;endproperty \nproperty name: ( status_register_8 ) == ( 7'b0xxx010 ) |-> tx_2 == sig_7 ;endproperty \nproperty name; ( ( status_register_8 ) != 7'b101xxx1 ) || ( status_register_8 ) != 7'b0xxx010 ) ) |-> data_17 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_15 ) \n   7'b1101x10 : begin\n     sig_1 = core_17;\n   end\n   7'bx0x01xx : begin\n     tx_5 = rst_18;\n   end\n   7'b0010101 : begin\n     chip_3 = cfg_6;\n   end\n   7'b10x1x00 : begin\n     rx_12 = hw_10;\n   end\n   default : begin \n     rst_13 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_15 ) == ( 7'b1101x10 ) |-> sig_1 == core_17 ;endproperty \nproperty name: ( flag_status_15 ) == ( 7'bx0x01xx ) |-> tx_5 == rst_18 ;endproperty \nproperty name: ( flag_status_15 ) == ( 7'b0010101 ) |-> chip_3 == cfg_6 ;endproperty \nproperty name: ( flag_status_15 ) == ( 7'b10x1x00 ) |-> rx_12 == hw_10 ;endproperty \nproperty name; ( ( flag_status_15 ) != 7'b1101x10 ) || ( ( flag_status_15 ) != 7'bx0x01xx ) || ( ( flag_status_15 ) != 7'b0010101 ) || ( flag_status_15 ) != 7'b10x1x00 ) ) |-> rst_13 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_14 ) \n   6'b110x10 : begin\n     rst_8 = sig_8;\n   end\n   7'h5e : begin\n     rx_9 = err_4;\n   end\n   7'bx010111 : begin\n     hw_3 = clk_11;\n   end\n   default : begin \n     clk_19 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( command_register_14 ) == ( 6'b110x10 ) |-> rst_8 == sig_8 ;endproperty \nproperty name: ( command_register_14 ) == ( 7'h5e ) |-> rx_9 == err_4 ;endproperty \nproperty name: ( command_register_14 ) == ( 7'bx010111 ) |-> hw_3 == clk_11 ;endproperty \nproperty name; ( ( command_register_14 ) != 6'b110x10 ) || ( ( command_register_14 ) != 7'h5e ) || ( command_register_14 ) != 7'bx010111 ) ) |-> clk_19 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   7'b1x0x110 : begin\n     chip_15 = cfg_16;\n   end\n   4'b0110 : begin\n     core_8 = fsm_19;\n   end\n   6'h3f : begin\n     data_15 = data_9;\n   end\n   4'hc : begin\n     auth_7 = sig_8;\n   end\n   6'b111xx0 : begin\n     data_2 = err_11;\n   end\n   default : begin \n     clk_14 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_5 ) == ( 7'b1x0x110 ) |-> chip_15 == cfg_16 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 4'b0110 ) |-> core_8 == fsm_19 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 6'h3f ) |-> data_15 == data_9 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 4'hc ) |-> auth_7 == sig_8 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 6'b111xx0 ) |-> data_2 == err_11 ;endproperty \nproperty name; ( ( acknowledge_5 ) != 7'b1x0x110 ) || ( ( acknowledge_5 ) != 4'b0110 ) || ( ( acknowledge_5 ) != 6'h3f ) || ( ( acknowledge_5 ) != 4'hc ) || ( acknowledge_5 ) != 6'b111xx0 ) ) |-> clk_14 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_19 ) \n   7'b1xx111x : begin\n     rst_12 = hw_20;\n   end\n   default : begin \n     rst_6 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( output_data_19 ) == ( 7'b1xx111x ) |-> rst_12 == hw_20 ;endproperty \nproperty name; ( output_data_19 ) != 7'b1xx111x ) ) |-> rst_6 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_16 ) \n   7'b11x100x : begin\n     hw_18 = data_4;\n   end\n   7'b0100010 : begin\n     data_3 = data_2;\n   end\n   4'hx : begin\n     clk_2 = err_8;\n   end\n   6'b000x1x : begin\n     clk_16 = err_20;\n   end\n   default : begin \n     core_8 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( status_register_16 ) == ( 7'b11x100x ) |-> hw_18 == data_4 ;endproperty \nproperty name: ( status_register_16 ) == ( 7'b0100010 ) |-> data_3 == data_2 ;endproperty \nproperty name: ( status_register_16 ) == ( 4'hx ) |-> clk_2 == err_8 ;endproperty \nproperty name: ( status_register_16 ) == ( 6'b000x1x ) |-> clk_16 == err_20 ;endproperty \nproperty name; ( ( status_register_16 ) != 7'b11x100x ) || ( ( status_register_16 ) != 7'b0100010 ) || ( ( status_register_16 ) != 4'hx ) || ( status_register_16 ) != 6'b000x1x ) ) |-> core_8 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   6'b0xxx0x : begin\n     cfg_14 = data_20;\n   end\n   7'b1xxx10x : begin\n     tx_19 = rst_12;\n   end\n   4'b0101 : begin\n     auth_20 = tx_20;\n   end\n   6'b01x101 : begin\n     rst_2 = rst_1;\n   end\n   6'b1xxxxx : begin\n     rst_7 = rx_12;\n   end\n   default : begin \n     rx_18 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_7 ) == ( 6'b0xxx0x ) |-> cfg_14 == data_20 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 7'b1xxx10x ) |-> tx_19 == rst_12 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 4'b0101 ) |-> auth_20 == tx_20 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 6'b01x101 ) |-> rst_2 == rst_1 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 6'b1xxxxx ) |-> rst_7 == rx_12 ;endproperty \nproperty name; ( ( data_status_register_status_7 ) != 6'b0xxx0x ) || ( ( data_status_register_status_7 ) != 7'b1xxx10x ) || ( ( data_status_register_status_7 ) != 4'b0101 ) || ( ( data_status_register_status_7 ) != 6'b01x101 ) || ( data_status_register_status_7 ) != 6'b1xxxxx ) ) |-> rx_18 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_12 ) \n   7'b11xx001 : begin\n     reg_13 = err_6;\n   end\n   6'b010001 : begin\n     tx_15 = err_15;\n   end\n   default : begin \n     reg_20 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_12 ) == ( 7'b11xx001 ) |-> reg_13 == err_6 ;endproperty \nproperty name: ( output_register_status_12 ) == ( 6'b010001 ) |-> tx_15 == err_15 ;endproperty \nproperty name; ( ( output_register_status_12 ) != 7'b11xx001 ) || ( output_register_status_12 ) != 6'b010001 ) ) |-> reg_20 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_7 ) \n   6'h20 : begin\n     auth_9 = rst_4;\n   end\n   6'b0x0xx0 : begin\n     auth_16 = fsm_14;\n   end\n   7'bxxx1xx1 : begin\n     rx_13 = sig_1;\n   end\n   7'b101x001 : begin\n     data_2 = tx_4;\n   end\n   default : begin \n     rx_2 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_7 ) == ( 6'h20 ) |-> auth_9 == rst_4 ;endproperty \nproperty name: ( instruction_register_7 ) == ( 6'b0x0xx0 ) |-> auth_16 == fsm_14 ;endproperty \nproperty name: ( instruction_register_7 ) == ( 7'bxxx1xx1 ) |-> rx_13 == sig_1 ;endproperty \nproperty name: ( instruction_register_7 ) == ( 7'b101x001 ) |-> data_2 == tx_4 ;endproperty \nproperty name; ( ( instruction_register_7 ) != 6'h20 ) || ( ( instruction_register_7 ) != 6'b0x0xx0 ) || ( ( instruction_register_7 ) != 7'bxxx1xx1 ) || ( instruction_register_7 ) != 7'b101x001 ) ) |-> rx_2 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_12 ) \n   7'b0x01001 : begin\n     auth_18 = chip_17;\n   end\n   7'bx010111 : begin\n     rst_16 = auth_5;\n   end\n   7'b11x01x0 : begin\n     core_16 = cfg_15;\n   end\n   7'b1x1000x : begin\n     rx_17 = tx_6;\n   end\n   5'bx01xx : begin\n     data_16 = hw_11;\n   end\n   default : begin \n     tx_14 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_12 ) == ( 7'b0x01001 ) |-> auth_18 == chip_17 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 7'bx010111 ) |-> rst_16 == auth_5 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 7'b11x01x0 ) |-> core_16 == cfg_15 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 7'b1x1000x ) |-> rx_17 == tx_6 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 5'bx01xx ) |-> data_16 == hw_11 ;endproperty \nproperty name; ( ( data_status_register_12 ) != 7'b0x01001 ) || ( ( data_status_register_12 ) != 7'bx010111 ) || ( ( data_status_register_12 ) != 7'b11x01x0 ) || ( ( data_status_register_12 ) != 7'b1x1000x ) || ( data_status_register_12 ) != 5'bx01xx ) ) |-> tx_14 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   7'hc : begin\n     data_3 = sig_1;\n   end\n   6'b1xx00x : begin\n     hw_17 = sig_12;\n   end\n   7'h3c : begin\n     core_19 = hw_13;\n   end\n   7'b1xx11x1 : begin\n     tx_20 = core_19;\n   end\n   default : begin \n     hw_1 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_11 ) == ( 7'hc ) |-> data_3 == sig_1 ;endproperty \nproperty name: ( input_buffer_11 ) == ( 6'b1xx00x ) |-> hw_17 == sig_12 ;endproperty \nproperty name: ( input_buffer_11 ) == ( 7'h3c ) |-> core_19 == hw_13 ;endproperty \nproperty name: ( input_buffer_11 ) == ( 7'b1xx11x1 ) |-> tx_20 == core_19 ;endproperty \nproperty name; ( ( input_buffer_11 ) != 7'hc ) || ( ( input_buffer_11 ) != 6'b1xx00x ) || ( ( input_buffer_11 ) != 7'h3c ) || ( input_buffer_11 ) != 7'b1xx11x1 ) ) |-> hw_1 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_9 ) \n   5'bx0110 : begin\n     cfg_16 = sig_9;\n   end\n   7'bxx0xxx1 : begin\n     err_3 = cfg_14;\n   end\n   7'bxxxx111 : begin\n     rst_16 = sig_14;\n   end\n   6'b000110 : begin\n     data_20 = tx_1;\n   end\n   default : begin \n     hw_6 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( status_output_9 ) == ( 5'bx0110 ) |-> cfg_16 == sig_9 ;endproperty \nproperty name: ( status_output_9 ) == ( 7'bxx0xxx1 ) |-> err_3 == cfg_14 ;endproperty \nproperty name: ( status_output_9 ) == ( 7'bxxxx111 ) |-> rst_16 == sig_14 ;endproperty \nproperty name: ( status_output_9 ) == ( 6'b000110 ) |-> data_20 == tx_1 ;endproperty \nproperty name; ( ( status_output_9 ) != 5'bx0110 ) || ( ( status_output_9 ) != 7'bxx0xxx1 ) || ( ( status_output_9 ) != 7'bxxxx111 ) || ( status_output_9 ) != 6'b000110 ) ) |-> hw_6 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   7'b11101x1 : begin\n     auth_18 = reg_18;\n   end\n   7'b00010xx : begin\n     hw_20 = hw_15;\n   end\n   7'bxx1xxx0 : begin\n     fsm_9 = tx_17;\n   end\n   err_5 : begin\n     tx_13 = auth_4;\n   end\n   5'h1b : begin\n     data_8 = rx_14;\n   end\n   default : begin \n     hw_14 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_7 ) == ( 7'b11101x1 ) |-> auth_18 == reg_18 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 7'b00010xx ) |-> hw_20 == hw_15 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 7'bxx1xxx0 ) |-> fsm_9 == tx_17 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( err_5 ) |-> tx_13 == auth_4 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 5'h1b ) |-> data_8 == rx_14 ;endproperty \nproperty name; ( ( data_status_register_status_7 ) != 7'b11101x1 ) || ( ( data_status_register_status_7 ) != 7'b00010xx ) || ( ( data_status_register_status_7 ) != 7'bxx1xxx0 ) || ( ( data_status_register_status_7 ) != err_5 ) || ( data_status_register_status_7 ) != 5'h1b ) ) |-> hw_14 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   7'bx010x10 : begin\n     sig_5 = hw_14;\n   end\n   7'b0xx10x0 : begin\n     sig_17 = data_15;\n   end\n   7'h66 : begin\n     tx_8 = chip_6;\n   end\n   7'bx00100x : begin\n     auth_4 = sig_5;\n   end\n   default : begin \n     sig_2 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_9 ) == ( 7'bx010x10 ) |-> sig_5 == hw_14 ;endproperty \nproperty name: ( output_buffer_9 ) == ( 7'b0xx10x0 ) |-> sig_17 == data_15 ;endproperty \nproperty name: ( output_buffer_9 ) == ( 7'h66 ) |-> tx_8 == chip_6 ;endproperty \nproperty name: ( output_buffer_9 ) == ( 7'bx00100x ) |-> auth_4 == sig_5 ;endproperty \nproperty name; ( ( output_buffer_9 ) != 7'bx010x10 ) || ( ( output_buffer_9 ) != 7'b0xx10x0 ) || ( ( output_buffer_9 ) != 7'h66 ) || ( output_buffer_9 ) != 7'bx00100x ) ) |-> sig_2 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_17 ) \n   6'b011111 : begin\n     chip_2 = chip_6;\n   end\n   6'bx10110 : begin\n     hw_3 = data_16;\n   end\n   default : begin \n     fsm_11 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_17 ) == ( 6'b011111 ) |-> chip_2 == chip_6 ;endproperty \nproperty name: ( control_flag_17 ) == ( 6'bx10110 ) |-> hw_3 == data_16 ;endproperty \nproperty name; ( ( control_flag_17 ) != 6'b011111 ) || ( control_flag_17 ) != 6'bx10110 ) ) |-> fsm_11 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_6 ) \n   7'b10x0110 : begin\n     fsm_6 = hw_3;\n   end\n   7'h6a : begin\n     cfg_12 = fsm_9;\n   end\n   default : begin \n     hw_10 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_6 ) == ( 7'b10x0110 ) |-> fsm_6 == hw_3 ;endproperty \nproperty name: ( write_complete_6 ) == ( 7'h6a ) |-> cfg_12 == fsm_9 ;endproperty \nproperty name; ( ( write_complete_6 ) != 7'b10x0110 ) || ( write_complete_6 ) != 7'h6a ) ) |-> hw_10 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_5 ) \n   7'b00xxx00 : begin\n     reg_4 = auth_6;\n   end\n   default : begin \n     hw_15 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( input_status_5 ) == ( 7'b00xxx00 ) |-> reg_4 == auth_6 ;endproperty \nproperty name; ( input_status_5 ) != 7'b00xxx00 ) ) |-> hw_15 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_20 ) \n   7'bxxx0x1x : begin\n     clk_1 = core_11;\n   end\n   6'b00100x : begin\n     rx_14 = tx_3;\n   end\n   7'h46 : begin\n     rx_1 = sig_14;\n   end\n   3'b10x : begin\n     cfg_2 = clk_2;\n   end\n   7'bxx1xx1x : begin\n     chip_11 = core_18;\n   end\n   default : begin \n     reg_11 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_20 ) == ( 7'bxxx0x1x ) |-> clk_1 == core_11 ;endproperty \nproperty name: ( output_status_register_20 ) == ( 6'b00100x ) |-> rx_14 == tx_3 ;endproperty \nproperty name: ( output_status_register_20 ) == ( 7'h46 ) |-> rx_1 == sig_14 ;endproperty \nproperty name: ( output_status_register_20 ) == ( 3'b10x ) |-> cfg_2 == clk_2 ;endproperty \nproperty name: ( output_status_register_20 ) == ( 7'bxx1xx1x ) |-> chip_11 == core_18 ;endproperty \nproperty name; ( ( output_status_register_20 ) != 7'bxxx0x1x ) || ( ( output_status_register_20 ) != 6'b00100x ) || ( ( output_status_register_20 ) != 7'h46 ) || ( ( output_status_register_20 ) != 3'b10x ) || ( output_status_register_20 ) != 7'bxx1xx1x ) ) |-> reg_11 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_8 ) \n   6'bxxxx10 : begin\n     core_1 = err_20;\n   end\n   7'bx000100 : begin\n     err_2 = hw_8;\n   end\n   6'h35 : begin\n     rst_13 = sig_5;\n   end\n   5'h1e : begin\n     cfg_14 = rst_13;\n   end\n   7'b0x0x000 : begin\n     data_12 = chip_16;\n   end\n   default : begin \n     reg_4 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_8 ) == ( 6'bxxxx10 ) |-> core_1 == err_20 ;endproperty \nproperty name: ( data_buffer_status_8 ) == ( 7'bx000100 ) |-> err_2 == hw_8 ;endproperty \nproperty name: ( data_buffer_status_8 ) == ( 6'h35 ) |-> rst_13 == sig_5 ;endproperty \nproperty name: ( data_buffer_status_8 ) == ( 5'h1e ) |-> cfg_14 == rst_13 ;endproperty \nproperty name: ( data_buffer_status_8 ) == ( 7'b0x0x000 ) |-> data_12 == chip_16 ;endproperty \nproperty name; ( ( data_buffer_status_8 ) != 6'bxxxx10 ) || ( ( data_buffer_status_8 ) != 7'bx000100 ) || ( ( data_buffer_status_8 ) != 6'h35 ) || ( ( data_buffer_status_8 ) != 5'h1e ) || ( data_buffer_status_8 ) != 7'b0x0x000 ) ) |-> reg_4 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_14 ) \n   7'b1x11x1x : begin\n     rst_19 = core_10;\n   end\n   7'b0010100 : begin\n     hw_4 = sig_9;\n   end\n   default : begin \n     sig_4 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( end_address_14 ) == ( 7'b1x11x1x ) |-> rst_19 == core_10 ;endproperty \nproperty name: ( end_address_14 ) == ( 7'b0010100 ) |-> hw_4 == sig_9 ;endproperty \nproperty name; ( ( end_address_14 ) != 7'b1x11x1x ) || ( end_address_14 ) != 7'b0010100 ) ) |-> sig_4 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_1 ) \n   cfg_12 : begin\n     fsm_11 = data_17;\n   end\n   7'b00101x0 : begin\n     fsm_18 = tx_7;\n   end\n   7'h7a : begin\n     rst_14 = auth_7;\n   end\n   7'bx00x1x1 : begin\n     data_10 = err_12;\n   end\n   5'b0001x : begin\n     chip_20 = reg_9;\n   end\n   default : begin \n     fsm_19 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_1 ) == ( cfg_12 ) |-> fsm_11 == data_17 ;endproperty \nproperty name: ( transfer_complete_1 ) == ( 7'b00101x0 ) |-> fsm_18 == tx_7 ;endproperty \nproperty name: ( transfer_complete_1 ) == ( 7'h7a ) |-> rst_14 == auth_7 ;endproperty \nproperty name: ( transfer_complete_1 ) == ( 7'bx00x1x1 ) |-> data_10 == err_12 ;endproperty \nproperty name: ( transfer_complete_1 ) == ( 5'b0001x ) |-> chip_20 == reg_9 ;endproperty \nproperty name; ( ( transfer_complete_1 ) != cfg_12 ) || ( ( transfer_complete_1 ) != 7'b00101x0 ) || ( ( transfer_complete_1 ) != 7'h7a ) || ( ( transfer_complete_1 ) != 7'bx00x1x1 ) || ( transfer_complete_1 ) != 5'b0001x ) ) |-> fsm_19 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'bx0xx1xx : begin\n     tx_6 = rx_6;\n   end\n   default : begin \n     core_5 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_10 ) == ( 7'bx0xx1xx ) |-> tx_6 == rx_6 ;endproperty \nproperty name; ( flag_control_10 ) != 7'bx0xx1xx ) ) |-> core_5 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_13 ) \n   reg_5 : begin\n     err_4 = hw_10;\n   end\n   hw : begin\n     data_15 = chip_5;\n   end\n   4'h1 : begin\n     reg_16 = data_5;\n   end\n   7'h5d : begin\n     cfg_18 = cfg_11;\n   end\n   6'b10010x : begin\n     cfg_15 = err_12;\n   end\n   default : begin \n     clk_19 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( output_status_13 ) == ( reg_5 ) |-> err_4 == hw_10 ;endproperty \nproperty name: ( output_status_13 ) == ( hw ) |-> data_15 == chip_5 ;endproperty \nproperty name: ( output_status_13 ) == ( 4'h1 ) |-> reg_16 == data_5 ;endproperty \nproperty name: ( output_status_13 ) == ( 7'h5d ) |-> cfg_18 == cfg_11 ;endproperty \nproperty name: ( output_status_13 ) == ( 6'b10010x ) |-> cfg_15 == err_12 ;endproperty \nproperty name; ( ( output_status_13 ) != reg_5 ) || ( ( output_status_13 ) != hw ) || ( ( output_status_13 ) != 4'h1 ) || ( ( output_status_13 ) != 7'h5d ) || ( output_status_13 ) != 6'b10010x ) ) |-> clk_19 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_4 ) \n   7'bx1000x0 : begin\n     fsm_12 = clk_7;\n   end\n   core_16 : begin\n     chip_8 = clk_8;\n   end\n   default : begin \n     rx_14 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_4 ) == ( 7'bx1000x0 ) |-> fsm_12 == clk_7 ;endproperty \nproperty name: ( flag_control_status_4 ) == ( core_16 ) |-> chip_8 == clk_8 ;endproperty \nproperty name; ( ( flag_control_status_4 ) != 7'bx1000x0 ) || ( flag_control_status_4 ) != core_16 ) ) |-> rx_14 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_8 ) \n   7'b1xx111x : begin\n     auth_17 = cfg_16;\n   end\n   5'bxxx10 : begin\n     fsm_13 = chip_18;\n   end\n   7'h29 : begin\n     rst_4 = data_14;\n   end\n   7'b10x000x : begin\n     rx_6 = chip_18;\n   end\n   7'b100x0x0 : begin\n     clk_11 = cfg_8;\n   end\n   default : begin \n     chip_18 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_8 ) == ( 7'b1xx111x ) |-> auth_17 == cfg_16 ;endproperty \nproperty name: ( flag_status_8 ) == ( 5'bxxx10 ) |-> fsm_13 == chip_18 ;endproperty \nproperty name: ( flag_status_8 ) == ( 7'h29 ) |-> rst_4 == data_14 ;endproperty \nproperty name: ( flag_status_8 ) == ( 7'b10x000x ) |-> rx_6 == chip_18 ;endproperty \nproperty name: ( flag_status_8 ) == ( 7'b100x0x0 ) |-> clk_11 == cfg_8 ;endproperty \nproperty name; ( ( flag_status_8 ) != 7'b1xx111x ) || ( ( flag_status_8 ) != 5'bxxx10 ) || ( ( flag_status_8 ) != 7'h29 ) || ( ( flag_status_8 ) != 7'b10x000x ) || ( flag_status_8 ) != 7'b100x0x0 ) ) |-> chip_18 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_8 ) \n   err_9 : begin\n     clk_19 = rx_14;\n   end\n   7'b1xx0000 : begin\n     rst_14 = chip_6;\n   end\n   reg_5 : begin\n     fsm_18 = hw_13;\n   end\n   default : begin \n     err_6 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( address_register_8 ) == ( err_9 ) |-> clk_19 == rx_14 ;endproperty \nproperty name: ( address_register_8 ) == ( 7'b1xx0000 ) |-> rst_14 == chip_6 ;endproperty \nproperty name: ( address_register_8 ) == ( reg_5 ) |-> fsm_18 == hw_13 ;endproperty \nproperty name; ( ( address_register_8 ) != err_9 ) || ( ( address_register_8 ) != 7'b1xx0000 ) || ( address_register_8 ) != reg_5 ) ) |-> err_6 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_9 ) \n   7'b01x0100 : begin\n     rst_20 = core_17;\n   end\n   6'h2b : begin\n     fsm_1 = rst_4;\n   end\n   7'b1x0x1x1 : begin\n     sig_18 = rx_16;\n   end\n   7'bx001101 : begin\n     cfg_6 = data_1;\n   end\n   2'h3 : begin\n     core_20 = cfg_1;\n   end\n   default : begin \n     fsm_10 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_9 ) == ( 7'b01x0100 ) |-> rst_20 == core_17 ;endproperty \nproperty name: ( instruction_register_9 ) == ( 6'h2b ) |-> fsm_1 == rst_4 ;endproperty \nproperty name: ( instruction_register_9 ) == ( 7'b1x0x1x1 ) |-> sig_18 == rx_16 ;endproperty \nproperty name: ( instruction_register_9 ) == ( 7'bx001101 ) |-> cfg_6 == data_1 ;endproperty \nproperty name: ( instruction_register_9 ) == ( 2'h3 ) |-> core_20 == cfg_1 ;endproperty \nproperty name; ( ( instruction_register_9 ) != 7'b01x0100 ) || ( ( instruction_register_9 ) != 6'h2b ) || ( ( instruction_register_9 ) != 7'b1x0x1x1 ) || ( ( instruction_register_9 ) != 7'bx001101 ) || ( instruction_register_9 ) != 2'h3 ) ) |-> fsm_10 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   6'h2e : begin\n     core_3 = core_15;\n   end\n   default : begin \n     fsm_5 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_6 ) == ( 6'h2e ) |-> core_3 == core_15 ;endproperty \nproperty name; ( interrupt_request_6 ) != 6'h2e ) ) |-> fsm_5 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_2 ) \n   6'b1x1111 : begin\n     core_20 = sig_9;\n   end\n   default : begin \n     err_3 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( control_word_2 ) == ( 6'b1x1111 ) |-> core_20 == sig_9 ;endproperty \nproperty name; ( control_word_2 ) != 6'b1x1111 ) ) |-> err_3 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_8 ) \n   4'h2 : begin\n     rst_16 = auth_20;\n   end\n   4'b1x11 : begin\n     err_6 = err_1;\n   end\n   6'b011xx1 : begin\n     core_6 = fsm_7;\n   end\n   7'h3 : begin\n     core_12 = hw_3;\n   end\n   default : begin \n     core_15 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_8 ) == ( 4'h2 ) |-> rst_16 == auth_20 ;endproperty \nproperty name: ( mode_register_8 ) == ( 4'b1x11 ) |-> err_6 == err_1 ;endproperty \nproperty name: ( mode_register_8 ) == ( 6'b011xx1 ) |-> core_6 == fsm_7 ;endproperty \nproperty name: ( mode_register_8 ) == ( 7'h3 ) |-> core_12 == hw_3 ;endproperty \nproperty name; ( ( mode_register_8 ) != 4'h2 ) || ( ( mode_register_8 ) != 4'b1x11 ) || ( ( mode_register_8 ) != 6'b011xx1 ) || ( mode_register_8 ) != 7'h3 ) ) |-> core_15 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_2 ) \n   5'b100x1 : begin\n     err_8 = data_16;\n   end\n   default : begin \n     reg_16 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( data_out_2 ) == ( 5'b100x1 ) |-> err_8 == data_16 ;endproperty \nproperty name; ( data_out_2 ) != 5'b100x1 ) ) |-> reg_16 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   6'b001011 : begin\n     rst_20 = core_15;\n   end\n   7'bx1x1x0x : begin\n     err_18 = fsm_11;\n   end\n   6'bx00010 : begin\n     fsm_20 = core_19;\n   end\n   7'h74 : begin\n     data_10 = rx_18;\n   end\n   7'b1100011 : begin\n     err_13 = data_16;\n   end\n   default : begin \n     fsm_18 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_12 ) == ( 6'b001011 ) |-> rst_20 == core_15 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 7'bx1x1x0x ) |-> err_18 == fsm_11 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 6'bx00010 ) |-> fsm_20 == core_19 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 7'h74 ) |-> data_10 == rx_18 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 7'b1100011 ) |-> err_13 == data_16 ;endproperty \nproperty name; ( ( control_buffer_12 ) != 6'b001011 ) || ( ( control_buffer_12 ) != 7'bx1x1x0x ) || ( ( control_buffer_12 ) != 6'bx00010 ) || ( ( control_buffer_12 ) != 7'h74 ) || ( control_buffer_12 ) != 7'b1100011 ) ) |-> fsm_18 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_9 ) \n   7'bxx1xxxx : begin\n     cfg_19 = sig_12;\n   end\n   5'bx110x : begin\n     tx_4 = reg_1;\n   end\n   chip : begin\n     fsm_11 = rx_14;\n   end\n   default : begin \n     reg_4 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_9 ) == ( 7'bxx1xxxx ) |-> cfg_19 == sig_12 ;endproperty \nproperty name: ( instruction_register_9 ) == ( 5'bx110x ) |-> tx_4 == reg_1 ;endproperty \nproperty name: ( instruction_register_9 ) == ( chip ) |-> fsm_11 == rx_14 ;endproperty \nproperty name; ( ( instruction_register_9 ) != 7'bxx1xxxx ) || ( ( instruction_register_9 ) != 5'bx110x ) || ( instruction_register_9 ) != chip ) ) |-> reg_4 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_13 ) \n   6'b111001 : begin\n     err_1 = auth_3;\n   end\n   7'b1x0x1xx : begin\n     fsm_19 = fsm_8;\n   end\n   3'b11x : begin\n     chip_1 = cfg_11;\n   end\n   default : begin \n     tx_4 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_13 ) == ( 6'b111001 ) |-> err_1 == auth_3 ;endproperty \nproperty name: ( instruction_register_13 ) == ( 7'b1x0x1xx ) |-> fsm_19 == fsm_8 ;endproperty \nproperty name: ( instruction_register_13 ) == ( 3'b11x ) |-> chip_1 == cfg_11 ;endproperty \nproperty name; ( ( instruction_register_13 ) != 6'b111001 ) || ( ( instruction_register_13 ) != 7'b1x0x1xx ) || ( instruction_register_13 ) != 3'b11x ) ) |-> tx_4 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_20 ) \n   7'h9 : begin\n     data_19 = sig_5;\n   end\n   6'b0x1100 : begin\n     auth_6 = clk_8;\n   end\n   4'h0 : begin\n     rst_12 = auth_18;\n   end\n   5'bx0xx0 : begin\n     err_17 = cfg_6;\n   end\n   default : begin \n     auth_8 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_20 ) == ( 7'h9 ) |-> data_19 == sig_5 ;endproperty \nproperty name: ( control_flag_20 ) == ( 6'b0x1100 ) |-> auth_6 == clk_8 ;endproperty \nproperty name: ( control_flag_20 ) == ( 4'h0 ) |-> rst_12 == auth_18 ;endproperty \nproperty name: ( control_flag_20 ) == ( 5'bx0xx0 ) |-> err_17 == cfg_6 ;endproperty \nproperty name; ( ( control_flag_20 ) != 7'h9 ) || ( ( control_flag_20 ) != 6'b0x1100 ) || ( ( control_flag_20 ) != 4'h0 ) || ( control_flag_20 ) != 5'bx0xx0 ) ) |-> auth_8 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_14 ) \n   7'bx1xx1xx : begin\n     chip_10 = data_5;\n   end\n   6'b1101x1 : begin\n     sig_20 = cfg_2;\n   end\n   7'b1xx11xx : begin\n     auth_16 = auth_15;\n   end\n   cfg_16 : begin\n     cfg_5 = chip_13;\n   end\n   5'b00x01 : begin\n     reg_11 = rst_16;\n   end\n   default : begin \n     clk_10 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( input_register_14 ) == ( 7'bx1xx1xx ) |-> chip_10 == data_5 ;endproperty \nproperty name: ( input_register_14 ) == ( 6'b1101x1 ) |-> sig_20 == cfg_2 ;endproperty \nproperty name: ( input_register_14 ) == ( 7'b1xx11xx ) |-> auth_16 == auth_15 ;endproperty \nproperty name: ( input_register_14 ) == ( cfg_16 ) |-> cfg_5 == chip_13 ;endproperty \nproperty name: ( input_register_14 ) == ( 5'b00x01 ) |-> reg_11 == rst_16 ;endproperty \nproperty name; ( ( input_register_14 ) != 7'bx1xx1xx ) || ( ( input_register_14 ) != 6'b1101x1 ) || ( ( input_register_14 ) != 7'b1xx11xx ) || ( ( input_register_14 ) != cfg_16 ) || ( input_register_14 ) != 5'b00x01 ) ) |-> clk_10 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_14 ) \n   7'bx1x1x1x : begin\n     sig_8 = hw_4;\n   end\n   default : begin \n     reg_4 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( control_status_14 ) == ( 7'bx1x1x1x ) |-> sig_8 == hw_4 ;endproperty \nproperty name; ( control_status_14 ) != 7'bx1x1x1x ) ) |-> reg_4 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_16 ) \n   7'b1x10010 : begin\n     core_6 = tx_6;\n   end\n   7'bx010xx0 : begin\n     hw_11 = err_17;\n   end\n   5'b01001 : begin\n     clk_16 = chip_13;\n   end\n   default : begin \n     auth_10 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_16 ) == ( 7'b1x10010 ) |-> core_6 == tx_6 ;endproperty \nproperty name: ( control_register_status_16 ) == ( 7'bx010xx0 ) |-> hw_11 == err_17 ;endproperty \nproperty name: ( control_register_status_16 ) == ( 5'b01001 ) |-> clk_16 == chip_13 ;endproperty \nproperty name; ( ( control_register_status_16 ) != 7'b1x10010 ) || ( ( control_register_status_16 ) != 7'bx010xx0 ) || ( control_register_status_16 ) != 5'b01001 ) ) |-> auth_10 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_4 ) \n   6'b100000 : begin\n     data_3 = auth_1;\n   end\n   7'bx0x01x1 : begin\n     fsm_18 = data_4;\n   end\n   6'bx1x1x0 : begin\n     auth_19 = core_17;\n   end\n   7'b01000xx : begin\n     hw_18 = sig_8;\n   end\n   7'b00x111x : begin\n     rst_15 = reg_6;\n   end\n   default : begin \n     clk_11 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_4 ) == ( 6'b100000 ) |-> data_3 == auth_1 ;endproperty \nproperty name: ( write_enable_4 ) == ( 7'bx0x01x1 ) |-> fsm_18 == data_4 ;endproperty \nproperty name: ( write_enable_4 ) == ( 6'bx1x1x0 ) |-> auth_19 == core_17 ;endproperty \nproperty name: ( write_enable_4 ) == ( 7'b01000xx ) |-> hw_18 == sig_8 ;endproperty \nproperty name: ( write_enable_4 ) == ( 7'b00x111x ) |-> rst_15 == reg_6 ;endproperty \nproperty name; ( ( write_enable_4 ) != 6'b100000 ) || ( ( write_enable_4 ) != 7'bx0x01x1 ) || ( ( write_enable_4 ) != 6'bx1x1x0 ) || ( ( write_enable_4 ) != 7'b01000xx ) || ( write_enable_4 ) != 7'b00x111x ) ) |-> clk_11 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_4 ) \n   6'bxxx1x1 : begin\n     rx_4 = rx_14;\n   end\n   5'b0x1x1 : begin\n     err_1 = tx_20;\n   end\n   7'bx1x0x1x : begin\n     auth_4 = rx_12;\n   end\n   default : begin \n     chip_6 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_4 ) == ( 6'bxxx1x1 ) |-> rx_4 == rx_14 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 5'b0x1x1 ) |-> err_1 == tx_20 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 7'bx1x0x1x ) |-> auth_4 == rx_12 ;endproperty \nproperty name; ( ( instruction_buffer_4 ) != 6'bxxx1x1 ) || ( ( instruction_buffer_4 ) != 5'b0x1x1 ) || ( instruction_buffer_4 ) != 7'bx1x0x1x ) ) |-> chip_6 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_16 ) \n   7'h4a : begin\n     hw_15 = err_12;\n   end\n   7'b10x0110 : begin\n     tx_19 = clk_3;\n   end\n   7'bx110x01 : begin\n     fsm_15 = cfg_6;\n   end\n   default : begin \n     data_13 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_16 ) == ( 7'h4a ) |-> hw_15 == err_12 ;endproperty \nproperty name: ( status_buffer_16 ) == ( 7'b10x0110 ) |-> tx_19 == clk_3 ;endproperty \nproperty name: ( status_buffer_16 ) == ( 7'bx110x01 ) |-> fsm_15 == cfg_6 ;endproperty \nproperty name; ( ( status_buffer_16 ) != 7'h4a ) || ( ( status_buffer_16 ) != 7'b10x0110 ) || ( status_buffer_16 ) != 7'bx110x01 ) ) |-> data_13 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_9 ) \n   6'b010100 : begin\n     clk_20 = core_2;\n   end\n   7'b1xxx1x1 : begin\n     cfg_11 = chip_17;\n   end\n   7'bx0111x0 : begin\n     sig_19 = chip_4;\n   end\n   7'h78 : begin\n     clk_12 = fsm_11;\n   end\n   7'hxb : begin\n     err_9 = cfg_7;\n   end\n   default : begin \n     hw_6 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( control_data_9 ) == ( 6'b010100 ) |-> clk_20 == core_2 ;endproperty \nproperty name: ( control_data_9 ) == ( 7'b1xxx1x1 ) |-> cfg_11 == chip_17 ;endproperty \nproperty name: ( control_data_9 ) == ( 7'bx0111x0 ) |-> sig_19 == chip_4 ;endproperty \nproperty name: ( control_data_9 ) == ( 7'h78 ) |-> clk_12 == fsm_11 ;endproperty \nproperty name: ( control_data_9 ) == ( 7'hxb ) |-> err_9 == cfg_7 ;endproperty \nproperty name; ( ( control_data_9 ) != 6'b010100 ) || ( ( control_data_9 ) != 7'b1xxx1x1 ) || ( ( control_data_9 ) != 7'bx0111x0 ) || ( ( control_data_9 ) != 7'h78 ) || ( control_data_9 ) != 7'hxb ) ) |-> hw_6 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_7 ) \n   err_12 : begin\n     cfg_13 = rst_17;\n   end\n   7'hc : begin\n     hw_9 = tx_11;\n   end\n   5'b0x00x : begin\n     core_17 = rx_3;\n   end\n   default : begin \n     rst_18 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( output_control_7 ) == ( err_12 ) |-> cfg_13 == rst_17 ;endproperty \nproperty name: ( output_control_7 ) == ( 7'hc ) |-> hw_9 == tx_11 ;endproperty \nproperty name: ( output_control_7 ) == ( 5'b0x00x ) |-> core_17 == rx_3 ;endproperty \nproperty name; ( ( output_control_7 ) != err_12 ) || ( ( output_control_7 ) != 7'hc ) || ( output_control_7 ) != 5'b0x00x ) ) |-> rst_18 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_19 ) \n   5'h1d : begin\n     cfg_6 = core_16;\n   end\n   6'b010110 : begin\n     reg_16 = err_10;\n   end\n   3'b1xx : begin\n     rst_5 = data_19;\n   end\n   default : begin \n     chip_13 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( data_in_19 ) == ( 5'h1d ) |-> cfg_6 == core_16 ;endproperty \nproperty name: ( data_in_19 ) == ( 6'b010110 ) |-> reg_16 == err_10 ;endproperty \nproperty name: ( data_in_19 ) == ( 3'b1xx ) |-> rst_5 == data_19 ;endproperty \nproperty name; ( ( data_in_19 ) != 5'h1d ) || ( ( data_in_19 ) != 6'b010110 ) || ( data_in_19 ) != 3'b1xx ) ) |-> chip_13 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_17 ) \n   7'bx10x1xx : begin\n     sig_6 = auth_17;\n   end\n   7'b0100100 : begin\n     data_1 = reg_17;\n   end\n   7'bx0xx1xx : begin\n     data_18 = clk_12;\n   end\n   7'hxb : begin\n     tx_8 = hw_11;\n   end\n   default : begin \n     rst_5 = rst_15;\n   end\nendcase",
        "Assertion": "property name: ( end_address_17 ) == ( 7'bx10x1xx ) |-> sig_6 == auth_17 ;endproperty \nproperty name: ( end_address_17 ) == ( 7'b0100100 ) |-> data_1 == reg_17 ;endproperty \nproperty name: ( end_address_17 ) == ( 7'bx0xx1xx ) |-> data_18 == clk_12 ;endproperty \nproperty name: ( end_address_17 ) == ( 7'hxb ) |-> tx_8 == hw_11 ;endproperty \nproperty name; ( ( end_address_17 ) != 7'bx10x1xx ) || ( ( end_address_17 ) != 7'b0100100 ) || ( ( end_address_17 ) != 7'bx0xx1xx ) || ( end_address_17 ) != 7'hxb ) ) |-> rst_5 == rst_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   5'h1c : begin\n     rst_4 = clk_14;\n   end\n   5'h1e : begin\n     core_8 = sig_4;\n   end\n   7'bxxxxxxx : begin\n     clk_19 = hw_4;\n   end\n   default : begin \n     core_10 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_14 ) == ( 5'h1c ) |-> rst_4 == clk_14 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 5'h1e ) |-> core_8 == sig_4 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 7'bxxxxxxx ) |-> clk_19 == hw_4 ;endproperty \nproperty name; ( ( input_buffer_14 ) != 5'h1c ) || ( ( input_buffer_14 ) != 5'h1e ) || ( input_buffer_14 ) != 7'bxxxxxxx ) ) |-> core_10 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   7'b00xx0x0 : begin\n     sig_16 = err_18;\n   end\n   data_16 : begin\n     rst_9 = reg_16;\n   end\n   default : begin \n     tx_2 = auth_14;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_11 ) == ( 7'b00xx0x0 ) |-> sig_16 == err_18 ;endproperty \nproperty name: ( input_buffer_11 ) == ( data_16 ) |-> rst_9 == reg_16 ;endproperty \nproperty name; ( ( input_buffer_11 ) != 7'b00xx0x0 ) || ( input_buffer_11 ) != data_16 ) ) |-> tx_2 == auth_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_20 ) \n   6'h3a : begin\n     auth_5 = cfg_11;\n   end\n   7'bxx000x0 : begin\n     tx_16 = auth_18;\n   end\n   default : begin \n     cfg_1 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_20 ) == ( 6'h3a ) |-> auth_5 == cfg_11 ;endproperty \nproperty name: ( start_signal_20 ) == ( 7'bxx000x0 ) |-> tx_16 == auth_18 ;endproperty \nproperty name; ( ( start_signal_20 ) != 6'h3a ) || ( start_signal_20 ) != 7'bxx000x0 ) ) |-> cfg_1 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   6'b11x001 : begin\n     hw_13 = rx_11;\n   end\n   default : begin \n     data_20 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_8 ) == ( 6'b11x001 ) |-> hw_13 == rx_11 ;endproperty \nproperty name; ( transfer_complete_8 ) != 6'b11x001 ) ) |-> data_20 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_7 ) \n   5'h10 : begin\n     data_14 = rx_2;\n   end\n   5'b1101x : begin\n     sig_9 = data_8;\n   end\n   7'h71 : begin\n     hw_12 = fsm_6;\n   end\n   6'bxx0xx1 : begin\n     rx_12 = fsm_12;\n   end\n   6'b001101 : begin\n     sig_1 = auth_15;\n   end\n   default : begin \n     core_16 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_7 ) == ( 5'h10 ) |-> data_14 == rx_2 ;endproperty \nproperty name: ( instruction_7 ) == ( 5'b1101x ) |-> sig_9 == data_8 ;endproperty \nproperty name: ( instruction_7 ) == ( 7'h71 ) |-> hw_12 == fsm_6 ;endproperty \nproperty name: ( instruction_7 ) == ( 6'bxx0xx1 ) |-> rx_12 == fsm_12 ;endproperty \nproperty name: ( instruction_7 ) == ( 6'b001101 ) |-> sig_1 == auth_15 ;endproperty \nproperty name; ( ( instruction_7 ) != 5'h10 ) || ( ( instruction_7 ) != 5'b1101x ) || ( ( instruction_7 ) != 7'h71 ) || ( ( instruction_7 ) != 6'bxx0xx1 ) || ( instruction_7 ) != 6'b001101 ) ) |-> core_16 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_17 ) \n   7'h4f : begin\n     hw_14 = err_2;\n   end\n   7'bx0xxxx1 : begin\n     chip_5 = reg_6;\n   end\n   5'b1101x : begin\n     auth_10 = chip_15;\n   end\n   default : begin \n     fsm_8 = auth_14;\n   end\nendcase",
        "Assertion": "property name: ( output_data_17 ) == ( 7'h4f ) |-> hw_14 == err_2 ;endproperty \nproperty name: ( output_data_17 ) == ( 7'bx0xxxx1 ) |-> chip_5 == reg_6 ;endproperty \nproperty name: ( output_data_17 ) == ( 5'b1101x ) |-> auth_10 == chip_15 ;endproperty \nproperty name; ( ( output_data_17 ) != 7'h4f ) || ( ( output_data_17 ) != 7'bx0xxxx1 ) || ( output_data_17 ) != 5'b1101x ) ) |-> fsm_8 == auth_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_6 ) \n   7'b10xx100 : begin\n     cfg_17 = clk_20;\n   end\n   6'h12 : begin\n     sig_20 = fsm_7;\n   end\n   7'b00010x1 : begin\n     sig_17 = cfg_14;\n   end\n   default : begin \n     clk_17 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_6 ) == ( 7'b10xx100 ) |-> cfg_17 == clk_20 ;endproperty \nproperty name: ( read_enable_6 ) == ( 6'h12 ) |-> sig_20 == fsm_7 ;endproperty \nproperty name: ( read_enable_6 ) == ( 7'b00010x1 ) |-> sig_17 == cfg_14 ;endproperty \nproperty name; ( ( read_enable_6 ) != 7'b10xx100 ) || ( ( read_enable_6 ) != 6'h12 ) || ( read_enable_6 ) != 7'b00010x1 ) ) |-> clk_17 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_1 ) \n   7'b0100100 : begin\n     core_5 = hw_2;\n   end\n   6'h10 : begin\n     rst_1 = rx_12;\n   end\n   default : begin \n     tx_19 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_1 ) == ( 7'b0100100 ) |-> core_5 == hw_2 ;endproperty \nproperty name: ( acknowledge_signal_1 ) == ( 6'h10 ) |-> rst_1 == rx_12 ;endproperty \nproperty name; ( ( acknowledge_signal_1 ) != 7'b0100100 ) || ( acknowledge_signal_1 ) != 6'h10 ) ) |-> tx_19 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   6'h33 : begin\n     chip_4 = fsm_9;\n   end\n   6'bxx11x1 : begin\n     fsm_5 = tx_14;\n   end\n   7'h66 : begin\n     sig_15 = core_20;\n   end\n   7'bxxx1x0x : begin\n     err_12 = data_1;\n   end\n   default : begin \n     rst_17 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_11 ) == ( 6'h33 ) |-> chip_4 == fsm_9 ;endproperty \nproperty name: ( data_control_status_11 ) == ( 6'bxx11x1 ) |-> fsm_5 == tx_14 ;endproperty \nproperty name: ( data_control_status_11 ) == ( 7'h66 ) |-> sig_15 == core_20 ;endproperty \nproperty name: ( data_control_status_11 ) == ( 7'bxxx1x0x ) |-> err_12 == data_1 ;endproperty \nproperty name; ( ( data_control_status_11 ) != 6'h33 ) || ( ( data_control_status_11 ) != 6'bxx11x1 ) || ( ( data_control_status_11 ) != 7'h66 ) || ( data_control_status_11 ) != 7'bxxx1x0x ) ) |-> rst_17 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_20 ) \n   7'b1xx11x1 : begin\n     err_1 = tx_20;\n   end\n   6'bx10x1x : begin\n     fsm_16 = reg_11;\n   end\n   6'bx10xxx : begin\n     sig_7 = tx_17;\n   end\n   default : begin \n     rx_1 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_20 ) == ( 7'b1xx11x1 ) |-> err_1 == tx_20 ;endproperty \nproperty name: ( flag_control_status_20 ) == ( 6'bx10x1x ) |-> fsm_16 == reg_11 ;endproperty \nproperty name: ( flag_control_status_20 ) == ( 6'bx10xxx ) |-> sig_7 == tx_17 ;endproperty \nproperty name; ( ( flag_control_status_20 ) != 7'b1xx11x1 ) || ( ( flag_control_status_20 ) != 6'bx10x1x ) || ( flag_control_status_20 ) != 6'bx10xxx ) ) |-> rx_1 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_17 ) \n   7'bxxxxx1x : begin\n     reg_9 = core_3;\n   end\n   7'b11x1010 : begin\n     reg_4 = rst_6;\n   end\n   7'h27 : begin\n     core_13 = chip_7;\n   end\n   default : begin \n     data_8 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( instruction_17 ) == ( 7'bxxxxx1x ) |-> reg_9 == core_3 ;endproperty \nproperty name: ( instruction_17 ) == ( 7'b11x1010 ) |-> reg_4 == rst_6 ;endproperty \nproperty name: ( instruction_17 ) == ( 7'h27 ) |-> core_13 == chip_7 ;endproperty \nproperty name; ( ( instruction_17 ) != 7'bxxxxx1x ) || ( ( instruction_17 ) != 7'b11x1010 ) || ( instruction_17 ) != 7'h27 ) ) |-> data_8 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_18 ) \n   7'b1xx1x1x : begin\n     reg_14 = core_15;\n   end\n   6'bx01x10 : begin\n     rx_12 = auth_20;\n   end\n   7'h4d : begin\n     data_9 = err_4;\n   end\n   default : begin \n     sig_12 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_18 ) == ( 7'b1xx1x1x ) |-> reg_14 == core_15 ;endproperty \nproperty name: ( instruction_register_18 ) == ( 6'bx01x10 ) |-> rx_12 == auth_20 ;endproperty \nproperty name: ( instruction_register_18 ) == ( 7'h4d ) |-> data_9 == err_4 ;endproperty \nproperty name; ( ( instruction_register_18 ) != 7'b1xx1x1x ) || ( ( instruction_register_18 ) != 6'bx01x10 ) || ( instruction_register_18 ) != 7'h4d ) ) |-> sig_12 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_10 ) \n   6'b0x110x : begin\n     sig_7 = err_15;\n   end\n   5'bx1x1x : begin\n     data_12 = rx_6;\n   end\n   default : begin \n     data_11 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_10 ) == ( 6'b0x110x ) |-> sig_7 == err_15 ;endproperty \nproperty name: ( data_buffer_status_10 ) == ( 5'bx1x1x ) |-> data_12 == rx_6 ;endproperty \nproperty name; ( ( data_buffer_status_10 ) != 6'b0x110x ) || ( data_buffer_status_10 ) != 5'bx1x1x ) ) |-> data_11 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_4 ) \n   6'b010010 : begin\n     reg_20 = data_16;\n   end\n   4'b0100 : begin\n     clk_15 = chip_19;\n   end\n   7'bxxxx101 : begin\n     cfg_6 = data_19;\n   end\n   default : begin \n     data_20 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( command_status_4 ) == ( 6'b010010 ) |-> reg_20 == data_16 ;endproperty \nproperty name: ( command_status_4 ) == ( 4'b0100 ) |-> clk_15 == chip_19 ;endproperty \nproperty name: ( command_status_4 ) == ( 7'bxxxx101 ) |-> cfg_6 == data_19 ;endproperty \nproperty name; ( ( command_status_4 ) != 6'b010010 ) || ( ( command_status_4 ) != 4'b0100 ) || ( command_status_4 ) != 7'bxxxx101 ) ) |-> data_20 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_16 ) \n   7'h30 : begin\n     cfg_9 = cfg_5;\n   end\n   6'h36 : begin\n     err_17 = data_13;\n   end\n   default : begin \n     chip_9 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( control_input_16 ) == ( 7'h30 ) |-> cfg_9 == cfg_5 ;endproperty \nproperty name: ( control_input_16 ) == ( 6'h36 ) |-> err_17 == data_13 ;endproperty \nproperty name; ( ( control_input_16 ) != 7'h30 ) || ( control_input_16 ) != 6'h36 ) ) |-> chip_9 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_10 ) \n   7'bx101x0x : begin\n     data_14 = fsm_20;\n   end\n   default : begin \n     cfg_11 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( status_output_10 ) == ( 7'bx101x0x ) |-> data_14 == fsm_20 ;endproperty \nproperty name; ( status_output_10 ) != 7'bx101x0x ) ) |-> cfg_11 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_1 ) \n   5'bxx010 : begin\n     reg_3 = rx_14;\n   end\n   7'bxxxx00x : begin\n     err_6 = clk_18;\n   end\n   7'b1000010 : begin\n     auth_7 = reg_5;\n   end\n   6'h28 : begin\n     err_2 = clk_17;\n   end\n   default : begin \n     data_8 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_1 ) == ( 5'bxx010 ) |-> reg_3 == rx_14 ;endproperty \nproperty name: ( ready_register_1 ) == ( 7'bxxxx00x ) |-> err_6 == clk_18 ;endproperty \nproperty name: ( ready_register_1 ) == ( 7'b1000010 ) |-> auth_7 == reg_5 ;endproperty \nproperty name: ( ready_register_1 ) == ( 6'h28 ) |-> err_2 == clk_17 ;endproperty \nproperty name; ( ( ready_register_1 ) != 5'bxx010 ) || ( ( ready_register_1 ) != 7'bxxxx00x ) || ( ( ready_register_1 ) != 7'b1000010 ) || ( ready_register_1 ) != 6'h28 ) ) |-> data_8 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_12 ) \n   rx_9 : begin\n     tx_10 = sig_13;\n   end\n   6'b1x0001 : begin\n     rx_14 = auth_13;\n   end\n   7'b1xx111x : begin\n     hw_14 = data_14;\n   end\n   7'bx0x1x1x : begin\n     rst_8 = hw_11;\n   end\n   default : begin \n     rst_5 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_12 ) == ( rx_9 ) |-> tx_10 == sig_13 ;endproperty \nproperty name: ( read_enable_12 ) == ( 6'b1x0001 ) |-> rx_14 == auth_13 ;endproperty \nproperty name: ( read_enable_12 ) == ( 7'b1xx111x ) |-> hw_14 == data_14 ;endproperty \nproperty name: ( read_enable_12 ) == ( 7'bx0x1x1x ) |-> rst_8 == hw_11 ;endproperty \nproperty name; ( ( read_enable_12 ) != rx_9 ) || ( ( read_enable_12 ) != 6'b1x0001 ) || ( ( read_enable_12 ) != 7'b1xx111x ) || ( read_enable_12 ) != 7'bx0x1x1x ) ) |-> rst_5 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_2 ) \n   7'b00xx0x0 : begin\n     clk_16 = auth_9;\n   end\n   default : begin \n     sig_3 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_2 ) == ( 7'b00xx0x0 ) |-> clk_16 == auth_9 ;endproperty \nproperty name; ( operation_status_2 ) != 7'b00xx0x0 ) ) |-> sig_3 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'bxx1111x : begin\n     cfg_5 = cfg_14;\n   end\n   7'b01xxxxx : begin\n     clk_8 = tx_6;\n   end\n   default : begin \n     tx_12 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 7'bxx1111x ) |-> cfg_5 == cfg_14 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 7'b01xxxxx ) |-> clk_8 == tx_6 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 7'bxx1111x ) || ( status_register_buffer_11 ) != 7'b01xxxxx ) ) |-> tx_12 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_12 ) \n   6'h3a : begin\n     auth_20 = sig_5;\n   end\n   5'bx1100 : begin\n     data_12 = core_19;\n   end\n   default : begin \n     core_6 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( read_data_12 ) == ( 6'h3a ) |-> auth_20 == sig_5 ;endproperty \nproperty name: ( read_data_12 ) == ( 5'bx1100 ) |-> data_12 == core_19 ;endproperty \nproperty name; ( ( read_data_12 ) != 6'h3a ) || ( read_data_12 ) != 5'bx1100 ) ) |-> core_6 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_4 ) \n   7'b0x1x110 : begin\n     cfg_7 = rst_15;\n   end\n   7'b11111x0 : begin\n     auth_12 = fsm_11;\n   end\n   default : begin \n     tx_20 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_4 ) == ( 7'b0x1x110 ) |-> cfg_7 == rst_15 ;endproperty \nproperty name: ( data_register_4 ) == ( 7'b11111x0 ) |-> auth_12 == fsm_11 ;endproperty \nproperty name; ( ( data_register_4 ) != 7'b0x1x110 ) || ( data_register_4 ) != 7'b11111x0 ) ) |-> tx_20 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_2 ) \n   5'b0xx10 : begin\n     hw_12 = rst_4;\n   end\n   7'b0xxx001 : begin\n     hw_5 = fsm_17;\n   end\n   7'bx10x0xx : begin\n     data_1 = clk_7;\n   end\n   7'b0100101 : begin\n     rst_12 = chip_5;\n   end\n   7'b111000x : begin\n     cfg_19 = err_7;\n   end\n   default : begin \n     cfg_5 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( status_output_2 ) == ( 5'b0xx10 ) |-> hw_12 == rst_4 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'b0xxx001 ) |-> hw_5 == fsm_17 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'bx10x0xx ) |-> data_1 == clk_7 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'b0100101 ) |-> rst_12 == chip_5 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'b111000x ) |-> cfg_19 == err_7 ;endproperty \nproperty name; ( ( status_output_2 ) != 5'b0xx10 ) || ( ( status_output_2 ) != 7'b0xxx001 ) || ( ( status_output_2 ) != 7'bx10x0xx ) || ( ( status_output_2 ) != 7'b0100101 ) || ( status_output_2 ) != 7'b111000x ) ) |-> cfg_5 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_7 ) \n   5'bx0110 : begin\n     sig_9 = rst_10;\n   end\n   6'h23 : begin\n     sig_15 = tx_14;\n   end\n   default : begin \n     hw_2 = tx_7;\n   end\nendcase",
        "Assertion": "property name: ( address_7 ) == ( 5'bx0110 ) |-> sig_9 == rst_10 ;endproperty \nproperty name: ( address_7 ) == ( 6'h23 ) |-> sig_15 == tx_14 ;endproperty \nproperty name; ( ( address_7 ) != 5'bx0110 ) || ( address_7 ) != 6'h23 ) ) |-> hw_2 == tx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   cfg_9 : begin\n     rx_13 = err_17;\n   end\n   2'bx1 : begin\n     sig_12 = rx_11;\n   end\n   default : begin \n     rst_3 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_13 ) == ( cfg_9 ) |-> rx_13 == err_17 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 2'bx1 ) |-> sig_12 == rx_11 ;endproperty \nproperty name; ( ( interrupt_flag_13 ) != cfg_9 ) || ( interrupt_flag_13 ) != 2'bx1 ) ) |-> rst_3 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_8 ) \n   5'b11000 : begin\n     hw_14 = rst_19;\n   end\n   7'h70 : begin\n     clk_12 = chip_10;\n   end\n   7'b1xx1xxx : begin\n     chip_13 = chip_16;\n   end\n   default : begin \n     hw_1 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( error_status_8 ) == ( 5'b11000 ) |-> hw_14 == rst_19 ;endproperty \nproperty name: ( error_status_8 ) == ( 7'h70 ) |-> clk_12 == chip_10 ;endproperty \nproperty name: ( error_status_8 ) == ( 7'b1xx1xxx ) |-> chip_13 == chip_16 ;endproperty \nproperty name; ( ( error_status_8 ) != 5'b11000 ) || ( ( error_status_8 ) != 7'h70 ) || ( error_status_8 ) != 7'b1xx1xxx ) ) |-> hw_1 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_4 ) \n   5'b00100 : begin\n     tx_3 = cfg_17;\n   end\n   default : begin \n     clk_11 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( control_output_4 ) == ( 5'b00100 ) |-> tx_3 == cfg_17 ;endproperty \nproperty name; ( control_output_4 ) != 5'b00100 ) ) |-> clk_11 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_12 ) \n   3'b011 : begin\n     err_5 = tx_20;\n   end\n   7'bxx10xxx : begin\n     cfg_7 = auth_6;\n   end\n   7'b10x1000 : begin\n     rst_8 = reg_5;\n   end\n   7'bxxxxxxx : begin\n     fsm_9 = clk_15;\n   end\n   default : begin \n     chip_16 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( address_register_12 ) == ( 3'b011 ) |-> err_5 == tx_20 ;endproperty \nproperty name: ( address_register_12 ) == ( 7'bxx10xxx ) |-> cfg_7 == auth_6 ;endproperty \nproperty name: ( address_register_12 ) == ( 7'b10x1000 ) |-> rst_8 == reg_5 ;endproperty \nproperty name: ( address_register_12 ) == ( 7'bxxxxxxx ) |-> fsm_9 == clk_15 ;endproperty \nproperty name; ( ( address_register_12 ) != 3'b011 ) || ( ( address_register_12 ) != 7'bxx10xxx ) || ( ( address_register_12 ) != 7'b10x1000 ) || ( address_register_12 ) != 7'bxxxxxxx ) ) |-> chip_16 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_2 ) \n   7'h21 : begin\n     tx_13 = hw_15;\n   end\n   6'bx10x1x : begin\n     auth_15 = fsm_20;\n   end\n   6'bx0xx0x : begin\n     rx_13 = data_17;\n   end\n   6'bx00110 : begin\n     core_20 = err_18;\n   end\n   5'bx111x : begin\n     err_8 = reg_6;\n   end\n   default : begin \n     fsm_10 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_2 ) == ( 7'h21 ) |-> tx_13 == hw_15 ;endproperty \nproperty name: ( start_signal_2 ) == ( 6'bx10x1x ) |-> auth_15 == fsm_20 ;endproperty \nproperty name: ( start_signal_2 ) == ( 6'bx0xx0x ) |-> rx_13 == data_17 ;endproperty \nproperty name: ( start_signal_2 ) == ( 6'bx00110 ) |-> core_20 == err_18 ;endproperty \nproperty name: ( start_signal_2 ) == ( 5'bx111x ) |-> err_8 == reg_6 ;endproperty \nproperty name; ( ( start_signal_2 ) != 7'h21 ) || ( ( start_signal_2 ) != 6'bx10x1x ) || ( ( start_signal_2 ) != 6'bx0xx0x ) || ( ( start_signal_2 ) != 6'bx00110 ) || ( start_signal_2 ) != 5'bx111x ) ) |-> fsm_10 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_6 ) \n   7'h17 : begin\n     cfg_18 = hw_10;\n   end\n   4'hb : begin\n     sig_3 = tx_12;\n   end\n   7'b1100011 : begin\n     data_9 = rst_9;\n   end\n   default : begin \n     sig_19 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( address_status_6 ) == ( 7'h17 ) |-> cfg_18 == hw_10 ;endproperty \nproperty name: ( address_status_6 ) == ( 4'hb ) |-> sig_3 == tx_12 ;endproperty \nproperty name: ( address_status_6 ) == ( 7'b1100011 ) |-> data_9 == rst_9 ;endproperty \nproperty name; ( ( address_status_6 ) != 7'h17 ) || ( ( address_status_6 ) != 4'hb ) || ( address_status_6 ) != 7'b1100011 ) ) |-> sig_19 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_5 ) \n   7'bx01x10x : begin\n     tx_8 = cfg_11;\n   end\n   7'b01101x0 : begin\n     rx_13 = clk_20;\n   end\n   5'bxx001 : begin\n     clk_6 = core_18;\n   end\n   default : begin \n     sig_12 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_5 ) == ( 7'bx01x10x ) |-> tx_8 == cfg_11 ;endproperty \nproperty name: ( instruction_register_5 ) == ( 7'b01101x0 ) |-> rx_13 == clk_20 ;endproperty \nproperty name: ( instruction_register_5 ) == ( 5'bxx001 ) |-> clk_6 == core_18 ;endproperty \nproperty name; ( ( instruction_register_5 ) != 7'bx01x10x ) || ( ( instruction_register_5 ) != 7'b01101x0 ) || ( instruction_register_5 ) != 5'bxx001 ) ) |-> sig_12 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   7'b0111011 : begin\n     hw_11 = tx_10;\n   end\n   default : begin \n     cfg_9 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_5 ) == ( 7'b0111011 ) |-> hw_11 == tx_10 ;endproperty \nproperty name; ( data_buffer_status_5 ) != 7'b0111011 ) ) |-> cfg_9 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'b1xxx10x : begin\n     sig_10 = fsm_4;\n   end\n   5'b0x100 : begin\n     rst_9 = err_4;\n   end\n   default : begin \n     core_4 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_17 ) == ( 7'b1xxx10x ) |-> sig_10 == fsm_4 ;endproperty \nproperty name: ( data_status_17 ) == ( 5'b0x100 ) |-> rst_9 == err_4 ;endproperty \nproperty name; ( ( data_status_17 ) != 7'b1xxx10x ) || ( data_status_17 ) != 5'b0x100 ) ) |-> core_4 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_18 ) \n   7'h48 : begin\n     rx_16 = rx_20;\n   end\n   rx_14 : begin\n     auth_14 = sig_14;\n   end\n   rx_4 : begin\n     reg_19 = reg_16;\n   end\n   6'h3 : begin\n     tx_2 = rst_4;\n   end\n   5'b11110 : begin\n     reg_7 = hw_13;\n   end\n   default : begin \n     cfg_19 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_18 ) == ( 7'h48 ) |-> rx_16 == rx_20 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( rx_14 ) |-> auth_14 == sig_14 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( rx_4 ) |-> reg_19 == reg_16 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( 6'h3 ) |-> tx_2 == rst_4 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( 5'b11110 ) |-> reg_7 == hw_13 ;endproperty \nproperty name; ( ( data_buffer_status_18 ) != 7'h48 ) || ( ( data_buffer_status_18 ) != rx_14 ) || ( ( data_buffer_status_18 ) != rx_4 ) || ( ( data_buffer_status_18 ) != 6'h3 ) || ( data_buffer_status_18 ) != 5'b11110 ) ) |-> cfg_19 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_15 ) \n   5'b0011x : begin\n     tx_2 = core_4;\n   end\n   7'h63 : begin\n     rx_8 = sig_6;\n   end\n   5'hf : begin\n     cfg_14 = fsm_12;\n   end\n   6'b010x1x : begin\n     rx_9 = sig_8;\n   end\n   4'b0xx1 : begin\n     rx_15 = tx_15;\n   end\n   default : begin \n     data_10 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_15 ) == ( 5'b0011x ) |-> tx_2 == core_4 ;endproperty \nproperty name: ( control_input_status_15 ) == ( 7'h63 ) |-> rx_8 == sig_6 ;endproperty \nproperty name: ( control_input_status_15 ) == ( 5'hf ) |-> cfg_14 == fsm_12 ;endproperty \nproperty name: ( control_input_status_15 ) == ( 6'b010x1x ) |-> rx_9 == sig_8 ;endproperty \nproperty name: ( control_input_status_15 ) == ( 4'b0xx1 ) |-> rx_15 == tx_15 ;endproperty \nproperty name; ( ( control_input_status_15 ) != 5'b0011x ) || ( ( control_input_status_15 ) != 7'h63 ) || ( ( control_input_status_15 ) != 5'hf ) || ( ( control_input_status_15 ) != 6'b010x1x ) || ( control_input_status_15 ) != 4'b0xx1 ) ) |-> data_10 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_4 ) \n   7'b10xx1x0 : begin\n     auth_16 = auth_16;\n   end\n   6'b0110x1 : begin\n     hw_1 = core_13;\n   end\n   5'bxx001 : begin\n     cfg_19 = cfg_9;\n   end\n   default : begin \n     tx_18 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_4 ) == ( 7'b10xx1x0 ) |-> auth_16 == auth_16 ;endproperty \nproperty name: ( control_signal_4 ) == ( 6'b0110x1 ) |-> hw_1 == core_13 ;endproperty \nproperty name: ( control_signal_4 ) == ( 5'bxx001 ) |-> cfg_19 == cfg_9 ;endproperty \nproperty name; ( ( control_signal_4 ) != 7'b10xx1x0 ) || ( ( control_signal_4 ) != 6'b0110x1 ) || ( control_signal_4 ) != 5'bxx001 ) ) |-> tx_18 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_10 ) \n   6'b111001 : begin\n     reg_13 = clk_12;\n   end\n   6'bx1x10x : begin\n     cfg_20 = hw_12;\n   end\n   7'b1101001 : begin\n     clk_4 = rx_15;\n   end\n   default : begin \n     rx_10 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_10 ) == ( 6'b111001 ) |-> reg_13 == clk_12 ;endproperty \nproperty name: ( control_input_10 ) == ( 6'bx1x10x ) |-> cfg_20 == hw_12 ;endproperty \nproperty name: ( control_input_10 ) == ( 7'b1101001 ) |-> clk_4 == rx_15 ;endproperty \nproperty name; ( ( control_input_10 ) != 6'b111001 ) || ( ( control_input_10 ) != 6'bx1x10x ) || ( control_input_10 ) != 7'b1101001 ) ) |-> rx_10 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_8 ) \n   7'bxx0x0xx : begin\n     hw_13 = cfg_3;\n   end\n   default : begin \n     rx_14 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_8 ) == ( 7'bxx0x0xx ) |-> hw_13 == cfg_3 ;endproperty \nproperty name; ( mode_register_8 ) != 7'bxx0x0xx ) ) |-> rx_14 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_3 ) \n   7'bxx0xx0x : begin\n     rst_5 = auth_4;\n   end\n   default : begin \n     data_16 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_3 ) == ( 7'bxx0xx0x ) |-> rst_5 == auth_4 ;endproperty \nproperty name; ( status_register_buffer_3 ) != 7'bxx0xx0x ) ) |-> data_16 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_16 ) \n   7'b11x0111 : begin\n     clk_10 = cfg_6;\n   end\n   7'b0101100 : begin\n     tx_15 = tx_4;\n   end\n   6'h36 : begin\n     rx_9 = rst_5;\n   end\n   default : begin \n     tx_16 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_16 ) == ( 7'b11x0111 ) |-> clk_10 == cfg_6 ;endproperty \nproperty name: ( ready_output_16 ) == ( 7'b0101100 ) |-> tx_15 == tx_4 ;endproperty \nproperty name: ( ready_output_16 ) == ( 6'h36 ) |-> rx_9 == rst_5 ;endproperty \nproperty name; ( ( ready_output_16 ) != 7'b11x0111 ) || ( ( ready_output_16 ) != 7'b0101100 ) || ( ready_output_16 ) != 6'h36 ) ) |-> tx_16 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_7 ) \n   6'bx1xx1x : begin\n     data_10 = cfg_13;\n   end\n   6'b011010 : begin\n     tx_13 = tx_9;\n   end\n   6'bx1xx00 : begin\n     hw_4 = sig_7;\n   end\n   6'b0x0x10 : begin\n     cfg_1 = auth_5;\n   end\n   default : begin \n     chip_14 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_7 ) == ( 6'bx1xx1x ) |-> data_10 == cfg_13 ;endproperty \nproperty name: ( operation_code_7 ) == ( 6'b011010 ) |-> tx_13 == tx_9 ;endproperty \nproperty name: ( operation_code_7 ) == ( 6'bx1xx00 ) |-> hw_4 == sig_7 ;endproperty \nproperty name: ( operation_code_7 ) == ( 6'b0x0x10 ) |-> cfg_1 == auth_5 ;endproperty \nproperty name; ( ( operation_code_7 ) != 6'bx1xx1x ) || ( ( operation_code_7 ) != 6'b011010 ) || ( ( operation_code_7 ) != 6'bx1xx00 ) || ( operation_code_7 ) != 6'b0x0x10 ) ) |-> chip_14 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_11 ) \n   7'b1x10xxx : begin\n     rx_10 = auth_13;\n   end\n   default : begin \n     sig_11 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_11 ) == ( 7'b1x10xxx ) |-> rx_10 == auth_13 ;endproperty \nproperty name; ( data_ready_11 ) != 7'b1x10xxx ) ) |-> sig_11 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_3 ) \n   6'b1x1x10 : begin\n     fsm_6 = hw_15;\n   end\n   sig_1 : begin\n     cfg_2 = reg_7;\n   end\n   default : begin \n     reg_3 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( input_data_3 ) == ( 6'b1x1x10 ) |-> fsm_6 == hw_15 ;endproperty \nproperty name: ( input_data_3 ) == ( sig_1 ) |-> cfg_2 == reg_7 ;endproperty \nproperty name; ( ( input_data_3 ) != 6'b1x1x10 ) || ( input_data_3 ) != sig_1 ) ) |-> reg_3 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   6'b1xx00x : begin\n     rst_1 = data_7;\n   end\n   5'b00111 : begin\n     err_8 = data_15;\n   end\n   7'bx00x1x1 : begin\n     err_4 = reg_14;\n   end\n   default : begin \n     tx_17 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_6 ) == ( 6'b1xx00x ) |-> rst_1 == data_7 ;endproperty \nproperty name: ( interrupt_request_6 ) == ( 5'b00111 ) |-> err_8 == data_15 ;endproperty \nproperty name: ( interrupt_request_6 ) == ( 7'bx00x1x1 ) |-> err_4 == reg_14 ;endproperty \nproperty name; ( ( interrupt_request_6 ) != 6'b1xx00x ) || ( ( interrupt_request_6 ) != 5'b00111 ) || ( interrupt_request_6 ) != 7'bx00x1x1 ) ) |-> tx_17 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_14 ) \n   6'b10010x : begin\n     sig_9 = err_15;\n   end\n   4'b0110 : begin\n     sig_7 = rx_18;\n   end\n   7'b1x1111x : begin\n     hw_20 = data_16;\n   end\n   default : begin \n     core_9 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_14 ) == ( 6'b10010x ) |-> sig_9 == err_15 ;endproperty \nproperty name: ( control_input_status_14 ) == ( 4'b0110 ) |-> sig_7 == rx_18 ;endproperty \nproperty name: ( control_input_status_14 ) == ( 7'b1x1111x ) |-> hw_20 == data_16 ;endproperty \nproperty name; ( ( control_input_status_14 ) != 6'b10010x ) || ( ( control_input_status_14 ) != 4'b0110 ) || ( control_input_status_14 ) != 7'b1x1111x ) ) |-> core_9 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_14 ) \n   6'h28 : begin\n     chip_13 = hw_18;\n   end\n   default : begin \n     core_9 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( control_register_14 ) == ( 6'h28 ) |-> chip_13 == hw_18 ;endproperty \nproperty name; ( control_register_14 ) != 6'h28 ) ) |-> core_9 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_7 ) \n   7'b100010x : begin\n     tx_7 = clk_8;\n   end\n   5'hd : begin\n     rst_12 = hw_3;\n   end\n   7'b110x1x0 : begin\n     clk_19 = cfg_8;\n   end\n   5'b0xxxx : begin\n     tx_10 = hw_1;\n   end\n   default : begin \n     rst_9 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( read_data_7 ) == ( 7'b100010x ) |-> tx_7 == clk_8 ;endproperty \nproperty name: ( read_data_7 ) == ( 5'hd ) |-> rst_12 == hw_3 ;endproperty \nproperty name: ( read_data_7 ) == ( 7'b110x1x0 ) |-> clk_19 == cfg_8 ;endproperty \nproperty name: ( read_data_7 ) == ( 5'b0xxxx ) |-> tx_10 == hw_1 ;endproperty \nproperty name; ( ( read_data_7 ) != 7'b100010x ) || ( ( read_data_7 ) != 5'hd ) || ( ( read_data_7 ) != 7'b110x1x0 ) || ( read_data_7 ) != 5'b0xxxx ) ) |-> rst_9 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   7'bx001100 : begin\n     data_14 = chip_16;\n   end\n   core_14 : begin\n     err_9 = tx_5;\n   end\n   7'h65 : begin\n     tx_5 = err_14;\n   end\n   default : begin \n     tx_18 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_6 ) == ( 7'bx001100 ) |-> data_14 == chip_16 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( core_14 ) |-> err_9 == tx_5 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 7'h65 ) |-> tx_5 == err_14 ;endproperty \nproperty name; ( ( data_status_register_status_6 ) != 7'bx001100 ) || ( ( data_status_register_status_6 ) != core_14 ) || ( data_status_register_status_6 ) != 7'h65 ) ) |-> tx_18 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   6'h24 : begin\n     cfg_20 = rst_16;\n   end\n   default : begin \n     sig_10 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_20 ) == ( 6'h24 ) |-> cfg_20 == rst_16 ;endproperty \nproperty name; ( output_buffer_20 ) != 6'h24 ) ) |-> sig_10 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_8 ) \n   2'h1 : begin\n     rst_13 = err_1;\n   end\n   7'ha : begin\n     rst_3 = chip_13;\n   end\n   6'b001101 : begin\n     auth_10 = rst_16;\n   end\n   4'b0101 : begin\n     core_4 = hw_20;\n   end\n   5'bx01x0 : begin\n     data_7 = sig_2;\n   end\n   default : begin \n     clk_2 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( error_status_8 ) == ( 2'h1 ) |-> rst_13 == err_1 ;endproperty \nproperty name: ( error_status_8 ) == ( 7'ha ) |-> rst_3 == chip_13 ;endproperty \nproperty name: ( error_status_8 ) == ( 6'b001101 ) |-> auth_10 == rst_16 ;endproperty \nproperty name: ( error_status_8 ) == ( 4'b0101 ) |-> core_4 == hw_20 ;endproperty \nproperty name: ( error_status_8 ) == ( 5'bx01x0 ) |-> data_7 == sig_2 ;endproperty \nproperty name; ( ( error_status_8 ) != 2'h1 ) || ( ( error_status_8 ) != 7'ha ) || ( ( error_status_8 ) != 6'b001101 ) || ( ( error_status_8 ) != 4'b0101 ) || ( error_status_8 ) != 5'bx01x0 ) ) |-> clk_2 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_4 ) \n   7'bx011100 : begin\n     rst_3 = cfg_7;\n   end\n   default : begin \n     core_7 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( input_register_4 ) == ( 7'bx011100 ) |-> rst_3 == cfg_7 ;endproperty \nproperty name; ( input_register_4 ) != 7'bx011100 ) ) |-> core_7 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_10 ) \n   5'b11110 : begin\n     tx_5 = rst_4;\n   end\n   6'b1010xx : begin\n     auth_5 = reg_19;\n   end\n   7'b10x1100 : begin\n     clk_13 = data_5;\n   end\n   default : begin \n     reg_6 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_10 ) == ( 5'b11110 ) |-> tx_5 == rst_4 ;endproperty \nproperty name: ( error_flag_10 ) == ( 6'b1010xx ) |-> auth_5 == reg_19 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'b10x1100 ) |-> clk_13 == data_5 ;endproperty \nproperty name; ( ( error_flag_10 ) != 5'b11110 ) || ( ( error_flag_10 ) != 6'b1010xx ) || ( error_flag_10 ) != 7'b10x1100 ) ) |-> reg_6 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_16 ) \n   6'bxxx111 : begin\n     cfg_19 = err_8;\n   end\n   7'b101101x : begin\n     err_14 = tx_7;\n   end\n   7'h5f : begin\n     err_12 = sig_18;\n   end\n   default : begin \n     rx_4 = auth_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_16 ) == ( 6'bxxx111 ) |-> cfg_19 == err_8 ;endproperty \nproperty name: ( status_register_buffer_16 ) == ( 7'b101101x ) |-> err_14 == tx_7 ;endproperty \nproperty name: ( status_register_buffer_16 ) == ( 7'h5f ) |-> err_12 == sig_18 ;endproperty \nproperty name; ( ( status_register_buffer_16 ) != 6'bxxx111 ) || ( ( status_register_buffer_16 ) != 7'b101101x ) || ( status_register_buffer_16 ) != 7'h5f ) ) |-> rx_4 == auth_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_11 ) \n   7'b11xx1x0 : begin\n     tx_20 = sig_17;\n   end\n   3'b111 : begin\n     reg_3 = err_10;\n   end\n   7'h7e : begin\n     clk_19 = err_6;\n   end\n   7'h7b : begin\n     clk_5 = tx_14;\n   end\n   default : begin \n     core_16 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_11 ) == ( 7'b11xx1x0 ) |-> tx_20 == sig_17 ;endproperty \nproperty name: ( input_ready_11 ) == ( 3'b111 ) |-> reg_3 == err_10 ;endproperty \nproperty name: ( input_ready_11 ) == ( 7'h7e ) |-> clk_19 == err_6 ;endproperty \nproperty name: ( input_ready_11 ) == ( 7'h7b ) |-> clk_5 == tx_14 ;endproperty \nproperty name; ( ( input_ready_11 ) != 7'b11xx1x0 ) || ( ( input_ready_11 ) != 3'b111 ) || ( ( input_ready_11 ) != 7'h7e ) || ( input_ready_11 ) != 7'h7b ) ) |-> core_16 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_17 ) \n   6'b0x0010 : begin\n     hw_7 = chip_4;\n   end\n   7'bxx0x111 : begin\n     sig_3 = cfg_12;\n   end\n   7'h59 : begin\n     hw_16 = sig_7;\n   end\n   default : begin \n     err_8 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_17 ) == ( 6'b0x0010 ) |-> hw_7 == chip_4 ;endproperty \nproperty name: ( data_ready_17 ) == ( 7'bxx0x111 ) |-> sig_3 == cfg_12 ;endproperty \nproperty name: ( data_ready_17 ) == ( 7'h59 ) |-> hw_16 == sig_7 ;endproperty \nproperty name; ( ( data_ready_17 ) != 6'b0x0010 ) || ( ( data_ready_17 ) != 7'bxx0x111 ) || ( data_ready_17 ) != 7'h59 ) ) |-> err_8 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_9 ) \n   7'b1x00xxx : begin\n     rx_16 = hw_10;\n   end\n   6'h0 : begin\n     err_3 = chip_5;\n   end\n   6'b101x11 : begin\n     fsm_2 = rst_9;\n   end\n   6'b1xxxx1 : begin\n     err_9 = auth_11;\n   end\n   7'bxx1xxx0 : begin\n     chip_9 = data_9;\n   end\n   default : begin \n     hw_13 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( control_data_9 ) == ( 7'b1x00xxx ) |-> rx_16 == hw_10 ;endproperty \nproperty name: ( control_data_9 ) == ( 6'h0 ) |-> err_3 == chip_5 ;endproperty \nproperty name: ( control_data_9 ) == ( 6'b101x11 ) |-> fsm_2 == rst_9 ;endproperty \nproperty name: ( control_data_9 ) == ( 6'b1xxxx1 ) |-> err_9 == auth_11 ;endproperty \nproperty name: ( control_data_9 ) == ( 7'bxx1xxx0 ) |-> chip_9 == data_9 ;endproperty \nproperty name; ( ( control_data_9 ) != 7'b1x00xxx ) || ( ( control_data_9 ) != 6'h0 ) || ( ( control_data_9 ) != 6'b101x11 ) || ( ( control_data_9 ) != 6'b1xxxx1 ) || ( control_data_9 ) != 7'bxx1xxx0 ) ) |-> hw_13 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_2 ) \n   7'bxxxx00x : begin\n     sig_15 = reg_12;\n   end\n   6'b100x0x : begin\n     data_20 = data_15;\n   end\n   3'b0x1 : begin\n     clk_3 = rx_10;\n   end\n   default : begin \n     fsm_14 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_2 ) == ( 7'bxxxx00x ) |-> sig_15 == reg_12 ;endproperty \nproperty name: ( data_buffer_2 ) == ( 6'b100x0x ) |-> data_20 == data_15 ;endproperty \nproperty name: ( data_buffer_2 ) == ( 3'b0x1 ) |-> clk_3 == rx_10 ;endproperty \nproperty name; ( ( data_buffer_2 ) != 7'bxxxx00x ) || ( ( data_buffer_2 ) != 6'b100x0x ) || ( data_buffer_2 ) != 3'b0x1 ) ) |-> fsm_14 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_11 ) \n   6'b1101x1 : begin\n     data_10 = reg_6;\n   end\n   7'bxx11010 : begin\n     err_11 = chip_17;\n   end\n   6'bx0x110 : begin\n     rx_5 = err_5;\n   end\n   default : begin \n     core_8 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( data_status_11 ) == ( 6'b1101x1 ) |-> data_10 == reg_6 ;endproperty \nproperty name: ( data_status_11 ) == ( 7'bxx11010 ) |-> err_11 == chip_17 ;endproperty \nproperty name: ( data_status_11 ) == ( 6'bx0x110 ) |-> rx_5 == err_5 ;endproperty \nproperty name; ( ( data_status_11 ) != 6'b1101x1 ) || ( ( data_status_11 ) != 7'bxx11010 ) || ( data_status_11 ) != 6'bx0x110 ) ) |-> core_8 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   5'bxx0xx : begin\n     chip_13 = auth_3;\n   end\n   default : begin \n     chip_6 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_3 ) == ( 5'bxx0xx ) |-> chip_13 == auth_3 ;endproperty \nproperty name; ( transfer_complete_3 ) != 5'bxx0xx ) ) |-> chip_6 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_13 ) \n   6'b1xxxx1 : begin\n     tx_1 = chip_2;\n   end\n   7'bx101x11 : begin\n     reg_17 = cfg_12;\n   end\n   default : begin \n     auth_18 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_13 ) == ( 6'b1xxxx1 ) |-> tx_1 == chip_2 ;endproperty \nproperty name: ( output_buffer_13 ) == ( 7'bx101x11 ) |-> reg_17 == cfg_12 ;endproperty \nproperty name; ( ( output_buffer_13 ) != 6'b1xxxx1 ) || ( output_buffer_13 ) != 7'bx101x11 ) ) |-> auth_18 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_3 ) \n   6'h39 : begin\n     rx_20 = core_11;\n   end\n   default : begin \n     core_18 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_3 ) == ( 6'h39 ) |-> rx_20 == core_11 ;endproperty \nproperty name; ( control_buffer_3 ) != 6'h39 ) ) |-> core_18 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   2'h2 : begin\n     reg_9 = auth_2;\n   end\n   7'bxx0x111 : begin\n     core_5 = cfg_6;\n   end\n   7'b0xxxx01 : begin\n     core_2 = err_3;\n   end\n   default : begin \n     rst_10 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_3 ) == ( 2'h2 ) |-> reg_9 == auth_2 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 7'bxx0x111 ) |-> core_5 == cfg_6 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 7'b0xxxx01 ) |-> core_2 == err_3 ;endproperty \nproperty name; ( ( input_buffer_status_3 ) != 2'h2 ) || ( ( input_buffer_status_3 ) != 7'bxx0x111 ) || ( input_buffer_status_3 ) != 7'b0xxxx01 ) ) |-> rst_10 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_1 ) \n   5'b11001 : begin\n     err_4 = err_12;\n   end\n   7'b0x000x1 : begin\n     auth_1 = rst_13;\n   end\n   7'b00x1xxx : begin\n     rx_3 = fsm_9;\n   end\n   5'b111x0 : begin\n     sig_19 = data_12;\n   end\n   default : begin \n     err_2 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_1 ) == ( 5'b11001 ) |-> err_4 == err_12 ;endproperty \nproperty name: ( control_buffer_1 ) == ( 7'b0x000x1 ) |-> auth_1 == rst_13 ;endproperty \nproperty name: ( control_buffer_1 ) == ( 7'b00x1xxx ) |-> rx_3 == fsm_9 ;endproperty \nproperty name: ( control_buffer_1 ) == ( 5'b111x0 ) |-> sig_19 == data_12 ;endproperty \nproperty name; ( ( control_buffer_1 ) != 5'b11001 ) || ( ( control_buffer_1 ) != 7'b0x000x1 ) || ( ( control_buffer_1 ) != 7'b00x1xxx ) || ( control_buffer_1 ) != 5'b111x0 ) ) |-> err_2 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_9 ) \n   7'b00xxx00 : begin\n     hw_7 = rst_3;\n   end\n   7'b0xx0xx1 : begin\n     hw_20 = fsm_9;\n   end\n   7'bxx0100x : begin\n     chip_6 = cfg_17;\n   end\n   7'b00x110x : begin\n     clk_4 = rst_17;\n   end\n   7'bx101x1x : begin\n     cfg_2 = cfg_5;\n   end\n   default : begin \n     core_20 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_9 ) == ( 7'b00xxx00 ) |-> hw_7 == rst_3 ;endproperty \nproperty name: ( data_status_9 ) == ( 7'b0xx0xx1 ) |-> hw_20 == fsm_9 ;endproperty \nproperty name: ( data_status_9 ) == ( 7'bxx0100x ) |-> chip_6 == cfg_17 ;endproperty \nproperty name: ( data_status_9 ) == ( 7'b00x110x ) |-> clk_4 == rst_17 ;endproperty \nproperty name: ( data_status_9 ) == ( 7'bx101x1x ) |-> cfg_2 == cfg_5 ;endproperty \nproperty name; ( ( data_status_9 ) != 7'b00xxx00 ) || ( ( data_status_9 ) != 7'b0xx0xx1 ) || ( ( data_status_9 ) != 7'bxx0100x ) || ( ( data_status_9 ) != 7'b00x110x ) || ( data_status_9 ) != 7'bx101x1x ) ) |-> core_20 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_6 ) \n   6'bx1xx00 : begin\n     rx_5 = reg_20;\n   end\n   7'bx0011xx : begin\n     data_5 = chip_9;\n   end\n   default : begin \n     auth_7 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( output_status_6 ) == ( 6'bx1xx00 ) |-> rx_5 == reg_20 ;endproperty \nproperty name: ( output_status_6 ) == ( 7'bx0011xx ) |-> data_5 == chip_9 ;endproperty \nproperty name; ( ( output_status_6 ) != 6'bx1xx00 ) || ( output_status_6 ) != 7'bx0011xx ) ) |-> auth_7 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_13 ) \n   3'h3 : begin\n     tx_11 = err_17;\n   end\n   default : begin \n     cfg_20 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( end_address_13 ) == ( 3'h3 ) |-> tx_11 == err_17 ;endproperty \nproperty name; ( end_address_13 ) != 3'h3 ) ) |-> cfg_20 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_5 ) \n   6'b1x1xxx : begin\n     hw_10 = auth_11;\n   end\n   7'b1xxx1x1 : begin\n     core_12 = auth_7;\n   end\n   default : begin \n     tx_5 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( command_status_5 ) == ( 6'b1x1xxx ) |-> hw_10 == auth_11 ;endproperty \nproperty name: ( command_status_5 ) == ( 7'b1xxx1x1 ) |-> core_12 == auth_7 ;endproperty \nproperty name; ( ( command_status_5 ) != 6'b1x1xxx ) || ( command_status_5 ) != 7'b1xxx1x1 ) ) |-> tx_5 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_18 ) \n   7'b101xxx0 : begin\n     chip_15 = core_17;\n   end\n   default : begin \n     reg_11 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_18 ) == ( 7'b101xxx0 ) |-> chip_15 == core_17 ;endproperty \nproperty name; ( flag_register_18 ) != 7'b101xxx0 ) ) |-> reg_11 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   3'b111 : begin\n     data_5 = fsm_14;\n   end\n   default : begin \n     hw_4 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_4 ) == ( 3'b111 ) |-> data_5 == fsm_14 ;endproperty \nproperty name; ( output_register_status_4 ) != 3'b111 ) ) |-> hw_4 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_18 ) \n   6'b1x1000 : begin\n     data_1 = fsm_20;\n   end\n   6'hd : begin\n     core_2 = auth_15;\n   end\n   6'b110100 : begin\n     data_11 = err_1;\n   end\n   default : begin \n     err_14 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( data_register_18 ) == ( 6'b1x1000 ) |-> data_1 == fsm_20 ;endproperty \nproperty name: ( data_register_18 ) == ( 6'hd ) |-> core_2 == auth_15 ;endproperty \nproperty name: ( data_register_18 ) == ( 6'b110100 ) |-> data_11 == err_1 ;endproperty \nproperty name; ( ( data_register_18 ) != 6'b1x1000 ) || ( ( data_register_18 ) != 6'hd ) || ( data_register_18 ) != 6'b110100 ) ) |-> err_14 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   7'h61 : begin\n     fsm_9 = chip_17;\n   end\n   6'b10010x : begin\n     chip_2 = tx_4;\n   end\n   5'h7 : begin\n     chip_17 = cfg_13;\n   end\n   6'b0x0010 : begin\n     data_7 = tx_1;\n   end\n   7'b0xx101x : begin\n     err_15 = rst_14;\n   end\n   default : begin \n     clk_17 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_7 ) == ( 7'h61 ) |-> fsm_9 == chip_17 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 6'b10010x ) |-> chip_2 == tx_4 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 5'h7 ) |-> chip_17 == cfg_13 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 6'b0x0010 ) |-> data_7 == tx_1 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 7'b0xx101x ) |-> err_15 == rst_14 ;endproperty \nproperty name; ( ( output_buffer_status_7 ) != 7'h61 ) || ( ( output_buffer_status_7 ) != 6'b10010x ) || ( ( output_buffer_status_7 ) != 5'h7 ) || ( ( output_buffer_status_7 ) != 6'b0x0010 ) || ( output_buffer_status_7 ) != 7'b0xx101x ) ) |-> clk_17 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_5 ) \n   7'h1c : begin\n     data_4 = data_4;\n   end\n   7'h44 : begin\n     hw_4 = rst_1;\n   end\n   7'h49 : begin\n     cfg_2 = err_20;\n   end\n   default : begin \n     clk_14 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( output_control_5 ) == ( 7'h1c ) |-> data_4 == data_4 ;endproperty \nproperty name: ( output_control_5 ) == ( 7'h44 ) |-> hw_4 == rst_1 ;endproperty \nproperty name: ( output_control_5 ) == ( 7'h49 ) |-> cfg_2 == err_20 ;endproperty \nproperty name; ( ( output_control_5 ) != 7'h1c ) || ( ( output_control_5 ) != 7'h44 ) || ( output_control_5 ) != 7'h49 ) ) |-> clk_14 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_3 ) \n   7'b0101100 : begin\n     cfg_4 = tx_3;\n   end\n   default : begin \n     fsm_10 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( status_register_3 ) == ( 7'b0101100 ) |-> cfg_4 == tx_3 ;endproperty \nproperty name; ( status_register_3 ) != 7'b0101100 ) ) |-> fsm_10 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_13 ) \n   6'hc : begin\n     auth_16 = auth_16;\n   end\n   7'b0010110 : begin\n     rx_7 = auth_1;\n   end\n   default : begin \n     chip_13 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_13 ) == ( 6'hc ) |-> auth_16 == auth_16 ;endproperty \nproperty name: ( control_register_status_13 ) == ( 7'b0010110 ) |-> rx_7 == auth_1 ;endproperty \nproperty name; ( ( control_register_status_13 ) != 6'hc ) || ( control_register_status_13 ) != 7'b0010110 ) ) |-> chip_13 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_10 ) \n   4'bxxxx : begin\n     reg_3 = rx_12;\n   end\n   default : begin \n     auth_11 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_10 ) == ( 4'bxxxx ) |-> reg_3 == rx_12 ;endproperty \nproperty name; ( ready_output_10 ) != 4'bxxxx ) ) |-> auth_11 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_10 ) \n   6'bx00001 : begin\n     cfg_10 = auth_16;\n   end\n   default : begin \n     rst_17 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_word_10 ) == ( 6'bx00001 ) |-> cfg_10 == auth_16 ;endproperty \nproperty name; ( control_word_10 ) != 6'bx00001 ) ) |-> rst_17 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_16 ) \n   6'b110100 : begin\n     auth_11 = clk_9;\n   end\n   5'b11111 : begin\n     auth_1 = data_18;\n   end\n   4'h9 : begin\n     clk_10 = rx_2;\n   end\n   7'b1000001 : begin\n     data_10 = rx_5;\n   end\n   default : begin \n     chip_14 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_16 ) == ( 6'b110100 ) |-> auth_11 == clk_9 ;endproperty \nproperty name: ( write_complete_16 ) == ( 5'b11111 ) |-> auth_1 == data_18 ;endproperty \nproperty name: ( write_complete_16 ) == ( 4'h9 ) |-> clk_10 == rx_2 ;endproperty \nproperty name: ( write_complete_16 ) == ( 7'b1000001 ) |-> data_10 == rx_5 ;endproperty \nproperty name; ( ( write_complete_16 ) != 6'b110100 ) || ( ( write_complete_16 ) != 5'b11111 ) || ( ( write_complete_16 ) != 4'h9 ) || ( write_complete_16 ) != 7'b1000001 ) ) |-> chip_14 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_8 ) \n   4'b11x1 : begin\n     sig_16 = chip_12;\n   end\n   7'b00xxx00 : begin\n     rx_15 = chip_3;\n   end\n   3'bx01 : begin\n     cfg_5 = data_6;\n   end\n   7'b1000010 : begin\n     fsm_7 = cfg_20;\n   end\n   cfg_9 : begin\n     clk_16 = chip_16;\n   end\n   default : begin \n     core_8 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_8 ) == ( 4'b11x1 ) |-> sig_16 == chip_12 ;endproperty \nproperty name: ( ready_register_8 ) == ( 7'b00xxx00 ) |-> rx_15 == chip_3 ;endproperty \nproperty name: ( ready_register_8 ) == ( 3'bx01 ) |-> cfg_5 == data_6 ;endproperty \nproperty name: ( ready_register_8 ) == ( 7'b1000010 ) |-> fsm_7 == cfg_20 ;endproperty \nproperty name: ( ready_register_8 ) == ( cfg_9 ) |-> clk_16 == chip_16 ;endproperty \nproperty name; ( ( ready_register_8 ) != 4'b11x1 ) || ( ( ready_register_8 ) != 7'b00xxx00 ) || ( ( ready_register_8 ) != 3'bx01 ) || ( ( ready_register_8 ) != 7'b1000010 ) || ( ready_register_8 ) != cfg_9 ) ) |-> core_8 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_9 ) \n   5'b01xxx : begin\n     rst_1 = sig_1;\n   end\n   7'b0111x11 : begin\n     hw_6 = sig_2;\n   end\n   6'b0xxx0x : begin\n     err_3 = auth_17;\n   end\n   5'h19 : begin\n     data_4 = clk_17;\n   end\n   6'b0011xx : begin\n     rx_4 = sig_18;\n   end\n   default : begin \n     data_2 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_9 ) == ( 5'b01xxx ) |-> rst_1 == sig_1 ;endproperty \nproperty name: ( operation_status_9 ) == ( 7'b0111x11 ) |-> hw_6 == sig_2 ;endproperty \nproperty name: ( operation_status_9 ) == ( 6'b0xxx0x ) |-> err_3 == auth_17 ;endproperty \nproperty name: ( operation_status_9 ) == ( 5'h19 ) |-> data_4 == clk_17 ;endproperty \nproperty name: ( operation_status_9 ) == ( 6'b0011xx ) |-> rx_4 == sig_18 ;endproperty \nproperty name; ( ( operation_status_9 ) != 5'b01xxx ) || ( ( operation_status_9 ) != 7'b0111x11 ) || ( ( operation_status_9 ) != 6'b0xxx0x ) || ( ( operation_status_9 ) != 5'h19 ) || ( operation_status_9 ) != 6'b0011xx ) ) |-> data_2 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_11 ) \n   6'bxxx111 : begin\n     hw_8 = clk_17;\n   end\n   5'b1xx11 : begin\n     reg_11 = clk_9;\n   end\n   6'h39 : begin\n     sig_20 = tx_4;\n   end\n   default : begin \n     rst_20 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_11 ) == ( 6'bxxx111 ) |-> hw_8 == clk_17 ;endproperty \nproperty name: ( mode_register_11 ) == ( 5'b1xx11 ) |-> reg_11 == clk_9 ;endproperty \nproperty name: ( mode_register_11 ) == ( 6'h39 ) |-> sig_20 == tx_4 ;endproperty \nproperty name; ( ( mode_register_11 ) != 6'bxxx111 ) || ( ( mode_register_11 ) != 5'b1xx11 ) || ( mode_register_11 ) != 6'h39 ) ) |-> rst_20 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_6 ) \n   4'h4 : begin\n     auth_12 = cfg_2;\n   end\n   err_12 : begin\n     core_18 = fsm_9;\n   end\n   5'bxxx10 : begin\n     rx_11 = sig_5;\n   end\n   7'b0011000 : begin\n     clk_10 = fsm_9;\n   end\n   default : begin \n     fsm_3 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_6 ) == ( 4'h4 ) |-> auth_12 == cfg_2 ;endproperty \nproperty name: ( status_register_buffer_6 ) == ( err_12 ) |-> core_18 == fsm_9 ;endproperty \nproperty name: ( status_register_buffer_6 ) == ( 5'bxxx10 ) |-> rx_11 == sig_5 ;endproperty \nproperty name: ( status_register_buffer_6 ) == ( 7'b0011000 ) |-> clk_10 == fsm_9 ;endproperty \nproperty name; ( ( status_register_buffer_6 ) != 4'h4 ) || ( ( status_register_buffer_6 ) != err_12 ) || ( ( status_register_buffer_6 ) != 5'bxxx10 ) || ( status_register_buffer_6 ) != 7'b0011000 ) ) |-> fsm_3 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_12 ) \n   6'b1x110x : begin\n     cfg_18 = err_11;\n   end\n   sig_10 : begin\n     core_6 = sig_7;\n   end\n   default : begin \n     reg_12 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_12 ) == ( 6'b1x110x ) |-> cfg_18 == err_11 ;endproperty \nproperty name: ( start_bit_12 ) == ( sig_10 ) |-> core_6 == sig_7 ;endproperty \nproperty name; ( ( start_bit_12 ) != 6'b1x110x ) || ( start_bit_12 ) != sig_10 ) ) |-> reg_12 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_13 ) \n   7'b1xx0000 : begin\n     clk_7 = fsm_6;\n   end\n   6'bx0x010 : begin\n     rx_17 = rst_3;\n   end\n   5'b11xx1 : begin\n     err_20 = chip_3;\n   end\n   6'h36 : begin\n     chip_8 = clk_6;\n   end\n   default : begin \n     rst_9 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_13 ) == ( 7'b1xx0000 ) |-> clk_7 == fsm_6 ;endproperty \nproperty name: ( acknowledge_13 ) == ( 6'bx0x010 ) |-> rx_17 == rst_3 ;endproperty \nproperty name: ( acknowledge_13 ) == ( 5'b11xx1 ) |-> err_20 == chip_3 ;endproperty \nproperty name: ( acknowledge_13 ) == ( 6'h36 ) |-> chip_8 == clk_6 ;endproperty \nproperty name; ( ( acknowledge_13 ) != 7'b1xx0000 ) || ( ( acknowledge_13 ) != 6'bx0x010 ) || ( ( acknowledge_13 ) != 5'b11xx1 ) || ( acknowledge_13 ) != 6'h36 ) ) |-> rst_9 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_17 ) \n   7'b1xxxxx1 : begin\n     fsm_11 = data_6;\n   end\n   7'bxxxx0x1 : begin\n     err_1 = tx_13;\n   end\n   err_4 : begin\n     cfg_20 = auth_1;\n   end\n   7'b100010x : begin\n     sig_14 = rst_19;\n   end\n   default : begin \n     reg_19 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_17 ) == ( 7'b1xxxxx1 ) |-> fsm_11 == data_6 ;endproperty \nproperty name: ( flag_register_17 ) == ( 7'bxxxx0x1 ) |-> err_1 == tx_13 ;endproperty \nproperty name: ( flag_register_17 ) == ( err_4 ) |-> cfg_20 == auth_1 ;endproperty \nproperty name: ( flag_register_17 ) == ( 7'b100010x ) |-> sig_14 == rst_19 ;endproperty \nproperty name; ( ( flag_register_17 ) != 7'b1xxxxx1 ) || ( ( flag_register_17 ) != 7'bxxxx0x1 ) || ( ( flag_register_17 ) != err_4 ) || ( flag_register_17 ) != 7'b100010x ) ) |-> reg_19 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_6 ) \n   6'h2 : begin\n     rx_13 = data_15;\n   end\n   6'bx0xxx1 : begin\n     fsm_15 = err_7;\n   end\n   6'bx10101 : begin\n     reg_3 = reg_12;\n   end\n   6'bxxxx10 : begin\n     err_3 = hw_19;\n   end\n   default : begin \n     core_6 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( result_register_6 ) == ( 6'h2 ) |-> rx_13 == data_15 ;endproperty \nproperty name: ( result_register_6 ) == ( 6'bx0xxx1 ) |-> fsm_15 == err_7 ;endproperty \nproperty name: ( result_register_6 ) == ( 6'bx10101 ) |-> reg_3 == reg_12 ;endproperty \nproperty name: ( result_register_6 ) == ( 6'bxxxx10 ) |-> err_3 == hw_19 ;endproperty \nproperty name; ( ( result_register_6 ) != 6'h2 ) || ( ( result_register_6 ) != 6'bx0xxx1 ) || ( ( result_register_6 ) != 6'bx10101 ) || ( result_register_6 ) != 6'bxxxx10 ) ) |-> core_6 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_3 ) \n   5'h12 : begin\n     fsm_17 = tx_16;\n   end\n   6'b1x11x0 : begin\n     cfg_20 = data_11;\n   end\n   7'bxxx10xx : begin\n     auth_10 = clk_17;\n   end\n   default : begin \n     tx_3 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_3 ) == ( 5'h12 ) |-> fsm_17 == tx_16 ;endproperty \nproperty name: ( control_signal_3 ) == ( 6'b1x11x0 ) |-> cfg_20 == data_11 ;endproperty \nproperty name: ( control_signal_3 ) == ( 7'bxxx10xx ) |-> auth_10 == clk_17 ;endproperty \nproperty name; ( ( control_signal_3 ) != 5'h12 ) || ( ( control_signal_3 ) != 6'b1x11x0 ) || ( control_signal_3 ) != 7'bxxx10xx ) ) |-> tx_3 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_11 ) \n   7'b0100100 : begin\n     reg_1 = rst_20;\n   end\n   6'bx1xx1x : begin\n     cfg_14 = sig_14;\n   end\n   default : begin \n     hw_20 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( command_status_11 ) == ( 7'b0100100 ) |-> reg_1 == rst_20 ;endproperty \nproperty name: ( command_status_11 ) == ( 6'bx1xx1x ) |-> cfg_14 == sig_14 ;endproperty \nproperty name; ( ( command_status_11 ) != 7'b0100100 ) || ( command_status_11 ) != 6'bx1xx1x ) ) |-> hw_20 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_16 ) \n   7'bx0011xx : begin\n     rx_2 = data_15;\n   end\n   default : begin \n     rst_20 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_16 ) == ( 7'bx0011xx ) |-> rx_2 == data_15 ;endproperty \nproperty name; ( output_buffer_16 ) != 7'bx0011xx ) ) |-> rst_20 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   7'b0xxx001 : begin\n     hw_20 = clk_12;\n   end\n   5'h1c : begin\n     fsm_4 = clk_5;\n   end\n   5'b11xx1 : begin\n     auth_4 = sig_13;\n   end\n   core_16 : begin\n     auth_13 = hw_15;\n   end\n   default : begin \n     clk_19 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_9 ) == ( 7'b0xxx001 ) |-> hw_20 == clk_12 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 5'h1c ) |-> fsm_4 == clk_5 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 5'b11xx1 ) |-> auth_4 == sig_13 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( core_16 ) |-> auth_13 == hw_15 ;endproperty \nproperty name; ( ( flag_control_status_9 ) != 7'b0xxx001 ) || ( ( flag_control_status_9 ) != 5'h1c ) || ( ( flag_control_status_9 ) != 5'b11xx1 ) || ( flag_control_status_9 ) != core_16 ) ) |-> clk_19 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_16 ) \n   5'bxxx1x : begin\n     sig_13 = reg_19;\n   end\n   7'b001x010 : begin\n     rx_19 = hw_7;\n   end\n   7'bx0x1xx1 : begin\n     core_11 = cfg_7;\n   end\n   7'b0101xxx : begin\n     auth_18 = core_19;\n   end\n   default : begin \n     auth_8 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_16 ) == ( 5'bxxx1x ) |-> sig_13 == reg_19 ;endproperty \nproperty name: ( data_status_register_status_16 ) == ( 7'b001x010 ) |-> rx_19 == hw_7 ;endproperty \nproperty name: ( data_status_register_status_16 ) == ( 7'bx0x1xx1 ) |-> core_11 == cfg_7 ;endproperty \nproperty name: ( data_status_register_status_16 ) == ( 7'b0101xxx ) |-> auth_18 == core_19 ;endproperty \nproperty name; ( ( data_status_register_status_16 ) != 5'bxxx1x ) || ( ( data_status_register_status_16 ) != 7'b001x010 ) || ( ( data_status_register_status_16 ) != 7'bx0x1xx1 ) || ( data_status_register_status_16 ) != 7'b0101xxx ) ) |-> auth_8 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_12 ) \n   7'b111111x : begin\n     auth_11 = clk_13;\n   end\n   6'b1x111x : begin\n     sig_15 = err_3;\n   end\n   6'b0x110x : begin\n     cfg_15 = core_5;\n   end\n   7'b0x1xx1x : begin\n     chip_16 = clk_12;\n   end\n   core_15 : begin\n     err_10 = rst_20;\n   end\n   default : begin \n     rst_20 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_12 ) == ( 7'b111111x ) |-> auth_11 == clk_13 ;endproperty \nproperty name: ( input_buffer_12 ) == ( 6'b1x111x ) |-> sig_15 == err_3 ;endproperty \nproperty name: ( input_buffer_12 ) == ( 6'b0x110x ) |-> cfg_15 == core_5 ;endproperty \nproperty name: ( input_buffer_12 ) == ( 7'b0x1xx1x ) |-> chip_16 == clk_12 ;endproperty \nproperty name: ( input_buffer_12 ) == ( core_15 ) |-> err_10 == rst_20 ;endproperty \nproperty name; ( ( input_buffer_12 ) != 7'b111111x ) || ( ( input_buffer_12 ) != 6'b1x111x ) || ( ( input_buffer_12 ) != 6'b0x110x ) || ( ( input_buffer_12 ) != 7'b0x1xx1x ) || ( input_buffer_12 ) != core_15 ) ) |-> rst_20 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_17 ) \n   7'b11101x1 : begin\n     auth_10 = hw_18;\n   end\n   7'b11xx0x1 : begin\n     rx_15 = hw_13;\n   end\n   7'h6d : begin\n     cfg_4 = chip_1;\n   end\n   7'bxx1x0xx : begin\n     rst_5 = tx_2;\n   end\n   data_6 : begin\n     rst_19 = rst_11;\n   end\n   default : begin \n     chip_7 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( address_register_17 ) == ( 7'b11101x1 ) |-> auth_10 == hw_18 ;endproperty \nproperty name: ( address_register_17 ) == ( 7'b11xx0x1 ) |-> rx_15 == hw_13 ;endproperty \nproperty name: ( address_register_17 ) == ( 7'h6d ) |-> cfg_4 == chip_1 ;endproperty \nproperty name: ( address_register_17 ) == ( 7'bxx1x0xx ) |-> rst_5 == tx_2 ;endproperty \nproperty name: ( address_register_17 ) == ( data_6 ) |-> rst_19 == rst_11 ;endproperty \nproperty name; ( ( address_register_17 ) != 7'b11101x1 ) || ( ( address_register_17 ) != 7'b11xx0x1 ) || ( ( address_register_17 ) != 7'h6d ) || ( ( address_register_17 ) != 7'bxx1x0xx ) || ( address_register_17 ) != data_6 ) ) |-> chip_7 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_3 ) \n   7'bx01xx0x : begin\n     core_10 = data_13;\n   end\n   7'b00101x0 : begin\n     fsm_11 = hw_3;\n   end\n   6'h10 : begin\n     tx_7 = clk_11;\n   end\n   6'b0xxx0x : begin\n     data_8 = fsm_8;\n   end\n   default : begin \n     cfg_10 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( address_register_3 ) == ( 7'bx01xx0x ) |-> core_10 == data_13 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'b00101x0 ) |-> fsm_11 == hw_3 ;endproperty \nproperty name: ( address_register_3 ) == ( 6'h10 ) |-> tx_7 == clk_11 ;endproperty \nproperty name: ( address_register_3 ) == ( 6'b0xxx0x ) |-> data_8 == fsm_8 ;endproperty \nproperty name; ( ( address_register_3 ) != 7'bx01xx0x ) || ( ( address_register_3 ) != 7'b00101x0 ) || ( ( address_register_3 ) != 6'h10 ) || ( address_register_3 ) != 6'b0xxx0x ) ) |-> cfg_10 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_11 ) \n   7'h49 : begin\n     cfg_9 = hw_3;\n   end\n   6'h1x : begin\n     err_5 = core_8;\n   end\n   default : begin \n     reg_14 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_11 ) == ( 7'h49 ) |-> cfg_9 == hw_3 ;endproperty \nproperty name: ( data_register_status_11 ) == ( 6'h1x ) |-> err_5 == core_8 ;endproperty \nproperty name; ( ( data_register_status_11 ) != 7'h49 ) || ( data_register_status_11 ) != 6'h1x ) ) |-> reg_14 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_7 ) \n   6'he : begin\n     core_4 = chip_5;\n   end\n   7'bx11xx1x : begin\n     chip_1 = core_18;\n   end\n   7'b1000000 : begin\n     chip_19 = fsm_14;\n   end\n   default : begin \n     err_6 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( output_register_7 ) == ( 6'he ) |-> core_4 == chip_5 ;endproperty \nproperty name: ( output_register_7 ) == ( 7'bx11xx1x ) |-> chip_1 == core_18 ;endproperty \nproperty name: ( output_register_7 ) == ( 7'b1000000 ) |-> chip_19 == fsm_14 ;endproperty \nproperty name; ( ( output_register_7 ) != 6'he ) || ( ( output_register_7 ) != 7'bx11xx1x ) || ( output_register_7 ) != 7'b1000000 ) ) |-> err_6 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_15 ) \n   6'bx01001 : begin\n     cfg_18 = data_13;\n   end\n   5'bxxxxx : begin\n     rx_18 = rx_13;\n   end\n   6'bxx111x : begin\n     fsm_13 = tx_15;\n   end\n   default : begin \n     hw_5 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_15 ) == ( 6'bx01001 ) |-> cfg_18 == data_13 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( 5'bxxxxx ) |-> rx_18 == rx_13 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( 6'bxx111x ) |-> fsm_13 == tx_15 ;endproperty \nproperty name; ( ( interrupt_request_15 ) != 6'bx01001 ) || ( ( interrupt_request_15 ) != 5'bxxxxx ) || ( interrupt_request_15 ) != 6'bxx111x ) ) |-> hw_5 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_3 ) \n   7'b1x0xx0x : begin\n     reg_4 = data_17;\n   end\n   7'b0x1111x : begin\n     tx_6 = data_14;\n   end\n   7'b00x0000 : begin\n     cfg_3 = clk_15;\n   end\n   6'bxx11x1 : begin\n     rx_10 = rx_2;\n   end\n   7'bxx0xxx0 : begin\n     cfg_14 = cfg_9;\n   end\n   default : begin \n     clk_17 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_3 ) == ( 7'b1x0xx0x ) |-> reg_4 == data_17 ;endproperty \nproperty name: ( ready_output_3 ) == ( 7'b0x1111x ) |-> tx_6 == data_14 ;endproperty \nproperty name: ( ready_output_3 ) == ( 7'b00x0000 ) |-> cfg_3 == clk_15 ;endproperty \nproperty name: ( ready_output_3 ) == ( 6'bxx11x1 ) |-> rx_10 == rx_2 ;endproperty \nproperty name: ( ready_output_3 ) == ( 7'bxx0xxx0 ) |-> cfg_14 == cfg_9 ;endproperty \nproperty name; ( ( ready_output_3 ) != 7'b1x0xx0x ) || ( ( ready_output_3 ) != 7'b0x1111x ) || ( ( ready_output_3 ) != 7'b00x0000 ) || ( ( ready_output_3 ) != 6'bxx11x1 ) || ( ready_output_3 ) != 7'bxx0xxx0 ) ) |-> clk_17 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   7'b10x0x10 : begin\n     auth_20 = data_1;\n   end\n   7'b0100010 : begin\n     cfg_6 = clk_7;\n   end\n   7'b111000x : begin\n     tx_20 = clk_6;\n   end\n   6'bx0x010 : begin\n     hw_8 = hw_10;\n   end\n   7'h25 : begin\n     fsm_8 = fsm_12;\n   end\n   default : begin \n     fsm_3 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_6 ) == ( 7'b10x0x10 ) |-> auth_20 == data_1 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 7'b0100010 ) |-> cfg_6 == clk_7 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 7'b111000x ) |-> tx_20 == clk_6 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 6'bx0x010 ) |-> hw_8 == hw_10 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 7'h25 ) |-> fsm_8 == fsm_12 ;endproperty \nproperty name; ( ( output_register_status_6 ) != 7'b10x0x10 ) || ( ( output_register_status_6 ) != 7'b0100010 ) || ( ( output_register_status_6 ) != 7'b111000x ) || ( ( output_register_status_6 ) != 6'bx0x010 ) || ( output_register_status_6 ) != 7'h25 ) ) |-> fsm_3 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_15 ) \n   5'b11110 : begin\n     clk_1 = reg_4;\n   end\n   7'b111xxx1 : begin\n     cfg_13 = err_7;\n   end\n   7'bxx000x0 : begin\n     clk_20 = auth_12;\n   end\n   7'b0xx10x0 : begin\n     fsm_2 = sig_17;\n   end\n   default : begin \n     tx_3 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( output_status_15 ) == ( 5'b11110 ) |-> clk_1 == reg_4 ;endproperty \nproperty name: ( output_status_15 ) == ( 7'b111xxx1 ) |-> cfg_13 == err_7 ;endproperty \nproperty name: ( output_status_15 ) == ( 7'bxx000x0 ) |-> clk_20 == auth_12 ;endproperty \nproperty name: ( output_status_15 ) == ( 7'b0xx10x0 ) |-> fsm_2 == sig_17 ;endproperty \nproperty name; ( ( output_status_15 ) != 5'b11110 ) || ( ( output_status_15 ) != 7'b111xxx1 ) || ( ( output_status_15 ) != 7'bxx000x0 ) || ( output_status_15 ) != 7'b0xx10x0 ) ) |-> tx_3 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_12 ) \n   7'bx0xx0xx : begin\n     err_3 = data_14;\n   end\n   6'bxxx1x1 : begin\n     fsm_17 = rst_19;\n   end\n   default : begin \n     data_17 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_12 ) == ( 7'bx0xx0xx ) |-> err_3 == data_14 ;endproperty \nproperty name: ( control_register_12 ) == ( 6'bxxx1x1 ) |-> fsm_17 == rst_19 ;endproperty \nproperty name; ( ( control_register_12 ) != 7'bx0xx0xx ) || ( control_register_12 ) != 6'bxxx1x1 ) ) |-> data_17 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_19 ) \n   err_9 : begin\n     cfg_3 = hw_14;\n   end\n   default : begin \n     cfg_20 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_19 ) == ( err_9 ) |-> cfg_3 == hw_14 ;endproperty \nproperty name; ( start_signal_19 ) != err_9 ) ) |-> cfg_20 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_3 ) \n   7'b1x01xx0 : begin\n     fsm_3 = data_16;\n   end\n   7'b1x11x00 : begin\n     sig_12 = data_11;\n   end\n   4'hd : begin\n     auth_16 = rx_10;\n   end\n   6'bxx1x0x : begin\n     rx_12 = auth_18;\n   end\n   6'bx00001 : begin\n     chip_11 = cfg_11;\n   end\n   default : begin \n     sig_1 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_3 ) == ( 7'b1x01xx0 ) |-> fsm_3 == data_16 ;endproperty \nproperty name: ( interrupt_request_3 ) == ( 7'b1x11x00 ) |-> sig_12 == data_11 ;endproperty \nproperty name: ( interrupt_request_3 ) == ( 4'hd ) |-> auth_16 == rx_10 ;endproperty \nproperty name: ( interrupt_request_3 ) == ( 6'bxx1x0x ) |-> rx_12 == auth_18 ;endproperty \nproperty name: ( interrupt_request_3 ) == ( 6'bx00001 ) |-> chip_11 == cfg_11 ;endproperty \nproperty name; ( ( interrupt_request_3 ) != 7'b1x01xx0 ) || ( ( interrupt_request_3 ) != 7'b1x11x00 ) || ( ( interrupt_request_3 ) != 4'hd ) || ( ( interrupt_request_3 ) != 6'bxx1x0x ) || ( interrupt_request_3 ) != 6'bx00001 ) ) |-> sig_1 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_17 ) \n   7'bxxx0x00 : begin\n     core_12 = core_7;\n   end\n   7'b1100x1x : begin\n     fsm_2 = rx_19;\n   end\n   7'b1xx0011 : begin\n     cfg_2 = rst_3;\n   end\n   5'h0 : begin\n     core_8 = core_13;\n   end\n   default : begin \n     sig_3 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_17 ) == ( 7'bxxx0x00 ) |-> core_12 == core_7 ;endproperty \nproperty name: ( control_flag_17 ) == ( 7'b1100x1x ) |-> fsm_2 == rx_19 ;endproperty \nproperty name: ( control_flag_17 ) == ( 7'b1xx0011 ) |-> cfg_2 == rst_3 ;endproperty \nproperty name: ( control_flag_17 ) == ( 5'h0 ) |-> core_8 == core_13 ;endproperty \nproperty name; ( ( control_flag_17 ) != 7'bxxx0x00 ) || ( ( control_flag_17 ) != 7'b1100x1x ) || ( ( control_flag_17 ) != 7'b1xx0011 ) || ( control_flag_17 ) != 5'h0 ) ) |-> sig_3 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_1 ) \n   7'h68 : begin\n     cfg_8 = auth_12;\n   end\n   7'h77 : begin\n     fsm_16 = core_3;\n   end\n   default : begin \n     err_18 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( address_status_1 ) == ( 7'h68 ) |-> cfg_8 == auth_12 ;endproperty \nproperty name: ( address_status_1 ) == ( 7'h77 ) |-> fsm_16 == core_3 ;endproperty \nproperty name; ( ( address_status_1 ) != 7'h68 ) || ( address_status_1 ) != 7'h77 ) ) |-> err_18 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_18 ) \n   6'b0000x1 : begin\n     fsm_7 = err_10;\n   end\n   7'bxx00101 : begin\n     clk_17 = fsm_1;\n   end\n   7'b00xx01x : begin\n     auth_15 = err_4;\n   end\n   5'b0xx10 : begin\n     hw_13 = data_19;\n   end\n   default : begin \n     sig_15 = rx_18;\n   end\nendcase",
        "Assertion": "property name: ( control_word_18 ) == ( 6'b0000x1 ) |-> fsm_7 == err_10 ;endproperty \nproperty name: ( control_word_18 ) == ( 7'bxx00101 ) |-> clk_17 == fsm_1 ;endproperty \nproperty name: ( control_word_18 ) == ( 7'b00xx01x ) |-> auth_15 == err_4 ;endproperty \nproperty name: ( control_word_18 ) == ( 5'b0xx10 ) |-> hw_13 == data_19 ;endproperty \nproperty name; ( ( control_word_18 ) != 6'b0000x1 ) || ( ( control_word_18 ) != 7'bxx00101 ) || ( ( control_word_18 ) != 7'b00xx01x ) || ( control_word_18 ) != 5'b0xx10 ) ) |-> sig_15 == rx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_12 ) \n   5'hf : begin\n     auth_3 = err_11;\n   end\n   default : begin \n     rst_5 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_12 ) == ( 5'hf ) |-> auth_3 == err_11 ;endproperty \nproperty name; ( data_register_status_12 ) != 5'hf ) ) |-> rst_5 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_4 ) \n   2'b00 : begin\n     reg_11 = reg_12;\n   end\n   5'hf : begin\n     fsm_6 = cfg_5;\n   end\n   6'b0xx001 : begin\n     core_16 = cfg_3;\n   end\n   default : begin \n     sig_3 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( control_input_4 ) == ( 2'b00 ) |-> reg_11 == reg_12 ;endproperty \nproperty name: ( control_input_4 ) == ( 5'hf ) |-> fsm_6 == cfg_5 ;endproperty \nproperty name: ( control_input_4 ) == ( 6'b0xx001 ) |-> core_16 == cfg_3 ;endproperty \nproperty name; ( ( control_input_4 ) != 2'b00 ) || ( ( control_input_4 ) != 5'hf ) || ( control_input_4 ) != 6'b0xx001 ) ) |-> sig_3 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_20 ) \n   6'b100x0x : begin\n     reg_2 = clk_6;\n   end\n   default : begin \n     hw_7 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_20 ) == ( 6'b100x0x ) |-> reg_2 == clk_6 ;endproperty \nproperty name; ( flag_register_20 ) != 6'b100x0x ) ) |-> hw_7 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   7'bxxx000x : begin\n     fsm_13 = fsm_13;\n   end\n   7'h2b : begin\n     rx_9 = hw_4;\n   end\n   default : begin \n     err_20 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_20 ) == ( 7'bxxx000x ) |-> fsm_13 == fsm_13 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 7'h2b ) |-> rx_9 == hw_4 ;endproperty \nproperty name; ( ( status_register_status_20 ) != 7'bxxx000x ) || ( status_register_status_20 ) != 7'h2b ) ) |-> err_20 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   7'b1xx1xxx : begin\n     tx_12 = fsm_14;\n   end\n   7'b00xxx01 : begin\n     err_6 = clk_7;\n   end\n   6'b1x0xxx : begin\n     hw_9 = tx_3;\n   end\n   default : begin \n     clk_6 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_2 ) == ( 7'b1xx1xxx ) |-> tx_12 == fsm_14 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 7'b00xxx01 ) |-> err_6 == clk_7 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 6'b1x0xxx ) |-> hw_9 == tx_3 ;endproperty \nproperty name; ( ( data_status_register_2 ) != 7'b1xx1xxx ) || ( ( data_status_register_2 ) != 7'b00xxx01 ) || ( data_status_register_2 ) != 6'b1x0xxx ) ) |-> clk_6 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_8 ) \n   7'b1110x0x : begin\n     sig_13 = sig_16;\n   end\n   default : begin \n     fsm_20 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_8 ) == ( 7'b1110x0x ) |-> sig_13 == sig_16 ;endproperty \nproperty name; ( start_bit_8 ) != 7'b1110x0x ) ) |-> fsm_20 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   5'h12 : begin\n     tx_20 = rx_11;\n   end\n   5'b0x01x : begin\n     rst_1 = chip_17;\n   end\n   7'bx00x001 : begin\n     clk_11 = reg_19;\n   end\n   7'h11 : begin\n     err_9 = chip_3;\n   end\n   default : begin \n     cfg_17 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_17 ) == ( 5'h12 ) |-> tx_20 == rx_11 ;endproperty \nproperty name: ( output_status_register_17 ) == ( 5'b0x01x ) |-> rst_1 == chip_17 ;endproperty \nproperty name: ( output_status_register_17 ) == ( 7'bx00x001 ) |-> clk_11 == reg_19 ;endproperty \nproperty name: ( output_status_register_17 ) == ( 7'h11 ) |-> err_9 == chip_3 ;endproperty \nproperty name; ( ( output_status_register_17 ) != 5'h12 ) || ( ( output_status_register_17 ) != 5'b0x01x ) || ( ( output_status_register_17 ) != 7'bx00x001 ) || ( output_status_register_17 ) != 7'h11 ) ) |-> cfg_17 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'b0111111 : begin\n     rx_6 = sig_9;\n   end\n   7'bx010x00 : begin\n     hw_16 = data_1;\n   end\n   default : begin \n     core_16 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( read_data_9 ) == ( 7'b0111111 ) |-> rx_6 == sig_9 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'bx010x00 ) |-> hw_16 == data_1 ;endproperty \nproperty name; ( ( read_data_9 ) != 7'b0111111 ) || ( read_data_9 ) != 7'bx010x00 ) ) |-> core_16 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_12 ) \n   6'b0100xx : begin\n     rx_10 = cfg_17;\n   end\n   6'b1xx1xx : begin\n     hw_4 = auth_5;\n   end\n   5'bx1101 : begin\n     tx_7 = tx_13;\n   end\n   7'b10xx100 : begin\n     clk_14 = core_20;\n   end\n   7'bx0xx1xx : begin\n     sig_14 = clk_1;\n   end\n   default : begin \n     rst_1 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( data_status_12 ) == ( 6'b0100xx ) |-> rx_10 == cfg_17 ;endproperty \nproperty name: ( data_status_12 ) == ( 6'b1xx1xx ) |-> hw_4 == auth_5 ;endproperty \nproperty name: ( data_status_12 ) == ( 5'bx1101 ) |-> tx_7 == tx_13 ;endproperty \nproperty name: ( data_status_12 ) == ( 7'b10xx100 ) |-> clk_14 == core_20 ;endproperty \nproperty name: ( data_status_12 ) == ( 7'bx0xx1xx ) |-> sig_14 == clk_1 ;endproperty \nproperty name; ( ( data_status_12 ) != 6'b0100xx ) || ( ( data_status_12 ) != 6'b1xx1xx ) || ( ( data_status_12 ) != 5'bx1101 ) || ( ( data_status_12 ) != 7'b10xx100 ) || ( data_status_12 ) != 7'bx0xx1xx ) ) |-> rst_1 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   7'b1xx0000 : begin\n     rst_17 = data_19;\n   end\n   6'b1x0000 : begin\n     rst_18 = chip_20;\n   end\n   3'b111 : begin\n     reg_12 = err_4;\n   end\n   fsm_20 : begin\n     chip_4 = hw_18;\n   end\n   default : begin \n     fsm_19 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_11 ) == ( 7'b1xx0000 ) |-> rst_17 == data_19 ;endproperty \nproperty name: ( data_control_status_11 ) == ( 6'b1x0000 ) |-> rst_18 == chip_20 ;endproperty \nproperty name: ( data_control_status_11 ) == ( 3'b111 ) |-> reg_12 == err_4 ;endproperty \nproperty name: ( data_control_status_11 ) == ( fsm_20 ) |-> chip_4 == hw_18 ;endproperty \nproperty name; ( ( data_control_status_11 ) != 7'b1xx0000 ) || ( ( data_control_status_11 ) != 6'b1x0000 ) || ( ( data_control_status_11 ) != 3'b111 ) || ( data_control_status_11 ) != fsm_20 ) ) |-> fsm_19 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   6'b001x10 : begin\n     fsm_14 = rst_10;\n   end\n   5'b1010x : begin\n     reg_18 = data_15;\n   end\n   6'b010101 : begin\n     chip_14 = core_6;\n   end\n   7'b1101x10 : begin\n     cfg_3 = clk_14;\n   end\n   default : begin \n     tx_14 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_14 ) == ( 6'b001x10 ) |-> fsm_14 == rst_10 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 5'b1010x ) |-> reg_18 == data_15 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 6'b010101 ) |-> chip_14 == core_6 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 7'b1101x10 ) |-> cfg_3 == clk_14 ;endproperty \nproperty name; ( ( data_status_register_14 ) != 6'b001x10 ) || ( ( data_status_register_14 ) != 5'b1010x ) || ( ( data_status_register_14 ) != 6'b010101 ) || ( data_status_register_14 ) != 7'b1101x10 ) ) |-> tx_14 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_5 ) \n   7'b1x10x0x : begin\n     hw_5 = data_8;\n   end\n   6'bx00100 : begin\n     reg_16 = chip_7;\n   end\n   default : begin \n     chip_13 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_5 ) == ( 7'b1x10x0x ) |-> hw_5 == data_8 ;endproperty \nproperty name: ( status_register_5 ) == ( 6'bx00100 ) |-> reg_16 == chip_7 ;endproperty \nproperty name; ( ( status_register_5 ) != 7'b1x10x0x ) || ( status_register_5 ) != 6'bx00100 ) ) |-> chip_13 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_10 ) \n   7'b0101110 : begin\n     cfg_2 = hw_1;\n   end\n   5'b0xx00 : begin\n     clk_11 = auth_17;\n   end\n   5'b0x00x : begin\n     auth_1 = data_10;\n   end\n   default : begin \n     hw_19 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_10 ) == ( 7'b0101110 ) |-> cfg_2 == hw_1 ;endproperty \nproperty name: ( instruction_buffer_10 ) == ( 5'b0xx00 ) |-> clk_11 == auth_17 ;endproperty \nproperty name: ( instruction_buffer_10 ) == ( 5'b0x00x ) |-> auth_1 == data_10 ;endproperty \nproperty name; ( ( instruction_buffer_10 ) != 7'b0101110 ) || ( ( instruction_buffer_10 ) != 5'b0xx00 ) || ( instruction_buffer_10 ) != 5'b0x00x ) ) |-> hw_19 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_14 ) \n   6'b000110 : begin\n     hw_13 = auth_1;\n   end\n   6'bxx0001 : begin\n     fsm_7 = core_7;\n   end\n   7'b01xx01x : begin\n     rx_13 = reg_12;\n   end\n   6'h11 : begin\n     fsm_8 = hw_10;\n   end\n   default : begin \n     cfg_2 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_14 ) == ( 6'b000110 ) |-> hw_13 == auth_1 ;endproperty \nproperty name: ( data_status_14 ) == ( 6'bxx0001 ) |-> fsm_7 == core_7 ;endproperty \nproperty name: ( data_status_14 ) == ( 7'b01xx01x ) |-> rx_13 == reg_12 ;endproperty \nproperty name: ( data_status_14 ) == ( 6'h11 ) |-> fsm_8 == hw_10 ;endproperty \nproperty name; ( ( data_status_14 ) != 6'b000110 ) || ( ( data_status_14 ) != 6'bxx0001 ) || ( ( data_status_14 ) != 7'b01xx01x ) || ( data_status_14 ) != 6'h11 ) ) |-> cfg_2 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_8 ) \n   7'b11x100x : begin\n     sig_10 = tx_7;\n   end\n   7'bxxxx1x1 : begin\n     rx_8 = core_10;\n   end\n   default : begin \n     clk_19 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_8 ) == ( 7'b11x100x ) |-> sig_10 == tx_7 ;endproperty \nproperty name: ( instruction_8 ) == ( 7'bxxxx1x1 ) |-> rx_8 == core_10 ;endproperty \nproperty name; ( ( instruction_8 ) != 7'b11x100x ) || ( instruction_8 ) != 7'bxxxx1x1 ) ) |-> clk_19 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_5 ) \n   6'h19 : begin\n     sig_12 = tx_7;\n   end\n   default : begin \n     data_14 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_5 ) == ( 6'h19 ) |-> sig_12 == tx_7 ;endproperty \nproperty name; ( start_signal_5 ) != 6'h19 ) ) |-> data_14 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_2 ) \n   6'bx11001 : begin\n     data_13 = hw_3;\n   end\n   7'bxxx1xxx : begin\n     hw_4 = reg_9;\n   end\n   6'bx01x1x : begin\n     rst_14 = clk_1;\n   end\n   7'b00111x0 : begin\n     rx_11 = chip_2;\n   end\n   default : begin \n     fsm_8 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_2 ) == ( 6'bx11001 ) |-> data_13 == hw_3 ;endproperty \nproperty name: ( acknowledge_2 ) == ( 7'bxxx1xxx ) |-> hw_4 == reg_9 ;endproperty \nproperty name: ( acknowledge_2 ) == ( 6'bx01x1x ) |-> rst_14 == clk_1 ;endproperty \nproperty name: ( acknowledge_2 ) == ( 7'b00111x0 ) |-> rx_11 == chip_2 ;endproperty \nproperty name; ( ( acknowledge_2 ) != 6'bx11001 ) || ( ( acknowledge_2 ) != 7'bxxx1xxx ) || ( ( acknowledge_2 ) != 6'bx01x1x ) || ( acknowledge_2 ) != 7'b00111x0 ) ) |-> fsm_8 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_12 ) \n   5'bx0x01 : begin\n     auth_9 = rst_10;\n   end\n   6'b111100 : begin\n     sig_20 = rst_8;\n   end\n   default : begin \n     rx_17 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_12 ) == ( 5'bx0x01 ) |-> auth_9 == rst_10 ;endproperty \nproperty name: ( output_register_status_12 ) == ( 6'b111100 ) |-> sig_20 == rst_8 ;endproperty \nproperty name; ( ( output_register_status_12 ) != 5'bx0x01 ) || ( output_register_status_12 ) != 6'b111100 ) ) |-> rx_17 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_1 ) \n   7'bxxxx101 : begin\n     err_15 = fsm_1;\n   end\n   6'b010x1x : begin\n     rst_6 = sig_17;\n   end\n   7'h2b : begin\n     core_8 = rst_4;\n   end\n   default : begin \n     tx_10 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( error_status_1 ) == ( 7'bxxxx101 ) |-> err_15 == fsm_1 ;endproperty \nproperty name: ( error_status_1 ) == ( 6'b010x1x ) |-> rst_6 == sig_17 ;endproperty \nproperty name: ( error_status_1 ) == ( 7'h2b ) |-> core_8 == rst_4 ;endproperty \nproperty name; ( ( error_status_1 ) != 7'bxxxx101 ) || ( ( error_status_1 ) != 6'b010x1x ) || ( error_status_1 ) != 7'h2b ) ) |-> tx_10 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_15 ) \n   6'b1x0xx0 : begin\n     rst_4 = err_1;\n   end\n   7'b10xx100 : begin\n     tx_8 = auth_13;\n   end\n   5'bxx0xx : begin\n     data_14 = sig_15;\n   end\n   default : begin \n     hw_7 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( error_status_15 ) == ( 6'b1x0xx0 ) |-> rst_4 == err_1 ;endproperty \nproperty name: ( error_status_15 ) == ( 7'b10xx100 ) |-> tx_8 == auth_13 ;endproperty \nproperty name: ( error_status_15 ) == ( 5'bxx0xx ) |-> data_14 == sig_15 ;endproperty \nproperty name; ( ( error_status_15 ) != 6'b1x0xx0 ) || ( ( error_status_15 ) != 7'b10xx100 ) || ( error_status_15 ) != 5'bxx0xx ) ) |-> hw_7 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   6'bx1x00x : begin\n     sig_1 = err_4;\n   end\n   default : begin \n     err_9 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( 6'bx1x00x ) |-> sig_1 == err_4 ;endproperty \nproperty name; ( output_register_4 ) != 6'bx1x00x ) ) |-> err_9 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_19 ) \n   5'b1x001 : begin\n     rx_14 = reg_2;\n   end\n   7'bx110x01 : begin\n     fsm_20 = rx_8;\n   end\n   6'b001000 : begin\n     fsm_7 = data_14;\n   end\n   default : begin \n     rx_7 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( data_register_19 ) == ( 5'b1x001 ) |-> rx_14 == reg_2 ;endproperty \nproperty name: ( data_register_19 ) == ( 7'bx110x01 ) |-> fsm_20 == rx_8 ;endproperty \nproperty name: ( data_register_19 ) == ( 6'b001000 ) |-> fsm_7 == data_14 ;endproperty \nproperty name; ( ( data_register_19 ) != 5'b1x001 ) || ( ( data_register_19 ) != 7'bx110x01 ) || ( data_register_19 ) != 6'b001000 ) ) |-> rx_7 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_3 ) \n   7'b00x11x0 : begin\n     reg_11 = chip_17;\n   end\n   7'b0x1x110 : begin\n     cfg_14 = tx_9;\n   end\n   default : begin \n     auth_10 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_3 ) == ( 7'b00x11x0 ) |-> reg_11 == chip_17 ;endproperty \nproperty name: ( busy_signal_3 ) == ( 7'b0x1x110 ) |-> cfg_14 == tx_9 ;endproperty \nproperty name; ( ( busy_signal_3 ) != 7'b00x11x0 ) || ( busy_signal_3 ) != 7'b0x1x110 ) ) |-> auth_10 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_1 ) \n   7'b00xx01x : begin\n     rst_20 = clk_8;\n   end\n   5'bxx101 : begin\n     cfg_19 = clk_19;\n   end\n   7'b0000x01 : begin\n     sig_1 = hw_13;\n   end\n   6'bx1xx1x : begin\n     cfg_15 = auth_7;\n   end\n   default : begin \n     err_12 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_1 ) == ( 7'b00xx01x ) |-> rst_20 == clk_8 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 5'bxx101 ) |-> cfg_19 == clk_19 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 7'b0000x01 ) |-> sig_1 == hw_13 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 6'bx1xx1x ) |-> cfg_15 == auth_7 ;endproperty \nproperty name; ( ( input_status_register_1 ) != 7'b00xx01x ) || ( ( input_status_register_1 ) != 5'bxx101 ) || ( ( input_status_register_1 ) != 7'b0000x01 ) || ( input_status_register_1 ) != 6'bx1xx1x ) ) |-> err_12 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_5 ) \n   7'bx011xx0 : begin\n     auth_6 = core_15;\n   end\n   7'h53 : begin\n     auth_19 = chip_15;\n   end\n   5'bx101x : begin\n     sig_17 = tx_20;\n   end\n   default : begin \n     reg_3 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_5 ) == ( 7'bx011xx0 ) |-> auth_6 == core_15 ;endproperty \nproperty name: ( status_buffer_5 ) == ( 7'h53 ) |-> auth_19 == chip_15 ;endproperty \nproperty name: ( status_buffer_5 ) == ( 5'bx101x ) |-> sig_17 == tx_20 ;endproperty \nproperty name; ( ( status_buffer_5 ) != 7'bx011xx0 ) || ( ( status_buffer_5 ) != 7'h53 ) || ( status_buffer_5 ) != 5'bx101x ) ) |-> reg_3 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_10 ) \n   6'b0x1xxx : begin\n     hw_18 = clk_20;\n   end\n   6'b0x1x01 : begin\n     core_14 = core_13;\n   end\n   7'b0001001 : begin\n     reg_16 = rst_14;\n   end\n   6'bx0x111 : begin\n     chip_5 = cfg_9;\n   end\n   default : begin \n     err_3 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( output_data_10 ) == ( 6'b0x1xxx ) |-> hw_18 == clk_20 ;endproperty \nproperty name: ( output_data_10 ) == ( 6'b0x1x01 ) |-> core_14 == core_13 ;endproperty \nproperty name: ( output_data_10 ) == ( 7'b0001001 ) |-> reg_16 == rst_14 ;endproperty \nproperty name: ( output_data_10 ) == ( 6'bx0x111 ) |-> chip_5 == cfg_9 ;endproperty \nproperty name; ( ( output_data_10 ) != 6'b0x1xxx ) || ( ( output_data_10 ) != 6'b0x1x01 ) || ( ( output_data_10 ) != 7'b0001001 ) || ( output_data_10 ) != 6'bx0x111 ) ) |-> err_3 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_2 ) \n   5'b10100 : begin\n     clk_1 = hw_15;\n   end\n   4'b1110 : begin\n     data_5 = hw_17;\n   end\n   default : begin \n     err_1 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( control_output_2 ) == ( 5'b10100 ) |-> clk_1 == hw_15 ;endproperty \nproperty name: ( control_output_2 ) == ( 4'b1110 ) |-> data_5 == hw_17 ;endproperty \nproperty name; ( ( control_output_2 ) != 5'b10100 ) || ( control_output_2 ) != 4'b1110 ) ) |-> err_1 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_19 ) \n   7'b0xx101x : begin\n     chip_2 = err_13;\n   end\n   5'b11x11 : begin\n     data_1 = data_1;\n   end\n   7'b1x0110x : begin\n     tx_15 = core_3;\n   end\n   default : begin \n     rx_1 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_19 ) == ( 7'b0xx101x ) |-> chip_2 == err_13 ;endproperty \nproperty name: ( read_enable_19 ) == ( 5'b11x11 ) |-> data_1 == data_1 ;endproperty \nproperty name: ( read_enable_19 ) == ( 7'b1x0110x ) |-> tx_15 == core_3 ;endproperty \nproperty name; ( ( read_enable_19 ) != 7'b0xx101x ) || ( ( read_enable_19 ) != 5'b11x11 ) || ( read_enable_19 ) != 7'b1x0110x ) ) |-> rx_1 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_12 ) \n   5'bxx00x : begin\n     chip_16 = sig_17;\n   end\n   7'b10xxx0x : begin\n     reg_19 = core_11;\n   end\n   7'bxx0001x : begin\n     cfg_13 = sig_11;\n   end\n   7'bx10x00x : begin\n     clk_17 = fsm_20;\n   end\n   rst_10 : begin\n     reg_14 = data_16;\n   end\n   default : begin \n     core_1 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_12 ) == ( 5'bxx00x ) |-> chip_16 == sig_17 ;endproperty \nproperty name: ( control_flag_register_12 ) == ( 7'b10xxx0x ) |-> reg_19 == core_11 ;endproperty \nproperty name: ( control_flag_register_12 ) == ( 7'bxx0001x ) |-> cfg_13 == sig_11 ;endproperty \nproperty name: ( control_flag_register_12 ) == ( 7'bx10x00x ) |-> clk_17 == fsm_20 ;endproperty \nproperty name: ( control_flag_register_12 ) == ( rst_10 ) |-> reg_14 == data_16 ;endproperty \nproperty name; ( ( control_flag_register_12 ) != 5'bxx00x ) || ( ( control_flag_register_12 ) != 7'b10xxx0x ) || ( ( control_flag_register_12 ) != 7'bxx0001x ) || ( ( control_flag_register_12 ) != 7'bx10x00x ) || ( control_flag_register_12 ) != rst_10 ) ) |-> core_1 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_20 ) \n   7'b0xxx010 : begin\n     sig_11 = tx_14;\n   end\n   7'h0 : begin\n     rx_19 = cfg_4;\n   end\n   default : begin \n     cfg_15 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( counter_20 ) == ( 7'b0xxx010 ) |-> sig_11 == tx_14 ;endproperty \nproperty name: ( counter_20 ) == ( 7'h0 ) |-> rx_19 == cfg_4 ;endproperty \nproperty name; ( ( counter_20 ) != 7'b0xxx010 ) || ( counter_20 ) != 7'h0 ) ) |-> cfg_15 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_8 ) \n   6'bx01010 : begin\n     reg_12 = reg_9;\n   end\n   7'b00000x0 : begin\n     chip_2 = fsm_8;\n   end\n   default : begin \n     err_19 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( status_output_8 ) == ( 6'bx01010 ) |-> reg_12 == reg_9 ;endproperty \nproperty name: ( status_output_8 ) == ( 7'b00000x0 ) |-> chip_2 == fsm_8 ;endproperty \nproperty name; ( ( status_output_8 ) != 6'bx01010 ) || ( status_output_8 ) != 7'b00000x0 ) ) |-> err_19 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   7'b00xx0xx : begin\n     cfg_19 = data_4;\n   end\n   7'b11000xx : begin\n     data_15 = rx_16;\n   end\n   7'b1x1011x : begin\n     rst_2 = chip_15;\n   end\n   6'b01xxx0 : begin\n     fsm_9 = clk_8;\n   end\n   default : begin \n     data_5 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_13 ) == ( 7'b00xx0xx ) |-> cfg_19 == data_4 ;endproperty \nproperty name: ( input_status_register_13 ) == ( 7'b11000xx ) |-> data_15 == rx_16 ;endproperty \nproperty name: ( input_status_register_13 ) == ( 7'b1x1011x ) |-> rst_2 == chip_15 ;endproperty \nproperty name: ( input_status_register_13 ) == ( 6'b01xxx0 ) |-> fsm_9 == clk_8 ;endproperty \nproperty name; ( ( input_status_register_13 ) != 7'b00xx0xx ) || ( ( input_status_register_13 ) != 7'b11000xx ) || ( ( input_status_register_13 ) != 7'b1x1011x ) || ( input_status_register_13 ) != 6'b01xxx0 ) ) |-> data_5 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_3 ) \n   7'b1x01000 : begin\n     core_9 = rst_5;\n   end\n   default : begin \n     core_3 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( read_data_3 ) == ( 7'b1x01000 ) |-> core_9 == rst_5 ;endproperty \nproperty name; ( read_data_3 ) != 7'b1x01000 ) ) |-> core_3 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   7'b0110100 : begin\n     reg_9 = fsm_16;\n   end\n   default : begin \n     fsm_16 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_14 ) == ( 7'b0110100 ) |-> reg_9 == fsm_16 ;endproperty \nproperty name; ( acknowledge_14 ) != 7'b0110100 ) ) |-> fsm_16 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_20 ) \n   7'b0x00x10 : begin\n     err_15 = tx_20;\n   end\n   default : begin \n     err_7 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_20 ) == ( 7'b0x00x10 ) |-> err_15 == tx_20 ;endproperty \nproperty name; ( instruction_buffer_20 ) != 7'b0x00x10 ) ) |-> err_7 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_15 ) \n   7'b1100000 : begin\n     chip_19 = chip_3;\n   end\n   7'bxxx1001 : begin\n     err_12 = core_2;\n   end\n   default : begin \n     cfg_1 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_15 ) == ( 7'b1100000 ) |-> chip_19 == chip_3 ;endproperty \nproperty name: ( read_enable_15 ) == ( 7'bxxx1001 ) |-> err_12 == core_2 ;endproperty \nproperty name; ( ( read_enable_15 ) != 7'b1100000 ) || ( read_enable_15 ) != 7'bxxx1001 ) ) |-> cfg_1 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_16 ) \n   7'bxxx01x0 : begin\n     tx_20 = sig_6;\n   end\n   7'bxxx10xx : begin\n     clk_11 = tx_18;\n   end\n   7'b1xx11x1 : begin\n     core_11 = rx_8;\n   end\n   default : begin \n     rx_14 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( command_register_16 ) == ( 7'bxxx01x0 ) |-> tx_20 == sig_6 ;endproperty \nproperty name: ( command_register_16 ) == ( 7'bxxx10xx ) |-> clk_11 == tx_18 ;endproperty \nproperty name: ( command_register_16 ) == ( 7'b1xx11x1 ) |-> core_11 == rx_8 ;endproperty \nproperty name; ( ( command_register_16 ) != 7'bxxx01x0 ) || ( ( command_register_16 ) != 7'bxxx10xx ) || ( command_register_16 ) != 7'b1xx11x1 ) ) |-> rx_14 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_16 ) \n   5'b11xx1 : begin\n     err_15 = data_8;\n   end\n   default : begin \n     rst_16 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( control_register_16 ) == ( 5'b11xx1 ) |-> err_15 == data_8 ;endproperty \nproperty name; ( control_register_16 ) != 5'b11xx1 ) ) |-> rst_16 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_1 ) \n   6'h1e : begin\n     auth_14 = err_3;\n   end\n   4'bxxx1 : begin\n     rst_14 = tx_2;\n   end\n   7'b00010x0 : begin\n     fsm_15 = sig_6;\n   end\n   7'b111001x : begin\n     core_16 = err_7;\n   end\n   fsm_5 : begin\n     rx_8 = err_1;\n   end\n   default : begin \n     auth_2 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_1 ) == ( 6'h1e ) |-> auth_14 == err_3 ;endproperty \nproperty name: ( busy_signal_1 ) == ( 4'bxxx1 ) |-> rst_14 == tx_2 ;endproperty \nproperty name: ( busy_signal_1 ) == ( 7'b00010x0 ) |-> fsm_15 == sig_6 ;endproperty \nproperty name: ( busy_signal_1 ) == ( 7'b111001x ) |-> core_16 == err_7 ;endproperty \nproperty name: ( busy_signal_1 ) == ( fsm_5 ) |-> rx_8 == err_1 ;endproperty \nproperty name; ( ( busy_signal_1 ) != 6'h1e ) || ( ( busy_signal_1 ) != 4'bxxx1 ) || ( ( busy_signal_1 ) != 7'b00010x0 ) || ( ( busy_signal_1 ) != 7'b111001x ) || ( busy_signal_1 ) != fsm_5 ) ) |-> auth_2 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_5 ) \n   6'bxxxxxx : begin\n     rx_6 = tx_12;\n   end\n   7'h43 : begin\n     clk_7 = rst_5;\n   end\n   fsm_14 : begin\n     rst_2 = rx_6;\n   end\n   default : begin \n     hw_3 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( address_register_5 ) == ( 6'bxxxxxx ) |-> rx_6 == tx_12 ;endproperty \nproperty name: ( address_register_5 ) == ( 7'h43 ) |-> clk_7 == rst_5 ;endproperty \nproperty name: ( address_register_5 ) == ( fsm_14 ) |-> rst_2 == rx_6 ;endproperty \nproperty name; ( ( address_register_5 ) != 6'bxxxxxx ) || ( ( address_register_5 ) != 7'h43 ) || ( address_register_5 ) != fsm_14 ) ) |-> hw_3 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   7'bxxxx1xx : begin\n     tx_16 = auth_6;\n   end\n   6'bx1xxxx : begin\n     sig_19 = clk_17;\n   end\n   6'b001x11 : begin\n     clk_11 = clk_15;\n   end\n   default : begin \n     tx_8 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_18 ) == ( 7'bxxxx1xx ) |-> tx_16 == auth_6 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 6'bx1xxxx ) |-> sig_19 == clk_17 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 6'b001x11 ) |-> clk_11 == clk_15 ;endproperty \nproperty name; ( ( transfer_complete_18 ) != 7'bxxxx1xx ) || ( ( transfer_complete_18 ) != 6'bx1xxxx ) || ( transfer_complete_18 ) != 6'b001x11 ) ) |-> tx_8 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_11 ) \n   7'bx00100x : begin\n     core_20 = err_14;\n   end\n   default : begin \n     cfg_8 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_11 ) == ( 7'bx00100x ) |-> core_20 == err_14 ;endproperty \nproperty name; ( operation_code_11 ) != 7'bx00100x ) ) |-> cfg_8 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_5 ) \n   6'bx10101 : begin\n     hw_5 = err_17;\n   end\n   7'bx1x1x0x : begin\n     reg_9 = clk_7;\n   end\n   6'b1x0x11 : begin\n     data_10 = auth_3;\n   end\n   default : begin \n     chip_12 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_5 ) == ( 6'bx10101 ) |-> hw_5 == err_17 ;endproperty \nproperty name: ( write_complete_5 ) == ( 7'bx1x1x0x ) |-> reg_9 == clk_7 ;endproperty \nproperty name: ( write_complete_5 ) == ( 6'b1x0x11 ) |-> data_10 == auth_3 ;endproperty \nproperty name; ( ( write_complete_5 ) != 6'bx10101 ) || ( ( write_complete_5 ) != 7'bx1x1x0x ) || ( write_complete_5 ) != 6'b1x0x11 ) ) |-> chip_12 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_11 ) \n   6'bx00111 : begin\n     rx_18 = cfg_14;\n   end\n   7'bx010xx0 : begin\n     rst_14 = fsm_17;\n   end\n   7'bx100100 : begin\n     reg_19 = chip_9;\n   end\n   7'h1 : begin\n     tx_8 = fsm_1;\n   end\n   5'bx01x0 : begin\n     reg_9 = data_3;\n   end\n   default : begin \n     cfg_17 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( output_register_11 ) == ( 6'bx00111 ) |-> rx_18 == cfg_14 ;endproperty \nproperty name: ( output_register_11 ) == ( 7'bx010xx0 ) |-> rst_14 == fsm_17 ;endproperty \nproperty name: ( output_register_11 ) == ( 7'bx100100 ) |-> reg_19 == chip_9 ;endproperty \nproperty name: ( output_register_11 ) == ( 7'h1 ) |-> tx_8 == fsm_1 ;endproperty \nproperty name: ( output_register_11 ) == ( 5'bx01x0 ) |-> reg_9 == data_3 ;endproperty \nproperty name; ( ( output_register_11 ) != 6'bx00111 ) || ( ( output_register_11 ) != 7'bx010xx0 ) || ( ( output_register_11 ) != 7'bx100100 ) || ( ( output_register_11 ) != 7'h1 ) || ( output_register_11 ) != 5'bx01x0 ) ) |-> cfg_17 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_9 ) \n   5'b11100 : begin\n     tx_6 = data_14;\n   end\n   6'b011x0x : begin\n     rx_9 = rst_8;\n   end\n   7'b1x0x110 : begin\n     sig_10 = reg_20;\n   end\n   default : begin \n     auth_6 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_9 ) == ( 5'b11100 ) |-> tx_6 == data_14 ;endproperty \nproperty name: ( start_signal_9 ) == ( 6'b011x0x ) |-> rx_9 == rst_8 ;endproperty \nproperty name: ( start_signal_9 ) == ( 7'b1x0x110 ) |-> sig_10 == reg_20 ;endproperty \nproperty name; ( ( start_signal_9 ) != 5'b11100 ) || ( ( start_signal_9 ) != 6'b011x0x ) || ( start_signal_9 ) != 7'b1x0x110 ) ) |-> auth_6 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_1 ) \n   6'h2 : begin\n     fsm_16 = clk_13;\n   end\n   7'h6x : begin\n     err_19 = rx_13;\n   end\n   default : begin \n     data_18 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( command_status_1 ) == ( 6'h2 ) |-> fsm_16 == clk_13 ;endproperty \nproperty name: ( command_status_1 ) == ( 7'h6x ) |-> err_19 == rx_13 ;endproperty \nproperty name; ( ( command_status_1 ) != 6'h2 ) || ( command_status_1 ) != 7'h6x ) ) |-> data_18 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_1 ) \n   6'b1xx0xx : begin\n     err_13 = tx_4;\n   end\n   7'b0110x11 : begin\n     reg_7 = cfg_8;\n   end\n   5'b0x110 : begin\n     reg_19 = data_20;\n   end\n   default : begin \n     auth_14 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( enable_1 ) == ( 6'b1xx0xx ) |-> err_13 == tx_4 ;endproperty \nproperty name: ( enable_1 ) == ( 7'b0110x11 ) |-> reg_7 == cfg_8 ;endproperty \nproperty name: ( enable_1 ) == ( 5'b0x110 ) |-> reg_19 == data_20 ;endproperty \nproperty name; ( ( enable_1 ) != 6'b1xx0xx ) || ( ( enable_1 ) != 7'b0110x11 ) || ( enable_1 ) != 5'b0x110 ) ) |-> auth_14 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_19 ) \n   core_20 : begin\n     rst_20 = tx_15;\n   end\n   7'bx100110 : begin\n     clk_15 = tx_7;\n   end\n   5'h1c : begin\n     err_4 = hw_17;\n   end\n   6'b0x010x : begin\n     tx_6 = core_3;\n   end\n   default : begin \n     cfg_5 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( output_data_19 ) == ( core_20 ) |-> rst_20 == tx_15 ;endproperty \nproperty name: ( output_data_19 ) == ( 7'bx100110 ) |-> clk_15 == tx_7 ;endproperty \nproperty name: ( output_data_19 ) == ( 5'h1c ) |-> err_4 == hw_17 ;endproperty \nproperty name: ( output_data_19 ) == ( 6'b0x010x ) |-> tx_6 == core_3 ;endproperty \nproperty name; ( ( output_data_19 ) != core_20 ) || ( ( output_data_19 ) != 7'bx100110 ) || ( ( output_data_19 ) != 5'h1c ) || ( output_data_19 ) != 6'b0x010x ) ) |-> cfg_5 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_15 ) \n   6'hb : begin\n     clk_20 = err_4;\n   end\n   7'bxx11110 : begin\n     clk_8 = auth_7;\n   end\n   default : begin \n     hw_9 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( input_status_15 ) == ( 6'hb ) |-> clk_20 == err_4 ;endproperty \nproperty name: ( input_status_15 ) == ( 7'bxx11110 ) |-> clk_8 == auth_7 ;endproperty \nproperty name; ( ( input_status_15 ) != 6'hb ) || ( input_status_15 ) != 7'bxx11110 ) ) |-> hw_9 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_16 ) \n   7'bxx0xx11 : begin\n     clk_6 = auth_19;\n   end\n   3'b1x1 : begin\n     rst_12 = auth_2;\n   end\n   4'bx0xx : begin\n     fsm_7 = auth_1;\n   end\n   7'b0x0xxxx : begin\n     rx_17 = chip_17;\n   end\n   default : begin \n     rx_14 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( output_register_16 ) == ( 7'bxx0xx11 ) |-> clk_6 == auth_19 ;endproperty \nproperty name: ( output_register_16 ) == ( 3'b1x1 ) |-> rst_12 == auth_2 ;endproperty \nproperty name: ( output_register_16 ) == ( 4'bx0xx ) |-> fsm_7 == auth_1 ;endproperty \nproperty name: ( output_register_16 ) == ( 7'b0x0xxxx ) |-> rx_17 == chip_17 ;endproperty \nproperty name; ( ( output_register_16 ) != 7'bxx0xx11 ) || ( ( output_register_16 ) != 3'b1x1 ) || ( ( output_register_16 ) != 4'bx0xx ) || ( output_register_16 ) != 7'b0x0xxxx ) ) |-> rx_14 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_6 ) \n   7'h5 : begin\n     err_7 = auth_16;\n   end\n   7'b110111x : begin\n     reg_11 = chip_1;\n   end\n   7'b10xxx01 : begin\n     core_19 = reg_2;\n   end\n   7'h23 : begin\n     core_2 = chip_8;\n   end\n   7'b1011001 : begin\n     rst_13 = clk_12;\n   end\n   default : begin \n     rst_19 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( instruction_6 ) == ( 7'h5 ) |-> err_7 == auth_16 ;endproperty \nproperty name: ( instruction_6 ) == ( 7'b110111x ) |-> reg_11 == chip_1 ;endproperty \nproperty name: ( instruction_6 ) == ( 7'b10xxx01 ) |-> core_19 == reg_2 ;endproperty \nproperty name: ( instruction_6 ) == ( 7'h23 ) |-> core_2 == chip_8 ;endproperty \nproperty name: ( instruction_6 ) == ( 7'b1011001 ) |-> rst_13 == clk_12 ;endproperty \nproperty name; ( ( instruction_6 ) != 7'h5 ) || ( ( instruction_6 ) != 7'b110111x ) || ( ( instruction_6 ) != 7'b10xxx01 ) || ( ( instruction_6 ) != 7'h23 ) || ( instruction_6 ) != 7'b1011001 ) ) |-> rst_19 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_5 ) \n   7'h6a : begin\n     clk_20 = rst_20;\n   end\n   rx_9 : begin\n     rx_9 = cfg_3;\n   end\n   7'b00010xx : begin\n     err_6 = rst_15;\n   end\n   7'b11x1x0x : begin\n     cfg_7 = auth_10;\n   end\n   7'hd : begin\n     hw_2 = chip_1;\n   end\n   default : begin \n     core_12 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_5 ) == ( 7'h6a ) |-> clk_20 == rst_20 ;endproperty \nproperty name: ( write_enable_5 ) == ( rx_9 ) |-> rx_9 == cfg_3 ;endproperty \nproperty name: ( write_enable_5 ) == ( 7'b00010xx ) |-> err_6 == rst_15 ;endproperty \nproperty name: ( write_enable_5 ) == ( 7'b11x1x0x ) |-> cfg_7 == auth_10 ;endproperty \nproperty name: ( write_enable_5 ) == ( 7'hd ) |-> hw_2 == chip_1 ;endproperty \nproperty name; ( ( write_enable_5 ) != 7'h6a ) || ( ( write_enable_5 ) != rx_9 ) || ( ( write_enable_5 ) != 7'b00010xx ) || ( ( write_enable_5 ) != 7'b11x1x0x ) || ( write_enable_5 ) != 7'hd ) ) |-> core_12 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   7'bx0010x1 : begin\n     clk_12 = core_7;\n   end\n   6'h2x : begin\n     chip_16 = chip_12;\n   end\n   7'b01x1xxx : begin\n     cfg_10 = rst_9;\n   end\n   7'b001x0xx : begin\n     fsm_3 = data_8;\n   end\n   7'b1100101 : begin\n     clk_10 = clk_13;\n   end\n   default : begin \n     core_15 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_18 ) == ( 7'bx0010x1 ) |-> clk_12 == core_7 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 6'h2x ) |-> chip_16 == chip_12 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 7'b01x1xxx ) |-> cfg_10 == rst_9 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 7'b001x0xx ) |-> fsm_3 == data_8 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 7'b1100101 ) |-> clk_10 == clk_13 ;endproperty \nproperty name; ( ( status_output_buffer_18 ) != 7'bx0010x1 ) || ( ( status_output_buffer_18 ) != 6'h2x ) || ( ( status_output_buffer_18 ) != 7'b01x1xxx ) || ( ( status_output_buffer_18 ) != 7'b001x0xx ) || ( status_output_buffer_18 ) != 7'b1100101 ) ) |-> core_15 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_9 ) \n   7'bx011100 : begin\n     clk_4 = data_5;\n   end\n   default : begin \n     cfg_9 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_9 ) == ( 7'bx011100 ) |-> clk_4 == data_5 ;endproperty \nproperty name; ( interrupt_control_9 ) != 7'bx011100 ) ) |-> cfg_9 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_7 ) \n   6'b101110 : begin\n     fsm_14 = cfg_20;\n   end\n   default : begin \n     tx_17 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_7 ) == ( 6'b101110 ) |-> fsm_14 == cfg_20 ;endproperty \nproperty name; ( write_enable_7 ) != 6'b101110 ) ) |-> tx_17 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_13 ) \n   7'b1xxx0xx : begin\n     data_7 = sig_18;\n   end\n   default : begin \n     clk_18 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_13 ) == ( 7'b1xxx0xx ) |-> data_7 == sig_18 ;endproperty \nproperty name; ( status_flag_13 ) != 7'b1xxx0xx ) ) |-> clk_18 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_2 ) \n   7'b0100110 : begin\n     hw_16 = reg_7;\n   end\n   7'h71 : begin\n     rst_6 = core_10;\n   end\n   5'b1x1xx : begin\n     rst_4 = data_17;\n   end\n   default : begin \n     hw_20 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_2 ) == ( 7'b0100110 ) |-> hw_16 == reg_7 ;endproperty \nproperty name: ( data_register_status_2 ) == ( 7'h71 ) |-> rst_6 == core_10 ;endproperty \nproperty name: ( data_register_status_2 ) == ( 5'b1x1xx ) |-> rst_4 == data_17 ;endproperty \nproperty name; ( ( data_register_status_2 ) != 7'b0100110 ) || ( ( data_register_status_2 ) != 7'h71 ) || ( data_register_status_2 ) != 5'b1x1xx ) ) |-> hw_20 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   7'h27 : begin\n     core_14 = sig_2;\n   end\n   6'hb : begin\n     chip_17 = reg_2;\n   end\n   6'bxxx0xx : begin\n     rx_2 = fsm_16;\n   end\n   default : begin \n     auth_1 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_17 ) == ( 7'h27 ) |-> core_14 == sig_2 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 6'hb ) |-> chip_17 == reg_2 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 6'bxxx0xx ) |-> rx_2 == fsm_16 ;endproperty \nproperty name; ( ( input_status_register_17 ) != 7'h27 ) || ( ( input_status_register_17 ) != 6'hb ) || ( input_status_register_17 ) != 6'bxxx0xx ) ) |-> auth_1 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_8 ) \n   7'b00xx0xx : begin\n     fsm_15 = core_15;\n   end\n   default : begin \n     rx_7 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_8 ) == ( 7'b00xx0xx ) |-> fsm_15 == core_15 ;endproperty \nproperty name; ( data_control_status_8 ) != 7'b00xx0xx ) ) |-> rx_7 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_13 ) \n   7'bxx011x1 : begin\n     cfg_18 = err_6;\n   end\n   5'b101xx : begin\n     tx_12 = tx_12;\n   end\n   3'b1x1 : begin\n     rst_4 = err_12;\n   end\n   7'b110x0x0 : begin\n     rx_18 = err_5;\n   end\n   tx_17 : begin\n     auth_2 = err_17;\n   end\n   default : begin \n     rx_8 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( address_13 ) == ( 7'bxx011x1 ) |-> cfg_18 == err_6 ;endproperty \nproperty name: ( address_13 ) == ( 5'b101xx ) |-> tx_12 == tx_12 ;endproperty \nproperty name: ( address_13 ) == ( 3'b1x1 ) |-> rst_4 == err_12 ;endproperty \nproperty name: ( address_13 ) == ( 7'b110x0x0 ) |-> rx_18 == err_5 ;endproperty \nproperty name: ( address_13 ) == ( tx_17 ) |-> auth_2 == err_17 ;endproperty \nproperty name; ( ( address_13 ) != 7'bxx011x1 ) || ( ( address_13 ) != 5'b101xx ) || ( ( address_13 ) != 3'b1x1 ) || ( ( address_13 ) != 7'b110x0x0 ) || ( address_13 ) != tx_17 ) ) |-> rx_8 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   7'b0x0x1x1 : begin\n     chip_5 = core_4;\n   end\n   7'bx100000 : begin\n     cfg_6 = cfg_11;\n   end\n   7'b0xxx1xx : begin\n     reg_1 = clk_12;\n   end\n   default : begin \n     rst_17 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_17 ) == ( 7'b0x0x1x1 ) |-> chip_5 == core_4 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 7'bx100000 ) |-> cfg_6 == cfg_11 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 7'b0xxx1xx ) |-> reg_1 == clk_12 ;endproperty \nproperty name; ( ( interrupt_request_17 ) != 7'b0x0x1x1 ) || ( ( interrupt_request_17 ) != 7'bx100000 ) || ( interrupt_request_17 ) != 7'b0xxx1xx ) ) |-> rst_17 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_16 ) \n   7'bx00x0x0 : begin\n     data_4 = tx_20;\n   end\n   5'bxx110 : begin\n     core_20 = hw_4;\n   end\n   default : begin \n     rst_9 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( data_in_16 ) == ( 7'bx00x0x0 ) |-> data_4 == tx_20 ;endproperty \nproperty name: ( data_in_16 ) == ( 5'bxx110 ) |-> core_20 == hw_4 ;endproperty \nproperty name; ( ( data_in_16 ) != 7'bx00x0x0 ) || ( data_in_16 ) != 5'bxx110 ) ) |-> rst_9 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_10 ) \n   7'b0001001 : begin\n     hw_7 = clk_2;\n   end\n   6'b1x1000 : begin\n     rx_19 = rx_14;\n   end\n   7'b1xx11xx : begin\n     hw_14 = rst_9;\n   end\n   default : begin \n     rx_14 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( result_register_10 ) == ( 7'b0001001 ) |-> hw_7 == clk_2 ;endproperty \nproperty name: ( result_register_10 ) == ( 6'b1x1000 ) |-> rx_19 == rx_14 ;endproperty \nproperty name: ( result_register_10 ) == ( 7'b1xx11xx ) |-> hw_14 == rst_9 ;endproperty \nproperty name; ( ( result_register_10 ) != 7'b0001001 ) || ( ( result_register_10 ) != 6'b1x1000 ) || ( result_register_10 ) != 7'b1xx11xx ) ) |-> rx_14 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   4'b11xx : begin\n     err_19 = err_17;\n   end\n   7'b1110x0x : begin\n     tx_5 = clk_16;\n   end\n   default : begin \n     reg_3 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_7 ) == ( 4'b11xx ) |-> err_19 == err_17 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( 7'b1110x0x ) |-> tx_5 == clk_16 ;endproperty \nproperty name; ( ( data_status_register_status_7 ) != 4'b11xx ) || ( data_status_register_status_7 ) != 7'b1110x0x ) ) |-> reg_3 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_19 ) \n   6'bxx1xxx : begin\n     rx_10 = chip_17;\n   end\n   7'b11xx001 : begin\n     reg_2 = rst_12;\n   end\n   7'h6x : begin\n     core_10 = rx_18;\n   end\n   default : begin \n     data_15 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( data_status_19 ) == ( 6'bxx1xxx ) |-> rx_10 == chip_17 ;endproperty \nproperty name: ( data_status_19 ) == ( 7'b11xx001 ) |-> reg_2 == rst_12 ;endproperty \nproperty name: ( data_status_19 ) == ( 7'h6x ) |-> core_10 == rx_18 ;endproperty \nproperty name; ( ( data_status_19 ) != 6'bxx1xxx ) || ( ( data_status_19 ) != 7'b11xx001 ) || ( data_status_19 ) != 7'h6x ) ) |-> data_15 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_14 ) \n   5'b01xxx : begin\n     tx_20 = fsm_9;\n   end\n   default : begin \n     data_14 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_14 ) == ( 5'b01xxx ) |-> tx_20 == fsm_9 ;endproperty \nproperty name; ( data_control_status_14 ) != 5'b01xxx ) ) |-> data_14 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_15 ) \n   5'b1111x : begin\n     auth_11 = rst_12;\n   end\n   default : begin \n     data_16 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_15 ) == ( 5'b1111x ) |-> auth_11 == rst_12 ;endproperty \nproperty name; ( output_status_register_15 ) != 5'b1111x ) ) |-> data_16 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_17 ) \n   4'bx1x1 : begin\n     core_16 = fsm_1;\n   end\n   default : begin \n     rx_5 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( control_status_17 ) == ( 4'bx1x1 ) |-> core_16 == fsm_1 ;endproperty \nproperty name; ( control_status_17 ) != 4'bx1x1 ) ) |-> rx_5 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_14 ) \n   6'b00xx10 : begin\n     rst_12 = core_16;\n   end\n   7'h40 : begin\n     data_1 = data_7;\n   end\n   7'bx001101 : begin\n     fsm_12 = fsm_12;\n   end\n   7'h24 : begin\n     cfg_6 = data_14;\n   end\n   default : begin \n     tx_13 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_14 ) == ( 6'b00xx10 ) |-> rst_12 == core_16 ;endproperty \nproperty name: ( input_buffer_status_14 ) == ( 7'h40 ) |-> data_1 == data_7 ;endproperty \nproperty name: ( input_buffer_status_14 ) == ( 7'bx001101 ) |-> fsm_12 == fsm_12 ;endproperty \nproperty name: ( input_buffer_status_14 ) == ( 7'h24 ) |-> cfg_6 == data_14 ;endproperty \nproperty name; ( ( input_buffer_status_14 ) != 6'b00xx10 ) || ( ( input_buffer_status_14 ) != 7'h40 ) || ( ( input_buffer_status_14 ) != 7'bx001101 ) || ( input_buffer_status_14 ) != 7'h24 ) ) |-> tx_13 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_3 ) \n   6'b11x101 : begin\n     cfg_10 = core_16;\n   end\n   7'h4a : begin\n     clk_4 = chip_7;\n   end\n   5'h1c : begin\n     clk_17 = auth_6;\n   end\n   default : begin \n     chip_6 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_3 ) == ( 6'b11x101 ) |-> cfg_10 == core_16 ;endproperty \nproperty name: ( operation_code_3 ) == ( 7'h4a ) |-> clk_4 == chip_7 ;endproperty \nproperty name: ( operation_code_3 ) == ( 5'h1c ) |-> clk_17 == auth_6 ;endproperty \nproperty name; ( ( operation_code_3 ) != 6'b11x101 ) || ( ( operation_code_3 ) != 7'h4a ) || ( operation_code_3 ) != 5'h1c ) ) |-> chip_6 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_11 ) \n   7'b0110100 : begin\n     rx_1 = hw_3;\n   end\n   7'b111010x : begin\n     cfg_4 = sig_12;\n   end\n   default : begin \n     chip_5 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( output_status_11 ) == ( 7'b0110100 ) |-> rx_1 == hw_3 ;endproperty \nproperty name: ( output_status_11 ) == ( 7'b111010x ) |-> cfg_4 == sig_12 ;endproperty \nproperty name; ( ( output_status_11 ) != 7'b0110100 ) || ( output_status_11 ) != 7'b111010x ) ) |-> chip_5 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_5 ) \n   6'h33 : begin\n     fsm_16 = err_14;\n   end\n   6'bx1x10x : begin\n     fsm_14 = rst_5;\n   end\n   5'b11010 : begin\n     sig_11 = reg_18;\n   end\n   7'b0110x00 : begin\n     sig_9 = rx_14;\n   end\n   default : begin \n     rst_20 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( error_status_5 ) == ( 6'h33 ) |-> fsm_16 == err_14 ;endproperty \nproperty name: ( error_status_5 ) == ( 6'bx1x10x ) |-> fsm_14 == rst_5 ;endproperty \nproperty name: ( error_status_5 ) == ( 5'b11010 ) |-> sig_11 == reg_18 ;endproperty \nproperty name: ( error_status_5 ) == ( 7'b0110x00 ) |-> sig_9 == rx_14 ;endproperty \nproperty name; ( ( error_status_5 ) != 6'h33 ) || ( ( error_status_5 ) != 6'bx1x10x ) || ( ( error_status_5 ) != 5'b11010 ) || ( error_status_5 ) != 7'b0110x00 ) ) |-> rst_20 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_9 ) \n   6'b110100 : begin\n     tx_6 = rst_1;\n   end\n   5'bx1x1x : begin\n     rst_3 = core_7;\n   end\n   6'b111001 : begin\n     rx_3 = rst_13;\n   end\n   default : begin \n     chip_15 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_9 ) == ( 6'b110100 ) |-> tx_6 == rst_1 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 5'bx1x1x ) |-> rst_3 == core_7 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 6'b111001 ) |-> rx_3 == rst_13 ;endproperty \nproperty name; ( ( acknowledge_9 ) != 6'b110100 ) || ( ( acknowledge_9 ) != 5'bx1x1x ) || ( acknowledge_9 ) != 6'b111001 ) ) |-> chip_15 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_7 ) \n   6'b01000x : begin\n     fsm_14 = core_12;\n   end\n   6'b00100x : begin\n     auth_2 = clk_11;\n   end\n   7'b1110110 : begin\n     hw_6 = core_7;\n   end\n   fsm_15 : begin\n     core_15 = sig_8;\n   end\n   7'h3f : begin\n     err_7 = clk_1;\n   end\n   default : begin \n     fsm_16 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_7 ) == ( 6'b01000x ) |-> fsm_14 == core_12 ;endproperty \nproperty name: ( acknowledge_7 ) == ( 6'b00100x ) |-> auth_2 == clk_11 ;endproperty \nproperty name: ( acknowledge_7 ) == ( 7'b1110110 ) |-> hw_6 == core_7 ;endproperty \nproperty name: ( acknowledge_7 ) == ( fsm_15 ) |-> core_15 == sig_8 ;endproperty \nproperty name: ( acknowledge_7 ) == ( 7'h3f ) |-> err_7 == clk_1 ;endproperty \nproperty name; ( ( acknowledge_7 ) != 6'b01000x ) || ( ( acknowledge_7 ) != 6'b00100x ) || ( ( acknowledge_7 ) != 7'b1110110 ) || ( ( acknowledge_7 ) != fsm_15 ) || ( acknowledge_7 ) != 7'h3f ) ) |-> fsm_16 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_7 ) \n   chip : begin\n     sig_19 = cfg_13;\n   end\n   5'bxx11x : begin\n     fsm_7 = sig_11;\n   end\n   7'h9 : begin\n     sig_10 = err_12;\n   end\n   7'h27 : begin\n     cfg_1 = fsm_10;\n   end\n   5'b10x00 : begin\n     err_9 = err_4;\n   end\n   default : begin \n     core_7 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( output_data_7 ) == ( chip ) |-> sig_19 == cfg_13 ;endproperty \nproperty name: ( output_data_7 ) == ( 5'bxx11x ) |-> fsm_7 == sig_11 ;endproperty \nproperty name: ( output_data_7 ) == ( 7'h9 ) |-> sig_10 == err_12 ;endproperty \nproperty name: ( output_data_7 ) == ( 7'h27 ) |-> cfg_1 == fsm_10 ;endproperty \nproperty name: ( output_data_7 ) == ( 5'b10x00 ) |-> err_9 == err_4 ;endproperty \nproperty name; ( ( output_data_7 ) != chip ) || ( ( output_data_7 ) != 5'bxx11x ) || ( ( output_data_7 ) != 7'h9 ) || ( ( output_data_7 ) != 7'h27 ) || ( output_data_7 ) != 5'b10x00 ) ) |-> core_7 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_18 ) \n   4'b001x : begin\n     data_14 = tx_5;\n   end\n   6'h9 : begin\n     fsm_11 = fsm_9;\n   end\n   7'bx1x0x1x : begin\n     core_14 = sig_3;\n   end\n   default : begin \n     hw_3 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( result_register_18 ) == ( 4'b001x ) |-> data_14 == tx_5 ;endproperty \nproperty name: ( result_register_18 ) == ( 6'h9 ) |-> fsm_11 == fsm_9 ;endproperty \nproperty name: ( result_register_18 ) == ( 7'bx1x0x1x ) |-> core_14 == sig_3 ;endproperty \nproperty name; ( ( result_register_18 ) != 4'b001x ) || ( ( result_register_18 ) != 6'h9 ) || ( result_register_18 ) != 7'bx1x0x1x ) ) |-> hw_3 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_19 ) \n   6'h12 : begin\n     fsm_15 = auth_7;\n   end\n   default : begin \n     cfg_17 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_19 ) == ( 6'h12 ) |-> fsm_15 == auth_7 ;endproperty \nproperty name; ( ready_output_19 ) != 6'h12 ) ) |-> cfg_17 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_18 ) \n   6'bx11001 : begin\n     hw_6 = rst_13;\n   end\n   6'b00xxx1 : begin\n     tx_8 = fsm_14;\n   end\n   7'b00x0111 : begin\n     fsm_17 = chip_10;\n   end\n   default : begin \n     rx_17 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( status_register_18 ) == ( 6'bx11001 ) |-> hw_6 == rst_13 ;endproperty \nproperty name: ( status_register_18 ) == ( 6'b00xxx1 ) |-> tx_8 == fsm_14 ;endproperty \nproperty name: ( status_register_18 ) == ( 7'b00x0111 ) |-> fsm_17 == chip_10 ;endproperty \nproperty name; ( ( status_register_18 ) != 6'bx11001 ) || ( ( status_register_18 ) != 6'b00xxx1 ) || ( status_register_18 ) != 7'b00x0111 ) ) |-> rx_17 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_18 ) \n   6'bx0x111 : begin\n     hw_15 = rst_10;\n   end\n   6'b0x110x : begin\n     tx_11 = err_11;\n   end\n   6'bxx11xx : begin\n     hw_8 = cfg_5;\n   end\n   5'h10 : begin\n     data_15 = cfg_11;\n   end\n   default : begin \n     auth_13 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( output_register_18 ) == ( 6'bx0x111 ) |-> hw_15 == rst_10 ;endproperty \nproperty name: ( output_register_18 ) == ( 6'b0x110x ) |-> tx_11 == err_11 ;endproperty \nproperty name: ( output_register_18 ) == ( 6'bxx11xx ) |-> hw_8 == cfg_5 ;endproperty \nproperty name: ( output_register_18 ) == ( 5'h10 ) |-> data_15 == cfg_11 ;endproperty \nproperty name; ( ( output_register_18 ) != 6'bx0x111 ) || ( ( output_register_18 ) != 6'b0x110x ) || ( ( output_register_18 ) != 6'bxx11xx ) || ( output_register_18 ) != 5'h10 ) ) |-> auth_13 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_16 ) \n   6'b000x1x : begin\n     rst_3 = reg_6;\n   end\n   7'bxxx011x : begin\n     rx_20 = rst_13;\n   end\n   core_14 : begin\n     chip_9 = chip_6;\n   end\n   7'b111111x : begin\n     fsm_13 = reg_4;\n   end\n   7'b0xxx0xx : begin\n     tx_3 = tx_19;\n   end\n   default : begin \n     err_4 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_16 ) == ( 6'b000x1x ) |-> rst_3 == reg_6 ;endproperty \nproperty name: ( instruction_buffer_16 ) == ( 7'bxxx011x ) |-> rx_20 == rst_13 ;endproperty \nproperty name: ( instruction_buffer_16 ) == ( core_14 ) |-> chip_9 == chip_6 ;endproperty \nproperty name: ( instruction_buffer_16 ) == ( 7'b111111x ) |-> fsm_13 == reg_4 ;endproperty \nproperty name: ( instruction_buffer_16 ) == ( 7'b0xxx0xx ) |-> tx_3 == tx_19 ;endproperty \nproperty name; ( ( instruction_buffer_16 ) != 6'b000x1x ) || ( ( instruction_buffer_16 ) != 7'bxxx011x ) || ( ( instruction_buffer_16 ) != core_14 ) || ( ( instruction_buffer_16 ) != 7'b111111x ) || ( instruction_buffer_16 ) != 7'b0xxx0xx ) ) |-> err_4 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_13 ) \n   7'b01x0110 : begin\n     sig_1 = clk_2;\n   end\n   7'bx010xx0 : begin\n     sig_16 = rx_12;\n   end\n   default : begin \n     reg_10 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_13 ) == ( 7'b01x0110 ) |-> sig_1 == clk_2 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( 7'bx010xx0 ) |-> sig_16 == rx_12 ;endproperty \nproperty name; ( ( transfer_complete_13 ) != 7'b01x0110 ) || ( transfer_complete_13 ) != 7'bx010xx0 ) ) |-> reg_10 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_14 ) \n   cfg_9 : begin\n     reg_4 = core_19;\n   end\n   default : begin \n     rx_11 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_14 ) == ( cfg_9 ) |-> reg_4 == core_19 ;endproperty \nproperty name; ( interrupt_control_status_14 ) != cfg_9 ) ) |-> rx_11 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_2 ) \n   7'bx011111 : begin\n     hw_2 = hw_3;\n   end\n   5'bxxxxx : begin\n     err_19 = chip_8;\n   end\n   6'b110x10 : begin\n     auth_4 = tx_16;\n   end\n   7'bx0xxx1x : begin\n     rx_9 = hw_10;\n   end\n   7'b0000001 : begin\n     err_20 = tx_20;\n   end\n   default : begin \n     fsm_7 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( command_status_2 ) == ( 7'bx011111 ) |-> hw_2 == hw_3 ;endproperty \nproperty name: ( command_status_2 ) == ( 5'bxxxxx ) |-> err_19 == chip_8 ;endproperty \nproperty name: ( command_status_2 ) == ( 6'b110x10 ) |-> auth_4 == tx_16 ;endproperty \nproperty name: ( command_status_2 ) == ( 7'bx0xxx1x ) |-> rx_9 == hw_10 ;endproperty \nproperty name: ( command_status_2 ) == ( 7'b0000001 ) |-> err_20 == tx_20 ;endproperty \nproperty name; ( ( command_status_2 ) != 7'bx011111 ) || ( ( command_status_2 ) != 5'bxxxxx ) || ( ( command_status_2 ) != 6'b110x10 ) || ( ( command_status_2 ) != 7'bx0xxx1x ) || ( command_status_2 ) != 7'b0000001 ) ) |-> fsm_7 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_6 ) \n   4'b1111 : begin\n     cfg_19 = sig_16;\n   end\n   default : begin \n     clk_10 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( command_word_6 ) == ( 4'b1111 ) |-> cfg_19 == sig_16 ;endproperty \nproperty name; ( command_word_6 ) != 4'b1111 ) ) |-> clk_10 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   5'b0110x : begin\n     chip_5 = cfg_12;\n   end\n   6'b0x110x : begin\n     reg_16 = sig_6;\n   end\n   default : begin \n     fsm_2 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_10 ) == ( 5'b0110x ) |-> chip_5 == cfg_12 ;endproperty \nproperty name: ( interrupt_control_status_10 ) == ( 6'b0x110x ) |-> reg_16 == sig_6 ;endproperty \nproperty name; ( ( interrupt_control_status_10 ) != 5'b0110x ) || ( interrupt_control_status_10 ) != 6'b0x110x ) ) |-> fsm_2 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_7 ) \n   6'bx1x10x : begin\n     clk_19 = sig_20;\n   end\n   6'h2c : begin\n     rst_16 = sig_18;\n   end\n   4'b1011 : begin\n     auth_6 = auth_6;\n   end\n   6'h29 : begin\n     hw_18 = data_13;\n   end\n   default : begin \n     auth_12 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( address_status_7 ) == ( 6'bx1x10x ) |-> clk_19 == sig_20 ;endproperty \nproperty name: ( address_status_7 ) == ( 6'h2c ) |-> rst_16 == sig_18 ;endproperty \nproperty name: ( address_status_7 ) == ( 4'b1011 ) |-> auth_6 == auth_6 ;endproperty \nproperty name: ( address_status_7 ) == ( 6'h29 ) |-> hw_18 == data_13 ;endproperty \nproperty name; ( ( address_status_7 ) != 6'bx1x10x ) || ( ( address_status_7 ) != 6'h2c ) || ( ( address_status_7 ) != 4'b1011 ) || ( address_status_7 ) != 6'h29 ) ) |-> auth_12 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_17 ) \n   5'b011x1 : begin\n     hw_1 = rx_14;\n   end\n   7'b00x0111 : begin\n     core_13 = chip_12;\n   end\n   4'bx000 : begin\n     clk_13 = tx_17;\n   end\n   7'h72 : begin\n     auth_16 = chip_19;\n   end\n   default : begin \n     tx_15 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( status_output_17 ) == ( 5'b011x1 ) |-> hw_1 == rx_14 ;endproperty \nproperty name: ( status_output_17 ) == ( 7'b00x0111 ) |-> core_13 == chip_12 ;endproperty \nproperty name: ( status_output_17 ) == ( 4'bx000 ) |-> clk_13 == tx_17 ;endproperty \nproperty name: ( status_output_17 ) == ( 7'h72 ) |-> auth_16 == chip_19 ;endproperty \nproperty name; ( ( status_output_17 ) != 5'b011x1 ) || ( ( status_output_17 ) != 7'b00x0111 ) || ( ( status_output_17 ) != 4'bx000 ) || ( status_output_17 ) != 7'h72 ) ) |-> tx_15 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_8 ) \n   6'b010010 : begin\n     chip_9 = hw_14;\n   end\n   7'h3d : begin\n     cfg_5 = data_14;\n   end\n   6'b000x01 : begin\n     hw_7 = clk_15;\n   end\n   7'hf : begin\n     reg_19 = err_8;\n   end\n   default : begin \n     chip_2 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( data_out_8 ) == ( 6'b010010 ) |-> chip_9 == hw_14 ;endproperty \nproperty name: ( data_out_8 ) == ( 7'h3d ) |-> cfg_5 == data_14 ;endproperty \nproperty name: ( data_out_8 ) == ( 6'b000x01 ) |-> hw_7 == clk_15 ;endproperty \nproperty name: ( data_out_8 ) == ( 7'hf ) |-> reg_19 == err_8 ;endproperty \nproperty name; ( ( data_out_8 ) != 6'b010010 ) || ( ( data_out_8 ) != 7'h3d ) || ( ( data_out_8 ) != 6'b000x01 ) || ( data_out_8 ) != 7'hf ) ) |-> chip_2 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_8 ) \n   7'b0xxx000 : begin\n     clk_11 = err_13;\n   end\n   5'b10xx1 : begin\n     reg_14 = err_9;\n   end\n   default : begin \n     data_13 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( address_status_8 ) == ( 7'b0xxx000 ) |-> clk_11 == err_13 ;endproperty \nproperty name: ( address_status_8 ) == ( 5'b10xx1 ) |-> reg_14 == err_9 ;endproperty \nproperty name; ( ( address_status_8 ) != 7'b0xxx000 ) || ( address_status_8 ) != 5'b10xx1 ) ) |-> data_13 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_19 ) \n   cfg_1 : begin\n     chip_16 = data_2;\n   end\n   6'bx0xxxx : begin\n     auth_13 = core_19;\n   end\n   default : begin \n     core_15 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_19 ) == ( cfg_1 ) |-> chip_16 == data_2 ;endproperty \nproperty name: ( data_buffer_status_19 ) == ( 6'bx0xxxx ) |-> auth_13 == core_19 ;endproperty \nproperty name; ( ( data_buffer_status_19 ) != cfg_1 ) || ( data_buffer_status_19 ) != 6'bx0xxxx ) ) |-> core_15 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_12 ) \n   7'bx100100 : begin\n     core_15 = hw_4;\n   end\n   rst_10 : begin\n     hw_8 = sig_1;\n   end\n   7'bx01x011 : begin\n     clk_7 = tx_14;\n   end\n   default : begin \n     reg_8 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( address_register_12 ) == ( 7'bx100100 ) |-> core_15 == hw_4 ;endproperty \nproperty name: ( address_register_12 ) == ( rst_10 ) |-> hw_8 == sig_1 ;endproperty \nproperty name: ( address_register_12 ) == ( 7'bx01x011 ) |-> clk_7 == tx_14 ;endproperty \nproperty name; ( ( address_register_12 ) != 7'bx100100 ) || ( ( address_register_12 ) != rst_10 ) || ( address_register_12 ) != 7'bx01x011 ) ) |-> reg_8 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_7 ) \n   7'b1100110 : begin\n     fsm_1 = reg_11;\n   end\n   6'bx1x10x : begin\n     cfg_11 = err_10;\n   end\n   6'bxx0x01 : begin\n     hw_13 = cfg_7;\n   end\n   7'b1x1111x : begin\n     reg_2 = fsm_9;\n   end\n   6'b010x1x : begin\n     clk_15 = sig_16;\n   end\n   default : begin \n     auth_6 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_7 ) == ( 7'b1100110 ) |-> fsm_1 == reg_11 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'bx1x10x ) |-> cfg_11 == err_10 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'bxx0x01 ) |-> hw_13 == cfg_7 ;endproperty \nproperty name: ( control_valid_7 ) == ( 7'b1x1111x ) |-> reg_2 == fsm_9 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'b010x1x ) |-> clk_15 == sig_16 ;endproperty \nproperty name; ( ( control_valid_7 ) != 7'b1100110 ) || ( ( control_valid_7 ) != 6'bx1x10x ) || ( ( control_valid_7 ) != 6'bxx0x01 ) || ( ( control_valid_7 ) != 7'b1x1111x ) || ( control_valid_7 ) != 6'b010x1x ) ) |-> auth_6 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_6 ) \n   7'b00101x0 : begin\n     tx_4 = chip_16;\n   end\n   6'bxx11x1 : begin\n     tx_15 = cfg_18;\n   end\n   3'bxx0 : begin\n     tx_9 = data_11;\n   end\n   default : begin \n     core_7 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_6 ) == ( 7'b00101x0 ) |-> tx_4 == chip_16 ;endproperty \nproperty name: ( read_enable_6 ) == ( 6'bxx11x1 ) |-> tx_15 == cfg_18 ;endproperty \nproperty name: ( read_enable_6 ) == ( 3'bxx0 ) |-> tx_9 == data_11 ;endproperty \nproperty name; ( ( read_enable_6 ) != 7'b00101x0 ) || ( ( read_enable_6 ) != 6'bxx11x1 ) || ( read_enable_6 ) != 3'bxx0 ) ) |-> core_7 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   7'b1xx0xxx : begin\n     tx_2 = rx_16;\n   end\n   default : begin \n     sig_8 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_17 ) == ( 7'b1xx0xxx ) |-> tx_2 == rx_16 ;endproperty \nproperty name; ( acknowledge_17 ) != 7'b1xx0xxx ) ) |-> sig_8 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   6'b1x1xxx : begin\n     sig_19 = tx_8;\n   end\n   6'b00xxxx : begin\n     tx_3 = reg_9;\n   end\n   4'h4 : begin\n     cfg_19 = rst_13;\n   end\n   default : begin \n     fsm_18 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_9 ) == ( 6'b1x1xxx ) |-> sig_19 == tx_8 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 6'b00xxxx ) |-> tx_3 == reg_9 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 4'h4 ) |-> cfg_19 == rst_13 ;endproperty \nproperty name; ( ( control_buffer_9 ) != 6'b1x1xxx ) || ( ( control_buffer_9 ) != 6'b00xxxx ) || ( control_buffer_9 ) != 4'h4 ) ) |-> fsm_18 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_19 ) \n   6'b000000 : begin\n     sig_15 = chip_1;\n   end\n   6'bx1x00x : begin\n     core_9 = hw_9;\n   end\n   3'b010 : begin\n     rx_15 = clk_3;\n   end\n   default : begin \n     reg_10 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_input_19 ) == ( 6'b000000 ) |-> sig_15 == chip_1 ;endproperty \nproperty name: ( control_input_19 ) == ( 6'bx1x00x ) |-> core_9 == hw_9 ;endproperty \nproperty name: ( control_input_19 ) == ( 3'b010 ) |-> rx_15 == clk_3 ;endproperty \nproperty name; ( ( control_input_19 ) != 6'b000000 ) || ( ( control_input_19 ) != 6'bx1x00x ) || ( control_input_19 ) != 3'b010 ) ) |-> reg_10 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   7'b0x1x01x : begin\n     fsm_2 = cfg_12;\n   end\n   7'h28 : begin\n     tx_12 = auth_7;\n   end\n   default : begin \n     rst_15 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_8 ) == ( 7'b0x1x01x ) |-> fsm_2 == cfg_12 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 7'h28 ) |-> tx_12 == auth_7 ;endproperty \nproperty name; ( ( input_status_register_8 ) != 7'b0x1x01x ) || ( input_status_register_8 ) != 7'h28 ) ) |-> rst_15 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_3 ) \n   4'b110x : begin\n     err_13 = auth_13;\n   end\n   7'b000100x : begin\n     auth_5 = reg_2;\n   end\n   6'b0x0xx0 : begin\n     auth_2 = sig_3;\n   end\n   5'b11111 : begin\n     data_1 = core_6;\n   end\n   default : begin \n     clk_17 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_3 ) == ( 4'b110x ) |-> err_13 == auth_13 ;endproperty \nproperty name: ( output_register_status_3 ) == ( 7'b000100x ) |-> auth_5 == reg_2 ;endproperty \nproperty name: ( output_register_status_3 ) == ( 6'b0x0xx0 ) |-> auth_2 == sig_3 ;endproperty \nproperty name: ( output_register_status_3 ) == ( 5'b11111 ) |-> data_1 == core_6 ;endproperty \nproperty name; ( ( output_register_status_3 ) != 4'b110x ) || ( ( output_register_status_3 ) != 7'b000100x ) || ( ( output_register_status_3 ) != 6'b0x0xx0 ) || ( output_register_status_3 ) != 5'b11111 ) ) |-> clk_17 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_8 ) \n   7'bxxx0100 : begin\n     rst_6 = reg_20;\n   end\n   7'b1000x0x : begin\n     rx_20 = tx_8;\n   end\n   7'b1100x11 : begin\n     cfg_19 = rst_5;\n   end\n   7'b0110100 : begin\n     clk_18 = data_7;\n   end\n   7'b00100x0 : begin\n     data_11 = sig_19;\n   end\n   default : begin \n     data_1 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( data_status_8 ) == ( 7'bxxx0100 ) |-> rst_6 == reg_20 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'b1000x0x ) |-> rx_20 == tx_8 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'b1100x11 ) |-> cfg_19 == rst_5 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'b0110100 ) |-> clk_18 == data_7 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'b00100x0 ) |-> data_11 == sig_19 ;endproperty \nproperty name; ( ( data_status_8 ) != 7'bxxx0100 ) || ( ( data_status_8 ) != 7'b1000x0x ) || ( ( data_status_8 ) != 7'b1100x11 ) || ( ( data_status_8 ) != 7'b0110100 ) || ( data_status_8 ) != 7'b00100x0 ) ) |-> data_1 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_3 ) \n   7'b1001x00 : begin\n     sig_20 = sig_16;\n   end\n   6'h1e : begin\n     err_6 = fsm_18;\n   end\n   4'bx1x1 : begin\n     core_5 = cfg_13;\n   end\n   7'b10xxx0x : begin\n     chip_9 = tx_16;\n   end\n   default : begin \n     chip_18 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_3 ) == ( 7'b1001x00 ) |-> sig_20 == sig_16 ;endproperty \nproperty name: ( flag_control_3 ) == ( 6'h1e ) |-> err_6 == fsm_18 ;endproperty \nproperty name: ( flag_control_3 ) == ( 4'bx1x1 ) |-> core_5 == cfg_13 ;endproperty \nproperty name: ( flag_control_3 ) == ( 7'b10xxx0x ) |-> chip_9 == tx_16 ;endproperty \nproperty name; ( ( flag_control_3 ) != 7'b1001x00 ) || ( ( flag_control_3 ) != 6'h1e ) || ( ( flag_control_3 ) != 4'bx1x1 ) || ( flag_control_3 ) != 7'b10xxx0x ) ) |-> chip_18 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_7 ) \n   4'b1011 : begin\n     fsm_12 = err_16;\n   end\n   6'b010110 : begin\n     chip_1 = reg_8;\n   end\n   7'b0xx1011 : begin\n     auth_6 = err_13;\n   end\n   default : begin \n     fsm_17 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( command_status_7 ) == ( 4'b1011 ) |-> fsm_12 == err_16 ;endproperty \nproperty name: ( command_status_7 ) == ( 6'b010110 ) |-> chip_1 == reg_8 ;endproperty \nproperty name: ( command_status_7 ) == ( 7'b0xx1011 ) |-> auth_6 == err_13 ;endproperty \nproperty name; ( ( command_status_7 ) != 4'b1011 ) || ( ( command_status_7 ) != 6'b010110 ) || ( command_status_7 ) != 7'b0xx1011 ) ) |-> fsm_17 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_1 ) \n   6'b0xxx0x : begin\n     err_3 = hw_15;\n   end\n   4'bxx10 : begin\n     clk_3 = fsm_19;\n   end\n   7'b1x01x10 : begin\n     auth_11 = auth_5;\n   end\n   7'h10 : begin\n     rst_20 = core_19;\n   end\n   default : begin \n     chip_15 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_1 ) == ( 6'b0xxx0x ) |-> err_3 == hw_15 ;endproperty \nproperty name: ( acknowledge_signal_1 ) == ( 4'bxx10 ) |-> clk_3 == fsm_19 ;endproperty \nproperty name: ( acknowledge_signal_1 ) == ( 7'b1x01x10 ) |-> auth_11 == auth_5 ;endproperty \nproperty name: ( acknowledge_signal_1 ) == ( 7'h10 ) |-> rst_20 == core_19 ;endproperty \nproperty name; ( ( acknowledge_signal_1 ) != 6'b0xxx0x ) || ( ( acknowledge_signal_1 ) != 4'bxx10 ) || ( ( acknowledge_signal_1 ) != 7'b1x01x10 ) || ( acknowledge_signal_1 ) != 7'h10 ) ) |-> chip_15 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_19 ) \n   fsm_2 : begin\n     data_11 = reg_13;\n   end\n   6'bx01x11 : begin\n     sig_7 = tx_3;\n   end\n   default : begin \n     fsm_6 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( input_data_19 ) == ( fsm_2 ) |-> data_11 == reg_13 ;endproperty \nproperty name: ( input_data_19 ) == ( 6'bx01x11 ) |-> sig_7 == tx_3 ;endproperty \nproperty name; ( ( input_data_19 ) != fsm_2 ) || ( input_data_19 ) != 6'bx01x11 ) ) |-> fsm_6 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_16 ) \n   6'b01x11x : begin\n     data_4 = sig_6;\n   end\n   7'b11x0xxx : begin\n     rx_17 = clk_15;\n   end\n   default : begin \n     hw_1 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_16 ) == ( 6'b01x11x ) |-> data_4 == sig_6 ;endproperty \nproperty name: ( instruction_16 ) == ( 7'b11x0xxx ) |-> rx_17 == clk_15 ;endproperty \nproperty name; ( ( instruction_16 ) != 6'b01x11x ) || ( instruction_16 ) != 7'b11x0xxx ) ) |-> hw_1 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_8 ) \n   7'b0010100 : begin\n     err_18 = sig_5;\n   end\n   6'b0xx1xx : begin\n     reg_5 = rx_15;\n   end\n   7'h9 : begin\n     auth_8 = hw_17;\n   end\n   5'bxx01x : begin\n     tx_9 = tx_16;\n   end\n   default : begin \n     rst_12 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_8 ) == ( 7'b0010100 ) |-> err_18 == sig_5 ;endproperty \nproperty name: ( write_complete_8 ) == ( 6'b0xx1xx ) |-> reg_5 == rx_15 ;endproperty \nproperty name: ( write_complete_8 ) == ( 7'h9 ) |-> auth_8 == hw_17 ;endproperty \nproperty name: ( write_complete_8 ) == ( 5'bxx01x ) |-> tx_9 == tx_16 ;endproperty \nproperty name; ( ( write_complete_8 ) != 7'b0010100 ) || ( ( write_complete_8 ) != 6'b0xx1xx ) || ( ( write_complete_8 ) != 7'h9 ) || ( write_complete_8 ) != 5'bxx01x ) ) |-> rst_12 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_10 ) \n   7'b100x0x0 : begin\n     data_7 = cfg_20;\n   end\n   6'h28 : begin\n     core_11 = rx_19;\n   end\n   6'bx1010x : begin\n     tx_9 = core_3;\n   end\n   default : begin \n     err_17 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_10 ) == ( 7'b100x0x0 ) |-> data_7 == cfg_20 ;endproperty \nproperty name: ( input_buffer_10 ) == ( 6'h28 ) |-> core_11 == rx_19 ;endproperty \nproperty name: ( input_buffer_10 ) == ( 6'bx1010x ) |-> tx_9 == core_3 ;endproperty \nproperty name; ( ( input_buffer_10 ) != 7'b100x0x0 ) || ( ( input_buffer_10 ) != 6'h28 ) || ( input_buffer_10 ) != 6'bx1010x ) ) |-> err_17 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_13 ) \n   6'h25 : begin\n     rx_8 = cfg_5;\n   end\n   7'b01x00xx : begin\n     chip_9 = fsm_19;\n   end\n   7'b01100x1 : begin\n     sig_8 = hw_4;\n   end\n   7'h58 : begin\n     reg_15 = rx_5;\n   end\n   default : begin \n     reg_4 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_13 ) == ( 6'h25 ) |-> rx_8 == cfg_5 ;endproperty \nproperty name: ( instruction_13 ) == ( 7'b01x00xx ) |-> chip_9 == fsm_19 ;endproperty \nproperty name: ( instruction_13 ) == ( 7'b01100x1 ) |-> sig_8 == hw_4 ;endproperty \nproperty name: ( instruction_13 ) == ( 7'h58 ) |-> reg_15 == rx_5 ;endproperty \nproperty name; ( ( instruction_13 ) != 6'h25 ) || ( ( instruction_13 ) != 7'b01x00xx ) || ( ( instruction_13 ) != 7'b01100x1 ) || ( instruction_13 ) != 7'h58 ) ) |-> reg_4 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_14 ) \n   7'bxx1x0x1 : begin\n     rst_20 = core_10;\n   end\n   7'bxx0x100 : begin\n     chip_2 = rst_5;\n   end\n   default : begin \n     core_14 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( control_data_14 ) == ( 7'bxx1x0x1 ) |-> rst_20 == core_10 ;endproperty \nproperty name: ( control_data_14 ) == ( 7'bxx0x100 ) |-> chip_2 == rst_5 ;endproperty \nproperty name; ( ( control_data_14 ) != 7'bxx1x0x1 ) || ( control_data_14 ) != 7'bxx0x100 ) ) |-> core_14 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_1 ) \n   7'bx0111x1 : begin\n     rst_14 = clk_1;\n   end\n   3'b101 : begin\n     clk_7 = reg_12;\n   end\n   7'b0x10111 : begin\n     err_18 = auth_2;\n   end\n   7'b0x0xx0x : begin\n     sig_4 = chip_12;\n   end\n   default : begin \n     hw_6 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( read_data_1 ) == ( 7'bx0111x1 ) |-> rst_14 == clk_1 ;endproperty \nproperty name: ( read_data_1 ) == ( 3'b101 ) |-> clk_7 == reg_12 ;endproperty \nproperty name: ( read_data_1 ) == ( 7'b0x10111 ) |-> err_18 == auth_2 ;endproperty \nproperty name: ( read_data_1 ) == ( 7'b0x0xx0x ) |-> sig_4 == chip_12 ;endproperty \nproperty name; ( ( read_data_1 ) != 7'bx0111x1 ) || ( ( read_data_1 ) != 3'b101 ) || ( ( read_data_1 ) != 7'b0x10111 ) || ( read_data_1 ) != 7'b0x0xx0x ) ) |-> hw_6 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_9 ) \n   6'h9 : begin\n     sig_5 = data_7;\n   end\n   default : begin \n     clk_12 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_9 ) == ( 6'h9 ) |-> sig_5 == data_7 ;endproperty \nproperty name; ( start_bit_9 ) != 6'h9 ) ) |-> clk_12 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_6 ) \n   7'h25 : begin\n     err_7 = tx_10;\n   end\n   5'b10x11 : begin\n     chip_3 = err_1;\n   end\n   6'bxx1x00 : begin\n     chip_20 = auth_14;\n   end\n   default : begin \n     chip_14 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( control_data_6 ) == ( 7'h25 ) |-> err_7 == tx_10 ;endproperty \nproperty name: ( control_data_6 ) == ( 5'b10x11 ) |-> chip_3 == err_1 ;endproperty \nproperty name: ( control_data_6 ) == ( 6'bxx1x00 ) |-> chip_20 == auth_14 ;endproperty \nproperty name; ( ( control_data_6 ) != 7'h25 ) || ( ( control_data_6 ) != 5'b10x11 ) || ( control_data_6 ) != 6'bxx1x00 ) ) |-> chip_14 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_4 ) \n   7'bx0011xx : begin\n     reg_6 = hw_11;\n   end\n   5'bxx000 : begin\n     reg_15 = tx_3;\n   end\n   6'bxx0001 : begin\n     rst_20 = auth_7;\n   end\n   7'bxx1x10x : begin\n     core_16 = chip_16;\n   end\n   default : begin \n     cfg_6 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_4 ) == ( 7'bx0011xx ) |-> reg_6 == hw_11 ;endproperty \nproperty name: ( transfer_complete_4 ) == ( 5'bxx000 ) |-> reg_15 == tx_3 ;endproperty \nproperty name: ( transfer_complete_4 ) == ( 6'bxx0001 ) |-> rst_20 == auth_7 ;endproperty \nproperty name: ( transfer_complete_4 ) == ( 7'bxx1x10x ) |-> core_16 == chip_16 ;endproperty \nproperty name; ( ( transfer_complete_4 ) != 7'bx0011xx ) || ( ( transfer_complete_4 ) != 5'bxx000 ) || ( ( transfer_complete_4 ) != 6'bxx0001 ) || ( transfer_complete_4 ) != 7'bxx1x10x ) ) |-> cfg_6 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_17 ) \n   7'b10x011x : begin\n     fsm_15 = sig_5;\n   end\n   7'h6f : begin\n     fsm_7 = sig_11;\n   end\n   5'b00xx0 : begin\n     reg_1 = core_11;\n   end\n   default : begin \n     reg_18 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_17 ) == ( 7'b10x011x ) |-> fsm_15 == sig_5 ;endproperty \nproperty name: ( data_ready_17 ) == ( 7'h6f ) |-> fsm_7 == sig_11 ;endproperty \nproperty name: ( data_ready_17 ) == ( 5'b00xx0 ) |-> reg_1 == core_11 ;endproperty \nproperty name; ( ( data_ready_17 ) != 7'b10x011x ) || ( ( data_ready_17 ) != 7'h6f ) || ( data_ready_17 ) != 5'b00xx0 ) ) |-> reg_18 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_16 ) \n   4'b10xx : begin\n     fsm_18 = fsm_13;\n   end\n   default : begin \n     fsm_1 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_16 ) == ( 4'b10xx ) |-> fsm_18 == fsm_13 ;endproperty \nproperty name; ( start_bit_16 ) != 4'b10xx ) ) |-> fsm_1 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   7'b1000000 : begin\n     rx_1 = tx_7;\n   end\n   7'b0x1111x : begin\n     fsm_10 = hw_4;\n   end\n   7'bxx0x0x1 : begin\n     auth_14 = cfg_10;\n   end\n   6'bx00111 : begin\n     data_17 = core_11;\n   end\n   7'h2e : begin\n     rx_15 = cfg_4;\n   end\n   default : begin \n     auth_3 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_4 ) == ( 7'b1000000 ) |-> rx_1 == tx_7 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 7'b0x1111x ) |-> fsm_10 == hw_4 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 7'bxx0x0x1 ) |-> auth_14 == cfg_10 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 6'bx00111 ) |-> data_17 == core_11 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 7'h2e ) |-> rx_15 == cfg_4 ;endproperty \nproperty name; ( ( output_register_status_4 ) != 7'b1000000 ) || ( ( output_register_status_4 ) != 7'b0x1111x ) || ( ( output_register_status_4 ) != 7'bxx0x0x1 ) || ( ( output_register_status_4 ) != 6'bx00111 ) || ( output_register_status_4 ) != 7'h2e ) ) |-> auth_3 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_6 ) \n   5'hx : begin\n     reg_11 = err_12;\n   end\n   7'h67 : begin\n     fsm_10 = auth_8;\n   end\n   default : begin \n     fsm_14 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( control_output_6 ) == ( 5'hx ) |-> reg_11 == err_12 ;endproperty \nproperty name: ( control_output_6 ) == ( 7'h67 ) |-> fsm_10 == auth_8 ;endproperty \nproperty name; ( ( control_output_6 ) != 5'hx ) || ( control_output_6 ) != 7'h67 ) ) |-> fsm_14 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_6 ) \n   7'h68 : begin\n     err_5 = err_7;\n   end\n   5'b11x11 : begin\n     cfg_8 = fsm_19;\n   end\n   7'b00xxx00 : begin\n     chip_12 = clk_14;\n   end\n   5'hf : begin\n     fsm_6 = fsm_13;\n   end\n   5'b101x0 : begin\n     reg_11 = data_12;\n   end\n   default : begin \n     reg_8 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( input_status_6 ) == ( 7'h68 ) |-> err_5 == err_7 ;endproperty \nproperty name: ( input_status_6 ) == ( 5'b11x11 ) |-> cfg_8 == fsm_19 ;endproperty \nproperty name: ( input_status_6 ) == ( 7'b00xxx00 ) |-> chip_12 == clk_14 ;endproperty \nproperty name: ( input_status_6 ) == ( 5'hf ) |-> fsm_6 == fsm_13 ;endproperty \nproperty name: ( input_status_6 ) == ( 5'b101x0 ) |-> reg_11 == data_12 ;endproperty \nproperty name; ( ( input_status_6 ) != 7'h68 ) || ( ( input_status_6 ) != 5'b11x11 ) || ( ( input_status_6 ) != 7'b00xxx00 ) || ( ( input_status_6 ) != 5'hf ) || ( input_status_6 ) != 5'b101x0 ) ) |-> reg_8 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_4 ) \n   6'bxx1xx1 : begin\n     fsm_16 = rx_11;\n   end\n   5'b000xx : begin\n     tx_12 = chip_10;\n   end\n   default : begin \n     clk_13 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( control_word_4 ) == ( 6'bxx1xx1 ) |-> fsm_16 == rx_11 ;endproperty \nproperty name: ( control_word_4 ) == ( 5'b000xx ) |-> tx_12 == chip_10 ;endproperty \nproperty name; ( ( control_word_4 ) != 6'bxx1xx1 ) || ( control_word_4 ) != 5'b000xx ) ) |-> clk_13 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_17 ) \n   7'b111000x : begin\n     hw_17 = fsm_1;\n   end\n   6'h1e : begin\n     fsm_11 = tx_7;\n   end\n   7'b00x001x : begin\n     rst_2 = sig_19;\n   end\n   default : begin \n     core_8 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( address_register_17 ) == ( 7'b111000x ) |-> hw_17 == fsm_1 ;endproperty \nproperty name: ( address_register_17 ) == ( 6'h1e ) |-> fsm_11 == tx_7 ;endproperty \nproperty name: ( address_register_17 ) == ( 7'b00x001x ) |-> rst_2 == sig_19 ;endproperty \nproperty name; ( ( address_register_17 ) != 7'b111000x ) || ( ( address_register_17 ) != 6'h1e ) || ( address_register_17 ) != 7'b00x001x ) ) |-> core_8 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_10 ) \n   7'b00x1001 : begin\n     reg_20 = cfg_8;\n   end\n   default : begin \n     clk_17 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( read_data_10 ) == ( 7'b00x1001 ) |-> reg_20 == cfg_8 ;endproperty \nproperty name; ( read_data_10 ) != 7'b00x1001 ) ) |-> clk_17 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_2 ) \n   7'bx00101x : begin\n     sig_14 = sig_19;\n   end\n   7'b011x1x1 : begin\n     data_9 = chip_8;\n   end\n   7'bxxxx10x : begin\n     core_17 = hw_1;\n   end\n   7'b0xxx1xx : begin\n     fsm_9 = tx_2;\n   end\n   default : begin \n     auth_2 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_2 ) == ( 7'bx00101x ) |-> sig_14 == sig_19 ;endproperty \nproperty name: ( data_status_2 ) == ( 7'b011x1x1 ) |-> data_9 == chip_8 ;endproperty \nproperty name: ( data_status_2 ) == ( 7'bxxxx10x ) |-> core_17 == hw_1 ;endproperty \nproperty name: ( data_status_2 ) == ( 7'b0xxx1xx ) |-> fsm_9 == tx_2 ;endproperty \nproperty name; ( ( data_status_2 ) != 7'bx00101x ) || ( ( data_status_2 ) != 7'b011x1x1 ) || ( ( data_status_2 ) != 7'bxxxx10x ) || ( data_status_2 ) != 7'b0xxx1xx ) ) |-> auth_2 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_16 ) \n   fsm_5 : begin\n     clk_15 = fsm_8;\n   end\n   7'bx101xxx : begin\n     hw_18 = rx_16;\n   end\n   7'h58 : begin\n     err_7 = data_8;\n   end\n   7'b00x0000 : begin\n     cfg_19 = clk_5;\n   end\n   5'b01111 : begin\n     chip_12 = core_11;\n   end\n   default : begin \n     cfg_14 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_16 ) == ( fsm_5 ) |-> clk_15 == fsm_8 ;endproperty \nproperty name: ( acknowledge_signal_16 ) == ( 7'bx101xxx ) |-> hw_18 == rx_16 ;endproperty \nproperty name: ( acknowledge_signal_16 ) == ( 7'h58 ) |-> err_7 == data_8 ;endproperty \nproperty name: ( acknowledge_signal_16 ) == ( 7'b00x0000 ) |-> cfg_19 == clk_5 ;endproperty \nproperty name: ( acknowledge_signal_16 ) == ( 5'b01111 ) |-> chip_12 == core_11 ;endproperty \nproperty name; ( ( acknowledge_signal_16 ) != fsm_5 ) || ( ( acknowledge_signal_16 ) != 7'bx101xxx ) || ( ( acknowledge_signal_16 ) != 7'h58 ) || ( ( acknowledge_signal_16 ) != 7'b00x0000 ) || ( acknowledge_signal_16 ) != 5'b01111 ) ) |-> cfg_14 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   7'b1101110 : begin\n     chip_19 = cfg_20;\n   end\n   7'b1100111 : begin\n     err_11 = tx_9;\n   end\n   rx_9 : begin\n     rx_16 = auth_15;\n   end\n   default : begin \n     chip_6 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_9 ) == ( 7'b1101110 ) |-> chip_19 == cfg_20 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 7'b1100111 ) |-> err_11 == tx_9 ;endproperty \nproperty name: ( control_buffer_9 ) == ( rx_9 ) |-> rx_16 == auth_15 ;endproperty \nproperty name; ( ( control_buffer_9 ) != 7'b1101110 ) || ( ( control_buffer_9 ) != 7'b1100111 ) || ( control_buffer_9 ) != rx_9 ) ) |-> chip_6 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   6'b11x101 : begin\n     rst_5 = data_16;\n   end\n   6'b011010 : begin\n     cfg_7 = fsm_3;\n   end\n   default : begin \n     rst_8 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_15 ) == ( 6'b11x101 ) |-> rst_5 == data_16 ;endproperty \nproperty name: ( output_register_status_15 ) == ( 6'b011010 ) |-> cfg_7 == fsm_3 ;endproperty \nproperty name; ( ( output_register_status_15 ) != 6'b11x101 ) || ( output_register_status_15 ) != 6'b011010 ) ) |-> rst_8 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_11 ) \n   5'h1 : begin\n     rx_18 = chip_18;\n   end\n   7'b0011xx0 : begin\n     sig_16 = auth_9;\n   end\n   4'h1 : begin\n     hw_16 = clk_17;\n   end\n   7'b1x11001 : begin\n     clk_2 = chip_1;\n   end\n   default : begin \n     sig_17 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_11 ) == ( 5'h1 ) |-> rx_18 == chip_18 ;endproperty \nproperty name: ( output_register_status_11 ) == ( 7'b0011xx0 ) |-> sig_16 == auth_9 ;endproperty \nproperty name: ( output_register_status_11 ) == ( 4'h1 ) |-> hw_16 == clk_17 ;endproperty \nproperty name: ( output_register_status_11 ) == ( 7'b1x11001 ) |-> clk_2 == chip_1 ;endproperty \nproperty name; ( ( output_register_status_11 ) != 5'h1 ) || ( ( output_register_status_11 ) != 7'b0011xx0 ) || ( ( output_register_status_11 ) != 4'h1 ) || ( output_register_status_11 ) != 7'b1x11001 ) ) |-> sig_17 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_2 ) \n   7'b1110x0x : begin\n     rst_11 = fsm_18;\n   end\n   6'b1x111x : begin\n     sig_16 = hw_8;\n   end\n   default : begin \n     cfg_6 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( data_control_2 ) == ( 7'b1110x0x ) |-> rst_11 == fsm_18 ;endproperty \nproperty name: ( data_control_2 ) == ( 6'b1x111x ) |-> sig_16 == hw_8 ;endproperty \nproperty name; ( ( data_control_2 ) != 7'b1110x0x ) || ( data_control_2 ) != 6'b1x111x ) ) |-> cfg_6 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_10 ) \n   7'h17 : begin\n     chip_19 = hw_1;\n   end\n   7'b010x01x : begin\n     err_5 = auth_13;\n   end\n   5'b1x010 : begin\n     sig_2 = clk_6;\n   end\n   7'h2d : begin\n     data_11 = clk_15;\n   end\n   default : begin \n     cfg_2 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_10 ) == ( 7'h17 ) |-> chip_19 == hw_1 ;endproperty \nproperty name: ( data_status_10 ) == ( 7'b010x01x ) |-> err_5 == auth_13 ;endproperty \nproperty name: ( data_status_10 ) == ( 5'b1x010 ) |-> sig_2 == clk_6 ;endproperty \nproperty name: ( data_status_10 ) == ( 7'h2d ) |-> data_11 == clk_15 ;endproperty \nproperty name; ( ( data_status_10 ) != 7'h17 ) || ( ( data_status_10 ) != 7'b010x01x ) || ( ( data_status_10 ) != 5'b1x010 ) || ( data_status_10 ) != 7'h2d ) ) |-> cfg_2 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_14 ) \n   7'bxxxxx00 : begin\n     chip_8 = core_10;\n   end\n   7'h6f : begin\n     sig_16 = fsm_8;\n   end\n   default : begin \n     clk_11 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_14 ) == ( 7'bxxxxx00 ) |-> chip_8 == core_10 ;endproperty \nproperty name: ( error_flag_14 ) == ( 7'h6f ) |-> sig_16 == fsm_8 ;endproperty \nproperty name; ( ( error_flag_14 ) != 7'bxxxxx00 ) || ( error_flag_14 ) != 7'h6f ) ) |-> clk_11 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_12 ) \n   7'b00x0x0x : begin\n     data_5 = chip_16;\n   end\n   7'h5c : begin\n     rx_9 = auth_11;\n   end\n   default : begin \n     auth_17 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_12 ) == ( 7'b00x0x0x ) |-> data_5 == chip_16 ;endproperty \nproperty name: ( interrupt_request_12 ) == ( 7'h5c ) |-> rx_9 == auth_11 ;endproperty \nproperty name; ( ( interrupt_request_12 ) != 7'b00x0x0x ) || ( interrupt_request_12 ) != 7'h5c ) ) |-> auth_17 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_1 ) \n   5'b01100 : begin\n     data_4 = err_7;\n   end\n   7'b1x1x1xx : begin\n     tx_9 = rst_6;\n   end\n   7'hb : begin\n     auth_12 = cfg_9;\n   end\n   5'b1101x : begin\n     tx_20 = chip_5;\n   end\n   default : begin \n     hw_15 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( command_word_1 ) == ( 5'b01100 ) |-> data_4 == err_7 ;endproperty \nproperty name: ( command_word_1 ) == ( 7'b1x1x1xx ) |-> tx_9 == rst_6 ;endproperty \nproperty name: ( command_word_1 ) == ( 7'hb ) |-> auth_12 == cfg_9 ;endproperty \nproperty name: ( command_word_1 ) == ( 5'b1101x ) |-> tx_20 == chip_5 ;endproperty \nproperty name; ( ( command_word_1 ) != 5'b01100 ) || ( ( command_word_1 ) != 7'b1x1x1xx ) || ( ( command_word_1 ) != 7'hb ) || ( command_word_1 ) != 5'b1101x ) ) |-> hw_15 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   3'b0x1 : begin\n     err_8 = sig_18;\n   end\n   7'b01xx01x : begin\n     hw_12 = rx_2;\n   end\n   6'b111110 : begin\n     reg_11 = clk_16;\n   end\n   default : begin \n     core_7 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_13 ) == ( 3'b0x1 ) |-> err_8 == sig_18 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 7'b01xx01x ) |-> hw_12 == rx_2 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 6'b111110 ) |-> reg_11 == clk_16 ;endproperty \nproperty name; ( ( status_output_buffer_13 ) != 3'b0x1 ) || ( ( status_output_buffer_13 ) != 7'b01xx01x ) || ( status_output_buffer_13 ) != 6'b111110 ) ) |-> core_7 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   7'bx0x1x11 : begin\n     cfg_17 = rx_15;\n   end\n   7'h6x : begin\n     cfg_9 = hw_18;\n   end\n   5'b000xx : begin\n     hw_6 = hw_9;\n   end\n   default : begin \n     cfg_5 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_3 ) == ( 7'bx0x1x11 ) |-> cfg_17 == rx_15 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 7'h6x ) |-> cfg_9 == hw_18 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 5'b000xx ) |-> hw_6 == hw_9 ;endproperty \nproperty name; ( ( control_register_status_status_3 ) != 7'bx0x1x11 ) || ( ( control_register_status_status_3 ) != 7'h6x ) || ( control_register_status_status_3 ) != 5'b000xx ) ) |-> cfg_5 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_17 ) \n   7'bxxx10xx : begin\n     data_12 = rx_16;\n   end\n   6'h1a : begin\n     cfg_10 = tx_18;\n   end\n   default : begin \n     sig_14 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_17 ) == ( 7'bxxx10xx ) |-> data_12 == rx_16 ;endproperty \nproperty name: ( data_status_register_status_17 ) == ( 6'h1a ) |-> cfg_10 == tx_18 ;endproperty \nproperty name; ( ( data_status_register_status_17 ) != 7'bxxx10xx ) || ( data_status_register_status_17 ) != 6'h1a ) ) |-> sig_14 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_2 ) \n   6'b000x1x : begin\n     err_1 = sig_5;\n   end\n   default : begin \n     rst_14 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( output_status_2 ) == ( 6'b000x1x ) |-> err_1 == sig_5 ;endproperty \nproperty name; ( output_status_2 ) != 6'b000x1x ) ) |-> rst_14 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   7'h4e : begin\n     err_18 = err_14;\n   end\n   5'bx0101 : begin\n     clk_15 = rx_12;\n   end\n   4'bx01x : begin\n     data_13 = err_20;\n   end\n   5'b01001 : begin\n     data_4 = clk_3;\n   end\n   default : begin \n     clk_20 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_11 ) == ( 7'h4e ) |-> err_18 == err_14 ;endproperty \nproperty name: ( input_buffer_11 ) == ( 5'bx0101 ) |-> clk_15 == rx_12 ;endproperty \nproperty name: ( input_buffer_11 ) == ( 4'bx01x ) |-> data_13 == err_20 ;endproperty \nproperty name: ( input_buffer_11 ) == ( 5'b01001 ) |-> data_4 == clk_3 ;endproperty \nproperty name; ( ( input_buffer_11 ) != 7'h4e ) || ( ( input_buffer_11 ) != 5'bx0101 ) || ( ( input_buffer_11 ) != 4'bx01x ) || ( input_buffer_11 ) != 5'b01001 ) ) |-> clk_20 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_1 ) \n   6'b101110 : begin\n     fsm_11 = rst_16;\n   end\n   7'h79 : begin\n     tx_5 = err_11;\n   end\n   7'b0010000 : begin\n     rst_19 = tx_10;\n   end\n   cfg_9 : begin\n     data_1 = rx_9;\n   end\n   7'b00x11x0 : begin\n     cfg_3 = chip_6;\n   end\n   default : begin \n     err_20 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_word_1 ) == ( 6'b101110 ) |-> fsm_11 == rst_16 ;endproperty \nproperty name: ( control_word_1 ) == ( 7'h79 ) |-> tx_5 == err_11 ;endproperty \nproperty name: ( control_word_1 ) == ( 7'b0010000 ) |-> rst_19 == tx_10 ;endproperty \nproperty name: ( control_word_1 ) == ( cfg_9 ) |-> data_1 == rx_9 ;endproperty \nproperty name: ( control_word_1 ) == ( 7'b00x11x0 ) |-> cfg_3 == chip_6 ;endproperty \nproperty name; ( ( control_word_1 ) != 6'b101110 ) || ( ( control_word_1 ) != 7'h79 ) || ( ( control_word_1 ) != 7'b0010000 ) || ( ( control_word_1 ) != cfg_9 ) || ( control_word_1 ) != 7'b00x11x0 ) ) |-> err_20 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_12 ) \n   7'b00x01x1 : begin\n     fsm_18 = auth_11;\n   end\n   7'b00111x0 : begin\n     clk_2 = auth_4;\n   end\n   7'h5d : begin\n     hw_14 = auth_11;\n   end\n   7'b0xxxxxx : begin\n     tx_16 = err_3;\n   end\n   6'bx01xxx : begin\n     core_5 = data_19;\n   end\n   default : begin \n     hw_7 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( control_status_12 ) == ( 7'b00x01x1 ) |-> fsm_18 == auth_11 ;endproperty \nproperty name: ( control_status_12 ) == ( 7'b00111x0 ) |-> clk_2 == auth_4 ;endproperty \nproperty name: ( control_status_12 ) == ( 7'h5d ) |-> hw_14 == auth_11 ;endproperty \nproperty name: ( control_status_12 ) == ( 7'b0xxxxxx ) |-> tx_16 == err_3 ;endproperty \nproperty name: ( control_status_12 ) == ( 6'bx01xxx ) |-> core_5 == data_19 ;endproperty \nproperty name; ( ( control_status_12 ) != 7'b00x01x1 ) || ( ( control_status_12 ) != 7'b00111x0 ) || ( ( control_status_12 ) != 7'h5d ) || ( ( control_status_12 ) != 7'b0xxxxxx ) || ( control_status_12 ) != 6'bx01xxx ) ) |-> hw_7 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_17 ) \n   5'bxx00x : begin\n     core_20 = chip_16;\n   end\n   default : begin \n     hw_10 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( command_status_17 ) == ( 5'bxx00x ) |-> core_20 == chip_16 ;endproperty \nproperty name; ( command_status_17 ) != 5'bxx00x ) ) |-> hw_10 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   6'b0x0x0x : begin\n     reg_14 = chip_4;\n   end\n   7'h75 : begin\n     chip_4 = err_9;\n   end\n   sig_3 : begin\n     tx_1 = reg_8;\n   end\n   5'b0xx00 : begin\n     clk_7 = hw_14;\n   end\n   7'h79 : begin\n     rx_2 = fsm_20;\n   end\n   default : begin \n     tx_14 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_18 ) == ( 6'b0x0x0x ) |-> reg_14 == chip_4 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'h75 ) |-> chip_4 == err_9 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( sig_3 ) |-> tx_1 == reg_8 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 5'b0xx00 ) |-> clk_7 == hw_14 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'h79 ) |-> rx_2 == fsm_20 ;endproperty \nproperty name; ( ( interrupt_control_status_18 ) != 6'b0x0x0x ) || ( ( interrupt_control_status_18 ) != 7'h75 ) || ( ( interrupt_control_status_18 ) != sig_3 ) || ( ( interrupt_control_status_18 ) != 5'b0xx00 ) || ( interrupt_control_status_18 ) != 7'h79 ) ) |-> tx_14 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_11 ) \n   7'b0x101x0 : begin\n     auth_17 = clk_5;\n   end\n   6'b00xxxx : begin\n     rx_12 = rst_8;\n   end\n   7'b0110x11 : begin\n     tx_15 = chip_6;\n   end\n   6'bxx0x0x : begin\n     reg_14 = core_18;\n   end\n   default : begin \n     rst_17 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_11 ) == ( 7'b0x101x0 ) |-> auth_17 == clk_5 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 6'b00xxxx ) |-> rx_12 == rst_8 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 7'b0110x11 ) |-> tx_15 == chip_6 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 6'bxx0x0x ) |-> reg_14 == core_18 ;endproperty \nproperty name; ( ( data_status_register_11 ) != 7'b0x101x0 ) || ( ( data_status_register_11 ) != 6'b00xxxx ) || ( ( data_status_register_11 ) != 7'b0110x11 ) || ( data_status_register_11 ) != 6'bxx0x0x ) ) |-> rst_17 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_5 ) \n   7'b1011001 : begin\n     sig_10 = data_17;\n   end\n   7'bxxx1x11 : begin\n     sig_9 = chip_14;\n   end\n   7'b11xx101 : begin\n     sig_4 = core_6;\n   end\n   default : begin \n     data_20 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( status_control_5 ) == ( 7'b1011001 ) |-> sig_10 == data_17 ;endproperty \nproperty name: ( status_control_5 ) == ( 7'bxxx1x11 ) |-> sig_9 == chip_14 ;endproperty \nproperty name: ( status_control_5 ) == ( 7'b11xx101 ) |-> sig_4 == core_6 ;endproperty \nproperty name; ( ( status_control_5 ) != 7'b1011001 ) || ( ( status_control_5 ) != 7'bxxx1x11 ) || ( status_control_5 ) != 7'b11xx101 ) ) |-> data_20 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_7 ) \n   6'b1x0xxx : begin\n     reg_2 = clk_12;\n   end\n   default : begin \n     rx_10 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( control_data_7 ) == ( 6'b1x0xxx ) |-> reg_2 == clk_12 ;endproperty \nproperty name; ( control_data_7 ) != 6'b1x0xxx ) ) |-> rx_10 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_8 ) \n   7'bx0x0xx1 : begin\n     tx_10 = cfg_16;\n   end\n   7'b1101111 : begin\n     tx_3 = rst_12;\n   end\n   6'b0x0x00 : begin\n     rx_4 = chip_7;\n   end\n   core_19 : begin\n     data_2 = clk_2;\n   end\n   7'b0011x00 : begin\n     hw_3 = fsm_20;\n   end\n   default : begin \n     fsm_10 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_8 ) == ( 7'bx0x0xx1 ) |-> tx_10 == cfg_16 ;endproperty \nproperty name: ( data_status_register_8 ) == ( 7'b1101111 ) |-> tx_3 == rst_12 ;endproperty \nproperty name: ( data_status_register_8 ) == ( 6'b0x0x00 ) |-> rx_4 == chip_7 ;endproperty \nproperty name: ( data_status_register_8 ) == ( core_19 ) |-> data_2 == clk_2 ;endproperty \nproperty name: ( data_status_register_8 ) == ( 7'b0011x00 ) |-> hw_3 == fsm_20 ;endproperty \nproperty name; ( ( data_status_register_8 ) != 7'bx0x0xx1 ) || ( ( data_status_register_8 ) != 7'b1101111 ) || ( ( data_status_register_8 ) != 6'b0x0x00 ) || ( ( data_status_register_8 ) != core_19 ) || ( data_status_register_8 ) != 7'b0011x00 ) ) |-> fsm_10 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_14 ) \n   7'b0011xxx : begin\n     reg_20 = reg_4;\n   end\n   default : begin \n     rst_12 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( output_status_14 ) == ( 7'b0011xxx ) |-> reg_20 == reg_4 ;endproperty \nproperty name; ( output_status_14 ) != 7'b0011xxx ) ) |-> rst_12 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_8 ) \n   6'b1xxxxx : begin\n     rx_4 = tx_2;\n   end\n   default : begin \n     auth_10 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_8 ) == ( 6'b1xxxxx ) |-> rx_4 == tx_2 ;endproperty \nproperty name; ( flag_register_8 ) != 6'b1xxxxx ) ) |-> auth_10 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_18 ) \n   7'bx01x011 : begin\n     cfg_20 = fsm_9;\n   end\n   6'h33 : begin\n     hw_19 = err_4;\n   end\n   default : begin \n     fsm_10 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( address_18 ) == ( 7'bx01x011 ) |-> cfg_20 == fsm_9 ;endproperty \nproperty name: ( address_18 ) == ( 6'h33 ) |-> hw_19 == err_4 ;endproperty \nproperty name; ( ( address_18 ) != 7'bx01x011 ) || ( address_18 ) != 6'h33 ) ) |-> fsm_10 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_1 ) \n   7'h18 : begin\n     core_13 = core_10;\n   end\n   7'h3 : begin\n     rx_13 = tx_18;\n   end\n   default : begin \n     sig_11 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_1 ) == ( 7'h18 ) |-> core_13 == core_10 ;endproperty \nproperty name: ( data_status_1 ) == ( 7'h3 ) |-> rx_13 == tx_18 ;endproperty \nproperty name; ( ( data_status_1 ) != 7'h18 ) || ( data_status_1 ) != 7'h3 ) ) |-> sig_11 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_8 ) \n   7'b110011x : begin\n     chip_18 = hw_20;\n   end\n   7'b1xx0x0x : begin\n     chip_15 = sig_2;\n   end\n   7'bx0xx1xx : begin\n     cfg_10 = sig_4;\n   end\n   tx_3 : begin\n     fsm_19 = rst_10;\n   end\n   default : begin \n     tx_14 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_8 ) == ( 7'b110011x ) |-> chip_18 == hw_20 ;endproperty \nproperty name: ( operation_code_8 ) == ( 7'b1xx0x0x ) |-> chip_15 == sig_2 ;endproperty \nproperty name: ( operation_code_8 ) == ( 7'bx0xx1xx ) |-> cfg_10 == sig_4 ;endproperty \nproperty name: ( operation_code_8 ) == ( tx_3 ) |-> fsm_19 == rst_10 ;endproperty \nproperty name; ( ( operation_code_8 ) != 7'b110011x ) || ( ( operation_code_8 ) != 7'b1xx0x0x ) || ( ( operation_code_8 ) != 7'bx0xx1xx ) || ( operation_code_8 ) != tx_3 ) ) |-> tx_14 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_14 ) \n   7'bxx1x1xx : begin\n     hw_8 = reg_2;\n   end\n   7'bx01x0x1 : begin\n     clk_17 = chip_5;\n   end\n   7'bxxx0101 : begin\n     reg_16 = auth_8;\n   end\n   7'b0100101 : begin\n     rx_11 = fsm_16;\n   end\n   default : begin \n     core_7 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_14 ) == ( 7'bxx1x1xx ) |-> hw_8 == reg_2 ;endproperty \nproperty name: ( control_flag_register_14 ) == ( 7'bx01x0x1 ) |-> clk_17 == chip_5 ;endproperty \nproperty name: ( control_flag_register_14 ) == ( 7'bxxx0101 ) |-> reg_16 == auth_8 ;endproperty \nproperty name: ( control_flag_register_14 ) == ( 7'b0100101 ) |-> rx_11 == fsm_16 ;endproperty \nproperty name; ( ( control_flag_register_14 ) != 7'bxx1x1xx ) || ( ( control_flag_register_14 ) != 7'bx01x0x1 ) || ( ( control_flag_register_14 ) != 7'bxxx0101 ) || ( control_flag_register_14 ) != 7'b0100101 ) ) |-> core_7 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_2 ) \n   7'bxxxxx00 : begin\n     auth_16 = clk_17;\n   end\n   6'b01000x : begin\n     err_4 = cfg_1;\n   end\n   5'b01011 : begin\n     fsm_11 = hw_19;\n   end\n   default : begin \n     reg_17 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_2 ) == ( 7'bxxxxx00 ) |-> auth_16 == clk_17 ;endproperty \nproperty name: ( operation_status_2 ) == ( 6'b01000x ) |-> err_4 == cfg_1 ;endproperty \nproperty name: ( operation_status_2 ) == ( 5'b01011 ) |-> fsm_11 == hw_19 ;endproperty \nproperty name; ( ( operation_status_2 ) != 7'bxxxxx00 ) || ( ( operation_status_2 ) != 6'b01000x ) || ( operation_status_2 ) != 5'b01011 ) ) |-> reg_17 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_16 ) \n   7'b1xx0000 : begin\n     hw_17 = fsm_14;\n   end\n   7'b1x0x01x : begin\n     data_15 = hw_11;\n   end\n   7'bx10xx0x : begin\n     core_10 = data_5;\n   end\n   4'b0x10 : begin\n     err_20 = tx_11;\n   end\n   6'b1x111x : begin\n     auth_10 = rst_1;\n   end\n   default : begin \n     core_1 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_16 ) == ( 7'b1xx0000 ) |-> hw_17 == fsm_14 ;endproperty \nproperty name: ( data_ready_16 ) == ( 7'b1x0x01x ) |-> data_15 == hw_11 ;endproperty \nproperty name: ( data_ready_16 ) == ( 7'bx10xx0x ) |-> core_10 == data_5 ;endproperty \nproperty name: ( data_ready_16 ) == ( 4'b0x10 ) |-> err_20 == tx_11 ;endproperty \nproperty name: ( data_ready_16 ) == ( 6'b1x111x ) |-> auth_10 == rst_1 ;endproperty \nproperty name; ( ( data_ready_16 ) != 7'b1xx0000 ) || ( ( data_ready_16 ) != 7'b1x0x01x ) || ( ( data_ready_16 ) != 7'bx10xx0x ) || ( ( data_ready_16 ) != 4'b0x10 ) || ( data_ready_16 ) != 6'b1x111x ) ) |-> core_1 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_5 ) \n   3'b000 : begin\n     cfg_6 = cfg_15;\n   end\n   7'bxxxx0x1 : begin\n     rx_6 = core_18;\n   end\n   default : begin \n     auth_15 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( data_out_5 ) == ( 3'b000 ) |-> cfg_6 == cfg_15 ;endproperty \nproperty name: ( data_out_5 ) == ( 7'bxxxx0x1 ) |-> rx_6 == core_18 ;endproperty \nproperty name; ( ( data_out_5 ) != 3'b000 ) || ( data_out_5 ) != 7'bxxxx0x1 ) ) |-> auth_15 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_3 ) \n   5'b10xx1 : begin\n     err_15 = core_20;\n   end\n   5'b1x010 : begin\n     rst_19 = reg_9;\n   end\n   7'h44 : begin\n     core_15 = data_10;\n   end\n   6'hxb : begin\n     chip_4 = rx_12;\n   end\n   7'h19 : begin\n     chip_10 = chip_4;\n   end\n   default : begin \n     data_2 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_3 ) == ( 5'b10xx1 ) |-> err_15 == core_20 ;endproperty \nproperty name: ( flag_register_3 ) == ( 5'b1x010 ) |-> rst_19 == reg_9 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'h44 ) |-> core_15 == data_10 ;endproperty \nproperty name: ( flag_register_3 ) == ( 6'hxb ) |-> chip_4 == rx_12 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'h19 ) |-> chip_10 == chip_4 ;endproperty \nproperty name; ( ( flag_register_3 ) != 5'b10xx1 ) || ( ( flag_register_3 ) != 5'b1x010 ) || ( ( flag_register_3 ) != 7'h44 ) || ( ( flag_register_3 ) != 6'hxb ) || ( flag_register_3 ) != 7'h19 ) ) |-> data_2 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_14 ) \n   6'bx11001 : begin\n     tx_11 = err_14;\n   end\n   default : begin \n     tx_10 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_14 ) == ( 6'bx11001 ) |-> tx_11 == err_14 ;endproperty \nproperty name; ( control_valid_14 ) != 6'bx11001 ) ) |-> tx_10 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_7 ) \n   7'h28 : begin\n     data_17 = cfg_18;\n   end\n   6'b100xx1 : begin\n     clk_15 = sig_18;\n   end\n   default : begin \n     rst_20 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_7 ) == ( 7'h28 ) |-> data_17 == cfg_18 ;endproperty \nproperty name: ( status_register_buffer_7 ) == ( 6'b100xx1 ) |-> clk_15 == sig_18 ;endproperty \nproperty name; ( ( status_register_buffer_7 ) != 7'h28 ) || ( status_register_buffer_7 ) != 6'b100xx1 ) ) |-> rst_20 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_9 ) \n   6'b110000 : begin\n     data_20 = chip_20;\n   end\n   7'b00x110x : begin\n     clk_1 = auth_12;\n   end\n   5'b0010x : begin\n     fsm_12 = chip_10;\n   end\n   7'bx00101x : begin\n     hw_15 = sig_3;\n   end\n   7'bxx1x1xx : begin\n     chip_15 = cfg_7;\n   end\n   default : begin \n     sig_18 = hw_15;\n   end\nendcase",
        "Assertion": "property name: ( read_data_9 ) == ( 6'b110000 ) |-> data_20 == chip_20 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'b00x110x ) |-> clk_1 == auth_12 ;endproperty \nproperty name: ( read_data_9 ) == ( 5'b0010x ) |-> fsm_12 == chip_10 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'bx00101x ) |-> hw_15 == sig_3 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'bxx1x1xx ) |-> chip_15 == cfg_7 ;endproperty \nproperty name; ( ( read_data_9 ) != 6'b110000 ) || ( ( read_data_9 ) != 7'b00x110x ) || ( ( read_data_9 ) != 5'b0010x ) || ( ( read_data_9 ) != 7'bx00101x ) || ( read_data_9 ) != 7'bxx1x1xx ) ) |-> sig_18 == hw_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_10 ) \n   7'bxxx0101 : begin\n     rst_20 = core_18;\n   end\n   5'bxx11x : begin\n     chip_7 = sig_17;\n   end\n   7'b010101x : begin\n     hw_18 = core_9;\n   end\n   rx_1 : begin\n     sig_15 = auth_10;\n   end\n   default : begin \n     err_6 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( end_address_10 ) == ( 7'bxxx0101 ) |-> rst_20 == core_18 ;endproperty \nproperty name: ( end_address_10 ) == ( 5'bxx11x ) |-> chip_7 == sig_17 ;endproperty \nproperty name: ( end_address_10 ) == ( 7'b010101x ) |-> hw_18 == core_9 ;endproperty \nproperty name: ( end_address_10 ) == ( rx_1 ) |-> sig_15 == auth_10 ;endproperty \nproperty name; ( ( end_address_10 ) != 7'bxxx0101 ) || ( ( end_address_10 ) != 5'bxx11x ) || ( ( end_address_10 ) != 7'b010101x ) || ( end_address_10 ) != rx_1 ) ) |-> err_6 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   7'b0110xx0 : begin\n     cfg_7 = err_8;\n   end\n   6'b11x001 : begin\n     reg_17 = rst_15;\n   end\n   4'b0100 : begin\n     chip_6 = chip_16;\n   end\n   5'b1x11x : begin\n     fsm_5 = core_3;\n   end\n   6'h26 : begin\n     reg_3 = chip_6;\n   end\n   default : begin \n     hw_3 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_14 ) == ( 7'b0110xx0 ) |-> cfg_7 == err_8 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 6'b11x001 ) |-> reg_17 == rst_15 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 4'b0100 ) |-> chip_6 == chip_16 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 5'b1x11x ) |-> fsm_5 == core_3 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 6'h26 ) |-> reg_3 == chip_6 ;endproperty \nproperty name; ( ( interrupt_enable_14 ) != 7'b0110xx0 ) || ( ( interrupt_enable_14 ) != 6'b11x001 ) || ( ( interrupt_enable_14 ) != 4'b0100 ) || ( ( interrupt_enable_14 ) != 5'b1x11x ) || ( interrupt_enable_14 ) != 6'h26 ) ) |-> hw_3 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_3 ) \n   7'h3b : begin\n     err_1 = chip_3;\n   end\n   6'b0x1011 : begin\n     cfg_8 = rst_4;\n   end\n   5'h1b : begin\n     err_5 = fsm_11;\n   end\n   6'b000x01 : begin\n     clk_7 = data_7;\n   end\n   default : begin \n     sig_19 = tx_15;\n   end\nendcase",
        "Assertion": "property name: ( output_control_3 ) == ( 7'h3b ) |-> err_1 == chip_3 ;endproperty \nproperty name: ( output_control_3 ) == ( 6'b0x1011 ) |-> cfg_8 == rst_4 ;endproperty \nproperty name: ( output_control_3 ) == ( 5'h1b ) |-> err_5 == fsm_11 ;endproperty \nproperty name: ( output_control_3 ) == ( 6'b000x01 ) |-> clk_7 == data_7 ;endproperty \nproperty name; ( ( output_control_3 ) != 7'h3b ) || ( ( output_control_3 ) != 6'b0x1011 ) || ( ( output_control_3 ) != 5'h1b ) || ( output_control_3 ) != 6'b000x01 ) ) |-> sig_19 == tx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_19 ) \n   5'bx1x01 : begin\n     rx_11 = hw_20;\n   end\n   7'bxxxx010 : begin\n     hw_2 = fsm_5;\n   end\n   4'ha : begin\n     err_12 = sig_9;\n   end\n   data_20 : begin\n     rst_17 = chip_7;\n   end\n   7'bx1x0x1x : begin\n     fsm_16 = auth_6;\n   end\n   default : begin \n     err_11 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( control_register_19 ) == ( 5'bx1x01 ) |-> rx_11 == hw_20 ;endproperty \nproperty name: ( control_register_19 ) == ( 7'bxxxx010 ) |-> hw_2 == fsm_5 ;endproperty \nproperty name: ( control_register_19 ) == ( 4'ha ) |-> err_12 == sig_9 ;endproperty \nproperty name: ( control_register_19 ) == ( data_20 ) |-> rst_17 == chip_7 ;endproperty \nproperty name: ( control_register_19 ) == ( 7'bx1x0x1x ) |-> fsm_16 == auth_6 ;endproperty \nproperty name; ( ( control_register_19 ) != 5'bx1x01 ) || ( ( control_register_19 ) != 7'bxxxx010 ) || ( ( control_register_19 ) != 4'ha ) || ( ( control_register_19 ) != data_20 ) || ( control_register_19 ) != 7'bx1x0x1x ) ) |-> err_11 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_4 ) \n   7'bx11110x : begin\n     tx_4 = sig_2;\n   end\n   7'b00x1xxx : begin\n     rx_10 = clk_13;\n   end\n   7'b0111100 : begin\n     rst_8 = cfg_2;\n   end\n   7'b0x00xx1 : begin\n     reg_14 = sig_20;\n   end\n   6'b1xx0xx : begin\n     sig_11 = hw_6;\n   end\n   default : begin \n     clk_3 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_status_4 ) == ( 7'bx11110x ) |-> tx_4 == sig_2 ;endproperty \nproperty name: ( control_status_4 ) == ( 7'b00x1xxx ) |-> rx_10 == clk_13 ;endproperty \nproperty name: ( control_status_4 ) == ( 7'b0111100 ) |-> rst_8 == cfg_2 ;endproperty \nproperty name: ( control_status_4 ) == ( 7'b0x00xx1 ) |-> reg_14 == sig_20 ;endproperty \nproperty name: ( control_status_4 ) == ( 6'b1xx0xx ) |-> sig_11 == hw_6 ;endproperty \nproperty name; ( ( control_status_4 ) != 7'bx11110x ) || ( ( control_status_4 ) != 7'b00x1xxx ) || ( ( control_status_4 ) != 7'b0111100 ) || ( ( control_status_4 ) != 7'b0x00xx1 ) || ( control_status_4 ) != 6'b1xx0xx ) ) |-> clk_3 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_13 ) \n   7'b1010010 : begin\n     rx_19 = cfg_10;\n   end\n   7'h77 : begin\n     data_10 = clk_12;\n   end\n   default : begin \n     chip_19 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_13 ) == ( 7'b1010010 ) |-> rx_19 == cfg_10 ;endproperty \nproperty name: ( status_register_13 ) == ( 7'h77 ) |-> data_10 == clk_12 ;endproperty \nproperty name; ( ( status_register_13 ) != 7'b1010010 ) || ( status_register_13 ) != 7'h77 ) ) |-> chip_19 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_4 ) \n   7'b0011x00 : begin\n     rx_3 = cfg_11;\n   end\n   data_13 : begin\n     sig_2 = reg_17;\n   end\n   7'b0x1111x : begin\n     chip_14 = fsm_9;\n   end\n   6'b00x101 : begin\n     sig_20 = tx_10;\n   end\n   7'bx0x0xx1 : begin\n     fsm_16 = clk_12;\n   end\n   default : begin \n     cfg_17 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_4 ) == ( 7'b0011x00 ) |-> rx_3 == cfg_11 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( data_13 ) |-> sig_2 == reg_17 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( 7'b0x1111x ) |-> chip_14 == fsm_9 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( 6'b00x101 ) |-> sig_20 == tx_10 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( 7'bx0x0xx1 ) |-> fsm_16 == clk_12 ;endproperty \nproperty name; ( ( interrupt_control_4 ) != 7'b0011x00 ) || ( ( interrupt_control_4 ) != data_13 ) || ( ( interrupt_control_4 ) != 7'b0x1111x ) || ( ( interrupt_control_4 ) != 6'b00x101 ) || ( interrupt_control_4 ) != 7'bx0x0xx1 ) ) |-> cfg_17 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_15 ) \n   6'b0xxx00 : begin\n     err_20 = hw_9;\n   end\n   7'h6b : begin\n     chip_7 = auth_5;\n   end\n   7'b11100xx : begin\n     clk_10 = tx_3;\n   end\n   7'bxxx0x00 : begin\n     err_1 = err_11;\n   end\n   default : begin \n     rx_4 = tx_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_15 ) == ( 6'b0xxx00 ) |-> err_20 == hw_9 ;endproperty \nproperty name: ( flag_control_status_15 ) == ( 7'h6b ) |-> chip_7 == auth_5 ;endproperty \nproperty name: ( flag_control_status_15 ) == ( 7'b11100xx ) |-> clk_10 == tx_3 ;endproperty \nproperty name: ( flag_control_status_15 ) == ( 7'bxxx0x00 ) |-> err_1 == err_11 ;endproperty \nproperty name; ( ( flag_control_status_15 ) != 6'b0xxx00 ) || ( ( flag_control_status_15 ) != 7'h6b ) || ( ( flag_control_status_15 ) != 7'b11100xx ) || ( flag_control_status_15 ) != 7'bxxx0x00 ) ) |-> rx_4 == tx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_19 ) \n   7'b11x1010 : begin\n     fsm_10 = core_5;\n   end\n   6'bx1x10x : begin\n     rx_6 = chip_10;\n   end\n   7'b011x00x : begin\n     clk_20 = fsm_15;\n   end\n   default : begin \n     core_7 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( start_address_19 ) == ( 7'b11x1010 ) |-> fsm_10 == core_5 ;endproperty \nproperty name: ( start_address_19 ) == ( 6'bx1x10x ) |-> rx_6 == chip_10 ;endproperty \nproperty name: ( start_address_19 ) == ( 7'b011x00x ) |-> clk_20 == fsm_15 ;endproperty \nproperty name; ( ( start_address_19 ) != 7'b11x1010 ) || ( ( start_address_19 ) != 6'bx1x10x ) || ( start_address_19 ) != 7'b011x00x ) ) |-> core_7 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   6'b01x0x1 : begin\n     rx_20 = reg_15;\n   end\n   7'h14 : begin\n     auth_11 = hw_6;\n   end\n   6'b0x110x : begin\n     core_5 = err_14;\n   end\n   7'b1100110 : begin\n     cfg_16 = chip_14;\n   end\n   default : begin \n     sig_13 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 6'b01x0x1 ) |-> rx_20 == reg_15 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 7'h14 ) |-> auth_11 == hw_6 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 6'b0x110x ) |-> core_5 == err_14 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 7'b1100110 ) |-> cfg_16 == chip_14 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 6'b01x0x1 ) || ( ( status_register_buffer_11 ) != 7'h14 ) || ( ( status_register_buffer_11 ) != 6'b0x110x ) || ( status_register_buffer_11 ) != 7'b1100110 ) ) |-> sig_13 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_8 ) \n   6'b0xx101 : begin\n     rst_18 = err_1;\n   end\n   6'b110100 : begin\n     auth_8 = core_11;\n   end\n   default : begin \n     clk_1 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( address_8 ) == ( 6'b0xx101 ) |-> rst_18 == err_1 ;endproperty \nproperty name: ( address_8 ) == ( 6'b110100 ) |-> auth_8 == core_11 ;endproperty \nproperty name; ( ( address_8 ) != 6'b0xx101 ) || ( address_8 ) != 6'b110100 ) ) |-> clk_1 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_10 ) \n   6'hc : begin\n     rst_20 = chip_2;\n   end\n   5'bxxx1x : begin\n     core_7 = err_11;\n   end\n   default : begin \n     err_12 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( read_data_10 ) == ( 6'hc ) |-> rst_20 == chip_2 ;endproperty \nproperty name: ( read_data_10 ) == ( 5'bxxx1x ) |-> core_7 == err_11 ;endproperty \nproperty name; ( ( read_data_10 ) != 6'hc ) || ( read_data_10 ) != 5'bxxx1x ) ) |-> err_12 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_14 ) \n   7'b11x1x0x : begin\n     reg_3 = fsm_19;\n   end\n   7'bx010xx0 : begin\n     fsm_2 = core_12;\n   end\n   7'h29 : begin\n     clk_16 = reg_3;\n   end\n   6'b110x10 : begin\n     rst_6 = hw_4;\n   end\n   6'b0xxx0x : begin\n     data_3 = sig_18;\n   end\n   default : begin \n     err_4 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_14 ) == ( 7'b11x1x0x ) |-> reg_3 == fsm_19 ;endproperty \nproperty name: ( instruction_14 ) == ( 7'bx010xx0 ) |-> fsm_2 == core_12 ;endproperty \nproperty name: ( instruction_14 ) == ( 7'h29 ) |-> clk_16 == reg_3 ;endproperty \nproperty name: ( instruction_14 ) == ( 6'b110x10 ) |-> rst_6 == hw_4 ;endproperty \nproperty name: ( instruction_14 ) == ( 6'b0xxx0x ) |-> data_3 == sig_18 ;endproperty \nproperty name; ( ( instruction_14 ) != 7'b11x1x0x ) || ( ( instruction_14 ) != 7'bx010xx0 ) || ( ( instruction_14 ) != 7'h29 ) || ( ( instruction_14 ) != 6'b110x10 ) || ( instruction_14 ) != 6'b0xxx0x ) ) |-> err_4 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_8 ) \n   7'b00x0xx1 : begin\n     sig_4 = cfg_13;\n   end\n   4'h7 : begin\n     rst_4 = hw_12;\n   end\n   default : begin \n     data_6 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( data_control_8 ) == ( 7'b00x0xx1 ) |-> sig_4 == cfg_13 ;endproperty \nproperty name: ( data_control_8 ) == ( 4'h7 ) |-> rst_4 == hw_12 ;endproperty \nproperty name; ( ( data_control_8 ) != 7'b00x0xx1 ) || ( data_control_8 ) != 4'h7 ) ) |-> data_6 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_6 ) \n   2'bx1 : begin\n     core_16 = auth_17;\n   end\n   default : begin \n     cfg_6 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( data_in_6 ) == ( 2'bx1 ) |-> core_16 == auth_17 ;endproperty \nproperty name; ( data_in_6 ) != 2'bx1 ) ) |-> cfg_6 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'b00x11x0 : begin\n     auth_14 = rx_1;\n   end\n   default : begin \n     err_10 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_10 ) == ( 7'b00x11x0 ) |-> auth_14 == rx_1 ;endproperty \nproperty name; ( interrupt_control_status_10 ) != 7'b00x11x0 ) ) |-> err_10 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_6 ) \n   7'bxxxxx0x : begin\n     rst_9 = rx_17;\n   end\n   7'bx1xxxx0 : begin\n     rst_5 = auth_1;\n   end\n   7'h4e : begin\n     hw_10 = data_8;\n   end\n   default : begin \n     fsm_13 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_6 ) == ( 7'bxxxxx0x ) |-> rst_9 == rx_17 ;endproperty \nproperty name: ( instruction_buffer_6 ) == ( 7'bx1xxxx0 ) |-> rst_5 == auth_1 ;endproperty \nproperty name: ( instruction_buffer_6 ) == ( 7'h4e ) |-> hw_10 == data_8 ;endproperty \nproperty name; ( ( instruction_buffer_6 ) != 7'bxxxxx0x ) || ( ( instruction_buffer_6 ) != 7'bx1xxxx0 ) || ( instruction_buffer_6 ) != 7'h4e ) ) |-> fsm_13 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_13 ) \n   5'b10xx1 : begin\n     reg_16 = err_20;\n   end\n   7'bxxx11xx : begin\n     fsm_10 = hw_14;\n   end\n   7'b00x110x : begin\n     sig_14 = hw_3;\n   end\n   7'b00011x0 : begin\n     fsm_12 = data_2;\n   end\n   default : begin \n     err_15 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_13 ) == ( 5'b10xx1 ) |-> reg_16 == err_20 ;endproperty \nproperty name: ( write_complete_13 ) == ( 7'bxxx11xx ) |-> fsm_10 == hw_14 ;endproperty \nproperty name: ( write_complete_13 ) == ( 7'b00x110x ) |-> sig_14 == hw_3 ;endproperty \nproperty name: ( write_complete_13 ) == ( 7'b00011x0 ) |-> fsm_12 == data_2 ;endproperty \nproperty name; ( ( write_complete_13 ) != 5'b10xx1 ) || ( ( write_complete_13 ) != 7'bxxx11xx ) || ( ( write_complete_13 ) != 7'b00x110x ) || ( write_complete_13 ) != 7'b00011x0 ) ) |-> err_15 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_17 ) \n   6'b1x1000 : begin\n     auth_2 = chip_15;\n   end\n   7'b1000011 : begin\n     data_19 = hw_1;\n   end\n   5'b10101 : begin\n     rx_6 = core_14;\n   end\n   7'hc : begin\n     fsm_14 = hw_12;\n   end\n   default : begin \n     fsm_20 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( control_output_17 ) == ( 6'b1x1000 ) |-> auth_2 == chip_15 ;endproperty \nproperty name: ( control_output_17 ) == ( 7'b1000011 ) |-> data_19 == hw_1 ;endproperty \nproperty name: ( control_output_17 ) == ( 5'b10101 ) |-> rx_6 == core_14 ;endproperty \nproperty name: ( control_output_17 ) == ( 7'hc ) |-> fsm_14 == hw_12 ;endproperty \nproperty name; ( ( control_output_17 ) != 6'b1x1000 ) || ( ( control_output_17 ) != 7'b1000011 ) || ( ( control_output_17 ) != 5'b10101 ) || ( control_output_17 ) != 7'hc ) ) |-> fsm_20 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_8 ) \n   5'bxxx0x : begin\n     tx_12 = data_16;\n   end\n   6'bx01x1x : begin\n     err_13 = fsm_12;\n   end\n   6'b00xxxx : begin\n     sig_15 = core_5;\n   end\n   6'h1c : begin\n     data_11 = tx_20;\n   end\n   7'b1xx1x11 : begin\n     hw_7 = auth_17;\n   end\n   default : begin \n     rx_15 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_8 ) == ( 5'bxxx0x ) |-> tx_12 == data_16 ;endproperty \nproperty name: ( status_buffer_8 ) == ( 6'bx01x1x ) |-> err_13 == fsm_12 ;endproperty \nproperty name: ( status_buffer_8 ) == ( 6'b00xxxx ) |-> sig_15 == core_5 ;endproperty \nproperty name: ( status_buffer_8 ) == ( 6'h1c ) |-> data_11 == tx_20 ;endproperty \nproperty name: ( status_buffer_8 ) == ( 7'b1xx1x11 ) |-> hw_7 == auth_17 ;endproperty \nproperty name; ( ( status_buffer_8 ) != 5'bxxx0x ) || ( ( status_buffer_8 ) != 6'bx01x1x ) || ( ( status_buffer_8 ) != 6'b00xxxx ) || ( ( status_buffer_8 ) != 6'h1c ) || ( status_buffer_8 ) != 7'b1xx1x11 ) ) |-> rx_15 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_5 ) \n   6'b10010x : begin\n     cfg_2 = rx_17;\n   end\n   default : begin \n     data_1 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_5 ) == ( 6'b10010x ) |-> cfg_2 == rx_17 ;endproperty \nproperty name; ( output_buffer_5 ) != 6'b10010x ) ) |-> data_1 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_4 ) \n   6'h25 : begin\n     data_7 = rst_14;\n   end\n   default : begin \n     reg_14 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_4 ) == ( 6'h25 ) |-> data_7 == rst_14 ;endproperty \nproperty name; ( data_buffer_status_4 ) != 6'h25 ) ) |-> reg_14 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   6'h37 : begin\n     rst_4 = sig_4;\n   end\n   7'b110x0xx : begin\n     rst_20 = sig_6;\n   end\n   default : begin \n     sig_7 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_17 ) == ( 6'h37 ) |-> rst_4 == sig_4 ;endproperty \nproperty name: ( output_status_register_17 ) == ( 7'b110x0xx ) |-> rst_20 == sig_6 ;endproperty \nproperty name; ( ( output_status_register_17 ) != 6'h37 ) || ( output_status_register_17 ) != 7'b110x0xx ) ) |-> sig_7 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_13 ) \n   7'b11x1010 : begin\n     hw_9 = auth_2;\n   end\n   6'bxx1xxx : begin\n     sig_11 = sig_9;\n   end\n   7'h4x : begin\n     auth_17 = fsm_9;\n   end\n   7'b0110110 : begin\n     core_4 = cfg_5;\n   end\n   7'b1100x1x : begin\n     rst_3 = reg_12;\n   end\n   default : begin \n     tx_12 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_13 ) == ( 7'b11x1010 ) |-> hw_9 == auth_2 ;endproperty \nproperty name: ( control_valid_13 ) == ( 6'bxx1xxx ) |-> sig_11 == sig_9 ;endproperty \nproperty name: ( control_valid_13 ) == ( 7'h4x ) |-> auth_17 == fsm_9 ;endproperty \nproperty name: ( control_valid_13 ) == ( 7'b0110110 ) |-> core_4 == cfg_5 ;endproperty \nproperty name: ( control_valid_13 ) == ( 7'b1100x1x ) |-> rst_3 == reg_12 ;endproperty \nproperty name; ( ( control_valid_13 ) != 7'b11x1010 ) || ( ( control_valid_13 ) != 6'bxx1xxx ) || ( ( control_valid_13 ) != 7'h4x ) || ( ( control_valid_13 ) != 7'b0110110 ) || ( control_valid_13 ) != 7'b1100x1x ) ) |-> tx_12 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   fsm_20 : begin\n     cfg_17 = core_4;\n   end\n   7'b00x0x1x : begin\n     rst_6 = clk_2;\n   end\n   7'h0 : begin\n     rst_4 = clk_20;\n   end\n   6'bxxx010 : begin\n     auth_2 = sig_18;\n   end\n   default : begin \n     hw_14 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_12 ) == ( fsm_20 ) |-> cfg_17 == core_4 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'b00x0x1x ) |-> rst_6 == clk_2 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'h0 ) |-> rst_4 == clk_20 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 6'bxxx010 ) |-> auth_2 == sig_18 ;endproperty \nproperty name; ( ( data_status_register_status_12 ) != fsm_20 ) || ( ( data_status_register_status_12 ) != 7'b00x0x1x ) || ( ( data_status_register_status_12 ) != 7'h0 ) || ( data_status_register_status_12 ) != 6'bxxx010 ) ) |-> hw_14 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_2 ) \n   7'b0x101xx : begin\n     cfg_7 = rst_18;\n   end\n   7'b0111xx1 : begin\n     rx_17 = core_11;\n   end\n   default : begin \n     reg_19 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( status_control_2 ) == ( 7'b0x101xx ) |-> cfg_7 == rst_18 ;endproperty \nproperty name: ( status_control_2 ) == ( 7'b0111xx1 ) |-> rx_17 == core_11 ;endproperty \nproperty name; ( ( status_control_2 ) != 7'b0x101xx ) || ( status_control_2 ) != 7'b0111xx1 ) ) |-> reg_19 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_10 ) \n   7'b0x1xxxx : begin\n     chip_16 = hw_11;\n   end\n   6'b111111 : begin\n     sig_5 = fsm_9;\n   end\n   5'b1x1xx : begin\n     cfg_17 = rst_11;\n   end\n   default : begin \n     rst_15 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_10 ) == ( 7'b0x1xxxx ) |-> chip_16 == hw_11 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 6'b111111 ) |-> sig_5 == fsm_9 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 5'b1x1xx ) |-> cfg_17 == rst_11 ;endproperty \nproperty name; ( ( control_buffer_10 ) != 7'b0x1xxxx ) || ( ( control_buffer_10 ) != 6'b111111 ) || ( control_buffer_10 ) != 5'b1x1xx ) ) |-> rst_15 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_11 ) \n   6'b1x111x : begin\n     sig_19 = tx_3;\n   end\n   default : begin \n     fsm_11 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( output_control_11 ) == ( 6'b1x111x ) |-> sig_19 == tx_3 ;endproperty \nproperty name; ( output_control_11 ) != 6'b1x111x ) ) |-> fsm_11 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   7'bx1x1x1x : begin\n     data_14 = auth_3;\n   end\n   7'bx10x1xx : begin\n     clk_19 = auth_9;\n   end\n   default : begin \n     auth_18 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_16 ) == ( 7'bx1x1x1x ) |-> data_14 == auth_3 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 7'bx10x1xx ) |-> clk_19 == auth_9 ;endproperty \nproperty name; ( ( busy_signal_16 ) != 7'bx1x1x1x ) || ( busy_signal_16 ) != 7'bx10x1xx ) ) |-> auth_18 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_16 ) \n   7'b01000xx : begin\n     sig_7 = auth_8;\n   end\n   7'h7d : begin\n     auth_20 = rx_19;\n   end\n   5'b011x1 : begin\n     data_6 = auth_5;\n   end\n   data_1 : begin\n     sig_1 = data_9;\n   end\n   default : begin \n     chip_15 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_16 ) == ( 7'b01000xx ) |-> sig_7 == auth_8 ;endproperty \nproperty name: ( status_buffer_16 ) == ( 7'h7d ) |-> auth_20 == rx_19 ;endproperty \nproperty name: ( status_buffer_16 ) == ( 5'b011x1 ) |-> data_6 == auth_5 ;endproperty \nproperty name: ( status_buffer_16 ) == ( data_1 ) |-> sig_1 == data_9 ;endproperty \nproperty name; ( ( status_buffer_16 ) != 7'b01000xx ) || ( ( status_buffer_16 ) != 7'h7d ) || ( ( status_buffer_16 ) != 5'b011x1 ) || ( status_buffer_16 ) != data_1 ) ) |-> chip_15 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_9 ) \n   5'h10 : begin\n     cfg_2 = rst_1;\n   end\n   7'bx1111xx : begin\n     rx_15 = core_11;\n   end\n   default : begin \n     core_20 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_9 ) == ( 5'h10 ) |-> cfg_2 == rst_1 ;endproperty \nproperty name: ( error_flag_9 ) == ( 7'bx1111xx ) |-> rx_15 == core_11 ;endproperty \nproperty name; ( ( error_flag_9 ) != 5'h10 ) || ( error_flag_9 ) != 7'bx1111xx ) ) |-> core_20 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   7'b11x1x0x : begin\n     chip_12 = rst_1;\n   end\n   6'b1x1111 : begin\n     fsm_14 = chip_12;\n   end\n   default : begin \n     chip_5 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_17 ) == ( 7'b11x1x0x ) |-> chip_12 == rst_1 ;endproperty \nproperty name: ( data_buffer_17 ) == ( 6'b1x1111 ) |-> fsm_14 == chip_12 ;endproperty \nproperty name; ( ( data_buffer_17 ) != 7'b11x1x0x ) || ( data_buffer_17 ) != 6'b1x1111 ) ) |-> chip_5 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_9 ) \n   core_16 : begin\n     fsm_18 = data_15;\n   end\n   5'b0x110 : begin\n     fsm_20 = sig_14;\n   end\n   default : begin \n     reg_9 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( start_address_9 ) == ( core_16 ) |-> fsm_18 == data_15 ;endproperty \nproperty name: ( start_address_9 ) == ( 5'b0x110 ) |-> fsm_20 == sig_14 ;endproperty \nproperty name; ( ( start_address_9 ) != core_16 ) || ( start_address_9 ) != 5'b0x110 ) ) |-> reg_9 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_14 ) \n   5'h19 : begin\n     data_18 = data_17;\n   end\n   4'b00xx : begin\n     sig_11 = hw_20;\n   end\n   7'b11x100x : begin\n     hw_16 = data_14;\n   end\n   fsm_15 : begin\n     rx_4 = fsm_9;\n   end\n   default : begin \n     err_9 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_14 ) == ( 5'h19 ) |-> data_18 == data_17 ;endproperty \nproperty name: ( flag_status_14 ) == ( 4'b00xx ) |-> sig_11 == hw_20 ;endproperty \nproperty name: ( flag_status_14 ) == ( 7'b11x100x ) |-> hw_16 == data_14 ;endproperty \nproperty name: ( flag_status_14 ) == ( fsm_15 ) |-> rx_4 == fsm_9 ;endproperty \nproperty name; ( ( flag_status_14 ) != 5'h19 ) || ( ( flag_status_14 ) != 4'b00xx ) || ( ( flag_status_14 ) != 7'b11x100x ) || ( flag_status_14 ) != fsm_15 ) ) |-> err_9 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_9 ) \n   7'b11xx001 : begin\n     reg_14 = err_14;\n   end\n   4'bx101 : begin\n     core_4 = data_4;\n   end\n   7'b00xx0x0 : begin\n     hw_6 = tx_7;\n   end\n   7'h55 : begin\n     rst_14 = chip_1;\n   end\n   6'b00100x : begin\n     auth_10 = rx_19;\n   end\n   default : begin \n     rx_20 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_9 ) == ( 7'b11xx001 ) |-> reg_14 == err_14 ;endproperty \nproperty name: ( start_signal_9 ) == ( 4'bx101 ) |-> core_4 == data_4 ;endproperty \nproperty name: ( start_signal_9 ) == ( 7'b00xx0x0 ) |-> hw_6 == tx_7 ;endproperty \nproperty name: ( start_signal_9 ) == ( 7'h55 ) |-> rst_14 == chip_1 ;endproperty \nproperty name: ( start_signal_9 ) == ( 6'b00100x ) |-> auth_10 == rx_19 ;endproperty \nproperty name; ( ( start_signal_9 ) != 7'b11xx001 ) || ( ( start_signal_9 ) != 4'bx101 ) || ( ( start_signal_9 ) != 7'b00xx0x0 ) || ( ( start_signal_9 ) != 7'h55 ) || ( start_signal_9 ) != 6'b00100x ) ) |-> rx_20 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_6 ) \n   5'b0000x : begin\n     reg_14 = clk_5;\n   end\n   default : begin \n     fsm_7 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_word_6 ) == ( 5'b0000x ) |-> reg_14 == clk_5 ;endproperty \nproperty name; ( control_word_6 ) != 5'b0000x ) ) |-> fsm_7 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_1 ) \n   7'h7f : begin\n     tx_7 = sig_3;\n   end\n   rx_18 : begin\n     err_10 = sig_4;\n   end\n   6'b01000x : begin\n     sig_3 = rst_3;\n   end\n   tx_2 : begin\n     data_7 = rx_9;\n   end\n   default : begin \n     core_17 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( error_status_1 ) == ( 7'h7f ) |-> tx_7 == sig_3 ;endproperty \nproperty name: ( error_status_1 ) == ( rx_18 ) |-> err_10 == sig_4 ;endproperty \nproperty name: ( error_status_1 ) == ( 6'b01000x ) |-> sig_3 == rst_3 ;endproperty \nproperty name: ( error_status_1 ) == ( tx_2 ) |-> data_7 == rx_9 ;endproperty \nproperty name; ( ( error_status_1 ) != 7'h7f ) || ( ( error_status_1 ) != rx_18 ) || ( ( error_status_1 ) != 6'b01000x ) || ( error_status_1 ) != tx_2 ) ) |-> core_17 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   6'b010000 : begin\n     clk_4 = core_1;\n   end\n   7'b000100x : begin\n     err_12 = chip_9;\n   end\n   7'bx0x1xxx : begin\n     fsm_16 = chip_15;\n   end\n   7'h62 : begin\n     err_13 = hw_20;\n   end\n   6'bx010x1 : begin\n     rx_8 = sig_4;\n   end\n   default : begin \n     err_8 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_1 ) == ( 6'b010000 ) |-> clk_4 == core_1 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'b000100x ) |-> err_12 == chip_9 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'bx0x1xxx ) |-> fsm_16 == chip_15 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'h62 ) |-> err_13 == hw_20 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 6'bx010x1 ) |-> rx_8 == sig_4 ;endproperty \nproperty name; ( ( status_register_status_1 ) != 6'b010000 ) || ( ( status_register_status_1 ) != 7'b000100x ) || ( ( status_register_status_1 ) != 7'bx0x1xxx ) || ( ( status_register_status_1 ) != 7'h62 ) || ( status_register_status_1 ) != 6'bx010x1 ) ) |-> err_8 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_8 ) \n   7'b110x0x0 : begin\n     data_10 = err_3;\n   end\n   7'b010x1x1 : begin\n     rst_6 = auth_7;\n   end\n   7'b0110100 : begin\n     sig_10 = err_20;\n   end\n   default : begin \n     reg_12 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_8 ) == ( 7'b110x0x0 ) |-> data_10 == err_3 ;endproperty \nproperty name: ( control_signal_8 ) == ( 7'b010x1x1 ) |-> rst_6 == auth_7 ;endproperty \nproperty name: ( control_signal_8 ) == ( 7'b0110100 ) |-> sig_10 == err_20 ;endproperty \nproperty name; ( ( control_signal_8 ) != 7'b110x0x0 ) || ( ( control_signal_8 ) != 7'b010x1x1 ) || ( control_signal_8 ) != 7'b0110100 ) ) |-> reg_12 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_20 ) \n   5'bx110x : begin\n     data_11 = clk_16;\n   end\n   6'bxx1x01 : begin\n     rst_10 = rx_8;\n   end\n   6'bx00010 : begin\n     reg_18 = cfg_17;\n   end\n   6'b111x01 : begin\n     sig_15 = chip_19;\n   end\n   7'b0100101 : begin\n     data_1 = fsm_5;\n   end\n   default : begin \n     cfg_12 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_20 ) == ( 5'bx110x ) |-> data_11 == clk_16 ;endproperty \nproperty name: ( output_buffer_status_20 ) == ( 6'bxx1x01 ) |-> rst_10 == rx_8 ;endproperty \nproperty name: ( output_buffer_status_20 ) == ( 6'bx00010 ) |-> reg_18 == cfg_17 ;endproperty \nproperty name: ( output_buffer_status_20 ) == ( 6'b111x01 ) |-> sig_15 == chip_19 ;endproperty \nproperty name: ( output_buffer_status_20 ) == ( 7'b0100101 ) |-> data_1 == fsm_5 ;endproperty \nproperty name; ( ( output_buffer_status_20 ) != 5'bx110x ) || ( ( output_buffer_status_20 ) != 6'bxx1x01 ) || ( ( output_buffer_status_20 ) != 6'bx00010 ) || ( ( output_buffer_status_20 ) != 6'b111x01 ) || ( output_buffer_status_20 ) != 7'b0100101 ) ) |-> cfg_12 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_12 ) \n   3'b011 : begin\n     rst_9 = fsm_2;\n   end\n   7'b0011101 : begin\n     tx_14 = reg_18;\n   end\n   7'b1x01000 : begin\n     sig_4 = hw_16;\n   end\n   6'b1111xx : begin\n     data_2 = data_1;\n   end\n   7'h47 : begin\n     auth_6 = hw_7;\n   end\n   default : begin \n     sig_20 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( command_register_12 ) == ( 3'b011 ) |-> rst_9 == fsm_2 ;endproperty \nproperty name: ( command_register_12 ) == ( 7'b0011101 ) |-> tx_14 == reg_18 ;endproperty \nproperty name: ( command_register_12 ) == ( 7'b1x01000 ) |-> sig_4 == hw_16 ;endproperty \nproperty name: ( command_register_12 ) == ( 6'b1111xx ) |-> data_2 == data_1 ;endproperty \nproperty name: ( command_register_12 ) == ( 7'h47 ) |-> auth_6 == hw_7 ;endproperty \nproperty name; ( ( command_register_12 ) != 3'b011 ) || ( ( command_register_12 ) != 7'b0011101 ) || ( ( command_register_12 ) != 7'b1x01000 ) || ( ( command_register_12 ) != 6'b1111xx ) || ( command_register_12 ) != 7'h47 ) ) |-> sig_20 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_13 ) \n   6'h2 : begin\n     rx_5 = cfg_10;\n   end\n   data_6 : begin\n     tx_4 = fsm_18;\n   end\n   default : begin \n     hw_2 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_13 ) == ( 6'h2 ) |-> rx_5 == cfg_10 ;endproperty \nproperty name: ( instruction_buffer_13 ) == ( data_6 ) |-> tx_4 == fsm_18 ;endproperty \nproperty name; ( ( instruction_buffer_13 ) != 6'h2 ) || ( instruction_buffer_13 ) != data_6 ) ) |-> hw_2 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_16 ) \n   6'bxx0001 : begin\n     data_3 = data_16;\n   end\n   6'bx0x010 : begin\n     reg_13 = fsm_3;\n   end\n   7'b111000x : begin\n     rx_12 = clk_18;\n   end\n   7'b0x0xx0x : begin\n     err_4 = rst_17;\n   end\n   5'b00110 : begin\n     rx_7 = auth_20;\n   end\n   default : begin \n     auth_6 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( input_register_16 ) == ( 6'bxx0001 ) |-> data_3 == data_16 ;endproperty \nproperty name: ( input_register_16 ) == ( 6'bx0x010 ) |-> reg_13 == fsm_3 ;endproperty \nproperty name: ( input_register_16 ) == ( 7'b111000x ) |-> rx_12 == clk_18 ;endproperty \nproperty name: ( input_register_16 ) == ( 7'b0x0xx0x ) |-> err_4 == rst_17 ;endproperty \nproperty name: ( input_register_16 ) == ( 5'b00110 ) |-> rx_7 == auth_20 ;endproperty \nproperty name; ( ( input_register_16 ) != 6'bxx0001 ) || ( ( input_register_16 ) != 6'bx0x010 ) || ( ( input_register_16 ) != 7'b111000x ) || ( ( input_register_16 ) != 7'b0x0xx0x ) || ( input_register_16 ) != 5'b00110 ) ) |-> auth_6 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   7'h43 : begin\n     core_2 = cfg_14;\n   end\n   7'bx1111xx : begin\n     data_20 = chip_11;\n   end\n   default : begin \n     rx_3 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_4 ) == ( 7'h43 ) |-> core_2 == cfg_14 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'bx1111xx ) |-> data_20 == chip_11 ;endproperty \nproperty name; ( ( data_status_register_4 ) != 7'h43 ) || ( data_status_register_4 ) != 7'bx1111xx ) ) |-> rx_3 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_4 ) \n   5'b1x0xx : begin\n     rx_7 = err_16;\n   end\n   2'h0 : begin\n     cfg_11 = rx_14;\n   end\n   7'bxxx0x00 : begin\n     chip_1 = sig_5;\n   end\n   default : begin \n     clk_8 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_4 ) == ( 5'b1x0xx ) |-> rx_7 == err_16 ;endproperty \nproperty name: ( control_data_4 ) == ( 2'h0 ) |-> cfg_11 == rx_14 ;endproperty \nproperty name: ( control_data_4 ) == ( 7'bxxx0x00 ) |-> chip_1 == sig_5 ;endproperty \nproperty name; ( ( control_data_4 ) != 5'b1x0xx ) || ( ( control_data_4 ) != 2'h0 ) || ( control_data_4 ) != 7'bxxx0x00 ) ) |-> clk_8 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_19 ) \n   7'b11x01x0 : begin\n     core_4 = auth_17;\n   end\n   7'b11101x1 : begin\n     rst_8 = reg_15;\n   end\n   7'h7b : begin\n     fsm_9 = cfg_16;\n   end\n   5'h14 : begin\n     rx_3 = rst_20;\n   end\n   default : begin \n     rx_11 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_19 ) == ( 7'b11x01x0 ) |-> core_4 == auth_17 ;endproperty \nproperty name: ( control_valid_19 ) == ( 7'b11101x1 ) |-> rst_8 == reg_15 ;endproperty \nproperty name: ( control_valid_19 ) == ( 7'h7b ) |-> fsm_9 == cfg_16 ;endproperty \nproperty name: ( control_valid_19 ) == ( 5'h14 ) |-> rx_3 == rst_20 ;endproperty \nproperty name; ( ( control_valid_19 ) != 7'b11x01x0 ) || ( ( control_valid_19 ) != 7'b11101x1 ) || ( ( control_valid_19 ) != 7'h7b ) || ( control_valid_19 ) != 5'h14 ) ) |-> rx_11 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_7 ) \n   7'bx1x010x : begin\n     reg_12 = fsm_7;\n   end\n   7'h52 : begin\n     err_4 = auth_19;\n   end\n   default : begin \n     auth_4 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_7 ) == ( 7'bx1x010x ) |-> reg_12 == fsm_7 ;endproperty \nproperty name: ( input_status_register_7 ) == ( 7'h52 ) |-> err_4 == auth_19 ;endproperty \nproperty name; ( ( input_status_register_7 ) != 7'bx1x010x ) || ( input_status_register_7 ) != 7'h52 ) ) |-> auth_4 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_7 ) \n   7'h2d : begin\n     rx_3 = rx_8;\n   end\n   7'b0011xxx : begin\n     sig_20 = tx_4;\n   end\n   default : begin \n     cfg_13 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_7 ) == ( 7'h2d ) |-> rx_3 == rx_8 ;endproperty \nproperty name: ( output_buffer_7 ) == ( 7'b0011xxx ) |-> sig_20 == tx_4 ;endproperty \nproperty name; ( ( output_buffer_7 ) != 7'h2d ) || ( output_buffer_7 ) != 7'b0011xxx ) ) |-> cfg_13 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_16 ) \n   6'h7 : begin\n     chip_9 = data_11;\n   end\n   default : begin \n     rst_19 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_16 ) == ( 6'h7 ) |-> chip_9 == data_11 ;endproperty \nproperty name; ( operation_code_16 ) != 6'h7 ) ) |-> rst_19 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_18 ) \n   7'b1x11001 : begin\n     hw_15 = tx_12;\n   end\n   4'bx0xx : begin\n     fsm_1 = hw_13;\n   end\n   5'b10xx1 : begin\n     cfg_10 = hw_9;\n   end\n   3'b011 : begin\n     tx_12 = sig_18;\n   end\n   default : begin \n     core_18 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( data_out_18 ) == ( 7'b1x11001 ) |-> hw_15 == tx_12 ;endproperty \nproperty name: ( data_out_18 ) == ( 4'bx0xx ) |-> fsm_1 == hw_13 ;endproperty \nproperty name: ( data_out_18 ) == ( 5'b10xx1 ) |-> cfg_10 == hw_9 ;endproperty \nproperty name: ( data_out_18 ) == ( 3'b011 ) |-> tx_12 == sig_18 ;endproperty \nproperty name; ( ( data_out_18 ) != 7'b1x11001 ) || ( ( data_out_18 ) != 4'bx0xx ) || ( ( data_out_18 ) != 5'b10xx1 ) || ( data_out_18 ) != 3'b011 ) ) |-> core_18 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   7'b1xxx10x : begin\n     chip_10 = err_3;\n   end\n   default : begin \n     chip_15 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_17 ) == ( 7'b1xxx10x ) |-> chip_10 == err_3 ;endproperty \nproperty name; ( output_status_register_17 ) != 7'b1xxx10x ) ) |-> chip_15 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_19 ) \n   7'bx1xxx1x : begin\n     clk_4 = hw_1;\n   end\n   6'bx1111x : begin\n     reg_6 = hw_3;\n   end\n   3'bx00 : begin\n     core_5 = tx_1;\n   end\n   4'bxxxx : begin\n     fsm_2 = rst_11;\n   end\n   default : begin \n     core_11 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( output_control_19 ) == ( 7'bx1xxx1x ) |-> clk_4 == hw_1 ;endproperty \nproperty name: ( output_control_19 ) == ( 6'bx1111x ) |-> reg_6 == hw_3 ;endproperty \nproperty name: ( output_control_19 ) == ( 3'bx00 ) |-> core_5 == tx_1 ;endproperty \nproperty name: ( output_control_19 ) == ( 4'bxxxx ) |-> fsm_2 == rst_11 ;endproperty \nproperty name; ( ( output_control_19 ) != 7'bx1xxx1x ) || ( ( output_control_19 ) != 6'bx1111x ) || ( ( output_control_19 ) != 3'bx00 ) || ( output_control_19 ) != 4'bxxxx ) ) |-> core_11 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_5 ) \n   reg_9 : begin\n     rx_16 = tx_18;\n   end\n   default : begin \n     rst_19 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_5 ) == ( reg_9 ) |-> rx_16 == tx_18 ;endproperty \nproperty name; ( data_status_register_5 ) != reg_9 ) ) |-> rst_19 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_5 ) \n   6'b111110 : begin\n     tx_7 = rst_1;\n   end\n   7'b0xxx00x : begin\n     hw_4 = clk_16;\n   end\n   6'b0000x1 : begin\n     sig_13 = fsm_12;\n   end\n   default : begin \n     data_7 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( data_out_5 ) == ( 6'b111110 ) |-> tx_7 == rst_1 ;endproperty \nproperty name: ( data_out_5 ) == ( 7'b0xxx00x ) |-> hw_4 == clk_16 ;endproperty \nproperty name: ( data_out_5 ) == ( 6'b0000x1 ) |-> sig_13 == fsm_12 ;endproperty \nproperty name; ( ( data_out_5 ) != 6'b111110 ) || ( ( data_out_5 ) != 7'b0xxx00x ) || ( data_out_5 ) != 6'b0000x1 ) ) |-> data_7 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_18 ) \n   data_6 : begin\n     rst_7 = chip_13;\n   end\n   default : begin \n     core_9 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( data_in_18 ) == ( data_6 ) |-> rst_7 == chip_13 ;endproperty \nproperty name; ( data_in_18 ) != data_6 ) ) |-> core_9 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_15 ) \n   6'b01xx10 : begin\n     rst_19 = cfg_19;\n   end\n   5'b00111 : begin\n     auth_14 = rst_3;\n   end\n   default : begin \n     hw_10 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_15 ) == ( 6'b01xx10 ) |-> rst_19 == cfg_19 ;endproperty \nproperty name: ( control_flag_15 ) == ( 5'b00111 ) |-> auth_14 == rst_3 ;endproperty \nproperty name; ( ( control_flag_15 ) != 6'b01xx10 ) || ( control_flag_15 ) != 5'b00111 ) ) |-> hw_10 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_17 ) \n   7'b111000x : begin\n     data_19 = rx_11;\n   end\n   7'bxxxx001 : begin\n     tx_19 = fsm_8;\n   end\n   default : begin \n     rst_13 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( command_status_17 ) == ( 7'b111000x ) |-> data_19 == rx_11 ;endproperty \nproperty name: ( command_status_17 ) == ( 7'bxxxx001 ) |-> tx_19 == fsm_8 ;endproperty \nproperty name; ( ( command_status_17 ) != 7'b111000x ) || ( command_status_17 ) != 7'bxxxx001 ) ) |-> rst_13 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_4 ) \n   6'bx110x0 : begin\n     chip_8 = rx_3;\n   end\n   6'bx1x10x : begin\n     reg_6 = chip_12;\n   end\n   default : begin \n     tx_16 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_4 ) == ( 6'bx110x0 ) |-> chip_8 == rx_3 ;endproperty \nproperty name: ( data_register_status_4 ) == ( 6'bx1x10x ) |-> reg_6 == chip_12 ;endproperty \nproperty name; ( ( data_register_status_4 ) != 6'bx110x0 ) || ( data_register_status_4 ) != 6'bx1x10x ) ) |-> tx_16 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_11 ) \n   7'bx1xxx0x : begin\n     tx_8 = err_2;\n   end\n   7'bx00x000 : begin\n     auth_17 = err_12;\n   end\n   7'b0111x0x : begin\n     fsm_12 = tx_14;\n   end\n   6'bxxxx1x : begin\n     hw_18 = clk_8;\n   end\n   default : begin \n     tx_7 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_11 ) == ( 7'bx1xxx0x ) |-> tx_8 == err_2 ;endproperty \nproperty name: ( operation_code_11 ) == ( 7'bx00x000 ) |-> auth_17 == err_12 ;endproperty \nproperty name: ( operation_code_11 ) == ( 7'b0111x0x ) |-> fsm_12 == tx_14 ;endproperty \nproperty name: ( operation_code_11 ) == ( 6'bxxxx1x ) |-> hw_18 == clk_8 ;endproperty \nproperty name; ( ( operation_code_11 ) != 7'bx1xxx0x ) || ( ( operation_code_11 ) != 7'bx00x000 ) || ( ( operation_code_11 ) != 7'b0111x0x ) || ( operation_code_11 ) != 6'bxxxx1x ) ) |-> tx_7 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_17 ) \n   6'b1xxx0x : begin\n     rst_15 = sig_7;\n   end\n   4'bx000 : begin\n     hw_6 = chip_3;\n   end\n   7'bx0011xx : begin\n     hw_13 = auth_2;\n   end\n   6'bxx0101 : begin\n     auth_15 = reg_16;\n   end\n   6'b1x1001 : begin\n     rst_14 = sig_4;\n   end\n   default : begin \n     err_3 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( control_data_17 ) == ( 6'b1xxx0x ) |-> rst_15 == sig_7 ;endproperty \nproperty name: ( control_data_17 ) == ( 4'bx000 ) |-> hw_6 == chip_3 ;endproperty \nproperty name: ( control_data_17 ) == ( 7'bx0011xx ) |-> hw_13 == auth_2 ;endproperty \nproperty name: ( control_data_17 ) == ( 6'bxx0101 ) |-> auth_15 == reg_16 ;endproperty \nproperty name: ( control_data_17 ) == ( 6'b1x1001 ) |-> rst_14 == sig_4 ;endproperty \nproperty name; ( ( control_data_17 ) != 6'b1xxx0x ) || ( ( control_data_17 ) != 4'bx000 ) || ( ( control_data_17 ) != 7'bx0011xx ) || ( ( control_data_17 ) != 6'bxx0101 ) || ( control_data_17 ) != 6'b1x1001 ) ) |-> err_3 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_17 ) \n   7'b11xx0x1 : begin\n     core_10 = tx_2;\n   end\n   7'b1x000xx : begin\n     hw_14 = clk_17;\n   end\n   7'hd : begin\n     fsm_14 = cfg_11;\n   end\n   err_8 : begin\n     clk_12 = chip_18;\n   end\n   7'b01x0010 : begin\n     clk_2 = fsm_20;\n   end\n   default : begin \n     fsm_16 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_17 ) == ( 7'b11xx0x1 ) |-> core_10 == tx_2 ;endproperty \nproperty name: ( mode_register_17 ) == ( 7'b1x000xx ) |-> hw_14 == clk_17 ;endproperty \nproperty name: ( mode_register_17 ) == ( 7'hd ) |-> fsm_14 == cfg_11 ;endproperty \nproperty name: ( mode_register_17 ) == ( err_8 ) |-> clk_12 == chip_18 ;endproperty \nproperty name: ( mode_register_17 ) == ( 7'b01x0010 ) |-> clk_2 == fsm_20 ;endproperty \nproperty name; ( ( mode_register_17 ) != 7'b11xx0x1 ) || ( ( mode_register_17 ) != 7'b1x000xx ) || ( ( mode_register_17 ) != 7'hd ) || ( ( mode_register_17 ) != err_8 ) || ( mode_register_17 ) != 7'b01x0010 ) ) |-> fsm_16 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_6 ) \n   6'b1x1000 : begin\n     fsm_18 = hw_18;\n   end\n   7'h7x : begin\n     tx_17 = data_5;\n   end\n   default : begin \n     auth_3 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( command_status_6 ) == ( 6'b1x1000 ) |-> fsm_18 == hw_18 ;endproperty \nproperty name: ( command_status_6 ) == ( 7'h7x ) |-> tx_17 == data_5 ;endproperty \nproperty name; ( ( command_status_6 ) != 6'b1x1000 ) || ( command_status_6 ) != 7'h7x ) ) |-> auth_3 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_12 ) \n   7'b010110x : begin\n     rst_18 = rx_10;\n   end\n   7'h1b : begin\n     sig_5 = auth_10;\n   end\n   6'b100110 : begin\n     core_4 = fsm_7;\n   end\n   default : begin \n     sig_18 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_12 ) == ( 7'b010110x ) |-> rst_18 == rx_10 ;endproperty \nproperty name: ( data_status_12 ) == ( 7'h1b ) |-> sig_5 == auth_10 ;endproperty \nproperty name: ( data_status_12 ) == ( 6'b100110 ) |-> core_4 == fsm_7 ;endproperty \nproperty name; ( ( data_status_12 ) != 7'b010110x ) || ( ( data_status_12 ) != 7'h1b ) || ( data_status_12 ) != 6'b100110 ) ) |-> sig_18 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_13 ) \n   7'b01x0x0x : begin\n     auth_9 = rx_18;\n   end\n   6'b1111xx : begin\n     hw_1 = tx_16;\n   end\n   7'bx101x00 : begin\n     cfg_19 = sig_8;\n   end\n   7'bxx1101x : begin\n     rx_17 = data_20;\n   end\n   7'b110xxx0 : begin\n     auth_13 = fsm_7;\n   end\n   default : begin \n     rx_14 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( control_word_13 ) == ( 7'b01x0x0x ) |-> auth_9 == rx_18 ;endproperty \nproperty name: ( control_word_13 ) == ( 6'b1111xx ) |-> hw_1 == tx_16 ;endproperty \nproperty name: ( control_word_13 ) == ( 7'bx101x00 ) |-> cfg_19 == sig_8 ;endproperty \nproperty name: ( control_word_13 ) == ( 7'bxx1101x ) |-> rx_17 == data_20 ;endproperty \nproperty name: ( control_word_13 ) == ( 7'b110xxx0 ) |-> auth_13 == fsm_7 ;endproperty \nproperty name; ( ( control_word_13 ) != 7'b01x0x0x ) || ( ( control_word_13 ) != 6'b1111xx ) || ( ( control_word_13 ) != 7'bx101x00 ) || ( ( control_word_13 ) != 7'bxx1101x ) || ( control_word_13 ) != 7'b110xxx0 ) ) |-> rx_14 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_18 ) \n   5'bx0x00 : begin\n     data_12 = sig_13;\n   end\n   7'b101xx00 : begin\n     rx_6 = data_1;\n   end\n   5'h18 : begin\n     auth_20 = rx_20;\n   end\n   7'h78 : begin\n     fsm_17 = chip_7;\n   end\n   6'b011x0x : begin\n     core_17 = data_11;\n   end\n   default : begin \n     tx_3 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_18 ) == ( 5'bx0x00 ) |-> data_12 == sig_13 ;endproperty \nproperty name: ( ready_register_18 ) == ( 7'b101xx00 ) |-> rx_6 == data_1 ;endproperty \nproperty name: ( ready_register_18 ) == ( 5'h18 ) |-> auth_20 == rx_20 ;endproperty \nproperty name: ( ready_register_18 ) == ( 7'h78 ) |-> fsm_17 == chip_7 ;endproperty \nproperty name: ( ready_register_18 ) == ( 6'b011x0x ) |-> core_17 == data_11 ;endproperty \nproperty name; ( ( ready_register_18 ) != 5'bx0x00 ) || ( ( ready_register_18 ) != 7'b101xx00 ) || ( ( ready_register_18 ) != 5'h18 ) || ( ( ready_register_18 ) != 7'h78 ) || ( ready_register_18 ) != 6'b011x0x ) ) |-> tx_3 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_13 ) \n   5'b01011 : begin\n     rst_4 = err_3;\n   end\n   7'b0xxxx11 : begin\n     fsm_10 = rx_16;\n   end\n   5'h16 : begin\n     data_15 = core_2;\n   end\n   3'bx1x : begin\n     reg_5 = chip_16;\n   end\n   7'b11xx001 : begin\n     clk_5 = rst_16;\n   end\n   default : begin \n     auth_12 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_13 ) == ( 5'b01011 ) |-> rst_4 == err_3 ;endproperty \nproperty name: ( start_bit_13 ) == ( 7'b0xxxx11 ) |-> fsm_10 == rx_16 ;endproperty \nproperty name: ( start_bit_13 ) == ( 5'h16 ) |-> data_15 == core_2 ;endproperty \nproperty name: ( start_bit_13 ) == ( 3'bx1x ) |-> reg_5 == chip_16 ;endproperty \nproperty name: ( start_bit_13 ) == ( 7'b11xx001 ) |-> clk_5 == rst_16 ;endproperty \nproperty name; ( ( start_bit_13 ) != 5'b01011 ) || ( ( start_bit_13 ) != 7'b0xxxx11 ) || ( ( start_bit_13 ) != 5'h16 ) || ( ( start_bit_13 ) != 3'bx1x ) || ( start_bit_13 ) != 7'b11xx001 ) ) |-> auth_12 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_18 ) \n   7'bx001xx0 : begin\n     chip_12 = rx_17;\n   end\n   7'b111011x : begin\n     core_20 = tx_12;\n   end\n   7'b11xx010 : begin\n     tx_2 = rst_6;\n   end\n   5'bxxx10 : begin\n     rx_6 = reg_19;\n   end\n   default : begin \n     rx_19 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( output_control_18 ) == ( 7'bx001xx0 ) |-> chip_12 == rx_17 ;endproperty \nproperty name: ( output_control_18 ) == ( 7'b111011x ) |-> core_20 == tx_12 ;endproperty \nproperty name: ( output_control_18 ) == ( 7'b11xx010 ) |-> tx_2 == rst_6 ;endproperty \nproperty name: ( output_control_18 ) == ( 5'bxxx10 ) |-> rx_6 == reg_19 ;endproperty \nproperty name; ( ( output_control_18 ) != 7'bx001xx0 ) || ( ( output_control_18 ) != 7'b111011x ) || ( ( output_control_18 ) != 7'b11xx010 ) || ( output_control_18 ) != 5'bxxx10 ) ) |-> rx_19 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_17 ) \n   7'h6b : begin\n     reg_3 = clk_2;\n   end\n   default : begin \n     core_10 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_17 ) == ( 7'h6b ) |-> reg_3 == clk_2 ;endproperty \nproperty name; ( acknowledge_signal_17 ) != 7'h6b ) ) |-> core_10 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_18 ) \n   6'h11 : begin\n     chip_2 = rst_14;\n   end\n   3'b110 : begin\n     cfg_1 = cfg_20;\n   end\n   7'h49 : begin\n     core_1 = data_6;\n   end\n   5'b100xx : begin\n     reg_13 = cfg_16;\n   end\n   7'bx11x01x : begin\n     chip_11 = rst_16;\n   end\n   default : begin \n     rst_6 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_18 ) == ( 6'h11 ) |-> chip_2 == rst_14 ;endproperty \nproperty name: ( valid_input_18 ) == ( 3'b110 ) |-> cfg_1 == cfg_20 ;endproperty \nproperty name: ( valid_input_18 ) == ( 7'h49 ) |-> core_1 == data_6 ;endproperty \nproperty name: ( valid_input_18 ) == ( 5'b100xx ) |-> reg_13 == cfg_16 ;endproperty \nproperty name: ( valid_input_18 ) == ( 7'bx11x01x ) |-> chip_11 == rst_16 ;endproperty \nproperty name; ( ( valid_input_18 ) != 6'h11 ) || ( ( valid_input_18 ) != 3'b110 ) || ( ( valid_input_18 ) != 7'h49 ) || ( ( valid_input_18 ) != 5'b100xx ) || ( valid_input_18 ) != 7'bx11x01x ) ) |-> rst_6 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_13 ) \n   7'b0xx101x : begin\n     err_14 = chip_15;\n   end\n   5'bx01x0 : begin\n     rst_18 = rx_3;\n   end\n   6'h23 : begin\n     hw_13 = tx_3;\n   end\n   6'b0x010x : begin\n     sig_14 = clk_6;\n   end\n   default : begin \n     data_3 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_13 ) == ( 7'b0xx101x ) |-> err_14 == chip_15 ;endproperty \nproperty name: ( write_complete_13 ) == ( 5'bx01x0 ) |-> rst_18 == rx_3 ;endproperty \nproperty name: ( write_complete_13 ) == ( 6'h23 ) |-> hw_13 == tx_3 ;endproperty \nproperty name: ( write_complete_13 ) == ( 6'b0x010x ) |-> sig_14 == clk_6 ;endproperty \nproperty name; ( ( write_complete_13 ) != 7'b0xx101x ) || ( ( write_complete_13 ) != 5'bx01x0 ) || ( ( write_complete_13 ) != 6'h23 ) || ( write_complete_13 ) != 6'b0x010x ) ) |-> data_3 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_16 ) \n   6'h1f : begin\n     rx_11 = sig_8;\n   end\n   7'b0101110 : begin\n     tx_15 = err_8;\n   end\n   default : begin \n     auth_11 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( data_in_16 ) == ( 6'h1f ) |-> rx_11 == sig_8 ;endproperty \nproperty name: ( data_in_16 ) == ( 7'b0101110 ) |-> tx_15 == err_8 ;endproperty \nproperty name; ( ( data_in_16 ) != 6'h1f ) || ( data_in_16 ) != 7'b0101110 ) ) |-> auth_11 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_18 ) \n   6'bxxxxx1 : begin\n     sig_10 = rst_14;\n   end\n   7'b111x11x : begin\n     cfg_10 = rst_18;\n   end\n   5'h3 : begin\n     chip_5 = core_10;\n   end\n   7'bx1xxx1x : begin\n     clk_4 = clk_15;\n   end\n   7'b0x1111x : begin\n     chip_2 = fsm_13;\n   end\n   default : begin \n     core_16 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( data_control_18 ) == ( 6'bxxxxx1 ) |-> sig_10 == rst_14 ;endproperty \nproperty name: ( data_control_18 ) == ( 7'b111x11x ) |-> cfg_10 == rst_18 ;endproperty \nproperty name: ( data_control_18 ) == ( 5'h3 ) |-> chip_5 == core_10 ;endproperty \nproperty name: ( data_control_18 ) == ( 7'bx1xxx1x ) |-> clk_4 == clk_15 ;endproperty \nproperty name: ( data_control_18 ) == ( 7'b0x1111x ) |-> chip_2 == fsm_13 ;endproperty \nproperty name; ( ( data_control_18 ) != 6'bxxxxx1 ) || ( ( data_control_18 ) != 7'b111x11x ) || ( ( data_control_18 ) != 5'h3 ) || ( ( data_control_18 ) != 7'bx1xxx1x ) || ( data_control_18 ) != 7'b0x1111x ) ) |-> core_16 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_2 ) \n   6'b101x1x : begin\n     rx_9 = clk_9;\n   end\n   7'b01101x0 : begin\n     hw_14 = sig_4;\n   end\n   7'b1101xxx : begin\n     err_10 = reg_13;\n   end\n   default : begin \n     fsm_14 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( data_register_2 ) == ( 6'b101x1x ) |-> rx_9 == clk_9 ;endproperty \nproperty name: ( data_register_2 ) == ( 7'b01101x0 ) |-> hw_14 == sig_4 ;endproperty \nproperty name: ( data_register_2 ) == ( 7'b1101xxx ) |-> err_10 == reg_13 ;endproperty \nproperty name; ( ( data_register_2 ) != 6'b101x1x ) || ( ( data_register_2 ) != 7'b01101x0 ) || ( data_register_2 ) != 7'b1101xxx ) ) |-> fsm_14 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   7'b1001000 : begin\n     sig_11 = sig_8;\n   end\n   7'bxxxx010 : begin\n     fsm_6 = clk_7;\n   end\n   7'h1c : begin\n     chip_14 = core_19;\n   end\n   default : begin \n     cfg_19 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_18 ) == ( 7'b1001000 ) |-> sig_11 == sig_8 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 7'bxxxx010 ) |-> fsm_6 == clk_7 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 7'h1c ) |-> chip_14 == core_19 ;endproperty \nproperty name; ( ( data_status_register_status_18 ) != 7'b1001000 ) || ( ( data_status_register_status_18 ) != 7'bxxxx010 ) || ( data_status_register_status_18 ) != 7'h1c ) ) |-> cfg_19 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_12 ) \n   7'b1x11x00 : begin\n     sig_6 = cfg_18;\n   end\n   5'h7 : begin\n     hw_16 = tx_19;\n   end\n   7'bx100011 : begin\n     fsm_6 = clk_12;\n   end\n   7'b10xx0x1 : begin\n     data_8 = reg_1;\n   end\n   7'b1101001 : begin\n     auth_18 = auth_12;\n   end\n   default : begin \n     err_14 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( address_status_12 ) == ( 7'b1x11x00 ) |-> sig_6 == cfg_18 ;endproperty \nproperty name: ( address_status_12 ) == ( 5'h7 ) |-> hw_16 == tx_19 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'bx100011 ) |-> fsm_6 == clk_12 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'b10xx0x1 ) |-> data_8 == reg_1 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'b1101001 ) |-> auth_18 == auth_12 ;endproperty \nproperty name; ( ( address_status_12 ) != 7'b1x11x00 ) || ( ( address_status_12 ) != 5'h7 ) || ( ( address_status_12 ) != 7'bx100011 ) || ( ( address_status_12 ) != 7'b10xx0x1 ) || ( address_status_12 ) != 7'b1101001 ) ) |-> err_14 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_2 ) \n   7'h32 : begin\n     hw_16 = reg_13;\n   end\n   6'b0x1x00 : begin\n     core_5 = cfg_20;\n   end\n   7'bx1x1x0x : begin\n     fsm_5 = hw_13;\n   end\n   3'b0x0 : begin\n     data_12 = tx_20;\n   end\n   7'b1xxx0x0 : begin\n     fsm_19 = rst_13;\n   end\n   default : begin \n     chip_8 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_2 ) == ( 7'h32 ) |-> hw_16 == reg_13 ;endproperty \nproperty name: ( read_enable_2 ) == ( 6'b0x1x00 ) |-> core_5 == cfg_20 ;endproperty \nproperty name: ( read_enable_2 ) == ( 7'bx1x1x0x ) |-> fsm_5 == hw_13 ;endproperty \nproperty name: ( read_enable_2 ) == ( 3'b0x0 ) |-> data_12 == tx_20 ;endproperty \nproperty name: ( read_enable_2 ) == ( 7'b1xxx0x0 ) |-> fsm_19 == rst_13 ;endproperty \nproperty name; ( ( read_enable_2 ) != 7'h32 ) || ( ( read_enable_2 ) != 6'b0x1x00 ) || ( ( read_enable_2 ) != 7'bx1x1x0x ) || ( ( read_enable_2 ) != 3'b0x0 ) || ( read_enable_2 ) != 7'b1xxx0x0 ) ) |-> chip_8 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_20 ) \n   4'b0101 : begin\n     clk_17 = cfg_11;\n   end\n   default : begin \n     hw_16 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_20 ) == ( 4'b0101 ) |-> clk_17 == cfg_11 ;endproperty \nproperty name; ( interrupt_control_status_20 ) != 4'b0101 ) ) |-> hw_16 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_7 ) \n   5'bx001x : begin\n     clk_4 = rx_2;\n   end\n   default : begin \n     data_14 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( control_data_7 ) == ( 5'bx001x ) |-> clk_4 == rx_2 ;endproperty \nproperty name; ( control_data_7 ) != 5'bx001x ) ) |-> data_14 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_19 ) \n   4'bxxx1 : begin\n     sig_20 = core_7;\n   end\n   6'h1e : begin\n     tx_20 = reg_14;\n   end\n   7'bxxxx0xx : begin\n     hw_9 = core_1;\n   end\n   default : begin \n     fsm_18 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_19 ) == ( 4'bxxx1 ) |-> sig_20 == core_7 ;endproperty \nproperty name: ( instruction_buffer_19 ) == ( 6'h1e ) |-> tx_20 == reg_14 ;endproperty \nproperty name: ( instruction_buffer_19 ) == ( 7'bxxxx0xx ) |-> hw_9 == core_1 ;endproperty \nproperty name; ( ( instruction_buffer_19 ) != 4'bxxx1 ) || ( ( instruction_buffer_19 ) != 6'h1e ) || ( instruction_buffer_19 ) != 7'bxxxx0xx ) ) |-> fsm_18 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_13 ) \n   6'b1x0xxx : begin\n     sig_5 = reg_16;\n   end\n   7'b0101110 : begin\n     reg_1 = err_11;\n   end\n   7'h6 : begin\n     cfg_6 = err_11;\n   end\n   default : begin \n     rst_1 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_13 ) == ( 6'b1x0xxx ) |-> sig_5 == reg_16 ;endproperty \nproperty name: ( status_buffer_13 ) == ( 7'b0101110 ) |-> reg_1 == err_11 ;endproperty \nproperty name: ( status_buffer_13 ) == ( 7'h6 ) |-> cfg_6 == err_11 ;endproperty \nproperty name; ( ( status_buffer_13 ) != 6'b1x0xxx ) || ( ( status_buffer_13 ) != 7'b0101110 ) || ( status_buffer_13 ) != 7'h6 ) ) |-> rst_1 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_17 ) \n   7'b0101xxx : begin\n     core_6 = reg_5;\n   end\n   2'h3 : begin\n     fsm_11 = rst_5;\n   end\n   default : begin \n     reg_3 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_17 ) == ( 7'b0101xxx ) |-> core_6 == reg_5 ;endproperty \nproperty name: ( data_ready_17 ) == ( 2'h3 ) |-> fsm_11 == rst_5 ;endproperty \nproperty name; ( ( data_ready_17 ) != 7'b0101xxx ) || ( data_ready_17 ) != 2'h3 ) ) |-> reg_3 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_15 ) \n   6'b010001 : begin\n     err_1 = core_3;\n   end\n   default : begin \n     reg_3 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_15 ) == ( 6'b010001 ) |-> err_1 == core_3 ;endproperty \nproperty name; ( ready_signal_15 ) != 6'b010001 ) ) |-> reg_3 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_6 ) \n   core_15 : begin\n     auth_11 = auth_19;\n   end\n   6'bx1xx0x : begin\n     rx_17 = sig_1;\n   end\n   7'bx1x10xx : begin\n     chip_19 = reg_5;\n   end\n   7'b00x0x0x : begin\n     hw_20 = chip_18;\n   end\n   default : begin \n     tx_9 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_6 ) == ( core_15 ) |-> auth_11 == auth_19 ;endproperty \nproperty name: ( flag_status_6 ) == ( 6'bx1xx0x ) |-> rx_17 == sig_1 ;endproperty \nproperty name: ( flag_status_6 ) == ( 7'bx1x10xx ) |-> chip_19 == reg_5 ;endproperty \nproperty name: ( flag_status_6 ) == ( 7'b00x0x0x ) |-> hw_20 == chip_18 ;endproperty \nproperty name; ( ( flag_status_6 ) != core_15 ) || ( ( flag_status_6 ) != 6'bx1xx0x ) || ( ( flag_status_6 ) != 7'bx1x10xx ) || ( flag_status_6 ) != 7'b00x0x0x ) ) |-> tx_9 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_3 ) \n   7'bx00101x : begin\n     chip_16 = rx_5;\n   end\n   7'b110x1x0 : begin\n     chip_10 = hw_15;\n   end\n   6'b110x0x : begin\n     reg_20 = rst_18;\n   end\n   6'h27 : begin\n     sig_15 = data_13;\n   end\n   default : begin \n     clk_8 = rx_18;\n   end\nendcase",
        "Assertion": "property name: ( control_data_3 ) == ( 7'bx00101x ) |-> chip_16 == rx_5 ;endproperty \nproperty name: ( control_data_3 ) == ( 7'b110x1x0 ) |-> chip_10 == hw_15 ;endproperty \nproperty name: ( control_data_3 ) == ( 6'b110x0x ) |-> reg_20 == rst_18 ;endproperty \nproperty name: ( control_data_3 ) == ( 6'h27 ) |-> sig_15 == data_13 ;endproperty \nproperty name; ( ( control_data_3 ) != 7'bx00101x ) || ( ( control_data_3 ) != 7'b110x1x0 ) || ( ( control_data_3 ) != 6'b110x0x ) || ( control_data_3 ) != 6'h27 ) ) |-> clk_8 == rx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_9 ) \n   7'b0011xxx : begin\n     auth_5 = reg_5;\n   end\n   default : begin \n     reg_9 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_9 ) == ( 7'b0011xxx ) |-> auth_5 == reg_5 ;endproperty \nproperty name; ( write_enable_9 ) != 7'b0011xxx ) ) |-> reg_9 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_14 ) \n   7'b0xxx000 : begin\n     core_15 = rst_13;\n   end\n   7'b010101x : begin\n     err_2 = auth_20;\n   end\n   default : begin \n     reg_15 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_14 ) == ( 7'b0xxx000 ) |-> core_15 == rst_13 ;endproperty \nproperty name: ( control_status_buffer_14 ) == ( 7'b010101x ) |-> err_2 == auth_20 ;endproperty \nproperty name; ( ( control_status_buffer_14 ) != 7'b0xxx000 ) || ( control_status_buffer_14 ) != 7'b010101x ) ) |-> reg_15 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_6 ) \n   7'b11111x0 : begin\n     cfg_10 = clk_17;\n   end\n   7'b0x1011x : begin\n     reg_15 = cfg_10;\n   end\n   7'h3a : begin\n     auth_13 = tx_12;\n   end\n   6'bx1001x : begin\n     tx_10 = clk_6;\n   end\n   default : begin \n     core_2 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_6 ) == ( 7'b11111x0 ) |-> cfg_10 == clk_17 ;endproperty \nproperty name: ( data_buffer_status_6 ) == ( 7'b0x1011x ) |-> reg_15 == cfg_10 ;endproperty \nproperty name: ( data_buffer_status_6 ) == ( 7'h3a ) |-> auth_13 == tx_12 ;endproperty \nproperty name: ( data_buffer_status_6 ) == ( 6'bx1001x ) |-> tx_10 == clk_6 ;endproperty \nproperty name; ( ( data_buffer_status_6 ) != 7'b11111x0 ) || ( ( data_buffer_status_6 ) != 7'b0x1011x ) || ( ( data_buffer_status_6 ) != 7'h3a ) || ( data_buffer_status_6 ) != 6'bx1001x ) ) |-> core_2 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_17 ) \n   5'b1xxxx : begin\n     chip_1 = data_19;\n   end\n   7'b00xx0xx : begin\n     chip_7 = err_6;\n   end\n   7'h34 : begin\n     chip_10 = rst_9;\n   end\n   default : begin \n     clk_7 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_17 ) == ( 5'b1xxxx ) |-> chip_1 == data_19 ;endproperty \nproperty name: ( ready_register_17 ) == ( 7'b00xx0xx ) |-> chip_7 == err_6 ;endproperty \nproperty name: ( ready_register_17 ) == ( 7'h34 ) |-> chip_10 == rst_9 ;endproperty \nproperty name; ( ( ready_register_17 ) != 5'b1xxxx ) || ( ( ready_register_17 ) != 7'b00xx0xx ) || ( ready_register_17 ) != 7'h34 ) ) |-> clk_7 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   7'b1xx11xx : begin\n     clk_3 = rst_19;\n   end\n   6'bxx0100 : begin\n     rx_16 = auth_3;\n   end\n   7'b1x000xx : begin\n     rx_3 = cfg_5;\n   end\n   7'bxx0xx0x : begin\n     reg_12 = reg_12;\n   end\n   auth : begin\n     hw_10 = err_17;\n   end\n   default : begin \n     fsm_6 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_19 ) == ( 7'b1xx11xx ) |-> clk_3 == rst_19 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 6'bxx0100 ) |-> rx_16 == auth_3 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 7'b1x000xx ) |-> rx_3 == cfg_5 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 7'bxx0xx0x ) |-> reg_12 == reg_12 ;endproperty \nproperty name: ( ready_signal_19 ) == ( auth ) |-> hw_10 == err_17 ;endproperty \nproperty name; ( ( ready_signal_19 ) != 7'b1xx11xx ) || ( ( ready_signal_19 ) != 6'bxx0100 ) || ( ( ready_signal_19 ) != 7'b1x000xx ) || ( ( ready_signal_19 ) != 7'bxx0xx0x ) || ( ready_signal_19 ) != auth ) ) |-> fsm_6 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_1 ) \n   7'b1100010 : begin\n     chip_15 = data_3;\n   end\n   4'b11x0 : begin\n     sig_6 = cfg_20;\n   end\n   default : begin \n     err_12 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_1 ) == ( 7'b1100010 ) |-> chip_15 == data_3 ;endproperty \nproperty name: ( input_ready_1 ) == ( 4'b11x0 ) |-> sig_6 == cfg_20 ;endproperty \nproperty name; ( ( input_ready_1 ) != 7'b1100010 ) || ( input_ready_1 ) != 4'b11x0 ) ) |-> err_12 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_18 ) \n   6'b01x100 : begin\n     err_15 = rx_1;\n   end\n   default : begin \n     data_8 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( output_control_18 ) == ( 6'b01x100 ) |-> err_15 == rx_1 ;endproperty \nproperty name; ( output_control_18 ) != 6'b01x100 ) ) |-> data_8 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_16 ) \n   6'h8 : begin\n     hw_6 = auth_13;\n   end\n   7'h18 : begin\n     core_7 = auth_15;\n   end\n   default : begin \n     sig_16 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_16 ) == ( 6'h8 ) |-> hw_6 == auth_13 ;endproperty \nproperty name: ( valid_input_16 ) == ( 7'h18 ) |-> core_7 == auth_15 ;endproperty \nproperty name; ( ( valid_input_16 ) != 6'h8 ) || ( valid_input_16 ) != 7'h18 ) ) |-> sig_16 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   7'bx1111xx : begin\n     tx_15 = err_15;\n   end\n   7'bxxxxxx0 : begin\n     data_8 = fsm_11;\n   end\n   7'b1101111 : begin\n     auth_18 = hw_2;\n   end\n   7'h1d : begin\n     rx_9 = cfg_5;\n   end\n   7'b11010x0 : begin\n     sig_2 = rx_12;\n   end\n   default : begin \n     err_14 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_17 ) == ( 7'bx1111xx ) |-> tx_15 == err_15 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'bxxxxxx0 ) |-> data_8 == fsm_11 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'b1101111 ) |-> auth_18 == hw_2 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'h1d ) |-> rx_9 == cfg_5 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'b11010x0 ) |-> sig_2 == rx_12 ;endproperty \nproperty name; ( ( control_flag_register_17 ) != 7'bx1111xx ) || ( ( control_flag_register_17 ) != 7'bxxxxxx0 ) || ( ( control_flag_register_17 ) != 7'b1101111 ) || ( ( control_flag_register_17 ) != 7'h1d ) || ( control_flag_register_17 ) != 7'b11010x0 ) ) |-> err_14 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_14 ) \n   7'h57 : begin\n     clk_9 = rst_8;\n   end\n   rst_4 : begin\n     tx_9 = err_5;\n   end\n   7'b111010x : begin\n     reg_17 = data_13;\n   end\n   5'h8 : begin\n     auth_17 = rst_17;\n   end\n   default : begin \n     clk_3 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( command_register_14 ) == ( 7'h57 ) |-> clk_9 == rst_8 ;endproperty \nproperty name: ( command_register_14 ) == ( rst_4 ) |-> tx_9 == err_5 ;endproperty \nproperty name: ( command_register_14 ) == ( 7'b111010x ) |-> reg_17 == data_13 ;endproperty \nproperty name: ( command_register_14 ) == ( 5'h8 ) |-> auth_17 == rst_17 ;endproperty \nproperty name; ( ( command_register_14 ) != 7'h57 ) || ( ( command_register_14 ) != rst_4 ) || ( ( command_register_14 ) != 7'b111010x ) || ( command_register_14 ) != 5'h8 ) ) |-> clk_3 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_9 ) \n   7'bx1110x0 : begin\n     hw_8 = reg_20;\n   end\n   7'b1000001 : begin\n     rst_17 = rst_12;\n   end\n   default : begin \n     data_13 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( control_output_9 ) == ( 7'bx1110x0 ) |-> hw_8 == reg_20 ;endproperty \nproperty name: ( control_output_9 ) == ( 7'b1000001 ) |-> rst_17 == rst_12 ;endproperty \nproperty name; ( ( control_output_9 ) != 7'bx1110x0 ) || ( control_output_9 ) != 7'b1000001 ) ) |-> data_13 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_6 ) \n   7'h58 : begin\n     reg_17 = err_13;\n   end\n   6'h1x : begin\n     rx_14 = auth_9;\n   end\n   6'b10010x : begin\n     rst_3 = cfg_15;\n   end\n   7'bx1xxx00 : begin\n     tx_17 = rst_6;\n   end\n   7'b11011xx : begin\n     reg_16 = auth_15;\n   end\n   default : begin \n     chip_17 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_6 ) == ( 7'h58 ) |-> reg_17 == err_13 ;endproperty \nproperty name: ( acknowledge_signal_6 ) == ( 6'h1x ) |-> rx_14 == auth_9 ;endproperty \nproperty name: ( acknowledge_signal_6 ) == ( 6'b10010x ) |-> rst_3 == cfg_15 ;endproperty \nproperty name: ( acknowledge_signal_6 ) == ( 7'bx1xxx00 ) |-> tx_17 == rst_6 ;endproperty \nproperty name: ( acknowledge_signal_6 ) == ( 7'b11011xx ) |-> reg_16 == auth_15 ;endproperty \nproperty name; ( ( acknowledge_signal_6 ) != 7'h58 ) || ( ( acknowledge_signal_6 ) != 6'h1x ) || ( ( acknowledge_signal_6 ) != 6'b10010x ) || ( ( acknowledge_signal_6 ) != 7'bx1xxx00 ) || ( acknowledge_signal_6 ) != 7'b11011xx ) ) |-> chip_17 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_8 ) \n   6'b110100 : begin\n     sig_4 = sig_10;\n   end\n   default : begin \n     fsm_2 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( result_register_8 ) == ( 6'b110100 ) |-> sig_4 == sig_10 ;endproperty \nproperty name; ( result_register_8 ) != 6'b110100 ) ) |-> fsm_2 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_19 ) \n   7'bx111000 : begin\n     rx_18 = sig_3;\n   end\n   7'b1001000 : begin\n     data_9 = fsm_12;\n   end\n   2'h1 : begin\n     tx_5 = cfg_3;\n   end\n   6'bx00xxx : begin\n     tx_3 = reg_15;\n   end\n   default : begin \n     hw_19 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( control_word_19 ) == ( 7'bx111000 ) |-> rx_18 == sig_3 ;endproperty \nproperty name: ( control_word_19 ) == ( 7'b1001000 ) |-> data_9 == fsm_12 ;endproperty \nproperty name: ( control_word_19 ) == ( 2'h1 ) |-> tx_5 == cfg_3 ;endproperty \nproperty name: ( control_word_19 ) == ( 6'bx00xxx ) |-> tx_3 == reg_15 ;endproperty \nproperty name; ( ( control_word_19 ) != 7'bx111000 ) || ( ( control_word_19 ) != 7'b1001000 ) || ( ( control_word_19 ) != 2'h1 ) || ( control_word_19 ) != 6'bx00xxx ) ) |-> hw_19 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_10 ) \n   7'b1xxxx1x : begin\n     fsm_18 = sig_6;\n   end\n   6'bxxxxx0 : begin\n     clk_15 = err_17;\n   end\n   default : begin \n     auth_16 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( control_output_10 ) == ( 7'b1xxxx1x ) |-> fsm_18 == sig_6 ;endproperty \nproperty name: ( control_output_10 ) == ( 6'bxxxxx0 ) |-> clk_15 == err_17 ;endproperty \nproperty name; ( ( control_output_10 ) != 7'b1xxxx1x ) || ( control_output_10 ) != 6'bxxxxx0 ) ) |-> auth_16 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   3'bx00 : begin\n     cfg_11 = cfg_17;\n   end\n   default : begin \n     hw_4 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_8 ) == ( 3'bx00 ) |-> cfg_11 == cfg_17 ;endproperty \nproperty name; ( control_input_status_8 ) != 3'bx00 ) ) |-> hw_4 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_4 ) \n   6'b0x0010 : begin\n     chip_1 = data_7;\n   end\n   6'b0x1x0x : begin\n     err_15 = err_13;\n   end\n   6'b0x1x01 : begin\n     chip_4 = tx_8;\n   end\n   default : begin \n     core_14 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_4 ) == ( 6'b0x0010 ) |-> chip_1 == data_7 ;endproperty \nproperty name: ( status_flag_4 ) == ( 6'b0x1x0x ) |-> err_15 == err_13 ;endproperty \nproperty name: ( status_flag_4 ) == ( 6'b0x1x01 ) |-> chip_4 == tx_8 ;endproperty \nproperty name; ( ( status_flag_4 ) != 6'b0x0010 ) || ( ( status_flag_4 ) != 6'b0x1x0x ) || ( status_flag_4 ) != 6'b0x1x01 ) ) |-> core_14 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   7'h20 : begin\n     reg_19 = core_16;\n   end\n   6'b010010 : begin\n     sig_14 = hw_17;\n   end\n   7'bx11xxx1 : begin\n     tx_20 = tx_13;\n   end\n   7'b1x11x00 : begin\n     clk_18 = cfg_3;\n   end\n   5'b0101x : begin\n     rx_9 = rx_13;\n   end\n   default : begin \n     auth_17 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_17 ) == ( 7'h20 ) |-> reg_19 == core_16 ;endproperty \nproperty name: ( acknowledge_17 ) == ( 6'b010010 ) |-> sig_14 == hw_17 ;endproperty \nproperty name: ( acknowledge_17 ) == ( 7'bx11xxx1 ) |-> tx_20 == tx_13 ;endproperty \nproperty name: ( acknowledge_17 ) == ( 7'b1x11x00 ) |-> clk_18 == cfg_3 ;endproperty \nproperty name: ( acknowledge_17 ) == ( 5'b0101x ) |-> rx_9 == rx_13 ;endproperty \nproperty name; ( ( acknowledge_17 ) != 7'h20 ) || ( ( acknowledge_17 ) != 6'b010010 ) || ( ( acknowledge_17 ) != 7'bx11xxx1 ) || ( ( acknowledge_17 ) != 7'b1x11x00 ) || ( acknowledge_17 ) != 5'b0101x ) ) |-> auth_17 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_12 ) \n   7'bx0x1x11 : begin\n     cfg_9 = core_6;\n   end\n   5'b0x01x : begin\n     tx_9 = tx_2;\n   end\n   7'bx11x1x1 : begin\n     reg_19 = hw_4;\n   end\n   6'bx00001 : begin\n     hw_5 = rst_7;\n   end\n   default : begin \n     err_17 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( data_status_12 ) == ( 7'bx0x1x11 ) |-> cfg_9 == core_6 ;endproperty \nproperty name: ( data_status_12 ) == ( 5'b0x01x ) |-> tx_9 == tx_2 ;endproperty \nproperty name: ( data_status_12 ) == ( 7'bx11x1x1 ) |-> reg_19 == hw_4 ;endproperty \nproperty name: ( data_status_12 ) == ( 6'bx00001 ) |-> hw_5 == rst_7 ;endproperty \nproperty name; ( ( data_status_12 ) != 7'bx0x1x11 ) || ( ( data_status_12 ) != 5'b0x01x ) || ( ( data_status_12 ) != 7'bx11x1x1 ) || ( data_status_12 ) != 6'bx00001 ) ) |-> err_17 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_5 ) \n   7'b1111110 : begin\n     core_8 = rx_13;\n   end\n   6'bxx0xx0 : begin\n     auth_17 = core_12;\n   end\n   default : begin \n     clk_18 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_5 ) == ( 7'b1111110 ) |-> core_8 == rx_13 ;endproperty \nproperty name: ( control_flag_5 ) == ( 6'bxx0xx0 ) |-> auth_17 == core_12 ;endproperty \nproperty name; ( ( control_flag_5 ) != 7'b1111110 ) || ( control_flag_5 ) != 6'bxx0xx0 ) ) |-> clk_18 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_11 ) \n   7'bx0xxxx0 : begin\n     auth_3 = rx_19;\n   end\n   default : begin \n     chip_18 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_11 ) == ( 7'bx0xxxx0 ) |-> auth_3 == rx_19 ;endproperty \nproperty name; ( interrupt_request_11 ) != 7'bx0xxxx0 ) ) |-> chip_18 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_18 ) \n   7'b1101001 : begin\n     cfg_20 = reg_16;\n   end\n   6'bx1101x : begin\n     tx_20 = tx_10;\n   end\n   default : begin \n     rx_17 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( start_address_18 ) == ( 7'b1101001 ) |-> cfg_20 == reg_16 ;endproperty \nproperty name: ( start_address_18 ) == ( 6'bx1101x ) |-> tx_20 == tx_10 ;endproperty \nproperty name; ( ( start_address_18 ) != 7'b1101001 ) || ( start_address_18 ) != 6'bx1101x ) ) |-> rx_17 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_13 ) \n   6'b001x11 : begin\n     data_2 = hw_16;\n   end\n   5'bxx01x : begin\n     clk_6 = chip_11;\n   end\n   7'b100110x : begin\n     auth_19 = rst_3;\n   end\n   6'bx1011x : begin\n     cfg_2 = rx_18;\n   end\n   7'bx00x001 : begin\n     clk_4 = auth_6;\n   end\n   default : begin \n     rx_9 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_13 ) == ( 6'b001x11 ) |-> data_2 == hw_16 ;endproperty \nproperty name: ( interrupt_control_13 ) == ( 5'bxx01x ) |-> clk_6 == chip_11 ;endproperty \nproperty name: ( interrupt_control_13 ) == ( 7'b100110x ) |-> auth_19 == rst_3 ;endproperty \nproperty name: ( interrupt_control_13 ) == ( 6'bx1011x ) |-> cfg_2 == rx_18 ;endproperty \nproperty name: ( interrupt_control_13 ) == ( 7'bx00x001 ) |-> clk_4 == auth_6 ;endproperty \nproperty name; ( ( interrupt_control_13 ) != 6'b001x11 ) || ( ( interrupt_control_13 ) != 5'bxx01x ) || ( ( interrupt_control_13 ) != 7'b100110x ) || ( ( interrupt_control_13 ) != 6'bx1011x ) || ( interrupt_control_13 ) != 7'bx00x001 ) ) |-> rx_9 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_10 ) \n   7'bxxx1101 : begin\n     tx_10 = data_4;\n   end\n   5'b0xxxx : begin\n     hw_4 = core_2;\n   end\n   7'b01100x1 : begin\n     reg_5 = rx_20;\n   end\n   5'b0110x : begin\n     auth_4 = tx_4;\n   end\n   7'b11xx0x1 : begin\n     rst_14 = err_19;\n   end\n   default : begin \n     chip_7 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( address_register_10 ) == ( 7'bxxx1101 ) |-> tx_10 == data_4 ;endproperty \nproperty name: ( address_register_10 ) == ( 5'b0xxxx ) |-> hw_4 == core_2 ;endproperty \nproperty name: ( address_register_10 ) == ( 7'b01100x1 ) |-> reg_5 == rx_20 ;endproperty \nproperty name: ( address_register_10 ) == ( 5'b0110x ) |-> auth_4 == tx_4 ;endproperty \nproperty name: ( address_register_10 ) == ( 7'b11xx0x1 ) |-> rst_14 == err_19 ;endproperty \nproperty name; ( ( address_register_10 ) != 7'bxxx1101 ) || ( ( address_register_10 ) != 5'b0xxxx ) || ( ( address_register_10 ) != 7'b01100x1 ) || ( ( address_register_10 ) != 5'b0110x ) || ( address_register_10 ) != 7'b11xx0x1 ) ) |-> chip_7 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_18 ) \n   5'b10x11 : begin\n     sig_19 = data_11;\n   end\n   7'h2f : begin\n     chip_9 = fsm_10;\n   end\n   6'b1xx011 : begin\n     err_7 = tx_3;\n   end\n   7'bxx1x000 : begin\n     tx_17 = chip_11;\n   end\n   default : begin \n     clk_1 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( address_status_18 ) == ( 5'b10x11 ) |-> sig_19 == data_11 ;endproperty \nproperty name: ( address_status_18 ) == ( 7'h2f ) |-> chip_9 == fsm_10 ;endproperty \nproperty name: ( address_status_18 ) == ( 6'b1xx011 ) |-> err_7 == tx_3 ;endproperty \nproperty name: ( address_status_18 ) == ( 7'bxx1x000 ) |-> tx_17 == chip_11 ;endproperty \nproperty name; ( ( address_status_18 ) != 5'b10x11 ) || ( ( address_status_18 ) != 7'h2f ) || ( ( address_status_18 ) != 6'b1xx011 ) || ( address_status_18 ) != 7'bxx1x000 ) ) |-> clk_1 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_18 ) \n   7'b1000011 : begin\n     reg_6 = hw_11;\n   end\n   7'b011x1x1 : begin\n     fsm_10 = sig_8;\n   end\n   7'b1xx01xx : begin\n     tx_13 = clk_11;\n   end\n   default : begin \n     sig_6 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_18 ) == ( 7'b1000011 ) |-> reg_6 == hw_11 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( 7'b011x1x1 ) |-> fsm_10 == sig_8 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( 7'b1xx01xx ) |-> tx_13 == clk_11 ;endproperty \nproperty name; ( ( data_buffer_status_18 ) != 7'b1000011 ) || ( ( data_buffer_status_18 ) != 7'b011x1x1 ) || ( data_buffer_status_18 ) != 7'b1xx01xx ) ) |-> sig_6 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_2 ) \n   6'bxx1xx1 : begin\n     rst_3 = fsm_19;\n   end\n   5'b0xx10 : begin\n     cfg_5 = sig_1;\n   end\n   7'b1xx11x1 : begin\n     fsm_18 = chip_13;\n   end\n   7'h1c : begin\n     fsm_8 = chip_4;\n   end\n   7'b0xxx1xx : begin\n     clk_3 = err_15;\n   end\n   default : begin \n     fsm_19 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_2 ) == ( 6'bxx1xx1 ) |-> rst_3 == fsm_19 ;endproperty \nproperty name: ( start_signal_2 ) == ( 5'b0xx10 ) |-> cfg_5 == sig_1 ;endproperty \nproperty name: ( start_signal_2 ) == ( 7'b1xx11x1 ) |-> fsm_18 == chip_13 ;endproperty \nproperty name: ( start_signal_2 ) == ( 7'h1c ) |-> fsm_8 == chip_4 ;endproperty \nproperty name: ( start_signal_2 ) == ( 7'b0xxx1xx ) |-> clk_3 == err_15 ;endproperty \nproperty name; ( ( start_signal_2 ) != 6'bxx1xx1 ) || ( ( start_signal_2 ) != 5'b0xx10 ) || ( ( start_signal_2 ) != 7'b1xx11x1 ) || ( ( start_signal_2 ) != 7'h1c ) || ( start_signal_2 ) != 7'b0xxx1xx ) ) |-> fsm_19 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_12 ) \n   6'h34 : begin\n     data_19 = rx_19;\n   end\n   6'b010001 : begin\n     sig_12 = cfg_10;\n   end\n   6'b10x010 : begin\n     rst_17 = clk_16;\n   end\n   7'bxxxx00x : begin\n     reg_10 = core_19;\n   end\n   default : begin \n     tx_19 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( output_control_12 ) == ( 6'h34 ) |-> data_19 == rx_19 ;endproperty \nproperty name: ( output_control_12 ) == ( 6'b010001 ) |-> sig_12 == cfg_10 ;endproperty \nproperty name: ( output_control_12 ) == ( 6'b10x010 ) |-> rst_17 == clk_16 ;endproperty \nproperty name: ( output_control_12 ) == ( 7'bxxxx00x ) |-> reg_10 == core_19 ;endproperty \nproperty name; ( ( output_control_12 ) != 6'h34 ) || ( ( output_control_12 ) != 6'b010001 ) || ( ( output_control_12 ) != 6'b10x010 ) || ( output_control_12 ) != 7'bxxxx00x ) ) |-> tx_19 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_15 ) \n   6'b100x01 : begin\n     err_11 = hw_11;\n   end\n   7'bx0xx001 : begin\n     core_5 = err_4;\n   end\n   default : begin \n     err_20 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_15 ) == ( 6'b100x01 ) |-> err_11 == hw_11 ;endproperty \nproperty name: ( control_signal_15 ) == ( 7'bx0xx001 ) |-> core_5 == err_4 ;endproperty \nproperty name; ( ( control_signal_15 ) != 6'b100x01 ) || ( control_signal_15 ) != 7'bx0xx001 ) ) |-> err_20 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_11 ) \n   7'bx0xxx0x : begin\n     rst_19 = core_20;\n   end\n   default : begin \n     err_2 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_11 ) == ( 7'bx0xxx0x ) |-> rst_19 == core_20 ;endproperty \nproperty name; ( read_enable_11 ) != 7'bx0xxx0x ) ) |-> err_2 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_13 ) \n   4'b1x0x : begin\n     clk_11 = err_3;\n   end\n   4'bx1x1 : begin\n     sig_17 = rx_20;\n   end\n   7'b001xxxx : begin\n     cfg_1 = reg_11;\n   end\n   7'b0xx101x : begin\n     sig_18 = cfg_11;\n   end\n   4'b0xx1 : begin\n     err_6 = tx_5;\n   end\n   default : begin \n     fsm_2 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( command_word_13 ) == ( 4'b1x0x ) |-> clk_11 == err_3 ;endproperty \nproperty name: ( command_word_13 ) == ( 4'bx1x1 ) |-> sig_17 == rx_20 ;endproperty \nproperty name: ( command_word_13 ) == ( 7'b001xxxx ) |-> cfg_1 == reg_11 ;endproperty \nproperty name: ( command_word_13 ) == ( 7'b0xx101x ) |-> sig_18 == cfg_11 ;endproperty \nproperty name: ( command_word_13 ) == ( 4'b0xx1 ) |-> err_6 == tx_5 ;endproperty \nproperty name; ( ( command_word_13 ) != 4'b1x0x ) || ( ( command_word_13 ) != 4'bx1x1 ) || ( ( command_word_13 ) != 7'b001xxxx ) || ( ( command_word_13 ) != 7'b0xx101x ) || ( command_word_13 ) != 4'b0xx1 ) ) |-> fsm_2 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_16 ) \n   6'bxxx01x : begin\n     data_20 = chip_6;\n   end\n   default : begin \n     auth_4 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( instruction_16 ) == ( 6'bxxx01x ) |-> data_20 == chip_6 ;endproperty \nproperty name; ( instruction_16 ) != 6'bxxx01x ) ) |-> auth_4 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_18 ) \n   6'b1x1xxx : begin\n     reg_16 = err_17;\n   end\n   default : begin \n     auth_11 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_18 ) == ( 6'b1x1xxx ) |-> reg_16 == err_17 ;endproperty \nproperty name; ( input_buffer_18 ) != 6'b1x1xxx ) ) |-> auth_11 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_8 ) \n   5'b101xx : begin\n     err_20 = data_18;\n   end\n   7'bx1xxx1x : begin\n     rx_11 = chip_5;\n   end\n   5'b01xxx : begin\n     sig_18 = chip_20;\n   end\n   default : begin \n     sig_9 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( address_status_8 ) == ( 5'b101xx ) |-> err_20 == data_18 ;endproperty \nproperty name: ( address_status_8 ) == ( 7'bx1xxx1x ) |-> rx_11 == chip_5 ;endproperty \nproperty name: ( address_status_8 ) == ( 5'b01xxx ) |-> sig_18 == chip_20 ;endproperty \nproperty name; ( ( address_status_8 ) != 5'b101xx ) || ( ( address_status_8 ) != 7'bx1xxx1x ) || ( address_status_8 ) != 5'b01xxx ) ) |-> sig_9 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_3 ) \n   7'bxx0x111 : begin\n     fsm_2 = chip_17;\n   end\n   6'b0x1x01 : begin\n     cfg_15 = clk_4;\n   end\n   default : begin \n     tx_5 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_3 ) == ( 7'bxx0x111 ) |-> fsm_2 == chip_17 ;endproperty \nproperty name: ( control_flag_register_3 ) == ( 6'b0x1x01 ) |-> cfg_15 == clk_4 ;endproperty \nproperty name; ( ( control_flag_register_3 ) != 7'bxx0x111 ) || ( control_flag_register_3 ) != 6'b0x1x01 ) ) |-> tx_5 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_8 ) \n   7'b011x1x1 : begin\n     core_14 = hw_7;\n   end\n   7'b1110000 : begin\n     clk_20 = data_17;\n   end\n   default : begin \n     rx_15 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_8 ) == ( 7'b011x1x1 ) |-> core_14 == hw_7 ;endproperty \nproperty name: ( ready_register_8 ) == ( 7'b1110000 ) |-> clk_20 == data_17 ;endproperty \nproperty name; ( ( ready_register_8 ) != 7'b011x1x1 ) || ( ready_register_8 ) != 7'b1110000 ) ) |-> rx_15 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_4 ) \n   7'bxx10xxx : begin\n     err_4 = auth_17;\n   end\n   default : begin \n     tx_2 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_4 ) == ( 7'bxx10xxx ) |-> err_4 == auth_17 ;endproperty \nproperty name; ( data_buffer_status_4 ) != 7'bxx10xxx ) ) |-> tx_2 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   6'b000011 : begin\n     fsm_2 = rst_7;\n   end\n   7'b1x01x0x : begin\n     rx_7 = data_19;\n   end\n   6'b100101 : begin\n     auth_9 = rst_16;\n   end\n   7'b11xx101 : begin\n     rst_7 = auth_5;\n   end\n   default : begin \n     clk_4 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_11 ) == ( 6'b000011 ) |-> fsm_2 == rst_7 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'b1x01x0x ) |-> rx_7 == data_19 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 6'b100101 ) |-> auth_9 == rst_16 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'b11xx101 ) |-> rst_7 == auth_5 ;endproperty \nproperty name; ( ( instruction_register_11 ) != 6'b000011 ) || ( ( instruction_register_11 ) != 7'b1x01x0x ) || ( ( instruction_register_11 ) != 6'b100101 ) || ( instruction_register_11 ) != 7'b11xx101 ) ) |-> clk_4 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_8 ) \n   6'b1xxx0x : begin\n     rst_13 = chip_4;\n   end\n   5'b1xx1x : begin\n     err_13 = data_19;\n   end\n   7'b0xxx010 : begin\n     rst_16 = auth_18;\n   end\n   7'he : begin\n     chip_1 = rx_2;\n   end\n   default : begin \n     err_12 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_8 ) == ( 6'b1xxx0x ) |-> rst_13 == chip_4 ;endproperty \nproperty name: ( input_ready_8 ) == ( 5'b1xx1x ) |-> err_13 == data_19 ;endproperty \nproperty name: ( input_ready_8 ) == ( 7'b0xxx010 ) |-> rst_16 == auth_18 ;endproperty \nproperty name: ( input_ready_8 ) == ( 7'he ) |-> chip_1 == rx_2 ;endproperty \nproperty name; ( ( input_ready_8 ) != 6'b1xxx0x ) || ( ( input_ready_8 ) != 5'b1xx1x ) || ( ( input_ready_8 ) != 7'b0xxx010 ) || ( input_ready_8 ) != 7'he ) ) |-> err_12 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_4 ) \n   6'h2a : begin\n     reg_16 = chip_2;\n   end\n   6'h10 : begin\n     tx_14 = tx_14;\n   end\n   6'bxx1x10 : begin\n     reg_15 = auth_5;\n   end\n   6'h1x : begin\n     chip_3 = cfg_12;\n   end\n   7'bx0xxx1x : begin\n     hw_17 = data_4;\n   end\n   default : begin \n     sig_1 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_4 ) == ( 6'h2a ) |-> reg_16 == chip_2 ;endproperty \nproperty name: ( flag_control_4 ) == ( 6'h10 ) |-> tx_14 == tx_14 ;endproperty \nproperty name: ( flag_control_4 ) == ( 6'bxx1x10 ) |-> reg_15 == auth_5 ;endproperty \nproperty name: ( flag_control_4 ) == ( 6'h1x ) |-> chip_3 == cfg_12 ;endproperty \nproperty name: ( flag_control_4 ) == ( 7'bx0xxx1x ) |-> hw_17 == data_4 ;endproperty \nproperty name; ( ( flag_control_4 ) != 6'h2a ) || ( ( flag_control_4 ) != 6'h10 ) || ( ( flag_control_4 ) != 6'bxx1x10 ) || ( ( flag_control_4 ) != 6'h1x ) || ( flag_control_4 ) != 7'bx0xxx1x ) ) |-> sig_1 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   6'h10 : begin\n     reg_3 = chip_7;\n   end\n   6'b01x0x1 : begin\n     rst_3 = hw_15;\n   end\n   7'h67 : begin\n     cfg_11 = clk_6;\n   end\n   default : begin \n     chip_4 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_7 ) == ( 6'h10 ) |-> reg_3 == chip_7 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 6'b01x0x1 ) |-> rst_3 == hw_15 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 7'h67 ) |-> cfg_11 == clk_6 ;endproperty \nproperty name; ( ( output_buffer_status_7 ) != 6'h10 ) || ( ( output_buffer_status_7 ) != 6'b01x0x1 ) || ( output_buffer_status_7 ) != 7'h67 ) ) |-> chip_4 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   5'bx0xxx : begin\n     chip_3 = clk_2;\n   end\n   4'b00x0 : begin\n     chip_8 = core_1;\n   end\n   7'b10xx011 : begin\n     err_8 = chip_1;\n   end\n   default : begin \n     reg_2 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_5 ) == ( 5'bx0xxx ) |-> chip_3 == clk_2 ;endproperty \nproperty name: ( data_buffer_status_5 ) == ( 4'b00x0 ) |-> chip_8 == core_1 ;endproperty \nproperty name: ( data_buffer_status_5 ) == ( 7'b10xx011 ) |-> err_8 == chip_1 ;endproperty \nproperty name; ( ( data_buffer_status_5 ) != 5'bx0xxx ) || ( ( data_buffer_status_5 ) != 4'b00x0 ) || ( data_buffer_status_5 ) != 7'b10xx011 ) ) |-> reg_2 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_16 ) \n   7'b0x10101 : begin\n     rx_12 = hw_11;\n   end\n   7'bxxxx00x : begin\n     clk_7 = tx_2;\n   end\n   6'bxx0101 : begin\n     tx_1 = rx_11;\n   end\n   6'b100100 : begin\n     fsm_14 = core_13;\n   end\n   default : begin \n     rst_20 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( input_register_16 ) == ( 7'b0x10101 ) |-> rx_12 == hw_11 ;endproperty \nproperty name: ( input_register_16 ) == ( 7'bxxxx00x ) |-> clk_7 == tx_2 ;endproperty \nproperty name: ( input_register_16 ) == ( 6'bxx0101 ) |-> tx_1 == rx_11 ;endproperty \nproperty name: ( input_register_16 ) == ( 6'b100100 ) |-> fsm_14 == core_13 ;endproperty \nproperty name; ( ( input_register_16 ) != 7'b0x10101 ) || ( ( input_register_16 ) != 7'bxxxx00x ) || ( ( input_register_16 ) != 6'bxx0101 ) || ( input_register_16 ) != 6'b100100 ) ) |-> rst_20 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_6 ) \n   6'b000x11 : begin\n     auth_15 = hw_19;\n   end\n   7'bx10xx0x : begin\n     data_6 = hw_20;\n   end\n   default : begin \n     rx_1 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_6 ) == ( 6'b000x11 ) |-> auth_15 == hw_19 ;endproperty \nproperty name: ( data_ready_6 ) == ( 7'bx10xx0x ) |-> data_6 == hw_20 ;endproperty \nproperty name; ( ( data_ready_6 ) != 6'b000x11 ) || ( data_ready_6 ) != 7'bx10xx0x ) ) |-> rx_1 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_6 ) \n   5'b1x010 : begin\n     err_2 = core_20;\n   end\n   7'b1xx111x : begin\n     sig_14 = chip_6;\n   end\n   3'b1xx : begin\n     core_4 = rx_12;\n   end\n   6'bx10xxx : begin\n     core_18 = chip_13;\n   end\n   default : begin \n     clk_1 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_6 ) == ( 5'b1x010 ) |-> err_2 == core_20 ;endproperty \nproperty name: ( operation_code_6 ) == ( 7'b1xx111x ) |-> sig_14 == chip_6 ;endproperty \nproperty name: ( operation_code_6 ) == ( 3'b1xx ) |-> core_4 == rx_12 ;endproperty \nproperty name: ( operation_code_6 ) == ( 6'bx10xxx ) |-> core_18 == chip_13 ;endproperty \nproperty name; ( ( operation_code_6 ) != 5'b1x010 ) || ( ( operation_code_6 ) != 7'b1xx111x ) || ( ( operation_code_6 ) != 3'b1xx ) || ( operation_code_6 ) != 6'bx10xxx ) ) |-> clk_1 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_16 ) \n   7'b00101x0 : begin\n     err_18 = data_16;\n   end\n   3'bx01 : begin\n     chip_1 = core_5;\n   end\n   default : begin \n     fsm_5 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( output_data_16 ) == ( 7'b00101x0 ) |-> err_18 == data_16 ;endproperty \nproperty name: ( output_data_16 ) == ( 3'bx01 ) |-> chip_1 == core_5 ;endproperty \nproperty name; ( ( output_data_16 ) != 7'b00101x0 ) || ( output_data_16 ) != 3'bx01 ) ) |-> fsm_5 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_20 ) \n   6'bxx1xx1 : begin\n     sig_8 = fsm_6;\n   end\n   6'b101001 : begin\n     clk_2 = fsm_14;\n   end\n   7'bx01xx10 : begin\n     data_5 = sig_5;\n   end\n   default : begin \n     auth_13 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_20 ) == ( 6'bxx1xx1 ) |-> sig_8 == fsm_6 ;endproperty \nproperty name: ( control_register_status_20 ) == ( 6'b101001 ) |-> clk_2 == fsm_14 ;endproperty \nproperty name: ( control_register_status_20 ) == ( 7'bx01xx10 ) |-> data_5 == sig_5 ;endproperty \nproperty name; ( ( control_register_status_20 ) != 6'bxx1xx1 ) || ( ( control_register_status_20 ) != 6'b101001 ) || ( control_register_status_20 ) != 7'bx01xx10 ) ) |-> auth_13 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_20 ) \n   7'bx11100x : begin\n     err_7 = rx_15;\n   end\n   default : begin \n     data_2 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( control_output_20 ) == ( 7'bx11100x ) |-> err_7 == rx_15 ;endproperty \nproperty name; ( control_output_20 ) != 7'bx11100x ) ) |-> data_2 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_7 ) \n   5'b11101 : begin\n     reg_1 = data_1;\n   end\n   7'b0x01010 : begin\n     fsm_9 = rst_15;\n   end\n   7'bx00x0x0 : begin\n     tx_18 = data_17;\n   end\n   default : begin \n     core_6 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( end_address_7 ) == ( 5'b11101 ) |-> reg_1 == data_1 ;endproperty \nproperty name: ( end_address_7 ) == ( 7'b0x01010 ) |-> fsm_9 == rst_15 ;endproperty \nproperty name: ( end_address_7 ) == ( 7'bx00x0x0 ) |-> tx_18 == data_17 ;endproperty \nproperty name; ( ( end_address_7 ) != 5'b11101 ) || ( ( end_address_7 ) != 7'b0x01010 ) || ( end_address_7 ) != 7'bx00x0x0 ) ) |-> core_6 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_18 ) \n   6'b000101 : begin\n     sig_19 = cfg_1;\n   end\n   7'bx0xxxx0 : begin\n     tx_8 = data_17;\n   end\n   7'h1x : begin\n     chip_6 = auth_6;\n   end\n   default : begin \n     rst_10 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( output_register_18 ) == ( 6'b000101 ) |-> sig_19 == cfg_1 ;endproperty \nproperty name: ( output_register_18 ) == ( 7'bx0xxxx0 ) |-> tx_8 == data_17 ;endproperty \nproperty name: ( output_register_18 ) == ( 7'h1x ) |-> chip_6 == auth_6 ;endproperty \nproperty name; ( ( output_register_18 ) != 6'b000101 ) || ( ( output_register_18 ) != 7'bx0xxxx0 ) || ( output_register_18 ) != 7'h1x ) ) |-> rst_10 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_11 ) \n   tx_16 : begin\n     fsm_15 = core_2;\n   end\n   5'h0 : begin\n     reg_11 = data_13;\n   end\n   default : begin \n     rst_12 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_11 ) == ( tx_16 ) |-> fsm_15 == core_2 ;endproperty \nproperty name: ( status_register_11 ) == ( 5'h0 ) |-> reg_11 == data_13 ;endproperty \nproperty name; ( ( status_register_11 ) != tx_16 ) || ( status_register_11 ) != 5'h0 ) ) |-> rst_12 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_17 ) \n   3'bxxx : begin\n     cfg_14 = err_18;\n   end\n   7'b00x111x : begin\n     rst_6 = auth_10;\n   end\n   7'b1x01x1x : begin\n     chip_15 = fsm_18;\n   end\n   default : begin \n     core_14 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( output_control_17 ) == ( 3'bxxx ) |-> cfg_14 == err_18 ;endproperty \nproperty name: ( output_control_17 ) == ( 7'b00x111x ) |-> rst_6 == auth_10 ;endproperty \nproperty name: ( output_control_17 ) == ( 7'b1x01x1x ) |-> chip_15 == fsm_18 ;endproperty \nproperty name; ( ( output_control_17 ) != 3'bxxx ) || ( ( output_control_17 ) != 7'b00x111x ) || ( output_control_17 ) != 7'b1x01x1x ) ) |-> core_14 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   7'b1x0x101 : begin\n     data_3 = rx_19;\n   end\n   default : begin \n     reg_13 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_17 ) == ( 7'b1x0x101 ) |-> data_3 == rx_19 ;endproperty \nproperty name; ( interrupt_request_17 ) != 7'b1x0x101 ) ) |-> reg_13 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_2 ) \n   7'h1f : begin\n     err_10 = tx_18;\n   end\n   6'b0xxx0x : begin\n     sig_15 = chip_16;\n   end\n   7'bx0x1xxx : begin\n     sig_14 = reg_5;\n   end\n   6'h3a : begin\n     reg_9 = sig_4;\n   end\n   default : begin \n     cfg_5 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( address_status_2 ) == ( 7'h1f ) |-> err_10 == tx_18 ;endproperty \nproperty name: ( address_status_2 ) == ( 6'b0xxx0x ) |-> sig_15 == chip_16 ;endproperty \nproperty name: ( address_status_2 ) == ( 7'bx0x1xxx ) |-> sig_14 == reg_5 ;endproperty \nproperty name: ( address_status_2 ) == ( 6'h3a ) |-> reg_9 == sig_4 ;endproperty \nproperty name; ( ( address_status_2 ) != 7'h1f ) || ( ( address_status_2 ) != 6'b0xxx0x ) || ( ( address_status_2 ) != 7'bx0x1xxx ) || ( address_status_2 ) != 6'h3a ) ) |-> cfg_5 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_18 ) \n   6'b01x100 : begin\n     err_15 = rx_2;\n   end\n   6'bxxx1x0 : begin\n     auth_2 = hw_10;\n   end\n   7'h38 : begin\n     auth_17 = auth_18;\n   end\n   default : begin \n     cfg_3 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_18 ) == ( 6'b01x100 ) |-> err_15 == rx_2 ;endproperty \nproperty name: ( output_register_status_18 ) == ( 6'bxxx1x0 ) |-> auth_2 == hw_10 ;endproperty \nproperty name: ( output_register_status_18 ) == ( 7'h38 ) |-> auth_17 == auth_18 ;endproperty \nproperty name; ( ( output_register_status_18 ) != 6'b01x100 ) || ( ( output_register_status_18 ) != 6'bxxx1x0 ) || ( output_register_status_18 ) != 7'h38 ) ) |-> cfg_3 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_15 ) \n   err_8 : begin\n     core_8 = rst_5;\n   end\n   7'hb : begin\n     sig_20 = core_12;\n   end\n   default : begin \n     core_17 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_15 ) == ( err_8 ) |-> core_8 == rst_5 ;endproperty \nproperty name: ( transfer_complete_15 ) == ( 7'hb ) |-> sig_20 == core_12 ;endproperty \nproperty name; ( ( transfer_complete_15 ) != err_8 ) || ( transfer_complete_15 ) != 7'hb ) ) |-> core_17 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_3 ) \n   7'b1100101 : begin\n     clk_18 = fsm_9;\n   end\n   default : begin \n     data_14 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_3 ) == ( 7'b1100101 ) |-> clk_18 == fsm_9 ;endproperty \nproperty name; ( interrupt_enable_3 ) != 7'b1100101 ) ) |-> data_14 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_15 ) \n   7'b1001011 : begin\n     fsm_7 = data_11;\n   end\n   6'b111100 : begin\n     cfg_1 = fsm_2;\n   end\n   default : begin \n     cfg_4 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_15 ) == ( 7'b1001011 ) |-> fsm_7 == data_11 ;endproperty \nproperty name: ( data_ready_15 ) == ( 6'b111100 ) |-> cfg_1 == fsm_2 ;endproperty \nproperty name; ( ( data_ready_15 ) != 7'b1001011 ) || ( data_ready_15 ) != 6'b111100 ) ) |-> cfg_4 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_12 ) \n   7'bxxx0x1x : begin\n     hw_13 = rx_5;\n   end\n   7'b0x01001 : begin\n     hw_16 = err_11;\n   end\n   default : begin \n     clk_7 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_12 ) == ( 7'bxxx0x1x ) |-> hw_13 == rx_5 ;endproperty \nproperty name: ( write_complete_12 ) == ( 7'b0x01001 ) |-> hw_16 == err_11 ;endproperty \nproperty name; ( ( write_complete_12 ) != 7'bxxx0x1x ) || ( write_complete_12 ) != 7'b0x01001 ) ) |-> clk_7 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_5 ) \n   6'h13 : begin\n     rx_6 = auth_15;\n   end\n   6'b011111 : begin\n     reg_5 = rst_3;\n   end\n   7'b01xx111 : begin\n     err_5 = core_17;\n   end\n   6'b0011x1 : begin\n     hw_8 = core_10;\n   end\n   7'b1001011 : begin\n     data_15 = err_12;\n   end\n   default : begin \n     sig_20 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( address_register_5 ) == ( 6'h13 ) |-> rx_6 == auth_15 ;endproperty \nproperty name: ( address_register_5 ) == ( 6'b011111 ) |-> reg_5 == rst_3 ;endproperty \nproperty name: ( address_register_5 ) == ( 7'b01xx111 ) |-> err_5 == core_17 ;endproperty \nproperty name: ( address_register_5 ) == ( 6'b0011x1 ) |-> hw_8 == core_10 ;endproperty \nproperty name: ( address_register_5 ) == ( 7'b1001011 ) |-> data_15 == err_12 ;endproperty \nproperty name; ( ( address_register_5 ) != 6'h13 ) || ( ( address_register_5 ) != 6'b011111 ) || ( ( address_register_5 ) != 7'b01xx111 ) || ( ( address_register_5 ) != 6'b0011x1 ) || ( address_register_5 ) != 7'b1001011 ) ) |-> sig_20 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_16 ) \n   7'b0x000x1 : begin\n     core_1 = core_1;\n   end\n   7'bx111000 : begin\n     err_3 = hw_13;\n   end\n   sig_19 : begin\n     fsm_3 = fsm_4;\n   end\n   5'h4 : begin\n     chip_20 = fsm_7;\n   end\n   default : begin \n     tx_2 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_16 ) == ( 7'b0x000x1 ) |-> core_1 == core_1 ;endproperty \nproperty name: ( output_register_status_16 ) == ( 7'bx111000 ) |-> err_3 == hw_13 ;endproperty \nproperty name: ( output_register_status_16 ) == ( sig_19 ) |-> fsm_3 == fsm_4 ;endproperty \nproperty name: ( output_register_status_16 ) == ( 5'h4 ) |-> chip_20 == fsm_7 ;endproperty \nproperty name; ( ( output_register_status_16 ) != 7'b0x000x1 ) || ( ( output_register_status_16 ) != 7'bx111000 ) || ( ( output_register_status_16 ) != sig_19 ) || ( output_register_status_16 ) != 5'h4 ) ) |-> tx_2 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_20 ) \n   7'b000xxx1 : begin\n     fsm_18 = cfg_10;\n   end\n   7'b0000x01 : begin\n     sig_7 = auth_3;\n   end\n   7'b111x11x : begin\n     reg_2 = err_8;\n   end\n   7'bx0x1xxx : begin\n     chip_3 = data_20;\n   end\n   6'b1xxxx1 : begin\n     tx_18 = hw_17;\n   end\n   default : begin \n     cfg_6 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_20 ) == ( 7'b000xxx1 ) |-> fsm_18 == cfg_10 ;endproperty \nproperty name: ( control_input_20 ) == ( 7'b0000x01 ) |-> sig_7 == auth_3 ;endproperty \nproperty name: ( control_input_20 ) == ( 7'b111x11x ) |-> reg_2 == err_8 ;endproperty \nproperty name: ( control_input_20 ) == ( 7'bx0x1xxx ) |-> chip_3 == data_20 ;endproperty \nproperty name: ( control_input_20 ) == ( 6'b1xxxx1 ) |-> tx_18 == hw_17 ;endproperty \nproperty name; ( ( control_input_20 ) != 7'b000xxx1 ) || ( ( control_input_20 ) != 7'b0000x01 ) || ( ( control_input_20 ) != 7'b111x11x ) || ( ( control_input_20 ) != 7'bx0x1xxx ) || ( control_input_20 ) != 6'b1xxxx1 ) ) |-> cfg_6 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_5 ) \n   3'b110 : begin\n     core_2 = hw_17;\n   end\n   7'h7c : begin\n     auth_14 = core_5;\n   end\n   7'b0x0101x : begin\n     sig_11 = hw_15;\n   end\n   7'b11xxx01 : begin\n     auth_8 = reg_9;\n   end\n   7'bx01x000 : begin\n     core_3 = rx_16;\n   end\n   default : begin \n     tx_11 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( data_status_5 ) == ( 3'b110 ) |-> core_2 == hw_17 ;endproperty \nproperty name: ( data_status_5 ) == ( 7'h7c ) |-> auth_14 == core_5 ;endproperty \nproperty name: ( data_status_5 ) == ( 7'b0x0101x ) |-> sig_11 == hw_15 ;endproperty \nproperty name: ( data_status_5 ) == ( 7'b11xxx01 ) |-> auth_8 == reg_9 ;endproperty \nproperty name: ( data_status_5 ) == ( 7'bx01x000 ) |-> core_3 == rx_16 ;endproperty \nproperty name; ( ( data_status_5 ) != 3'b110 ) || ( ( data_status_5 ) != 7'h7c ) || ( ( data_status_5 ) != 7'b0x0101x ) || ( ( data_status_5 ) != 7'b11xxx01 ) || ( data_status_5 ) != 7'bx01x000 ) ) |-> tx_11 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_6 ) \n   6'bx0x110 : begin\n     tx_14 = chip_3;\n   end\n   6'b000100 : begin\n     cfg_16 = sig_11;\n   end\n   default : begin \n     clk_10 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_6 ) == ( 6'bx0x110 ) |-> tx_14 == chip_3 ;endproperty \nproperty name: ( error_flag_6 ) == ( 6'b000100 ) |-> cfg_16 == sig_11 ;endproperty \nproperty name; ( ( error_flag_6 ) != 6'bx0x110 ) || ( error_flag_6 ) != 6'b000100 ) ) |-> clk_10 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   7'bxxxx111 : begin\n     chip_6 = tx_7;\n   end\n   7'b0xx101x : begin\n     tx_5 = auth_20;\n   end\n   7'h4 : begin\n     data_15 = sig_1;\n   end\n   default : begin \n     rx_14 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_13 ) == ( 7'bxxxx111 ) |-> chip_6 == tx_7 ;endproperty \nproperty name: ( data_buffer_status_13 ) == ( 7'b0xx101x ) |-> tx_5 == auth_20 ;endproperty \nproperty name: ( data_buffer_status_13 ) == ( 7'h4 ) |-> data_15 == sig_1 ;endproperty \nproperty name; ( ( data_buffer_status_13 ) != 7'bxxxx111 ) || ( ( data_buffer_status_13 ) != 7'b0xx101x ) || ( data_buffer_status_13 ) != 7'h4 ) ) |-> rx_14 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_1 ) \n   clk_6 : begin\n     fsm_14 = hw_2;\n   end\n   4'bxxxx : begin\n     reg_10 = fsm_18;\n   end\n   7'b010xx10 : begin\n     hw_16 = clk_6;\n   end\n   default : begin \n     rx_12 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_1 ) == ( clk_6 ) |-> fsm_14 == hw_2 ;endproperty \nproperty name: ( mode_register_1 ) == ( 4'bxxxx ) |-> reg_10 == fsm_18 ;endproperty \nproperty name: ( mode_register_1 ) == ( 7'b010xx10 ) |-> hw_16 == clk_6 ;endproperty \nproperty name; ( ( mode_register_1 ) != clk_6 ) || ( ( mode_register_1 ) != 4'bxxxx ) || ( mode_register_1 ) != 7'b010xx10 ) ) |-> rx_12 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_9 ) \n   5'he : begin\n     hw_11 = hw_11;\n   end\n   7'bxx0xxx1 : begin\n     chip_9 = rx_6;\n   end\n   7'h74 : begin\n     fsm_4 = sig_1;\n   end\n   7'b0101xxx : begin\n     clk_6 = fsm_17;\n   end\n   default : begin \n     fsm_7 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_9 ) == ( 5'he ) |-> hw_11 == hw_11 ;endproperty \nproperty name: ( ready_signal_9 ) == ( 7'bxx0xxx1 ) |-> chip_9 == rx_6 ;endproperty \nproperty name: ( ready_signal_9 ) == ( 7'h74 ) |-> fsm_4 == sig_1 ;endproperty \nproperty name: ( ready_signal_9 ) == ( 7'b0101xxx ) |-> clk_6 == fsm_17 ;endproperty \nproperty name; ( ( ready_signal_9 ) != 5'he ) || ( ( ready_signal_9 ) != 7'bxx0xxx1 ) || ( ( ready_signal_9 ) != 7'h74 ) || ( ready_signal_9 ) != 7'b0101xxx ) ) |-> fsm_7 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_2 ) \n   6'h38 : begin\n     chip_11 = hw_2;\n   end\n   default : begin \n     hw_3 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_2 ) == ( 6'h38 ) |-> chip_11 == hw_2 ;endproperty \nproperty name; ( operation_code_2 ) != 6'h38 ) ) |-> hw_3 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_4 ) \n   3'bx11 : begin\n     hw_9 = core_16;\n   end\n   7'bx001xxx : begin\n     data_14 = reg_3;\n   end\n   default : begin \n     rst_5 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( address_status_4 ) == ( 3'bx11 ) |-> hw_9 == core_16 ;endproperty \nproperty name: ( address_status_4 ) == ( 7'bx001xxx ) |-> data_14 == reg_3 ;endproperty \nproperty name; ( ( address_status_4 ) != 3'bx11 ) || ( address_status_4 ) != 7'bx001xxx ) ) |-> rst_5 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_20 ) \n   rx_14 : begin\n     sig_18 = chip_7;\n   end\n   6'b000x11 : begin\n     reg_8 = rx_17;\n   end\n   7'bx101x11 : begin\n     auth_13 = rx_15;\n   end\n   6'bx000x0 : begin\n     fsm_13 = core_5;\n   end\n   7'b101111x : begin\n     rx_18 = fsm_7;\n   end\n   default : begin \n     err_18 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( output_data_20 ) == ( rx_14 ) |-> sig_18 == chip_7 ;endproperty \nproperty name: ( output_data_20 ) == ( 6'b000x11 ) |-> reg_8 == rx_17 ;endproperty \nproperty name: ( output_data_20 ) == ( 7'bx101x11 ) |-> auth_13 == rx_15 ;endproperty \nproperty name: ( output_data_20 ) == ( 6'bx000x0 ) |-> fsm_13 == core_5 ;endproperty \nproperty name: ( output_data_20 ) == ( 7'b101111x ) |-> rx_18 == fsm_7 ;endproperty \nproperty name; ( ( output_data_20 ) != rx_14 ) || ( ( output_data_20 ) != 6'b000x11 ) || ( ( output_data_20 ) != 7'bx101x11 ) || ( ( output_data_20 ) != 6'bx000x0 ) || ( output_data_20 ) != 7'b101111x ) ) |-> err_18 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_18 ) \n   6'b1x0x00 : begin\n     auth_15 = rst_17;\n   end\n   7'b1100x01 : begin\n     rx_1 = err_2;\n   end\n   6'b110100 : begin\n     data_7 = tx_8;\n   end\n   6'h1f : begin\n     chip_6 = tx_1;\n   end\n   6'bxx111x : begin\n     core_8 = auth_6;\n   end\n   default : begin \n     fsm_7 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( data_out_18 ) == ( 6'b1x0x00 ) |-> auth_15 == rst_17 ;endproperty \nproperty name: ( data_out_18 ) == ( 7'b1100x01 ) |-> rx_1 == err_2 ;endproperty \nproperty name: ( data_out_18 ) == ( 6'b110100 ) |-> data_7 == tx_8 ;endproperty \nproperty name: ( data_out_18 ) == ( 6'h1f ) |-> chip_6 == tx_1 ;endproperty \nproperty name: ( data_out_18 ) == ( 6'bxx111x ) |-> core_8 == auth_6 ;endproperty \nproperty name; ( ( data_out_18 ) != 6'b1x0x00 ) || ( ( data_out_18 ) != 7'b1100x01 ) || ( ( data_out_18 ) != 6'b110100 ) || ( ( data_out_18 ) != 6'h1f ) || ( data_out_18 ) != 6'bxx111x ) ) |-> fsm_7 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_19 ) \n   7'bx1011xx : begin\n     cfg_3 = clk_17;\n   end\n   default : begin \n     data_1 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_19 ) == ( 7'bx1011xx ) |-> cfg_3 == clk_17 ;endproperty \nproperty name; ( control_status_buffer_19 ) != 7'bx1011xx ) ) |-> data_1 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_2 ) \n   7'b00010x1 : begin\n     data_14 = data_3;\n   end\n   default : begin \n     chip_8 = tx_7;\n   end\nendcase",
        "Assertion": "property name: ( counter_2 ) == ( 7'b00010x1 ) |-> data_14 == data_3 ;endproperty \nproperty name; ( counter_2 ) != 7'b00010x1 ) ) |-> chip_8 == tx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_14 ) \n   7'b01xxxx0 : begin\n     core_19 = sig_9;\n   end\n   7'b0011001 : begin\n     data_13 = auth_15;\n   end\n   7'b11111x0 : begin\n     rst_1 = core_7;\n   end\n   default : begin \n     clk_7 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( control_register_14 ) == ( 7'b01xxxx0 ) |-> core_19 == sig_9 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'b0011001 ) |-> data_13 == auth_15 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'b11111x0 ) |-> rst_1 == core_7 ;endproperty \nproperty name; ( ( control_register_14 ) != 7'b01xxxx0 ) || ( ( control_register_14 ) != 7'b0011001 ) || ( control_register_14 ) != 7'b11111x0 ) ) |-> clk_7 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_7 ) \n   6'bx00100 : begin\n     clk_3 = rx_10;\n   end\n   7'h7d : begin\n     err_19 = chip_8;\n   end\n   7'bxxx0xxx : begin\n     reg_12 = err_11;\n   end\n   default : begin \n     core_18 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_7 ) == ( 6'bx00100 ) |-> clk_3 == rx_10 ;endproperty \nproperty name: ( status_flag_7 ) == ( 7'h7d ) |-> err_19 == chip_8 ;endproperty \nproperty name: ( status_flag_7 ) == ( 7'bxxx0xxx ) |-> reg_12 == err_11 ;endproperty \nproperty name; ( ( status_flag_7 ) != 6'bx00100 ) || ( ( status_flag_7 ) != 7'h7d ) || ( status_flag_7 ) != 7'bxxx0xxx ) ) |-> core_18 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_8 ) \n   4'b0111 : begin\n     chip_3 = rx_11;\n   end\n   6'b01x0x1 : begin\n     err_12 = fsm_4;\n   end\n   default : begin \n     data_15 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( command_word_8 ) == ( 4'b0111 ) |-> chip_3 == rx_11 ;endproperty \nproperty name: ( command_word_8 ) == ( 6'b01x0x1 ) |-> err_12 == fsm_4 ;endproperty \nproperty name; ( ( command_word_8 ) != 4'b0111 ) || ( command_word_8 ) != 6'b01x0x1 ) ) |-> data_15 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_8 ) \n   7'bx1x0x1x : begin\n     cfg_17 = data_9;\n   end\n   default : begin \n     clk_4 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_8 ) == ( 7'bx1x0x1x ) |-> cfg_17 == data_9 ;endproperty \nproperty name; ( data_ready_8 ) != 7'bx1x0x1x ) ) |-> clk_4 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_5 ) \n   7'hd : begin\n     err_12 = core_11;\n   end\n   7'bxxx01x0 : begin\n     core_7 = rst_20;\n   end\n   7'b1011100 : begin\n     tx_6 = fsm_9;\n   end\n   6'h2e : begin\n     clk_16 = clk_12;\n   end\n   7'bx0xx1xx : begin\n     sig_8 = chip_11;\n   end\n   default : begin \n     reg_20 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_5 ) == ( 7'hd ) |-> err_12 == core_11 ;endproperty \nproperty name: ( interrupt_control_5 ) == ( 7'bxxx01x0 ) |-> core_7 == rst_20 ;endproperty \nproperty name: ( interrupt_control_5 ) == ( 7'b1011100 ) |-> tx_6 == fsm_9 ;endproperty \nproperty name: ( interrupt_control_5 ) == ( 6'h2e ) |-> clk_16 == clk_12 ;endproperty \nproperty name: ( interrupt_control_5 ) == ( 7'bx0xx1xx ) |-> sig_8 == chip_11 ;endproperty \nproperty name; ( ( interrupt_control_5 ) != 7'hd ) || ( ( interrupt_control_5 ) != 7'bxxx01x0 ) || ( ( interrupt_control_5 ) != 7'b1011100 ) || ( ( interrupt_control_5 ) != 6'h2e ) || ( interrupt_control_5 ) != 7'bx0xx1xx ) ) |-> reg_20 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   4'b00xx : begin\n     rst_10 = clk_20;\n   end\n   7'b1000101 : begin\n     sig_16 = core_9;\n   end\n   default : begin \n     cfg_8 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_11 ) == ( 4'b00xx ) |-> rst_10 == clk_20 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 7'b1000101 ) |-> sig_16 == core_9 ;endproperty \nproperty name; ( ( interrupt_control_11 ) != 4'b00xx ) || ( interrupt_control_11 ) != 7'b1000101 ) ) |-> cfg_8 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_13 ) \n   7'h32 : begin\n     err_1 = clk_12;\n   end\n   7'b11x01x0 : begin\n     tx_6 = cfg_15;\n   end\n   default : begin \n     auth_10 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_13 ) == ( 7'h32 ) |-> err_1 == clk_12 ;endproperty \nproperty name: ( control_valid_13 ) == ( 7'b11x01x0 ) |-> tx_6 == cfg_15 ;endproperty \nproperty name; ( ( control_valid_13 ) != 7'h32 ) || ( control_valid_13 ) != 7'b11x01x0 ) ) |-> auth_10 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_12 ) \n   data_20 : begin\n     rst_20 = rst_16;\n   end\n   7'h36 : begin\n     auth_13 = sig_7;\n   end\n   5'bxx01x : begin\n     data_10 = fsm_13;\n   end\n   default : begin \n     sig_19 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( address_status_12 ) == ( data_20 ) |-> rst_20 == rst_16 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'h36 ) |-> auth_13 == sig_7 ;endproperty \nproperty name: ( address_status_12 ) == ( 5'bxx01x ) |-> data_10 == fsm_13 ;endproperty \nproperty name; ( ( address_status_12 ) != data_20 ) || ( ( address_status_12 ) != 7'h36 ) || ( address_status_12 ) != 5'bxx01x ) ) |-> sig_19 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_5 ) \n   7'b1x01xx0 : begin\n     tx_16 = fsm_9;\n   end\n   default : begin \n     core_4 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( data_in_5 ) == ( 7'b1x01xx0 ) |-> tx_16 == fsm_9 ;endproperty \nproperty name; ( data_in_5 ) != 7'b1x01xx0 ) ) |-> core_4 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_16 ) \n   5'b10x00 : begin\n     data_17 = fsm_9;\n   end\n   7'bx00x001 : begin\n     clk_1 = cfg_9;\n   end\n   7'b11100xx : begin\n     sig_4 = rst_17;\n   end\n   7'b1xxxx1x : begin\n     auth_2 = rst_16;\n   end\n   default : begin \n     rx_1 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( address_status_16 ) == ( 5'b10x00 ) |-> data_17 == fsm_9 ;endproperty \nproperty name: ( address_status_16 ) == ( 7'bx00x001 ) |-> clk_1 == cfg_9 ;endproperty \nproperty name: ( address_status_16 ) == ( 7'b11100xx ) |-> sig_4 == rst_17 ;endproperty \nproperty name: ( address_status_16 ) == ( 7'b1xxxx1x ) |-> auth_2 == rst_16 ;endproperty \nproperty name; ( ( address_status_16 ) != 5'b10x00 ) || ( ( address_status_16 ) != 7'bx00x001 ) || ( ( address_status_16 ) != 7'b11100xx ) || ( address_status_16 ) != 7'b1xxxx1x ) ) |-> rx_1 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_20 ) \n   7'h7c : begin\n     rx_17 = tx_7;\n   end\n   7'bxx10x10 : begin\n     core_13 = rst_2;\n   end\n   default : begin \n     chip_4 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( counter_20 ) == ( 7'h7c ) |-> rx_17 == tx_7 ;endproperty \nproperty name: ( counter_20 ) == ( 7'bxx10x10 ) |-> core_13 == rst_2 ;endproperty \nproperty name; ( ( counter_20 ) != 7'h7c ) || ( counter_20 ) != 7'bxx10x10 ) ) |-> chip_4 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_8 ) \n   4'b00x0 : begin\n     tx_7 = cfg_1;\n   end\n   data_15 : begin\n     chip_20 = err_4;\n   end\n   6'h1e : begin\n     tx_8 = cfg_15;\n   end\n   default : begin \n     cfg_11 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_8 ) == ( 4'b00x0 ) |-> tx_7 == cfg_1 ;endproperty \nproperty name: ( start_bit_8 ) == ( data_15 ) |-> chip_20 == err_4 ;endproperty \nproperty name: ( start_bit_8 ) == ( 6'h1e ) |-> tx_8 == cfg_15 ;endproperty \nproperty name; ( ( start_bit_8 ) != 4'b00x0 ) || ( ( start_bit_8 ) != data_15 ) || ( start_bit_8 ) != 6'h1e ) ) |-> cfg_11 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_16 ) \n   7'h58 : begin\n     tx_5 = rst_5;\n   end\n   default : begin \n     hw_10 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( control_input_16 ) == ( 7'h58 ) |-> tx_5 == rst_5 ;endproperty \nproperty name; ( control_input_16 ) != 7'h58 ) ) |-> hw_10 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_15 ) \n   6'b101110 : begin\n     sig_10 = tx_13;\n   end\n   7'b0xxxx11 : begin\n     clk_9 = cfg_13;\n   end\n   7'bx0x1x11 : begin\n     fsm_1 = hw_10;\n   end\n   default : begin \n     clk_15 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_15 ) == ( 6'b101110 ) |-> sig_10 == tx_13 ;endproperty \nproperty name: ( ready_register_15 ) == ( 7'b0xxxx11 ) |-> clk_9 == cfg_13 ;endproperty \nproperty name: ( ready_register_15 ) == ( 7'bx0x1x11 ) |-> fsm_1 == hw_10 ;endproperty \nproperty name; ( ( ready_register_15 ) != 6'b101110 ) || ( ( ready_register_15 ) != 7'b0xxxx11 ) || ( ready_register_15 ) != 7'bx0x1x11 ) ) |-> clk_15 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_15 ) \n   6'bx1xx1x : begin\n     auth_16 = sig_9;\n   end\n   6'bx01011 : begin\n     reg_17 = tx_4;\n   end\n   default : begin \n     clk_20 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_15 ) == ( 6'bx1xx1x ) |-> auth_16 == sig_9 ;endproperty \nproperty name: ( status_register_buffer_15 ) == ( 6'bx01011 ) |-> reg_17 == tx_4 ;endproperty \nproperty name; ( ( status_register_buffer_15 ) != 6'bx1xx1x ) || ( status_register_buffer_15 ) != 6'bx01011 ) ) |-> clk_20 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   6'b1x0000 : begin\n     auth_19 = rx_13;\n   end\n   6'hxx : begin\n     clk_8 = cfg_3;\n   end\n   6'b0011x1 : begin\n     err_15 = chip_19;\n   end\n   7'h31 : begin\n     data_16 = rx_16;\n   end\n   7'bxx0xx1x : begin\n     rx_15 = clk_10;\n   end\n   default : begin \n     tx_6 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 6'b1x0000 ) |-> auth_19 == rx_13 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 6'hxx ) |-> clk_8 == cfg_3 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 6'b0011x1 ) |-> err_15 == chip_19 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'h31 ) |-> data_16 == rx_16 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'bxx0xx1x ) |-> rx_15 == clk_10 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 6'b1x0000 ) || ( ( instruction_buffer_5 ) != 6'hxx ) || ( ( instruction_buffer_5 ) != 6'b0011x1 ) || ( ( instruction_buffer_5 ) != 7'h31 ) || ( instruction_buffer_5 ) != 7'bxx0xx1x ) ) |-> tx_6 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_10 ) \n   tx_17 : begin\n     cfg_2 = rst_7;\n   end\n   7'h74 : begin\n     chip_4 = rst_15;\n   end\n   7'h1x : begin\n     auth_14 = fsm_4;\n   end\n   7'b1111x11 : begin\n     tx_7 = sig_4;\n   end\n   default : begin \n     fsm_4 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( data_register_10 ) == ( tx_17 ) |-> cfg_2 == rst_7 ;endproperty \nproperty name: ( data_register_10 ) == ( 7'h74 ) |-> chip_4 == rst_15 ;endproperty \nproperty name: ( data_register_10 ) == ( 7'h1x ) |-> auth_14 == fsm_4 ;endproperty \nproperty name: ( data_register_10 ) == ( 7'b1111x11 ) |-> tx_7 == sig_4 ;endproperty \nproperty name; ( ( data_register_10 ) != tx_17 ) || ( ( data_register_10 ) != 7'h74 ) || ( ( data_register_10 ) != 7'h1x ) || ( data_register_10 ) != 7'b1111x11 ) ) |-> fsm_4 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_12 ) \n   7'b1100011 : begin\n     data_13 = rst_2;\n   end\n   7'bx00110x : begin\n     data_18 = auth_18;\n   end\n   default : begin \n     clk_4 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_12 ) == ( 7'b1100011 ) |-> data_13 == rst_2 ;endproperty \nproperty name: ( flag_status_12 ) == ( 7'bx00110x ) |-> data_18 == auth_18 ;endproperty \nproperty name; ( ( flag_status_12 ) != 7'b1100011 ) || ( flag_status_12 ) != 7'bx00110x ) ) |-> clk_4 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_7 ) \n   5'b1x001 : begin\n     clk_19 = data_7;\n   end\n   4'h9 : begin\n     tx_16 = err_18;\n   end\n   default : begin \n     auth_3 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_7 ) == ( 5'b1x001 ) |-> clk_19 == data_7 ;endproperty \nproperty name: ( interrupt_flag_7 ) == ( 4'h9 ) |-> tx_16 == err_18 ;endproperty \nproperty name; ( ( interrupt_flag_7 ) != 5'b1x001 ) || ( interrupt_flag_7 ) != 4'h9 ) ) |-> auth_3 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_5 ) \n   7'b110x1x0 : begin\n     auth_19 = auth_11;\n   end\n   default : begin \n     rx_8 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( output_control_5 ) == ( 7'b110x1x0 ) |-> auth_19 == auth_11 ;endproperty \nproperty name; ( output_control_5 ) != 7'b110x1x0 ) ) |-> rx_8 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   7'bx11x0xx : begin\n     chip_10 = auth_9;\n   end\n   7'b0x1xxxx : begin\n     hw_6 = data_10;\n   end\n   7'b00xxxxx : begin\n     sig_20 = tx_14;\n   end\n   6'b10100x : begin\n     reg_7 = chip_3;\n   end\n   default : begin \n     fsm_4 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_11 ) == ( 7'bx11x0xx ) |-> chip_10 == auth_9 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'b0x1xxxx ) |-> hw_6 == data_10 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'b00xxxxx ) |-> sig_20 == tx_14 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 6'b10100x ) |-> reg_7 == chip_3 ;endproperty \nproperty name; ( ( instruction_register_11 ) != 7'bx11x0xx ) || ( ( instruction_register_11 ) != 7'b0x1xxxx ) || ( ( instruction_register_11 ) != 7'b00xxxxx ) || ( instruction_register_11 ) != 6'b10100x ) ) |-> fsm_4 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_18 ) \n   6'b011000 : begin\n     tx_8 = cfg_3;\n   end\n   6'b00x101 : begin\n     data_20 = rx_3;\n   end\n   6'h2x : begin\n     clk_20 = chip_2;\n   end\n   default : begin \n     rst_3 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_18 ) == ( 6'b011000 ) |-> tx_8 == cfg_3 ;endproperty \nproperty name: ( output_buffer_18 ) == ( 6'b00x101 ) |-> data_20 == rx_3 ;endproperty \nproperty name: ( output_buffer_18 ) == ( 6'h2x ) |-> clk_20 == chip_2 ;endproperty \nproperty name; ( ( output_buffer_18 ) != 6'b011000 ) || ( ( output_buffer_18 ) != 6'b00x101 ) || ( output_buffer_18 ) != 6'h2x ) ) |-> rst_3 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_17 ) \n   6'bx101x0 : begin\n     fsm_9 = core_14;\n   end\n   7'bx01x0x1 : begin\n     chip_9 = clk_14;\n   end\n   7'b10011x1 : begin\n     core_20 = chip_16;\n   end\n   5'hb : begin\n     core_17 = cfg_15;\n   end\n   default : begin \n     rst_15 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( end_address_17 ) == ( 6'bx101x0 ) |-> fsm_9 == core_14 ;endproperty \nproperty name: ( end_address_17 ) == ( 7'bx01x0x1 ) |-> chip_9 == clk_14 ;endproperty \nproperty name: ( end_address_17 ) == ( 7'b10011x1 ) |-> core_20 == chip_16 ;endproperty \nproperty name: ( end_address_17 ) == ( 5'hb ) |-> core_17 == cfg_15 ;endproperty \nproperty name; ( ( end_address_17 ) != 6'bx101x0 ) || ( ( end_address_17 ) != 7'bx01x0x1 ) || ( ( end_address_17 ) != 7'b10011x1 ) || ( end_address_17 ) != 5'hb ) ) |-> rst_15 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_2 ) \n   4'b1x1x : begin\n     sig_3 = rst_6;\n   end\n   7'h61 : begin\n     cfg_17 = data_13;\n   end\n   clk_1 : begin\n     cfg_13 = auth_20;\n   end\n   3'b1xx : begin\n     err_6 = hw_2;\n   end\n   6'b111x11 : begin\n     tx_2 = rst_5;\n   end\n   default : begin \n     core_12 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_2 ) == ( 4'b1x1x ) |-> sig_3 == rst_6 ;endproperty \nproperty name: ( interrupt_request_2 ) == ( 7'h61 ) |-> cfg_17 == data_13 ;endproperty \nproperty name: ( interrupt_request_2 ) == ( clk_1 ) |-> cfg_13 == auth_20 ;endproperty \nproperty name: ( interrupt_request_2 ) == ( 3'b1xx ) |-> err_6 == hw_2 ;endproperty \nproperty name: ( interrupt_request_2 ) == ( 6'b111x11 ) |-> tx_2 == rst_5 ;endproperty \nproperty name; ( ( interrupt_request_2 ) != 4'b1x1x ) || ( ( interrupt_request_2 ) != 7'h61 ) || ( ( interrupt_request_2 ) != clk_1 ) || ( ( interrupt_request_2 ) != 3'b1xx ) || ( interrupt_request_2 ) != 6'b111x11 ) ) |-> core_12 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_2 ) \n   5'b11010 : begin\n     data_3 = hw_10;\n   end\n   default : begin \n     data_1 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( data_control_2 ) == ( 5'b11010 ) |-> data_3 == hw_10 ;endproperty \nproperty name; ( data_control_2 ) != 5'b11010 ) ) |-> data_1 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_3 ) \n   6'h1 : begin\n     sig_6 = rx_20;\n   end\n   7'b11xx1x0 : begin\n     rst_15 = fsm_14;\n   end\n   3'b010 : begin\n     data_16 = hw_14;\n   end\n   7'bx101x0x : begin\n     reg_10 = hw_3;\n   end\n   7'bxxx0101 : begin\n     clk_12 = data_2;\n   end\n   default : begin \n     err_5 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_3 ) == ( 6'h1 ) |-> sig_6 == rx_20 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 7'b11xx1x0 ) |-> rst_15 == fsm_14 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 3'b010 ) |-> data_16 == hw_14 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 7'bx101x0x ) |-> reg_10 == hw_3 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 7'bxxx0101 ) |-> clk_12 == data_2 ;endproperty \nproperty name; ( ( data_register_status_3 ) != 6'h1 ) || ( ( data_register_status_3 ) != 7'b11xx1x0 ) || ( ( data_register_status_3 ) != 3'b010 ) || ( ( data_register_status_3 ) != 7'bx101x0x ) || ( data_register_status_3 ) != 7'bxxx0101 ) ) |-> err_5 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_16 ) \n   7'b1100x1x : begin\n     fsm_11 = tx_18;\n   end\n   fsm_15 : begin\n     clk_16 = reg_1;\n   end\n   default : begin \n     clk_12 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_16 ) == ( 7'b1100x1x ) |-> fsm_11 == tx_18 ;endproperty \nproperty name: ( status_output_buffer_16 ) == ( fsm_15 ) |-> clk_16 == reg_1 ;endproperty \nproperty name; ( ( status_output_buffer_16 ) != 7'b1100x1x ) || ( status_output_buffer_16 ) != fsm_15 ) ) |-> clk_12 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_13 ) \n   7'b1000x0x : begin\n     core_9 = clk_8;\n   end\n   5'b1100x : begin\n     clk_19 = sig_3;\n   end\n   7'b00x0000 : begin\n     hw_1 = reg_3;\n   end\n   default : begin \n     cfg_10 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( start_address_13 ) == ( 7'b1000x0x ) |-> core_9 == clk_8 ;endproperty \nproperty name: ( start_address_13 ) == ( 5'b1100x ) |-> clk_19 == sig_3 ;endproperty \nproperty name: ( start_address_13 ) == ( 7'b00x0000 ) |-> hw_1 == reg_3 ;endproperty \nproperty name; ( ( start_address_13 ) != 7'b1000x0x ) || ( ( start_address_13 ) != 5'b1100x ) || ( start_address_13 ) != 7'b00x0000 ) ) |-> cfg_10 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_7 ) \n   5'b0xx00 : begin\n     core_10 = tx_9;\n   end\n   err_5 : begin\n     sig_16 = rx_1;\n   end\n   4'b0x10 : begin\n     data_8 = clk_12;\n   end\n   6'h16 : begin\n     chip_2 = rst_1;\n   end\n   default : begin \n     clk_14 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( command_register_7 ) == ( 5'b0xx00 ) |-> core_10 == tx_9 ;endproperty \nproperty name: ( command_register_7 ) == ( err_5 ) |-> sig_16 == rx_1 ;endproperty \nproperty name: ( command_register_7 ) == ( 4'b0x10 ) |-> data_8 == clk_12 ;endproperty \nproperty name: ( command_register_7 ) == ( 6'h16 ) |-> chip_2 == rst_1 ;endproperty \nproperty name; ( ( command_register_7 ) != 5'b0xx00 ) || ( ( command_register_7 ) != err_5 ) || ( ( command_register_7 ) != 4'b0x10 ) || ( command_register_7 ) != 6'h16 ) ) |-> clk_14 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_16 ) \n   7'h2 : begin\n     sig_9 = reg_19;\n   end\n   7'h48 : begin\n     rst_12 = rx_3;\n   end\n   5'b0xx00 : begin\n     core_16 = hw_17;\n   end\n   rx_17 : begin\n     tx_12 = chip_13;\n   end\n   7'b0011xxx : begin\n     data_15 = sig_18;\n   end\n   default : begin \n     fsm_18 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_16 ) == ( 7'h2 ) |-> sig_9 == reg_19 ;endproperty \nproperty name: ( write_enable_16 ) == ( 7'h48 ) |-> rst_12 == rx_3 ;endproperty \nproperty name: ( write_enable_16 ) == ( 5'b0xx00 ) |-> core_16 == hw_17 ;endproperty \nproperty name: ( write_enable_16 ) == ( rx_17 ) |-> tx_12 == chip_13 ;endproperty \nproperty name: ( write_enable_16 ) == ( 7'b0011xxx ) |-> data_15 == sig_18 ;endproperty \nproperty name; ( ( write_enable_16 ) != 7'h2 ) || ( ( write_enable_16 ) != 7'h48 ) || ( ( write_enable_16 ) != 5'b0xx00 ) || ( ( write_enable_16 ) != rx_17 ) || ( write_enable_16 ) != 7'b0011xxx ) ) |-> fsm_18 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_15 ) \n   7'b1xxxx10 : begin\n     data_11 = chip_18;\n   end\n   7'bxxxx010 : begin\n     hw_4 = chip_14;\n   end\n   6'bx01001 : begin\n     tx_1 = hw_2;\n   end\n   7'bxxxx100 : begin\n     sig_1 = cfg_3;\n   end\n   6'b111010 : begin\n     clk_2 = cfg_6;\n   end\n   default : begin \n     cfg_12 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_15 ) == ( 7'b1xxxx10 ) |-> data_11 == chip_18 ;endproperty \nproperty name: ( read_enable_15 ) == ( 7'bxxxx010 ) |-> hw_4 == chip_14 ;endproperty \nproperty name: ( read_enable_15 ) == ( 6'bx01001 ) |-> tx_1 == hw_2 ;endproperty \nproperty name: ( read_enable_15 ) == ( 7'bxxxx100 ) |-> sig_1 == cfg_3 ;endproperty \nproperty name: ( read_enable_15 ) == ( 6'b111010 ) |-> clk_2 == cfg_6 ;endproperty \nproperty name; ( ( read_enable_15 ) != 7'b1xxxx10 ) || ( ( read_enable_15 ) != 7'bxxxx010 ) || ( ( read_enable_15 ) != 6'bx01001 ) || ( ( read_enable_15 ) != 7'bxxxx100 ) || ( read_enable_15 ) != 6'b111010 ) ) |-> cfg_12 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_9 ) \n   7'b0111100 : begin\n     core_7 = reg_12;\n   end\n   7'h21 : begin\n     hw_12 = cfg_2;\n   end\n   default : begin \n     clk_7 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_9 ) == ( 7'b0111100 ) |-> core_7 == reg_12 ;endproperty \nproperty name: ( control_flag_9 ) == ( 7'h21 ) |-> hw_12 == cfg_2 ;endproperty \nproperty name; ( ( control_flag_9 ) != 7'b0111100 ) || ( control_flag_9 ) != 7'h21 ) ) |-> clk_7 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_18 ) \n   core_20 : begin\n     err_9 = cfg_15;\n   end\n   5'bxx101 : begin\n     rst_2 = fsm_6;\n   end\n   5'hb : begin\n     err_5 = rst_5;\n   end\n   7'h38 : begin\n     auth_6 = clk_16;\n   end\n   default : begin \n     sig_7 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_18 ) == ( core_20 ) |-> err_9 == cfg_15 ;endproperty \nproperty name: ( write_enable_18 ) == ( 5'bxx101 ) |-> rst_2 == fsm_6 ;endproperty \nproperty name: ( write_enable_18 ) == ( 5'hb ) |-> err_5 == rst_5 ;endproperty \nproperty name: ( write_enable_18 ) == ( 7'h38 ) |-> auth_6 == clk_16 ;endproperty \nproperty name; ( ( write_enable_18 ) != core_20 ) || ( ( write_enable_18 ) != 5'bxx101 ) || ( ( write_enable_18 ) != 5'hb ) || ( write_enable_18 ) != 7'h38 ) ) |-> sig_7 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_17 ) \n   7'bx001000 : begin\n     tx_17 = err_6;\n   end\n   default : begin \n     auth_5 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_17 ) == ( 7'bx001000 ) |-> tx_17 == err_6 ;endproperty \nproperty name; ( control_register_status_status_17 ) != 7'bx001000 ) ) |-> auth_5 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_4 ) \n   7'h2c : begin\n     rx_2 = hw_8;\n   end\n   7'b1x0x1x1 : begin\n     err_18 = core_20;\n   end\n   7'b1xxx0xx : begin\n     clk_13 = core_20;\n   end\n   4'b11x0 : begin\n     clk_6 = clk_17;\n   end\n   7'h5b : begin\n     chip_14 = err_2;\n   end\n   default : begin \n     rx_16 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_4 ) == ( 7'h2c ) |-> rx_2 == hw_8 ;endproperty \nproperty name: ( write_enable_4 ) == ( 7'b1x0x1x1 ) |-> err_18 == core_20 ;endproperty \nproperty name: ( write_enable_4 ) == ( 7'b1xxx0xx ) |-> clk_13 == core_20 ;endproperty \nproperty name: ( write_enable_4 ) == ( 4'b11x0 ) |-> clk_6 == clk_17 ;endproperty \nproperty name: ( write_enable_4 ) == ( 7'h5b ) |-> chip_14 == err_2 ;endproperty \nproperty name; ( ( write_enable_4 ) != 7'h2c ) || ( ( write_enable_4 ) != 7'b1x0x1x1 ) || ( ( write_enable_4 ) != 7'b1xxx0xx ) || ( ( write_enable_4 ) != 4'b11x0 ) || ( write_enable_4 ) != 7'h5b ) ) |-> rx_16 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   6'h32 : begin\n     auth_13 = fsm_10;\n   end\n   7'b1100x11 : begin\n     auth_16 = err_18;\n   end\n   default : begin \n     core_17 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_17 ) == ( 6'h32 ) |-> auth_13 == fsm_10 ;endproperty \nproperty name: ( data_buffer_17 ) == ( 7'b1100x11 ) |-> auth_16 == err_18 ;endproperty \nproperty name; ( ( data_buffer_17 ) != 6'h32 ) || ( data_buffer_17 ) != 7'b1100x11 ) ) |-> core_17 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   7'h30 : begin\n     hw_2 = hw_12;\n   end\n   7'h3f : begin\n     data_11 = reg_13;\n   end\n   5'b01011 : begin\n     auth_3 = tx_18;\n   end\n   6'b11x101 : begin\n     fsm_9 = reg_3;\n   end\n   6'b111x11 : begin\n     data_17 = chip_17;\n   end\n   default : begin \n     rst_1 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_8 ) == ( 7'h30 ) |-> hw_2 == hw_12 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 7'h3f ) |-> data_11 == reg_13 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 5'b01011 ) |-> auth_3 == tx_18 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 6'b11x101 ) |-> fsm_9 == reg_3 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 6'b111x11 ) |-> data_17 == chip_17 ;endproperty \nproperty name; ( ( control_status_buffer_8 ) != 7'h30 ) || ( ( control_status_buffer_8 ) != 7'h3f ) || ( ( control_status_buffer_8 ) != 5'b01011 ) || ( ( control_status_buffer_8 ) != 6'b11x101 ) || ( control_status_buffer_8 ) != 6'b111x11 ) ) |-> rst_1 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_3 ) \n   7'b101xx00 : begin\n     clk_15 = hw_14;\n   end\n   7'h6c : begin\n     chip_11 = rst_15;\n   end\n   7'bx0x1x1x : begin\n     clk_1 = rst_17;\n   end\n   default : begin \n     clk_20 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( control_status_3 ) == ( 7'b101xx00 ) |-> clk_15 == hw_14 ;endproperty \nproperty name: ( control_status_3 ) == ( 7'h6c ) |-> chip_11 == rst_15 ;endproperty \nproperty name: ( control_status_3 ) == ( 7'bx0x1x1x ) |-> clk_1 == rst_17 ;endproperty \nproperty name; ( ( control_status_3 ) != 7'b101xx00 ) || ( ( control_status_3 ) != 7'h6c ) || ( control_status_3 ) != 7'bx0x1x1x ) ) |-> clk_20 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_2 ) \n   6'b1x0000 : begin\n     fsm_20 = rx_19;\n   end\n   7'b0xx0xx1 : begin\n     reg_2 = core_10;\n   end\n   default : begin \n     cfg_2 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_2 ) == ( 6'b1x0000 ) |-> fsm_20 == rx_19 ;endproperty \nproperty name: ( interrupt_control_status_2 ) == ( 7'b0xx0xx1 ) |-> reg_2 == core_10 ;endproperty \nproperty name; ( ( interrupt_control_status_2 ) != 6'b1x0000 ) || ( interrupt_control_status_2 ) != 7'b0xx0xx1 ) ) |-> cfg_2 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_8 ) \n   5'bxx0x1 : begin\n     err_15 = rx_4;\n   end\n   7'b11xx101 : begin\n     rx_13 = hw_13;\n   end\n   cfg_3 : begin\n     data_7 = tx_10;\n   end\n   6'h21 : begin\n     reg_5 = rx_16;\n   end\n   7'h20 : begin\n     sig_2 = rx_2;\n   end\n   default : begin \n     rst_9 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_8 ) == ( 5'bxx0x1 ) |-> err_15 == rx_4 ;endproperty \nproperty name: ( data_control_status_8 ) == ( 7'b11xx101 ) |-> rx_13 == hw_13 ;endproperty \nproperty name: ( data_control_status_8 ) == ( cfg_3 ) |-> data_7 == tx_10 ;endproperty \nproperty name: ( data_control_status_8 ) == ( 6'h21 ) |-> reg_5 == rx_16 ;endproperty \nproperty name: ( data_control_status_8 ) == ( 7'h20 ) |-> sig_2 == rx_2 ;endproperty \nproperty name; ( ( data_control_status_8 ) != 5'bxx0x1 ) || ( ( data_control_status_8 ) != 7'b11xx101 ) || ( ( data_control_status_8 ) != cfg_3 ) || ( ( data_control_status_8 ) != 6'h21 ) || ( data_control_status_8 ) != 7'h20 ) ) |-> rst_9 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_2 ) \n   7'b1101xxx : begin\n     rst_6 = auth_18;\n   end\n   default : begin \n     tx_20 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( counter_2 ) == ( 7'b1101xxx ) |-> rst_6 == auth_18 ;endproperty \nproperty name; ( counter_2 ) != 7'b1101xxx ) ) |-> tx_20 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_15 ) \n   5'h3 : begin\n     data_10 = rx_16;\n   end\n   7'b1000001 : begin\n     fsm_18 = clk_7;\n   end\n   6'h1d : begin\n     fsm_20 = cfg_17;\n   end\n   7'b1x01x1x : begin\n     data_4 = clk_2;\n   end\n   default : begin \n     err_4 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_15 ) == ( 5'h3 ) |-> data_10 == rx_16 ;endproperty \nproperty name: ( status_flag_15 ) == ( 7'b1000001 ) |-> fsm_18 == clk_7 ;endproperty \nproperty name: ( status_flag_15 ) == ( 6'h1d ) |-> fsm_20 == cfg_17 ;endproperty \nproperty name: ( status_flag_15 ) == ( 7'b1x01x1x ) |-> data_4 == clk_2 ;endproperty \nproperty name; ( ( status_flag_15 ) != 5'h3 ) || ( ( status_flag_15 ) != 7'b1000001 ) || ( ( status_flag_15 ) != 6'h1d ) || ( status_flag_15 ) != 7'b1x01x1x ) ) |-> err_4 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_20 ) \n   7'bxxxxx01 : begin\n     hw_2 = hw_2;\n   end\n   7'bx1xx1xx : begin\n     tx_1 = auth_20;\n   end\n   default : begin \n     chip_11 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_20 ) == ( 7'bxxxxx01 ) |-> hw_2 == hw_2 ;endproperty \nproperty name: ( start_signal_20 ) == ( 7'bx1xx1xx ) |-> tx_1 == auth_20 ;endproperty \nproperty name; ( ( start_signal_20 ) != 7'bxxxxx01 ) || ( start_signal_20 ) != 7'bx1xx1xx ) ) |-> chip_11 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_9 ) \n   7'b1100010 : begin\n     err_9 = cfg_11;\n   end\n   5'b1x11x : begin\n     err_4 = reg_14;\n   end\n   default : begin \n     chip_14 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( control_status_9 ) == ( 7'b1100010 ) |-> err_9 == cfg_11 ;endproperty \nproperty name: ( control_status_9 ) == ( 5'b1x11x ) |-> err_4 == reg_14 ;endproperty \nproperty name; ( ( control_status_9 ) != 7'b1100010 ) || ( control_status_9 ) != 5'b1x11x ) ) |-> chip_14 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_6 ) \n   7'b1000010 : begin\n     tx_5 = err_9;\n   end\n   5'h17 : begin\n     core_10 = sig_10;\n   end\n   default : begin \n     auth_17 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_6 ) == ( 7'b1000010 ) |-> tx_5 == err_9 ;endproperty \nproperty name: ( control_input_status_6 ) == ( 5'h17 ) |-> core_10 == sig_10 ;endproperty \nproperty name; ( ( control_input_status_6 ) != 7'b1000010 ) || ( control_input_status_6 ) != 5'h17 ) ) |-> auth_17 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_15 ) \n   7'bx01x10x : begin\n     rst_9 = auth_12;\n   end\n   7'bx0111x1 : begin\n     err_7 = auth_2;\n   end\n   6'b100x01 : begin\n     err_18 = data_10;\n   end\n   6'b0xx1x1 : begin\n     rx_10 = auth_7;\n   end\n   7'h42 : begin\n     reg_17 = hw_4;\n   end\n   default : begin \n     fsm_6 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( status_output_15 ) == ( 7'bx01x10x ) |-> rst_9 == auth_12 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'bx0111x1 ) |-> err_7 == auth_2 ;endproperty \nproperty name: ( status_output_15 ) == ( 6'b100x01 ) |-> err_18 == data_10 ;endproperty \nproperty name: ( status_output_15 ) == ( 6'b0xx1x1 ) |-> rx_10 == auth_7 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'h42 ) |-> reg_17 == hw_4 ;endproperty \nproperty name; ( ( status_output_15 ) != 7'bx01x10x ) || ( ( status_output_15 ) != 7'bx0111x1 ) || ( ( status_output_15 ) != 6'b100x01 ) || ( ( status_output_15 ) != 6'b0xx1x1 ) || ( status_output_15 ) != 7'h42 ) ) |-> fsm_6 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_6 ) \n   7'b10x10xx : begin\n     fsm_19 = auth_2;\n   end\n   6'b0xxxxx : begin\n     err_10 = rx_7;\n   end\n   7'b1xxx10x : begin\n     auth_20 = err_4;\n   end\n   default : begin \n     rx_18 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( control_word_6 ) == ( 7'b10x10xx ) |-> fsm_19 == auth_2 ;endproperty \nproperty name: ( control_word_6 ) == ( 6'b0xxxxx ) |-> err_10 == rx_7 ;endproperty \nproperty name: ( control_word_6 ) == ( 7'b1xxx10x ) |-> auth_20 == err_4 ;endproperty \nproperty name; ( ( control_word_6 ) != 7'b10x10xx ) || ( ( control_word_6 ) != 6'b0xxxxx ) || ( control_word_6 ) != 7'b1xxx10x ) ) |-> rx_18 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_6 ) \n   7'bxx00xxx : begin\n     cfg_19 = clk_15;\n   end\n   default : begin \n     sig_19 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( input_register_6 ) == ( 7'bxx00xxx ) |-> cfg_19 == clk_15 ;endproperty \nproperty name; ( input_register_6 ) != 7'bxx00xxx ) ) |-> sig_19 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_14 ) \n   7'h4x : begin\n     sig_10 = cfg_7;\n   end\n   7'bxxxx0x1 : begin\n     clk_17 = sig_9;\n   end\n   5'h5 : begin\n     rx_9 = reg_9;\n   end\n   7'b10xx0x1 : begin\n     fsm_3 = sig_13;\n   end\n   default : begin \n     sig_7 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_14 ) == ( 7'h4x ) |-> sig_10 == cfg_7 ;endproperty \nproperty name: ( start_signal_14 ) == ( 7'bxxxx0x1 ) |-> clk_17 == sig_9 ;endproperty \nproperty name: ( start_signal_14 ) == ( 5'h5 ) |-> rx_9 == reg_9 ;endproperty \nproperty name: ( start_signal_14 ) == ( 7'b10xx0x1 ) |-> fsm_3 == sig_13 ;endproperty \nproperty name; ( ( start_signal_14 ) != 7'h4x ) || ( ( start_signal_14 ) != 7'bxxxx0x1 ) || ( ( start_signal_14 ) != 5'h5 ) || ( start_signal_14 ) != 7'b10xx0x1 ) ) |-> sig_7 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_3 ) \n   5'h10 : begin\n     chip_13 = tx_16;\n   end\n   6'b0x1x0x : begin\n     fsm_17 = tx_1;\n   end\n   default : begin \n     rst_8 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_3 ) == ( 5'h10 ) |-> chip_13 == tx_16 ;endproperty \nproperty name: ( flag_register_3 ) == ( 6'b0x1x0x ) |-> fsm_17 == tx_1 ;endproperty \nproperty name; ( ( flag_register_3 ) != 5'h10 ) || ( flag_register_3 ) != 6'b0x1x0x ) ) |-> rst_8 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_9 ) \n   7'bx001101 : begin\n     reg_17 = hw_15;\n   end\n   7'h13 : begin\n     core_9 = tx_5;\n   end\n   6'h7 : begin\n     err_17 = data_10;\n   end\n   default : begin \n     clk_4 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( input_register_9 ) == ( 7'bx001101 ) |-> reg_17 == hw_15 ;endproperty \nproperty name: ( input_register_9 ) == ( 7'h13 ) |-> core_9 == tx_5 ;endproperty \nproperty name: ( input_register_9 ) == ( 6'h7 ) |-> err_17 == data_10 ;endproperty \nproperty name; ( ( input_register_9 ) != 7'bx001101 ) || ( ( input_register_9 ) != 7'h13 ) || ( input_register_9 ) != 6'h7 ) ) |-> clk_4 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_18 ) \n   7'bxxx0xx1 : begin\n     auth_13 = clk_8;\n   end\n   default : begin \n     tx_3 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_18 ) == ( 7'bxxx0xx1 ) |-> auth_13 == clk_8 ;endproperty \nproperty name; ( acknowledge_signal_18 ) != 7'bxxx0xx1 ) ) |-> tx_3 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   6'b1x0x11 : begin\n     rx_1 = rst_5;\n   end\n   4'b10xx : begin\n     hw_19 = clk_17;\n   end\n   6'bx0xxx0 : begin\n     cfg_9 = sig_6;\n   end\n   default : begin \n     reg_2 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_11 ) == ( 6'b1x0x11 ) |-> rx_1 == rst_5 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 4'b10xx ) |-> hw_19 == clk_17 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 6'bx0xxx0 ) |-> cfg_9 == sig_6 ;endproperty \nproperty name; ( ( instruction_buffer_11 ) != 6'b1x0x11 ) || ( ( instruction_buffer_11 ) != 4'b10xx ) || ( instruction_buffer_11 ) != 6'bx0xxx0 ) ) |-> reg_2 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'bxxx0xx1 : begin\n     rst_15 = clk_18;\n   end\n   4'he : begin\n     data_8 = rx_14;\n   end\n   4'b10x1 : begin\n     data_3 = tx_11;\n   end\n   7'h79 : begin\n     cfg_8 = hw_6;\n   end\n   default : begin \n     rst_7 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( read_data_9 ) == ( 7'bxxx0xx1 ) |-> rst_15 == clk_18 ;endproperty \nproperty name: ( read_data_9 ) == ( 4'he ) |-> data_8 == rx_14 ;endproperty \nproperty name: ( read_data_9 ) == ( 4'b10x1 ) |-> data_3 == tx_11 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'h79 ) |-> cfg_8 == hw_6 ;endproperty \nproperty name; ( ( read_data_9 ) != 7'bxxx0xx1 ) || ( ( read_data_9 ) != 4'he ) || ( ( read_data_9 ) != 4'b10x1 ) || ( read_data_9 ) != 7'h79 ) ) |-> rst_7 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_13 ) \n   7'b1x11001 : begin\n     err_10 = sig_2;\n   end\n   default : begin \n     reg_6 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_13 ) == ( 7'b1x11001 ) |-> err_10 == sig_2 ;endproperty \nproperty name; ( data_status_register_status_13 ) != 7'b1x11001 ) ) |-> reg_6 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_20 ) \n   7'b10xx0x1 : begin\n     rst_8 = cfg_13;\n   end\n   7'h26 : begin\n     err_17 = cfg_11;\n   end\n   7'b0101101 : begin\n     data_5 = rx_19;\n   end\n   default : begin \n     rst_13 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( command_word_20 ) == ( 7'b10xx0x1 ) |-> rst_8 == cfg_13 ;endproperty \nproperty name: ( command_word_20 ) == ( 7'h26 ) |-> err_17 == cfg_11 ;endproperty \nproperty name: ( command_word_20 ) == ( 7'b0101101 ) |-> data_5 == rx_19 ;endproperty \nproperty name; ( ( command_word_20 ) != 7'b10xx0x1 ) || ( ( command_word_20 ) != 7'h26 ) || ( command_word_20 ) != 7'b0101101 ) ) |-> rst_13 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_19 ) \n   7'ha : begin\n     err_18 = core_1;\n   end\n   2'h0 : begin\n     err_14 = clk_4;\n   end\n   7'b111000x : begin\n     tx_6 = err_10;\n   end\n   7'bxxxx0x1 : begin\n     fsm_9 = reg_8;\n   end\n   7'bxxxx111 : begin\n     err_1 = core_6;\n   end\n   default : begin \n     clk_13 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_19 ) == ( 7'ha ) |-> err_18 == core_1 ;endproperty \nproperty name: ( ready_output_19 ) == ( 2'h0 ) |-> err_14 == clk_4 ;endproperty \nproperty name: ( ready_output_19 ) == ( 7'b111000x ) |-> tx_6 == err_10 ;endproperty \nproperty name: ( ready_output_19 ) == ( 7'bxxxx0x1 ) |-> fsm_9 == reg_8 ;endproperty \nproperty name: ( ready_output_19 ) == ( 7'bxxxx111 ) |-> err_1 == core_6 ;endproperty \nproperty name; ( ( ready_output_19 ) != 7'ha ) || ( ( ready_output_19 ) != 2'h0 ) || ( ( ready_output_19 ) != 7'b111000x ) || ( ( ready_output_19 ) != 7'bxxxx0x1 ) || ( ready_output_19 ) != 7'bxxxx111 ) ) |-> clk_13 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_7 ) \n   7'h34 : begin\n     fsm_12 = rx_1;\n   end\n   default : begin \n     tx_7 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_7 ) == ( 7'h34 ) |-> fsm_12 == rx_1 ;endproperty \nproperty name; ( acknowledge_7 ) != 7'h34 ) ) |-> tx_7 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_11 ) \n   6'bx00110 : begin\n     auth_18 = hw_15;\n   end\n   5'h5 : begin\n     rx_6 = reg_13;\n   end\n   default : begin \n     cfg_16 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( address_register_11 ) == ( 6'bx00110 ) |-> auth_18 == hw_15 ;endproperty \nproperty name: ( address_register_11 ) == ( 5'h5 ) |-> rx_6 == reg_13 ;endproperty \nproperty name; ( ( address_register_11 ) != 6'bx00110 ) || ( address_register_11 ) != 5'h5 ) ) |-> cfg_16 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_2 ) \n   5'h3 : begin\n     rx_10 = hw_2;\n   end\n   7'b110x00x : begin\n     sig_3 = data_15;\n   end\n   6'h13 : begin\n     core_8 = auth_17;\n   end\n   default : begin \n     hw_9 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_2 ) == ( 5'h3 ) |-> rx_10 == hw_2 ;endproperty \nproperty name: ( control_register_status_2 ) == ( 7'b110x00x ) |-> sig_3 == data_15 ;endproperty \nproperty name: ( control_register_status_2 ) == ( 6'h13 ) |-> core_8 == auth_17 ;endproperty \nproperty name; ( ( control_register_status_2 ) != 5'h3 ) || ( ( control_register_status_2 ) != 7'b110x00x ) || ( control_register_status_2 ) != 6'h13 ) ) |-> hw_9 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_10 ) \n   7'bx001100 : begin\n     tx_14 = tx_9;\n   end\n   6'b101x1x : begin\n     reg_18 = clk_6;\n   end\n   7'bx0xx11x : begin\n     sig_9 = reg_2;\n   end\n   default : begin \n     data_18 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( input_register_10 ) == ( 7'bx001100 ) |-> tx_14 == tx_9 ;endproperty \nproperty name: ( input_register_10 ) == ( 6'b101x1x ) |-> reg_18 == clk_6 ;endproperty \nproperty name: ( input_register_10 ) == ( 7'bx0xx11x ) |-> sig_9 == reg_2 ;endproperty \nproperty name; ( ( input_register_10 ) != 7'bx001100 ) || ( ( input_register_10 ) != 6'b101x1x ) || ( input_register_10 ) != 7'bx0xx11x ) ) |-> data_18 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   rx_1 : begin\n     clk_2 = fsm_8;\n   end\n   6'bx10110 : begin\n     hw_12 = err_13;\n   end\n   5'b1100x : begin\n     rst_4 = rst_15;\n   end\n   7'bx10x1xx : begin\n     clk_7 = cfg_2;\n   end\n   5'b0001x : begin\n     chip_18 = chip_18;\n   end\n   default : begin \n     core_3 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_18 ) == ( rx_1 ) |-> clk_2 == fsm_8 ;endproperty \nproperty name: ( output_buffer_status_18 ) == ( 6'bx10110 ) |-> hw_12 == err_13 ;endproperty \nproperty name: ( output_buffer_status_18 ) == ( 5'b1100x ) |-> rst_4 == rst_15 ;endproperty \nproperty name: ( output_buffer_status_18 ) == ( 7'bx10x1xx ) |-> clk_7 == cfg_2 ;endproperty \nproperty name: ( output_buffer_status_18 ) == ( 5'b0001x ) |-> chip_18 == chip_18 ;endproperty \nproperty name; ( ( output_buffer_status_18 ) != rx_1 ) || ( ( output_buffer_status_18 ) != 6'bx10110 ) || ( ( output_buffer_status_18 ) != 5'b1100x ) || ( ( output_buffer_status_18 ) != 7'bx10x1xx ) || ( output_buffer_status_18 ) != 5'b0001x ) ) |-> core_3 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   7'b111011x : begin\n     hw_17 = core_3;\n   end\n   5'bx0xxx : begin\n     fsm_9 = fsm_9;\n   end\n   reg_18 : begin\n     tx_2 = data_9;\n   end\n   7'bx0xx11x : begin\n     tx_20 = core_17;\n   end\n   6'bxx1x0x : begin\n     reg_6 = core_3;\n   end\n   default : begin \n     rx_6 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_5 ) == ( 7'b111011x ) |-> hw_17 == core_3 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 5'bx0xxx ) |-> fsm_9 == fsm_9 ;endproperty \nproperty name: ( output_register_status_5 ) == ( reg_18 ) |-> tx_2 == data_9 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 7'bx0xx11x ) |-> tx_20 == core_17 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 6'bxx1x0x ) |-> reg_6 == core_3 ;endproperty \nproperty name; ( ( output_register_status_5 ) != 7'b111011x ) || ( ( output_register_status_5 ) != 5'bx0xxx ) || ( ( output_register_status_5 ) != reg_18 ) || ( ( output_register_status_5 ) != 7'bx0xx11x ) || ( output_register_status_5 ) != 6'bxx1x0x ) ) |-> rx_6 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_9 ) \n   6'bxxxx0x : begin\n     sig_14 = rst_16;\n   end\n   5'h1e : begin\n     err_3 = reg_20;\n   end\n   7'h38 : begin\n     err_19 = auth_6;\n   end\n   7'h10 : begin\n     auth_4 = sig_3;\n   end\n   default : begin \n     clk_3 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( data_in_9 ) == ( 6'bxxxx0x ) |-> sig_14 == rst_16 ;endproperty \nproperty name: ( data_in_9 ) == ( 5'h1e ) |-> err_3 == reg_20 ;endproperty \nproperty name: ( data_in_9 ) == ( 7'h38 ) |-> err_19 == auth_6 ;endproperty \nproperty name: ( data_in_9 ) == ( 7'h10 ) |-> auth_4 == sig_3 ;endproperty \nproperty name; ( ( data_in_9 ) != 6'bxxxx0x ) || ( ( data_in_9 ) != 5'h1e ) || ( ( data_in_9 ) != 7'h38 ) || ( data_in_9 ) != 7'h10 ) ) |-> clk_3 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_13 ) \n   5'bx1x1x : begin\n     fsm_6 = chip_11;\n   end\n   7'b0100010 : begin\n     rx_17 = hw_1;\n   end\n   5'h7 : begin\n     auth_6 = chip_20;\n   end\n   7'h5x : begin\n     hw_16 = err_18;\n   end\n   default : begin \n     core_10 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_13 ) == ( 5'bx1x1x ) |-> fsm_6 == chip_11 ;endproperty \nproperty name: ( write_enable_13 ) == ( 7'b0100010 ) |-> rx_17 == hw_1 ;endproperty \nproperty name: ( write_enable_13 ) == ( 5'h7 ) |-> auth_6 == chip_20 ;endproperty \nproperty name: ( write_enable_13 ) == ( 7'h5x ) |-> hw_16 == err_18 ;endproperty \nproperty name; ( ( write_enable_13 ) != 5'bx1x1x ) || ( ( write_enable_13 ) != 7'b0100010 ) || ( ( write_enable_13 ) != 5'h7 ) || ( write_enable_13 ) != 7'h5x ) ) |-> core_10 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_4 ) \n   7'b10100x1 : begin\n     rx_7 = data_19;\n   end\n   default : begin \n     fsm_9 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( control_output_4 ) == ( 7'b10100x1 ) |-> rx_7 == data_19 ;endproperty \nproperty name; ( control_output_4 ) != 7'b10100x1 ) ) |-> fsm_9 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_16 ) \n   6'bx101x0 : begin\n     chip_7 = tx_4;\n   end\n   6'bxxxx0x : begin\n     tx_20 = rx_5;\n   end\n   7'bx11xxxx : begin\n     reg_16 = sig_1;\n   end\n   default : begin \n     fsm_16 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_16 ) == ( 6'bx101x0 ) |-> chip_7 == tx_4 ;endproperty \nproperty name: ( interrupt_control_status_16 ) == ( 6'bxxxx0x ) |-> tx_20 == rx_5 ;endproperty \nproperty name: ( interrupt_control_status_16 ) == ( 7'bx11xxxx ) |-> reg_16 == sig_1 ;endproperty \nproperty name; ( ( interrupt_control_status_16 ) != 6'bx101x0 ) || ( ( interrupt_control_status_16 ) != 6'bxxxx0x ) || ( interrupt_control_status_16 ) != 7'bx11xxxx ) ) |-> fsm_16 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_1 ) \n   7'b0x0xxxx : begin\n     clk_8 = clk_19;\n   end\n   4'b0001 : begin\n     fsm_2 = cfg_5;\n   end\n   4'h8 : begin\n     sig_14 = rx_2;\n   end\n   6'b100110 : begin\n     sig_6 = rst_6;\n   end\n   5'b0x110 : begin\n     reg_4 = data_13;\n   end\n   default : begin \n     tx_4 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( command_word_1 ) == ( 7'b0x0xxxx ) |-> clk_8 == clk_19 ;endproperty \nproperty name: ( command_word_1 ) == ( 4'b0001 ) |-> fsm_2 == cfg_5 ;endproperty \nproperty name: ( command_word_1 ) == ( 4'h8 ) |-> sig_14 == rx_2 ;endproperty \nproperty name: ( command_word_1 ) == ( 6'b100110 ) |-> sig_6 == rst_6 ;endproperty \nproperty name: ( command_word_1 ) == ( 5'b0x110 ) |-> reg_4 == data_13 ;endproperty \nproperty name; ( ( command_word_1 ) != 7'b0x0xxxx ) || ( ( command_word_1 ) != 4'b0001 ) || ( ( command_word_1 ) != 4'h8 ) || ( ( command_word_1 ) != 6'b100110 ) || ( command_word_1 ) != 5'b0x110 ) ) |-> tx_4 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'bxxxxx00 : begin\n     reg_13 = hw_12;\n   end\n   7'b0111000 : begin\n     rst_20 = clk_1;\n   end\n   6'h3c : begin\n     rx_1 = cfg_7;\n   end\n   5'h6 : begin\n     rx_20 = fsm_3;\n   end\n   default : begin \n     core_15 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_2 ) == ( 7'bxxxxx00 ) |-> reg_13 == hw_12 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 7'b0111000 ) |-> rst_20 == clk_1 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 6'h3c ) |-> rx_1 == cfg_7 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 5'h6 ) |-> rx_20 == fsm_3 ;endproperty \nproperty name; ( ( control_status_buffer_2 ) != 7'bxxxxx00 ) || ( ( control_status_buffer_2 ) != 7'b0111000 ) || ( ( control_status_buffer_2 ) != 6'h3c ) || ( control_status_buffer_2 ) != 5'h6 ) ) |-> core_15 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_4 ) \n   6'bxxx1x1 : begin\n     data_13 = tx_15;\n   end\n   6'b100xx1 : begin\n     data_2 = hw_1;\n   end\n   default : begin \n     reg_11 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( data_in_4 ) == ( 6'bxxx1x1 ) |-> data_13 == tx_15 ;endproperty \nproperty name: ( data_in_4 ) == ( 6'b100xx1 ) |-> data_2 == hw_1 ;endproperty \nproperty name; ( ( data_in_4 ) != 6'bxxx1x1 ) || ( data_in_4 ) != 6'b100xx1 ) ) |-> reg_11 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   6'b1x11x0 : begin\n     tx_7 = sig_15;\n   end\n   7'h5x : begin\n     fsm_10 = auth_18;\n   end\n   5'b1101x : begin\n     clk_11 = tx_7;\n   end\n   6'b0x1000 : begin\n     fsm_15 = hw_2;\n   end\n   default : begin \n     reg_7 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_17 ) == ( 6'b1x11x0 ) |-> tx_7 == sig_15 ;endproperty \nproperty name: ( ready_signal_17 ) == ( 7'h5x ) |-> fsm_10 == auth_18 ;endproperty \nproperty name: ( ready_signal_17 ) == ( 5'b1101x ) |-> clk_11 == tx_7 ;endproperty \nproperty name: ( ready_signal_17 ) == ( 6'b0x1000 ) |-> fsm_15 == hw_2 ;endproperty \nproperty name; ( ( ready_signal_17 ) != 6'b1x11x0 ) || ( ( ready_signal_17 ) != 7'h5x ) || ( ( ready_signal_17 ) != 5'b1101x ) || ( ready_signal_17 ) != 6'b0x1000 ) ) |-> reg_7 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_4 ) \n   6'bxx1x10 : begin\n     data_6 = auth_16;\n   end\n   7'b0011001 : begin\n     core_20 = err_2;\n   end\n   default : begin \n     chip_1 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_4 ) == ( 6'bxx1x10 ) |-> data_6 == auth_16 ;endproperty \nproperty name: ( output_buffer_status_4 ) == ( 7'b0011001 ) |-> core_20 == err_2 ;endproperty \nproperty name; ( ( output_buffer_status_4 ) != 6'bxx1x10 ) || ( output_buffer_status_4 ) != 7'b0011001 ) ) |-> chip_1 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_18 ) \n   5'h19 : begin\n     auth_19 = err_8;\n   end\n   7'bxx1xx1x : begin\n     err_15 = hw_2;\n   end\n   7'b1100111 : begin\n     core_17 = sig_3;\n   end\n   7'b0001010 : begin\n     rst_2 = rst_19;\n   end\n   default : begin \n     chip_2 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_18 ) == ( 5'h19 ) |-> auth_19 == err_8 ;endproperty \nproperty name: ( control_status_buffer_18 ) == ( 7'bxx1xx1x ) |-> err_15 == hw_2 ;endproperty \nproperty name: ( control_status_buffer_18 ) == ( 7'b1100111 ) |-> core_17 == sig_3 ;endproperty \nproperty name: ( control_status_buffer_18 ) == ( 7'b0001010 ) |-> rst_2 == rst_19 ;endproperty \nproperty name; ( ( control_status_buffer_18 ) != 5'h19 ) || ( ( control_status_buffer_18 ) != 7'bxx1xx1x ) || ( ( control_status_buffer_18 ) != 7'b1100111 ) || ( control_status_buffer_18 ) != 7'b0001010 ) ) |-> chip_2 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_13 ) \n   7'b0xx1x0x : begin\n     clk_5 = rst_17;\n   end\n   6'bx10100 : begin\n     tx_9 = rx_11;\n   end\n   5'bx1110 : begin\n     fsm_7 = reg_12;\n   end\n   7'b111010x : begin\n     reg_3 = reg_1;\n   end\n   default : begin \n     tx_8 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_13 ) == ( 7'b0xx1x0x ) |-> clk_5 == rst_17 ;endproperty \nproperty name: ( interrupt_request_13 ) == ( 6'bx10100 ) |-> tx_9 == rx_11 ;endproperty \nproperty name: ( interrupt_request_13 ) == ( 5'bx1110 ) |-> fsm_7 == reg_12 ;endproperty \nproperty name: ( interrupt_request_13 ) == ( 7'b111010x ) |-> reg_3 == reg_1 ;endproperty \nproperty name; ( ( interrupt_request_13 ) != 7'b0xx1x0x ) || ( ( interrupt_request_13 ) != 6'bx10100 ) || ( ( interrupt_request_13 ) != 5'bx1110 ) || ( interrupt_request_13 ) != 7'b111010x ) ) |-> tx_8 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_19 ) \n   6'h39 : begin\n     core_7 = auth_16;\n   end\n   7'b1x11xxx : begin\n     cfg_19 = cfg_11;\n   end\n   7'h17 : begin\n     fsm_1 = auth_13;\n   end\n   6'b01000x : begin\n     sig_9 = hw_14;\n   end\n   7'bxxx1x0x : begin\n     sig_18 = err_7;\n   end\n   default : begin \n     auth_15 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_19 ) == ( 6'h39 ) |-> core_7 == auth_16 ;endproperty \nproperty name: ( flag_register_19 ) == ( 7'b1x11xxx ) |-> cfg_19 == cfg_11 ;endproperty \nproperty name: ( flag_register_19 ) == ( 7'h17 ) |-> fsm_1 == auth_13 ;endproperty \nproperty name: ( flag_register_19 ) == ( 6'b01000x ) |-> sig_9 == hw_14 ;endproperty \nproperty name: ( flag_register_19 ) == ( 7'bxxx1x0x ) |-> sig_18 == err_7 ;endproperty \nproperty name; ( ( flag_register_19 ) != 6'h39 ) || ( ( flag_register_19 ) != 7'b1x11xxx ) || ( ( flag_register_19 ) != 7'h17 ) || ( ( flag_register_19 ) != 6'b01000x ) || ( flag_register_19 ) != 7'bxxx1x0x ) ) |-> auth_15 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   7'b110011x : begin\n     fsm_14 = rst_12;\n   end\n   data_20 : begin\n     core_19 = data_7;\n   end\n   default : begin \n     data_5 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_14 ) == ( 7'b110011x ) |-> fsm_14 == rst_12 ;endproperty \nproperty name: ( control_register_status_status_14 ) == ( data_20 ) |-> core_19 == data_7 ;endproperty \nproperty name; ( ( control_register_status_status_14 ) != 7'b110011x ) || ( control_register_status_status_14 ) != data_20 ) ) |-> data_5 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_15 ) \n   7'b100x101 : begin\n     auth_15 = tx_8;\n   end\n   default : begin \n     core_2 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( control_output_15 ) == ( 7'b100x101 ) |-> auth_15 == tx_8 ;endproperty \nproperty name; ( control_output_15 ) != 7'b100x101 ) ) |-> core_2 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_7 ) \n   tx_11 : begin\n     clk_20 = hw_14;\n   end\n   7'h25 : begin\n     fsm_8 = core_20;\n   end\n   6'h2f : begin\n     tx_7 = rx_17;\n   end\n   default : begin \n     sig_16 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_7 ) == ( tx_11 ) |-> clk_20 == hw_14 ;endproperty \nproperty name: ( output_register_status_7 ) == ( 7'h25 ) |-> fsm_8 == core_20 ;endproperty \nproperty name: ( output_register_status_7 ) == ( 6'h2f ) |-> tx_7 == rx_17 ;endproperty \nproperty name; ( ( output_register_status_7 ) != tx_11 ) || ( ( output_register_status_7 ) != 7'h25 ) || ( output_register_status_7 ) != 6'h2f ) ) |-> sig_16 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_14 ) \n   7'h2 : begin\n     rst_5 = data_6;\n   end\n   7'hd : begin\n     tx_11 = core_17;\n   end\n   5'bxx0xx : begin\n     tx_12 = tx_2;\n   end\n   default : begin \n     data_3 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_14 ) == ( 7'h2 ) |-> rst_5 == data_6 ;endproperty \nproperty name: ( status_register_buffer_14 ) == ( 7'hd ) |-> tx_11 == core_17 ;endproperty \nproperty name: ( status_register_buffer_14 ) == ( 5'bxx0xx ) |-> tx_12 == tx_2 ;endproperty \nproperty name; ( ( status_register_buffer_14 ) != 7'h2 ) || ( ( status_register_buffer_14 ) != 7'hd ) || ( status_register_buffer_14 ) != 5'bxx0xx ) ) |-> data_3 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_20 ) \n   6'b011110 : begin\n     hw_3 = data_11;\n   end\n   7'b1001x00 : begin\n     fsm_5 = err_8;\n   end\n   default : begin \n     sig_3 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_20 ) == ( 6'b011110 ) |-> hw_3 == data_11 ;endproperty \nproperty name: ( ready_signal_20 ) == ( 7'b1001x00 ) |-> fsm_5 == err_8 ;endproperty \nproperty name; ( ( ready_signal_20 ) != 6'b011110 ) || ( ready_signal_20 ) != 7'b1001x00 ) ) |-> sig_3 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   7'h5c : begin\n     core_15 = err_9;\n   end\n   default : begin \n     err_1 = rst_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_19 ) == ( 7'h5c ) |-> core_15 == err_9 ;endproperty \nproperty name; ( interrupt_control_19 ) != 7'h5c ) ) |-> err_1 == rst_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_7 ) \n   2'bx0 : begin\n     auth_3 = clk_3;\n   end\n   6'bx1101x : begin\n     tx_2 = auth_16;\n   end\n   default : begin \n     rst_7 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( input_status_7 ) == ( 2'bx0 ) |-> auth_3 == clk_3 ;endproperty \nproperty name: ( input_status_7 ) == ( 6'bx1101x ) |-> tx_2 == auth_16 ;endproperty \nproperty name; ( ( input_status_7 ) != 2'bx0 ) || ( input_status_7 ) != 6'bx1101x ) ) |-> rst_7 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_1 ) \n   7'bx00xx1x : begin\n     rx_15 = clk_16;\n   end\n   7'bxx01011 : begin\n     chip_4 = sig_9;\n   end\n   chip : begin\n     reg_11 = rst_19;\n   end\n   7'b10011x1 : begin\n     auth_15 = rx_11;\n   end\n   7'bxx1xxx0 : begin\n     auth_7 = hw_13;\n   end\n   default : begin \n     data_11 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_1 ) == ( 7'bx00xx1x ) |-> rx_15 == clk_16 ;endproperty \nproperty name: ( data_ready_1 ) == ( 7'bxx01011 ) |-> chip_4 == sig_9 ;endproperty \nproperty name: ( data_ready_1 ) == ( chip ) |-> reg_11 == rst_19 ;endproperty \nproperty name: ( data_ready_1 ) == ( 7'b10011x1 ) |-> auth_15 == rx_11 ;endproperty \nproperty name: ( data_ready_1 ) == ( 7'bxx1xxx0 ) |-> auth_7 == hw_13 ;endproperty \nproperty name; ( ( data_ready_1 ) != 7'bx00xx1x ) || ( ( data_ready_1 ) != 7'bxx01011 ) || ( ( data_ready_1 ) != chip ) || ( ( data_ready_1 ) != 7'b10011x1 ) || ( data_ready_1 ) != 7'bxx1xxx0 ) ) |-> data_11 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_4 ) \n   3'b00x : begin\n     auth_19 = err_13;\n   end\n   2'b00 : begin\n     rst_18 = hw_13;\n   end\n   7'b0xxxxx0 : begin\n     cfg_3 = err_4;\n   end\n   default : begin \n     hw_5 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_4 ) == ( 3'b00x ) |-> auth_19 == err_13 ;endproperty \nproperty name: ( control_signal_4 ) == ( 2'b00 ) |-> rst_18 == hw_13 ;endproperty \nproperty name: ( control_signal_4 ) == ( 7'b0xxxxx0 ) |-> cfg_3 == err_4 ;endproperty \nproperty name; ( ( control_signal_4 ) != 3'b00x ) || ( ( control_signal_4 ) != 2'b00 ) || ( control_signal_4 ) != 7'b0xxxxx0 ) ) |-> hw_5 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_12 ) \n   5'bx10x1 : begin\n     core_8 = fsm_17;\n   end\n   5'hxb : begin\n     auth_11 = core_17;\n   end\n   7'b1x11001 : begin\n     rx_7 = fsm_14;\n   end\n   7'bx100100 : begin\n     rst_7 = clk_15;\n   end\n   6'bxx0x0x : begin\n     chip_6 = rx_9;\n   end\n   default : begin \n     core_3 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_12 ) == ( 5'bx10x1 ) |-> core_8 == fsm_17 ;endproperty \nproperty name: ( output_register_status_12 ) == ( 5'hxb ) |-> auth_11 == core_17 ;endproperty \nproperty name: ( output_register_status_12 ) == ( 7'b1x11001 ) |-> rx_7 == fsm_14 ;endproperty \nproperty name: ( output_register_status_12 ) == ( 7'bx100100 ) |-> rst_7 == clk_15 ;endproperty \nproperty name: ( output_register_status_12 ) == ( 6'bxx0x0x ) |-> chip_6 == rx_9 ;endproperty \nproperty name; ( ( output_register_status_12 ) != 5'bx10x1 ) || ( ( output_register_status_12 ) != 5'hxb ) || ( ( output_register_status_12 ) != 7'b1x11001 ) || ( ( output_register_status_12 ) != 7'bx100100 ) || ( output_register_status_12 ) != 6'bxx0x0x ) ) |-> core_3 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_19 ) \n   7'b1010x00 : begin\n     data_12 = rst_15;\n   end\n   5'h1c : begin\n     data_20 = rst_17;\n   end\n   7'bx0xx0xx : begin\n     hw_9 = err_5;\n   end\n   7'h30 : begin\n     clk_1 = tx_10;\n   end\n   default : begin \n     rx_17 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_19 ) == ( 7'b1010x00 ) |-> data_12 == rst_15 ;endproperty \nproperty name: ( status_output_19 ) == ( 5'h1c ) |-> data_20 == rst_17 ;endproperty \nproperty name: ( status_output_19 ) == ( 7'bx0xx0xx ) |-> hw_9 == err_5 ;endproperty \nproperty name: ( status_output_19 ) == ( 7'h30 ) |-> clk_1 == tx_10 ;endproperty \nproperty name; ( ( status_output_19 ) != 7'b1010x00 ) || ( ( status_output_19 ) != 5'h1c ) || ( ( status_output_19 ) != 7'bx0xx0xx ) || ( status_output_19 ) != 7'h30 ) ) |-> rx_17 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_13 ) \n   7'h6 : begin\n     auth_3 = tx_18;\n   end\n   6'bxxxxx0 : begin\n     reg_6 = fsm_8;\n   end\n   7'h70 : begin\n     reg_2 = core_13;\n   end\n   default : begin \n     fsm_19 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( data_control_13 ) == ( 7'h6 ) |-> auth_3 == tx_18 ;endproperty \nproperty name: ( data_control_13 ) == ( 6'bxxxxx0 ) |-> reg_6 == fsm_8 ;endproperty \nproperty name: ( data_control_13 ) == ( 7'h70 ) |-> reg_2 == core_13 ;endproperty \nproperty name; ( ( data_control_13 ) != 7'h6 ) || ( ( data_control_13 ) != 6'bxxxxx0 ) || ( data_control_13 ) != 7'h70 ) ) |-> fsm_19 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_4 ) \n   7'b11100xx : begin\n     core_12 = rx_8;\n   end\n   7'b00xxx00 : begin\n     tx_13 = hw_14;\n   end\n   5'hx : begin\n     hw_8 = sig_1;\n   end\n   6'b01000x : begin\n     clk_19 = data_13;\n   end\n   7'h5d : begin\n     core_7 = hw_14;\n   end\n   default : begin \n     chip_14 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_4 ) == ( 7'b11100xx ) |-> core_12 == rx_8 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 7'b00xxx00 ) |-> tx_13 == hw_14 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 5'hx ) |-> hw_8 == sig_1 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 6'b01000x ) |-> clk_19 == data_13 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 7'h5d ) |-> core_7 == hw_14 ;endproperty \nproperty name; ( ( control_register_status_4 ) != 7'b11100xx ) || ( ( control_register_status_4 ) != 7'b00xxx00 ) || ( ( control_register_status_4 ) != 5'hx ) || ( ( control_register_status_4 ) != 6'b01000x ) || ( control_register_status_4 ) != 7'h5d ) ) |-> chip_14 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_5 ) \n   6'bx01xx1 : begin\n     hw_20 = sig_2;\n   end\n   7'b1x1001x : begin\n     sig_8 = clk_16;\n   end\n   5'b01111 : begin\n     data_13 = tx_15;\n   end\n   6'b0xxxx1 : begin\n     fsm_8 = fsm_1;\n   end\n   default : begin \n     cfg_20 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_5 ) == ( 6'bx01xx1 ) |-> hw_20 == sig_2 ;endproperty \nproperty name: ( data_register_status_5 ) == ( 7'b1x1001x ) |-> sig_8 == clk_16 ;endproperty \nproperty name: ( data_register_status_5 ) == ( 5'b01111 ) |-> data_13 == tx_15 ;endproperty \nproperty name: ( data_register_status_5 ) == ( 6'b0xxxx1 ) |-> fsm_8 == fsm_1 ;endproperty \nproperty name; ( ( data_register_status_5 ) != 6'bx01xx1 ) || ( ( data_register_status_5 ) != 7'b1x1001x ) || ( ( data_register_status_5 ) != 5'b01111 ) || ( data_register_status_5 ) != 6'b0xxxx1 ) ) |-> cfg_20 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_12 ) \n   6'b0x1x0x : begin\n     rx_15 = reg_12;\n   end\n   7'h3 : begin\n     fsm_16 = cfg_8;\n   end\n   7'b1xx1x1x : begin\n     core_12 = core_18;\n   end\n   default : begin \n     reg_15 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_12 ) == ( 6'b0x1x0x ) |-> rx_15 == reg_12 ;endproperty \nproperty name: ( start_bit_12 ) == ( 7'h3 ) |-> fsm_16 == cfg_8 ;endproperty \nproperty name: ( start_bit_12 ) == ( 7'b1xx1x1x ) |-> core_12 == core_18 ;endproperty \nproperty name; ( ( start_bit_12 ) != 6'b0x1x0x ) || ( ( start_bit_12 ) != 7'h3 ) || ( start_bit_12 ) != 7'b1xx1x1x ) ) |-> reg_15 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_16 ) \n   7'bxx1xxx0 : begin\n     rst_5 = sig_8;\n   end\n   7'h20 : begin\n     rx_2 = auth_5;\n   end\n   default : begin \n     core_18 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_16 ) == ( 7'bxx1xxx0 ) |-> rst_5 == sig_8 ;endproperty \nproperty name: ( start_signal_16 ) == ( 7'h20 ) |-> rx_2 == auth_5 ;endproperty \nproperty name; ( ( start_signal_16 ) != 7'bxx1xxx0 ) || ( start_signal_16 ) != 7'h20 ) ) |-> core_18 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_16 ) \n   7'b01xxxxx : begin\n     reg_7 = rx_7;\n   end\n   7'b00xx10x : begin\n     rst_4 = tx_16;\n   end\n   5'b10x11 : begin\n     rx_5 = cfg_4;\n   end\n   6'h34 : begin\n     rst_13 = rx_8;\n   end\n   default : begin \n     data_13 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_16 ) == ( 7'b01xxxxx ) |-> reg_7 == rx_7 ;endproperty \nproperty name: ( control_valid_16 ) == ( 7'b00xx10x ) |-> rst_4 == tx_16 ;endproperty \nproperty name: ( control_valid_16 ) == ( 5'b10x11 ) |-> rx_5 == cfg_4 ;endproperty \nproperty name: ( control_valid_16 ) == ( 6'h34 ) |-> rst_13 == rx_8 ;endproperty \nproperty name; ( ( control_valid_16 ) != 7'b01xxxxx ) || ( ( control_valid_16 ) != 7'b00xx10x ) || ( ( control_valid_16 ) != 5'b10x11 ) || ( control_valid_16 ) != 6'h34 ) ) |-> data_13 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_4 ) \n   4'b01xx : begin\n     auth_17 = sig_7;\n   end\n   7'h5c : begin\n     clk_7 = core_6;\n   end\n   5'b1x1x1 : begin\n     err_9 = reg_9;\n   end\n   7'b1110101 : begin\n     core_12 = cfg_5;\n   end\n   default : begin \n     rx_13 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( output_control_4 ) == ( 4'b01xx ) |-> auth_17 == sig_7 ;endproperty \nproperty name: ( output_control_4 ) == ( 7'h5c ) |-> clk_7 == core_6 ;endproperty \nproperty name: ( output_control_4 ) == ( 5'b1x1x1 ) |-> err_9 == reg_9 ;endproperty \nproperty name: ( output_control_4 ) == ( 7'b1110101 ) |-> core_12 == cfg_5 ;endproperty \nproperty name; ( ( output_control_4 ) != 4'b01xx ) || ( ( output_control_4 ) != 7'h5c ) || ( ( output_control_4 ) != 5'b1x1x1 ) || ( output_control_4 ) != 7'b1110101 ) ) |-> rx_13 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_15 ) \n   7'b0x0x000 : begin\n     auth_5 = clk_3;\n   end\n   7'b10x0x1x : begin\n     fsm_18 = core_15;\n   end\n   default : begin \n     tx_8 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_15 ) == ( 7'b0x0x000 ) |-> auth_5 == clk_3 ;endproperty \nproperty name: ( transfer_complete_15 ) == ( 7'b10x0x1x ) |-> fsm_18 == core_15 ;endproperty \nproperty name; ( ( transfer_complete_15 ) != 7'b0x0x000 ) || ( transfer_complete_15 ) != 7'b10x0x1x ) ) |-> tx_8 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_11 ) \n   7'b1x0x01x : begin\n     fsm_19 = err_7;\n   end\n   7'b1x1001x : begin\n     fsm_3 = auth_1;\n   end\n   7'h20 : begin\n     chip_2 = data_18;\n   end\n   rx_14 : begin\n     chip_8 = tx_1;\n   end\n   default : begin \n     core_14 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_11 ) == ( 7'b1x0x01x ) |-> fsm_19 == err_7 ;endproperty \nproperty name: ( start_bit_11 ) == ( 7'b1x1001x ) |-> fsm_3 == auth_1 ;endproperty \nproperty name: ( start_bit_11 ) == ( 7'h20 ) |-> chip_2 == data_18 ;endproperty \nproperty name: ( start_bit_11 ) == ( rx_14 ) |-> chip_8 == tx_1 ;endproperty \nproperty name; ( ( start_bit_11 ) != 7'b1x0x01x ) || ( ( start_bit_11 ) != 7'b1x1001x ) || ( ( start_bit_11 ) != 7'h20 ) || ( start_bit_11 ) != rx_14 ) ) |-> core_14 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_14 ) \n   5'b1010x : begin\n     core_3 = err_1;\n   end\n   7'b1100x11 : begin\n     hw_10 = chip_15;\n   end\n   7'h42 : begin\n     clk_3 = tx_7;\n   end\n   6'bxx0001 : begin\n     auth_3 = err_15;\n   end\n   5'b1xxxx : begin\n     sig_20 = rx_9;\n   end\n   default : begin \n     core_11 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_14 ) == ( 5'b1010x ) |-> core_3 == err_1 ;endproperty \nproperty name: ( flag_control_14 ) == ( 7'b1100x11 ) |-> hw_10 == chip_15 ;endproperty \nproperty name: ( flag_control_14 ) == ( 7'h42 ) |-> clk_3 == tx_7 ;endproperty \nproperty name: ( flag_control_14 ) == ( 6'bxx0001 ) |-> auth_3 == err_15 ;endproperty \nproperty name: ( flag_control_14 ) == ( 5'b1xxxx ) |-> sig_20 == rx_9 ;endproperty \nproperty name; ( ( flag_control_14 ) != 5'b1010x ) || ( ( flag_control_14 ) != 7'b1100x11 ) || ( ( flag_control_14 ) != 7'h42 ) || ( ( flag_control_14 ) != 6'bxx0001 ) || ( flag_control_14 ) != 5'b1xxxx ) ) |-> core_11 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_8 ) \n   7'ha : begin\n     tx_7 = auth_3;\n   end\n   6'b0xx1xx : begin\n     clk_18 = hw_2;\n   end\n   7'bx1x1x0x : begin\n     fsm_8 = fsm_4;\n   end\n   3'bx1x : begin\n     tx_3 = err_15;\n   end\n   6'b0x11x0 : begin\n     core_20 = tx_11;\n   end\n   default : begin \n     cfg_14 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_8 ) == ( 7'ha ) |-> tx_7 == auth_3 ;endproperty \nproperty name: ( status_register_8 ) == ( 6'b0xx1xx ) |-> clk_18 == hw_2 ;endproperty \nproperty name: ( status_register_8 ) == ( 7'bx1x1x0x ) |-> fsm_8 == fsm_4 ;endproperty \nproperty name: ( status_register_8 ) == ( 3'bx1x ) |-> tx_3 == err_15 ;endproperty \nproperty name: ( status_register_8 ) == ( 6'b0x11x0 ) |-> core_20 == tx_11 ;endproperty \nproperty name; ( ( status_register_8 ) != 7'ha ) || ( ( status_register_8 ) != 6'b0xx1xx ) || ( ( status_register_8 ) != 7'bx1x1x0x ) || ( ( status_register_8 ) != 3'bx1x ) || ( status_register_8 ) != 6'b0x11x0 ) ) |-> cfg_14 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_20 ) \n   7'b0xxx010 : begin\n     chip_17 = err_7;\n   end\n   7'b10x1010 : begin\n     data_4 = reg_9;\n   end\n   7'b0000001 : begin\n     hw_13 = reg_15;\n   end\n   7'h3a : begin\n     data_8 = core_13;\n   end\n   6'b110010 : begin\n     hw_20 = data_18;\n   end\n   default : begin \n     rst_14 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_20 ) == ( 7'b0xxx010 ) |-> chip_17 == err_7 ;endproperty \nproperty name: ( control_signal_20 ) == ( 7'b10x1010 ) |-> data_4 == reg_9 ;endproperty \nproperty name: ( control_signal_20 ) == ( 7'b0000001 ) |-> hw_13 == reg_15 ;endproperty \nproperty name: ( control_signal_20 ) == ( 7'h3a ) |-> data_8 == core_13 ;endproperty \nproperty name: ( control_signal_20 ) == ( 6'b110010 ) |-> hw_20 == data_18 ;endproperty \nproperty name; ( ( control_signal_20 ) != 7'b0xxx010 ) || ( ( control_signal_20 ) != 7'b10x1010 ) || ( ( control_signal_20 ) != 7'b0000001 ) || ( ( control_signal_20 ) != 7'h3a ) || ( control_signal_20 ) != 6'b110010 ) ) |-> rst_14 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_1 ) \n   7'b01xx0x1 : begin\n     chip_12 = rst_8;\n   end\n   cfg_8 : begin\n     tx_16 = rst_5;\n   end\n   7'b00xx0x0 : begin\n     rst_10 = rst_20;\n   end\n   7'bxxx1001 : begin\n     sig_17 = reg_8;\n   end\n   default : begin \n     data_15 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_1 ) == ( 7'b01xx0x1 ) |-> chip_12 == rst_8 ;endproperty \nproperty name: ( flag_control_1 ) == ( cfg_8 ) |-> tx_16 == rst_5 ;endproperty \nproperty name: ( flag_control_1 ) == ( 7'b00xx0x0 ) |-> rst_10 == rst_20 ;endproperty \nproperty name: ( flag_control_1 ) == ( 7'bxxx1001 ) |-> sig_17 == reg_8 ;endproperty \nproperty name; ( ( flag_control_1 ) != 7'b01xx0x1 ) || ( ( flag_control_1 ) != cfg_8 ) || ( ( flag_control_1 ) != 7'b00xx0x0 ) || ( flag_control_1 ) != 7'bxxx1001 ) ) |-> data_15 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_1 ) \n   7'bx0010x1 : begin\n     rx_12 = fsm_7;\n   end\n   7'b0xx1111 : begin\n     sig_12 = fsm_10;\n   end\n   7'h7x : begin\n     fsm_11 = tx_5;\n   end\n   7'bxx10xxx : begin\n     chip_19 = data_3;\n   end\n   default : begin \n     core_18 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_1 ) == ( 7'bx0010x1 ) |-> rx_12 == fsm_7 ;endproperty \nproperty name: ( instruction_register_1 ) == ( 7'b0xx1111 ) |-> sig_12 == fsm_10 ;endproperty \nproperty name: ( instruction_register_1 ) == ( 7'h7x ) |-> fsm_11 == tx_5 ;endproperty \nproperty name: ( instruction_register_1 ) == ( 7'bxx10xxx ) |-> chip_19 == data_3 ;endproperty \nproperty name; ( ( instruction_register_1 ) != 7'bx0010x1 ) || ( ( instruction_register_1 ) != 7'b0xx1111 ) || ( ( instruction_register_1 ) != 7'h7x ) || ( instruction_register_1 ) != 7'bxx10xxx ) ) |-> core_18 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   6'bx010x1 : begin\n     fsm_15 = hw_3;\n   end\n   7'bxx0xxx0 : begin\n     hw_7 = cfg_3;\n   end\n   7'bx0xx11x : begin\n     data_5 = cfg_5;\n   end\n   7'b1000010 : begin\n     auth_13 = rst_15;\n   end\n   3'b00x : begin\n     sig_9 = auth_19;\n   end\n   default : begin \n     auth_3 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_14 ) == ( 6'bx010x1 ) |-> fsm_15 == hw_3 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 7'bxx0xxx0 ) |-> hw_7 == cfg_3 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 7'bx0xx11x ) |-> data_5 == cfg_5 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 7'b1000010 ) |-> auth_13 == rst_15 ;endproperty \nproperty name: ( input_buffer_14 ) == ( 3'b00x ) |-> sig_9 == auth_19 ;endproperty \nproperty name; ( ( input_buffer_14 ) != 6'bx010x1 ) || ( ( input_buffer_14 ) != 7'bxx0xxx0 ) || ( ( input_buffer_14 ) != 7'bx0xx11x ) || ( ( input_buffer_14 ) != 7'b1000010 ) || ( input_buffer_14 ) != 3'b00x ) ) |-> auth_3 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_2 ) \n   clk_6 : begin\n     rst_14 = clk_9;\n   end\n   default : begin \n     fsm_14 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_2 ) == ( clk_6 ) |-> rst_14 == clk_9 ;endproperty \nproperty name; ( mode_register_2 ) != clk_6 ) ) |-> fsm_14 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   5'bxxx10 : begin\n     tx_17 = cfg_11;\n   end\n   5'b11100 : begin\n     reg_18 = fsm_17;\n   end\n   cfg_16 : begin\n     sig_17 = rst_4;\n   end\n   3'h1 : begin\n     fsm_6 = chip_20;\n   end\n   5'b1101x : begin\n     core_11 = fsm_19;\n   end\n   default : begin \n     rx_4 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_6 ) == ( 5'bxxx10 ) |-> tx_17 == cfg_11 ;endproperty \nproperty name: ( data_buffer_6 ) == ( 5'b11100 ) |-> reg_18 == fsm_17 ;endproperty \nproperty name: ( data_buffer_6 ) == ( cfg_16 ) |-> sig_17 == rst_4 ;endproperty \nproperty name: ( data_buffer_6 ) == ( 3'h1 ) |-> fsm_6 == chip_20 ;endproperty \nproperty name: ( data_buffer_6 ) == ( 5'b1101x ) |-> core_11 == fsm_19 ;endproperty \nproperty name; ( ( data_buffer_6 ) != 5'bxxx10 ) || ( ( data_buffer_6 ) != 5'b11100 ) || ( ( data_buffer_6 ) != cfg_16 ) || ( ( data_buffer_6 ) != 3'h1 ) || ( data_buffer_6 ) != 5'b1101x ) ) |-> rx_4 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_14 ) \n   rst_8 : begin\n     cfg_20 = data_12;\n   end\n   4'bxx01 : begin\n     clk_11 = auth_8;\n   end\n   3'h7 : begin\n     sig_8 = data_10;\n   end\n   default : begin \n     sig_3 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_14 ) == ( rst_8 ) |-> cfg_20 == data_12 ;endproperty \nproperty name: ( control_flag_14 ) == ( 4'bxx01 ) |-> clk_11 == auth_8 ;endproperty \nproperty name: ( control_flag_14 ) == ( 3'h7 ) |-> sig_8 == data_10 ;endproperty \nproperty name; ( ( control_flag_14 ) != rst_8 ) || ( ( control_flag_14 ) != 4'bxx01 ) || ( control_flag_14 ) != 3'h7 ) ) |-> sig_3 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_11 ) \n   6'b11x1xx : begin\n     chip_6 = rx_2;\n   end\n   7'bx00xxxx : begin\n     cfg_1 = reg_11;\n   end\n   7'bxxx01x0 : begin\n     rx_3 = data_7;\n   end\n   7'bxx1x0xx : begin\n     fsm_1 = rx_1;\n   end\n   5'b01x1x : begin\n     data_12 = sig_17;\n   end\n   default : begin \n     sig_10 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_11 ) == ( 6'b11x1xx ) |-> chip_6 == rx_2 ;endproperty \nproperty name: ( status_flag_11 ) == ( 7'bx00xxxx ) |-> cfg_1 == reg_11 ;endproperty \nproperty name: ( status_flag_11 ) == ( 7'bxxx01x0 ) |-> rx_3 == data_7 ;endproperty \nproperty name: ( status_flag_11 ) == ( 7'bxx1x0xx ) |-> fsm_1 == rx_1 ;endproperty \nproperty name: ( status_flag_11 ) == ( 5'b01x1x ) |-> data_12 == sig_17 ;endproperty \nproperty name; ( ( status_flag_11 ) != 6'b11x1xx ) || ( ( status_flag_11 ) != 7'bx00xxxx ) || ( ( status_flag_11 ) != 7'bxxx01x0 ) || ( ( status_flag_11 ) != 7'bxx1x0xx ) || ( status_flag_11 ) != 5'b01x1x ) ) |-> sig_10 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'b0000x01 : begin\n     data_20 = hw_14;\n   end\n   default : begin \n     rx_19 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( control_data_18 ) == ( 7'b0000x01 ) |-> data_20 == hw_14 ;endproperty \nproperty name; ( control_data_18 ) != 7'b0000x01 ) ) |-> rx_19 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   5'b11x10 : begin\n     rx_3 = err_12;\n   end\n   7'h1f : begin\n     rst_20 = rst_14;\n   end\n   6'b1x0000 : begin\n     rx_14 = tx_3;\n   end\n   7'h3b : begin\n     cfg_16 = sig_8;\n   end\n   default : begin \n     chip_2 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_5 ) == ( 5'b11x10 ) |-> rx_3 == err_12 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 7'h1f ) |-> rst_20 == rst_14 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 6'b1x0000 ) |-> rx_14 == tx_3 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 7'h3b ) |-> cfg_16 == sig_8 ;endproperty \nproperty name; ( ( ready_signal_5 ) != 5'b11x10 ) || ( ( ready_signal_5 ) != 7'h1f ) || ( ( ready_signal_5 ) != 6'b1x0000 ) || ( ready_signal_5 ) != 7'h3b ) ) |-> chip_2 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   6'b01x11x : begin\n     core_3 = reg_12;\n   end\n   7'bxxxxx01 : begin\n     fsm_4 = core_11;\n   end\n   6'b0x1xxx : begin\n     rst_18 = data_3;\n   end\n   default : begin \n     clk_17 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_7 ) == ( 6'b01x11x ) |-> core_3 == reg_12 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 7'bxxxxx01 ) |-> fsm_4 == core_11 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 6'b0x1xxx ) |-> rst_18 == data_3 ;endproperty \nproperty name; ( ( output_buffer_status_7 ) != 6'b01x11x ) || ( ( output_buffer_status_7 ) != 7'bxxxxx01 ) || ( output_buffer_status_7 ) != 6'b0x1xxx ) ) |-> clk_17 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_19 ) \n   7'h1c : begin\n     sig_20 = chip_17;\n   end\n   7'h66 : begin\n     err_7 = auth_17;\n   end\n   7'b01x0110 : begin\n     chip_20 = chip_4;\n   end\n   default : begin \n     sig_9 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( counter_19 ) == ( 7'h1c ) |-> sig_20 == chip_17 ;endproperty \nproperty name: ( counter_19 ) == ( 7'h66 ) |-> err_7 == auth_17 ;endproperty \nproperty name: ( counter_19 ) == ( 7'b01x0110 ) |-> chip_20 == chip_4 ;endproperty \nproperty name; ( ( counter_19 ) != 7'h1c ) || ( ( counter_19 ) != 7'h66 ) || ( counter_19 ) != 7'b01x0110 ) ) |-> sig_9 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_4 ) \n   7'b0xxxx1x : begin\n     data_19 = data_20;\n   end\n   5'b11110 : begin\n     sig_15 = rx_7;\n   end\n   default : begin \n     reg_14 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( output_data_4 ) == ( 7'b0xxxx1x ) |-> data_19 == data_20 ;endproperty \nproperty name: ( output_data_4 ) == ( 5'b11110 ) |-> sig_15 == rx_7 ;endproperty \nproperty name; ( ( output_data_4 ) != 7'b0xxxx1x ) || ( output_data_4 ) != 5'b11110 ) ) |-> reg_14 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   5'bx0x01 : begin\n     rx_2 = err_11;\n   end\n   4'b011x : begin\n     reg_15 = hw_20;\n   end\n   default : begin \n     clk_18 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_9 ) == ( 5'bx0x01 ) |-> rx_2 == err_11 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( 4'b011x ) |-> reg_15 == hw_20 ;endproperty \nproperty name; ( ( interrupt_enable_9 ) != 5'bx0x01 ) || ( interrupt_enable_9 ) != 4'b011x ) ) |-> clk_18 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_11 ) \n   5'b1100x : begin\n     cfg_14 = rx_19;\n   end\n   7'b010000x : begin\n     chip_3 = rx_15;\n   end\n   7'b0001001 : begin\n     rst_15 = core_13;\n   end\n   7'h56 : begin\n     fsm_4 = tx_4;\n   end\n   default : begin \n     err_15 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( counter_11 ) == ( 5'b1100x ) |-> cfg_14 == rx_19 ;endproperty \nproperty name: ( counter_11 ) == ( 7'b010000x ) |-> chip_3 == rx_15 ;endproperty \nproperty name: ( counter_11 ) == ( 7'b0001001 ) |-> rst_15 == core_13 ;endproperty \nproperty name: ( counter_11 ) == ( 7'h56 ) |-> fsm_4 == tx_4 ;endproperty \nproperty name; ( ( counter_11 ) != 5'b1100x ) || ( ( counter_11 ) != 7'b010000x ) || ( ( counter_11 ) != 7'b0001001 ) || ( counter_11 ) != 7'h56 ) ) |-> err_15 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_2 ) \n   sig_3 : begin\n     rst_13 = cfg_17;\n   end\n   7'bx0x0x0x : begin\n     rx_12 = sig_14;\n   end\n   6'b01x11x : begin\n     fsm_14 = reg_6;\n   end\n   7'bx0x1x0x : begin\n     rst_7 = auth_8;\n   end\n   7'bxxx1x01 : begin\n     clk_2 = core_12;\n   end\n   default : begin \n     sig_3 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( counter_2 ) == ( sig_3 ) |-> rst_13 == cfg_17 ;endproperty \nproperty name: ( counter_2 ) == ( 7'bx0x0x0x ) |-> rx_12 == sig_14 ;endproperty \nproperty name: ( counter_2 ) == ( 6'b01x11x ) |-> fsm_14 == reg_6 ;endproperty \nproperty name: ( counter_2 ) == ( 7'bx0x1x0x ) |-> rst_7 == auth_8 ;endproperty \nproperty name: ( counter_2 ) == ( 7'bxxx1x01 ) |-> clk_2 == core_12 ;endproperty \nproperty name; ( ( counter_2 ) != sig_3 ) || ( ( counter_2 ) != 7'bx0x0x0x ) || ( ( counter_2 ) != 6'b01x11x ) || ( ( counter_2 ) != 7'bx0x1x0x ) || ( counter_2 ) != 7'bxxx1x01 ) ) |-> sig_3 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_15 ) \n   6'h30 : begin\n     data_5 = auth_1;\n   end\n   7'b1xx1x11 : begin\n     sig_10 = tx_5;\n   end\n   default : begin \n     auth_10 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_15 ) == ( 6'h30 ) |-> data_5 == auth_1 ;endproperty \nproperty name: ( input_ready_15 ) == ( 7'b1xx1x11 ) |-> sig_10 == tx_5 ;endproperty \nproperty name; ( ( input_ready_15 ) != 6'h30 ) || ( input_ready_15 ) != 7'b1xx1x11 ) ) |-> auth_10 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_20 ) \n   7'b1x000xx : begin\n     tx_13 = fsm_18;\n   end\n   7'bxxxx100 : begin\n     auth_14 = rx_18;\n   end\n   6'h1 : begin\n     cfg_10 = rst_6;\n   end\n   default : begin \n     clk_5 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( status_output_20 ) == ( 7'b1x000xx ) |-> tx_13 == fsm_18 ;endproperty \nproperty name: ( status_output_20 ) == ( 7'bxxxx100 ) |-> auth_14 == rx_18 ;endproperty \nproperty name: ( status_output_20 ) == ( 6'h1 ) |-> cfg_10 == rst_6 ;endproperty \nproperty name; ( ( status_output_20 ) != 7'b1x000xx ) || ( ( status_output_20 ) != 7'bxxxx100 ) || ( status_output_20 ) != 6'h1 ) ) |-> clk_5 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_14 ) \n   fsm_2 : begin\n     err_12 = cfg_2;\n   end\n   6'bx0x111 : begin\n     fsm_12 = reg_18;\n   end\n   7'h6f : begin\n     auth_6 = auth_4;\n   end\n   6'b1xx11x : begin\n     rx_2 = clk_2;\n   end\n   default : begin \n     auth_12 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( result_register_14 ) == ( fsm_2 ) |-> err_12 == cfg_2 ;endproperty \nproperty name: ( result_register_14 ) == ( 6'bx0x111 ) |-> fsm_12 == reg_18 ;endproperty \nproperty name: ( result_register_14 ) == ( 7'h6f ) |-> auth_6 == auth_4 ;endproperty \nproperty name: ( result_register_14 ) == ( 6'b1xx11x ) |-> rx_2 == clk_2 ;endproperty \nproperty name; ( ( result_register_14 ) != fsm_2 ) || ( ( result_register_14 ) != 6'bx0x111 ) || ( ( result_register_14 ) != 7'h6f ) || ( result_register_14 ) != 6'b1xx11x ) ) |-> auth_12 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_20 ) \n   5'bx0xx0 : begin\n     hw_16 = rst_15;\n   end\n   7'b00xx01x : begin\n     data_7 = data_4;\n   end\n   default : begin \n     data_11 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_20 ) == ( 5'bx0xx0 ) |-> hw_16 == rst_15 ;endproperty \nproperty name: ( start_bit_20 ) == ( 7'b00xx01x ) |-> data_7 == data_4 ;endproperty \nproperty name; ( ( start_bit_20 ) != 5'bx0xx0 ) || ( start_bit_20 ) != 7'b00xx01x ) ) |-> data_11 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_6 ) \n   7'bx1011xx : begin\n     rx_12 = reg_3;\n   end\n   7'bx1x1x11 : begin\n     reg_1 = data_10;\n   end\n   default : begin \n     hw_11 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_6 ) == ( 7'bx1011xx ) |-> rx_12 == reg_3 ;endproperty \nproperty name: ( instruction_register_6 ) == ( 7'bx1x1x11 ) |-> reg_1 == data_10 ;endproperty \nproperty name; ( ( instruction_register_6 ) != 7'bx1011xx ) || ( instruction_register_6 ) != 7'bx1x1x11 ) ) |-> hw_11 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_20 ) \n   5'bx1100 : begin\n     err_3 = auth_12;\n   end\n   7'b00011x0 : begin\n     rst_18 = hw_13;\n   end\n   6'b111111 : begin\n     chip_8 = err_11;\n   end\n   default : begin \n     data_6 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_20 ) == ( 5'bx1100 ) |-> err_3 == auth_12 ;endproperty \nproperty name: ( instruction_20 ) == ( 7'b00011x0 ) |-> rst_18 == hw_13 ;endproperty \nproperty name: ( instruction_20 ) == ( 6'b111111 ) |-> chip_8 == err_11 ;endproperty \nproperty name; ( ( instruction_20 ) != 5'bx1100 ) || ( ( instruction_20 ) != 7'b00011x0 ) || ( instruction_20 ) != 6'b111111 ) ) |-> data_6 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_7 ) \n   5'b000x0 : begin\n     data_1 = sig_1;\n   end\n   default : begin \n     err_14 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( status_control_7 ) == ( 5'b000x0 ) |-> data_1 == sig_1 ;endproperty \nproperty name; ( status_control_7 ) != 5'b000x0 ) ) |-> err_14 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_14 ) \n   7'h23 : begin\n     hw_13 = reg_5;\n   end\n   6'bxx0xx0 : begin\n     tx_5 = clk_18;\n   end\n   7'b0x0010x : begin\n     tx_8 = sig_16;\n   end\n   5'bx110x : begin\n     data_8 = tx_20;\n   end\n   default : begin \n     sig_4 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_14 ) == ( 7'h23 ) |-> hw_13 == reg_5 ;endproperty \nproperty name: ( interrupt_control_14 ) == ( 6'bxx0xx0 ) |-> tx_5 == clk_18 ;endproperty \nproperty name: ( interrupt_control_14 ) == ( 7'b0x0010x ) |-> tx_8 == sig_16 ;endproperty \nproperty name: ( interrupt_control_14 ) == ( 5'bx110x ) |-> data_8 == tx_20 ;endproperty \nproperty name; ( ( interrupt_control_14 ) != 7'h23 ) || ( ( interrupt_control_14 ) != 6'bxx0xx0 ) || ( ( interrupt_control_14 ) != 7'b0x0010x ) || ( interrupt_control_14 ) != 5'bx110x ) ) |-> sig_4 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_15 ) \n   2'b11 : begin\n     chip_20 = auth_4;\n   end\n   6'h1e : begin\n     tx_5 = fsm_9;\n   end\n   6'bxx0xxx : begin\n     core_16 = reg_5;\n   end\n   3'h0 : begin\n     err_12 = data_19;\n   end\n   3'b1x1 : begin\n     reg_18 = reg_14;\n   end\n   default : begin \n     chip_11 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( output_control_15 ) == ( 2'b11 ) |-> chip_20 == auth_4 ;endproperty \nproperty name: ( output_control_15 ) == ( 6'h1e ) |-> tx_5 == fsm_9 ;endproperty \nproperty name: ( output_control_15 ) == ( 6'bxx0xxx ) |-> core_16 == reg_5 ;endproperty \nproperty name: ( output_control_15 ) == ( 3'h0 ) |-> err_12 == data_19 ;endproperty \nproperty name: ( output_control_15 ) == ( 3'b1x1 ) |-> reg_18 == reg_14 ;endproperty \nproperty name; ( ( output_control_15 ) != 2'b11 ) || ( ( output_control_15 ) != 6'h1e ) || ( ( output_control_15 ) != 6'bxx0xxx ) || ( ( output_control_15 ) != 3'h0 ) || ( output_control_15 ) != 3'b1x1 ) ) |-> chip_11 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_17 ) \n   7'h3a : begin\n     tx_19 = cfg_14;\n   end\n   7'b1100x11 : begin\n     hw_5 = fsm_10;\n   end\n   7'b011x00x : begin\n     rx_17 = clk_14;\n   end\n   default : begin \n     tx_12 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( control_output_17 ) == ( 7'h3a ) |-> tx_19 == cfg_14 ;endproperty \nproperty name: ( control_output_17 ) == ( 7'b1100x11 ) |-> hw_5 == fsm_10 ;endproperty \nproperty name: ( control_output_17 ) == ( 7'b011x00x ) |-> rx_17 == clk_14 ;endproperty \nproperty name; ( ( control_output_17 ) != 7'h3a ) || ( ( control_output_17 ) != 7'b1100x11 ) || ( control_output_17 ) != 7'b011x00x ) ) |-> tx_12 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_15 ) \n   data_16 : begin\n     err_2 = core_18;\n   end\n   6'b1x1xx0 : begin\n     tx_12 = data_1;\n   end\n   7'b00xxxxx : begin\n     hw_20 = fsm_5;\n   end\n   6'b000x11 : begin\n     clk_15 = rst_16;\n   end\n   7'bx1x1x1x : begin\n     data_7 = cfg_2;\n   end\n   default : begin \n     data_20 = rst_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_15 ) == ( data_16 ) |-> err_2 == core_18 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 6'b1x1xx0 ) |-> tx_12 == data_1 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 7'b00xxxxx ) |-> hw_20 == fsm_5 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 6'b000x11 ) |-> clk_15 == rst_16 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 7'bx1x1x1x ) |-> data_7 == cfg_2 ;endproperty \nproperty name; ( ( interrupt_control_15 ) != data_16 ) || ( ( interrupt_control_15 ) != 6'b1x1xx0 ) || ( ( interrupt_control_15 ) != 7'b00xxxxx ) || ( ( interrupt_control_15 ) != 6'b000x11 ) || ( interrupt_control_15 ) != 7'bx1x1x1x ) ) |-> data_20 == rst_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   5'b10101 : begin\n     chip_15 = reg_17;\n   end\n   7'b101111x : begin\n     err_9 = clk_7;\n   end\n   7'bx01x0x1 : begin\n     rst_4 = chip_1;\n   end\n   default : begin \n     rx_12 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_4 ) == ( 5'b10101 ) |-> chip_15 == reg_17 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 7'b101111x ) |-> err_9 == clk_7 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 7'bx01x0x1 ) |-> rst_4 == chip_1 ;endproperty \nproperty name; ( ( output_register_status_4 ) != 5'b10101 ) || ( ( output_register_status_4 ) != 7'b101111x ) || ( output_register_status_4 ) != 7'bx01x0x1 ) ) |-> rx_12 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_20 ) \n   5'b11111 : begin\n     err_15 = auth_16;\n   end\n   default : begin \n     chip_8 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_20 ) == ( 5'b11111 ) |-> err_15 == auth_16 ;endproperty \nproperty name; ( control_status_buffer_20 ) != 5'b11111 ) ) |-> chip_8 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   7'bxxxxx00 : begin\n     fsm_16 = hw_12;\n   end\n   7'b1x01x1x : begin\n     sig_3 = fsm_16;\n   end\n   default : begin \n     reg_1 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_9 ) == ( 7'bxxxxx00 ) |-> fsm_16 == hw_12 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( 7'b1x01x1x ) |-> sig_3 == fsm_16 ;endproperty \nproperty name; ( ( interrupt_enable_9 ) != 7'bxxxxx00 ) || ( interrupt_enable_9 ) != 7'b1x01x1x ) ) |-> reg_1 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_10 ) \n   5'b0x110 : begin\n     sig_19 = rst_14;\n   end\n   7'b0xxx000 : begin\n     clk_5 = rx_7;\n   end\n   default : begin \n     data_16 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_10 ) == ( 5'b0x110 ) |-> sig_19 == rst_14 ;endproperty \nproperty name: ( data_status_register_10 ) == ( 7'b0xxx000 ) |-> clk_5 == rx_7 ;endproperty \nproperty name; ( ( data_status_register_10 ) != 5'b0x110 ) || ( data_status_register_10 ) != 7'b0xxx000 ) ) |-> data_16 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_4 ) \n   5'b101xx : begin\n     err_19 = clk_17;\n   end\n   7'b0000010 : begin\n     fsm_1 = auth_8;\n   end\n   7'bx100011 : begin\n     fsm_7 = data_6;\n   end\n   7'bx100000 : begin\n     fsm_4 = cfg_14;\n   end\n   6'h2b : begin\n     rst_20 = core_11;\n   end\n   default : begin \n     cfg_10 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_4 ) == ( 5'b101xx ) |-> err_19 == clk_17 ;endproperty \nproperty name: ( start_bit_4 ) == ( 7'b0000010 ) |-> fsm_1 == auth_8 ;endproperty \nproperty name: ( start_bit_4 ) == ( 7'bx100011 ) |-> fsm_7 == data_6 ;endproperty \nproperty name: ( start_bit_4 ) == ( 7'bx100000 ) |-> fsm_4 == cfg_14 ;endproperty \nproperty name: ( start_bit_4 ) == ( 6'h2b ) |-> rst_20 == core_11 ;endproperty \nproperty name; ( ( start_bit_4 ) != 5'b101xx ) || ( ( start_bit_4 ) != 7'b0000010 ) || ( ( start_bit_4 ) != 7'bx100011 ) || ( ( start_bit_4 ) != 7'bx100000 ) || ( start_bit_4 ) != 6'h2b ) ) |-> cfg_10 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_1 ) \n   7'b01x1xxx : begin\n     core_9 = hw_13;\n   end\n   7'bxxxxxx1 : begin\n     cfg_9 = reg_10;\n   end\n   7'h7a : begin\n     chip_20 = sig_20;\n   end\n   default : begin \n     auth_3 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_1 ) == ( 7'b01x1xxx ) |-> core_9 == hw_13 ;endproperty \nproperty name: ( status_flag_1 ) == ( 7'bxxxxxx1 ) |-> cfg_9 == reg_10 ;endproperty \nproperty name: ( status_flag_1 ) == ( 7'h7a ) |-> chip_20 == sig_20 ;endproperty \nproperty name; ( ( status_flag_1 ) != 7'b01x1xxx ) || ( ( status_flag_1 ) != 7'bxxxxxx1 ) || ( status_flag_1 ) != 7'h7a ) ) |-> auth_3 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_20 ) \n   7'b1101111 : begin\n     cfg_6 = reg_3;\n   end\n   default : begin \n     err_3 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_20 ) == ( 7'b1101111 ) |-> cfg_6 == reg_3 ;endproperty \nproperty name; ( instruction_register_20 ) != 7'b1101111 ) ) |-> err_3 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_16 ) \n   3'b10x : begin\n     data_13 = clk_14;\n   end\n   5'bx0x00 : begin\n     err_12 = auth_18;\n   end\n   5'bx111x : begin\n     hw_2 = core_6;\n   end\n   5'h11 : begin\n     auth_5 = clk_1;\n   end\n   default : begin \n     err_18 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( command_register_16 ) == ( 3'b10x ) |-> data_13 == clk_14 ;endproperty \nproperty name: ( command_register_16 ) == ( 5'bx0x00 ) |-> err_12 == auth_18 ;endproperty \nproperty name: ( command_register_16 ) == ( 5'bx111x ) |-> hw_2 == core_6 ;endproperty \nproperty name: ( command_register_16 ) == ( 5'h11 ) |-> auth_5 == clk_1 ;endproperty \nproperty name; ( ( command_register_16 ) != 3'b10x ) || ( ( command_register_16 ) != 5'bx0x00 ) || ( ( command_register_16 ) != 5'bx111x ) || ( command_register_16 ) != 5'h11 ) ) |-> err_18 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_10 ) \n   4'b1x1x : begin\n     core_10 = err_6;\n   end\n   7'bx1xxx1x : begin\n     chip_18 = reg_12;\n   end\n   6'bx1111x : begin\n     reg_20 = rx_16;\n   end\n   default : begin \n     sig_10 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( control_status_10 ) == ( 4'b1x1x ) |-> core_10 == err_6 ;endproperty \nproperty name: ( control_status_10 ) == ( 7'bx1xxx1x ) |-> chip_18 == reg_12 ;endproperty \nproperty name: ( control_status_10 ) == ( 6'bx1111x ) |-> reg_20 == rx_16 ;endproperty \nproperty name; ( ( control_status_10 ) != 4'b1x1x ) || ( ( control_status_10 ) != 7'bx1xxx1x ) || ( control_status_10 ) != 6'bx1111x ) ) |-> sig_10 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_13 ) \n   5'h7 : begin\n     hw_20 = data_3;\n   end\n   7'bxxxx1x1 : begin\n     tx_11 = core_7;\n   end\n   default : begin \n     auth_6 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( status_control_13 ) == ( 5'h7 ) |-> hw_20 == data_3 ;endproperty \nproperty name: ( status_control_13 ) == ( 7'bxxxx1x1 ) |-> tx_11 == core_7 ;endproperty \nproperty name; ( ( status_control_13 ) != 5'h7 ) || ( status_control_13 ) != 7'bxxxx1x1 ) ) |-> auth_6 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_2 ) \n   data_8 : begin\n     rx_16 = core_6;\n   end\n   6'b1111x1 : begin\n     reg_3 = auth_5;\n   end\n   3'b1xx : begin\n     rst_2 = rx_1;\n   end\n   7'bx1011xx : begin\n     hw_12 = fsm_7;\n   end\n   default : begin \n     cfg_2 = tx_15;\n   end\nendcase",
        "Assertion": "property name: ( error_status_2 ) == ( data_8 ) |-> rx_16 == core_6 ;endproperty \nproperty name: ( error_status_2 ) == ( 6'b1111x1 ) |-> reg_3 == auth_5 ;endproperty \nproperty name: ( error_status_2 ) == ( 3'b1xx ) |-> rst_2 == rx_1 ;endproperty \nproperty name: ( error_status_2 ) == ( 7'bx1011xx ) |-> hw_12 == fsm_7 ;endproperty \nproperty name; ( ( error_status_2 ) != data_8 ) || ( ( error_status_2 ) != 6'b1111x1 ) || ( ( error_status_2 ) != 3'b1xx ) || ( error_status_2 ) != 7'bx1011xx ) ) |-> cfg_2 == tx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_19 ) \n   7'b000100x : begin\n     fsm_15 = cfg_1;\n   end\n   default : begin \n     sig_8 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_19 ) == ( 7'b000100x ) |-> fsm_15 == cfg_1 ;endproperty \nproperty name; ( instruction_buffer_19 ) != 7'b000100x ) ) |-> sig_8 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_2 ) \n   6'hb : begin\n     rx_12 = fsm_7;\n   end\n   5'b1100x : begin\n     rst_9 = hw_6;\n   end\n   default : begin \n     data_9 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_2 ) == ( 6'hb ) |-> rx_12 == fsm_7 ;endproperty \nproperty name: ( operation_code_2 ) == ( 5'b1100x ) |-> rst_9 == hw_6 ;endproperty \nproperty name; ( ( operation_code_2 ) != 6'hb ) || ( operation_code_2 ) != 5'b1100x ) ) |-> data_9 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_18 ) \n   6'b1x1xxx : begin\n     tx_1 = auth_8;\n   end\n   5'b10101 : begin\n     chip_10 = rst_10;\n   end\n   default : begin \n     fsm_3 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( counter_18 ) == ( 6'b1x1xxx ) |-> tx_1 == auth_8 ;endproperty \nproperty name: ( counter_18 ) == ( 5'b10101 ) |-> chip_10 == rst_10 ;endproperty \nproperty name; ( ( counter_18 ) != 6'b1x1xxx ) || ( counter_18 ) != 5'b10101 ) ) |-> fsm_3 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_5 ) \n   6'h1a : begin\n     hw_12 = rx_7;\n   end\n   7'b0111xx1 : begin\n     core_11 = rst_10;\n   end\n   7'b1101101 : begin\n     sig_19 = rx_6;\n   end\n   default : begin \n     tx_8 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_5 ) == ( 6'h1a ) |-> hw_12 == rx_7 ;endproperty \nproperty name: ( operation_code_5 ) == ( 7'b0111xx1 ) |-> core_11 == rst_10 ;endproperty \nproperty name: ( operation_code_5 ) == ( 7'b1101101 ) |-> sig_19 == rx_6 ;endproperty \nproperty name; ( ( operation_code_5 ) != 6'h1a ) || ( ( operation_code_5 ) != 7'b0111xx1 ) || ( operation_code_5 ) != 7'b1101101 ) ) |-> tx_8 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_19 ) \n   6'bx11100 : begin\n     rx_11 = auth_5;\n   end\n   7'b1011001 : begin\n     data_7 = tx_7;\n   end\n   default : begin \n     data_17 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( error_status_19 ) == ( 6'bx11100 ) |-> rx_11 == auth_5 ;endproperty \nproperty name: ( error_status_19 ) == ( 7'b1011001 ) |-> data_7 == tx_7 ;endproperty \nproperty name; ( ( error_status_19 ) != 6'bx11100 ) || ( error_status_19 ) != 7'b1011001 ) ) |-> data_17 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_17 ) \n   2'h0 : begin\n     clk_15 = fsm_9;\n   end\n   7'b1111110 : begin\n     reg_20 = chip_20;\n   end\n   6'h1 : begin\n     err_5 = tx_14;\n   end\n   default : begin \n     fsm_19 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( read_data_17 ) == ( 2'h0 ) |-> clk_15 == fsm_9 ;endproperty \nproperty name: ( read_data_17 ) == ( 7'b1111110 ) |-> reg_20 == chip_20 ;endproperty \nproperty name: ( read_data_17 ) == ( 6'h1 ) |-> err_5 == tx_14 ;endproperty \nproperty name; ( ( read_data_17 ) != 2'h0 ) || ( ( read_data_17 ) != 7'b1111110 ) || ( read_data_17 ) != 6'h1 ) ) |-> fsm_19 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_7 ) \n   6'b01x11x : begin\n     rst_16 = fsm_11;\n   end\n   6'bxx0xx1 : begin\n     sig_12 = err_18;\n   end\n   6'bx0xxx1 : begin\n     rst_9 = data_16;\n   end\n   6'b00xx10 : begin\n     rst_6 = fsm_9;\n   end\n   7'h4f : begin\n     data_16 = tx_16;\n   end\n   default : begin \n     fsm_11 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( enable_7 ) == ( 6'b01x11x ) |-> rst_16 == fsm_11 ;endproperty \nproperty name: ( enable_7 ) == ( 6'bxx0xx1 ) |-> sig_12 == err_18 ;endproperty \nproperty name: ( enable_7 ) == ( 6'bx0xxx1 ) |-> rst_9 == data_16 ;endproperty \nproperty name: ( enable_7 ) == ( 6'b00xx10 ) |-> rst_6 == fsm_9 ;endproperty \nproperty name: ( enable_7 ) == ( 7'h4f ) |-> data_16 == tx_16 ;endproperty \nproperty name; ( ( enable_7 ) != 6'b01x11x ) || ( ( enable_7 ) != 6'bxx0xx1 ) || ( ( enable_7 ) != 6'bx0xxx1 ) || ( ( enable_7 ) != 6'b00xx10 ) || ( enable_7 ) != 7'h4f ) ) |-> fsm_11 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_11 ) \n   6'bxx1x10 : begin\n     cfg_17 = data_11;\n   end\n   default : begin \n     clk_3 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_11 ) == ( 6'bxx1x10 ) |-> cfg_17 == data_11 ;endproperty \nproperty name; ( output_status_register_11 ) != 6'bxx1x10 ) ) |-> clk_3 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_8 ) \n   7'bx1110x0 : begin\n     rx_14 = reg_1;\n   end\n   5'h14 : begin\n     fsm_16 = hw_6;\n   end\n   7'h5e : begin\n     rx_17 = core_17;\n   end\n   7'b1x1111x : begin\n     sig_14 = rx_12;\n   end\n   6'bx00111 : begin\n     chip_15 = rx_17;\n   end\n   default : begin \n     cfg_6 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_8 ) == ( 7'bx1110x0 ) |-> rx_14 == reg_1 ;endproperty \nproperty name: ( control_flag_8 ) == ( 5'h14 ) |-> fsm_16 == hw_6 ;endproperty \nproperty name: ( control_flag_8 ) == ( 7'h5e ) |-> rx_17 == core_17 ;endproperty \nproperty name: ( control_flag_8 ) == ( 7'b1x1111x ) |-> sig_14 == rx_12 ;endproperty \nproperty name: ( control_flag_8 ) == ( 6'bx00111 ) |-> chip_15 == rx_17 ;endproperty \nproperty name; ( ( control_flag_8 ) != 7'bx1110x0 ) || ( ( control_flag_8 ) != 5'h14 ) || ( ( control_flag_8 ) != 7'h5e ) || ( ( control_flag_8 ) != 7'b1x1111x ) || ( control_flag_8 ) != 6'bx00111 ) ) |-> cfg_6 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_2 ) \n   6'h19 : begin\n     fsm_18 = hw_4;\n   end\n   default : begin \n     hw_7 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( control_input_2 ) == ( 6'h19 ) |-> fsm_18 == hw_4 ;endproperty \nproperty name; ( control_input_2 ) != 6'h19 ) ) |-> hw_7 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_4 ) \n   7'b1101111 : begin\n     cfg_4 = sig_20;\n   end\n   default : begin \n     rst_6 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( output_status_4 ) == ( 7'b1101111 ) |-> cfg_4 == sig_20 ;endproperty \nproperty name; ( output_status_4 ) != 7'b1101111 ) ) |-> rst_6 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_1 ) \n   5'b1x11x : begin\n     rst_9 = hw_18;\n   end\n   default : begin \n     cfg_3 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_1 ) == ( 5'b1x11x ) |-> rst_9 == hw_18 ;endproperty \nproperty name; ( data_control_status_1 ) != 5'b1x11x ) ) |-> cfg_3 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_14 ) \n   err_13 : begin\n     core_5 = sig_1;\n   end\n   5'b10011 : begin\n     chip_5 = err_14;\n   end\n   default : begin \n     fsm_9 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( command_word_14 ) == ( err_13 ) |-> core_5 == sig_1 ;endproperty \nproperty name: ( command_word_14 ) == ( 5'b10011 ) |-> chip_5 == err_14 ;endproperty \nproperty name; ( ( command_word_14 ) != err_13 ) || ( command_word_14 ) != 5'b10011 ) ) |-> fsm_9 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   4'bx1x1 : begin\n     reg_1 = sig_20;\n   end\n   clk_10 : begin\n     tx_3 = rx_5;\n   end\n   7'h24 : begin\n     sig_10 = core_8;\n   end\n   7'h28 : begin\n     sig_14 = rx_13;\n   end\n   default : begin \n     rx_10 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_18 ) == ( 4'bx1x1 ) |-> reg_1 == sig_20 ;endproperty \nproperty name: ( output_buffer_status_18 ) == ( clk_10 ) |-> tx_3 == rx_5 ;endproperty \nproperty name: ( output_buffer_status_18 ) == ( 7'h24 ) |-> sig_10 == core_8 ;endproperty \nproperty name: ( output_buffer_status_18 ) == ( 7'h28 ) |-> sig_14 == rx_13 ;endproperty \nproperty name; ( ( output_buffer_status_18 ) != 4'bx1x1 ) || ( ( output_buffer_status_18 ) != clk_10 ) || ( ( output_buffer_status_18 ) != 7'h24 ) || ( output_buffer_status_18 ) != 7'h28 ) ) |-> rx_10 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_17 ) \n   7'b100xx0x : begin\n     err_9 = clk_13;\n   end\n   4'b1x1x : begin\n     data_14 = err_4;\n   end\n   7'h3b : begin\n     rst_20 = core_17;\n   end\n   default : begin \n     tx_18 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_17 ) == ( 7'b100xx0x ) |-> err_9 == clk_13 ;endproperty \nproperty name: ( output_register_17 ) == ( 4'b1x1x ) |-> data_14 == err_4 ;endproperty \nproperty name: ( output_register_17 ) == ( 7'h3b ) |-> rst_20 == core_17 ;endproperty \nproperty name; ( ( output_register_17 ) != 7'b100xx0x ) || ( ( output_register_17 ) != 4'b1x1x ) || ( output_register_17 ) != 7'h3b ) ) |-> tx_18 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_19 ) \n   4'b1x1x : begin\n     tx_13 = sig_9;\n   end\n   6'b1xx011 : begin\n     tx_19 = clk_6;\n   end\n   7'b1xxxxxx : begin\n     clk_6 = core_3;\n   end\n   7'bxxx1101 : begin\n     rx_11 = rx_6;\n   end\n   6'b0x1011 : begin\n     cfg_13 = tx_13;\n   end\n   default : begin \n     core_3 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( address_status_19 ) == ( 4'b1x1x ) |-> tx_13 == sig_9 ;endproperty \nproperty name: ( address_status_19 ) == ( 6'b1xx011 ) |-> tx_19 == clk_6 ;endproperty \nproperty name: ( address_status_19 ) == ( 7'b1xxxxxx ) |-> clk_6 == core_3 ;endproperty \nproperty name: ( address_status_19 ) == ( 7'bxxx1101 ) |-> rx_11 == rx_6 ;endproperty \nproperty name: ( address_status_19 ) == ( 6'b0x1011 ) |-> cfg_13 == tx_13 ;endproperty \nproperty name; ( ( address_status_19 ) != 4'b1x1x ) || ( ( address_status_19 ) != 6'b1xx011 ) || ( ( address_status_19 ) != 7'b1xxxxxx ) || ( ( address_status_19 ) != 7'bxxx1101 ) || ( address_status_19 ) != 6'b0x1011 ) ) |-> core_3 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_18 ) \n   4'b101x : begin\n     auth_20 = sig_10;\n   end\n   7'bxxxx01x : begin\n     core_14 = tx_6;\n   end\n   4'b0001 : begin\n     reg_6 = chip_13;\n   end\n   default : begin \n     reg_2 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_18 ) == ( 4'b101x ) |-> auth_20 == sig_10 ;endproperty \nproperty name: ( flag_status_18 ) == ( 7'bxxxx01x ) |-> core_14 == tx_6 ;endproperty \nproperty name: ( flag_status_18 ) == ( 4'b0001 ) |-> reg_6 == chip_13 ;endproperty \nproperty name; ( ( flag_status_18 ) != 4'b101x ) || ( ( flag_status_18 ) != 7'bxxxx01x ) || ( flag_status_18 ) != 4'b0001 ) ) |-> reg_2 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_11 ) \n   7'b00010xx : begin\n     core_6 = clk_18;\n   end\n   data_15 : begin\n     tx_11 = chip_18;\n   end\n   4'b010x : begin\n     core_11 = auth_9;\n   end\n   5'b11001 : begin\n     err_17 = reg_6;\n   end\n   default : begin \n     reg_1 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( start_address_11 ) == ( 7'b00010xx ) |-> core_6 == clk_18 ;endproperty \nproperty name: ( start_address_11 ) == ( data_15 ) |-> tx_11 == chip_18 ;endproperty \nproperty name: ( start_address_11 ) == ( 4'b010x ) |-> core_11 == auth_9 ;endproperty \nproperty name: ( start_address_11 ) == ( 5'b11001 ) |-> err_17 == reg_6 ;endproperty \nproperty name; ( ( start_address_11 ) != 7'b00010xx ) || ( ( start_address_11 ) != data_15 ) || ( ( start_address_11 ) != 4'b010x ) || ( start_address_11 ) != 5'b11001 ) ) |-> reg_1 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_3 ) \n   6'bx01010 : begin\n     core_8 = tx_12;\n   end\n   7'b0x0x000 : begin\n     core_6 = cfg_14;\n   end\n   7'b0101001 : begin\n     auth_10 = chip_4;\n   end\n   7'b11011xx : begin\n     core_1 = chip_8;\n   end\n   7'hc : begin\n     cfg_19 = cfg_19;\n   end\n   default : begin \n     chip_13 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_3 ) == ( 6'bx01010 ) |-> core_8 == tx_12 ;endproperty \nproperty name: ( control_flag_register_3 ) == ( 7'b0x0x000 ) |-> core_6 == cfg_14 ;endproperty \nproperty name: ( control_flag_register_3 ) == ( 7'b0101001 ) |-> auth_10 == chip_4 ;endproperty \nproperty name: ( control_flag_register_3 ) == ( 7'b11011xx ) |-> core_1 == chip_8 ;endproperty \nproperty name: ( control_flag_register_3 ) == ( 7'hc ) |-> cfg_19 == cfg_19 ;endproperty \nproperty name; ( ( control_flag_register_3 ) != 6'bx01010 ) || ( ( control_flag_register_3 ) != 7'b0x0x000 ) || ( ( control_flag_register_3 ) != 7'b0101001 ) || ( ( control_flag_register_3 ) != 7'b11011xx ) || ( control_flag_register_3 ) != 7'hc ) ) |-> chip_13 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_8 ) \n   2'b11 : begin\n     err_3 = rx_16;\n   end\n   7'b10xx1x0 : begin\n     tx_15 = tx_11;\n   end\n   default : begin \n     chip_19 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_8 ) == ( 2'b11 ) |-> err_3 == rx_16 ;endproperty \nproperty name: ( control_signal_8 ) == ( 7'b10xx1x0 ) |-> tx_15 == tx_11 ;endproperty \nproperty name; ( ( control_signal_8 ) != 2'b11 ) || ( control_signal_8 ) != 7'b10xx1x0 ) ) |-> chip_19 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_19 ) \n   7'bxxx0xx1 : begin\n     core_12 = hw_4;\n   end\n   7'h77 : begin\n     sig_11 = auth_2;\n   end\n   7'bxxxx1xx : begin\n     cfg_2 = rx_18;\n   end\n   7'b0101001 : begin\n     hw_3 = reg_9;\n   end\n   default : begin \n     data_3 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_19 ) == ( 7'bxxx0xx1 ) |-> core_12 == hw_4 ;endproperty \nproperty name: ( control_status_buffer_19 ) == ( 7'h77 ) |-> sig_11 == auth_2 ;endproperty \nproperty name: ( control_status_buffer_19 ) == ( 7'bxxxx1xx ) |-> cfg_2 == rx_18 ;endproperty \nproperty name: ( control_status_buffer_19 ) == ( 7'b0101001 ) |-> hw_3 == reg_9 ;endproperty \nproperty name; ( ( control_status_buffer_19 ) != 7'bxxx0xx1 ) || ( ( control_status_buffer_19 ) != 7'h77 ) || ( ( control_status_buffer_19 ) != 7'bxxxx1xx ) || ( control_status_buffer_19 ) != 7'b0101001 ) ) |-> data_3 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_3 ) \n   6'b110001 : begin\n     core_18 = data_9;\n   end\n   7'b00x01x1 : begin\n     fsm_1 = rx_10;\n   end\n   7'bxx00x1x : begin\n     err_12 = sig_18;\n   end\n   7'bx0xx0xx : begin\n     err_1 = clk_16;\n   end\n   7'b00x0xx1 : begin\n     fsm_15 = data_7;\n   end\n   default : begin \n     rst_3 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( data_register_3 ) == ( 6'b110001 ) |-> core_18 == data_9 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'b00x01x1 ) |-> fsm_1 == rx_10 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'bxx00x1x ) |-> err_12 == sig_18 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'bx0xx0xx ) |-> err_1 == clk_16 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'b00x0xx1 ) |-> fsm_15 == data_7 ;endproperty \nproperty name; ( ( data_register_3 ) != 6'b110001 ) || ( ( data_register_3 ) != 7'b00x01x1 ) || ( ( data_register_3 ) != 7'bxx00x1x ) || ( ( data_register_3 ) != 7'bx0xx0xx ) || ( data_register_3 ) != 7'b00x0xx1 ) ) |-> rst_3 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_6 ) \n   7'h5x : begin\n     core_11 = tx_14;\n   end\n   5'b00100 : begin\n     chip_15 = chip_7;\n   end\n   5'b0x000 : begin\n     data_12 = rx_15;\n   end\n   7'h7e : begin\n     err_8 = cfg_18;\n   end\n   6'bxxxx0x : begin\n     reg_10 = sig_8;\n   end\n   default : begin \n     chip_19 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_6 ) == ( 7'h5x ) |-> core_11 == tx_14 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 5'b00100 ) |-> chip_15 == chip_7 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 5'b0x000 ) |-> data_12 == rx_15 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 7'h7e ) |-> err_8 == cfg_18 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 6'bxxxx0x ) |-> reg_10 == sig_8 ;endproperty \nproperty name; ( ( input_status_register_6 ) != 7'h5x ) || ( ( input_status_register_6 ) != 5'b00100 ) || ( ( input_status_register_6 ) != 5'b0x000 ) || ( ( input_status_register_6 ) != 7'h7e ) || ( input_status_register_6 ) != 6'bxxxx0x ) ) |-> chip_19 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_9 ) \n   5'bx0101 : begin\n     rst_6 = tx_4;\n   end\n   7'bx11xxxx : begin\n     chip_18 = fsm_9;\n   end\n   6'b1x11x0 : begin\n     rst_7 = cfg_2;\n   end\n   5'b11110 : begin\n     core_17 = core_9;\n   end\n   default : begin \n     fsm_6 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( command_status_9 ) == ( 5'bx0101 ) |-> rst_6 == tx_4 ;endproperty \nproperty name: ( command_status_9 ) == ( 7'bx11xxxx ) |-> chip_18 == fsm_9 ;endproperty \nproperty name: ( command_status_9 ) == ( 6'b1x11x0 ) |-> rst_7 == cfg_2 ;endproperty \nproperty name: ( command_status_9 ) == ( 5'b11110 ) |-> core_17 == core_9 ;endproperty \nproperty name; ( ( command_status_9 ) != 5'bx0101 ) || ( ( command_status_9 ) != 7'bx11xxxx ) || ( ( command_status_9 ) != 6'b1x11x0 ) || ( command_status_9 ) != 5'b11110 ) ) |-> fsm_6 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_16 ) \n   cfg_16 : begin\n     chip_13 = rst_5;\n   end\n   7'b1xxx0x0 : begin\n     rst_5 = chip_12;\n   end\n   6'b1x0000 : begin\n     auth_6 = data_15;\n   end\n   7'b01x00xx : begin\n     data_19 = clk_16;\n   end\n   default : begin \n     reg_19 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( data_in_16 ) == ( cfg_16 ) |-> chip_13 == rst_5 ;endproperty \nproperty name: ( data_in_16 ) == ( 7'b1xxx0x0 ) |-> rst_5 == chip_12 ;endproperty \nproperty name: ( data_in_16 ) == ( 6'b1x0000 ) |-> auth_6 == data_15 ;endproperty \nproperty name: ( data_in_16 ) == ( 7'b01x00xx ) |-> data_19 == clk_16 ;endproperty \nproperty name; ( ( data_in_16 ) != cfg_16 ) || ( ( data_in_16 ) != 7'b1xxx0x0 ) || ( ( data_in_16 ) != 6'b1x0000 ) || ( data_in_16 ) != 7'b01x00xx ) ) |-> reg_19 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_14 ) \n   4'b0110 : begin\n     reg_12 = rx_13;\n   end\n   7'b1x1001x : begin\n     core_12 = sig_17;\n   end\n   5'b10011 : begin\n     rx_13 = cfg_6;\n   end\n   default : begin \n     sig_4 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_14 ) == ( 4'b0110 ) |-> reg_12 == rx_13 ;endproperty \nproperty name: ( flag_status_14 ) == ( 7'b1x1001x ) |-> core_12 == sig_17 ;endproperty \nproperty name: ( flag_status_14 ) == ( 5'b10011 ) |-> rx_13 == cfg_6 ;endproperty \nproperty name; ( ( flag_status_14 ) != 4'b0110 ) || ( ( flag_status_14 ) != 7'b1x1001x ) || ( flag_status_14 ) != 5'b10011 ) ) |-> sig_4 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_7 ) \n   data_20 : begin\n     rst_20 = hw_11;\n   end\n   6'b111001 : begin\n     data_16 = hw_3;\n   end\n   7'bxxxx0xx : begin\n     err_3 = chip_7;\n   end\n   default : begin \n     reg_8 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_7 ) == ( data_20 ) |-> rst_20 == hw_11 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 6'b111001 ) |-> data_16 == hw_3 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 7'bxxxx0xx ) |-> err_3 == chip_7 ;endproperty \nproperty name; ( ( interrupt_control_7 ) != data_20 ) || ( ( interrupt_control_7 ) != 6'b111001 ) || ( interrupt_control_7 ) != 7'bxxxx0xx ) ) |-> reg_8 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_8 ) \n   6'bxxxxx0 : begin\n     data_5 = hw_5;\n   end\n   5'bx001x : begin\n     chip_8 = core_11;\n   end\n   7'b1000011 : begin\n     auth_2 = data_16;\n   end\n   default : begin \n     rx_10 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_8 ) == ( 6'bxxxxx0 ) |-> data_5 == hw_5 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 5'bx001x ) |-> chip_8 == core_11 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 7'b1000011 ) |-> auth_2 == data_16 ;endproperty \nproperty name; ( ( acknowledge_8 ) != 6'bxxxxx0 ) || ( ( acknowledge_8 ) != 5'bx001x ) || ( acknowledge_8 ) != 7'b1000011 ) ) |-> rx_10 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_8 ) \n   7'b1100x1x : begin\n     auth_11 = hw_19;\n   end\n   default : begin \n     rx_1 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_8 ) == ( 7'b1100x1x ) |-> auth_11 == hw_19 ;endproperty \nproperty name; ( control_valid_8 ) != 7'b1100x1x ) ) |-> rx_1 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   5'bx1000 : begin\n     tx_11 = data_18;\n   end\n   default : begin \n     core_15 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_11 ) == ( 5'bx1000 ) |-> tx_11 == data_18 ;endproperty \nproperty name; ( output_buffer_11 ) != 5'bx1000 ) ) |-> core_15 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_17 ) \n   7'bxx01110 : begin\n     cfg_10 = tx_11;\n   end\n   7'bx1xxx1x : begin\n     rst_2 = tx_4;\n   end\n   6'bxx0x01 : begin\n     core_19 = hw_16;\n   end\n   6'hxx : begin\n     rst_4 = cfg_2;\n   end\n   default : begin \n     clk_19 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( address_register_17 ) == ( 7'bxx01110 ) |-> cfg_10 == tx_11 ;endproperty \nproperty name: ( address_register_17 ) == ( 7'bx1xxx1x ) |-> rst_2 == tx_4 ;endproperty \nproperty name: ( address_register_17 ) == ( 6'bxx0x01 ) |-> core_19 == hw_16 ;endproperty \nproperty name: ( address_register_17 ) == ( 6'hxx ) |-> rst_4 == cfg_2 ;endproperty \nproperty name; ( ( address_register_17 ) != 7'bxx01110 ) || ( ( address_register_17 ) != 7'bx1xxx1x ) || ( ( address_register_17 ) != 6'bxx0x01 ) || ( address_register_17 ) != 6'hxx ) ) |-> clk_19 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   6'bx1010x : begin\n     err_6 = tx_13;\n   end\n   default : begin \n     clk_13 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_19 ) == ( 6'bx1010x ) |-> err_6 == tx_13 ;endproperty \nproperty name; ( control_input_status_19 ) != 6'bx1010x ) ) |-> clk_13 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   6'b1xx001 : begin\n     sig_11 = fsm_9;\n   end\n   7'b1x1011x : begin\n     data_6 = rst_6;\n   end\n   4'bxx00 : begin\n     hw_19 = sig_14;\n   end\n   default : begin \n     hw_11 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_8 ) == ( 6'b1xx001 ) |-> sig_11 == fsm_9 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 7'b1x1011x ) |-> data_6 == rst_6 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 4'bxx00 ) |-> hw_19 == sig_14 ;endproperty \nproperty name; ( ( transfer_complete_8 ) != 6'b1xx001 ) || ( ( transfer_complete_8 ) != 7'b1x1011x ) || ( transfer_complete_8 ) != 4'bxx00 ) ) |-> hw_11 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'b1x01xx0 : begin\n     rst_3 = rx_12;\n   end\n   5'b00x01 : begin\n     core_9 = clk_12;\n   end\n   7'h1d : begin\n     core_1 = core_17;\n   end\n   default : begin \n     err_10 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 7'b1x01xx0 ) |-> rst_3 == rx_12 ;endproperty \nproperty name: ( output_status_20 ) == ( 5'b00x01 ) |-> core_9 == clk_12 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'h1d ) |-> core_1 == core_17 ;endproperty \nproperty name; ( ( output_status_20 ) != 7'b1x01xx0 ) || ( ( output_status_20 ) != 5'b00x01 ) || ( output_status_20 ) != 7'h1d ) ) |-> err_10 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_8 ) \n   7'bxxxx01x : begin\n     hw_12 = core_17;\n   end\n   rst_4 : begin\n     clk_5 = data_11;\n   end\n   default : begin \n     clk_18 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_8 ) == ( 7'bxxxx01x ) |-> hw_12 == core_17 ;endproperty \nproperty name: ( status_register_8 ) == ( rst_4 ) |-> clk_5 == data_11 ;endproperty \nproperty name; ( ( status_register_8 ) != 7'bxxxx01x ) || ( status_register_8 ) != rst_4 ) ) |-> clk_18 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   7'b1100001 : begin\n     err_6 = auth_18;\n   end\n   7'h4f : begin\n     sig_18 = clk_10;\n   end\n   7'h78 : begin\n     tx_3 = data_16;\n   end\n   default : begin \n     data_1 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_20 ) == ( 7'b1100001 ) |-> err_6 == auth_18 ;endproperty \nproperty name: ( control_register_status_status_20 ) == ( 7'h4f ) |-> sig_18 == clk_10 ;endproperty \nproperty name: ( control_register_status_status_20 ) == ( 7'h78 ) |-> tx_3 == data_16 ;endproperty \nproperty name; ( ( control_register_status_status_20 ) != 7'b1100001 ) || ( ( control_register_status_status_20 ) != 7'h4f ) || ( control_register_status_status_20 ) != 7'h78 ) ) |-> data_1 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_1 ) \n   clk_2 : begin\n     auth_3 = rst_16;\n   end\n   5'bxx1xx : begin\n     reg_3 = sig_11;\n   end\n   default : begin \n     chip_18 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_1 ) == ( clk_2 ) |-> auth_3 == rst_16 ;endproperty \nproperty name: ( flag_control_status_1 ) == ( 5'bxx1xx ) |-> reg_3 == sig_11 ;endproperty \nproperty name; ( ( flag_control_status_1 ) != clk_2 ) || ( flag_control_status_1 ) != 5'bxx1xx ) ) |-> chip_18 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_17 ) \n   7'bx101x0x : begin\n     reg_8 = chip_19;\n   end\n   default : begin \n     cfg_4 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( input_status_17 ) == ( 7'bx101x0x ) |-> reg_8 == chip_19 ;endproperty \nproperty name; ( input_status_17 ) != 7'bx101x0x ) ) |-> cfg_4 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_3 ) \n   7'b0xxx001 : begin\n     auth_4 = fsm_16;\n   end\n   7'h4e : begin\n     rx_4 = clk_12;\n   end\n   7'b1111x11 : begin\n     rx_13 = fsm_7;\n   end\n   7'b110x1x0 : begin\n     sig_16 = clk_18;\n   end\n   default : begin \n     hw_1 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_3 ) == ( 7'b0xxx001 ) |-> auth_4 == fsm_16 ;endproperty \nproperty name: ( output_register_status_3 ) == ( 7'h4e ) |-> rx_4 == clk_12 ;endproperty \nproperty name: ( output_register_status_3 ) == ( 7'b1111x11 ) |-> rx_13 == fsm_7 ;endproperty \nproperty name: ( output_register_status_3 ) == ( 7'b110x1x0 ) |-> sig_16 == clk_18 ;endproperty \nproperty name; ( ( output_register_status_3 ) != 7'b0xxx001 ) || ( ( output_register_status_3 ) != 7'h4e ) || ( ( output_register_status_3 ) != 7'b1111x11 ) || ( output_register_status_3 ) != 7'b110x1x0 ) ) |-> hw_1 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_19 ) \n   5'b00000 : begin\n     data_17 = reg_5;\n   end\n   7'bx011110 : begin\n     fsm_17 = tx_3;\n   end\n   5'h9 : begin\n     fsm_10 = tx_13;\n   end\n   5'b1111x : begin\n     fsm_1 = data_15;\n   end\n   default : begin \n     data_20 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_19 ) == ( 5'b00000 ) |-> data_17 == reg_5 ;endproperty \nproperty name: ( input_buffer_status_19 ) == ( 7'bx011110 ) |-> fsm_17 == tx_3 ;endproperty \nproperty name: ( input_buffer_status_19 ) == ( 5'h9 ) |-> fsm_10 == tx_13 ;endproperty \nproperty name: ( input_buffer_status_19 ) == ( 5'b1111x ) |-> fsm_1 == data_15 ;endproperty \nproperty name; ( ( input_buffer_status_19 ) != 5'b00000 ) || ( ( input_buffer_status_19 ) != 7'bx011110 ) || ( ( input_buffer_status_19 ) != 5'h9 ) || ( input_buffer_status_19 ) != 5'b1111x ) ) |-> data_20 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_17 ) \n   7'h11 : begin\n     sig_12 = fsm_15;\n   end\n   7'bx0x0xx1 : begin\n     hw_2 = cfg_10;\n   end\n   6'b00x101 : begin\n     hw_6 = core_1;\n   end\n   7'b11xx0x1 : begin\n     data_19 = hw_12;\n   end\n   7'b0001001 : begin\n     fsm_12 = hw_4;\n   end\n   default : begin \n     clk_16 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_17 ) == ( 7'h11 ) |-> sig_12 == fsm_15 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 7'bx0x0xx1 ) |-> hw_2 == cfg_10 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 6'b00x101 ) |-> hw_6 == core_1 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 7'b11xx0x1 ) |-> data_19 == hw_12 ;endproperty \nproperty name: ( data_buffer_status_17 ) == ( 7'b0001001 ) |-> fsm_12 == hw_4 ;endproperty \nproperty name; ( ( data_buffer_status_17 ) != 7'h11 ) || ( ( data_buffer_status_17 ) != 7'bx0x0xx1 ) || ( ( data_buffer_status_17 ) != 6'b00x101 ) || ( ( data_buffer_status_17 ) != 7'b11xx0x1 ) || ( data_buffer_status_17 ) != 7'b0001001 ) ) |-> clk_16 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_14 ) \n   6'b11x101 : begin\n     hw_8 = auth_20;\n   end\n   7'b0110x11 : begin\n     data_8 = fsm_12;\n   end\n   data_20 : begin\n     fsm_5 = reg_11;\n   end\n   6'b011100 : begin\n     tx_15 = data_13;\n   end\n   core_15 : begin\n     data_13 = err_10;\n   end\n   default : begin \n     tx_11 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_14 ) == ( 6'b11x101 ) |-> hw_8 == auth_20 ;endproperty \nproperty name: ( input_status_register_14 ) == ( 7'b0110x11 ) |-> data_8 == fsm_12 ;endproperty \nproperty name: ( input_status_register_14 ) == ( data_20 ) |-> fsm_5 == reg_11 ;endproperty \nproperty name: ( input_status_register_14 ) == ( 6'b011100 ) |-> tx_15 == data_13 ;endproperty \nproperty name: ( input_status_register_14 ) == ( core_15 ) |-> data_13 == err_10 ;endproperty \nproperty name; ( ( input_status_register_14 ) != 6'b11x101 ) || ( ( input_status_register_14 ) != 7'b0110x11 ) || ( ( input_status_register_14 ) != data_20 ) || ( ( input_status_register_14 ) != 6'b011100 ) || ( input_status_register_14 ) != core_15 ) ) |-> tx_11 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_11 ) \n   7'b0100100 : begin\n     sig_1 = cfg_9;\n   end\n   5'b11x10 : begin\n     chip_5 = tx_17;\n   end\n   6'bx0x110 : begin\n     rst_4 = rst_20;\n   end\n   4'b101x : begin\n     clk_2 = err_10;\n   end\n   default : begin \n     clk_5 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_11 ) == ( 7'b0100100 ) |-> sig_1 == cfg_9 ;endproperty \nproperty name: ( flag_register_11 ) == ( 5'b11x10 ) |-> chip_5 == tx_17 ;endproperty \nproperty name: ( flag_register_11 ) == ( 6'bx0x110 ) |-> rst_4 == rst_20 ;endproperty \nproperty name: ( flag_register_11 ) == ( 4'b101x ) |-> clk_2 == err_10 ;endproperty \nproperty name; ( ( flag_register_11 ) != 7'b0100100 ) || ( ( flag_register_11 ) != 5'b11x10 ) || ( ( flag_register_11 ) != 6'bx0x110 ) || ( flag_register_11 ) != 4'b101x ) ) |-> clk_5 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_7 ) \n   4'hf : begin\n     clk_18 = rx_2;\n   end\n   7'h7b : begin\n     rx_13 = chip_13;\n   end\n   7'b111010x : begin\n     tx_16 = err_1;\n   end\n   default : begin \n     data_1 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_7 ) == ( 4'hf ) |-> clk_18 == rx_2 ;endproperty \nproperty name: ( status_register_buffer_7 ) == ( 7'h7b ) |-> rx_13 == chip_13 ;endproperty \nproperty name: ( status_register_buffer_7 ) == ( 7'b111010x ) |-> tx_16 == err_1 ;endproperty \nproperty name; ( ( status_register_buffer_7 ) != 4'hf ) || ( ( status_register_buffer_7 ) != 7'h7b ) || ( status_register_buffer_7 ) != 7'b111010x ) ) |-> data_1 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_11 ) \n   6'b0000x1 : begin\n     rx_20 = sig_10;\n   end\n   default : begin \n     sig_14 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_11 ) == ( 6'b0000x1 ) |-> rx_20 == sig_10 ;endproperty \nproperty name; ( busy_signal_11 ) != 6'b0000x1 ) ) |-> sig_14 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_7 ) \n   clk_6 : begin\n     rx_14 = fsm_14;\n   end\n   7'b100x101 : begin\n     auth_17 = core_11;\n   end\n   7'bx0x0x0x : begin\n     tx_2 = rst_1;\n   end\n   default : begin \n     cfg_15 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( output_data_7 ) == ( clk_6 ) |-> rx_14 == fsm_14 ;endproperty \nproperty name: ( output_data_7 ) == ( 7'b100x101 ) |-> auth_17 == core_11 ;endproperty \nproperty name: ( output_data_7 ) == ( 7'bx0x0x0x ) |-> tx_2 == rst_1 ;endproperty \nproperty name; ( ( output_data_7 ) != clk_6 ) || ( ( output_data_7 ) != 7'b100x101 ) || ( output_data_7 ) != 7'bx0x0x0x ) ) |-> cfg_15 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   6'b0011xx : begin\n     data_18 = auth_8;\n   end\n   7'b1001011 : begin\n     fsm_5 = clk_13;\n   end\n   4'b001x : begin\n     err_14 = clk_7;\n   end\n   5'b11110 : begin\n     sig_11 = reg_10;\n   end\n   default : begin \n     err_17 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_20 ) == ( 6'b0011xx ) |-> data_18 == auth_8 ;endproperty \nproperty name: ( output_buffer_20 ) == ( 7'b1001011 ) |-> fsm_5 == clk_13 ;endproperty \nproperty name: ( output_buffer_20 ) == ( 4'b001x ) |-> err_14 == clk_7 ;endproperty \nproperty name: ( output_buffer_20 ) == ( 5'b11110 ) |-> sig_11 == reg_10 ;endproperty \nproperty name; ( ( output_buffer_20 ) != 6'b0011xx ) || ( ( output_buffer_20 ) != 7'b1001011 ) || ( ( output_buffer_20 ) != 4'b001x ) || ( output_buffer_20 ) != 5'b11110 ) ) |-> err_17 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_10 ) \n   5'b00111 : begin\n     sig_16 = fsm_8;\n   end\n   6'bxx1000 : begin\n     auth_7 = tx_14;\n   end\n   6'b0100xx : begin\n     hw_7 = sig_4;\n   end\n   6'bxx0xxx : begin\n     core_13 = core_2;\n   end\n   7'b1001x00 : begin\n     fsm_5 = data_6;\n   end\n   default : begin \n     core_2 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( control_register_10 ) == ( 5'b00111 ) |-> sig_16 == fsm_8 ;endproperty \nproperty name: ( control_register_10 ) == ( 6'bxx1000 ) |-> auth_7 == tx_14 ;endproperty \nproperty name: ( control_register_10 ) == ( 6'b0100xx ) |-> hw_7 == sig_4 ;endproperty \nproperty name: ( control_register_10 ) == ( 6'bxx0xxx ) |-> core_13 == core_2 ;endproperty \nproperty name: ( control_register_10 ) == ( 7'b1001x00 ) |-> fsm_5 == data_6 ;endproperty \nproperty name; ( ( control_register_10 ) != 5'b00111 ) || ( ( control_register_10 ) != 6'bxx1000 ) || ( ( control_register_10 ) != 6'b0100xx ) || ( ( control_register_10 ) != 6'bxx0xxx ) || ( control_register_10 ) != 7'b1001x00 ) ) |-> core_2 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_1 ) \n   6'h12 : begin\n     rx_5 = clk_1;\n   end\n   7'b0x11001 : begin\n     clk_10 = err_14;\n   end\n   5'b1010x : begin\n     rst_9 = tx_13;\n   end\n   6'bx01x1x : begin\n     clk_11 = sig_18;\n   end\n   7'h1f : begin\n     err_18 = rx_19;\n   end\n   default : begin \n     sig_7 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( error_status_1 ) == ( 6'h12 ) |-> rx_5 == clk_1 ;endproperty \nproperty name: ( error_status_1 ) == ( 7'b0x11001 ) |-> clk_10 == err_14 ;endproperty \nproperty name: ( error_status_1 ) == ( 5'b1010x ) |-> rst_9 == tx_13 ;endproperty \nproperty name: ( error_status_1 ) == ( 6'bx01x1x ) |-> clk_11 == sig_18 ;endproperty \nproperty name: ( error_status_1 ) == ( 7'h1f ) |-> err_18 == rx_19 ;endproperty \nproperty name; ( ( error_status_1 ) != 6'h12 ) || ( ( error_status_1 ) != 7'b0x11001 ) || ( ( error_status_1 ) != 5'b1010x ) || ( ( error_status_1 ) != 6'bx01x1x ) || ( error_status_1 ) != 7'h1f ) ) |-> sig_7 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_11 ) \n   5'ha : begin\n     auth_14 = core_5;\n   end\n   7'b00x01x1 : begin\n     core_7 = core_5;\n   end\n   7'b001xxxx : begin\n     data_13 = clk_2;\n   end\n   5'b000x0 : begin\n     rx_2 = err_10;\n   end\n   default : begin \n     err_15 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( result_register_11 ) == ( 5'ha ) |-> auth_14 == core_5 ;endproperty \nproperty name: ( result_register_11 ) == ( 7'b00x01x1 ) |-> core_7 == core_5 ;endproperty \nproperty name: ( result_register_11 ) == ( 7'b001xxxx ) |-> data_13 == clk_2 ;endproperty \nproperty name: ( result_register_11 ) == ( 5'b000x0 ) |-> rx_2 == err_10 ;endproperty \nproperty name; ( ( result_register_11 ) != 5'ha ) || ( ( result_register_11 ) != 7'b00x01x1 ) || ( ( result_register_11 ) != 7'b001xxxx ) || ( result_register_11 ) != 5'b000x0 ) ) |-> err_15 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_14 ) \n   7'b1xxx1xx : begin\n     rx_1 = hw_16;\n   end\n   6'bx010x1 : begin\n     core_17 = rx_6;\n   end\n   default : begin \n     chip_14 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_14 ) == ( 7'b1xxx1xx ) |-> rx_1 == hw_16 ;endproperty \nproperty name: ( instruction_buffer_14 ) == ( 6'bx010x1 ) |-> core_17 == rx_6 ;endproperty \nproperty name; ( ( instruction_buffer_14 ) != 7'b1xxx1xx ) || ( instruction_buffer_14 ) != 6'bx010x1 ) ) |-> chip_14 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_10 ) \n   5'bx0xxx : begin\n     data_7 = tx_4;\n   end\n   7'b1x1111x : begin\n     tx_13 = sig_7;\n   end\n   default : begin \n     chip_12 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_10 ) == ( 5'bx0xxx ) |-> data_7 == tx_4 ;endproperty \nproperty name: ( control_status_buffer_10 ) == ( 7'b1x1111x ) |-> tx_13 == sig_7 ;endproperty \nproperty name; ( ( control_status_buffer_10 ) != 5'bx0xxx ) || ( control_status_buffer_10 ) != 7'b1x1111x ) ) |-> chip_12 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_18 ) \n   5'b1x010 : begin\n     clk_5 = err_8;\n   end\n   5'b111x0 : begin\n     err_18 = data_4;\n   end\n   4'h9 : begin\n     auth_11 = rx_7;\n   end\n   default : begin \n     hw_4 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_18 ) == ( 5'b1x010 ) |-> clk_5 == err_8 ;endproperty \nproperty name: ( input_status_register_18 ) == ( 5'b111x0 ) |-> err_18 == data_4 ;endproperty \nproperty name: ( input_status_register_18 ) == ( 4'h9 ) |-> auth_11 == rx_7 ;endproperty \nproperty name; ( ( input_status_register_18 ) != 5'b1x010 ) || ( ( input_status_register_18 ) != 5'b111x0 ) || ( input_status_register_18 ) != 4'h9 ) ) |-> hw_4 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_13 ) \n   7'b0000010 : begin\n     tx_4 = hw_13;\n   end\n   5'bxx1xx : begin\n     fsm_2 = reg_18;\n   end\n   7'b011xx00 : begin\n     data_20 = err_1;\n   end\n   7'b1x1111x : begin\n     auth_5 = reg_19;\n   end\n   7'bx0111x0 : begin\n     clk_6 = fsm_3;\n   end\n   default : begin \n     hw_10 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_13 ) == ( 7'b0000010 ) |-> tx_4 == hw_13 ;endproperty \nproperty name: ( acknowledge_13 ) == ( 5'bxx1xx ) |-> fsm_2 == reg_18 ;endproperty \nproperty name: ( acknowledge_13 ) == ( 7'b011xx00 ) |-> data_20 == err_1 ;endproperty \nproperty name: ( acknowledge_13 ) == ( 7'b1x1111x ) |-> auth_5 == reg_19 ;endproperty \nproperty name: ( acknowledge_13 ) == ( 7'bx0111x0 ) |-> clk_6 == fsm_3 ;endproperty \nproperty name; ( ( acknowledge_13 ) != 7'b0000010 ) || ( ( acknowledge_13 ) != 5'bxx1xx ) || ( ( acknowledge_13 ) != 7'b011xx00 ) || ( ( acknowledge_13 ) != 7'b1x1111x ) || ( acknowledge_13 ) != 7'bx0111x0 ) ) |-> hw_10 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_16 ) \n   7'b0010000 : begin\n     rst_7 = core_3;\n   end\n   7'b1100110 : begin\n     fsm_10 = tx_1;\n   end\n   err_1 : begin\n     sig_20 = data_10;\n   end\n   4'h4 : begin\n     fsm_9 = reg_16;\n   end\n   6'h2c : begin\n     rst_3 = err_6;\n   end\n   default : begin \n     tx_8 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( control_output_16 ) == ( 7'b0010000 ) |-> rst_7 == core_3 ;endproperty \nproperty name: ( control_output_16 ) == ( 7'b1100110 ) |-> fsm_10 == tx_1 ;endproperty \nproperty name: ( control_output_16 ) == ( err_1 ) |-> sig_20 == data_10 ;endproperty \nproperty name: ( control_output_16 ) == ( 4'h4 ) |-> fsm_9 == reg_16 ;endproperty \nproperty name: ( control_output_16 ) == ( 6'h2c ) |-> rst_3 == err_6 ;endproperty \nproperty name; ( ( control_output_16 ) != 7'b0010000 ) || ( ( control_output_16 ) != 7'b1100110 ) || ( ( control_output_16 ) != err_1 ) || ( ( control_output_16 ) != 4'h4 ) || ( control_output_16 ) != 6'h2c ) ) |-> tx_8 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_10 ) \n   7'bx101xxx : begin\n     err_11 = chip_1;\n   end\n   6'h2 : begin\n     clk_19 = rst_19;\n   end\n   5'bxx000 : begin\n     sig_16 = rx_8;\n   end\n   default : begin \n     auth_14 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_10 ) == ( 7'bx101xxx ) |-> err_11 == chip_1 ;endproperty \nproperty name: ( data_buffer_status_10 ) == ( 6'h2 ) |-> clk_19 == rst_19 ;endproperty \nproperty name: ( data_buffer_status_10 ) == ( 5'bxx000 ) |-> sig_16 == rx_8 ;endproperty \nproperty name; ( ( data_buffer_status_10 ) != 7'bx101xxx ) || ( ( data_buffer_status_10 ) != 6'h2 ) || ( data_buffer_status_10 ) != 5'bxx000 ) ) |-> auth_14 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   5'h2 : begin\n     tx_18 = hw_19;\n   end\n   7'bx11xx01 : begin\n     err_14 = rx_11;\n   end\n   4'h9 : begin\n     auth_11 = rx_18;\n   end\n   default : begin \n     rx_8 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_9 ) == ( 5'h2 ) |-> tx_18 == hw_19 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 7'bx11xx01 ) |-> err_14 == rx_11 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 4'h9 ) |-> auth_11 == rx_18 ;endproperty \nproperty name; ( ( flag_control_status_9 ) != 5'h2 ) || ( ( flag_control_status_9 ) != 7'bx11xx01 ) || ( flag_control_status_9 ) != 4'h9 ) ) |-> rx_8 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_11 ) \n   4'bx1xx : begin\n     err_18 = data_4;\n   end\n   7'bxxxxx0x : begin\n     chip_18 = data_20;\n   end\n   5'h9 : begin\n     fsm_14 = rst_19;\n   end\n   default : begin \n     hw_10 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( error_status_11 ) == ( 4'bx1xx ) |-> err_18 == data_4 ;endproperty \nproperty name: ( error_status_11 ) == ( 7'bxxxxx0x ) |-> chip_18 == data_20 ;endproperty \nproperty name: ( error_status_11 ) == ( 5'h9 ) |-> fsm_14 == rst_19 ;endproperty \nproperty name; ( ( error_status_11 ) != 4'bx1xx ) || ( ( error_status_11 ) != 7'bxxxxx0x ) || ( error_status_11 ) != 5'h9 ) ) |-> hw_10 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_6 ) \n   7'b111111x : begin\n     auth_17 = clk_15;\n   end\n   6'h7 : begin\n     tx_5 = clk_16;\n   end\n   default : begin \n     core_10 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_6 ) == ( 7'b111111x ) |-> auth_17 == clk_15 ;endproperty \nproperty name: ( data_ready_6 ) == ( 6'h7 ) |-> tx_5 == clk_16 ;endproperty \nproperty name; ( ( data_ready_6 ) != 7'b111111x ) || ( data_ready_6 ) != 6'h7 ) ) |-> core_10 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_18 ) \n   7'b1x0x1xx : begin\n     fsm_18 = sig_8;\n   end\n   7'bx1x1xxx : begin\n     core_19 = cfg_3;\n   end\n   6'b10xxxx : begin\n     rx_12 = cfg_9;\n   end\n   default : begin \n     rx_5 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_18 ) == ( 7'b1x0x1xx ) |-> fsm_18 == sig_8 ;endproperty \nproperty name: ( interrupt_enable_18 ) == ( 7'bx1x1xxx ) |-> core_19 == cfg_3 ;endproperty \nproperty name: ( interrupt_enable_18 ) == ( 6'b10xxxx ) |-> rx_12 == cfg_9 ;endproperty \nproperty name; ( ( interrupt_enable_18 ) != 7'b1x0x1xx ) || ( ( interrupt_enable_18 ) != 7'bx1x1xxx ) || ( interrupt_enable_18 ) != 6'b10xxxx ) ) |-> rx_5 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_15 ) \n   7'b110xxxx : begin\n     data_7 = auth_18;\n   end\n   default : begin \n     clk_17 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_15 ) == ( 7'b110xxxx ) |-> data_7 == auth_18 ;endproperty \nproperty name; ( data_status_15 ) != 7'b110xxxx ) ) |-> clk_17 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_4 ) \n   7'b1x11001 : begin\n     fsm_14 = rx_7;\n   end\n   7'bx11xx1x : begin\n     rst_2 = clk_9;\n   end\n   6'b100100 : begin\n     cfg_5 = clk_17;\n   end\n   4'hf : begin\n     core_16 = rx_3;\n   end\n   default : begin \n     err_3 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_4 ) == ( 7'b1x11001 ) |-> fsm_14 == rx_7 ;endproperty \nproperty name: ( flag_control_status_4 ) == ( 7'bx11xx1x ) |-> rst_2 == clk_9 ;endproperty \nproperty name: ( flag_control_status_4 ) == ( 6'b100100 ) |-> cfg_5 == clk_17 ;endproperty \nproperty name: ( flag_control_status_4 ) == ( 4'hf ) |-> core_16 == rx_3 ;endproperty \nproperty name; ( ( flag_control_status_4 ) != 7'b1x11001 ) || ( ( flag_control_status_4 ) != 7'bx11xx1x ) || ( ( flag_control_status_4 ) != 6'b100100 ) || ( flag_control_status_4 ) != 4'hf ) ) |-> err_3 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_14 ) \n   3'b100 : begin\n     fsm_2 = hw_5;\n   end\n   7'bx1x1x11 : begin\n     fsm_15 = fsm_19;\n   end\n   5'bx101x : begin\n     clk_17 = clk_9;\n   end\n   7'b1011111 : begin\n     cfg_16 = rst_6;\n   end\n   6'b1xx001 : begin\n     tx_18 = core_16;\n   end\n   default : begin \n     fsm_14 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_14 ) == ( 3'b100 ) |-> fsm_2 == hw_5 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'bx1x1x11 ) |-> fsm_15 == fsm_19 ;endproperty \nproperty name: ( control_signal_14 ) == ( 5'bx101x ) |-> clk_17 == clk_9 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'b1011111 ) |-> cfg_16 == rst_6 ;endproperty \nproperty name: ( control_signal_14 ) == ( 6'b1xx001 ) |-> tx_18 == core_16 ;endproperty \nproperty name; ( ( control_signal_14 ) != 3'b100 ) || ( ( control_signal_14 ) != 7'bx1x1x11 ) || ( ( control_signal_14 ) != 5'bx101x ) || ( ( control_signal_14 ) != 7'b1011111 ) || ( control_signal_14 ) != 6'b1xx001 ) ) |-> fsm_14 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_4 ) \n   5'h11 : begin\n     hw_1 = clk_8;\n   end\n   4'ha : begin\n     sig_19 = data_1;\n   end\n   7'h1x : begin\n     fsm_14 = tx_18;\n   end\n   default : begin \n     auth_12 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_4 ) == ( 5'h11 ) |-> hw_1 == clk_8 ;endproperty \nproperty name: ( output_status_register_4 ) == ( 4'ha ) |-> sig_19 == data_1 ;endproperty \nproperty name: ( output_status_register_4 ) == ( 7'h1x ) |-> fsm_14 == tx_18 ;endproperty \nproperty name; ( ( output_status_register_4 ) != 5'h11 ) || ( ( output_status_register_4 ) != 4'ha ) || ( output_status_register_4 ) != 7'h1x ) ) |-> auth_12 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_3 ) \n   5'b11x0x : begin\n     hw_5 = rx_10;\n   end\n   7'b0x0xxxx : begin\n     clk_12 = chip_9;\n   end\n   5'bx1x10 : begin\n     rst_9 = hw_6;\n   end\n   6'h1e : begin\n     clk_2 = reg_8;\n   end\n   7'b01x000x : begin\n     fsm_12 = data_17;\n   end\n   default : begin \n     chip_2 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_3 ) == ( 5'b11x0x ) |-> hw_5 == rx_10 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 7'b0x0xxxx ) |-> clk_12 == chip_9 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 5'bx1x10 ) |-> rst_9 == hw_6 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 6'h1e ) |-> clk_2 == reg_8 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 7'b01x000x ) |-> fsm_12 == data_17 ;endproperty \nproperty name; ( ( control_register_status_3 ) != 5'b11x0x ) || ( ( control_register_status_3 ) != 7'b0x0xxxx ) || ( ( control_register_status_3 ) != 5'bx1x10 ) || ( ( control_register_status_3 ) != 6'h1e ) || ( control_register_status_3 ) != 7'b01x000x ) ) |-> chip_2 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_8 ) \n   3'bx10 : begin\n     chip_2 = err_15;\n   end\n   7'b1x000xx : begin\n     hw_14 = rx_14;\n   end\n   default : begin \n     rst_9 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_8 ) == ( 3'bx10 ) |-> chip_2 == err_15 ;endproperty \nproperty name: ( data_buffer_8 ) == ( 7'b1x000xx ) |-> hw_14 == rx_14 ;endproperty \nproperty name; ( ( data_buffer_8 ) != 3'bx10 ) || ( data_buffer_8 ) != 7'b1x000xx ) ) |-> rst_9 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_10 ) \n   7'b1111100 : begin\n     rst_16 = tx_6;\n   end\n   6'b0xxx00 : begin\n     auth_16 = data_7;\n   end\n   6'bx00xxx : begin\n     chip_18 = auth_1;\n   end\n   7'bx01xx10 : begin\n     err_11 = sig_18;\n   end\n   7'bx0111x0 : begin\n     clk_15 = sig_16;\n   end\n   default : begin \n     clk_7 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( data_status_10 ) == ( 7'b1111100 ) |-> rst_16 == tx_6 ;endproperty \nproperty name: ( data_status_10 ) == ( 6'b0xxx00 ) |-> auth_16 == data_7 ;endproperty \nproperty name: ( data_status_10 ) == ( 6'bx00xxx ) |-> chip_18 == auth_1 ;endproperty \nproperty name: ( data_status_10 ) == ( 7'bx01xx10 ) |-> err_11 == sig_18 ;endproperty \nproperty name: ( data_status_10 ) == ( 7'bx0111x0 ) |-> clk_15 == sig_16 ;endproperty \nproperty name; ( ( data_status_10 ) != 7'b1111100 ) || ( ( data_status_10 ) != 6'b0xxx00 ) || ( ( data_status_10 ) != 6'bx00xxx ) || ( ( data_status_10 ) != 7'bx01xx10 ) || ( data_status_10 ) != 7'bx0111x0 ) ) |-> clk_7 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_8 ) \n   4'b0xx1 : begin\n     err_10 = auth_17;\n   end\n   5'bxxx0x : begin\n     hw_15 = clk_12;\n   end\n   7'bxxx0x00 : begin\n     err_13 = cfg_3;\n   end\n   data_15 : begin\n     auth_7 = hw_16;\n   end\n   default : begin \n     rx_11 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( address_register_8 ) == ( 4'b0xx1 ) |-> err_10 == auth_17 ;endproperty \nproperty name: ( address_register_8 ) == ( 5'bxxx0x ) |-> hw_15 == clk_12 ;endproperty \nproperty name: ( address_register_8 ) == ( 7'bxxx0x00 ) |-> err_13 == cfg_3 ;endproperty \nproperty name: ( address_register_8 ) == ( data_15 ) |-> auth_7 == hw_16 ;endproperty \nproperty name; ( ( address_register_8 ) != 4'b0xx1 ) || ( ( address_register_8 ) != 5'bxxx0x ) || ( ( address_register_8 ) != 7'bxxx0x00 ) || ( address_register_8 ) != data_15 ) ) |-> rx_11 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_20 ) \n   7'h2c : begin\n     rst_13 = core_17;\n   end\n   7'b1101110 : begin\n     auth_16 = auth_8;\n   end\n   5'h1 : begin\n     rx_20 = fsm_15;\n   end\n   7'bx0010x1 : begin\n     tx_16 = err_4;\n   end\n   default : begin \n     tx_9 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( data_control_20 ) == ( 7'h2c ) |-> rst_13 == core_17 ;endproperty \nproperty name: ( data_control_20 ) == ( 7'b1101110 ) |-> auth_16 == auth_8 ;endproperty \nproperty name: ( data_control_20 ) == ( 5'h1 ) |-> rx_20 == fsm_15 ;endproperty \nproperty name: ( data_control_20 ) == ( 7'bx0010x1 ) |-> tx_16 == err_4 ;endproperty \nproperty name; ( ( data_control_20 ) != 7'h2c ) || ( ( data_control_20 ) != 7'b1101110 ) || ( ( data_control_20 ) != 5'h1 ) || ( data_control_20 ) != 7'bx0010x1 ) ) |-> tx_9 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_20 ) \n   7'b00x0x1x : begin\n     tx_16 = core_7;\n   end\n   4'bxx01 : begin\n     auth_20 = reg_15;\n   end\n   6'b110010 : begin\n     sig_9 = tx_2;\n   end\n   7'b0100101 : begin\n     clk_2 = sig_14;\n   end\n   default : begin \n     auth_4 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( command_register_20 ) == ( 7'b00x0x1x ) |-> tx_16 == core_7 ;endproperty \nproperty name: ( command_register_20 ) == ( 4'bxx01 ) |-> auth_20 == reg_15 ;endproperty \nproperty name: ( command_register_20 ) == ( 6'b110010 ) |-> sig_9 == tx_2 ;endproperty \nproperty name: ( command_register_20 ) == ( 7'b0100101 ) |-> clk_2 == sig_14 ;endproperty \nproperty name; ( ( command_register_20 ) != 7'b00x0x1x ) || ( ( command_register_20 ) != 4'bxx01 ) || ( ( command_register_20 ) != 6'b110010 ) || ( command_register_20 ) != 7'b0100101 ) ) |-> auth_4 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_14 ) \n   7'h7e : begin\n     cfg_19 = chip_8;\n   end\n   6'b000101 : begin\n     core_2 = data_7;\n   end\n   default : begin \n     hw_12 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_14 ) == ( 7'h7e ) |-> cfg_19 == chip_8 ;endproperty \nproperty name: ( control_buffer_14 ) == ( 6'b000101 ) |-> core_2 == data_7 ;endproperty \nproperty name; ( ( control_buffer_14 ) != 7'h7e ) || ( control_buffer_14 ) != 6'b000101 ) ) |-> hw_12 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_1 ) \n   7'b0x0101x : begin\n     rx_6 = cfg_20;\n   end\n   default : begin \n     chip_8 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( start_address_1 ) == ( 7'b0x0101x ) |-> rx_6 == cfg_20 ;endproperty \nproperty name; ( start_address_1 ) != 7'b0x0101x ) ) |-> chip_8 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_15 ) \n   6'b0x0x10 : begin\n     cfg_6 = core_15;\n   end\n   3'b1x1 : begin\n     core_7 = chip_17;\n   end\n   5'bx1x10 : begin\n     sig_8 = rst_3;\n   end\n   default : begin \n     chip_11 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( address_15 ) == ( 6'b0x0x10 ) |-> cfg_6 == core_15 ;endproperty \nproperty name: ( address_15 ) == ( 3'b1x1 ) |-> core_7 == chip_17 ;endproperty \nproperty name: ( address_15 ) == ( 5'bx1x10 ) |-> sig_8 == rst_3 ;endproperty \nproperty name; ( ( address_15 ) != 6'b0x0x10 ) || ( ( address_15 ) != 3'b1x1 ) || ( address_15 ) != 5'bx1x10 ) ) |-> chip_11 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_10 ) \n   5'b1111x : begin\n     clk_17 = data_20;\n   end\n   7'h16 : begin\n     tx_3 = reg_6;\n   end\n   default : begin \n     core_14 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_10 ) == ( 5'b1111x ) |-> clk_17 == data_20 ;endproperty \nproperty name: ( start_signal_10 ) == ( 7'h16 ) |-> tx_3 == reg_6 ;endproperty \nproperty name; ( ( start_signal_10 ) != 5'b1111x ) || ( start_signal_10 ) != 7'h16 ) ) |-> core_14 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_3 ) \n   6'b0xx001 : begin\n     cfg_11 = tx_6;\n   end\n   default : begin \n     tx_13 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_3 ) == ( 6'b0xx001 ) |-> cfg_11 == tx_6 ;endproperty \nproperty name; ( ready_output_3 ) != 6'b0xx001 ) ) |-> tx_13 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_9 ) \n   7'bx000100 : begin\n     rst_2 = clk_7;\n   end\n   fsm_15 : begin\n     data_14 = hw_19;\n   end\n   6'bx101x0 : begin\n     fsm_12 = hw_7;\n   end\n   7'b0000010 : begin\n     data_3 = tx_20;\n   end\n   default : begin \n     rx_15 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_9 ) == ( 7'bx000100 ) |-> rst_2 == clk_7 ;endproperty \nproperty name: ( data_buffer_status_9 ) == ( fsm_15 ) |-> data_14 == hw_19 ;endproperty \nproperty name: ( data_buffer_status_9 ) == ( 6'bx101x0 ) |-> fsm_12 == hw_7 ;endproperty \nproperty name: ( data_buffer_status_9 ) == ( 7'b0000010 ) |-> data_3 == tx_20 ;endproperty \nproperty name; ( ( data_buffer_status_9 ) != 7'bx000100 ) || ( ( data_buffer_status_9 ) != fsm_15 ) || ( ( data_buffer_status_9 ) != 6'bx101x0 ) || ( data_buffer_status_9 ) != 7'b0000010 ) ) |-> rx_15 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_2 ) \n   7'b1x1011x : begin\n     clk_17 = data_5;\n   end\n   7'h55 : begin\n     cfg_17 = sig_9;\n   end\n   6'b11xxxx : begin\n     core_8 = data_18;\n   end\n   default : begin \n     clk_9 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( data_control_2 ) == ( 7'b1x1011x ) |-> clk_17 == data_5 ;endproperty \nproperty name: ( data_control_2 ) == ( 7'h55 ) |-> cfg_17 == sig_9 ;endproperty \nproperty name: ( data_control_2 ) == ( 6'b11xxxx ) |-> core_8 == data_18 ;endproperty \nproperty name; ( ( data_control_2 ) != 7'b1x1011x ) || ( ( data_control_2 ) != 7'h55 ) || ( data_control_2 ) != 6'b11xxxx ) ) |-> clk_9 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_15 ) \n   6'h1e : begin\n     data_13 = data_18;\n   end\n   clk_8 : begin\n     rx_8 = hw_2;\n   end\n   7'bx10x1xx : begin\n     err_15 = cfg_16;\n   end\n   7'b1x0x1xx : begin\n     sig_5 = clk_2;\n   end\n   default : begin \n     core_7 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_15 ) == ( 6'h1e ) |-> data_13 == data_18 ;endproperty \nproperty name: ( write_enable_15 ) == ( clk_8 ) |-> rx_8 == hw_2 ;endproperty \nproperty name: ( write_enable_15 ) == ( 7'bx10x1xx ) |-> err_15 == cfg_16 ;endproperty \nproperty name: ( write_enable_15 ) == ( 7'b1x0x1xx ) |-> sig_5 == clk_2 ;endproperty \nproperty name; ( ( write_enable_15 ) != 6'h1e ) || ( ( write_enable_15 ) != clk_8 ) || ( ( write_enable_15 ) != 7'bx10x1xx ) || ( write_enable_15 ) != 7'b1x0x1xx ) ) |-> core_7 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_20 ) \n   6'h2a : begin\n     tx_8 = data_3;\n   end\n   4'b0110 : begin\n     err_11 = clk_10;\n   end\n   4'b0001 : begin\n     auth_5 = rx_8;\n   end\n   5'hc : begin\n     err_6 = rx_16;\n   end\n   default : begin \n     rst_6 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_20 ) == ( 6'h2a ) |-> tx_8 == data_3 ;endproperty \nproperty name: ( control_valid_20 ) == ( 4'b0110 ) |-> err_11 == clk_10 ;endproperty \nproperty name: ( control_valid_20 ) == ( 4'b0001 ) |-> auth_5 == rx_8 ;endproperty \nproperty name: ( control_valid_20 ) == ( 5'hc ) |-> err_6 == rx_16 ;endproperty \nproperty name; ( ( control_valid_20 ) != 6'h2a ) || ( ( control_valid_20 ) != 4'b0110 ) || ( ( control_valid_20 ) != 4'b0001 ) || ( control_valid_20 ) != 5'hc ) ) |-> rst_6 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'h1d : begin\n     data_3 = clk_12;\n   end\n   6'b111x1x : begin\n     clk_8 = hw_15;\n   end\n   default : begin \n     cfg_9 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_10 ) == ( 7'h1d ) |-> data_3 == clk_12 ;endproperty \nproperty name: ( interrupt_control_status_10 ) == ( 6'b111x1x ) |-> clk_8 == hw_15 ;endproperty \nproperty name; ( ( interrupt_control_status_10 ) != 7'h1d ) || ( interrupt_control_status_10 ) != 6'b111x1x ) ) |-> cfg_9 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_19 ) \n   6'bx0x000 : begin\n     err_20 = core_16;\n   end\n   rst_4 : begin\n     err_11 = rst_5;\n   end\n   5'bxx110 : begin\n     cfg_14 = data_16;\n   end\n   default : begin \n     auth_11 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_19 ) == ( 6'bx0x000 ) |-> err_20 == core_16 ;endproperty \nproperty name: ( data_register_status_19 ) == ( rst_4 ) |-> err_11 == rst_5 ;endproperty \nproperty name: ( data_register_status_19 ) == ( 5'bxx110 ) |-> cfg_14 == data_16 ;endproperty \nproperty name; ( ( data_register_status_19 ) != 6'bx0x000 ) || ( ( data_register_status_19 ) != rst_4 ) || ( data_register_status_19 ) != 5'bxx110 ) ) |-> auth_11 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_15 ) \n   2'b00 : begin\n     core_6 = rx_2;\n   end\n   4'h4 : begin\n     data_8 = clk_18;\n   end\n   7'h7b : begin\n     err_16 = rx_2;\n   end\n   default : begin \n     tx_19 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_15 ) == ( 2'b00 ) |-> core_6 == rx_2 ;endproperty \nproperty name: ( write_enable_15 ) == ( 4'h4 ) |-> data_8 == clk_18 ;endproperty \nproperty name: ( write_enable_15 ) == ( 7'h7b ) |-> err_16 == rx_2 ;endproperty \nproperty name; ( ( write_enable_15 ) != 2'b00 ) || ( ( write_enable_15 ) != 4'h4 ) || ( write_enable_15 ) != 7'h7b ) ) |-> tx_19 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_18 ) \n   7'b1x01x10 : begin\n     reg_8 = data_12;\n   end\n   default : begin \n     sig_20 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( control_register_18 ) == ( 7'b1x01x10 ) |-> reg_8 == data_12 ;endproperty \nproperty name; ( control_register_18 ) != 7'b1x01x10 ) ) |-> sig_20 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_1 ) \n   5'b01xxx : begin\n     hw_12 = err_3;\n   end\n   7'b01xx01x : begin\n     reg_9 = clk_10;\n   end\n   6'b011x01 : begin\n     err_5 = fsm_8;\n   end\n   6'bxxx00x : begin\n     chip_6 = rst_6;\n   end\n   default : begin \n     auth_20 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( end_address_1 ) == ( 5'b01xxx ) |-> hw_12 == err_3 ;endproperty \nproperty name: ( end_address_1 ) == ( 7'b01xx01x ) |-> reg_9 == clk_10 ;endproperty \nproperty name: ( end_address_1 ) == ( 6'b011x01 ) |-> err_5 == fsm_8 ;endproperty \nproperty name: ( end_address_1 ) == ( 6'bxxx00x ) |-> chip_6 == rst_6 ;endproperty \nproperty name; ( ( end_address_1 ) != 5'b01xxx ) || ( ( end_address_1 ) != 7'b01xx01x ) || ( ( end_address_1 ) != 6'b011x01 ) || ( end_address_1 ) != 6'bxxx00x ) ) |-> auth_20 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   7'bx00110x : begin\n     cfg_7 = hw_20;\n   end\n   6'b1xx11x : begin\n     sig_9 = fsm_19;\n   end\n   5'bxx0x1 : begin\n     clk_8 = err_6;\n   end\n   default : begin \n     cfg_14 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_5 ) == ( 7'bx00110x ) |-> cfg_7 == hw_20 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 6'b1xx11x ) |-> sig_9 == fsm_19 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 5'bxx0x1 ) |-> clk_8 == err_6 ;endproperty \nproperty name; ( ( ready_signal_5 ) != 7'bx00110x ) || ( ( ready_signal_5 ) != 6'b1xx11x ) || ( ready_signal_5 ) != 5'bxx0x1 ) ) |-> cfg_14 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   6'bx10x1x : begin\n     hw_3 = data_6;\n   end\n   4'b00x0 : begin\n     fsm_6 = auth_7;\n   end\n   default : begin \n     err_9 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_8 ) == ( 6'bx10x1x ) |-> hw_3 == data_6 ;endproperty \nproperty name: ( busy_signal_8 ) == ( 4'b00x0 ) |-> fsm_6 == auth_7 ;endproperty \nproperty name; ( ( busy_signal_8 ) != 6'bx10x1x ) || ( busy_signal_8 ) != 4'b00x0 ) ) |-> err_9 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   rx_4 : begin\n     hw_12 = fsm_12;\n   end\n   7'b110x00x : begin\n     chip_1 = hw_11;\n   end\n   6'b00x1xx : begin\n     sig_8 = err_20;\n   end\n   5'bx0xxx : begin\n     clk_9 = cfg_14;\n   end\n   default : begin \n     sig_7 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_4 ) == ( rx_4 ) |-> hw_12 == fsm_12 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 7'b110x00x ) |-> chip_1 == hw_11 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 6'b00x1xx ) |-> sig_8 == err_20 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 5'bx0xxx ) |-> clk_9 == cfg_14 ;endproperty \nproperty name; ( ( acknowledge_4 ) != rx_4 ) || ( ( acknowledge_4 ) != 7'b110x00x ) || ( ( acknowledge_4 ) != 6'b00x1xx ) || ( acknowledge_4 ) != 5'bx0xxx ) ) |-> sig_7 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_18 ) \n   7'bxxxxx00 : begin\n     rst_3 = auth_15;\n   end\n   7'h44 : begin\n     clk_10 = data_10;\n   end\n   7'b01xx010 : begin\n     err_19 = err_9;\n   end\n   7'b0101xxx : begin\n     reg_14 = err_14;\n   end\n   default : begin \n     fsm_8 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_18 ) == ( 7'bxxxxx00 ) |-> rst_3 == auth_15 ;endproperty \nproperty name: ( control_flag_register_18 ) == ( 7'h44 ) |-> clk_10 == data_10 ;endproperty \nproperty name: ( control_flag_register_18 ) == ( 7'b01xx010 ) |-> err_19 == err_9 ;endproperty \nproperty name: ( control_flag_register_18 ) == ( 7'b0101xxx ) |-> reg_14 == err_14 ;endproperty \nproperty name; ( ( control_flag_register_18 ) != 7'bxxxxx00 ) || ( ( control_flag_register_18 ) != 7'h44 ) || ( ( control_flag_register_18 ) != 7'b01xx010 ) || ( control_flag_register_18 ) != 7'b0101xxx ) ) |-> fsm_8 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_8 ) \n   6'b0xxx00 : begin\n     hw_3 = rst_4;\n   end\n   7'b010x000 : begin\n     hw_7 = err_15;\n   end\n   6'bxx0100 : begin\n     reg_2 = hw_13;\n   end\n   default : begin \n     err_12 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_8 ) == ( 6'b0xxx00 ) |-> hw_3 == rst_4 ;endproperty \nproperty name: ( ready_signal_8 ) == ( 7'b010x000 ) |-> hw_7 == err_15 ;endproperty \nproperty name: ( ready_signal_8 ) == ( 6'bxx0100 ) |-> reg_2 == hw_13 ;endproperty \nproperty name; ( ( ready_signal_8 ) != 6'b0xxx00 ) || ( ( ready_signal_8 ) != 7'b010x000 ) || ( ready_signal_8 ) != 6'bxx0100 ) ) |-> err_12 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_1 ) \n   7'h4c : begin\n     cfg_1 = tx_5;\n   end\n   4'b011x : begin\n     sig_15 = fsm_16;\n   end\n   6'b010101 : begin\n     chip_16 = err_4;\n   end\n   default : begin \n     hw_12 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_1 ) == ( 7'h4c ) |-> cfg_1 == tx_5 ;endproperty \nproperty name: ( start_bit_1 ) == ( 4'b011x ) |-> sig_15 == fsm_16 ;endproperty \nproperty name: ( start_bit_1 ) == ( 6'b010101 ) |-> chip_16 == err_4 ;endproperty \nproperty name; ( ( start_bit_1 ) != 7'h4c ) || ( ( start_bit_1 ) != 4'b011x ) || ( start_bit_1 ) != 6'b010101 ) ) |-> hw_12 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_19 ) \n   6'b0x0x10 : begin\n     data_1 = cfg_9;\n   end\n   5'hd : begin\n     fsm_6 = fsm_1;\n   end\n   err_1 : begin\n     tx_2 = clk_12;\n   end\n   6'b000100 : begin\n     reg_12 = data_9;\n   end\n   default : begin \n     reg_16 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( error_status_19 ) == ( 6'b0x0x10 ) |-> data_1 == cfg_9 ;endproperty \nproperty name: ( error_status_19 ) == ( 5'hd ) |-> fsm_6 == fsm_1 ;endproperty \nproperty name: ( error_status_19 ) == ( err_1 ) |-> tx_2 == clk_12 ;endproperty \nproperty name: ( error_status_19 ) == ( 6'b000100 ) |-> reg_12 == data_9 ;endproperty \nproperty name; ( ( error_status_19 ) != 6'b0x0x10 ) || ( ( error_status_19 ) != 5'hd ) || ( ( error_status_19 ) != err_1 ) || ( error_status_19 ) != 6'b000100 ) ) |-> reg_16 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_2 ) \n   7'h5f : begin\n     reg_15 = data_4;\n   end\n   5'b1101x : begin\n     hw_17 = auth_7;\n   end\n   default : begin \n     cfg_15 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_2 ) == ( 7'h5f ) |-> reg_15 == data_4 ;endproperty \nproperty name: ( status_buffer_2 ) == ( 5'b1101x ) |-> hw_17 == auth_7 ;endproperty \nproperty name; ( ( status_buffer_2 ) != 7'h5f ) || ( status_buffer_2 ) != 5'b1101x ) ) |-> cfg_15 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_7 ) \n   7'bx11xxx1 : begin\n     chip_6 = sig_19;\n   end\n   default : begin \n     cfg_13 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_7 ) == ( 7'bx11xxx1 ) |-> chip_6 == sig_19 ;endproperty \nproperty name; ( operation_status_7 ) != 7'bx11xxx1 ) ) |-> cfg_13 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_7 ) \n   7'bxxxx0xx : begin\n     chip_3 = hw_10;\n   end\n   default : begin \n     core_14 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_7 ) == ( 7'bxxxx0xx ) |-> chip_3 == hw_10 ;endproperty \nproperty name; ( control_flag_register_7 ) != 7'bxxxx0xx ) ) |-> core_14 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_20 ) \n   6'b0xx101 : begin\n     err_10 = core_10;\n   end\n   7'bx1011xx : begin\n     err_17 = chip_20;\n   end\n   5'b0011x : begin\n     sig_4 = cfg_20;\n   end\n   7'b1xx11xx : begin\n     sig_6 = rx_16;\n   end\n   default : begin \n     chip_6 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_20 ) == ( 6'b0xx101 ) |-> err_10 == core_10 ;endproperty \nproperty name: ( start_bit_20 ) == ( 7'bx1011xx ) |-> err_17 == chip_20 ;endproperty \nproperty name: ( start_bit_20 ) == ( 5'b0011x ) |-> sig_4 == cfg_20 ;endproperty \nproperty name: ( start_bit_20 ) == ( 7'b1xx11xx ) |-> sig_6 == rx_16 ;endproperty \nproperty name; ( ( start_bit_20 ) != 6'b0xx101 ) || ( ( start_bit_20 ) != 7'bx1011xx ) || ( ( start_bit_20 ) != 5'b0011x ) || ( start_bit_20 ) != 7'b1xx11xx ) ) |-> chip_6 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   6'b01xxx0 : begin\n     reg_18 = fsm_9;\n   end\n   6'b100101 : begin\n     clk_15 = clk_15;\n   end\n   7'b0x1x000 : begin\n     cfg_3 = rx_12;\n   end\n   5'b1xx00 : begin\n     cfg_7 = rst_15;\n   end\n   7'bxx0x0xx : begin\n     rst_9 = sig_7;\n   end\n   default : begin \n     cfg_6 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_13 ) == ( 6'b01xxx0 ) |-> reg_18 == fsm_9 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 6'b100101 ) |-> clk_15 == clk_15 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 7'b0x1x000 ) |-> cfg_3 == rx_12 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 5'b1xx00 ) |-> cfg_7 == rst_15 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 7'bxx0x0xx ) |-> rst_9 == sig_7 ;endproperty \nproperty name; ( ( status_output_buffer_13 ) != 6'b01xxx0 ) || ( ( status_output_buffer_13 ) != 6'b100101 ) || ( ( status_output_buffer_13 ) != 7'b0x1x000 ) || ( ( status_output_buffer_13 ) != 5'b1xx00 ) || ( status_output_buffer_13 ) != 7'bxx0x0xx ) ) |-> cfg_6 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_19 ) \n   cfg_14 : begin\n     rx_5 = hw_15;\n   end\n   7'h19 : begin\n     chip_11 = fsm_14;\n   end\n   7'bxx1x1xx : begin\n     fsm_11 = core_18;\n   end\n   cfg_4 : begin\n     cfg_7 = clk_1;\n   end\n   default : begin \n     data_4 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( status_output_19 ) == ( cfg_14 ) |-> rx_5 == hw_15 ;endproperty \nproperty name: ( status_output_19 ) == ( 7'h19 ) |-> chip_11 == fsm_14 ;endproperty \nproperty name: ( status_output_19 ) == ( 7'bxx1x1xx ) |-> fsm_11 == core_18 ;endproperty \nproperty name: ( status_output_19 ) == ( cfg_4 ) |-> cfg_7 == clk_1 ;endproperty \nproperty name; ( ( status_output_19 ) != cfg_14 ) || ( ( status_output_19 ) != 7'h19 ) || ( ( status_output_19 ) != 7'bxx1x1xx ) || ( status_output_19 ) != cfg_4 ) ) |-> data_4 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_9 ) \n   7'b111000x : begin\n     reg_13 = rst_19;\n   end\n   6'b01100x : begin\n     core_16 = hw_14;\n   end\n   7'bx00xx1x : begin\n     core_5 = hw_3;\n   end\n   7'h5c : begin\n     fsm_1 = sig_4;\n   end\n   6'bx1111x : begin\n     clk_9 = fsm_18;\n   end\n   default : begin \n     data_5 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( data_control_9 ) == ( 7'b111000x ) |-> reg_13 == rst_19 ;endproperty \nproperty name: ( data_control_9 ) == ( 6'b01100x ) |-> core_16 == hw_14 ;endproperty \nproperty name: ( data_control_9 ) == ( 7'bx00xx1x ) |-> core_5 == hw_3 ;endproperty \nproperty name: ( data_control_9 ) == ( 7'h5c ) |-> fsm_1 == sig_4 ;endproperty \nproperty name: ( data_control_9 ) == ( 6'bx1111x ) |-> clk_9 == fsm_18 ;endproperty \nproperty name; ( ( data_control_9 ) != 7'b111000x ) || ( ( data_control_9 ) != 6'b01100x ) || ( ( data_control_9 ) != 7'bx00xx1x ) || ( ( data_control_9 ) != 7'h5c ) || ( data_control_9 ) != 6'bx1111x ) ) |-> data_5 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_7 ) \n   7'bx1xxxxx : begin\n     core_18 = tx_8;\n   end\n   default : begin \n     err_5 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_7 ) == ( 7'bx1xxxxx ) |-> core_18 == tx_8 ;endproperty \nproperty name; ( read_enable_7 ) != 7'bx1xxxxx ) ) |-> err_5 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_18 ) \n   6'b111001 : begin\n     err_16 = chip_19;\n   end\n   default : begin \n     tx_20 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( instruction_18 ) == ( 6'b111001 ) |-> err_16 == chip_19 ;endproperty \nproperty name; ( instruction_18 ) != 6'b111001 ) ) |-> tx_20 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_8 ) \n   4'hc : begin\n     core_12 = fsm_2;\n   end\n   7'b0001010 : begin\n     rx_5 = sig_1;\n   end\n   default : begin \n     chip_5 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_8 ) == ( 4'hc ) |-> core_12 == fsm_2 ;endproperty \nproperty name: ( control_flag_register_8 ) == ( 7'b0001010 ) |-> rx_5 == sig_1 ;endproperty \nproperty name; ( ( control_flag_register_8 ) != 4'hc ) || ( control_flag_register_8 ) != 7'b0001010 ) ) |-> chip_5 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_16 ) \n   7'b1xx011x : begin\n     rst_4 = chip_1;\n   end\n   6'bx00110 : begin\n     auth_6 = rst_15;\n   end\n   7'b00010x0 : begin\n     clk_3 = cfg_1;\n   end\n   7'bx1x0x1x : begin\n     sig_18 = hw_1;\n   end\n   7'bx101xxx : begin\n     core_5 = data_18;\n   end\n   default : begin \n     data_17 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( address_status_16 ) == ( 7'b1xx011x ) |-> rst_4 == chip_1 ;endproperty \nproperty name: ( address_status_16 ) == ( 6'bx00110 ) |-> auth_6 == rst_15 ;endproperty \nproperty name: ( address_status_16 ) == ( 7'b00010x0 ) |-> clk_3 == cfg_1 ;endproperty \nproperty name: ( address_status_16 ) == ( 7'bx1x0x1x ) |-> sig_18 == hw_1 ;endproperty \nproperty name: ( address_status_16 ) == ( 7'bx101xxx ) |-> core_5 == data_18 ;endproperty \nproperty name; ( ( address_status_16 ) != 7'b1xx011x ) || ( ( address_status_16 ) != 6'bx00110 ) || ( ( address_status_16 ) != 7'b00010x0 ) || ( ( address_status_16 ) != 7'bx1x0x1x ) || ( address_status_16 ) != 7'bx101xxx ) ) |-> data_17 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_1 ) \n   7'b0111100 : begin\n     tx_18 = rst_5;\n   end\n   7'bxx0xx11 : begin\n     err_9 = fsm_15;\n   end\n   7'h32 : begin\n     cfg_3 = core_6;\n   end\n   7'b0101001 : begin\n     rx_3 = clk_20;\n   end\n   6'h7 : begin\n     auth_13 = data_8;\n   end\n   default : begin \n     clk_3 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( input_register_1 ) == ( 7'b0111100 ) |-> tx_18 == rst_5 ;endproperty \nproperty name: ( input_register_1 ) == ( 7'bxx0xx11 ) |-> err_9 == fsm_15 ;endproperty \nproperty name: ( input_register_1 ) == ( 7'h32 ) |-> cfg_3 == core_6 ;endproperty \nproperty name: ( input_register_1 ) == ( 7'b0101001 ) |-> rx_3 == clk_20 ;endproperty \nproperty name: ( input_register_1 ) == ( 6'h7 ) |-> auth_13 == data_8 ;endproperty \nproperty name; ( ( input_register_1 ) != 7'b0111100 ) || ( ( input_register_1 ) != 7'bxx0xx11 ) || ( ( input_register_1 ) != 7'h32 ) || ( ( input_register_1 ) != 7'b0101001 ) || ( input_register_1 ) != 6'h7 ) ) |-> clk_3 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_8 ) \n   6'b1x110x : begin\n     chip_12 = cfg_3;\n   end\n   7'b0xxxxx1 : begin\n     chip_10 = cfg_12;\n   end\n   7'b1x10010 : begin\n     data_2 = rst_15;\n   end\n   default : begin \n     core_1 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_8 ) == ( 6'b1x110x ) |-> chip_12 == cfg_3 ;endproperty \nproperty name: ( status_buffer_8 ) == ( 7'b0xxxxx1 ) |-> chip_10 == cfg_12 ;endproperty \nproperty name: ( status_buffer_8 ) == ( 7'b1x10010 ) |-> data_2 == rst_15 ;endproperty \nproperty name; ( ( status_buffer_8 ) != 6'b1x110x ) || ( ( status_buffer_8 ) != 7'b0xxxxx1 ) || ( status_buffer_8 ) != 7'b1x10010 ) ) |-> core_1 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_1 ) \n   7'h7d : begin\n     hw_19 = hw_8;\n   end\n   7'bx100100 : begin\n     core_4 = clk_17;\n   end\n   7'b0110110 : begin\n     sig_15 = rst_5;\n   end\n   7'h1d : begin\n     cfg_10 = auth_5;\n   end\n   default : begin \n     chip_8 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( data_register_1 ) == ( 7'h7d ) |-> hw_19 == hw_8 ;endproperty \nproperty name: ( data_register_1 ) == ( 7'bx100100 ) |-> core_4 == clk_17 ;endproperty \nproperty name: ( data_register_1 ) == ( 7'b0110110 ) |-> sig_15 == rst_5 ;endproperty \nproperty name: ( data_register_1 ) == ( 7'h1d ) |-> cfg_10 == auth_5 ;endproperty \nproperty name; ( ( data_register_1 ) != 7'h7d ) || ( ( data_register_1 ) != 7'bx100100 ) || ( ( data_register_1 ) != 7'b0110110 ) || ( data_register_1 ) != 7'h1d ) ) |-> chip_8 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_20 ) \n   3'b1x1 : begin\n     hw_1 = chip_16;\n   end\n   6'bx1011x : begin\n     tx_10 = data_14;\n   end\n   6'b010x0x : begin\n     tx_17 = auth_8;\n   end\n   7'b1100x11 : begin\n     auth_2 = tx_7;\n   end\n   default : begin \n     auth_20 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( error_status_20 ) == ( 3'b1x1 ) |-> hw_1 == chip_16 ;endproperty \nproperty name: ( error_status_20 ) == ( 6'bx1011x ) |-> tx_10 == data_14 ;endproperty \nproperty name: ( error_status_20 ) == ( 6'b010x0x ) |-> tx_17 == auth_8 ;endproperty \nproperty name: ( error_status_20 ) == ( 7'b1100x11 ) |-> auth_2 == tx_7 ;endproperty \nproperty name; ( ( error_status_20 ) != 3'b1x1 ) || ( ( error_status_20 ) != 6'bx1011x ) || ( ( error_status_20 ) != 6'b010x0x ) || ( error_status_20 ) != 7'b1100x11 ) ) |-> auth_20 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_2 ) \n   6'b0011xx : begin\n     cfg_1 = auth_15;\n   end\n   6'b1x10x0 : begin\n     cfg_17 = rx_3;\n   end\n   7'bx0xxxxx : begin\n     rst_4 = data_16;\n   end\n   default : begin \n     data_2 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_2 ) == ( 6'b0011xx ) |-> cfg_1 == auth_15 ;endproperty \nproperty name: ( status_register_buffer_2 ) == ( 6'b1x10x0 ) |-> cfg_17 == rx_3 ;endproperty \nproperty name: ( status_register_buffer_2 ) == ( 7'bx0xxxxx ) |-> rst_4 == data_16 ;endproperty \nproperty name; ( ( status_register_buffer_2 ) != 6'b0011xx ) || ( ( status_register_buffer_2 ) != 6'b1x10x0 ) || ( status_register_buffer_2 ) != 7'bx0xxxxx ) ) |-> data_2 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_18 ) \n   7'h78 : begin\n     rst_10 = clk_3;\n   end\n   7'b0101101 : begin\n     sig_18 = data_11;\n   end\n   7'b1011x10 : begin\n     reg_16 = sig_18;\n   end\n   default : begin \n     rx_7 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( command_word_18 ) == ( 7'h78 ) |-> rst_10 == clk_3 ;endproperty \nproperty name: ( command_word_18 ) == ( 7'b0101101 ) |-> sig_18 == data_11 ;endproperty \nproperty name: ( command_word_18 ) == ( 7'b1011x10 ) |-> reg_16 == sig_18 ;endproperty \nproperty name; ( ( command_word_18 ) != 7'h78 ) || ( ( command_word_18 ) != 7'b0101101 ) || ( command_word_18 ) != 7'b1011x10 ) ) |-> rx_7 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_15 ) \n   6'bxxx01x : begin\n     clk_5 = hw_10;\n   end\n   6'b010100 : begin\n     err_14 = data_16;\n   end\n   5'b11111 : begin\n     auth_2 = clk_2;\n   end\n   default : begin \n     cfg_13 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( command_status_15 ) == ( 6'bxxx01x ) |-> clk_5 == hw_10 ;endproperty \nproperty name: ( command_status_15 ) == ( 6'b010100 ) |-> err_14 == data_16 ;endproperty \nproperty name: ( command_status_15 ) == ( 5'b11111 ) |-> auth_2 == clk_2 ;endproperty \nproperty name; ( ( command_status_15 ) != 6'bxxx01x ) || ( ( command_status_15 ) != 6'b010100 ) || ( command_status_15 ) != 5'b11111 ) ) |-> cfg_13 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_10 ) \n   7'bx10101x : begin\n     sig_10 = core_11;\n   end\n   6'bx1xxxx : begin\n     sig_20 = tx_11;\n   end\n   5'b1xx0x : begin\n     cfg_17 = err_6;\n   end\n   7'b0101000 : begin\n     reg_18 = tx_8;\n   end\n   default : begin \n     auth_4 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_10 ) == ( 7'bx10101x ) |-> sig_10 == core_11 ;endproperty \nproperty name: ( acknowledge_signal_10 ) == ( 6'bx1xxxx ) |-> sig_20 == tx_11 ;endproperty \nproperty name: ( acknowledge_signal_10 ) == ( 5'b1xx0x ) |-> cfg_17 == err_6 ;endproperty \nproperty name: ( acknowledge_signal_10 ) == ( 7'b0101000 ) |-> reg_18 == tx_8 ;endproperty \nproperty name; ( ( acknowledge_signal_10 ) != 7'bx10101x ) || ( ( acknowledge_signal_10 ) != 6'bx1xxxx ) || ( ( acknowledge_signal_10 ) != 5'b1xx0x ) || ( acknowledge_signal_10 ) != 7'b0101000 ) ) |-> auth_4 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_6 ) \n   7'h50 : begin\n     hw_4 = err_17;\n   end\n   default : begin \n     reg_11 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( output_control_6 ) == ( 7'h50 ) |-> hw_4 == err_17 ;endproperty \nproperty name; ( output_control_6 ) != 7'h50 ) ) |-> reg_11 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_9 ) \n   7'bx111000 : begin\n     rx_5 = tx_2;\n   end\n   default : begin \n     clk_13 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_9 ) == ( 7'bx111000 ) |-> rx_5 == tx_2 ;endproperty \nproperty name; ( operation_code_9 ) != 7'bx111000 ) ) |-> clk_13 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_9 ) \n   5'bxx00x : begin\n     rst_19 = chip_11;\n   end\n   data_16 : begin\n     chip_11 = chip_17;\n   end\n   default : begin \n     rst_15 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_9 ) == ( 5'bxx00x ) |-> rst_19 == chip_11 ;endproperty \nproperty name: ( busy_signal_9 ) == ( data_16 ) |-> chip_11 == chip_17 ;endproperty \nproperty name; ( ( busy_signal_9 ) != 5'bxx00x ) || ( busy_signal_9 ) != data_16 ) ) |-> rst_15 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_9 ) \n   5'b00xx0 : begin\n     sig_12 = hw_3;\n   end\n   default : begin \n     rx_6 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_9 ) == ( 5'b00xx0 ) |-> sig_12 == hw_3 ;endproperty \nproperty name; ( write_complete_9 ) != 5'b00xx0 ) ) |-> rx_6 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_7 ) \n   7'h5d : begin\n     data_2 = tx_6;\n   end\n   core_8 : begin\n     clk_4 = rx_7;\n   end\n   default : begin \n     rst_3 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_in_7 ) == ( 7'h5d ) |-> data_2 == tx_6 ;endproperty \nproperty name: ( data_in_7 ) == ( core_8 ) |-> clk_4 == rx_7 ;endproperty \nproperty name; ( ( data_in_7 ) != 7'h5d ) || ( data_in_7 ) != core_8 ) ) |-> rst_3 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_12 ) \n   6'bxxx0xx : begin\n     cfg_10 = auth_13;\n   end\n   default : begin \n     fsm_10 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_12 ) == ( 6'bxxx0xx ) |-> cfg_10 == auth_13 ;endproperty \nproperty name; ( operation_status_12 ) != 6'bxxx0xx ) ) |-> fsm_10 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_2 ) \n   6'b0x0x00 : begin\n     tx_19 = fsm_9;\n   end\n   5'b01100 : begin\n     err_16 = rst_14;\n   end\n   7'b111xx00 : begin\n     sig_4 = chip_20;\n   end\n   7'bxx0100x : begin\n     fsm_19 = reg_18;\n   end\n   default : begin \n     rx_13 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( status_register_2 ) == ( 6'b0x0x00 ) |-> tx_19 == fsm_9 ;endproperty \nproperty name: ( status_register_2 ) == ( 5'b01100 ) |-> err_16 == rst_14 ;endproperty \nproperty name: ( status_register_2 ) == ( 7'b111xx00 ) |-> sig_4 == chip_20 ;endproperty \nproperty name: ( status_register_2 ) == ( 7'bxx0100x ) |-> fsm_19 == reg_18 ;endproperty \nproperty name; ( ( status_register_2 ) != 6'b0x0x00 ) || ( ( status_register_2 ) != 5'b01100 ) || ( ( status_register_2 ) != 7'b111xx00 ) || ( status_register_2 ) != 7'bxx0100x ) ) |-> rx_13 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_18 ) \n   7'bxxx1x0x : begin\n     clk_3 = err_18;\n   end\n   sig_12 : begin\n     chip_17 = core_7;\n   end\n   6'b1x111x : begin\n     chip_11 = cfg_6;\n   end\n   7'bxx000x0 : begin\n     chip_20 = core_7;\n   end\n   7'b1x01000 : begin\n     reg_6 = err_15;\n   end\n   default : begin \n     err_14 = auth_19;\n   end\nendcase",
        "Assertion": "property name: ( output_control_18 ) == ( 7'bxxx1x0x ) |-> clk_3 == err_18 ;endproperty \nproperty name: ( output_control_18 ) == ( sig_12 ) |-> chip_17 == core_7 ;endproperty \nproperty name: ( output_control_18 ) == ( 6'b1x111x ) |-> chip_11 == cfg_6 ;endproperty \nproperty name: ( output_control_18 ) == ( 7'bxx000x0 ) |-> chip_20 == core_7 ;endproperty \nproperty name: ( output_control_18 ) == ( 7'b1x01000 ) |-> reg_6 == err_15 ;endproperty \nproperty name; ( ( output_control_18 ) != 7'bxxx1x0x ) || ( ( output_control_18 ) != sig_12 ) || ( ( output_control_18 ) != 6'b1x111x ) || ( ( output_control_18 ) != 7'bxx000x0 ) || ( output_control_18 ) != 7'b1x01000 ) ) |-> err_14 == auth_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_18 ) \n   7'b10x110x : begin\n     hw_16 = err_6;\n   end\n   default : begin \n     reg_8 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( end_address_18 ) == ( 7'b10x110x ) |-> hw_16 == err_6 ;endproperty \nproperty name; ( end_address_18 ) != 7'b10x110x ) ) |-> reg_8 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_6 ) \n   6'h33 : begin\n     chip_12 = rst_13;\n   end\n   7'b11x100x : begin\n     sig_5 = data_4;\n   end\n   7'b11x0xxx : begin\n     core_19 = cfg_18;\n   end\n   6'b001101 : begin\n     auth_14 = cfg_10;\n   end\n   default : begin \n     rx_13 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( address_6 ) == ( 6'h33 ) |-> chip_12 == rst_13 ;endproperty \nproperty name: ( address_6 ) == ( 7'b11x100x ) |-> sig_5 == data_4 ;endproperty \nproperty name: ( address_6 ) == ( 7'b11x0xxx ) |-> core_19 == cfg_18 ;endproperty \nproperty name: ( address_6 ) == ( 6'b001101 ) |-> auth_14 == cfg_10 ;endproperty \nproperty name; ( ( address_6 ) != 6'h33 ) || ( ( address_6 ) != 7'b11x100x ) || ( ( address_6 ) != 7'b11x0xxx ) || ( address_6 ) != 6'b001101 ) ) |-> rx_13 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_19 ) \n   7'b00x0000 : begin\n     err_6 = hw_18;\n   end\n   7'bx0xxxx0 : begin\n     sig_16 = sig_5;\n   end\n   4'b0x10 : begin\n     chip_12 = cfg_14;\n   end\n   7'bxxx1x01 : begin\n     core_9 = tx_5;\n   end\n   default : begin \n     rx_7 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( address_19 ) == ( 7'b00x0000 ) |-> err_6 == hw_18 ;endproperty \nproperty name: ( address_19 ) == ( 7'bx0xxxx0 ) |-> sig_16 == sig_5 ;endproperty \nproperty name: ( address_19 ) == ( 4'b0x10 ) |-> chip_12 == cfg_14 ;endproperty \nproperty name: ( address_19 ) == ( 7'bxxx1x01 ) |-> core_9 == tx_5 ;endproperty \nproperty name; ( ( address_19 ) != 7'b00x0000 ) || ( ( address_19 ) != 7'bx0xxxx0 ) || ( ( address_19 ) != 4'b0x10 ) || ( address_19 ) != 7'bxxx1x01 ) ) |-> rx_7 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   6'bxxx00x : begin\n     hw_3 = hw_6;\n   end\n   7'h4d : begin\n     err_6 = sig_9;\n   end\n   5'b1x1x1 : begin\n     reg_15 = rx_11;\n   end\n   default : begin \n     tx_14 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_12 ) == ( 6'bxxx00x ) |-> hw_3 == hw_6 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 7'h4d ) |-> err_6 == sig_9 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 5'b1x1x1 ) |-> reg_15 == rx_11 ;endproperty \nproperty name; ( ( control_buffer_12 ) != 6'bxxx00x ) || ( ( control_buffer_12 ) != 7'h4d ) || ( control_buffer_12 ) != 5'b1x1x1 ) ) |-> tx_14 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   6'b010101 : begin\n     core_17 = rst_12;\n   end\n   7'b01xxxx0 : begin\n     tx_4 = core_12;\n   end\n   7'b1x0x1x0 : begin\n     reg_2 = rx_19;\n   end\n   6'h3 : begin\n     tx_7 = err_1;\n   end\n   7'bxxx1xxx : begin\n     hw_5 = rst_18;\n   end\n   default : begin \n     chip_2 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_18 ) == ( 6'b010101 ) |-> core_17 == rst_12 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'b01xxxx0 ) |-> tx_4 == core_12 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'b1x0x1x0 ) |-> reg_2 == rx_19 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 6'h3 ) |-> tx_7 == err_1 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'bxxx1xxx ) |-> hw_5 == rst_18 ;endproperty \nproperty name; ( ( interrupt_control_status_18 ) != 6'b010101 ) || ( ( interrupt_control_status_18 ) != 7'b01xxxx0 ) || ( ( interrupt_control_status_18 ) != 7'b1x0x1x0 ) || ( ( interrupt_control_status_18 ) != 6'h3 ) || ( interrupt_control_status_18 ) != 7'bxxx1xxx ) ) |-> chip_2 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_9 ) \n   7'bxx1xxx1 : begin\n     hw_16 = sig_4;\n   end\n   3'h5 : begin\n     rst_6 = sig_18;\n   end\n   default : begin \n     cfg_15 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_9 ) == ( 7'bxx1xxx1 ) |-> hw_16 == sig_4 ;endproperty \nproperty name: ( control_status_buffer_9 ) == ( 3'h5 ) |-> rst_6 == sig_18 ;endproperty \nproperty name; ( ( control_status_buffer_9 ) != 7'bxx1xxx1 ) || ( control_status_buffer_9 ) != 3'h5 ) ) |-> cfg_15 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_16 ) \n   6'h1e : begin\n     core_14 = reg_19;\n   end\n   default : begin \n     tx_4 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( address_16 ) == ( 6'h1e ) |-> core_14 == reg_19 ;endproperty \nproperty name; ( address_16 ) != 6'h1e ) ) |-> tx_4 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_15 ) \n   6'bxx1x10 : begin\n     chip_8 = hw_2;\n   end\n   5'b1111x : begin\n     data_11 = hw_3;\n   end\n   7'b00x0010 : begin\n     cfg_4 = auth_11;\n   end\n   default : begin \n     err_4 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( data_register_15 ) == ( 6'bxx1x10 ) |-> chip_8 == hw_2 ;endproperty \nproperty name: ( data_register_15 ) == ( 5'b1111x ) |-> data_11 == hw_3 ;endproperty \nproperty name: ( data_register_15 ) == ( 7'b00x0010 ) |-> cfg_4 == auth_11 ;endproperty \nproperty name; ( ( data_register_15 ) != 6'bxx1x10 ) || ( ( data_register_15 ) != 5'b1111x ) || ( data_register_15 ) != 7'b00x0010 ) ) |-> err_4 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   7'b1110x0x : begin\n     auth_20 = auth_15;\n   end\n   5'b0110x : begin\n     err_11 = fsm_19;\n   end\n   7'b1110000 : begin\n     rst_5 = err_15;\n   end\n   6'b0x1x11 : begin\n     sig_9 = cfg_4;\n   end\n   7'bx010xx0 : begin\n     rx_17 = chip_13;\n   end\n   default : begin \n     auth_4 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_2 ) == ( 7'b1110x0x ) |-> auth_20 == auth_15 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 5'b0110x ) |-> err_11 == fsm_19 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 7'b1110000 ) |-> rst_5 == err_15 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 6'b0x1x11 ) |-> sig_9 == cfg_4 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 7'bx010xx0 ) |-> rx_17 == chip_13 ;endproperty \nproperty name; ( ( transfer_complete_2 ) != 7'b1110x0x ) || ( ( transfer_complete_2 ) != 5'b0110x ) || ( ( transfer_complete_2 ) != 7'b1110000 ) || ( ( transfer_complete_2 ) != 6'b0x1x11 ) || ( transfer_complete_2 ) != 7'bx010xx0 ) ) |-> auth_4 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_5 ) \n   6'b0x1100 : begin\n     reg_13 = sig_3;\n   end\n   6'h1f : begin\n     tx_7 = tx_6;\n   end\n   7'bxxx1xxx : begin\n     auth_17 = chip_6;\n   end\n   default : begin \n     rst_18 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( input_data_5 ) == ( 6'b0x1100 ) |-> reg_13 == sig_3 ;endproperty \nproperty name: ( input_data_5 ) == ( 6'h1f ) |-> tx_7 == tx_6 ;endproperty \nproperty name: ( input_data_5 ) == ( 7'bxxx1xxx ) |-> auth_17 == chip_6 ;endproperty \nproperty name; ( ( input_data_5 ) != 6'b0x1100 ) || ( ( input_data_5 ) != 6'h1f ) || ( input_data_5 ) != 7'bxxx1xxx ) ) |-> rst_18 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_18 ) \n   7'b010x1x1 : begin\n     tx_5 = chip_17;\n   end\n   7'b10xx011 : begin\n     data_13 = fsm_20;\n   end\n   7'b1x00010 : begin\n     sig_20 = rx_17;\n   end\n   default : begin \n     err_4 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_18 ) == ( 7'b010x1x1 ) |-> tx_5 == chip_17 ;endproperty \nproperty name: ( output_buffer_18 ) == ( 7'b10xx011 ) |-> data_13 == fsm_20 ;endproperty \nproperty name: ( output_buffer_18 ) == ( 7'b1x00010 ) |-> sig_20 == rx_17 ;endproperty \nproperty name; ( ( output_buffer_18 ) != 7'b010x1x1 ) || ( ( output_buffer_18 ) != 7'b10xx011 ) || ( output_buffer_18 ) != 7'b1x00010 ) ) |-> err_4 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_12 ) \n   7'b1100001 : begin\n     data_20 = tx_17;\n   end\n   default : begin \n     sig_11 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_12 ) == ( 7'b1100001 ) |-> data_20 == tx_17 ;endproperty \nproperty name; ( flag_register_12 ) != 7'b1100001 ) ) |-> sig_11 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_16 ) \n   6'b1x1000 : begin\n     data_13 = fsm_12;\n   end\n   6'b110010 : begin\n     reg_2 = err_19;\n   end\n   2'bx1 : begin\n     rx_7 = core_10;\n   end\n   default : begin \n     hw_6 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_16 ) == ( 6'b1x1000 ) |-> data_13 == fsm_12 ;endproperty \nproperty name: ( ready_register_16 ) == ( 6'b110010 ) |-> reg_2 == err_19 ;endproperty \nproperty name: ( ready_register_16 ) == ( 2'bx1 ) |-> rx_7 == core_10 ;endproperty \nproperty name; ( ( ready_register_16 ) != 6'b1x1000 ) || ( ( ready_register_16 ) != 6'b110010 ) || ( ready_register_16 ) != 2'bx1 ) ) |-> hw_6 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   7'b110111x : begin\n     data_15 = sig_10;\n   end\n   6'b00xxx0 : begin\n     err_15 = err_8;\n   end\n   7'h4d : begin\n     auth_11 = sig_9;\n   end\n   default : begin \n     tx_15 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_11 ) == ( 7'b110111x ) |-> data_15 == sig_10 ;endproperty \nproperty name: ( control_register_status_status_11 ) == ( 6'b00xxx0 ) |-> err_15 == err_8 ;endproperty \nproperty name: ( control_register_status_status_11 ) == ( 7'h4d ) |-> auth_11 == sig_9 ;endproperty \nproperty name; ( ( control_register_status_status_11 ) != 7'b110111x ) || ( ( control_register_status_status_11 ) != 6'b00xxx0 ) || ( control_register_status_status_11 ) != 7'h4d ) ) |-> tx_15 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_10 ) \n   3'bx00 : begin\n     sig_10 = rst_7;\n   end\n   7'b1x00xxx : begin\n     err_6 = data_4;\n   end\n   default : begin \n     fsm_18 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( output_data_10 ) == ( 3'bx00 ) |-> sig_10 == rst_7 ;endproperty \nproperty name: ( output_data_10 ) == ( 7'b1x00xxx ) |-> err_6 == data_4 ;endproperty \nproperty name; ( ( output_data_10 ) != 3'bx00 ) || ( output_data_10 ) != 7'b1x00xxx ) ) |-> fsm_18 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_5 ) \n   7'hc : begin\n     err_18 = core_6;\n   end\n   err_8 : begin\n     rst_9 = tx_6;\n   end\n   7'b111000x : begin\n     cfg_3 = tx_18;\n   end\n   5'h16 : begin\n     rx_19 = cfg_20;\n   end\n   default : begin \n     clk_12 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( command_register_5 ) == ( 7'hc ) |-> err_18 == core_6 ;endproperty \nproperty name: ( command_register_5 ) == ( err_8 ) |-> rst_9 == tx_6 ;endproperty \nproperty name: ( command_register_5 ) == ( 7'b111000x ) |-> cfg_3 == tx_18 ;endproperty \nproperty name: ( command_register_5 ) == ( 5'h16 ) |-> rx_19 == cfg_20 ;endproperty \nproperty name; ( ( command_register_5 ) != 7'hc ) || ( ( command_register_5 ) != err_8 ) || ( ( command_register_5 ) != 7'b111000x ) || ( command_register_5 ) != 5'h16 ) ) |-> clk_12 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   6'b10010x : begin\n     tx_18 = reg_19;\n   end\n   5'bxx10x : begin\n     err_14 = hw_5;\n   end\n   4'b1000 : begin\n     chip_15 = core_15;\n   end\n   5'b1xx00 : begin\n     reg_15 = reg_17;\n   end\n   7'b00101x0 : begin\n     core_18 = err_13;\n   end\n   default : begin \n     clk_2 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_14 ) == ( 6'b10010x ) |-> tx_18 == reg_19 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 5'bxx10x ) |-> err_14 == hw_5 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 4'b1000 ) |-> chip_15 == core_15 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 5'b1xx00 ) |-> reg_15 == reg_17 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 7'b00101x0 ) |-> core_18 == err_13 ;endproperty \nproperty name; ( ( data_status_register_14 ) != 6'b10010x ) || ( ( data_status_register_14 ) != 5'bxx10x ) || ( ( data_status_register_14 ) != 4'b1000 ) || ( ( data_status_register_14 ) != 5'b1xx00 ) || ( data_status_register_14 ) != 7'b00101x0 ) ) |-> clk_2 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_19 ) \n   4'bxxx1 : begin\n     rst_9 = data_17;\n   end\n   6'b10x000 : begin\n     clk_1 = data_3;\n   end\n   default : begin \n     rst_4 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_19 ) == ( 4'bxxx1 ) |-> rst_9 == data_17 ;endproperty \nproperty name: ( flag_control_19 ) == ( 6'b10x000 ) |-> clk_1 == data_3 ;endproperty \nproperty name; ( ( flag_control_19 ) != 4'bxxx1 ) || ( flag_control_19 ) != 6'b10x000 ) ) |-> rst_4 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_15 ) \n   7'b1x1011x : begin\n     chip_12 = err_17;\n   end\n   7'bxxx1x01 : begin\n     data_7 = reg_13;\n   end\n   7'b1x01xx0 : begin\n     sig_8 = hw_13;\n   end\n   7'bx0x1xxx : begin\n     cfg_9 = tx_3;\n   end\n   default : begin \n     rx_18 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_15 ) == ( 7'b1x1011x ) |-> chip_12 == err_17 ;endproperty \nproperty name: ( busy_signal_15 ) == ( 7'bxxx1x01 ) |-> data_7 == reg_13 ;endproperty \nproperty name: ( busy_signal_15 ) == ( 7'b1x01xx0 ) |-> sig_8 == hw_13 ;endproperty \nproperty name: ( busy_signal_15 ) == ( 7'bx0x1xxx ) |-> cfg_9 == tx_3 ;endproperty \nproperty name; ( ( busy_signal_15 ) != 7'b1x1011x ) || ( ( busy_signal_15 ) != 7'bxxx1x01 ) || ( ( busy_signal_15 ) != 7'b1x01xx0 ) || ( busy_signal_15 ) != 7'bx0x1xxx ) ) |-> rx_18 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_5 ) \n   6'hxb : begin\n     reg_10 = cfg_10;\n   end\n   default : begin \n     hw_14 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_5 ) == ( 6'hxb ) |-> reg_10 == cfg_10 ;endproperty \nproperty name; ( data_status_register_status_5 ) != 6'hxb ) ) |-> hw_14 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_11 ) \n   7'h14 : begin\n     sig_4 = hw_6;\n   end\n   3'bx1x : begin\n     rst_9 = sig_19;\n   end\n   4'b10xx : begin\n     reg_11 = core_11;\n   end\n   5'bx1110 : begin\n     chip_1 = cfg_20;\n   end\n   6'bxx0xx0 : begin\n     data_18 = cfg_12;\n   end\n   default : begin \n     fsm_1 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( data_register_11 ) == ( 7'h14 ) |-> sig_4 == hw_6 ;endproperty \nproperty name: ( data_register_11 ) == ( 3'bx1x ) |-> rst_9 == sig_19 ;endproperty \nproperty name: ( data_register_11 ) == ( 4'b10xx ) |-> reg_11 == core_11 ;endproperty \nproperty name: ( data_register_11 ) == ( 5'bx1110 ) |-> chip_1 == cfg_20 ;endproperty \nproperty name: ( data_register_11 ) == ( 6'bxx0xx0 ) |-> data_18 == cfg_12 ;endproperty \nproperty name; ( ( data_register_11 ) != 7'h14 ) || ( ( data_register_11 ) != 3'bx1x ) || ( ( data_register_11 ) != 4'b10xx ) || ( ( data_register_11 ) != 5'bx1110 ) || ( data_register_11 ) != 6'bxx0xx0 ) ) |-> fsm_1 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_12 ) \n   7'b0110101 : begin\n     core_14 = err_18;\n   end\n   5'b1111x : begin\n     reg_11 = rst_3;\n   end\n   7'b101111x : begin\n     clk_5 = rx_3;\n   end\n   default : begin \n     err_6 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_12 ) == ( 7'b0110101 ) |-> core_14 == err_18 ;endproperty \nproperty name: ( ready_register_12 ) == ( 5'b1111x ) |-> reg_11 == rst_3 ;endproperty \nproperty name: ( ready_register_12 ) == ( 7'b101111x ) |-> clk_5 == rx_3 ;endproperty \nproperty name; ( ( ready_register_12 ) != 7'b0110101 ) || ( ( ready_register_12 ) != 5'b1111x ) || ( ready_register_12 ) != 7'b101111x ) ) |-> err_6 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_9 ) \n   7'b01xxx01 : begin\n     auth_2 = tx_11;\n   end\n   default : begin \n     rx_16 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_9 ) == ( 7'b01xxx01 ) |-> auth_2 == tx_11 ;endproperty \nproperty name; ( control_flag_9 ) != 7'b01xxx01 ) ) |-> rx_16 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_2 ) \n   chip : begin\n     tx_7 = auth_20;\n   end\n   7'bxxxx1xx : begin\n     core_12 = clk_9;\n   end\n   6'bx110xx : begin\n     hw_5 = rst_7;\n   end\n   default : begin \n     sig_20 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_2 ) == ( chip ) |-> tx_7 == auth_20 ;endproperty \nproperty name: ( instruction_buffer_2 ) == ( 7'bxxxx1xx ) |-> core_12 == clk_9 ;endproperty \nproperty name: ( instruction_buffer_2 ) == ( 6'bx110xx ) |-> hw_5 == rst_7 ;endproperty \nproperty name; ( ( instruction_buffer_2 ) != chip ) || ( ( instruction_buffer_2 ) != 7'bxxxx1xx ) || ( instruction_buffer_2 ) != 6'bx110xx ) ) |-> sig_20 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_20 ) \n   6'b0x0x10 : begin\n     clk_12 = sig_7;\n   end\n   6'b1xxx10 : begin\n     err_7 = core_5;\n   end\n   default : begin \n     clk_19 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( address_status_20 ) == ( 6'b0x0x10 ) |-> clk_12 == sig_7 ;endproperty \nproperty name: ( address_status_20 ) == ( 6'b1xxx10 ) |-> err_7 == core_5 ;endproperty \nproperty name; ( ( address_status_20 ) != 6'b0x0x10 ) || ( address_status_20 ) != 6'b1xxx10 ) ) |-> clk_19 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_15 ) \n   7'h56 : begin\n     chip_20 = clk_12;\n   end\n   7'h65 : begin\n     cfg_1 = err_16;\n   end\n   6'b110100 : begin\n     data_5 = rst_18;\n   end\n   7'b01x00xx : begin\n     hw_1 = auth_7;\n   end\n   default : begin \n     fsm_3 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_15 ) == ( 7'h56 ) |-> chip_20 == clk_12 ;endproperty \nproperty name: ( control_buffer_15 ) == ( 7'h65 ) |-> cfg_1 == err_16 ;endproperty \nproperty name: ( control_buffer_15 ) == ( 6'b110100 ) |-> data_5 == rst_18 ;endproperty \nproperty name: ( control_buffer_15 ) == ( 7'b01x00xx ) |-> hw_1 == auth_7 ;endproperty \nproperty name; ( ( control_buffer_15 ) != 7'h56 ) || ( ( control_buffer_15 ) != 7'h65 ) || ( ( control_buffer_15 ) != 6'b110100 ) || ( control_buffer_15 ) != 7'b01x00xx ) ) |-> fsm_3 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_2 ) \n   7'b00x110x : begin\n     core_2 = cfg_19;\n   end\n   data_13 : begin\n     data_6 = tx_7;\n   end\n   7'h19 : begin\n     data_13 = cfg_15;\n   end\n   6'b010110 : begin\n     chip_14 = auth_13;\n   end\n   default : begin \n     data_4 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( result_register_2 ) == ( 7'b00x110x ) |-> core_2 == cfg_19 ;endproperty \nproperty name: ( result_register_2 ) == ( data_13 ) |-> data_6 == tx_7 ;endproperty \nproperty name: ( result_register_2 ) == ( 7'h19 ) |-> data_13 == cfg_15 ;endproperty \nproperty name: ( result_register_2 ) == ( 6'b010110 ) |-> chip_14 == auth_13 ;endproperty \nproperty name; ( ( result_register_2 ) != 7'b00x110x ) || ( ( result_register_2 ) != data_13 ) || ( ( result_register_2 ) != 7'h19 ) || ( result_register_2 ) != 6'b010110 ) ) |-> data_4 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_7 ) \n   6'bxxx1xx : begin\n     rx_16 = sig_7;\n   end\n   5'b10011 : begin\n     core_20 = clk_17;\n   end\n   5'h1f : begin\n     fsm_13 = sig_17;\n   end\n   default : begin \n     chip_14 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_7 ) == ( 6'bxxx1xx ) |-> rx_16 == sig_7 ;endproperty \nproperty name: ( mode_register_7 ) == ( 5'b10011 ) |-> core_20 == clk_17 ;endproperty \nproperty name: ( mode_register_7 ) == ( 5'h1f ) |-> fsm_13 == sig_17 ;endproperty \nproperty name; ( ( mode_register_7 ) != 6'bxxx1xx ) || ( ( mode_register_7 ) != 5'b10011 ) || ( mode_register_7 ) != 5'h1f ) ) |-> chip_14 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_14 ) \n   4'h2 : begin\n     rst_15 = auth_17;\n   end\n   6'h3a : begin\n     fsm_11 = clk_10;\n   end\n   7'b0000010 : begin\n     chip_12 = sig_8;\n   end\n   7'b0x10000 : begin\n     hw_8 = core_5;\n   end\n   default : begin \n     rx_2 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( output_register_14 ) == ( 4'h2 ) |-> rst_15 == auth_17 ;endproperty \nproperty name: ( output_register_14 ) == ( 6'h3a ) |-> fsm_11 == clk_10 ;endproperty \nproperty name: ( output_register_14 ) == ( 7'b0000010 ) |-> chip_12 == sig_8 ;endproperty \nproperty name: ( output_register_14 ) == ( 7'b0x10000 ) |-> hw_8 == core_5 ;endproperty \nproperty name; ( ( output_register_14 ) != 4'h2 ) || ( ( output_register_14 ) != 6'h3a ) || ( ( output_register_14 ) != 7'b0000010 ) || ( output_register_14 ) != 7'b0x10000 ) ) |-> rx_2 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_2 ) \n   6'b1xx11x : begin\n     tx_17 = cfg_6;\n   end\n   data_15 : begin\n     rst_17 = chip_1;\n   end\n   default : begin \n     err_7 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_2 ) == ( 6'b1xx11x ) |-> tx_17 == cfg_6 ;endproperty \nproperty name: ( control_data_2 ) == ( data_15 ) |-> rst_17 == chip_1 ;endproperty \nproperty name; ( ( control_data_2 ) != 6'b1xx11x ) || ( control_data_2 ) != data_15 ) ) |-> err_7 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_19 ) \n   7'bxxxxxx0 : begin\n     rst_6 = core_14;\n   end\n   6'b1xx1xx : begin\n     reg_10 = core_9;\n   end\n   default : begin \n     cfg_8 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_19 ) == ( 7'bxxxxxx0 ) |-> rst_6 == core_14 ;endproperty \nproperty name: ( output_status_register_19 ) == ( 6'b1xx1xx ) |-> reg_10 == core_9 ;endproperty \nproperty name; ( ( output_status_register_19 ) != 7'bxxxxxx0 ) || ( output_status_register_19 ) != 6'b1xx1xx ) ) |-> cfg_8 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_10 ) \n   7'bx10101x : begin\n     rx_18 = fsm_12;\n   end\n   7'h6d : begin\n     hw_17 = chip_4;\n   end\n   5'bx0000 : begin\n     reg_13 = auth_13;\n   end\n   6'h29 : begin\n     hw_20 = data_19;\n   end\n   7'b11x0111 : begin\n     core_9 = hw_15;\n   end\n   default : begin \n     rst_19 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_10 ) == ( 7'bx10101x ) |-> rx_18 == fsm_12 ;endproperty \nproperty name: ( control_valid_10 ) == ( 7'h6d ) |-> hw_17 == chip_4 ;endproperty \nproperty name: ( control_valid_10 ) == ( 5'bx0000 ) |-> reg_13 == auth_13 ;endproperty \nproperty name: ( control_valid_10 ) == ( 6'h29 ) |-> hw_20 == data_19 ;endproperty \nproperty name: ( control_valid_10 ) == ( 7'b11x0111 ) |-> core_9 == hw_15 ;endproperty \nproperty name; ( ( control_valid_10 ) != 7'bx10101x ) || ( ( control_valid_10 ) != 7'h6d ) || ( ( control_valid_10 ) != 5'bx0000 ) || ( ( control_valid_10 ) != 6'h29 ) || ( control_valid_10 ) != 7'b11x0111 ) ) |-> rst_19 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_9 ) \n   7'h1 : begin\n     reg_5 = rx_1;\n   end\n   7'b01x000x : begin\n     auth_14 = err_14;\n   end\n   default : begin \n     clk_16 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( data_in_9 ) == ( 7'h1 ) |-> reg_5 == rx_1 ;endproperty \nproperty name: ( data_in_9 ) == ( 7'b01x000x ) |-> auth_14 == err_14 ;endproperty \nproperty name; ( ( data_in_9 ) != 7'h1 ) || ( data_in_9 ) != 7'b01x000x ) ) |-> clk_16 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_17 ) \n   7'h3b : begin\n     hw_7 = chip_18;\n   end\n   7'b00x1xxx : begin\n     rx_18 = core_4;\n   end\n   7'bxx00101 : begin\n     clk_14 = rst_12;\n   end\n   7'b0xxx001 : begin\n     tx_18 = err_6;\n   end\n   default : begin \n     hw_1 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_17 ) == ( 7'h3b ) |-> hw_7 == chip_18 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 7'b00x1xxx ) |-> rx_18 == core_4 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 7'bxx00101 ) |-> clk_14 == rst_12 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 7'b0xxx001 ) |-> tx_18 == err_6 ;endproperty \nproperty name; ( ( input_buffer_status_17 ) != 7'h3b ) || ( ( input_buffer_status_17 ) != 7'b00x1xxx ) || ( ( input_buffer_status_17 ) != 7'bxx00101 ) || ( input_buffer_status_17 ) != 7'b0xxx001 ) ) |-> hw_1 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_1 ) \n   5'b01x01 : begin\n     auth_13 = rx_3;\n   end\n   7'b1xx00xx : begin\n     core_3 = data_9;\n   end\n   4'bx01x : begin\n     hw_10 = fsm_20;\n   end\n   6'b111110 : begin\n     clk_19 = reg_13;\n   end\n   default : begin \n     fsm_15 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_1 ) == ( 5'b01x01 ) |-> auth_13 == rx_3 ;endproperty \nproperty name: ( ready_output_1 ) == ( 7'b1xx00xx ) |-> core_3 == data_9 ;endproperty \nproperty name: ( ready_output_1 ) == ( 4'bx01x ) |-> hw_10 == fsm_20 ;endproperty \nproperty name: ( ready_output_1 ) == ( 6'b111110 ) |-> clk_19 == reg_13 ;endproperty \nproperty name; ( ( ready_output_1 ) != 5'b01x01 ) || ( ( ready_output_1 ) != 7'b1xx00xx ) || ( ( ready_output_1 ) != 4'bx01x ) || ( ready_output_1 ) != 6'b111110 ) ) |-> fsm_15 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_13 ) \n   7'bx0xx0xx : begin\n     clk_5 = data_19;\n   end\n   7'b110x001 : begin\n     reg_2 = sig_7;\n   end\n   7'b00x1xxx : begin\n     rx_1 = clk_20;\n   end\n   default : begin \n     reg_20 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( control_status_13 ) == ( 7'bx0xx0xx ) |-> clk_5 == data_19 ;endproperty \nproperty name: ( control_status_13 ) == ( 7'b110x001 ) |-> reg_2 == sig_7 ;endproperty \nproperty name: ( control_status_13 ) == ( 7'b00x1xxx ) |-> rx_1 == clk_20 ;endproperty \nproperty name; ( ( control_status_13 ) != 7'bx0xx0xx ) || ( ( control_status_13 ) != 7'b110x001 ) || ( control_status_13 ) != 7'b00x1xxx ) ) |-> reg_20 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_6 ) \n   3'bxx0 : begin\n     rx_3 = hw_11;\n   end\n   7'b0110xx0 : begin\n     data_11 = tx_12;\n   end\n   default : begin \n     err_16 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_6 ) == ( 3'bxx0 ) |-> rx_3 == hw_11 ;endproperty \nproperty name: ( input_buffer_status_6 ) == ( 7'b0110xx0 ) |-> data_11 == tx_12 ;endproperty \nproperty name; ( ( input_buffer_status_6 ) != 3'bxx0 ) || ( input_buffer_status_6 ) != 7'b0110xx0 ) ) |-> err_16 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_18 ) \n   7'h11 : begin\n     clk_13 = cfg_1;\n   end\n   5'bx0x01 : begin\n     cfg_7 = auth_8;\n   end\n   default : begin \n     auth_12 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_18 ) == ( 7'h11 ) |-> clk_13 == cfg_1 ;endproperty \nproperty name: ( interrupt_control_18 ) == ( 5'bx0x01 ) |-> cfg_7 == auth_8 ;endproperty \nproperty name; ( ( interrupt_control_18 ) != 7'h11 ) || ( interrupt_control_18 ) != 5'bx0x01 ) ) |-> auth_12 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_12 ) \n   5'bx01x0 : begin\n     fsm_10 = hw_12;\n   end\n   7'h60 : begin\n     clk_20 = tx_13;\n   end\n   7'bx101x11 : begin\n     core_19 = hw_10;\n   end\n   data_12 : begin\n     fsm_9 = auth_15;\n   end\n   default : begin \n     rx_13 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( control_input_12 ) == ( 5'bx01x0 ) |-> fsm_10 == hw_12 ;endproperty \nproperty name: ( control_input_12 ) == ( 7'h60 ) |-> clk_20 == tx_13 ;endproperty \nproperty name: ( control_input_12 ) == ( 7'bx101x11 ) |-> core_19 == hw_10 ;endproperty \nproperty name: ( control_input_12 ) == ( data_12 ) |-> fsm_9 == auth_15 ;endproperty \nproperty name; ( ( control_input_12 ) != 5'bx01x0 ) || ( ( control_input_12 ) != 7'h60 ) || ( ( control_input_12 ) != 7'bx101x11 ) || ( control_input_12 ) != data_12 ) ) |-> rx_13 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_4 ) \n   5'b1x1xx : begin\n     fsm_5 = auth_13;\n   end\n   7'h5a : begin\n     reg_12 = rx_7;\n   end\n   4'h9 : begin\n     data_18 = core_10;\n   end\n   6'b000x11 : begin\n     fsm_12 = core_11;\n   end\n   default : begin \n     cfg_18 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_4 ) == ( 5'b1x1xx ) |-> fsm_5 == auth_13 ;endproperty \nproperty name: ( control_register_status_status_4 ) == ( 7'h5a ) |-> reg_12 == rx_7 ;endproperty \nproperty name: ( control_register_status_status_4 ) == ( 4'h9 ) |-> data_18 == core_10 ;endproperty \nproperty name: ( control_register_status_status_4 ) == ( 6'b000x11 ) |-> fsm_12 == core_11 ;endproperty \nproperty name; ( ( control_register_status_status_4 ) != 5'b1x1xx ) || ( ( control_register_status_status_4 ) != 7'h5a ) || ( ( control_register_status_status_4 ) != 4'h9 ) || ( control_register_status_status_4 ) != 6'b000x11 ) ) |-> cfg_18 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_2 ) \n   6'b000011 : begin\n     data_2 = clk_16;\n   end\n   7'hxx : begin\n     reg_2 = core_9;\n   end\n   7'bxxxx0x1 : begin\n     reg_20 = hw_7;\n   end\n   7'bx001100 : begin\n     auth_4 = tx_10;\n   end\n   5'bxxxx1 : begin\n     core_8 = hw_18;\n   end\n   default : begin \n     hw_2 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( enable_2 ) == ( 6'b000011 ) |-> data_2 == clk_16 ;endproperty \nproperty name: ( enable_2 ) == ( 7'hxx ) |-> reg_2 == core_9 ;endproperty \nproperty name: ( enable_2 ) == ( 7'bxxxx0x1 ) |-> reg_20 == hw_7 ;endproperty \nproperty name: ( enable_2 ) == ( 7'bx001100 ) |-> auth_4 == tx_10 ;endproperty \nproperty name: ( enable_2 ) == ( 5'bxxxx1 ) |-> core_8 == hw_18 ;endproperty \nproperty name; ( ( enable_2 ) != 6'b000011 ) || ( ( enable_2 ) != 7'hxx ) || ( ( enable_2 ) != 7'bxxxx0x1 ) || ( ( enable_2 ) != 7'bx001100 ) || ( enable_2 ) != 5'bxxxx1 ) ) |-> hw_2 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_5 ) \n   7'b10xx1x0 : begin\n     clk_20 = sig_9;\n   end\n   7'h3d : begin\n     chip_13 = auth_11;\n   end\n   default : begin \n     rx_6 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( data_control_5 ) == ( 7'b10xx1x0 ) |-> clk_20 == sig_9 ;endproperty \nproperty name: ( data_control_5 ) == ( 7'h3d ) |-> chip_13 == auth_11 ;endproperty \nproperty name; ( ( data_control_5 ) != 7'b10xx1x0 ) || ( data_control_5 ) != 7'h3d ) ) |-> rx_6 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   7'b01x01xx : begin\n     auth_20 = fsm_9;\n   end\n   7'bxxxxx01 : begin\n     err_17 = sig_16;\n   end\n   7'b01x0x0x : begin\n     reg_9 = core_3;\n   end\n   7'b1100101 : begin\n     clk_11 = err_17;\n   end\n   6'b01x0x1 : begin\n     sig_3 = chip_18;\n   end\n   default : begin \n     err_12 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_12 ) == ( 7'b01x01xx ) |-> auth_20 == fsm_9 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 7'bxxxxx01 ) |-> err_17 == sig_16 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 7'b01x0x0x ) |-> reg_9 == core_3 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 7'b1100101 ) |-> clk_11 == err_17 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 6'b01x0x1 ) |-> sig_3 == chip_18 ;endproperty \nproperty name; ( ( input_buffer_status_12 ) != 7'b01x01xx ) || ( ( input_buffer_status_12 ) != 7'bxxxxx01 ) || ( ( input_buffer_status_12 ) != 7'b01x0x0x ) || ( ( input_buffer_status_12 ) != 7'b1100101 ) || ( input_buffer_status_12 ) != 6'b01x0x1 ) ) |-> err_12 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_8 ) \n   7'b1000x0x : begin\n     err_1 = sig_10;\n   end\n   rst_8 : begin\n     cfg_6 = auth_11;\n   end\n   default : begin \n     chip_17 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_8 ) == ( 7'b1000x0x ) |-> err_1 == sig_10 ;endproperty \nproperty name: ( control_register_status_status_8 ) == ( rst_8 ) |-> cfg_6 == auth_11 ;endproperty \nproperty name; ( ( control_register_status_status_8 ) != 7'b1000x0x ) || ( control_register_status_status_8 ) != rst_8 ) ) |-> chip_17 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_20 ) \n   7'b0100110 : begin\n     rst_7 = rx_16;\n   end\n   7'b00x111x : begin\n     err_16 = clk_16;\n   end\n   default : begin \n     cfg_5 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( error_status_20 ) == ( 7'b0100110 ) |-> rst_7 == rx_16 ;endproperty \nproperty name: ( error_status_20 ) == ( 7'b00x111x ) |-> err_16 == clk_16 ;endproperty \nproperty name; ( ( error_status_20 ) != 7'b0100110 ) || ( error_status_20 ) != 7'b00x111x ) ) |-> cfg_5 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_4 ) \n   3'b00x : begin\n     cfg_18 = tx_12;\n   end\n   7'bx1110x0 : begin\n     auth_18 = cfg_10;\n   end\n   7'h12 : begin\n     data_16 = rst_11;\n   end\n   4'b0111 : begin\n     reg_20 = reg_17;\n   end\n   5'bx0111 : begin\n     sig_16 = tx_3;\n   end\n   default : begin \n     rst_13 = rx_18;\n   end\nendcase",
        "Assertion": "property name: ( output_status_4 ) == ( 3'b00x ) |-> cfg_18 == tx_12 ;endproperty \nproperty name: ( output_status_4 ) == ( 7'bx1110x0 ) |-> auth_18 == cfg_10 ;endproperty \nproperty name: ( output_status_4 ) == ( 7'h12 ) |-> data_16 == rst_11 ;endproperty \nproperty name: ( output_status_4 ) == ( 4'b0111 ) |-> reg_20 == reg_17 ;endproperty \nproperty name: ( output_status_4 ) == ( 5'bx0111 ) |-> sig_16 == tx_3 ;endproperty \nproperty name; ( ( output_status_4 ) != 3'b00x ) || ( ( output_status_4 ) != 7'bx1110x0 ) || ( ( output_status_4 ) != 7'h12 ) || ( ( output_status_4 ) != 4'b0111 ) || ( output_status_4 ) != 5'bx0111 ) ) |-> rst_13 == rx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_16 ) \n   7'b11000xx : begin\n     sig_7 = auth_16;\n   end\n   3'bx11 : begin\n     sig_5 = fsm_6;\n   end\n   6'b111110 : begin\n     hw_5 = data_19;\n   end\n   default : begin \n     auth_3 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_16 ) == ( 7'b11000xx ) |-> sig_7 == auth_16 ;endproperty \nproperty name: ( operation_code_16 ) == ( 3'bx11 ) |-> sig_5 == fsm_6 ;endproperty \nproperty name: ( operation_code_16 ) == ( 6'b111110 ) |-> hw_5 == data_19 ;endproperty \nproperty name; ( ( operation_code_16 ) != 7'b11000xx ) || ( ( operation_code_16 ) != 3'bx11 ) || ( operation_code_16 ) != 6'b111110 ) ) |-> auth_3 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_6 ) \n   6'bxx1x01 : begin\n     chip_10 = err_16;\n   end\n   6'b0x010x : begin\n     hw_8 = data_12;\n   end\n   5'b1x11x : begin\n     data_14 = clk_5;\n   end\n   data_8 : begin\n     chip_6 = data_17;\n   end\n   7'b1000000 : begin\n     data_3 = auth_1;\n   end\n   default : begin \n     data_6 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( output_status_6 ) == ( 6'bxx1x01 ) |-> chip_10 == err_16 ;endproperty \nproperty name: ( output_status_6 ) == ( 6'b0x010x ) |-> hw_8 == data_12 ;endproperty \nproperty name: ( output_status_6 ) == ( 5'b1x11x ) |-> data_14 == clk_5 ;endproperty \nproperty name: ( output_status_6 ) == ( data_8 ) |-> chip_6 == data_17 ;endproperty \nproperty name: ( output_status_6 ) == ( 7'b1000000 ) |-> data_3 == auth_1 ;endproperty \nproperty name; ( ( output_status_6 ) != 6'bxx1x01 ) || ( ( output_status_6 ) != 6'b0x010x ) || ( ( output_status_6 ) != 5'b1x11x ) || ( ( output_status_6 ) != data_8 ) || ( output_status_6 ) != 7'b1000000 ) ) |-> data_6 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   rx_1 : begin\n     sig_12 = auth_18;\n   end\n   6'b110x10 : begin\n     hw_18 = err_6;\n   end\n   6'h22 : begin\n     reg_15 = hw_3;\n   end\n   5'h15 : begin\n     rx_14 = hw_8;\n   end\n   default : begin \n     chip_6 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_20 ) == ( rx_1 ) |-> sig_12 == auth_18 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 6'b110x10 ) |-> hw_18 == err_6 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 6'h22 ) |-> reg_15 == hw_3 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 5'h15 ) |-> rx_14 == hw_8 ;endproperty \nproperty name; ( ( control_flag_register_20 ) != rx_1 ) || ( ( control_flag_register_20 ) != 6'b110x10 ) || ( ( control_flag_register_20 ) != 6'h22 ) || ( control_flag_register_20 ) != 5'h15 ) ) |-> chip_6 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_8 ) \n   7'bx11xx01 : begin\n     hw_20 = chip_11;\n   end\n   7'b1xx0xxx : begin\n     sig_1 = hw_2;\n   end\n   7'b0101100 : begin\n     sig_2 = auth_19;\n   end\n   default : begin \n     err_15 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_8 ) == ( 7'bx11xx01 ) |-> hw_20 == chip_11 ;endproperty \nproperty name: ( control_input_8 ) == ( 7'b1xx0xxx ) |-> sig_1 == hw_2 ;endproperty \nproperty name: ( control_input_8 ) == ( 7'b0101100 ) |-> sig_2 == auth_19 ;endproperty \nproperty name; ( ( control_input_8 ) != 7'bx11xx01 ) || ( ( control_input_8 ) != 7'b1xx0xxx ) || ( control_input_8 ) != 7'b0101100 ) ) |-> err_15 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_10 ) \n   7'b0100100 : begin\n     tx_4 = rx_10;\n   end\n   6'b000110 : begin\n     chip_1 = sig_15;\n   end\n   7'b1xxx10x : begin\n     rx_16 = hw_1;\n   end\n   7'b1x1000x : begin\n     rx_3 = fsm_19;\n   end\n   6'b101000 : begin\n     data_10 = fsm_18;\n   end\n   default : begin \n     rst_17 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( status_register_10 ) == ( 7'b0100100 ) |-> tx_4 == rx_10 ;endproperty \nproperty name: ( status_register_10 ) == ( 6'b000110 ) |-> chip_1 == sig_15 ;endproperty \nproperty name: ( status_register_10 ) == ( 7'b1xxx10x ) |-> rx_16 == hw_1 ;endproperty \nproperty name: ( status_register_10 ) == ( 7'b1x1000x ) |-> rx_3 == fsm_19 ;endproperty \nproperty name: ( status_register_10 ) == ( 6'b101000 ) |-> data_10 == fsm_18 ;endproperty \nproperty name; ( ( status_register_10 ) != 7'b0100100 ) || ( ( status_register_10 ) != 6'b000110 ) || ( ( status_register_10 ) != 7'b1xxx10x ) || ( ( status_register_10 ) != 7'b1x1000x ) || ( status_register_10 ) != 6'b101000 ) ) |-> rst_17 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_14 ) \n   7'bxx1x10x : begin\n     core_7 = cfg_6;\n   end\n   7'bx1xxx1x : begin\n     core_9 = clk_5;\n   end\n   7'b0x1x000 : begin\n     fsm_17 = rst_16;\n   end\n   7'bx1xx1xx : begin\n     rst_8 = core_20;\n   end\n   default : begin \n     sig_18 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_14 ) == ( 7'bxx1x10x ) |-> core_7 == cfg_6 ;endproperty \nproperty name: ( mode_register_14 ) == ( 7'bx1xxx1x ) |-> core_9 == clk_5 ;endproperty \nproperty name: ( mode_register_14 ) == ( 7'b0x1x000 ) |-> fsm_17 == rst_16 ;endproperty \nproperty name: ( mode_register_14 ) == ( 7'bx1xx1xx ) |-> rst_8 == core_20 ;endproperty \nproperty name; ( ( mode_register_14 ) != 7'bxx1x10x ) || ( ( mode_register_14 ) != 7'bx1xxx1x ) || ( ( mode_register_14 ) != 7'b0x1x000 ) || ( mode_register_14 ) != 7'bx1xx1xx ) ) |-> sig_18 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_16 ) \n   7'b1100x11 : begin\n     rst_19 = cfg_5;\n   end\n   tx_16 : begin\n     core_3 = fsm_13;\n   end\n   7'bx1xx01x : begin\n     cfg_1 = rst_6;\n   end\n   7'h22 : begin\n     tx_15 = sig_19;\n   end\n   7'b0111010 : begin\n     hw_20 = fsm_2;\n   end\n   default : begin \n     rx_15 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_16 ) == ( 7'b1100x11 ) |-> rst_19 == cfg_5 ;endproperty \nproperty name: ( interrupt_flag_16 ) == ( tx_16 ) |-> core_3 == fsm_13 ;endproperty \nproperty name: ( interrupt_flag_16 ) == ( 7'bx1xx01x ) |-> cfg_1 == rst_6 ;endproperty \nproperty name: ( interrupt_flag_16 ) == ( 7'h22 ) |-> tx_15 == sig_19 ;endproperty \nproperty name: ( interrupt_flag_16 ) == ( 7'b0111010 ) |-> hw_20 == fsm_2 ;endproperty \nproperty name; ( ( interrupt_flag_16 ) != 7'b1100x11 ) || ( ( interrupt_flag_16 ) != tx_16 ) || ( ( interrupt_flag_16 ) != 7'bx1xx01x ) || ( ( interrupt_flag_16 ) != 7'h22 ) || ( interrupt_flag_16 ) != 7'b0111010 ) ) |-> rx_15 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_5 ) \n   core_8 : begin\n     clk_9 = tx_7;\n   end\n   6'bxxx111 : begin\n     rx_16 = rx_18;\n   end\n   7'b0xx1011 : begin\n     reg_13 = chip_12;\n   end\n   7'bxxxx100 : begin\n     chip_12 = err_20;\n   end\n   7'b0110xx0 : begin\n     hw_2 = hw_2;\n   end\n   default : begin \n     cfg_4 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_5 ) == ( core_8 ) |-> clk_9 == tx_7 ;endproperty \nproperty name: ( operation_status_5 ) == ( 6'bxxx111 ) |-> rx_16 == rx_18 ;endproperty \nproperty name: ( operation_status_5 ) == ( 7'b0xx1011 ) |-> reg_13 == chip_12 ;endproperty \nproperty name: ( operation_status_5 ) == ( 7'bxxxx100 ) |-> chip_12 == err_20 ;endproperty \nproperty name: ( operation_status_5 ) == ( 7'b0110xx0 ) |-> hw_2 == hw_2 ;endproperty \nproperty name; ( ( operation_status_5 ) != core_8 ) || ( ( operation_status_5 ) != 6'bxxx111 ) || ( ( operation_status_5 ) != 7'b0xx1011 ) || ( ( operation_status_5 ) != 7'bxxxx100 ) || ( operation_status_5 ) != 7'b0110xx0 ) ) |-> cfg_4 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_18 ) \n   7'h2a : begin\n     hw_17 = hw_18;\n   end\n   default : begin \n     rst_15 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_18 ) == ( 7'h2a ) |-> hw_17 == hw_18 ;endproperty \nproperty name; ( data_ready_18 ) != 7'h2a ) ) |-> rst_15 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_11 ) \n   7'h6b : begin\n     data_16 = hw_12;\n   end\n   data_16 : begin\n     clk_4 = fsm_19;\n   end\n   7'bxx0x0x1 : begin\n     auth_15 = sig_18;\n   end\n   6'b1xx1xx : begin\n     tx_15 = fsm_17;\n   end\n   7'b0111111 : begin\n     err_9 = data_16;\n   end\n   default : begin \n     sig_5 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_11 ) == ( 7'h6b ) |-> data_16 == hw_12 ;endproperty \nproperty name: ( instruction_11 ) == ( data_16 ) |-> clk_4 == fsm_19 ;endproperty \nproperty name: ( instruction_11 ) == ( 7'bxx0x0x1 ) |-> auth_15 == sig_18 ;endproperty \nproperty name: ( instruction_11 ) == ( 6'b1xx1xx ) |-> tx_15 == fsm_17 ;endproperty \nproperty name: ( instruction_11 ) == ( 7'b0111111 ) |-> err_9 == data_16 ;endproperty \nproperty name; ( ( instruction_11 ) != 7'h6b ) || ( ( instruction_11 ) != data_16 ) || ( ( instruction_11 ) != 7'bxx0x0x1 ) || ( ( instruction_11 ) != 6'b1xx1xx ) || ( instruction_11 ) != 7'b0111111 ) ) |-> sig_5 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_17 ) \n   7'b0010101 : begin\n     auth_11 = reg_7;\n   end\n   7'b0xxxxx0 : begin\n     auth_12 = rx_16;\n   end\n   7'h3c : begin\n     data_4 = fsm_20;\n   end\n   7'h5e : begin\n     rx_6 = chip_11;\n   end\n   core_16 : begin\n     fsm_3 = tx_18;\n   end\n   default : begin \n     sig_4 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( input_data_17 ) == ( 7'b0010101 ) |-> auth_11 == reg_7 ;endproperty \nproperty name: ( input_data_17 ) == ( 7'b0xxxxx0 ) |-> auth_12 == rx_16 ;endproperty \nproperty name: ( input_data_17 ) == ( 7'h3c ) |-> data_4 == fsm_20 ;endproperty \nproperty name: ( input_data_17 ) == ( 7'h5e ) |-> rx_6 == chip_11 ;endproperty \nproperty name: ( input_data_17 ) == ( core_16 ) |-> fsm_3 == tx_18 ;endproperty \nproperty name; ( ( input_data_17 ) != 7'b0010101 ) || ( ( input_data_17 ) != 7'b0xxxxx0 ) || ( ( input_data_17 ) != 7'h3c ) || ( ( input_data_17 ) != 7'h5e ) || ( input_data_17 ) != core_16 ) ) |-> sig_4 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_13 ) \n   7'b0x11001 : begin\n     rst_14 = cfg_7;\n   end\n   default : begin \n     chip_11 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_13 ) == ( 7'b0x11001 ) |-> rst_14 == cfg_7 ;endproperty \nproperty name; ( read_enable_13 ) != 7'b0x11001 ) ) |-> chip_11 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   6'bx0x11x : begin\n     reg_16 = fsm_13;\n   end\n   7'bxx1x10x : begin\n     rx_6 = fsm_8;\n   end\n   7'h10 : begin\n     core_8 = sig_14;\n   end\n   default : begin \n     hw_17 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_7 ) == ( 6'bx0x11x ) |-> reg_16 == fsm_13 ;endproperty \nproperty name: ( ready_signal_7 ) == ( 7'bxx1x10x ) |-> rx_6 == fsm_8 ;endproperty \nproperty name: ( ready_signal_7 ) == ( 7'h10 ) |-> core_8 == sig_14 ;endproperty \nproperty name; ( ( ready_signal_7 ) != 6'bx0x11x ) || ( ( ready_signal_7 ) != 7'bxx1x10x ) || ( ready_signal_7 ) != 7'h10 ) ) |-> hw_17 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_19 ) \n   6'bx10x01 : begin\n     err_16 = tx_4;\n   end\n   7'b01x0110 : begin\n     rx_15 = fsm_7;\n   end\n   default : begin \n     reg_12 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( control_data_19 ) == ( 6'bx10x01 ) |-> err_16 == tx_4 ;endproperty \nproperty name: ( control_data_19 ) == ( 7'b01x0110 ) |-> rx_15 == fsm_7 ;endproperty \nproperty name; ( ( control_data_19 ) != 6'bx10x01 ) || ( control_data_19 ) != 7'b01x0110 ) ) |-> reg_12 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   sig_10 : begin\n     clk_16 = cfg_13;\n   end\n   7'bx001111 : begin\n     hw_17 = data_15;\n   end\n   6'b110xxx : begin\n     err_10 = core_17;\n   end\n   6'b10010x : begin\n     hw_4 = reg_8;\n   end\n   default : begin \n     clk_2 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_13 ) == ( sig_10 ) |-> clk_16 == cfg_13 ;endproperty \nproperty name: ( status_register_status_13 ) == ( 7'bx001111 ) |-> hw_17 == data_15 ;endproperty \nproperty name: ( status_register_status_13 ) == ( 6'b110xxx ) |-> err_10 == core_17 ;endproperty \nproperty name: ( status_register_status_13 ) == ( 6'b10010x ) |-> hw_4 == reg_8 ;endproperty \nproperty name; ( ( status_register_status_13 ) != sig_10 ) || ( ( status_register_status_13 ) != 7'bx001111 ) || ( ( status_register_status_13 ) != 6'b110xxx ) || ( status_register_status_13 ) != 6'b10010x ) ) |-> clk_2 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_14 ) \n   6'h9 : begin\n     err_4 = data_17;\n   end\n   default : begin \n     rst_2 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_14 ) == ( 6'h9 ) |-> err_4 == data_17 ;endproperty \nproperty name; ( control_signal_14 ) != 6'h9 ) ) |-> rst_2 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_8 ) \n   6'bx10xxx : begin\n     core_18 = clk_20;\n   end\n   6'bxx1x0x : begin\n     chip_3 = clk_19;\n   end\n   default : begin \n     core_11 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_8 ) == ( 6'bx10xxx ) |-> core_18 == clk_20 ;endproperty \nproperty name: ( interrupt_request_8 ) == ( 6'bxx1x0x ) |-> chip_3 == clk_19 ;endproperty \nproperty name; ( ( interrupt_request_8 ) != 6'bx10xxx ) || ( interrupt_request_8 ) != 6'bxx1x0x ) ) |-> core_11 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_8 ) \n   rx_17 : begin\n     data_20 = tx_5;\n   end\n   4'b1xxx : begin\n     err_2 = auth_8;\n   end\n   7'b10xxx11 : begin\n     fsm_3 = reg_3;\n   end\n   7'b0100110 : begin\n     rst_4 = core_11;\n   end\n   default : begin \n     clk_19 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_8 ) == ( rx_17 ) |-> data_20 == tx_5 ;endproperty \nproperty name: ( data_control_status_8 ) == ( 4'b1xxx ) |-> err_2 == auth_8 ;endproperty \nproperty name: ( data_control_status_8 ) == ( 7'b10xxx11 ) |-> fsm_3 == reg_3 ;endproperty \nproperty name: ( data_control_status_8 ) == ( 7'b0100110 ) |-> rst_4 == core_11 ;endproperty \nproperty name; ( ( data_control_status_8 ) != rx_17 ) || ( ( data_control_status_8 ) != 4'b1xxx ) || ( ( data_control_status_8 ) != 7'b10xxx11 ) || ( data_control_status_8 ) != 7'b0100110 ) ) |-> clk_19 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_20 ) \n   7'b00xx0x0 : begin\n     core_4 = sig_14;\n   end\n   7'b0111x0x : begin\n     rst_13 = tx_9;\n   end\n   3'bxxx : begin\n     rx_2 = tx_17;\n   end\n   default : begin \n     data_4 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_20 ) == ( 7'b00xx0x0 ) |-> core_4 == sig_14 ;endproperty \nproperty name: ( error_flag_20 ) == ( 7'b0111x0x ) |-> rst_13 == tx_9 ;endproperty \nproperty name: ( error_flag_20 ) == ( 3'bxxx ) |-> rx_2 == tx_17 ;endproperty \nproperty name; ( ( error_flag_20 ) != 7'b00xx0x0 ) || ( ( error_flag_20 ) != 7'b0111x0x ) || ( error_flag_20 ) != 3'bxxx ) ) |-> data_4 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   5'b10100 : begin\n     core_5 = data_4;\n   end\n   default : begin \n     auth_10 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_8 ) == ( 5'b10100 ) |-> core_5 == data_4 ;endproperty \nproperty name; ( input_buffer_8 ) != 5'b10100 ) ) |-> auth_10 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_12 ) \n   7'b101111x : begin\n     hw_13 = chip_7;\n   end\n   7'h1 : begin\n     clk_8 = hw_11;\n   end\n   5'h3 : begin\n     fsm_16 = tx_16;\n   end\n   default : begin \n     chip_9 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( data_register_12 ) == ( 7'b101111x ) |-> hw_13 == chip_7 ;endproperty \nproperty name: ( data_register_12 ) == ( 7'h1 ) |-> clk_8 == hw_11 ;endproperty \nproperty name: ( data_register_12 ) == ( 5'h3 ) |-> fsm_16 == tx_16 ;endproperty \nproperty name; ( ( data_register_12 ) != 7'b101111x ) || ( ( data_register_12 ) != 7'h1 ) || ( data_register_12 ) != 5'h3 ) ) |-> chip_9 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_11 ) \n   6'bxx111x : begin\n     cfg_13 = reg_12;\n   end\n   default : begin \n     cfg_10 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_11 ) == ( 6'bxx111x ) |-> cfg_13 == reg_12 ;endproperty \nproperty name; ( status_buffer_11 ) != 6'bxx111x ) ) |-> cfg_10 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_1 ) \n   cfg_8 : begin\n     tx_14 = rst_3;\n   end\n   7'b0x0101x : begin\n     err_4 = chip_18;\n   end\n   default : begin \n     chip_5 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( address_status_1 ) == ( cfg_8 ) |-> tx_14 == rst_3 ;endproperty \nproperty name: ( address_status_1 ) == ( 7'b0x0101x ) |-> err_4 == chip_18 ;endproperty \nproperty name; ( ( address_status_1 ) != cfg_8 ) || ( address_status_1 ) != 7'b0x0101x ) ) |-> chip_5 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_16 ) \n   7'h6d : begin\n     sig_11 = clk_12;\n   end\n   7'bxx0xx0x : begin\n     sig_20 = auth_15;\n   end\n   7'b10x1000 : begin\n     rx_17 = hw_20;\n   end\n   7'b01xxx01 : begin\n     rx_16 = cfg_3;\n   end\n   7'b1011110 : begin\n     sig_10 = core_8;\n   end\n   default : begin \n     fsm_12 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_16 ) == ( 7'h6d ) |-> sig_11 == clk_12 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 7'bxx0xx0x ) |-> sig_20 == auth_15 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 7'b10x1000 ) |-> rx_17 == hw_20 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 7'b01xxx01 ) |-> rx_16 == cfg_3 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 7'b1011110 ) |-> sig_10 == core_8 ;endproperty \nproperty name; ( ( input_buffer_status_16 ) != 7'h6d ) || ( ( input_buffer_status_16 ) != 7'bxx0xx0x ) || ( ( input_buffer_status_16 ) != 7'b10x1000 ) || ( ( input_buffer_status_16 ) != 7'b01xxx01 ) || ( input_buffer_status_16 ) != 7'b1011110 ) ) |-> fsm_12 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_12 ) \n   7'bxx0x111 : begin\n     cfg_8 = reg_8;\n   end\n   default : begin \n     auth_4 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_12 ) == ( 7'bxx0x111 ) |-> cfg_8 == reg_8 ;endproperty \nproperty name; ( write_complete_12 ) != 7'bxx0x111 ) ) |-> auth_4 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_4 ) \n   7'bx11xxx1 : begin\n     sig_6 = chip_1;\n   end\n   7'b10100x1 : begin\n     tx_13 = reg_12;\n   end\n   default : begin \n     cfg_10 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_4 ) == ( 7'bx11xxx1 ) |-> sig_6 == chip_1 ;endproperty \nproperty name: ( transfer_complete_4 ) == ( 7'b10100x1 ) |-> tx_13 == reg_12 ;endproperty \nproperty name; ( ( transfer_complete_4 ) != 7'bx11xxx1 ) || ( transfer_complete_4 ) != 7'b10100x1 ) ) |-> cfg_10 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   5'bx0111 : begin\n     tx_16 = chip_6;\n   end\n   7'b1000100 : begin\n     reg_4 = rx_8;\n   end\n   default : begin \n     cfg_17 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 5'bx0111 ) |-> tx_16 == chip_6 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'b1000100 ) |-> reg_4 == rx_8 ;endproperty \nproperty name; ( ( control_output_5 ) != 5'bx0111 ) || ( control_output_5 ) != 7'b1000100 ) ) |-> cfg_17 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_19 ) \n   6'b010001 : begin\n     hw_2 = reg_20;\n   end\n   7'b0111x0x : begin\n     chip_4 = tx_10;\n   end\n   7'b00x0001 : begin\n     core_6 = core_3;\n   end\n   6'b0x010x : begin\n     reg_13 = tx_7;\n   end\n   err_5 : begin\n     sig_1 = hw_11;\n   end\n   default : begin \n     rx_7 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_19 ) == ( 6'b010001 ) |-> hw_2 == reg_20 ;endproperty \nproperty name: ( instruction_buffer_19 ) == ( 7'b0111x0x ) |-> chip_4 == tx_10 ;endproperty \nproperty name: ( instruction_buffer_19 ) == ( 7'b00x0001 ) |-> core_6 == core_3 ;endproperty \nproperty name: ( instruction_buffer_19 ) == ( 6'b0x010x ) |-> reg_13 == tx_7 ;endproperty \nproperty name: ( instruction_buffer_19 ) == ( err_5 ) |-> sig_1 == hw_11 ;endproperty \nproperty name; ( ( instruction_buffer_19 ) != 6'b010001 ) || ( ( instruction_buffer_19 ) != 7'b0111x0x ) || ( ( instruction_buffer_19 ) != 7'b00x0001 ) || ( ( instruction_buffer_19 ) != 6'b0x010x ) || ( instruction_buffer_19 ) != err_5 ) ) |-> rx_7 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_5 ) \n   5'b11111 : begin\n     hw_15 = reg_17;\n   end\n   7'b001xxx1 : begin\n     reg_11 = rst_13;\n   end\n   5'b1xx11 : begin\n     auth_12 = clk_9;\n   end\n   4'b00xx : begin\n     reg_17 = hw_20;\n   end\n   default : begin \n     reg_18 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_5 ) == ( 5'b11111 ) |-> hw_15 == reg_17 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 7'b001xxx1 ) |-> reg_11 == rst_13 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 5'b1xx11 ) |-> auth_12 == clk_9 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 4'b00xx ) |-> reg_17 == hw_20 ;endproperty \nproperty name; ( ( input_buffer_5 ) != 5'b11111 ) || ( ( input_buffer_5 ) != 7'b001xxx1 ) || ( ( input_buffer_5 ) != 5'b1xx11 ) || ( input_buffer_5 ) != 4'b00xx ) ) |-> reg_18 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_19 ) \n   7'b10x01xx : begin\n     clk_11 = rst_3;\n   end\n   3'b010 : begin\n     core_11 = reg_20;\n   end\n   6'b0xx1x1 : begin\n     chip_17 = err_17;\n   end\n   7'b1101xxx : begin\n     cfg_12 = chip_7;\n   end\n   default : begin \n     core_17 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_19 ) == ( 7'b10x01xx ) |-> clk_11 == rst_3 ;endproperty \nproperty name: ( start_bit_19 ) == ( 3'b010 ) |-> core_11 == reg_20 ;endproperty \nproperty name: ( start_bit_19 ) == ( 6'b0xx1x1 ) |-> chip_17 == err_17 ;endproperty \nproperty name: ( start_bit_19 ) == ( 7'b1101xxx ) |-> cfg_12 == chip_7 ;endproperty \nproperty name; ( ( start_bit_19 ) != 7'b10x01xx ) || ( ( start_bit_19 ) != 3'b010 ) || ( ( start_bit_19 ) != 6'b0xx1x1 ) || ( start_bit_19 ) != 7'b1101xxx ) ) |-> core_17 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_6 ) \n   6'b1xx11x : begin\n     tx_17 = auth_10;\n   end\n   default : begin \n     tx_20 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_6 ) == ( 6'b1xx11x ) |-> tx_17 == auth_10 ;endproperty \nproperty name; ( control_status_buffer_6 ) != 6'b1xx11x ) ) |-> tx_20 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_1 ) \n   7'b00x0000 : begin\n     reg_8 = sig_13;\n   end\n   7'b1100010 : begin\n     clk_14 = tx_3;\n   end\n   7'h74 : begin\n     tx_16 = chip_5;\n   end\n   7'b1x11x1x : begin\n     sig_17 = chip_8;\n   end\n   7'b1100011 : begin\n     rst_15 = auth_18;\n   end\n   default : begin \n     cfg_3 = hw_15;\n   end\nendcase",
        "Assertion": "property name: ( instruction_1 ) == ( 7'b00x0000 ) |-> reg_8 == sig_13 ;endproperty \nproperty name: ( instruction_1 ) == ( 7'b1100010 ) |-> clk_14 == tx_3 ;endproperty \nproperty name: ( instruction_1 ) == ( 7'h74 ) |-> tx_16 == chip_5 ;endproperty \nproperty name: ( instruction_1 ) == ( 7'b1x11x1x ) |-> sig_17 == chip_8 ;endproperty \nproperty name: ( instruction_1 ) == ( 7'b1100011 ) |-> rst_15 == auth_18 ;endproperty \nproperty name; ( ( instruction_1 ) != 7'b00x0000 ) || ( ( instruction_1 ) != 7'b1100010 ) || ( ( instruction_1 ) != 7'h74 ) || ( ( instruction_1 ) != 7'b1x11x1x ) || ( instruction_1 ) != 7'b1100011 ) ) |-> cfg_3 == hw_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   7'b11xxx01 : begin\n     auth_20 = fsm_4;\n   end\n   cfg_9 : begin\n     tx_11 = fsm_12;\n   end\n   6'b011010 : begin\n     fsm_10 = clk_1;\n   end\n   7'b10xx0x0 : begin\n     cfg_2 = auth_17;\n   end\n   default : begin \n     tx_19 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_19 ) == ( 7'b11xxx01 ) |-> auth_20 == fsm_4 ;endproperty \nproperty name: ( control_buffer_19 ) == ( cfg_9 ) |-> tx_11 == fsm_12 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 6'b011010 ) |-> fsm_10 == clk_1 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 7'b10xx0x0 ) |-> cfg_2 == auth_17 ;endproperty \nproperty name; ( ( control_buffer_19 ) != 7'b11xxx01 ) || ( ( control_buffer_19 ) != cfg_9 ) || ( ( control_buffer_19 ) != 6'b011010 ) || ( control_buffer_19 ) != 7'b10xx0x0 ) ) |-> tx_19 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_14 ) \n   6'bxx1x01 : begin\n     cfg_8 = err_12;\n   end\n   default : begin \n     reg_5 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_14 ) == ( 6'bxx1x01 ) |-> cfg_8 == err_12 ;endproperty \nproperty name; ( data_status_14 ) != 6'bxx1x01 ) ) |-> reg_5 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_11 ) \n   7'h78 : begin\n     sig_19 = reg_14;\n   end\n   sig_10 : begin\n     data_4 = sig_7;\n   end\n   default : begin \n     rx_19 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_11 ) == ( 7'h78 ) |-> sig_19 == reg_14 ;endproperty \nproperty name: ( status_register_status_11 ) == ( sig_10 ) |-> data_4 == sig_7 ;endproperty \nproperty name; ( ( status_register_status_11 ) != 7'h78 ) || ( status_register_status_11 ) != sig_10 ) ) |-> rx_19 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   7'bx001111 : begin\n     fsm_9 = auth_7;\n   end\n   6'b0x0x00 : begin\n     hw_18 = clk_2;\n   end\n   6'b01x100 : begin\n     err_20 = chip_15;\n   end\n   7'b00xxx0x : begin\n     hw_1 = core_16;\n   end\n   7'hxx : begin\n     reg_19 = tx_8;\n   end\n   default : begin \n     hw_2 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_14 ) == ( 7'bx001111 ) |-> fsm_9 == auth_7 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 6'b0x0x00 ) |-> hw_18 == clk_2 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 6'b01x100 ) |-> err_20 == chip_15 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 7'b00xxx0x ) |-> hw_1 == core_16 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 7'hxx ) |-> reg_19 == tx_8 ;endproperty \nproperty name; ( ( data_buffer_14 ) != 7'bx001111 ) || ( ( data_buffer_14 ) != 6'b0x0x00 ) || ( ( data_buffer_14 ) != 6'b01x100 ) || ( ( data_buffer_14 ) != 7'b00xxx0x ) || ( data_buffer_14 ) != 7'hxx ) ) |-> hw_2 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_19 ) \n   7'b1x1xxxx : begin\n     err_18 = fsm_8;\n   end\n   5'b0x1x1 : begin\n     sig_13 = auth_6;\n   end\n   default : begin \n     err_4 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_19 ) == ( 7'b1x1xxxx ) |-> err_18 == fsm_8 ;endproperty \nproperty name: ( flag_control_19 ) == ( 5'b0x1x1 ) |-> sig_13 == auth_6 ;endproperty \nproperty name; ( ( flag_control_19 ) != 7'b1x1xxxx ) || ( flag_control_19 ) != 5'b0x1x1 ) ) |-> err_4 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_5 ) \n   6'b1x1100 : begin\n     clk_2 = cfg_2;\n   end\n   6'b01xxxx : begin\n     hw_19 = sig_17;\n   end\n   default : begin \n     tx_9 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( enable_5 ) == ( 6'b1x1100 ) |-> clk_2 == cfg_2 ;endproperty \nproperty name: ( enable_5 ) == ( 6'b01xxxx ) |-> hw_19 == sig_17 ;endproperty \nproperty name; ( ( enable_5 ) != 6'b1x1100 ) || ( enable_5 ) != 6'b01xxxx ) ) |-> tx_9 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_13 ) \n   7'b1110x0x : begin\n     hw_19 = err_19;\n   end\n   6'b00100x : begin\n     rx_6 = reg_18;\n   end\n   6'b101001 : begin\n     sig_20 = core_10;\n   end\n   5'b0xx10 : begin\n     hw_18 = cfg_7;\n   end\n   6'bx1011x : begin\n     core_20 = clk_5;\n   end\n   default : begin \n     auth_13 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( output_register_13 ) == ( 7'b1110x0x ) |-> hw_19 == err_19 ;endproperty \nproperty name: ( output_register_13 ) == ( 6'b00100x ) |-> rx_6 == reg_18 ;endproperty \nproperty name: ( output_register_13 ) == ( 6'b101001 ) |-> sig_20 == core_10 ;endproperty \nproperty name: ( output_register_13 ) == ( 5'b0xx10 ) |-> hw_18 == cfg_7 ;endproperty \nproperty name: ( output_register_13 ) == ( 6'bx1011x ) |-> core_20 == clk_5 ;endproperty \nproperty name; ( ( output_register_13 ) != 7'b1110x0x ) || ( ( output_register_13 ) != 6'b00100x ) || ( ( output_register_13 ) != 6'b101001 ) || ( ( output_register_13 ) != 5'b0xx10 ) || ( output_register_13 ) != 6'bx1011x ) ) |-> auth_13 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_17 ) \n   6'b100110 : begin\n     core_20 = reg_13;\n   end\n   default : begin \n     hw_11 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( command_word_17 ) == ( 6'b100110 ) |-> core_20 == reg_13 ;endproperty \nproperty name; ( command_word_17 ) != 6'b100110 ) ) |-> hw_11 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_18 ) \n   5'b10x00 : begin\n     clk_6 = core_8;\n   end\n   default : begin \n     tx_4 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( enable_18 ) == ( 5'b10x00 ) |-> clk_6 == core_8 ;endproperty \nproperty name; ( enable_18 ) != 5'b10x00 ) ) |-> tx_4 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_2 ) \n   7'h3c : begin\n     fsm_2 = chip_14;\n   end\n   data_13 : begin\n     clk_11 = chip_12;\n   end\n   7'bxx0xxx0 : begin\n     core_12 = reg_13;\n   end\n   default : begin \n     sig_15 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_2 ) == ( 7'h3c ) |-> fsm_2 == chip_14 ;endproperty \nproperty name: ( read_enable_2 ) == ( data_13 ) |-> clk_11 == chip_12 ;endproperty \nproperty name: ( read_enable_2 ) == ( 7'bxx0xxx0 ) |-> core_12 == reg_13 ;endproperty \nproperty name; ( ( read_enable_2 ) != 7'h3c ) || ( ( read_enable_2 ) != data_13 ) || ( read_enable_2 ) != 7'bxx0xxx0 ) ) |-> sig_15 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   6'b110000 : begin\n     rst_4 = sig_10;\n   end\n   7'b1x1001x : begin\n     core_19 = rx_19;\n   end\n   4'b0xx1 : begin\n     rx_10 = reg_5;\n   end\n   7'b0101001 : begin\n     fsm_3 = fsm_10;\n   end\n   6'bxxx111 : begin\n     rx_12 = fsm_8;\n   end\n   default : begin \n     reg_12 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_9 ) == ( 6'b110000 ) |-> rst_4 == sig_10 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 7'b1x1001x ) |-> core_19 == rx_19 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 4'b0xx1 ) |-> rx_10 == reg_5 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 7'b0101001 ) |-> fsm_3 == fsm_10 ;endproperty \nproperty name: ( flag_control_status_9 ) == ( 6'bxxx111 ) |-> rx_12 == fsm_8 ;endproperty \nproperty name; ( ( flag_control_status_9 ) != 6'b110000 ) || ( ( flag_control_status_9 ) != 7'b1x1001x ) || ( ( flag_control_status_9 ) != 4'b0xx1 ) || ( ( flag_control_status_9 ) != 7'b0101001 ) || ( flag_control_status_9 ) != 6'bxxx111 ) ) |-> reg_12 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_19 ) \n   7'bx011110 : begin\n     sig_13 = rst_10;\n   end\n   5'b00x1x : begin\n     sig_15 = rst_5;\n   end\n   7'b1x0x001 : begin\n     rst_16 = chip_12;\n   end\n   default : begin \n     cfg_3 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( result_register_19 ) == ( 7'bx011110 ) |-> sig_13 == rst_10 ;endproperty \nproperty name: ( result_register_19 ) == ( 5'b00x1x ) |-> sig_15 == rst_5 ;endproperty \nproperty name: ( result_register_19 ) == ( 7'b1x0x001 ) |-> rst_16 == chip_12 ;endproperty \nproperty name; ( ( result_register_19 ) != 7'bx011110 ) || ( ( result_register_19 ) != 5'b00x1x ) || ( result_register_19 ) != 7'b1x0x001 ) ) |-> cfg_3 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_6 ) \n   7'bx0x0xxx : begin\n     err_4 = rst_12;\n   end\n   7'h21 : begin\n     rx_14 = tx_7;\n   end\n   7'h35 : begin\n     reg_11 = data_4;\n   end\n   cfg_14 : begin\n     hw_1 = data_10;\n   end\n   6'b011001 : begin\n     chip_15 = hw_11;\n   end\n   default : begin \n     reg_19 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_6 ) == ( 7'bx0x0xxx ) |-> err_4 == rst_12 ;endproperty \nproperty name: ( output_buffer_status_6 ) == ( 7'h21 ) |-> rx_14 == tx_7 ;endproperty \nproperty name: ( output_buffer_status_6 ) == ( 7'h35 ) |-> reg_11 == data_4 ;endproperty \nproperty name: ( output_buffer_status_6 ) == ( cfg_14 ) |-> hw_1 == data_10 ;endproperty \nproperty name: ( output_buffer_status_6 ) == ( 6'b011001 ) |-> chip_15 == hw_11 ;endproperty \nproperty name; ( ( output_buffer_status_6 ) != 7'bx0x0xxx ) || ( ( output_buffer_status_6 ) != 7'h21 ) || ( ( output_buffer_status_6 ) != 7'h35 ) || ( ( output_buffer_status_6 ) != cfg_14 ) || ( output_buffer_status_6 ) != 6'b011001 ) ) |-> reg_19 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   7'b00001x1 : begin\n     reg_19 = sig_7;\n   end\n   6'b11x001 : begin\n     auth_9 = rx_9;\n   end\n   7'bx1x1x11 : begin\n     reg_20 = clk_5;\n   end\n   7'b0x101x0 : begin\n     tx_12 = chip_9;\n   end\n   default : begin \n     clk_6 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_17 ) == ( 7'b00001x1 ) |-> reg_19 == sig_7 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 6'b11x001 ) |-> auth_9 == rx_9 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'bx1x1x11 ) |-> reg_20 == clk_5 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'b0x101x0 ) |-> tx_12 == chip_9 ;endproperty \nproperty name; ( ( control_flag_register_17 ) != 7'b00001x1 ) || ( ( control_flag_register_17 ) != 6'b11x001 ) || ( ( control_flag_register_17 ) != 7'bx1x1x11 ) || ( control_flag_register_17 ) != 7'b0x101x0 ) ) |-> clk_6 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_11 ) \n   7'b1011100 : begin\n     sig_18 = cfg_1;\n   end\n   default : begin \n     data_1 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_11 ) == ( 7'b1011100 ) |-> sig_18 == cfg_1 ;endproperty \nproperty name; ( control_buffer_11 ) != 7'b1011100 ) ) |-> data_1 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_7 ) \n   7'bx11xxxx : begin\n     cfg_16 = rst_4;\n   end\n   5'bx0xxx : begin\n     hw_3 = rx_18;\n   end\n   7'b01100x1 : begin\n     auth_19 = clk_4;\n   end\n   7'hx : begin\n     tx_11 = auth_20;\n   end\n   sig_3 : begin\n     hw_17 = rst_5;\n   end\n   default : begin \n     sig_13 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_7 ) == ( 7'bx11xxxx ) |-> cfg_16 == rst_4 ;endproperty \nproperty name: ( error_flag_7 ) == ( 5'bx0xxx ) |-> hw_3 == rx_18 ;endproperty \nproperty name: ( error_flag_7 ) == ( 7'b01100x1 ) |-> auth_19 == clk_4 ;endproperty \nproperty name: ( error_flag_7 ) == ( 7'hx ) |-> tx_11 == auth_20 ;endproperty \nproperty name: ( error_flag_7 ) == ( sig_3 ) |-> hw_17 == rst_5 ;endproperty \nproperty name; ( ( error_flag_7 ) != 7'bx11xxxx ) || ( ( error_flag_7 ) != 5'bx0xxx ) || ( ( error_flag_7 ) != 7'b01100x1 ) || ( ( error_flag_7 ) != 7'hx ) || ( error_flag_7 ) != sig_3 ) ) |-> sig_13 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_4 ) \n   7'b0x01001 : begin\n     core_8 = clk_15;\n   end\n   default : begin \n     reg_16 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( address_register_4 ) == ( 7'b0x01001 ) |-> core_8 == clk_15 ;endproperty \nproperty name; ( address_register_4 ) != 7'b0x01001 ) ) |-> reg_16 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_16 ) \n   6'b1x0xxx : begin\n     cfg_2 = err_5;\n   end\n   6'b1x10x0 : begin\n     core_16 = hw_4;\n   end\n   6'b011001 : begin\n     sig_10 = clk_18;\n   end\n   default : begin \n     err_3 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_16 ) == ( 6'b1x0xxx ) |-> cfg_2 == err_5 ;endproperty \nproperty name: ( input_ready_16 ) == ( 6'b1x10x0 ) |-> core_16 == hw_4 ;endproperty \nproperty name: ( input_ready_16 ) == ( 6'b011001 ) |-> sig_10 == clk_18 ;endproperty \nproperty name; ( ( input_ready_16 ) != 6'b1x0xxx ) || ( ( input_ready_16 ) != 6'b1x10x0 ) || ( input_ready_16 ) != 6'b011001 ) ) |-> err_3 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_20 ) \n   7'bx101x00 : begin\n     rx_12 = clk_4;\n   end\n   5'h1f : begin\n     tx_15 = tx_16;\n   end\n   5'b0110x : begin\n     data_18 = cfg_3;\n   end\n   7'b0xx0xx1 : begin\n     auth_17 = rst_20;\n   end\n   6'bx0xxxx : begin\n     data_13 = hw_4;\n   end\n   default : begin \n     hw_15 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_20 ) == ( 7'bx101x00 ) |-> rx_12 == clk_4 ;endproperty \nproperty name: ( control_register_status_20 ) == ( 5'h1f ) |-> tx_15 == tx_16 ;endproperty \nproperty name: ( control_register_status_20 ) == ( 5'b0110x ) |-> data_18 == cfg_3 ;endproperty \nproperty name: ( control_register_status_20 ) == ( 7'b0xx0xx1 ) |-> auth_17 == rst_20 ;endproperty \nproperty name: ( control_register_status_20 ) == ( 6'bx0xxxx ) |-> data_13 == hw_4 ;endproperty \nproperty name; ( ( control_register_status_20 ) != 7'bx101x00 ) || ( ( control_register_status_20 ) != 5'h1f ) || ( ( control_register_status_20 ) != 5'b0110x ) || ( ( control_register_status_20 ) != 7'b0xx0xx1 ) || ( control_register_status_20 ) != 6'bx0xxxx ) ) |-> hw_15 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_4 ) \n   7'bx1x01x0 : begin\n     sig_20 = chip_18;\n   end\n   default : begin \n     tx_18 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_4 ) == ( 7'bx1x01x0 ) |-> sig_20 == chip_18 ;endproperty \nproperty name; ( instruction_register_4 ) != 7'bx1x01x0 ) ) |-> tx_18 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_4 ) \n   4'b01xx : begin\n     rx_4 = auth_3;\n   end\n   5'bx0110 : begin\n     tx_9 = err_2;\n   end\n   7'b0011x11 : begin\n     data_19 = core_8;\n   end\n   7'b0000000 : begin\n     sig_7 = data_2;\n   end\n   7'b1001x10 : begin\n     sig_11 = chip_11;\n   end\n   default : begin \n     fsm_3 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_4 ) == ( 4'b01xx ) |-> rx_4 == auth_3 ;endproperty \nproperty name: ( flag_register_4 ) == ( 5'bx0110 ) |-> tx_9 == err_2 ;endproperty \nproperty name: ( flag_register_4 ) == ( 7'b0011x11 ) |-> data_19 == core_8 ;endproperty \nproperty name: ( flag_register_4 ) == ( 7'b0000000 ) |-> sig_7 == data_2 ;endproperty \nproperty name: ( flag_register_4 ) == ( 7'b1001x10 ) |-> sig_11 == chip_11 ;endproperty \nproperty name; ( ( flag_register_4 ) != 4'b01xx ) || ( ( flag_register_4 ) != 5'bx0110 ) || ( ( flag_register_4 ) != 7'b0011x11 ) || ( ( flag_register_4 ) != 7'b0000000 ) || ( flag_register_4 ) != 7'b1001x10 ) ) |-> fsm_3 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_4 ) \n   7'bx1xxxx0 : begin\n     data_18 = data_11;\n   end\n   default : begin \n     fsm_7 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( result_register_4 ) == ( 7'bx1xxxx0 ) |-> data_18 == data_11 ;endproperty \nproperty name; ( result_register_4 ) != 7'bx1xxxx0 ) ) |-> fsm_7 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_13 ) \n   6'b001110 : begin\n     cfg_15 = tx_13;\n   end\n   default : begin \n     auth_7 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_13 ) == ( 6'b001110 ) |-> cfg_15 == tx_13 ;endproperty \nproperty name; ( control_register_status_status_13 ) != 6'b001110 ) ) |-> auth_7 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_17 ) \n   7'h72 : begin\n     tx_19 = hw_19;\n   end\n   default : begin \n     data_1 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( command_word_17 ) == ( 7'h72 ) |-> tx_19 == hw_19 ;endproperty \nproperty name; ( command_word_17 ) != 7'h72 ) ) |-> data_1 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_9 ) \n   7'b10xx101 : begin\n     core_8 = chip_17;\n   end\n   5'b00100 : begin\n     fsm_7 = fsm_3;\n   end\n   7'b010000x : begin\n     data_7 = err_9;\n   end\n   6'bx001xx : begin\n     hw_16 = tx_10;\n   end\n   6'b10xxxx : begin\n     reg_9 = fsm_20;\n   end\n   default : begin \n     auth_5 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_9 ) == ( 7'b10xx101 ) |-> core_8 == chip_17 ;endproperty \nproperty name: ( data_control_status_9 ) == ( 5'b00100 ) |-> fsm_7 == fsm_3 ;endproperty \nproperty name: ( data_control_status_9 ) == ( 7'b010000x ) |-> data_7 == err_9 ;endproperty \nproperty name: ( data_control_status_9 ) == ( 6'bx001xx ) |-> hw_16 == tx_10 ;endproperty \nproperty name: ( data_control_status_9 ) == ( 6'b10xxxx ) |-> reg_9 == fsm_20 ;endproperty \nproperty name; ( ( data_control_status_9 ) != 7'b10xx101 ) || ( ( data_control_status_9 ) != 5'b00100 ) || ( ( data_control_status_9 ) != 7'b010000x ) || ( ( data_control_status_9 ) != 6'bx001xx ) || ( data_control_status_9 ) != 6'b10xxxx ) ) |-> auth_5 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_20 ) \n   7'bx0010x0 : begin\n     reg_6 = fsm_4;\n   end\n   3'b100 : begin\n     rx_7 = data_13;\n   end\n   3'b001 : begin\n     auth_3 = cfg_14;\n   end\n   default : begin \n     data_19 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_20 ) == ( 7'bx0010x0 ) |-> reg_6 == fsm_4 ;endproperty \nproperty name: ( read_enable_20 ) == ( 3'b100 ) |-> rx_7 == data_13 ;endproperty \nproperty name: ( read_enable_20 ) == ( 3'b001 ) |-> auth_3 == cfg_14 ;endproperty \nproperty name; ( ( read_enable_20 ) != 7'bx0010x0 ) || ( ( read_enable_20 ) != 3'b100 ) || ( read_enable_20 ) != 3'b001 ) ) |-> data_19 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   5'b00x00 : begin\n     tx_6 = tx_18;\n   end\n   5'b01010 : begin\n     rst_13 = core_12;\n   end\n   default : begin \n     reg_9 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_4 ) == ( 5'b00x00 ) |-> tx_6 == tx_18 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 5'b01010 ) |-> rst_13 == core_12 ;endproperty \nproperty name; ( ( status_output_buffer_4 ) != 5'b00x00 ) || ( status_output_buffer_4 ) != 5'b01010 ) ) |-> reg_9 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   4'h1 : begin\n     fsm_11 = auth_1;\n   end\n   7'b10xxx11 : begin\n     hw_3 = fsm_6;\n   end\n   7'bx110111 : begin\n     auth_7 = chip_7;\n   end\n   7'b01xx01x : begin\n     fsm_15 = data_19;\n   end\n   default : begin \n     data_6 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_9 ) == ( 4'h1 ) |-> fsm_11 == auth_1 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 7'b10xxx11 ) |-> hw_3 == fsm_6 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 7'bx110111 ) |-> auth_7 == chip_7 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 7'b01xx01x ) |-> fsm_15 == data_19 ;endproperty \nproperty name; ( ( control_input_status_9 ) != 4'h1 ) || ( ( control_input_status_9 ) != 7'b10xxx11 ) || ( ( control_input_status_9 ) != 7'bx110111 ) || ( control_input_status_9 ) != 7'b01xx01x ) ) |-> data_6 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_18 ) \n   6'h5 : begin\n     err_15 = rx_16;\n   end\n   7'b00x0010 : begin\n     reg_5 = err_11;\n   end\n   3'b11x : begin\n     reg_4 = data_7;\n   end\n   6'bxxx0xx : begin\n     rst_16 = chip_9;\n   end\n   default : begin \n     rx_20 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_18 ) == ( 6'h5 ) |-> err_15 == rx_16 ;endproperty \nproperty name: ( read_enable_18 ) == ( 7'b00x0010 ) |-> reg_5 == err_11 ;endproperty \nproperty name: ( read_enable_18 ) == ( 3'b11x ) |-> reg_4 == data_7 ;endproperty \nproperty name: ( read_enable_18 ) == ( 6'bxxx0xx ) |-> rst_16 == chip_9 ;endproperty \nproperty name; ( ( read_enable_18 ) != 6'h5 ) || ( ( read_enable_18 ) != 7'b00x0010 ) || ( ( read_enable_18 ) != 3'b11x ) || ( read_enable_18 ) != 6'bxxx0xx ) ) |-> rx_20 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_6 ) \n   7'b01xx0x1 : begin\n     cfg_13 = hw_2;\n   end\n   5'bxxx1x : begin\n     clk_14 = hw_5;\n   end\n   default : begin \n     data_4 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_6 ) == ( 7'b01xx0x1 ) |-> cfg_13 == hw_2 ;endproperty \nproperty name: ( control_input_status_6 ) == ( 5'bxxx1x ) |-> clk_14 == hw_5 ;endproperty \nproperty name; ( ( control_input_status_6 ) != 7'b01xx0x1 ) || ( control_input_status_6 ) != 5'bxxx1x ) ) |-> data_4 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_11 ) \n   7'bxxxx100 : begin\n     reg_14 = sig_13;\n   end\n   7'b1x11111 : begin\n     auth_14 = auth_19;\n   end\n   7'b1101110 : begin\n     sig_19 = rst_13;\n   end\n   default : begin \n     err_17 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_11 ) == ( 7'bxxxx100 ) |-> reg_14 == sig_13 ;endproperty \nproperty name: ( interrupt_control_status_11 ) == ( 7'b1x11111 ) |-> auth_14 == auth_19 ;endproperty \nproperty name: ( interrupt_control_status_11 ) == ( 7'b1101110 ) |-> sig_19 == rst_13 ;endproperty \nproperty name; ( ( interrupt_control_status_11 ) != 7'bxxxx100 ) || ( ( interrupt_control_status_11 ) != 7'b1x11111 ) || ( interrupt_control_status_11 ) != 7'b1101110 ) ) |-> err_17 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_4 ) \n   7'bx0xxx1x : begin\n     sig_15 = clk_5;\n   end\n   rx_17 : begin\n     cfg_11 = data_17;\n   end\n   6'b011111 : begin\n     chip_18 = err_11;\n   end\n   7'b1x11111 : begin\n     core_9 = sig_10;\n   end\n   default : begin \n     tx_16 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_4 ) == ( 7'bx0xxx1x ) |-> sig_15 == clk_5 ;endproperty \nproperty name: ( instruction_4 ) == ( rx_17 ) |-> cfg_11 == data_17 ;endproperty \nproperty name: ( instruction_4 ) == ( 6'b011111 ) |-> chip_18 == err_11 ;endproperty \nproperty name: ( instruction_4 ) == ( 7'b1x11111 ) |-> core_9 == sig_10 ;endproperty \nproperty name; ( ( instruction_4 ) != 7'bx0xxx1x ) || ( ( instruction_4 ) != rx_17 ) || ( ( instruction_4 ) != 6'b011111 ) || ( instruction_4 ) != 7'b1x11111 ) ) |-> tx_16 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_10 ) \n   4'b00xx : begin\n     tx_6 = data_8;\n   end\n   7'bxx10x10 : begin\n     fsm_16 = err_12;\n   end\n   7'h31 : begin\n     clk_4 = hw_12;\n   end\n   default : begin \n     core_14 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_10 ) == ( 4'b00xx ) |-> tx_6 == data_8 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'bxx10x10 ) |-> fsm_16 == err_12 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'h31 ) |-> clk_4 == hw_12 ;endproperty \nproperty name; ( ( error_flag_10 ) != 4'b00xx ) || ( ( error_flag_10 ) != 7'bxx10x10 ) || ( error_flag_10 ) != 7'h31 ) ) |-> core_14 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_6 ) \n   6'bxxx101 : begin\n     auth_10 = fsm_4;\n   end\n   core_16 : begin\n     hw_17 = tx_8;\n   end\n   7'bx001xxx : begin\n     rx_12 = clk_3;\n   end\n   5'h13 : begin\n     hw_14 = rst_4;\n   end\n   default : begin \n     clk_16 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_6 ) == ( 6'bxxx101 ) |-> auth_10 == fsm_4 ;endproperty \nproperty name: ( valid_input_6 ) == ( core_16 ) |-> hw_17 == tx_8 ;endproperty \nproperty name: ( valid_input_6 ) == ( 7'bx001xxx ) |-> rx_12 == clk_3 ;endproperty \nproperty name: ( valid_input_6 ) == ( 5'h13 ) |-> hw_14 == rst_4 ;endproperty \nproperty name; ( ( valid_input_6 ) != 6'bxxx101 ) || ( ( valid_input_6 ) != core_16 ) || ( ( valid_input_6 ) != 7'bx001xxx ) || ( valid_input_6 ) != 5'h13 ) ) |-> clk_16 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_11 ) \n   7'b0x1011x : begin\n     tx_9 = sig_16;\n   end\n   6'bx01xxx : begin\n     err_6 = auth_3;\n   end\n   default : begin \n     err_11 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( control_status_11 ) == ( 7'b0x1011x ) |-> tx_9 == sig_16 ;endproperty \nproperty name: ( control_status_11 ) == ( 6'bx01xxx ) |-> err_6 == auth_3 ;endproperty \nproperty name; ( ( control_status_11 ) != 7'b0x1011x ) || ( control_status_11 ) != 6'bx01xxx ) ) |-> err_11 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_18 ) \n   5'b0110x : begin\n     rst_8 = reg_1;\n   end\n   6'h2d : begin\n     clk_16 = sig_9;\n   end\n   6'bx0xxx0 : begin\n     fsm_20 = core_16;\n   end\n   7'b1010010 : begin\n     core_7 = cfg_12;\n   end\n   default : begin \n     cfg_10 = rst_15;\n   end\nendcase",
        "Assertion": "property name: ( enable_18 ) == ( 5'b0110x ) |-> rst_8 == reg_1 ;endproperty \nproperty name: ( enable_18 ) == ( 6'h2d ) |-> clk_16 == sig_9 ;endproperty \nproperty name: ( enable_18 ) == ( 6'bx0xxx0 ) |-> fsm_20 == core_16 ;endproperty \nproperty name: ( enable_18 ) == ( 7'b1010010 ) |-> core_7 == cfg_12 ;endproperty \nproperty name; ( ( enable_18 ) != 5'b0110x ) || ( ( enable_18 ) != 6'h2d ) || ( ( enable_18 ) != 6'bx0xxx0 ) || ( enable_18 ) != 7'b1010010 ) ) |-> cfg_10 == rst_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_6 ) \n   7'b01x1xxx : begin\n     rx_4 = tx_14;\n   end\n   7'h26 : begin\n     rst_17 = err_17;\n   end\n   6'h20 : begin\n     err_7 = rst_17;\n   end\n   7'h63 : begin\n     chip_5 = data_19;\n   end\n   default : begin \n     clk_8 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_6 ) == ( 7'b01x1xxx ) |-> rx_4 == tx_14 ;endproperty \nproperty name: ( input_buffer_6 ) == ( 7'h26 ) |-> rst_17 == err_17 ;endproperty \nproperty name: ( input_buffer_6 ) == ( 6'h20 ) |-> err_7 == rst_17 ;endproperty \nproperty name: ( input_buffer_6 ) == ( 7'h63 ) |-> chip_5 == data_19 ;endproperty \nproperty name; ( ( input_buffer_6 ) != 7'b01x1xxx ) || ( ( input_buffer_6 ) != 7'h26 ) || ( ( input_buffer_6 ) != 6'h20 ) || ( input_buffer_6 ) != 7'h63 ) ) |-> clk_8 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_8 ) \n   7'b10x1x00 : begin\n     auth_1 = rx_11;\n   end\n   4'h0 : begin\n     reg_16 = hw_13;\n   end\n   5'b1x010 : begin\n     data_9 = cfg_4;\n   end\n   7'b0xxx000 : begin\n     auth_5 = fsm_9;\n   end\n   7'b00000x0 : begin\n     err_17 = tx_8;\n   end\n   default : begin \n     fsm_4 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( address_register_8 ) == ( 7'b10x1x00 ) |-> auth_1 == rx_11 ;endproperty \nproperty name: ( address_register_8 ) == ( 4'h0 ) |-> reg_16 == hw_13 ;endproperty \nproperty name: ( address_register_8 ) == ( 5'b1x010 ) |-> data_9 == cfg_4 ;endproperty \nproperty name: ( address_register_8 ) == ( 7'b0xxx000 ) |-> auth_5 == fsm_9 ;endproperty \nproperty name: ( address_register_8 ) == ( 7'b00000x0 ) |-> err_17 == tx_8 ;endproperty \nproperty name; ( ( address_register_8 ) != 7'b10x1x00 ) || ( ( address_register_8 ) != 4'h0 ) || ( ( address_register_8 ) != 5'b1x010 ) || ( ( address_register_8 ) != 7'b0xxx000 ) || ( address_register_8 ) != 7'b00000x0 ) ) |-> fsm_4 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_6 ) \n   6'b1010xx : begin\n     cfg_15 = rx_14;\n   end\n   7'b00x001x : begin\n     auth_1 = hw_4;\n   end\n   default : begin \n     sig_9 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_6 ) == ( 6'b1010xx ) |-> cfg_15 == rx_14 ;endproperty \nproperty name: ( data_status_6 ) == ( 7'b00x001x ) |-> auth_1 == hw_4 ;endproperty \nproperty name; ( ( data_status_6 ) != 6'b1010xx ) || ( data_status_6 ) != 7'b00x001x ) ) |-> sig_9 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_9 ) \n   6'b011x0x : begin\n     hw_14 = hw_20;\n   end\n   7'bx1x1x1x : begin\n     sig_12 = rx_15;\n   end\n   default : begin \n     tx_7 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_9 ) == ( 6'b011x0x ) |-> hw_14 == hw_20 ;endproperty \nproperty name: ( instruction_buffer_9 ) == ( 7'bx1x1x1x ) |-> sig_12 == rx_15 ;endproperty \nproperty name; ( ( instruction_buffer_9 ) != 6'b011x0x ) || ( instruction_buffer_9 ) != 7'bx1x1x1x ) ) |-> tx_7 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_14 ) \n   6'b101001 : begin\n     rx_16 = clk_9;\n   end\n   default : begin \n     rst_10 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_14 ) == ( 6'b101001 ) |-> rx_16 == clk_9 ;endproperty \nproperty name; ( interrupt_request_14 ) != 6'b101001 ) ) |-> rst_10 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_3 ) \n   7'b0x0101x : begin\n     reg_10 = core_17;\n   end\n   6'h6 : begin\n     hw_17 = core_16;\n   end\n   7'hxb : begin\n     fsm_13 = reg_12;\n   end\n   6'bx10x01 : begin\n     hw_8 = rx_13;\n   end\n   default : begin \n     chip_6 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( counter_3 ) == ( 7'b0x0101x ) |-> reg_10 == core_17 ;endproperty \nproperty name: ( counter_3 ) == ( 6'h6 ) |-> hw_17 == core_16 ;endproperty \nproperty name: ( counter_3 ) == ( 7'hxb ) |-> fsm_13 == reg_12 ;endproperty \nproperty name: ( counter_3 ) == ( 6'bx10x01 ) |-> hw_8 == rx_13 ;endproperty \nproperty name; ( ( counter_3 ) != 7'b0x0101x ) || ( ( counter_3 ) != 6'h6 ) || ( ( counter_3 ) != 7'hxb ) || ( counter_3 ) != 6'bx10x01 ) ) |-> chip_6 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_12 ) \n   4'h0 : begin\n     auth_17 = rst_4;\n   end\n   default : begin \n     data_9 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( output_data_12 ) == ( 4'h0 ) |-> auth_17 == rst_4 ;endproperty \nproperty name; ( output_data_12 ) != 4'h0 ) ) |-> data_9 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_8 ) \n   rx_1 : begin\n     err_15 = tx_11;\n   end\n   6'bx1001x : begin\n     auth_16 = hw_19;\n   end\n   6'bx11000 : begin\n     hw_10 = tx_16;\n   end\n   default : begin \n     rx_3 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( end_address_8 ) == ( rx_1 ) |-> err_15 == tx_11 ;endproperty \nproperty name: ( end_address_8 ) == ( 6'bx1001x ) |-> auth_16 == hw_19 ;endproperty \nproperty name: ( end_address_8 ) == ( 6'bx11000 ) |-> hw_10 == tx_16 ;endproperty \nproperty name; ( ( end_address_8 ) != rx_1 ) || ( ( end_address_8 ) != 6'bx1001x ) || ( end_address_8 ) != 6'bx11000 ) ) |-> rx_3 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_5 ) \n   6'h1e : begin\n     data_8 = err_14;\n   end\n   6'bx00001 : begin\n     rst_10 = rst_9;\n   end\n   7'b0110x11 : begin\n     err_19 = rst_1;\n   end\n   6'b11xxxx : begin\n     rx_1 = fsm_16;\n   end\n   default : begin \n     tx_18 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( command_word_5 ) == ( 6'h1e ) |-> data_8 == err_14 ;endproperty \nproperty name: ( command_word_5 ) == ( 6'bx00001 ) |-> rst_10 == rst_9 ;endproperty \nproperty name: ( command_word_5 ) == ( 7'b0110x11 ) |-> err_19 == rst_1 ;endproperty \nproperty name: ( command_word_5 ) == ( 6'b11xxxx ) |-> rx_1 == fsm_16 ;endproperty \nproperty name; ( ( command_word_5 ) != 6'h1e ) || ( ( command_word_5 ) != 6'bx00001 ) || ( ( command_word_5 ) != 7'b0110x11 ) || ( command_word_5 ) != 6'b11xxxx ) ) |-> tx_18 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_7 ) \n   3'b1x1 : begin\n     rst_18 = hw_17;\n   end\n   default : begin \n     clk_10 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_7 ) == ( 3'b1x1 ) |-> rst_18 == hw_17 ;endproperty \nproperty name; ( acknowledge_signal_7 ) != 3'b1x1 ) ) |-> clk_10 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_17 ) \n   7'b0xx1x0x : begin\n     sig_4 = auth_6;\n   end\n   6'bxxx00x : begin\n     auth_15 = chip_5;\n   end\n   default : begin \n     core_16 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( status_output_17 ) == ( 7'b0xx1x0x ) |-> sig_4 == auth_6 ;endproperty \nproperty name: ( status_output_17 ) == ( 6'bxxx00x ) |-> auth_15 == chip_5 ;endproperty \nproperty name; ( ( status_output_17 ) != 7'b0xx1x0x ) || ( status_output_17 ) != 6'bxxx00x ) ) |-> core_16 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_16 ) \n   3'b000 : begin\n     tx_20 = fsm_6;\n   end\n   7'bx11x1x1 : begin\n     reg_17 = hw_8;\n   end\n   7'bx1xx0xx : begin\n     err_10 = auth_19;\n   end\n   default : begin \n     tx_3 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( result_register_16 ) == ( 3'b000 ) |-> tx_20 == fsm_6 ;endproperty \nproperty name: ( result_register_16 ) == ( 7'bx11x1x1 ) |-> reg_17 == hw_8 ;endproperty \nproperty name: ( result_register_16 ) == ( 7'bx1xx0xx ) |-> err_10 == auth_19 ;endproperty \nproperty name; ( ( result_register_16 ) != 3'b000 ) || ( ( result_register_16 ) != 7'bx11x1x1 ) || ( result_register_16 ) != 7'bx1xx0xx ) ) |-> tx_3 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_15 ) \n   7'bxx00xxx : begin\n     err_17 = reg_18;\n   end\n   default : begin \n     core_11 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_15 ) == ( 7'bxx00xxx ) |-> err_17 == reg_18 ;endproperty \nproperty name; ( flag_register_15 ) != 7'bxx00xxx ) ) |-> core_11 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_13 ) \n   4'hc : begin\n     rst_9 = fsm_17;\n   end\n   7'bx011x00 : begin\n     rst_14 = tx_6;\n   end\n   7'bx01x0x1 : begin\n     clk_11 = chip_10;\n   end\n   6'b00x1xx : begin\n     data_18 = fsm_3;\n   end\n   default : begin \n     reg_3 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_13 ) == ( 4'hc ) |-> rst_9 == fsm_17 ;endproperty \nproperty name: ( mode_register_13 ) == ( 7'bx011x00 ) |-> rst_14 == tx_6 ;endproperty \nproperty name: ( mode_register_13 ) == ( 7'bx01x0x1 ) |-> clk_11 == chip_10 ;endproperty \nproperty name: ( mode_register_13 ) == ( 6'b00x1xx ) |-> data_18 == fsm_3 ;endproperty \nproperty name; ( ( mode_register_13 ) != 4'hc ) || ( ( mode_register_13 ) != 7'bx011x00 ) || ( ( mode_register_13 ) != 7'bx01x0x1 ) || ( mode_register_13 ) != 6'b00x1xx ) ) |-> reg_3 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_6 ) \n   5'bxxx1x : begin\n     auth_1 = tx_10;\n   end\n   5'bx0xxx : begin\n     auth_12 = rst_19;\n   end\n   5'bx0110 : begin\n     rst_6 = hw_6;\n   end\n   default : begin \n     cfg_17 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_6 ) == ( 5'bxxx1x ) |-> auth_1 == tx_10 ;endproperty \nproperty name: ( control_register_status_status_6 ) == ( 5'bx0xxx ) |-> auth_12 == rst_19 ;endproperty \nproperty name: ( control_register_status_status_6 ) == ( 5'bx0110 ) |-> rst_6 == hw_6 ;endproperty \nproperty name; ( ( control_register_status_status_6 ) != 5'bxxx1x ) || ( ( control_register_status_status_6 ) != 5'bx0xxx ) || ( control_register_status_status_6 ) != 5'bx0110 ) ) |-> cfg_17 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_19 ) \n   7'b1010111 : begin\n     clk_16 = hw_8;\n   end\n   6'bxx1x0x : begin\n     fsm_20 = reg_3;\n   end\n   5'b01xx0 : begin\n     hw_5 = tx_15;\n   end\n   5'hd : begin\n     auth_16 = core_17;\n   end\n   5'bxx000 : begin\n     hw_19 = rst_15;\n   end\n   default : begin \n     tx_5 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_19 ) == ( 7'b1010111 ) |-> clk_16 == hw_8 ;endproperty \nproperty name: ( operation_status_19 ) == ( 6'bxx1x0x ) |-> fsm_20 == reg_3 ;endproperty \nproperty name: ( operation_status_19 ) == ( 5'b01xx0 ) |-> hw_5 == tx_15 ;endproperty \nproperty name: ( operation_status_19 ) == ( 5'hd ) |-> auth_16 == core_17 ;endproperty \nproperty name: ( operation_status_19 ) == ( 5'bxx000 ) |-> hw_19 == rst_15 ;endproperty \nproperty name; ( ( operation_status_19 ) != 7'b1010111 ) || ( ( operation_status_19 ) != 6'bxx1x0x ) || ( ( operation_status_19 ) != 5'b01xx0 ) || ( ( operation_status_19 ) != 5'hd ) || ( operation_status_19 ) != 5'bxx000 ) ) |-> tx_5 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_14 ) \n   7'b010xx10 : begin\n     rx_19 = rx_8;\n   end\n   5'bxx0x1 : begin\n     sig_1 = reg_1;\n   end\n   7'hxb : begin\n     tx_17 = sig_18;\n   end\n   5'b1xx11 : begin\n     chip_18 = rx_14;\n   end\n   6'bx1x00x : begin\n     sig_19 = sig_8;\n   end\n   default : begin \n     fsm_8 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_14 ) == ( 7'b010xx10 ) |-> rx_19 == rx_8 ;endproperty \nproperty name: ( write_enable_14 ) == ( 5'bxx0x1 ) |-> sig_1 == reg_1 ;endproperty \nproperty name: ( write_enable_14 ) == ( 7'hxb ) |-> tx_17 == sig_18 ;endproperty \nproperty name: ( write_enable_14 ) == ( 5'b1xx11 ) |-> chip_18 == rx_14 ;endproperty \nproperty name: ( write_enable_14 ) == ( 6'bx1x00x ) |-> sig_19 == sig_8 ;endproperty \nproperty name; ( ( write_enable_14 ) != 7'b010xx10 ) || ( ( write_enable_14 ) != 5'bxx0x1 ) || ( ( write_enable_14 ) != 7'hxb ) || ( ( write_enable_14 ) != 5'b1xx11 ) || ( write_enable_14 ) != 6'bx1x00x ) ) |-> fsm_8 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_9 ) \n   7'h23 : begin\n     rst_7 = sig_3;\n   end\n   6'b10x11x : begin\n     tx_7 = sig_18;\n   end\n   6'b000x1x : begin\n     data_18 = core_6;\n   end\n   6'bx1xxxx : begin\n     hw_20 = cfg_8;\n   end\n   6'bx1111x : begin\n     sig_7 = chip_20;\n   end\n   default : begin \n     chip_15 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_9 ) == ( 7'h23 ) |-> rst_7 == sig_3 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 6'b10x11x ) |-> tx_7 == sig_18 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 6'b000x1x ) |-> data_18 == core_6 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 6'bx1xxxx ) |-> hw_20 == cfg_8 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 6'bx1111x ) |-> sig_7 == chip_20 ;endproperty \nproperty name; ( ( busy_signal_9 ) != 7'h23 ) || ( ( busy_signal_9 ) != 6'b10x11x ) || ( ( busy_signal_9 ) != 6'b000x1x ) || ( ( busy_signal_9 ) != 6'bx1xxxx ) || ( busy_signal_9 ) != 6'bx1111x ) ) |-> chip_15 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_20 ) \n   5'bx0101 : begin\n     err_18 = core_17;\n   end\n   7'b00x110x : begin\n     fsm_1 = auth_18;\n   end\n   6'b0x0x0x : begin\n     auth_17 = sig_15;\n   end\n   5'hxb : begin\n     chip_2 = err_13;\n   end\n   default : begin \n     core_14 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_20 ) == ( 5'bx0101 ) |-> err_18 == core_17 ;endproperty \nproperty name: ( busy_signal_20 ) == ( 7'b00x110x ) |-> fsm_1 == auth_18 ;endproperty \nproperty name: ( busy_signal_20 ) == ( 6'b0x0x0x ) |-> auth_17 == sig_15 ;endproperty \nproperty name: ( busy_signal_20 ) == ( 5'hxb ) |-> chip_2 == err_13 ;endproperty \nproperty name; ( ( busy_signal_20 ) != 5'bx0101 ) || ( ( busy_signal_20 ) != 7'b00x110x ) || ( ( busy_signal_20 ) != 6'b0x0x0x ) || ( busy_signal_20 ) != 5'hxb ) ) |-> core_14 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_14 ) \n   5'he : begin\n     hw_7 = hw_2;\n   end\n   default : begin \n     fsm_9 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_14 ) == ( 5'he ) |-> hw_7 == hw_2 ;endproperty \nproperty name; ( flag_control_status_14 ) != 5'he ) ) |-> fsm_9 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_4 ) \n   rx_18 : begin\n     fsm_4 = data_6;\n   end\n   7'bx10101x : begin\n     data_6 = rst_11;\n   end\n   5'b0101x : begin\n     hw_2 = fsm_19;\n   end\n   default : begin \n     tx_9 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_4 ) == ( rx_18 ) |-> fsm_4 == data_6 ;endproperty \nproperty name: ( interrupt_enable_4 ) == ( 7'bx10101x ) |-> data_6 == rst_11 ;endproperty \nproperty name: ( interrupt_enable_4 ) == ( 5'b0101x ) |-> hw_2 == fsm_19 ;endproperty \nproperty name; ( ( interrupt_enable_4 ) != rx_18 ) || ( ( interrupt_enable_4 ) != 7'bx10101x ) || ( interrupt_enable_4 ) != 5'b0101x ) ) |-> tx_9 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_5 ) \n   6'b110000 : begin\n     sig_3 = fsm_8;\n   end\n   default : begin \n     fsm_5 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_5 ) == ( 6'b110000 ) |-> sig_3 == fsm_8 ;endproperty \nproperty name; ( data_ready_5 ) != 6'b110000 ) ) |-> fsm_5 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   5'bx0x00 : begin\n     rx_16 = hw_10;\n   end\n   6'h31 : begin\n     reg_7 = auth_8;\n   end\n   default : begin \n     tx_9 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_11 ) == ( 5'bx0x00 ) |-> rx_16 == hw_10 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 6'h31 ) |-> reg_7 == auth_8 ;endproperty \nproperty name; ( ( output_buffer_11 ) != 5'bx0x00 ) || ( output_buffer_11 ) != 6'h31 ) ) |-> tx_9 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_14 ) \n   5'h1 : begin\n     err_5 = cfg_3;\n   end\n   7'b001x010 : begin\n     chip_2 = rst_16;\n   end\n   default : begin \n     rst_1 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_14 ) == ( 5'h1 ) |-> err_5 == cfg_3 ;endproperty \nproperty name: ( interrupt_flag_14 ) == ( 7'b001x010 ) |-> chip_2 == rst_16 ;endproperty \nproperty name; ( ( interrupt_flag_14 ) != 5'h1 ) || ( interrupt_flag_14 ) != 7'b001x010 ) ) |-> rst_1 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_1 ) \n   clk_10 : begin\n     sig_7 = rst_8;\n   end\n   7'h64 : begin\n     err_18 = data_10;\n   end\n   err_5 : begin\n     cfg_15 = err_14;\n   end\n   2'b11 : begin\n     clk_11 = chip_7;\n   end\n   default : begin \n     rst_4 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_1 ) == ( clk_10 ) |-> sig_7 == rst_8 ;endproperty \nproperty name: ( control_valid_1 ) == ( 7'h64 ) |-> err_18 == data_10 ;endproperty \nproperty name: ( control_valid_1 ) == ( err_5 ) |-> cfg_15 == err_14 ;endproperty \nproperty name: ( control_valid_1 ) == ( 2'b11 ) |-> clk_11 == chip_7 ;endproperty \nproperty name; ( ( control_valid_1 ) != clk_10 ) || ( ( control_valid_1 ) != 7'h64 ) || ( ( control_valid_1 ) != err_5 ) || ( control_valid_1 ) != 2'b11 ) ) |-> rst_4 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_17 ) \n   6'bxx1000 : begin\n     data_20 = cfg_17;\n   end\n   7'b0xx1111 : begin\n     tx_2 = rst_14;\n   end\n   default : begin \n     chip_2 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_17 ) == ( 6'bxx1000 ) |-> data_20 == cfg_17 ;endproperty \nproperty name: ( status_output_17 ) == ( 7'b0xx1111 ) |-> tx_2 == rst_14 ;endproperty \nproperty name; ( ( status_output_17 ) != 6'bxx1000 ) || ( status_output_17 ) != 7'b0xx1111 ) ) |-> chip_2 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_18 ) \n   6'b11x1xx : begin\n     cfg_8 = cfg_14;\n   end\n   7'b00111x0 : begin\n     chip_4 = cfg_18;\n   end\n   3'bxx0 : begin\n     sig_9 = chip_6;\n   end\n   7'h5c : begin\n     tx_15 = err_18;\n   end\n   default : begin \n     reg_19 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_18 ) == ( 6'b11x1xx ) |-> cfg_8 == cfg_14 ;endproperty \nproperty name: ( control_signal_18 ) == ( 7'b00111x0 ) |-> chip_4 == cfg_18 ;endproperty \nproperty name: ( control_signal_18 ) == ( 3'bxx0 ) |-> sig_9 == chip_6 ;endproperty \nproperty name: ( control_signal_18 ) == ( 7'h5c ) |-> tx_15 == err_18 ;endproperty \nproperty name; ( ( control_signal_18 ) != 6'b11x1xx ) || ( ( control_signal_18 ) != 7'b00111x0 ) || ( ( control_signal_18 ) != 3'bxx0 ) || ( control_signal_18 ) != 7'h5c ) ) |-> reg_19 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_6 ) \n   7'bxxxx10x : begin\n     auth_19 = sig_6;\n   end\n   default : begin \n     chip_7 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( counter_6 ) == ( 7'bxxxx10x ) |-> auth_19 == sig_6 ;endproperty \nproperty name; ( counter_6 ) != 7'bxxxx10x ) ) |-> chip_7 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_19 ) \n   7'b11x1010 : begin\n     hw_8 = core_12;\n   end\n   6'hxx : begin\n     sig_9 = cfg_19;\n   end\n   default : begin \n     err_17 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_19 ) == ( 7'b11x1010 ) |-> hw_8 == core_12 ;endproperty \nproperty name: ( mode_register_19 ) == ( 6'hxx ) |-> sig_9 == cfg_19 ;endproperty \nproperty name; ( ( mode_register_19 ) != 7'b11x1010 ) || ( mode_register_19 ) != 6'hxx ) ) |-> err_17 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   6'b1x0001 : begin\n     rx_16 = sig_13;\n   end\n   7'b11xx001 : begin\n     data_10 = rx_19;\n   end\n   5'b0x011 : begin\n     auth_19 = clk_15;\n   end\n   default : begin \n     data_7 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 6'b1x0001 ) |-> rx_16 == sig_13 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'b11xx001 ) |-> data_10 == rx_19 ;endproperty \nproperty name: ( control_output_5 ) == ( 5'b0x011 ) |-> auth_19 == clk_15 ;endproperty \nproperty name; ( ( control_output_5 ) != 6'b1x0001 ) || ( ( control_output_5 ) != 7'b11xx001 ) || ( control_output_5 ) != 5'b0x011 ) ) |-> data_7 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_16 ) \n   7'b00101x0 : begin\n     chip_4 = chip_8;\n   end\n   err_8 : begin\n     core_14 = core_11;\n   end\n   5'h19 : begin\n     data_16 = clk_18;\n   end\n   default : begin \n     err_12 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( start_address_16 ) == ( 7'b00101x0 ) |-> chip_4 == chip_8 ;endproperty \nproperty name: ( start_address_16 ) == ( err_8 ) |-> core_14 == core_11 ;endproperty \nproperty name: ( start_address_16 ) == ( 5'h19 ) |-> data_16 == clk_18 ;endproperty \nproperty name; ( ( start_address_16 ) != 7'b00101x0 ) || ( ( start_address_16 ) != err_8 ) || ( start_address_16 ) != 5'h19 ) ) |-> err_12 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_18 ) \n   rst_4 : begin\n     core_8 = chip_2;\n   end\n   3'h4 : begin\n     data_1 = rx_17;\n   end\n   7'b0x1xxxx : begin\n     rst_14 = core_9;\n   end\n   7'bx111000 : begin\n     hw_19 = cfg_19;\n   end\n   default : begin \n     fsm_4 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_18 ) == ( rst_4 ) |-> core_8 == chip_2 ;endproperty \nproperty name: ( instruction_buffer_18 ) == ( 3'h4 ) |-> data_1 == rx_17 ;endproperty \nproperty name: ( instruction_buffer_18 ) == ( 7'b0x1xxxx ) |-> rst_14 == core_9 ;endproperty \nproperty name: ( instruction_buffer_18 ) == ( 7'bx111000 ) |-> hw_19 == cfg_19 ;endproperty \nproperty name; ( ( instruction_buffer_18 ) != rst_4 ) || ( ( instruction_buffer_18 ) != 3'h4 ) || ( ( instruction_buffer_18 ) != 7'b0x1xxxx ) || ( instruction_buffer_18 ) != 7'bx111000 ) ) |-> fsm_4 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_20 ) \n   7'bx101x11 : begin\n     core_5 = data_17;\n   end\n   default : begin \n     auth_2 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( start_address_20 ) == ( 7'bx101x11 ) |-> core_5 == data_17 ;endproperty \nproperty name; ( start_address_20 ) != 7'bx101x11 ) ) |-> auth_2 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   7'bxxx10xx : begin\n     auth_10 = fsm_5;\n   end\n   default : begin \n     rx_7 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_7 ) == ( 7'bxxx10xx ) |-> auth_10 == fsm_5 ;endproperty \nproperty name; ( output_buffer_status_7 ) != 7'bxxx10xx ) ) |-> rx_7 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_3 ) \n   fsm_20 : begin\n     reg_8 = sig_9;\n   end\n   7'bxxxx100 : begin\n     reg_9 = clk_7;\n   end\n   6'bx1xx0x : begin\n     data_16 = fsm_1;\n   end\n   7'b1xxxxxx : begin\n     tx_14 = rst_17;\n   end\n   default : begin \n     hw_18 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_3 ) == ( fsm_20 ) |-> reg_8 == sig_9 ;endproperty \nproperty name: ( control_signal_3 ) == ( 7'bxxxx100 ) |-> reg_9 == clk_7 ;endproperty \nproperty name: ( control_signal_3 ) == ( 6'bx1xx0x ) |-> data_16 == fsm_1 ;endproperty \nproperty name: ( control_signal_3 ) == ( 7'b1xxxxxx ) |-> tx_14 == rst_17 ;endproperty \nproperty name; ( ( control_signal_3 ) != fsm_20 ) || ( ( control_signal_3 ) != 7'bxxxx100 ) || ( ( control_signal_3 ) != 6'bx1xx0x ) || ( control_signal_3 ) != 7'b1xxxxxx ) ) |-> hw_18 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_18 ) \n   core_20 : begin\n     err_8 = auth_6;\n   end\n   7'b1xxx0xx : begin\n     auth_8 = chip_16;\n   end\n   7'bxx0x0x1 : begin\n     rx_16 = sig_6;\n   end\n   default : begin \n     auth_2 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( end_address_18 ) == ( core_20 ) |-> err_8 == auth_6 ;endproperty \nproperty name: ( end_address_18 ) == ( 7'b1xxx0xx ) |-> auth_8 == chip_16 ;endproperty \nproperty name: ( end_address_18 ) == ( 7'bxx0x0x1 ) |-> rx_16 == sig_6 ;endproperty \nproperty name; ( ( end_address_18 ) != core_20 ) || ( ( end_address_18 ) != 7'b1xxx0xx ) || ( end_address_18 ) != 7'bxx0x0x1 ) ) |-> auth_2 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_17 ) \n   6'b100x01 : begin\n     auth_12 = data_7;\n   end\n   default : begin \n     rst_11 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_17 ) == ( 6'b100x01 ) |-> auth_12 == data_7 ;endproperty \nproperty name; ( data_ready_17 ) != 6'b100x01 ) ) |-> rst_11 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   5'h1a : begin\n     core_15 = auth_9;\n   end\n   4'b101x : begin\n     tx_19 = hw_7;\n   end\n   3'bxxx : begin\n     tx_18 = rx_16;\n   end\n   7'b01xxxx0 : begin\n     clk_10 = chip_16;\n   end\n   7'h77 : begin\n     rst_15 = sig_14;\n   end\n   default : begin \n     hw_5 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_19 ) == ( 5'h1a ) |-> core_15 == auth_9 ;endproperty \nproperty name: ( control_input_status_19 ) == ( 4'b101x ) |-> tx_19 == hw_7 ;endproperty \nproperty name: ( control_input_status_19 ) == ( 3'bxxx ) |-> tx_18 == rx_16 ;endproperty \nproperty name: ( control_input_status_19 ) == ( 7'b01xxxx0 ) |-> clk_10 == chip_16 ;endproperty \nproperty name: ( control_input_status_19 ) == ( 7'h77 ) |-> rst_15 == sig_14 ;endproperty \nproperty name; ( ( control_input_status_19 ) != 5'h1a ) || ( ( control_input_status_19 ) != 4'b101x ) || ( ( control_input_status_19 ) != 3'bxxx ) || ( ( control_input_status_19 ) != 7'b01xxxx0 ) || ( control_input_status_19 ) != 7'h77 ) ) |-> hw_5 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_5 ) \n   7'h1e : begin\n     reg_2 = sig_17;\n   end\n   default : begin \n     cfg_3 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_5 ) == ( 7'h1e ) |-> reg_2 == sig_17 ;endproperty \nproperty name; ( status_flag_5 ) != 7'h1e ) ) |-> cfg_3 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_16 ) \n   6'bx01x1x : begin\n     rst_13 = err_10;\n   end\n   7'bx101010 : begin\n     auth_17 = clk_14;\n   end\n   6'b110x10 : begin\n     reg_8 = fsm_8;\n   end\n   7'b1xx0xxx : begin\n     reg_2 = err_4;\n   end\n   7'b0111x0x : begin\n     err_4 = err_13;\n   end\n   default : begin \n     chip_10 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_16 ) == ( 6'bx01x1x ) |-> rst_13 == err_10 ;endproperty \nproperty name: ( interrupt_control_status_16 ) == ( 7'bx101010 ) |-> auth_17 == clk_14 ;endproperty \nproperty name: ( interrupt_control_status_16 ) == ( 6'b110x10 ) |-> reg_8 == fsm_8 ;endproperty \nproperty name: ( interrupt_control_status_16 ) == ( 7'b1xx0xxx ) |-> reg_2 == err_4 ;endproperty \nproperty name: ( interrupt_control_status_16 ) == ( 7'b0111x0x ) |-> err_4 == err_13 ;endproperty \nproperty name; ( ( interrupt_control_status_16 ) != 6'bx01x1x ) || ( ( interrupt_control_status_16 ) != 7'bx101010 ) || ( ( interrupt_control_status_16 ) != 6'b110x10 ) || ( ( interrupt_control_status_16 ) != 7'b1xx0xxx ) || ( interrupt_control_status_16 ) != 7'b0111x0x ) ) |-> chip_10 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_20 ) \n   7'h4a : begin\n     reg_14 = data_10;\n   end\n   5'b1x11x : begin\n     sig_3 = rst_3;\n   end\n   4'bx1x1 : begin\n     err_5 = cfg_7;\n   end\n   default : begin \n     core_17 = auth_11;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_20 ) == ( 7'h4a ) |-> reg_14 == data_10 ;endproperty \nproperty name: ( start_bit_20 ) == ( 5'b1x11x ) |-> sig_3 == rst_3 ;endproperty \nproperty name: ( start_bit_20 ) == ( 4'bx1x1 ) |-> err_5 == cfg_7 ;endproperty \nproperty name; ( ( start_bit_20 ) != 7'h4a ) || ( ( start_bit_20 ) != 5'b1x11x ) || ( start_bit_20 ) != 4'bx1x1 ) ) |-> core_17 == auth_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_19 ) \n   6'bxx11xx : begin\n     sig_12 = reg_2;\n   end\n   6'b111011 : begin\n     chip_1 = core_8;\n   end\n   6'bxx0x0x : begin\n     chip_13 = clk_20;\n   end\n   default : begin \n     data_16 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_19 ) == ( 6'bxx11xx ) |-> sig_12 == reg_2 ;endproperty \nproperty name: ( control_input_status_19 ) == ( 6'b111011 ) |-> chip_1 == core_8 ;endproperty \nproperty name: ( control_input_status_19 ) == ( 6'bxx0x0x ) |-> chip_13 == clk_20 ;endproperty \nproperty name; ( ( control_input_status_19 ) != 6'bxx11xx ) || ( ( control_input_status_19 ) != 6'b111011 ) || ( control_input_status_19 ) != 6'bxx0x0x ) ) |-> data_16 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_15 ) \n   4'b1x11 : begin\n     data_11 = data_10;\n   end\n   default : begin \n     err_3 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_15 ) == ( 4'b1x11 ) |-> data_11 == data_10 ;endproperty \nproperty name; ( input_ready_15 ) != 4'b1x11 ) ) |-> err_3 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   7'bxxx000x : begin\n     rx_12 = data_13;\n   end\n   default : begin \n     core_16 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_20 ) == ( 7'bxxx000x ) |-> rx_12 == data_13 ;endproperty \nproperty name; ( control_flag_register_20 ) != 7'bxxx000x ) ) |-> core_16 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_19 ) \n   data_12 : begin\n     sig_1 = reg_10;\n   end\n   7'h7a : begin\n     hw_5 = cfg_8;\n   end\n   6'h2b : begin\n     auth_15 = rx_9;\n   end\n   default : begin \n     fsm_8 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_19 ) == ( data_12 ) |-> sig_1 == reg_10 ;endproperty \nproperty name: ( flag_control_19 ) == ( 7'h7a ) |-> hw_5 == cfg_8 ;endproperty \nproperty name: ( flag_control_19 ) == ( 6'h2b ) |-> auth_15 == rx_9 ;endproperty \nproperty name; ( ( flag_control_19 ) != data_12 ) || ( ( flag_control_19 ) != 7'h7a ) || ( flag_control_19 ) != 6'h2b ) ) |-> fsm_8 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_10 ) \n   6'b10xxxx : begin\n     reg_15 = cfg_18;\n   end\n   6'b100xx1 : begin\n     core_17 = err_12;\n   end\n   default : begin \n     auth_15 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_10 ) == ( 6'b10xxxx ) |-> reg_15 == cfg_18 ;endproperty \nproperty name: ( operation_code_10 ) == ( 6'b100xx1 ) |-> core_17 == err_12 ;endproperty \nproperty name; ( ( operation_code_10 ) != 6'b10xxxx ) || ( operation_code_10 ) != 6'b100xx1 ) ) |-> auth_15 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   6'h14 : begin\n     rx_15 = rx_16;\n   end\n   default : begin \n     clk_5 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_3 ) == ( 6'h14 ) |-> rx_15 == rx_16 ;endproperty \nproperty name; ( output_status_register_3 ) != 6'h14 ) ) |-> clk_5 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_15 ) \n   6'hc : begin\n     fsm_10 = hw_17;\n   end\n   default : begin \n     tx_13 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( result_register_15 ) == ( 6'hc ) |-> fsm_10 == hw_17 ;endproperty \nproperty name; ( result_register_15 ) != 6'hc ) ) |-> tx_13 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_19 ) \n   tx_11 : begin\n     err_20 = err_17;\n   end\n   7'bx0xx11x : begin\n     tx_18 = chip_18;\n   end\n   7'bx00100x : begin\n     fsm_6 = data_14;\n   end\n   4'b1011 : begin\n     sig_19 = fsm_15;\n   end\n   default : begin \n     chip_6 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_19 ) == ( tx_11 ) |-> err_20 == err_17 ;endproperty \nproperty name: ( error_flag_19 ) == ( 7'bx0xx11x ) |-> tx_18 == chip_18 ;endproperty \nproperty name: ( error_flag_19 ) == ( 7'bx00100x ) |-> fsm_6 == data_14 ;endproperty \nproperty name: ( error_flag_19 ) == ( 4'b1011 ) |-> sig_19 == fsm_15 ;endproperty \nproperty name; ( ( error_flag_19 ) != tx_11 ) || ( ( error_flag_19 ) != 7'bx0xx11x ) || ( ( error_flag_19 ) != 7'bx00100x ) || ( error_flag_19 ) != 4'b1011 ) ) |-> chip_6 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_7 ) \n   7'b1xxx1x1 : begin\n     rx_16 = err_20;\n   end\n   7'b0x0010x : begin\n     chip_18 = reg_11;\n   end\n   default : begin \n     rx_20 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( control_data_7 ) == ( 7'b1xxx1x1 ) |-> rx_16 == err_20 ;endproperty \nproperty name: ( control_data_7 ) == ( 7'b0x0010x ) |-> chip_18 == reg_11 ;endproperty \nproperty name; ( ( control_data_7 ) != 7'b1xxx1x1 ) || ( control_data_7 ) != 7'b0x0010x ) ) |-> rx_20 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_14 ) \n   5'b0010x : begin\n     reg_2 = fsm_2;\n   end\n   2'b00 : begin\n     err_19 = reg_11;\n   end\n   default : begin \n     clk_14 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( control_word_14 ) == ( 5'b0010x ) |-> reg_2 == fsm_2 ;endproperty \nproperty name: ( control_word_14 ) == ( 2'b00 ) |-> err_19 == reg_11 ;endproperty \nproperty name; ( ( control_word_14 ) != 5'b0010x ) || ( control_word_14 ) != 2'b00 ) ) |-> clk_14 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_9 ) \n   4'b0100 : begin\n     data_4 = tx_16;\n   end\n   7'bx10x0xx : begin\n     rst_17 = data_2;\n   end\n   default : begin \n     chip_15 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_9 ) == ( 4'b0100 ) |-> data_4 == tx_16 ;endproperty \nproperty name: ( ready_register_9 ) == ( 7'bx10x0xx ) |-> rst_17 == data_2 ;endproperty \nproperty name; ( ( ready_register_9 ) != 4'b0100 ) || ( ready_register_9 ) != 7'bx10x0xx ) ) |-> chip_15 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'h4f : begin\n     chip_9 = cfg_14;\n   end\n   7'bx1xx0x0 : begin\n     cfg_2 = rx_7;\n   end\n   6'b0x0x10 : begin\n     tx_12 = fsm_13;\n   end\n   default : begin \n     chip_12 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_2 ) == ( 7'h4f ) |-> chip_9 == cfg_14 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 7'bx1xx0x0 ) |-> cfg_2 == rx_7 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 6'b0x0x10 ) |-> tx_12 == fsm_13 ;endproperty \nproperty name; ( ( control_status_buffer_2 ) != 7'h4f ) || ( ( control_status_buffer_2 ) != 7'bx1xx0x0 ) || ( control_status_buffer_2 ) != 6'b0x0x10 ) ) |-> chip_12 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_12 ) \n   7'bx10x0xx : begin\n     data_19 = cfg_9;\n   end\n   default : begin \n     data_11 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_12 ) == ( 7'bx10x0xx ) |-> data_19 == cfg_9 ;endproperty \nproperty name; ( flag_status_12 ) != 7'bx10x0xx ) ) |-> data_11 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_14 ) \n   7'b1x0x1x0 : begin\n     tx_6 = err_4;\n   end\n   6'h0 : begin\n     err_18 = err_10;\n   end\n   5'b0110x : begin\n     hw_2 = tx_9;\n   end\n   6'b111100 : begin\n     hw_19 = auth_6;\n   end\n   5'b1xxxx : begin\n     chip_11 = rst_7;\n   end\n   default : begin \n     rx_20 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( data_control_14 ) == ( 7'b1x0x1x0 ) |-> tx_6 == err_4 ;endproperty \nproperty name: ( data_control_14 ) == ( 6'h0 ) |-> err_18 == err_10 ;endproperty \nproperty name: ( data_control_14 ) == ( 5'b0110x ) |-> hw_2 == tx_9 ;endproperty \nproperty name: ( data_control_14 ) == ( 6'b111100 ) |-> hw_19 == auth_6 ;endproperty \nproperty name: ( data_control_14 ) == ( 5'b1xxxx ) |-> chip_11 == rst_7 ;endproperty \nproperty name; ( ( data_control_14 ) != 7'b1x0x1x0 ) || ( ( data_control_14 ) != 6'h0 ) || ( ( data_control_14 ) != 5'b0110x ) || ( ( data_control_14 ) != 6'b111100 ) || ( data_control_14 ) != 5'b1xxxx ) ) |-> rx_20 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_13 ) \n   7'h3b : begin\n     sig_13 = data_16;\n   end\n   sig_10 : begin\n     reg_6 = err_4;\n   end\n   7'bxxxxx11 : begin\n     err_3 = clk_13;\n   end\n   7'b10x10xx : begin\n     chip_16 = err_15;\n   end\n   default : begin \n     tx_3 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_13 ) == ( 7'h3b ) |-> sig_13 == data_16 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( sig_10 ) |-> reg_6 == err_4 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( 7'bxxxxx11 ) |-> err_3 == clk_13 ;endproperty \nproperty name: ( transfer_complete_13 ) == ( 7'b10x10xx ) |-> chip_16 == err_15 ;endproperty \nproperty name; ( ( transfer_complete_13 ) != 7'h3b ) || ( ( transfer_complete_13 ) != sig_10 ) || ( ( transfer_complete_13 ) != 7'bxxxxx11 ) || ( transfer_complete_13 ) != 7'b10x10xx ) ) |-> tx_3 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_20 ) \n   7'b1110110 : begin\n     sig_17 = rst_5;\n   end\n   6'bxx0x01 : begin\n     clk_3 = hw_8;\n   end\n   5'b1x010 : begin\n     rx_9 = err_10;\n   end\n   4'ha : begin\n     rx_3 = cfg_6;\n   end\n   default : begin \n     auth_12 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_20 ) == ( 7'b1110110 ) |-> sig_17 == rst_5 ;endproperty \nproperty name: ( flag_register_20 ) == ( 6'bxx0x01 ) |-> clk_3 == hw_8 ;endproperty \nproperty name: ( flag_register_20 ) == ( 5'b1x010 ) |-> rx_9 == err_10 ;endproperty \nproperty name: ( flag_register_20 ) == ( 4'ha ) |-> rx_3 == cfg_6 ;endproperty \nproperty name; ( ( flag_register_20 ) != 7'b1110110 ) || ( ( flag_register_20 ) != 6'bxx0x01 ) || ( ( flag_register_20 ) != 5'b1x010 ) || ( flag_register_20 ) != 4'ha ) ) |-> auth_12 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_16 ) \n   7'bx01x000 : begin\n     err_10 = hw_20;\n   end\n   7'bxxxx00x : begin\n     chip_9 = err_12;\n   end\n   6'bx1001x : begin\n     rx_8 = reg_1;\n   end\n   6'b00x1xx : begin\n     hw_8 = rx_14;\n   end\n   default : begin \n     sig_12 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( output_control_16 ) == ( 7'bx01x000 ) |-> err_10 == hw_20 ;endproperty \nproperty name: ( output_control_16 ) == ( 7'bxxxx00x ) |-> chip_9 == err_12 ;endproperty \nproperty name: ( output_control_16 ) == ( 6'bx1001x ) |-> rx_8 == reg_1 ;endproperty \nproperty name: ( output_control_16 ) == ( 6'b00x1xx ) |-> hw_8 == rx_14 ;endproperty \nproperty name; ( ( output_control_16 ) != 7'bx01x000 ) || ( ( output_control_16 ) != 7'bxxxx00x ) || ( ( output_control_16 ) != 6'bx1001x ) || ( output_control_16 ) != 6'b00x1xx ) ) |-> sig_12 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   reg_1 : begin\n     auth_12 = auth_19;\n   end\n   6'b111010 : begin\n     data_19 = clk_17;\n   end\n   5'bxx01x : begin\n     core_10 = tx_1;\n   end\n   7'b1101x10 : begin\n     tx_10 = reg_11;\n   end\n   default : begin \n     err_15 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_5 ) == ( reg_1 ) |-> auth_12 == auth_19 ;endproperty \nproperty name: ( status_register_buffer_5 ) == ( 6'b111010 ) |-> data_19 == clk_17 ;endproperty \nproperty name: ( status_register_buffer_5 ) == ( 5'bxx01x ) |-> core_10 == tx_1 ;endproperty \nproperty name: ( status_register_buffer_5 ) == ( 7'b1101x10 ) |-> tx_10 == reg_11 ;endproperty \nproperty name; ( ( status_register_buffer_5 ) != reg_1 ) || ( ( status_register_buffer_5 ) != 6'b111010 ) || ( ( status_register_buffer_5 ) != 5'bxx01x ) || ( status_register_buffer_5 ) != 7'b1101x10 ) ) |-> err_15 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_2 ) \n   7'b10xx0x1 : begin\n     cfg_12 = tx_11;\n   end\n   7'b0xxx010 : begin\n     hw_3 = rx_14;\n   end\n   7'b0x0xxxx : begin\n     tx_2 = data_19;\n   end\n   7'bx0xxx1x : begin\n     hw_1 = rx_18;\n   end\n   default : begin \n     err_16 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_2 ) == ( 7'b10xx0x1 ) |-> cfg_12 == tx_11 ;endproperty \nproperty name: ( flag_status_2 ) == ( 7'b0xxx010 ) |-> hw_3 == rx_14 ;endproperty \nproperty name: ( flag_status_2 ) == ( 7'b0x0xxxx ) |-> tx_2 == data_19 ;endproperty \nproperty name: ( flag_status_2 ) == ( 7'bx0xxx1x ) |-> hw_1 == rx_18 ;endproperty \nproperty name; ( ( flag_status_2 ) != 7'b10xx0x1 ) || ( ( flag_status_2 ) != 7'b0xxx010 ) || ( ( flag_status_2 ) != 7'b0x0xxxx ) || ( flag_status_2 ) != 7'bx0xxx1x ) ) |-> err_16 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   rst_4 : begin\n     rst_20 = clk_11;\n   end\n   7'bxx1x000 : begin\n     err_17 = rst_20;\n   end\n   7'b100110x : begin\n     rx_18 = hw_1;\n   end\n   7'b100111x : begin\n     reg_6 = chip_15;\n   end\n   7'b10x10xx : begin\n     data_2 = auth_10;\n   end\n   default : begin \n     clk_6 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_19 ) == ( rst_4 ) |-> rst_20 == clk_11 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 7'bxx1x000 ) |-> err_17 == rst_20 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 7'b100110x ) |-> rx_18 == hw_1 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 7'b100111x ) |-> reg_6 == chip_15 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 7'b10x10xx ) |-> data_2 == auth_10 ;endproperty \nproperty name; ( ( instruction_register_19 ) != rst_4 ) || ( ( instruction_register_19 ) != 7'bxx1x000 ) || ( ( instruction_register_19 ) != 7'b100110x ) || ( ( instruction_register_19 ) != 7'b100111x ) || ( instruction_register_19 ) != 7'b10x10xx ) ) |-> clk_6 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_14 ) \n   7'b10xx010 : begin\n     sig_4 = cfg_17;\n   end\n   6'bxx00x0 : begin\n     core_1 = core_13;\n   end\n   default : begin \n     sig_20 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_14 ) == ( 7'b10xx010 ) |-> sig_4 == cfg_17 ;endproperty \nproperty name: ( status_buffer_14 ) == ( 6'bxx00x0 ) |-> core_1 == core_13 ;endproperty \nproperty name; ( ( status_buffer_14 ) != 7'b10xx010 ) || ( status_buffer_14 ) != 6'bxx00x0 ) ) |-> sig_20 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_7 ) \n   5'bxx01x : begin\n     reg_16 = rst_11;\n   end\n   default : begin \n     fsm_19 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_7 ) == ( 5'bxx01x ) |-> reg_16 == rst_11 ;endproperty \nproperty name; ( data_buffer_7 ) != 5'bxx01x ) ) |-> fsm_19 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   3'bxx0 : begin\n     hw_17 = chip_12;\n   end\n   7'h7 : begin\n     err_6 = rx_1;\n   end\n   default : begin \n     clk_2 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_15 ) == ( 3'bxx0 ) |-> hw_17 == chip_12 ;endproperty \nproperty name: ( interrupt_control_status_15 ) == ( 7'h7 ) |-> err_6 == rx_1 ;endproperty \nproperty name; ( ( interrupt_control_status_15 ) != 3'bxx0 ) || ( interrupt_control_status_15 ) != 7'h7 ) ) |-> clk_2 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_5 ) \n   7'bxx0xxx0 : begin\n     auth_1 = err_2;\n   end\n   default : begin \n     hw_16 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_5 ) == ( 7'bxx0xxx0 ) |-> auth_1 == err_2 ;endproperty \nproperty name; ( start_bit_5 ) != 7'bxx0xxx0 ) ) |-> hw_16 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_11 ) \n   7'h0 : begin\n     hw_11 = clk_1;\n   end\n   5'bxxxxx : begin\n     fsm_16 = clk_18;\n   end\n   default : begin \n     cfg_20 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( input_register_11 ) == ( 7'h0 ) |-> hw_11 == clk_1 ;endproperty \nproperty name: ( input_register_11 ) == ( 5'bxxxxx ) |-> fsm_16 == clk_18 ;endproperty \nproperty name; ( ( input_register_11 ) != 7'h0 ) || ( input_register_11 ) != 5'bxxxxx ) ) |-> cfg_20 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_1 ) \n   7'bxxxx11x : begin\n     rst_19 = err_2;\n   end\n   7'bx001xxx : begin\n     rst_15 = rx_2;\n   end\n   default : begin \n     data_4 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_1 ) == ( 7'bxxxx11x ) |-> rst_19 == err_2 ;endproperty \nproperty name: ( output_register_status_1 ) == ( 7'bx001xxx ) |-> rst_15 == rx_2 ;endproperty \nproperty name; ( ( output_register_status_1 ) != 7'bxxxx11x ) || ( output_register_status_1 ) != 7'bx001xxx ) ) |-> data_4 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_1 ) \n   6'b0010xx : begin\n     tx_2 = hw_13;\n   end\n   5'b101xx : begin\n     data_7 = reg_13;\n   end\n   default : begin \n     hw_6 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_1 ) == ( 6'b0010xx ) |-> tx_2 == hw_13 ;endproperty \nproperty name: ( acknowledge_1 ) == ( 5'b101xx ) |-> data_7 == reg_13 ;endproperty \nproperty name; ( ( acknowledge_1 ) != 6'b0010xx ) || ( acknowledge_1 ) != 5'b101xx ) ) |-> hw_6 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_1 ) \n   6'bx00110 : begin\n     err_5 = rx_19;\n   end\n   6'b101001 : begin\n     clk_3 = clk_2;\n   end\n   7'bxxxxx11 : begin\n     err_1 = sig_19;\n   end\n   default : begin \n     chip_7 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( data_in_1 ) == ( 6'bx00110 ) |-> err_5 == rx_19 ;endproperty \nproperty name: ( data_in_1 ) == ( 6'b101001 ) |-> clk_3 == clk_2 ;endproperty \nproperty name: ( data_in_1 ) == ( 7'bxxxxx11 ) |-> err_1 == sig_19 ;endproperty \nproperty name; ( ( data_in_1 ) != 6'bx00110 ) || ( ( data_in_1 ) != 6'b101001 ) || ( data_in_1 ) != 7'bxxxxx11 ) ) |-> chip_7 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_20 ) \n   7'b10x1100 : begin\n     sig_16 = fsm_7;\n   end\n   7'bx1000x0 : begin\n     sig_7 = auth_3;\n   end\n   5'b01x01 : begin\n     err_2 = rx_2;\n   end\n   default : begin \n     tx_9 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_20 ) == ( 7'b10x1100 ) |-> sig_16 == fsm_7 ;endproperty \nproperty name: ( ready_output_20 ) == ( 7'bx1000x0 ) |-> sig_7 == auth_3 ;endproperty \nproperty name: ( ready_output_20 ) == ( 5'b01x01 ) |-> err_2 == rx_2 ;endproperty \nproperty name; ( ( ready_output_20 ) != 7'b10x1100 ) || ( ( ready_output_20 ) != 7'bx1000x0 ) || ( ready_output_20 ) != 5'b01x01 ) ) |-> tx_9 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_19 ) \n   6'bxxxxx0 : begin\n     core_6 = fsm_6;\n   end\n   default : begin \n     data_6 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( control_output_19 ) == ( 6'bxxxxx0 ) |-> core_6 == fsm_6 ;endproperty \nproperty name; ( control_output_19 ) != 6'bxxxxx0 ) ) |-> data_6 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_8 ) \n   7'b1x0x1x1 : begin\n     err_18 = fsm_19;\n   end\n   7'bxx1x0xx : begin\n     cfg_8 = data_4;\n   end\n   7'h18 : begin\n     rst_5 = rx_2;\n   end\n   7'b1111x11 : begin\n     clk_11 = tx_18;\n   end\n   default : begin \n     hw_2 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_8 ) == ( 7'b1x0x1x1 ) |-> err_18 == fsm_19 ;endproperty \nproperty name: ( interrupt_control_8 ) == ( 7'bxx1x0xx ) |-> cfg_8 == data_4 ;endproperty \nproperty name: ( interrupt_control_8 ) == ( 7'h18 ) |-> rst_5 == rx_2 ;endproperty \nproperty name: ( interrupt_control_8 ) == ( 7'b1111x11 ) |-> clk_11 == tx_18 ;endproperty \nproperty name; ( ( interrupt_control_8 ) != 7'b1x0x1x1 ) || ( ( interrupt_control_8 ) != 7'bxx1x0xx ) || ( ( interrupt_control_8 ) != 7'h18 ) || ( interrupt_control_8 ) != 7'b1111x11 ) ) |-> hw_2 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   5'bx0101 : begin\n     err_11 = cfg_13;\n   end\n   7'bxxx0x0x : begin\n     hw_15 = chip_6;\n   end\n   7'bxx1x1xx : begin\n     auth_3 = rx_3;\n   end\n   6'b000x11 : begin\n     rst_18 = data_14;\n   end\n   6'bx01xxx : begin\n     fsm_14 = err_13;\n   end\n   default : begin \n     clk_5 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_11 ) == ( 5'bx0101 ) |-> err_11 == cfg_13 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 7'bxxx0x0x ) |-> hw_15 == chip_6 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 7'bxx1x1xx ) |-> auth_3 == rx_3 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 6'b000x11 ) |-> rst_18 == data_14 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 6'bx01xxx ) |-> fsm_14 == err_13 ;endproperty \nproperty name; ( ( flag_control_status_11 ) != 5'bx0101 ) || ( ( flag_control_status_11 ) != 7'bxxx0x0x ) || ( ( flag_control_status_11 ) != 7'bxx1x1xx ) || ( ( flag_control_status_11 ) != 6'b000x11 ) || ( flag_control_status_11 ) != 6'bx01xxx ) ) |-> clk_5 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_9 ) \n   7'b00xxx11 : begin\n     sig_15 = clk_20;\n   end\n   rx_14 : begin\n     err_11 = rx_11;\n   end\n   default : begin \n     hw_11 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_9 ) == ( 7'b00xxx11 ) |-> sig_15 == clk_20 ;endproperty \nproperty name: ( write_enable_9 ) == ( rx_14 ) |-> err_11 == rx_11 ;endproperty \nproperty name; ( ( write_enable_9 ) != 7'b00xxx11 ) || ( write_enable_9 ) != rx_14 ) ) |-> hw_11 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_9 ) \n   7'bx01xxx0 : begin\n     err_15 = rx_20;\n   end\n   cfg_14 : begin\n     data_16 = core_3;\n   end\n   err_6 : begin\n     err_7 = fsm_7;\n   end\n   7'b11x1x00 : begin\n     tx_1 = hw_3;\n   end\n   default : begin \n     cfg_8 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_9 ) == ( 7'bx01xxx0 ) |-> err_15 == rx_20 ;endproperty \nproperty name: ( instruction_9 ) == ( cfg_14 ) |-> data_16 == core_3 ;endproperty \nproperty name: ( instruction_9 ) == ( err_6 ) |-> err_7 == fsm_7 ;endproperty \nproperty name: ( instruction_9 ) == ( 7'b11x1x00 ) |-> tx_1 == hw_3 ;endproperty \nproperty name; ( ( instruction_9 ) != 7'bx01xxx0 ) || ( ( instruction_9 ) != cfg_14 ) || ( ( instruction_9 ) != err_6 ) || ( instruction_9 ) != 7'b11x1x00 ) ) |-> cfg_8 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'b10x011x : begin\n     tx_3 = sig_20;\n   end\n   7'b11101x1 : begin\n     auth_8 = rst_17;\n   end\n   6'b0011xx : begin\n     auth_7 = core_7;\n   end\n   7'b00000x0 : begin\n     cfg_6 = clk_17;\n   end\n   5'bxx0x1 : begin\n     reg_16 = rx_11;\n   end\n   default : begin \n     rx_4 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_3 ) == ( 7'b10x011x ) |-> tx_3 == sig_20 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'b11101x1 ) |-> auth_8 == rst_17 ;endproperty \nproperty name: ( flag_register_3 ) == ( 6'b0011xx ) |-> auth_7 == core_7 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'b00000x0 ) |-> cfg_6 == clk_17 ;endproperty \nproperty name: ( flag_register_3 ) == ( 5'bxx0x1 ) |-> reg_16 == rx_11 ;endproperty \nproperty name; ( ( flag_register_3 ) != 7'b10x011x ) || ( ( flag_register_3 ) != 7'b11101x1 ) || ( ( flag_register_3 ) != 6'b0011xx ) || ( ( flag_register_3 ) != 7'b00000x0 ) || ( flag_register_3 ) != 5'bxx0x1 ) ) |-> rx_4 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_6 ) \n   6'b1x110x : begin\n     fsm_4 = auth_4;\n   end\n   5'bxx0xx : begin\n     cfg_11 = tx_3;\n   end\n   clk_8 : begin\n     hw_6 = fsm_9;\n   end\n   7'b1011110 : begin\n     sig_11 = data_7;\n   end\n   default : begin \n     reg_6 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_6 ) == ( 6'b1x110x ) |-> fsm_4 == auth_4 ;endproperty \nproperty name: ( operation_code_6 ) == ( 5'bxx0xx ) |-> cfg_11 == tx_3 ;endproperty \nproperty name: ( operation_code_6 ) == ( clk_8 ) |-> hw_6 == fsm_9 ;endproperty \nproperty name: ( operation_code_6 ) == ( 7'b1011110 ) |-> sig_11 == data_7 ;endproperty \nproperty name; ( ( operation_code_6 ) != 6'b1x110x ) || ( ( operation_code_6 ) != 5'bxx0xx ) || ( ( operation_code_6 ) != clk_8 ) || ( operation_code_6 ) != 7'b1011110 ) ) |-> reg_6 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_18 ) \n   5'bxx1xx : begin\n     err_1 = clk_16;\n   end\n   5'b100xx : begin\n     tx_11 = cfg_14;\n   end\n   default : begin \n     reg_20 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_18 ) == ( 5'bxx1xx ) |-> err_1 == clk_16 ;endproperty \nproperty name: ( start_signal_18 ) == ( 5'b100xx ) |-> tx_11 == cfg_14 ;endproperty \nproperty name; ( ( start_signal_18 ) != 5'bxx1xx ) || ( start_signal_18 ) != 5'b100xx ) ) |-> reg_20 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_4 ) \n   4'b0110 : begin\n     fsm_9 = rx_18;\n   end\n   5'bx0000 : begin\n     data_10 = err_11;\n   end\n   default : begin \n     data_12 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_4 ) == ( 4'b0110 ) |-> fsm_9 == rx_18 ;endproperty \nproperty name: ( interrupt_enable_4 ) == ( 5'bx0000 ) |-> data_10 == err_11 ;endproperty \nproperty name; ( ( interrupt_enable_4 ) != 4'b0110 ) || ( interrupt_enable_4 ) != 5'bx0000 ) ) |-> data_12 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_10 ) \n   7'b0xxxxx0 : begin\n     err_20 = data_5;\n   end\n   default : begin \n     tx_4 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_10 ) == ( 7'b0xxxxx0 ) |-> err_20 == data_5 ;endproperty \nproperty name; ( input_buffer_10 ) != 7'b0xxxxx0 ) ) |-> tx_4 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_7 ) \n   7'bx10101x : begin\n     cfg_20 = sig_6;\n   end\n   sig_1 : begin\n     sig_19 = data_12;\n   end\n   default : begin \n     auth_14 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_7 ) == ( 7'bx10101x ) |-> cfg_20 == sig_6 ;endproperty \nproperty name: ( data_status_register_status_7 ) == ( sig_1 ) |-> sig_19 == data_12 ;endproperty \nproperty name; ( ( data_status_register_status_7 ) != 7'bx10101x ) || ( data_status_register_status_7 ) != sig_1 ) ) |-> auth_14 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_6 ) \n   7'h76 : begin\n     fsm_6 = auth_16;\n   end\n   default : begin \n     rx_2 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_6 ) == ( 7'h76 ) |-> fsm_6 == auth_16 ;endproperty \nproperty name; ( output_buffer_6 ) != 7'h76 ) ) |-> rx_2 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_12 ) \n   7'b1x0x001 : begin\n     reg_3 = clk_1;\n   end\n   5'bx11xx : begin\n     rst_13 = hw_19;\n   end\n   6'b111011 : begin\n     fsm_18 = sig_11;\n   end\n   7'bxx00x1x : begin\n     data_3 = chip_7;\n   end\n   default : begin \n     fsm_1 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_12 ) == ( 7'b1x0x001 ) |-> reg_3 == clk_1 ;endproperty \nproperty name: ( start_signal_12 ) == ( 5'bx11xx ) |-> rst_13 == hw_19 ;endproperty \nproperty name: ( start_signal_12 ) == ( 6'b111011 ) |-> fsm_18 == sig_11 ;endproperty \nproperty name: ( start_signal_12 ) == ( 7'bxx00x1x ) |-> data_3 == chip_7 ;endproperty \nproperty name; ( ( start_signal_12 ) != 7'b1x0x001 ) || ( ( start_signal_12 ) != 5'bx11xx ) || ( ( start_signal_12 ) != 6'b111011 ) || ( start_signal_12 ) != 7'bxx00x1x ) ) |-> fsm_1 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_16 ) \n   6'bx1100x : begin\n     sig_8 = auth_1;\n   end\n   5'hxb : begin\n     auth_8 = auth_2;\n   end\n   5'b00x01 : begin\n     chip_3 = reg_5;\n   end\n   default : begin \n     rx_19 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( input_register_16 ) == ( 6'bx1100x ) |-> sig_8 == auth_1 ;endproperty \nproperty name: ( input_register_16 ) == ( 5'hxb ) |-> auth_8 == auth_2 ;endproperty \nproperty name: ( input_register_16 ) == ( 5'b00x01 ) |-> chip_3 == reg_5 ;endproperty \nproperty name; ( ( input_register_16 ) != 6'bx1100x ) || ( ( input_register_16 ) != 5'hxb ) || ( input_register_16 ) != 5'b00x01 ) ) |-> rx_19 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_18 ) \n   6'bx10101 : begin\n     hw_1 = auth_4;\n   end\n   5'bx0x0x : begin\n     core_8 = hw_10;\n   end\n   6'bxxxx1x : begin\n     data_14 = err_19;\n   end\n   7'b00000x0 : begin\n     tx_12 = sig_11;\n   end\n   default : begin \n     rst_20 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_18 ) == ( 6'bx10101 ) |-> hw_1 == auth_4 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( 5'bx0x0x ) |-> core_8 == hw_10 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( 6'bxxxx1x ) |-> data_14 == err_19 ;endproperty \nproperty name: ( data_buffer_status_18 ) == ( 7'b00000x0 ) |-> tx_12 == sig_11 ;endproperty \nproperty name; ( ( data_buffer_status_18 ) != 6'bx10101 ) || ( ( data_buffer_status_18 ) != 5'bx0x0x ) || ( ( data_buffer_status_18 ) != 6'bxxxx1x ) || ( data_buffer_status_18 ) != 7'b00000x0 ) ) |-> rst_20 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_18 ) \n   7'b00xxxxx : begin\n     auth_20 = sig_7;\n   end\n   7'b1x1x0xx : begin\n     core_13 = rx_12;\n   end\n   4'h9 : begin\n     tx_1 = chip_5;\n   end\n   4'b0011 : begin\n     auth_7 = fsm_20;\n   end\n   default : begin \n     auth_10 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_18 ) == ( 7'b00xxxxx ) |-> auth_20 == sig_7 ;endproperty \nproperty name: ( control_flag_18 ) == ( 7'b1x1x0xx ) |-> core_13 == rx_12 ;endproperty \nproperty name: ( control_flag_18 ) == ( 4'h9 ) |-> tx_1 == chip_5 ;endproperty \nproperty name: ( control_flag_18 ) == ( 4'b0011 ) |-> auth_7 == fsm_20 ;endproperty \nproperty name; ( ( control_flag_18 ) != 7'b00xxxxx ) || ( ( control_flag_18 ) != 7'b1x1x0xx ) || ( ( control_flag_18 ) != 4'h9 ) || ( control_flag_18 ) != 4'b0011 ) ) |-> auth_10 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_17 ) \n   6'bxx1xx1 : begin\n     data_19 = fsm_4;\n   end\n   6'b011110 : begin\n     sig_8 = err_2;\n   end\n   5'b1101x : begin\n     auth_10 = rst_2;\n   end\n   7'b1x1x001 : begin\n     clk_19 = cfg_5;\n   end\n   6'b011x0x : begin\n     tx_17 = fsm_6;\n   end\n   default : begin \n     err_9 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_17 ) == ( 6'bxx1xx1 ) |-> data_19 == fsm_4 ;endproperty \nproperty name: ( status_flag_17 ) == ( 6'b011110 ) |-> sig_8 == err_2 ;endproperty \nproperty name: ( status_flag_17 ) == ( 5'b1101x ) |-> auth_10 == rst_2 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'b1x1x001 ) |-> clk_19 == cfg_5 ;endproperty \nproperty name: ( status_flag_17 ) == ( 6'b011x0x ) |-> tx_17 == fsm_6 ;endproperty \nproperty name; ( ( status_flag_17 ) != 6'bxx1xx1 ) || ( ( status_flag_17 ) != 6'b011110 ) || ( ( status_flag_17 ) != 5'b1101x ) || ( ( status_flag_17 ) != 7'b1x1x001 ) || ( status_flag_17 ) != 6'b011x0x ) ) |-> err_9 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_10 ) \n   5'b01x0x : begin\n     clk_20 = reg_4;\n   end\n   default : begin \n     sig_7 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_10 ) == ( 5'b01x0x ) |-> clk_20 == reg_4 ;endproperty \nproperty name; ( flag_control_10 ) != 5'b01x0x ) ) |-> sig_7 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_7 ) \n   7'bx0xx1xx : begin\n     auth_7 = cfg_4;\n   end\n   6'bx10110 : begin\n     hw_8 = core_10;\n   end\n   7'b00x0x0x : begin\n     sig_3 = cfg_6;\n   end\n   7'bx1000x0 : begin\n     auth_15 = hw_6;\n   end\n   7'bx0x0xxx : begin\n     reg_1 = clk_5;\n   end\n   default : begin \n     reg_7 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_7 ) == ( 7'bx0xx1xx ) |-> auth_7 == cfg_4 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'bx10110 ) |-> hw_8 == core_10 ;endproperty \nproperty name: ( control_valid_7 ) == ( 7'b00x0x0x ) |-> sig_3 == cfg_6 ;endproperty \nproperty name: ( control_valid_7 ) == ( 7'bx1000x0 ) |-> auth_15 == hw_6 ;endproperty \nproperty name: ( control_valid_7 ) == ( 7'bx0x0xxx ) |-> reg_1 == clk_5 ;endproperty \nproperty name; ( ( control_valid_7 ) != 7'bx0xx1xx ) || ( ( control_valid_7 ) != 6'bx10110 ) || ( ( control_valid_7 ) != 7'b00x0x0x ) || ( ( control_valid_7 ) != 7'bx1000x0 ) || ( control_valid_7 ) != 7'bx0x0xxx ) ) |-> reg_7 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_6 ) \n   7'b010110x : begin\n     fsm_18 = data_16;\n   end\n   7'h9 : begin\n     cfg_5 = tx_8;\n   end\n   7'h8 : begin\n     clk_10 = rx_7;\n   end\n   clk_18 : begin\n     err_10 = sig_19;\n   end\n   reg_18 : begin\n     data_8 = clk_16;\n   end\n   default : begin \n     tx_7 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( command_status_6 ) == ( 7'b010110x ) |-> fsm_18 == data_16 ;endproperty \nproperty name: ( command_status_6 ) == ( 7'h9 ) |-> cfg_5 == tx_8 ;endproperty \nproperty name: ( command_status_6 ) == ( 7'h8 ) |-> clk_10 == rx_7 ;endproperty \nproperty name: ( command_status_6 ) == ( clk_18 ) |-> err_10 == sig_19 ;endproperty \nproperty name: ( command_status_6 ) == ( reg_18 ) |-> data_8 == clk_16 ;endproperty \nproperty name; ( ( command_status_6 ) != 7'b010110x ) || ( ( command_status_6 ) != 7'h9 ) || ( ( command_status_6 ) != 7'h8 ) || ( ( command_status_6 ) != clk_18 ) || ( command_status_6 ) != reg_18 ) ) |-> tx_7 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_11 ) \n   7'b1x101x1 : begin\n     chip_3 = sig_4;\n   end\n   7'b011xx10 : begin\n     cfg_2 = chip_17;\n   end\n   default : begin \n     cfg_16 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_11 ) == ( 7'b1x101x1 ) |-> chip_3 == sig_4 ;endproperty \nproperty name: ( read_enable_11 ) == ( 7'b011xx10 ) |-> cfg_2 == chip_17 ;endproperty \nproperty name; ( ( read_enable_11 ) != 7'b1x101x1 ) || ( read_enable_11 ) != 7'b011xx10 ) ) |-> cfg_16 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   6'b111110 : begin\n     err_6 = hw_10;\n   end\n   default : begin \n     err_7 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_17 ) == ( 6'b111110 ) |-> err_6 == hw_10 ;endproperty \nproperty name; ( input_status_register_17 ) != 6'b111110 ) ) |-> err_7 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_5 ) \n   7'b111000x : begin\n     reg_19 = fsm_13;\n   end\n   7'b0101100 : begin\n     data_18 = hw_15;\n   end\n   4'hb : begin\n     hw_9 = clk_3;\n   end\n   5'b01x0x : begin\n     tx_14 = chip_16;\n   end\n   4'h3 : begin\n     sig_11 = data_19;\n   end\n   default : begin \n     rx_9 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( control_input_5 ) == ( 7'b111000x ) |-> reg_19 == fsm_13 ;endproperty \nproperty name: ( control_input_5 ) == ( 7'b0101100 ) |-> data_18 == hw_15 ;endproperty \nproperty name: ( control_input_5 ) == ( 4'hb ) |-> hw_9 == clk_3 ;endproperty \nproperty name: ( control_input_5 ) == ( 5'b01x0x ) |-> tx_14 == chip_16 ;endproperty \nproperty name: ( control_input_5 ) == ( 4'h3 ) |-> sig_11 == data_19 ;endproperty \nproperty name; ( ( control_input_5 ) != 7'b111000x ) || ( ( control_input_5 ) != 7'b0101100 ) || ( ( control_input_5 ) != 4'hb ) || ( ( control_input_5 ) != 5'b01x0x ) || ( control_input_5 ) != 4'h3 ) ) |-> rx_9 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_16 ) \n   7'b0110100 : begin\n     rst_17 = data_18;\n   end\n   default : begin \n     hw_20 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( result_register_16 ) == ( 7'b0110100 ) |-> rst_17 == data_18 ;endproperty \nproperty name; ( result_register_16 ) != 7'b0110100 ) ) |-> hw_20 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_18 ) \n   7'bxxxx1x0 : begin\n     cfg_8 = fsm_8;\n   end\n   default : begin \n     core_3 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( output_control_18 ) == ( 7'bxxxx1x0 ) |-> cfg_8 == fsm_8 ;endproperty \nproperty name; ( output_control_18 ) != 7'bxxxx1x0 ) ) |-> core_3 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_18 ) \n   clk_8 : begin\n     tx_12 = auth_4;\n   end\n   7'h13 : begin\n     auth_12 = chip_11;\n   end\n   7'bxx1101x : begin\n     tx_11 = data_3;\n   end\n   6'bxx1x1x : begin\n     rst_8 = data_14;\n   end\n   default : begin \n     chip_4 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_18 ) == ( clk_8 ) |-> tx_12 == auth_4 ;endproperty \nproperty name: ( acknowledge_18 ) == ( 7'h13 ) |-> auth_12 == chip_11 ;endproperty \nproperty name: ( acknowledge_18 ) == ( 7'bxx1101x ) |-> tx_11 == data_3 ;endproperty \nproperty name: ( acknowledge_18 ) == ( 6'bxx1x1x ) |-> rst_8 == data_14 ;endproperty \nproperty name; ( ( acknowledge_18 ) != clk_8 ) || ( ( acknowledge_18 ) != 7'h13 ) || ( ( acknowledge_18 ) != 7'bxx1101x ) || ( acknowledge_18 ) != 6'bxx1x1x ) ) |-> chip_4 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_3 ) \n   6'bxxxx1x : begin\n     reg_11 = hw_11;\n   end\n   default : begin \n     tx_20 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( output_control_3 ) == ( 6'bxxxx1x ) |-> reg_11 == hw_11 ;endproperty \nproperty name; ( output_control_3 ) != 6'bxxxx1x ) ) |-> tx_20 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_1 ) \n   7'bxxxxx1x : begin\n     clk_11 = err_13;\n   end\n   6'bxx1x01 : begin\n     err_11 = err_13;\n   end\n   7'bxxx1xxx : begin\n     rx_11 = core_15;\n   end\n   default : begin \n     sig_18 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( control_output_1 ) == ( 7'bxxxxx1x ) |-> clk_11 == err_13 ;endproperty \nproperty name: ( control_output_1 ) == ( 6'bxx1x01 ) |-> err_11 == err_13 ;endproperty \nproperty name: ( control_output_1 ) == ( 7'bxxx1xxx ) |-> rx_11 == core_15 ;endproperty \nproperty name; ( ( control_output_1 ) != 7'bxxxxx1x ) || ( ( control_output_1 ) != 6'bxx1x01 ) || ( control_output_1 ) != 7'bxxx1xxx ) ) |-> sig_18 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   7'h17 : begin\n     tx_2 = rst_10;\n   end\n   6'h39 : begin\n     sig_7 = sig_18;\n   end\n   6'h2c : begin\n     sig_9 = chip_11;\n   end\n   6'bx1010x : begin\n     reg_17 = core_9;\n   end\n   7'h20 : begin\n     auth_10 = auth_10;\n   end\n   default : begin \n     auth_15 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 7'h17 ) |-> tx_2 == rst_10 ;endproperty \nproperty name: ( control_output_5 ) == ( 6'h39 ) |-> sig_7 == sig_18 ;endproperty \nproperty name: ( control_output_5 ) == ( 6'h2c ) |-> sig_9 == chip_11 ;endproperty \nproperty name: ( control_output_5 ) == ( 6'bx1010x ) |-> reg_17 == core_9 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'h20 ) |-> auth_10 == auth_10 ;endproperty \nproperty name; ( ( control_output_5 ) != 7'h17 ) || ( ( control_output_5 ) != 6'h39 ) || ( ( control_output_5 ) != 6'h2c ) || ( ( control_output_5 ) != 6'bx1010x ) || ( control_output_5 ) != 7'h20 ) ) |-> auth_15 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_20 ) \n   7'b1x1000x : begin\n     sig_16 = data_4;\n   end\n   7'b0xxxxx1 : begin\n     core_20 = fsm_14;\n   end\n   rx_13 : begin\n     tx_10 = tx_16;\n   end\n   default : begin \n     data_7 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_20 ) == ( 7'b1x1000x ) |-> sig_16 == data_4 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'b0xxxxx1 ) |-> core_20 == fsm_14 ;endproperty \nproperty name: ( input_ready_20 ) == ( rx_13 ) |-> tx_10 == tx_16 ;endproperty \nproperty name; ( ( input_ready_20 ) != 7'b1x1000x ) || ( ( input_ready_20 ) != 7'b0xxxxx1 ) || ( input_ready_20 ) != rx_13 ) ) |-> data_7 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_13 ) \n   5'b00011 : begin\n     cfg_3 = cfg_3;\n   end\n   6'b00xx1x : begin\n     rst_1 = cfg_1;\n   end\n   5'b00x01 : begin\n     tx_15 = sig_18;\n   end\n   7'b1110000 : begin\n     hw_3 = data_7;\n   end\n   default : begin \n     rst_20 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_13 ) == ( 5'b00011 ) |-> cfg_3 == cfg_3 ;endproperty \nproperty name: ( status_register_buffer_13 ) == ( 6'b00xx1x ) |-> rst_1 == cfg_1 ;endproperty \nproperty name: ( status_register_buffer_13 ) == ( 5'b00x01 ) |-> tx_15 == sig_18 ;endproperty \nproperty name: ( status_register_buffer_13 ) == ( 7'b1110000 ) |-> hw_3 == data_7 ;endproperty \nproperty name; ( ( status_register_buffer_13 ) != 5'b00011 ) || ( ( status_register_buffer_13 ) != 6'b00xx1x ) || ( ( status_register_buffer_13 ) != 5'b00x01 ) || ( status_register_buffer_13 ) != 7'b1110000 ) ) |-> rst_20 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_15 ) \n   7'b10011x1 : begin\n     auth_16 = reg_9;\n   end\n   7'b1x10x0x : begin\n     core_10 = hw_3;\n   end\n   7'b1100000 : begin\n     cfg_6 = cfg_4;\n   end\n   6'b1x0xx0 : begin\n     data_11 = auth_3;\n   end\n   default : begin \n     sig_18 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_15 ) == ( 7'b10011x1 ) |-> auth_16 == reg_9 ;endproperty \nproperty name: ( acknowledge_signal_15 ) == ( 7'b1x10x0x ) |-> core_10 == hw_3 ;endproperty \nproperty name: ( acknowledge_signal_15 ) == ( 7'b1100000 ) |-> cfg_6 == cfg_4 ;endproperty \nproperty name: ( acknowledge_signal_15 ) == ( 6'b1x0xx0 ) |-> data_11 == auth_3 ;endproperty \nproperty name; ( ( acknowledge_signal_15 ) != 7'b10011x1 ) || ( ( acknowledge_signal_15 ) != 7'b1x10x0x ) || ( ( acknowledge_signal_15 ) != 7'b1100000 ) || ( acknowledge_signal_15 ) != 6'b1x0xx0 ) ) |-> sig_18 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   7'bxxx0x0x : begin\n     rst_7 = hw_12;\n   end\n   7'bxx10x10 : begin\n     core_15 = clk_15;\n   end\n   7'bx00110x : begin\n     clk_17 = cfg_17;\n   end\n   default : begin \n     core_3 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_13 ) == ( 7'bxxx0x0x ) |-> rst_7 == hw_12 ;endproperty \nproperty name: ( input_status_register_13 ) == ( 7'bxx10x10 ) |-> core_15 == clk_15 ;endproperty \nproperty name: ( input_status_register_13 ) == ( 7'bx00110x ) |-> clk_17 == cfg_17 ;endproperty \nproperty name; ( ( input_status_register_13 ) != 7'bxxx0x0x ) || ( ( input_status_register_13 ) != 7'bxx10x10 ) || ( input_status_register_13 ) != 7'bx00110x ) ) |-> core_3 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   6'b101001 : begin\n     rx_2 = hw_20;\n   end\n   7'b1100000 : begin\n     sig_12 = auth_4;\n   end\n   6'b01x101 : begin\n     tx_10 = clk_13;\n   end\n   7'b1100010 : begin\n     cfg_6 = clk_13;\n   end\n   6'b01xxx0 : begin\n     auth_8 = cfg_2;\n   end\n   default : begin \n     sig_1 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 6'b101001 ) |-> rx_2 == hw_20 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b1100000 ) |-> sig_12 == auth_4 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 6'b01x101 ) |-> tx_10 == clk_13 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b1100010 ) |-> cfg_6 == clk_13 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 6'b01xxx0 ) |-> auth_8 == cfg_2 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 6'b101001 ) || ( ( instruction_buffer_5 ) != 7'b1100000 ) || ( ( instruction_buffer_5 ) != 6'b01x101 ) || ( ( instruction_buffer_5 ) != 7'b1100010 ) || ( instruction_buffer_5 ) != 6'b01xxx0 ) ) |-> sig_1 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_11 ) \n   data_6 : begin\n     data_12 = auth_11;\n   end\n   default : begin \n     tx_12 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_11 ) == ( data_6 ) |-> data_12 == auth_11 ;endproperty \nproperty name; ( data_status_register_status_11 ) != data_6 ) ) |-> tx_12 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_15 ) \n   rst_8 : begin\n     data_7 = tx_19;\n   end\n   5'h14 : begin\n     sig_15 = rst_12;\n   end\n   6'h22 : begin\n     rst_10 = clk_16;\n   end\n   5'b11xx1 : begin\n     fsm_17 = auth_15;\n   end\n   default : begin \n     err_19 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_15 ) == ( rst_8 ) |-> data_7 == tx_19 ;endproperty \nproperty name: ( operation_code_15 ) == ( 5'h14 ) |-> sig_15 == rst_12 ;endproperty \nproperty name: ( operation_code_15 ) == ( 6'h22 ) |-> rst_10 == clk_16 ;endproperty \nproperty name: ( operation_code_15 ) == ( 5'b11xx1 ) |-> fsm_17 == auth_15 ;endproperty \nproperty name; ( ( operation_code_15 ) != rst_8 ) || ( ( operation_code_15 ) != 5'h14 ) || ( ( operation_code_15 ) != 6'h22 ) || ( operation_code_15 ) != 5'b11xx1 ) ) |-> err_19 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_15 ) \n   7'b0110100 : begin\n     hw_19 = fsm_2;\n   end\n   default : begin \n     fsm_4 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_15 ) == ( 7'b0110100 ) |-> hw_19 == fsm_2 ;endproperty \nproperty name; ( data_buffer_15 ) != 7'b0110100 ) ) |-> fsm_4 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   7'bx1011xx : begin\n     hw_20 = sig_18;\n   end\n   6'b111011 : begin\n     core_4 = core_12;\n   end\n   default : begin \n     auth_16 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_9 ) == ( 7'bx1011xx ) |-> hw_20 == sig_18 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 6'b111011 ) |-> core_4 == core_12 ;endproperty \nproperty name; ( ( control_input_status_9 ) != 7'bx1011xx ) || ( control_input_status_9 ) != 6'b111011 ) ) |-> auth_16 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   6'b0010xx : begin\n     hw_11 = chip_13;\n   end\n   5'b0xx00 : begin\n     cfg_1 = rx_11;\n   end\n   default : begin \n     data_16 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_4 ) == ( 6'b0010xx ) |-> hw_11 == chip_13 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 5'b0xx00 ) |-> cfg_1 == rx_11 ;endproperty \nproperty name; ( ( status_register_buffer_4 ) != 6'b0010xx ) || ( status_register_buffer_4 ) != 5'b0xx00 ) ) |-> data_16 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_2 ) \n   7'b1101110 : begin\n     tx_7 = clk_13;\n   end\n   4'b110x : begin\n     sig_19 = tx_12;\n   end\n   6'h29 : begin\n     reg_4 = cfg_1;\n   end\n   default : begin \n     core_3 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( data_register_2 ) == ( 7'b1101110 ) |-> tx_7 == clk_13 ;endproperty \nproperty name: ( data_register_2 ) == ( 4'b110x ) |-> sig_19 == tx_12 ;endproperty \nproperty name: ( data_register_2 ) == ( 6'h29 ) |-> reg_4 == cfg_1 ;endproperty \nproperty name; ( ( data_register_2 ) != 7'b1101110 ) || ( ( data_register_2 ) != 4'b110x ) || ( data_register_2 ) != 6'h29 ) ) |-> core_3 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   6'hx : begin\n     chip_4 = cfg_9;\n   end\n   default : begin \n     chip_11 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_20 ) == ( 6'hx ) |-> chip_4 == cfg_9 ;endproperty \nproperty name; ( data_buffer_20 ) != 6'hx ) ) |-> chip_11 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_11 ) \n   3'b011 : begin\n     clk_14 = auth_8;\n   end\n   cfg_14 : begin\n     rst_19 = cfg_3;\n   end\n   7'bxx0100x : begin\n     hw_19 = rst_15;\n   end\n   3'b1xx : begin\n     core_14 = core_15;\n   end\n   default : begin \n     rst_15 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_11 ) == ( 3'b011 ) |-> clk_14 == auth_8 ;endproperty \nproperty name: ( data_buffer_11 ) == ( cfg_14 ) |-> rst_19 == cfg_3 ;endproperty \nproperty name: ( data_buffer_11 ) == ( 7'bxx0100x ) |-> hw_19 == rst_15 ;endproperty \nproperty name: ( data_buffer_11 ) == ( 3'b1xx ) |-> core_14 == core_15 ;endproperty \nproperty name; ( ( data_buffer_11 ) != 3'b011 ) || ( ( data_buffer_11 ) != cfg_14 ) || ( ( data_buffer_11 ) != 7'bxx0100x ) || ( data_buffer_11 ) != 3'b1xx ) ) |-> rst_15 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   6'b001011 : begin\n     err_2 = fsm_9;\n   end\n   6'b01x100 : begin\n     fsm_7 = err_2;\n   end\n   default : begin \n     err_15 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_11 ) == ( 6'b001011 ) |-> err_2 == fsm_9 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 6'b01x100 ) |-> fsm_7 == err_2 ;endproperty \nproperty name; ( ( flag_control_status_11 ) != 6'b001011 ) || ( flag_control_status_11 ) != 6'b01x100 ) ) |-> err_15 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   7'bxxx11xx : begin\n     clk_18 = hw_17;\n   end\n   default : begin \n     reg_4 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_16 ) == ( 7'bxxx11xx ) |-> clk_18 == hw_17 ;endproperty \nproperty name; ( control_input_status_16 ) != 7'bxxx11xx ) ) |-> reg_4 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_5 ) \n   7'b1110x0x : begin\n     fsm_7 = data_2;\n   end\n   7'bx0x1x1x : begin\n     hw_20 = chip_16;\n   end\n   6'bxxx0xx : begin\n     auth_9 = fsm_11;\n   end\n   6'hc : begin\n     auth_20 = auth_4;\n   end\n   7'b0x101x0 : begin\n     cfg_5 = rx_9;\n   end\n   default : begin \n     chip_19 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( control_word_5 ) == ( 7'b1110x0x ) |-> fsm_7 == data_2 ;endproperty \nproperty name: ( control_word_5 ) == ( 7'bx0x1x1x ) |-> hw_20 == chip_16 ;endproperty \nproperty name: ( control_word_5 ) == ( 6'bxxx0xx ) |-> auth_9 == fsm_11 ;endproperty \nproperty name: ( control_word_5 ) == ( 6'hc ) |-> auth_20 == auth_4 ;endproperty \nproperty name: ( control_word_5 ) == ( 7'b0x101x0 ) |-> cfg_5 == rx_9 ;endproperty \nproperty name; ( ( control_word_5 ) != 7'b1110x0x ) || ( ( control_word_5 ) != 7'bx0x1x1x ) || ( ( control_word_5 ) != 6'bxxx0xx ) || ( ( control_word_5 ) != 6'hc ) || ( control_word_5 ) != 7'b0x101x0 ) ) |-> chip_19 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_12 ) \n   7'bxxx000x : begin\n     fsm_11 = auth_4;\n   end\n   default : begin \n     fsm_4 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( data_in_12 ) == ( 7'bxxx000x ) |-> fsm_11 == auth_4 ;endproperty \nproperty name; ( data_in_12 ) != 7'bxxx000x ) ) |-> fsm_4 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_5 ) \n   6'h29 : begin\n     rst_9 = reg_9;\n   end\n   7'b101101x : begin\n     rst_15 = cfg_3;\n   end\n   5'b1x001 : begin\n     rx_12 = fsm_19;\n   end\n   7'b010010x : begin\n     clk_1 = rst_7;\n   end\n   default : begin \n     chip_4 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_5 ) == ( 6'h29 ) |-> rst_9 == reg_9 ;endproperty \nproperty name: ( valid_input_5 ) == ( 7'b101101x ) |-> rst_15 == cfg_3 ;endproperty \nproperty name: ( valid_input_5 ) == ( 5'b1x001 ) |-> rx_12 == fsm_19 ;endproperty \nproperty name: ( valid_input_5 ) == ( 7'b010010x ) |-> clk_1 == rst_7 ;endproperty \nproperty name; ( ( valid_input_5 ) != 6'h29 ) || ( ( valid_input_5 ) != 7'b101101x ) || ( ( valid_input_5 ) != 5'b1x001 ) || ( valid_input_5 ) != 7'b010010x ) ) |-> chip_4 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_18 ) \n   6'bxx1000 : begin\n     rst_20 = data_11;\n   end\n   5'h2 : begin\n     rst_16 = hw_6;\n   end\n   7'hb : begin\n     core_9 = clk_16;\n   end\n   7'b0111001 : begin\n     sig_6 = auth_15;\n   end\n   7'bxxxx0x1 : begin\n     chip_17 = sig_5;\n   end\n   default : begin \n     sig_14 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( end_address_18 ) == ( 6'bxx1000 ) |-> rst_20 == data_11 ;endproperty \nproperty name: ( end_address_18 ) == ( 5'h2 ) |-> rst_16 == hw_6 ;endproperty \nproperty name: ( end_address_18 ) == ( 7'hb ) |-> core_9 == clk_16 ;endproperty \nproperty name: ( end_address_18 ) == ( 7'b0111001 ) |-> sig_6 == auth_15 ;endproperty \nproperty name: ( end_address_18 ) == ( 7'bxxxx0x1 ) |-> chip_17 == sig_5 ;endproperty \nproperty name; ( ( end_address_18 ) != 6'bxx1000 ) || ( ( end_address_18 ) != 5'h2 ) || ( ( end_address_18 ) != 7'hb ) || ( ( end_address_18 ) != 7'b0111001 ) || ( end_address_18 ) != 7'bxxxx0x1 ) ) |-> sig_14 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   6'b001011 : begin\n     clk_9 = fsm_8;\n   end\n   7'h1d : begin\n     err_7 = auth_3;\n   end\n   5'b1100x : begin\n     auth_18 = fsm_14;\n   end\n   7'b0000010 : begin\n     rst_15 = cfg_12;\n   end\n   clk_2 : begin\n     clk_14 = auth_5;\n   end\n   default : begin \n     core_12 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_3 ) == ( 6'b001011 ) |-> clk_9 == fsm_8 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 7'h1d ) |-> err_7 == auth_3 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 5'b1100x ) |-> auth_18 == fsm_14 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 7'b0000010 ) |-> rst_15 == cfg_12 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( clk_2 ) |-> clk_14 == auth_5 ;endproperty \nproperty name; ( ( control_register_status_status_3 ) != 6'b001011 ) || ( ( control_register_status_status_3 ) != 7'h1d ) || ( ( control_register_status_status_3 ) != 5'b1100x ) || ( ( control_register_status_status_3 ) != 7'b0000010 ) || ( control_register_status_status_3 ) != clk_2 ) ) |-> core_12 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   6'b01000x : begin\n     fsm_7 = rst_17;\n   end\n   7'bxxx0xx1 : begin\n     auth_18 = tx_14;\n   end\n   7'h66 : begin\n     core_8 = chip_11;\n   end\n   7'bx0xxx1x : begin\n     reg_7 = data_1;\n   end\n   default : begin \n     auth_15 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_16 ) == ( 6'b01000x ) |-> fsm_7 == rst_17 ;endproperty \nproperty name: ( data_status_register_16 ) == ( 7'bxxx0xx1 ) |-> auth_18 == tx_14 ;endproperty \nproperty name: ( data_status_register_16 ) == ( 7'h66 ) |-> core_8 == chip_11 ;endproperty \nproperty name: ( data_status_register_16 ) == ( 7'bx0xxx1x ) |-> reg_7 == data_1 ;endproperty \nproperty name; ( ( data_status_register_16 ) != 6'b01000x ) || ( ( data_status_register_16 ) != 7'bxxx0xx1 ) || ( ( data_status_register_16 ) != 7'h66 ) || ( data_status_register_16 ) != 7'bx0xxx1x ) ) |-> auth_15 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_8 ) \n   6'h26 : begin\n     sig_8 = reg_12;\n   end\n   7'b10x0x10 : begin\n     err_14 = rx_15;\n   end\n   6'b110x0x : begin\n     clk_18 = sig_11;\n   end\n   7'h0 : begin\n     err_3 = core_1;\n   end\n   7'b01xxxxx : begin\n     reg_15 = core_7;\n   end\n   default : begin \n     auth_9 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_8 ) == ( 6'h26 ) |-> sig_8 == reg_12 ;endproperty \nproperty name: ( mode_register_8 ) == ( 7'b10x0x10 ) |-> err_14 == rx_15 ;endproperty \nproperty name: ( mode_register_8 ) == ( 6'b110x0x ) |-> clk_18 == sig_11 ;endproperty \nproperty name: ( mode_register_8 ) == ( 7'h0 ) |-> err_3 == core_1 ;endproperty \nproperty name: ( mode_register_8 ) == ( 7'b01xxxxx ) |-> reg_15 == core_7 ;endproperty \nproperty name; ( ( mode_register_8 ) != 6'h26 ) || ( ( mode_register_8 ) != 7'b10x0x10 ) || ( ( mode_register_8 ) != 6'b110x0x ) || ( ( mode_register_8 ) != 7'h0 ) || ( mode_register_8 ) != 7'b01xxxxx ) ) |-> auth_9 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_9 ) \n   7'bxxx000x : begin\n     fsm_7 = clk_8;\n   end\n   6'b1x110x : begin\n     cfg_3 = core_17;\n   end\n   err_12 : begin\n     sig_15 = chip_7;\n   end\n   7'h53 : begin\n     rst_1 = err_10;\n   end\n   default : begin \n     core_8 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( start_address_9 ) == ( 7'bxxx000x ) |-> fsm_7 == clk_8 ;endproperty \nproperty name: ( start_address_9 ) == ( 6'b1x110x ) |-> cfg_3 == core_17 ;endproperty \nproperty name: ( start_address_9 ) == ( err_12 ) |-> sig_15 == chip_7 ;endproperty \nproperty name: ( start_address_9 ) == ( 7'h53 ) |-> rst_1 == err_10 ;endproperty \nproperty name; ( ( start_address_9 ) != 7'bxxx000x ) || ( ( start_address_9 ) != 6'b1x110x ) || ( ( start_address_9 ) != err_12 ) || ( start_address_9 ) != 7'h53 ) ) |-> core_8 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_8 ) \n   5'he : begin\n     fsm_17 = auth_18;\n   end\n   cfg_4 : begin\n     auth_6 = rst_4;\n   end\n   cfg_14 : begin\n     core_11 = cfg_11;\n   end\n   7'b0xxx000 : begin\n     err_1 = tx_15;\n   end\n   5'b01x01 : begin\n     data_1 = err_11;\n   end\n   default : begin \n     core_3 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_8 ) == ( 5'he ) |-> fsm_17 == auth_18 ;endproperty \nproperty name: ( control_flag_8 ) == ( cfg_4 ) |-> auth_6 == rst_4 ;endproperty \nproperty name: ( control_flag_8 ) == ( cfg_14 ) |-> core_11 == cfg_11 ;endproperty \nproperty name: ( control_flag_8 ) == ( 7'b0xxx000 ) |-> err_1 == tx_15 ;endproperty \nproperty name: ( control_flag_8 ) == ( 5'b01x01 ) |-> data_1 == err_11 ;endproperty \nproperty name; ( ( control_flag_8 ) != 5'he ) || ( ( control_flag_8 ) != cfg_4 ) || ( ( control_flag_8 ) != cfg_14 ) || ( ( control_flag_8 ) != 7'b0xxx000 ) || ( control_flag_8 ) != 5'b01x01 ) ) |-> core_3 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_13 ) \n   5'b1010x : begin\n     chip_8 = auth_20;\n   end\n   5'b01x1x : begin\n     rx_3 = core_13;\n   end\n   6'bx10x1x : begin\n     cfg_17 = chip_20;\n   end\n   6'b100000 : begin\n     sig_15 = data_11;\n   end\n   default : begin \n     clk_4 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( output_data_13 ) == ( 5'b1010x ) |-> chip_8 == auth_20 ;endproperty \nproperty name: ( output_data_13 ) == ( 5'b01x1x ) |-> rx_3 == core_13 ;endproperty \nproperty name: ( output_data_13 ) == ( 6'bx10x1x ) |-> cfg_17 == chip_20 ;endproperty \nproperty name: ( output_data_13 ) == ( 6'b100000 ) |-> sig_15 == data_11 ;endproperty \nproperty name; ( ( output_data_13 ) != 5'b1010x ) || ( ( output_data_13 ) != 5'b01x1x ) || ( ( output_data_13 ) != 6'bx10x1x ) || ( output_data_13 ) != 6'b100000 ) ) |-> clk_4 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_17 ) \n   5'b11101 : begin\n     cfg_14 = chip_3;\n   end\n   default : begin \n     clk_7 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( command_status_17 ) == ( 5'b11101 ) |-> cfg_14 == chip_3 ;endproperty \nproperty name; ( command_status_17 ) != 5'b11101 ) ) |-> clk_7 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_20 ) \n   7'b1101x10 : begin\n     chip_6 = clk_12;\n   end\n   default : begin \n     err_13 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_20 ) == ( 7'b1101x10 ) |-> chip_6 == clk_12 ;endproperty \nproperty name; ( valid_input_20 ) != 7'b1101x10 ) ) |-> err_13 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_8 ) \n   7'h4c : begin\n     hw_6 = fsm_11;\n   end\n   7'b00111xx : begin\n     chip_9 = clk_8;\n   end\n   7'b0x000x0 : begin\n     auth_18 = chip_1;\n   end\n   default : begin \n     fsm_9 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_8 ) == ( 7'h4c ) |-> hw_6 == fsm_11 ;endproperty \nproperty name: ( control_register_status_8 ) == ( 7'b00111xx ) |-> chip_9 == clk_8 ;endproperty \nproperty name: ( control_register_status_8 ) == ( 7'b0x000x0 ) |-> auth_18 == chip_1 ;endproperty \nproperty name; ( ( control_register_status_8 ) != 7'h4c ) || ( ( control_register_status_8 ) != 7'b00111xx ) || ( control_register_status_8 ) != 7'b0x000x0 ) ) |-> fsm_9 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_7 ) \n   7'h1f : begin\n     auth_8 = rx_20;\n   end\n   7'h63 : begin\n     sig_19 = auth_19;\n   end\n   7'b11xx0x1 : begin\n     rst_16 = fsm_1;\n   end\n   default : begin \n     clk_2 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_7 ) == ( 7'h1f ) |-> auth_8 == rx_20 ;endproperty \nproperty name: ( interrupt_request_7 ) == ( 7'h63 ) |-> sig_19 == auth_19 ;endproperty \nproperty name: ( interrupt_request_7 ) == ( 7'b11xx0x1 ) |-> rst_16 == fsm_1 ;endproperty \nproperty name; ( ( interrupt_request_7 ) != 7'h1f ) || ( ( interrupt_request_7 ) != 7'h63 ) || ( interrupt_request_7 ) != 7'b11xx0x1 ) ) |-> clk_2 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_20 ) \n   6'bx1x0xx : begin\n     rx_17 = sig_10;\n   end\n   6'b01xx10 : begin\n     reg_2 = tx_7;\n   end\n   6'bxxx1x1 : begin\n     hw_8 = sig_8;\n   end\n   default : begin \n     auth_13 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( read_data_20 ) == ( 6'bx1x0xx ) |-> rx_17 == sig_10 ;endproperty \nproperty name: ( read_data_20 ) == ( 6'b01xx10 ) |-> reg_2 == tx_7 ;endproperty \nproperty name: ( read_data_20 ) == ( 6'bxxx1x1 ) |-> hw_8 == sig_8 ;endproperty \nproperty name; ( ( read_data_20 ) != 6'bx1x0xx ) || ( ( read_data_20 ) != 6'b01xx10 ) || ( read_data_20 ) != 6'bxxx1x1 ) ) |-> auth_13 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_11 ) \n   3'b0xx : begin\n     data_18 = err_8;\n   end\n   3'b100 : begin\n     err_11 = hw_6;\n   end\n   default : begin \n     clk_9 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( address_status_11 ) == ( 3'b0xx ) |-> data_18 == err_8 ;endproperty \nproperty name: ( address_status_11 ) == ( 3'b100 ) |-> err_11 == hw_6 ;endproperty \nproperty name; ( ( address_status_11 ) != 3'b0xx ) || ( address_status_11 ) != 3'b100 ) ) |-> clk_9 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_20 ) \n   core_8 : begin\n     chip_6 = fsm_19;\n   end\n   default : begin \n     cfg_4 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_20 ) == ( core_8 ) |-> chip_6 == fsm_19 ;endproperty \nproperty name; ( acknowledge_20 ) != core_8 ) ) |-> cfg_4 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_4 ) \n   3'b10x : begin\n     data_7 = cfg_18;\n   end\n   7'b1x11x1x : begin\n     auth_18 = fsm_18;\n   end\n   6'b100101 : begin\n     chip_12 = data_18;\n   end\n   default : begin \n     data_13 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( address_register_4 ) == ( 3'b10x ) |-> data_7 == cfg_18 ;endproperty \nproperty name: ( address_register_4 ) == ( 7'b1x11x1x ) |-> auth_18 == fsm_18 ;endproperty \nproperty name: ( address_register_4 ) == ( 6'b100101 ) |-> chip_12 == data_18 ;endproperty \nproperty name; ( ( address_register_4 ) != 3'b10x ) || ( ( address_register_4 ) != 7'b1x11x1x ) || ( address_register_4 ) != 6'b100101 ) ) |-> data_13 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_14 ) \n   rx_1 : begin\n     hw_1 = sig_15;\n   end\n   7'bx1xx011 : begin\n     hw_11 = data_4;\n   end\n   7'bx00xx1x : begin\n     sig_3 = data_18;\n   end\n   7'h22 : begin\n     rx_18 = rx_9;\n   end\n   default : begin \n     tx_8 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_14 ) == ( rx_1 ) |-> hw_1 == sig_15 ;endproperty \nproperty name: ( write_complete_14 ) == ( 7'bx1xx011 ) |-> hw_11 == data_4 ;endproperty \nproperty name: ( write_complete_14 ) == ( 7'bx00xx1x ) |-> sig_3 == data_18 ;endproperty \nproperty name: ( write_complete_14 ) == ( 7'h22 ) |-> rx_18 == rx_9 ;endproperty \nproperty name; ( ( write_complete_14 ) != rx_1 ) || ( ( write_complete_14 ) != 7'bx1xx011 ) || ( ( write_complete_14 ) != 7'bx00xx1x ) || ( write_complete_14 ) != 7'h22 ) ) |-> tx_8 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_14 ) \n   6'b11x101 : begin\n     reg_14 = sig_3;\n   end\n   6'b0110x1 : begin\n     tx_13 = sig_4;\n   end\n   7'bx1x0x00 : begin\n     hw_16 = err_11;\n   end\n   7'bxx0x100 : begin\n     err_4 = rst_15;\n   end\n   default : begin \n     rx_7 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_14 ) == ( 6'b11x101 ) |-> reg_14 == sig_3 ;endproperty \nproperty name: ( control_register_14 ) == ( 6'b0110x1 ) |-> tx_13 == sig_4 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'bx1x0x00 ) |-> hw_16 == err_11 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'bxx0x100 ) |-> err_4 == rst_15 ;endproperty \nproperty name; ( ( control_register_14 ) != 6'b11x101 ) || ( ( control_register_14 ) != 6'b0110x1 ) || ( ( control_register_14 ) != 7'bx1x0x00 ) || ( control_register_14 ) != 7'bxx0x100 ) ) |-> rx_7 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_6 ) \n   3'b1xx : begin\n     cfg_6 = data_17;\n   end\n   7'b00011x0 : begin\n     tx_7 = auth_16;\n   end\n   7'h39 : begin\n     sig_14 = chip_6;\n   end\n   default : begin \n     fsm_17 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_6 ) == ( 3'b1xx ) |-> cfg_6 == data_17 ;endproperty \nproperty name: ( write_enable_6 ) == ( 7'b00011x0 ) |-> tx_7 == auth_16 ;endproperty \nproperty name: ( write_enable_6 ) == ( 7'h39 ) |-> sig_14 == chip_6 ;endproperty \nproperty name; ( ( write_enable_6 ) != 3'b1xx ) || ( ( write_enable_6 ) != 7'b00011x0 ) || ( write_enable_6 ) != 7'h39 ) ) |-> fsm_17 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_20 ) \n   7'b00x1001 : begin\n     cfg_13 = auth_8;\n   end\n   7'b00x1xxx : begin\n     core_13 = cfg_20;\n   end\n   6'h34 : begin\n     auth_12 = hw_6;\n   end\n   default : begin \n     reg_9 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_20 ) == ( 7'b00x1001 ) |-> cfg_13 == auth_8 ;endproperty \nproperty name: ( output_register_20 ) == ( 7'b00x1xxx ) |-> core_13 == cfg_20 ;endproperty \nproperty name: ( output_register_20 ) == ( 6'h34 ) |-> auth_12 == hw_6 ;endproperty \nproperty name; ( ( output_register_20 ) != 7'b00x1001 ) || ( ( output_register_20 ) != 7'b00x1xxx ) || ( output_register_20 ) != 6'h34 ) ) |-> reg_9 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_3 ) \n   6'b01xxxx : begin\n     rst_7 = data_15;\n   end\n   7'b0xxxxx1 : begin\n     data_15 = core_16;\n   end\n   default : begin \n     cfg_19 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( command_status_3 ) == ( 6'b01xxxx ) |-> rst_7 == data_15 ;endproperty \nproperty name: ( command_status_3 ) == ( 7'b0xxxxx1 ) |-> data_15 == core_16 ;endproperty \nproperty name; ( ( command_status_3 ) != 6'b01xxxx ) || ( command_status_3 ) != 7'b0xxxxx1 ) ) |-> cfg_19 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_1 ) \n   7'b100x0x0 : begin\n     reg_7 = sig_7;\n   end\n   clk_8 : begin\n     rx_15 = cfg_2;\n   end\n   default : begin \n     cfg_9 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( control_status_1 ) == ( 7'b100x0x0 ) |-> reg_7 == sig_7 ;endproperty \nproperty name: ( control_status_1 ) == ( clk_8 ) |-> rx_15 == cfg_2 ;endproperty \nproperty name; ( ( control_status_1 ) != 7'b100x0x0 ) || ( control_status_1 ) != clk_8 ) ) |-> cfg_9 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_3 ) \n   7'b1000001 : begin\n     core_6 = clk_2;\n   end\n   6'b0x0x00 : begin\n     err_4 = tx_4;\n   end\n   6'bx11001 : begin\n     data_6 = err_11;\n   end\n   6'b01x11x : begin\n     fsm_13 = core_4;\n   end\n   default : begin \n     sig_19 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( read_data_3 ) == ( 7'b1000001 ) |-> core_6 == clk_2 ;endproperty \nproperty name: ( read_data_3 ) == ( 6'b0x0x00 ) |-> err_4 == tx_4 ;endproperty \nproperty name: ( read_data_3 ) == ( 6'bx11001 ) |-> data_6 == err_11 ;endproperty \nproperty name: ( read_data_3 ) == ( 6'b01x11x ) |-> fsm_13 == core_4 ;endproperty \nproperty name; ( ( read_data_3 ) != 7'b1000001 ) || ( ( read_data_3 ) != 6'b0x0x00 ) || ( ( read_data_3 ) != 6'bx11001 ) || ( read_data_3 ) != 6'b01x11x ) ) |-> sig_19 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_20 ) \n   7'b10xx011 : begin\n     cfg_15 = rx_5;\n   end\n   6'b000x1x : begin\n     sig_19 = fsm_12;\n   end\n   7'h53 : begin\n     rst_15 = fsm_12;\n   end\n   5'b0x0xx : begin\n     cfg_20 = fsm_18;\n   end\n   default : begin \n     err_6 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_20 ) == ( 7'b10xx011 ) |-> cfg_15 == rx_5 ;endproperty \nproperty name: ( flag_register_20 ) == ( 6'b000x1x ) |-> sig_19 == fsm_12 ;endproperty \nproperty name: ( flag_register_20 ) == ( 7'h53 ) |-> rst_15 == fsm_12 ;endproperty \nproperty name: ( flag_register_20 ) == ( 5'b0x0xx ) |-> cfg_20 == fsm_18 ;endproperty \nproperty name; ( ( flag_register_20 ) != 7'b10xx011 ) || ( ( flag_register_20 ) != 6'b000x1x ) || ( ( flag_register_20 ) != 7'h53 ) || ( flag_register_20 ) != 5'b0x0xx ) ) |-> err_6 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_17 ) \n   7'bx101x0x : begin\n     sig_17 = cfg_3;\n   end\n   default : begin \n     chip_4 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_17 ) == ( 7'bx101x0x ) |-> sig_17 == cfg_3 ;endproperty \nproperty name; ( status_flag_17 ) != 7'bx101x0x ) ) |-> chip_4 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_11 ) \n   7'h6e : begin\n     cfg_17 = core_7;\n   end\n   6'bxx0x01 : begin\n     err_11 = rst_8;\n   end\n   default : begin \n     cfg_11 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( control_register_11 ) == ( 7'h6e ) |-> cfg_17 == core_7 ;endproperty \nproperty name: ( control_register_11 ) == ( 6'bxx0x01 ) |-> err_11 == rst_8 ;endproperty \nproperty name; ( ( control_register_11 ) != 7'h6e ) || ( control_register_11 ) != 6'bxx0x01 ) ) |-> cfg_11 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_17 ) \n   6'bxx0100 : begin\n     sig_8 = reg_14;\n   end\n   default : begin \n     rx_14 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_17 ) == ( 6'bxx0100 ) |-> sig_8 == reg_14 ;endproperty \nproperty name; ( data_status_register_17 ) != 6'bxx0100 ) ) |-> rx_14 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_5 ) \n   6'h32 : begin\n     hw_16 = data_18;\n   end\n   7'h1b : begin\n     rx_8 = rst_7;\n   end\n   4'hc : begin\n     clk_9 = rst_12;\n   end\n   4'h1 : begin\n     cfg_13 = err_11;\n   end\n   default : begin \n     cfg_6 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_5 ) == ( 6'h32 ) |-> hw_16 == data_18 ;endproperty \nproperty name: ( interrupt_flag_5 ) == ( 7'h1b ) |-> rx_8 == rst_7 ;endproperty \nproperty name: ( interrupt_flag_5 ) == ( 4'hc ) |-> clk_9 == rst_12 ;endproperty \nproperty name: ( interrupt_flag_5 ) == ( 4'h1 ) |-> cfg_13 == err_11 ;endproperty \nproperty name; ( ( interrupt_flag_5 ) != 6'h32 ) || ( ( interrupt_flag_5 ) != 7'h1b ) || ( ( interrupt_flag_5 ) != 4'hc ) || ( interrupt_flag_5 ) != 4'h1 ) ) |-> cfg_6 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_8 ) \n   7'b0100xxx : begin\n     fsm_15 = sig_19;\n   end\n   6'b111100 : begin\n     hw_10 = auth_2;\n   end\n   6'h23 : begin\n     cfg_15 = chip_20;\n   end\n   default : begin \n     rst_11 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_8 ) == ( 7'b0100xxx ) |-> fsm_15 == sig_19 ;endproperty \nproperty name: ( read_enable_8 ) == ( 6'b111100 ) |-> hw_10 == auth_2 ;endproperty \nproperty name: ( read_enable_8 ) == ( 6'h23 ) |-> cfg_15 == chip_20 ;endproperty \nproperty name; ( ( read_enable_8 ) != 7'b0100xxx ) || ( ( read_enable_8 ) != 6'b111100 ) || ( read_enable_8 ) != 6'h23 ) ) |-> rst_11 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_15 ) \n   7'b1xxx0xx : begin\n     err_12 = data_17;\n   end\n   6'b111xx0 : begin\n     rst_18 = core_18;\n   end\n   6'bxxxxxx : begin\n     sig_2 = tx_2;\n   end\n   7'b0101100 : begin\n     err_3 = sig_14;\n   end\n   default : begin \n     fsm_10 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( address_15 ) == ( 7'b1xxx0xx ) |-> err_12 == data_17 ;endproperty \nproperty name: ( address_15 ) == ( 6'b111xx0 ) |-> rst_18 == core_18 ;endproperty \nproperty name: ( address_15 ) == ( 6'bxxxxxx ) |-> sig_2 == tx_2 ;endproperty \nproperty name: ( address_15 ) == ( 7'b0101100 ) |-> err_3 == sig_14 ;endproperty \nproperty name; ( ( address_15 ) != 7'b1xxx0xx ) || ( ( address_15 ) != 6'b111xx0 ) || ( ( address_15 ) != 6'bxxxxxx ) || ( address_15 ) != 7'b0101100 ) ) |-> fsm_10 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_9 ) \n   7'bx10x00x : begin\n     core_6 = auth_6;\n   end\n   4'ha : begin\n     core_20 = fsm_10;\n   end\n   7'b1101101 : begin\n     data_3 = cfg_17;\n   end\n   default : begin \n     cfg_1 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( data_control_9 ) == ( 7'bx10x00x ) |-> core_6 == auth_6 ;endproperty \nproperty name: ( data_control_9 ) == ( 4'ha ) |-> core_20 == fsm_10 ;endproperty \nproperty name: ( data_control_9 ) == ( 7'b1101101 ) |-> data_3 == cfg_17 ;endproperty \nproperty name; ( ( data_control_9 ) != 7'bx10x00x ) || ( ( data_control_9 ) != 4'ha ) || ( data_control_9 ) != 7'b1101101 ) ) |-> cfg_1 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_2 ) \n   6'bx1xx0x : begin\n     auth_17 = sig_16;\n   end\n   7'h44 : begin\n     chip_10 = sig_4;\n   end\n   4'he : begin\n     auth_4 = chip_12;\n   end\n   6'h17 : begin\n     rst_20 = auth_7;\n   end\n   6'b000x01 : begin\n     rx_12 = tx_20;\n   end\n   default : begin \n     hw_13 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_2 ) == ( 6'bx1xx0x ) |-> auth_17 == sig_16 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 7'h44 ) |-> chip_10 == sig_4 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 4'he ) |-> auth_4 == chip_12 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 6'h17 ) |-> rst_20 == auth_7 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 6'b000x01 ) |-> rx_12 == tx_20 ;endproperty \nproperty name; ( ( output_buffer_2 ) != 6'bx1xx0x ) || ( ( output_buffer_2 ) != 7'h44 ) || ( ( output_buffer_2 ) != 4'he ) || ( ( output_buffer_2 ) != 6'h17 ) || ( output_buffer_2 ) != 6'b000x01 ) ) |-> hw_13 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   7'b0xxx001 : begin\n     sig_1 = clk_14;\n   end\n   6'bxxx1x0 : begin\n     rst_6 = rst_4;\n   end\n   sig_1 : begin\n     fsm_5 = chip_15;\n   end\n   6'b1xx00x : begin\n     core_8 = fsm_8;\n   end\n   7'b0011x11 : begin\n     rst_7 = tx_9;\n   end\n   default : begin \n     core_19 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_20 ) == ( 7'b0xxx001 ) |-> sig_1 == clk_14 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 6'bxxx1x0 ) |-> rst_6 == rst_4 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( sig_1 ) |-> fsm_5 == chip_15 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 6'b1xx00x ) |-> core_8 == fsm_8 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 7'b0011x11 ) |-> rst_7 == tx_9 ;endproperty \nproperty name; ( ( control_flag_register_20 ) != 7'b0xxx001 ) || ( ( control_flag_register_20 ) != 6'bxxx1x0 ) || ( ( control_flag_register_20 ) != sig_1 ) || ( ( control_flag_register_20 ) != 6'b1xx00x ) || ( control_flag_register_20 ) != 7'b0011x11 ) ) |-> core_19 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_16 ) \n   7'h37 : begin\n     cfg_5 = err_16;\n   end\n   7'b1x01000 : begin\n     cfg_13 = clk_9;\n   end\n   4'b1001 : begin\n     fsm_14 = cfg_18;\n   end\n   6'b011000 : begin\n     rst_7 = clk_18;\n   end\n   default : begin \n     cfg_7 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( control_word_16 ) == ( 7'h37 ) |-> cfg_5 == err_16 ;endproperty \nproperty name: ( control_word_16 ) == ( 7'b1x01000 ) |-> cfg_13 == clk_9 ;endproperty \nproperty name: ( control_word_16 ) == ( 4'b1001 ) |-> fsm_14 == cfg_18 ;endproperty \nproperty name: ( control_word_16 ) == ( 6'b011000 ) |-> rst_7 == clk_18 ;endproperty \nproperty name; ( ( control_word_16 ) != 7'h37 ) || ( ( control_word_16 ) != 7'b1x01000 ) || ( ( control_word_16 ) != 4'b1001 ) || ( control_word_16 ) != 6'b011000 ) ) |-> cfg_7 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_19 ) \n   5'b0xxxx : begin\n     sig_7 = tx_15;\n   end\n   7'h55 : begin\n     clk_2 = err_3;\n   end\n   3'h0 : begin\n     rx_15 = clk_15;\n   end\n   7'h1f : begin\n     clk_15 = core_19;\n   end\n   default : begin \n     err_8 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_output_19 ) == ( 5'b0xxxx ) |-> sig_7 == tx_15 ;endproperty \nproperty name: ( control_output_19 ) == ( 7'h55 ) |-> clk_2 == err_3 ;endproperty \nproperty name: ( control_output_19 ) == ( 3'h0 ) |-> rx_15 == clk_15 ;endproperty \nproperty name: ( control_output_19 ) == ( 7'h1f ) |-> clk_15 == core_19 ;endproperty \nproperty name; ( ( control_output_19 ) != 5'b0xxxx ) || ( ( control_output_19 ) != 7'h55 ) || ( ( control_output_19 ) != 3'h0 ) || ( control_output_19 ) != 7'h1f ) ) |-> err_8 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_13 ) \n   6'h7 : begin\n     chip_18 = fsm_4;\n   end\n   7'h7x : begin\n     core_6 = auth_17;\n   end\n   3'h3 : begin\n     data_9 = cfg_18;\n   end\n   7'b1001x01 : begin\n     chip_16 = rst_16;\n   end\n   default : begin \n     rx_16 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( control_output_13 ) == ( 6'h7 ) |-> chip_18 == fsm_4 ;endproperty \nproperty name: ( control_output_13 ) == ( 7'h7x ) |-> core_6 == auth_17 ;endproperty \nproperty name: ( control_output_13 ) == ( 3'h3 ) |-> data_9 == cfg_18 ;endproperty \nproperty name: ( control_output_13 ) == ( 7'b1001x01 ) |-> chip_16 == rst_16 ;endproperty \nproperty name; ( ( control_output_13 ) != 6'h7 ) || ( ( control_output_13 ) != 7'h7x ) || ( ( control_output_13 ) != 3'h3 ) || ( control_output_13 ) != 7'b1001x01 ) ) |-> rx_16 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_3 ) \n   6'b110000 : begin\n     tx_20 = tx_7;\n   end\n   7'h2b : begin\n     fsm_6 = core_20;\n   end\n   7'b1xxxxx1 : begin\n     tx_18 = hw_3;\n   end\n   7'b10xxx01 : begin\n     chip_19 = rst_5;\n   end\n   cfg_4 : begin\n     core_5 = reg_17;\n   end\n   default : begin \n     reg_10 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_3 ) == ( 6'b110000 ) |-> tx_20 == tx_7 ;endproperty \nproperty name: ( operation_code_3 ) == ( 7'h2b ) |-> fsm_6 == core_20 ;endproperty \nproperty name: ( operation_code_3 ) == ( 7'b1xxxxx1 ) |-> tx_18 == hw_3 ;endproperty \nproperty name: ( operation_code_3 ) == ( 7'b10xxx01 ) |-> chip_19 == rst_5 ;endproperty \nproperty name: ( operation_code_3 ) == ( cfg_4 ) |-> core_5 == reg_17 ;endproperty \nproperty name; ( ( operation_code_3 ) != 6'b110000 ) || ( ( operation_code_3 ) != 7'h2b ) || ( ( operation_code_3 ) != 7'b1xxxxx1 ) || ( ( operation_code_3 ) != 7'b10xxx01 ) || ( operation_code_3 ) != cfg_4 ) ) |-> reg_10 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_20 ) \n   7'bxxxx1x0 : begin\n     tx_8 = sig_9;\n   end\n   6'b01000x : begin\n     err_12 = sig_19;\n   end\n   5'b11xx1 : begin\n     core_14 = sig_20;\n   end\n   default : begin \n     hw_6 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( command_word_20 ) == ( 7'bxxxx1x0 ) |-> tx_8 == sig_9 ;endproperty \nproperty name: ( command_word_20 ) == ( 6'b01000x ) |-> err_12 == sig_19 ;endproperty \nproperty name: ( command_word_20 ) == ( 5'b11xx1 ) |-> core_14 == sig_20 ;endproperty \nproperty name; ( ( command_word_20 ) != 7'bxxxx1x0 ) || ( ( command_word_20 ) != 6'b01000x ) || ( command_word_20 ) != 5'b11xx1 ) ) |-> hw_6 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_13 ) \n   7'bxx1x0xx : begin\n     chip_1 = core_17;\n   end\n   6'h11 : begin\n     sig_15 = err_10;\n   end\n   default : begin \n     core_14 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( status_output_13 ) == ( 7'bxx1x0xx ) |-> chip_1 == core_17 ;endproperty \nproperty name: ( status_output_13 ) == ( 6'h11 ) |-> sig_15 == err_10 ;endproperty \nproperty name; ( ( status_output_13 ) != 7'bxx1x0xx ) || ( status_output_13 ) != 6'h11 ) ) |-> core_14 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_15 ) \n   6'b01x0x1 : begin\n     auth_15 = cfg_9;\n   end\n   7'h76 : begin\n     reg_3 = core_18;\n   end\n   6'b0011xx : begin\n     reg_8 = fsm_18;\n   end\n   6'b111100 : begin\n     rst_16 = cfg_18;\n   end\n   default : begin \n     tx_9 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_15 ) == ( 6'b01x0x1 ) |-> auth_15 == cfg_9 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 7'h76 ) |-> reg_3 == core_18 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 6'b0011xx ) |-> reg_8 == fsm_18 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 6'b111100 ) |-> rst_16 == cfg_18 ;endproperty \nproperty name; ( ( interrupt_flag_15 ) != 6'b01x0x1 ) || ( ( interrupt_flag_15 ) != 7'h76 ) || ( ( interrupt_flag_15 ) != 6'b0011xx ) || ( interrupt_flag_15 ) != 6'b111100 ) ) |-> tx_9 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_10 ) \n   7'h4e : begin\n     core_9 = auth_20;\n   end\n   4'bx01x : begin\n     chip_6 = rx_4;\n   end\n   6'b001101 : begin\n     rx_19 = rst_4;\n   end\n   7'bx101x11 : begin\n     cfg_8 = tx_18;\n   end\n   5'b01011 : begin\n     hw_15 = cfg_10;\n   end\n   default : begin \n     hw_8 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_10 ) == ( 7'h4e ) |-> core_9 == auth_20 ;endproperty \nproperty name: ( data_ready_10 ) == ( 4'bx01x ) |-> chip_6 == rx_4 ;endproperty \nproperty name: ( data_ready_10 ) == ( 6'b001101 ) |-> rx_19 == rst_4 ;endproperty \nproperty name: ( data_ready_10 ) == ( 7'bx101x11 ) |-> cfg_8 == tx_18 ;endproperty \nproperty name: ( data_ready_10 ) == ( 5'b01011 ) |-> hw_15 == cfg_10 ;endproperty \nproperty name; ( ( data_ready_10 ) != 7'h4e ) || ( ( data_ready_10 ) != 4'bx01x ) || ( ( data_ready_10 ) != 6'b001101 ) || ( ( data_ready_10 ) != 7'bx101x11 ) || ( data_ready_10 ) != 5'b01011 ) ) |-> hw_8 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_16 ) \n   7'b1110101 : begin\n     hw_14 = clk_1;\n   end\n   5'h19 : begin\n     reg_6 = reg_12;\n   end\n   default : begin \n     clk_8 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( data_out_16 ) == ( 7'b1110101 ) |-> hw_14 == clk_1 ;endproperty \nproperty name: ( data_out_16 ) == ( 5'h19 ) |-> reg_6 == reg_12 ;endproperty \nproperty name; ( ( data_out_16 ) != 7'b1110101 ) || ( data_out_16 ) != 5'h19 ) ) |-> clk_8 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   err_6 : begin\n     cfg_15 = data_2;\n   end\n   6'bx1x10x : begin\n     rst_1 = clk_2;\n   end\n   6'b011x01 : begin\n     core_16 = cfg_11;\n   end\n   default : begin \n     clk_17 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_19 ) == ( err_6 ) |-> cfg_15 == data_2 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 6'bx1x10x ) |-> rst_1 == clk_2 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 6'b011x01 ) |-> core_16 == cfg_11 ;endproperty \nproperty name; ( ( ready_signal_19 ) != err_6 ) || ( ( ready_signal_19 ) != 6'bx1x10x ) || ( ready_signal_19 ) != 6'b011x01 ) ) |-> clk_17 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_2 ) \n   3'b1x0 : begin\n     hw_1 = rst_18;\n   end\n   7'b0000110 : begin\n     core_18 = hw_4;\n   end\n   4'bx101 : begin\n     data_7 = fsm_16;\n   end\n   6'b000000 : begin\n     chip_12 = chip_16;\n   end\n   7'b10x1x00 : begin\n     core_1 = rst_7;\n   end\n   default : begin \n     reg_20 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( status_output_2 ) == ( 3'b1x0 ) |-> hw_1 == rst_18 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'b0000110 ) |-> core_18 == hw_4 ;endproperty \nproperty name: ( status_output_2 ) == ( 4'bx101 ) |-> data_7 == fsm_16 ;endproperty \nproperty name: ( status_output_2 ) == ( 6'b000000 ) |-> chip_12 == chip_16 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'b10x1x00 ) |-> core_1 == rst_7 ;endproperty \nproperty name; ( ( status_output_2 ) != 3'b1x0 ) || ( ( status_output_2 ) != 7'b0000110 ) || ( ( status_output_2 ) != 4'bx101 ) || ( ( status_output_2 ) != 6'b000000 ) || ( status_output_2 ) != 7'b10x1x00 ) ) |-> reg_20 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'bx0xx0xx : begin\n     rx_16 = data_15;\n   end\n   7'bxxxxx1x : begin\n     reg_20 = hw_3;\n   end\n   tx_11 : begin\n     clk_20 = tx_8;\n   end\n   7'h54 : begin\n     rst_12 = sig_5;\n   end\n   default : begin \n     clk_1 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_14 ) == ( 7'bx0xx0xx ) |-> rx_16 == data_15 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 7'bxxxxx1x ) |-> reg_20 == hw_3 ;endproperty \nproperty name: ( data_status_register_14 ) == ( tx_11 ) |-> clk_20 == tx_8 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 7'h54 ) |-> rst_12 == sig_5 ;endproperty \nproperty name; ( ( data_status_register_14 ) != 7'bx0xx0xx ) || ( ( data_status_register_14 ) != 7'bxxxxx1x ) || ( ( data_status_register_14 ) != tx_11 ) || ( data_status_register_14 ) != 7'h54 ) ) |-> clk_1 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_8 ) \n   6'bxxxx10 : begin\n     rx_19 = cfg_14;\n   end\n   6'h12 : begin\n     core_11 = reg_13;\n   end\n   7'h4x : begin\n     rst_4 = clk_18;\n   end\n   7'h7d : begin\n     err_9 = auth_7;\n   end\n   default : begin \n     sig_12 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( address_status_8 ) == ( 6'bxxxx10 ) |-> rx_19 == cfg_14 ;endproperty \nproperty name: ( address_status_8 ) == ( 6'h12 ) |-> core_11 == reg_13 ;endproperty \nproperty name: ( address_status_8 ) == ( 7'h4x ) |-> rst_4 == clk_18 ;endproperty \nproperty name: ( address_status_8 ) == ( 7'h7d ) |-> err_9 == auth_7 ;endproperty \nproperty name; ( ( address_status_8 ) != 6'bxxxx10 ) || ( ( address_status_8 ) != 6'h12 ) || ( ( address_status_8 ) != 7'h4x ) || ( address_status_8 ) != 7'h7d ) ) |-> sig_12 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_1 ) \n   7'b00xxx0x : begin\n     chip_12 = rst_6;\n   end\n   7'bxxx1101 : begin\n     clk_11 = err_20;\n   end\n   4'b11x0 : begin\n     rx_11 = clk_15;\n   end\n   6'bxxx111 : begin\n     chip_5 = clk_2;\n   end\n   5'bx0000 : begin\n     reg_11 = rx_9;\n   end\n   default : begin \n     data_5 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_1 ) == ( 7'b00xxx0x ) |-> chip_12 == rst_6 ;endproperty \nproperty name: ( read_enable_1 ) == ( 7'bxxx1101 ) |-> clk_11 == err_20 ;endproperty \nproperty name: ( read_enable_1 ) == ( 4'b11x0 ) |-> rx_11 == clk_15 ;endproperty \nproperty name: ( read_enable_1 ) == ( 6'bxxx111 ) |-> chip_5 == clk_2 ;endproperty \nproperty name: ( read_enable_1 ) == ( 5'bx0000 ) |-> reg_11 == rx_9 ;endproperty \nproperty name; ( ( read_enable_1 ) != 7'b00xxx0x ) || ( ( read_enable_1 ) != 7'bxxx1101 ) || ( ( read_enable_1 ) != 4'b11x0 ) || ( ( read_enable_1 ) != 6'bxxx111 ) || ( read_enable_1 ) != 5'bx0000 ) ) |-> data_5 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_9 ) \n   3'b111 : begin\n     reg_12 = sig_20;\n   end\n   default : begin \n     auth_17 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( output_control_9 ) == ( 3'b111 ) |-> reg_12 == sig_20 ;endproperty \nproperty name; ( output_control_9 ) != 3'b111 ) ) |-> auth_17 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_11 ) \n   6'bx01011 : begin\n     core_8 = data_17;\n   end\n   default : begin \n     auth_7 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_11 ) == ( 6'bx01011 ) |-> core_8 == data_17 ;endproperty \nproperty name; ( write_enable_11 ) != 6'bx01011 ) ) |-> auth_7 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_13 ) \n   hw : begin\n     tx_10 = fsm_18;\n   end\n   6'bxx100x : begin\n     cfg_17 = hw_14;\n   end\n   7'h48 : begin\n     reg_18 = err_13;\n   end\n   6'h31 : begin\n     data_19 = auth_17;\n   end\n   7'bxxx0x0x : begin\n     reg_15 = fsm_9;\n   end\n   default : begin \n     reg_8 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( read_data_13 ) == ( hw ) |-> tx_10 == fsm_18 ;endproperty \nproperty name: ( read_data_13 ) == ( 6'bxx100x ) |-> cfg_17 == hw_14 ;endproperty \nproperty name: ( read_data_13 ) == ( 7'h48 ) |-> reg_18 == err_13 ;endproperty \nproperty name: ( read_data_13 ) == ( 6'h31 ) |-> data_19 == auth_17 ;endproperty \nproperty name: ( read_data_13 ) == ( 7'bxxx0x0x ) |-> reg_15 == fsm_9 ;endproperty \nproperty name; ( ( read_data_13 ) != hw ) || ( ( read_data_13 ) != 6'bxx100x ) || ( ( read_data_13 ) != 7'h48 ) || ( ( read_data_13 ) != 6'h31 ) || ( read_data_13 ) != 7'bxxx0x0x ) ) |-> reg_8 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_4 ) \n   6'h22 : begin\n     fsm_2 = fsm_7;\n   end\n   default : begin \n     fsm_5 = rx_18;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_4 ) == ( 6'h22 ) |-> fsm_2 == fsm_7 ;endproperty \nproperty name; ( control_status_buffer_4 ) != 6'h22 ) ) |-> fsm_5 == rx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_18 ) \n   6'h30 : begin\n     auth_16 = rst_1;\n   end\n   7'b11xx0x1 : begin\n     cfg_18 = sig_17;\n   end\n   7'b1100x1x : begin\n     tx_11 = core_7;\n   end\n   5'b00xx0 : begin\n     sig_9 = hw_1;\n   end\n   6'b0x0x10 : begin\n     hw_2 = hw_5;\n   end\n   default : begin \n     auth_8 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_18 ) == ( 6'h30 ) |-> auth_16 == rst_1 ;endproperty \nproperty name: ( interrupt_request_18 ) == ( 7'b11xx0x1 ) |-> cfg_18 == sig_17 ;endproperty \nproperty name: ( interrupt_request_18 ) == ( 7'b1100x1x ) |-> tx_11 == core_7 ;endproperty \nproperty name: ( interrupt_request_18 ) == ( 5'b00xx0 ) |-> sig_9 == hw_1 ;endproperty \nproperty name: ( interrupt_request_18 ) == ( 6'b0x0x10 ) |-> hw_2 == hw_5 ;endproperty \nproperty name; ( ( interrupt_request_18 ) != 6'h30 ) || ( ( interrupt_request_18 ) != 7'b11xx0x1 ) || ( ( interrupt_request_18 ) != 7'b1100x1x ) || ( ( interrupt_request_18 ) != 5'b00xx0 ) || ( interrupt_request_18 ) != 6'b0x0x10 ) ) |-> auth_8 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_15 ) \n   7'h19 : begin\n     reg_8 = fsm_14;\n   end\n   default : begin \n     tx_16 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_15 ) == ( 7'h19 ) |-> reg_8 == fsm_14 ;endproperty \nproperty name; ( control_status_buffer_15 ) != 7'h19 ) ) |-> tx_16 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_17 ) \n   7'b0x0010x : begin\n     rst_11 = auth_3;\n   end\n   6'bx000x0 : begin\n     rst_18 = chip_6;\n   end\n   4'b0001 : begin\n     fsm_6 = rx_10;\n   end\n   default : begin \n     rst_15 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( input_register_17 ) == ( 7'b0x0010x ) |-> rst_11 == auth_3 ;endproperty \nproperty name: ( input_register_17 ) == ( 6'bx000x0 ) |-> rst_18 == chip_6 ;endproperty \nproperty name: ( input_register_17 ) == ( 4'b0001 ) |-> fsm_6 == rx_10 ;endproperty \nproperty name; ( ( input_register_17 ) != 7'b0x0010x ) || ( ( input_register_17 ) != 6'bx000x0 ) || ( input_register_17 ) != 4'b0001 ) ) |-> rst_15 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_14 ) \n   7'b101011x : begin\n     core_5 = auth_20;\n   end\n   default : begin \n     sig_7 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_14 ) == ( 7'b101011x ) |-> core_5 == auth_20 ;endproperty \nproperty name; ( input_buffer_14 ) != 7'b101011x ) ) |-> sig_7 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_7 ) \n   6'bx00111 : begin\n     fsm_17 = cfg_2;\n   end\n   7'bxx11x00 : begin\n     rst_18 = chip_8;\n   end\n   7'b0xxx010 : begin\n     rst_2 = hw_15;\n   end\n   6'bx01xx1 : begin\n     tx_15 = reg_18;\n   end\n   6'h36 : begin\n     err_9 = data_1;\n   end\n   default : begin \n     data_13 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( data_register_7 ) == ( 6'bx00111 ) |-> fsm_17 == cfg_2 ;endproperty \nproperty name: ( data_register_7 ) == ( 7'bxx11x00 ) |-> rst_18 == chip_8 ;endproperty \nproperty name: ( data_register_7 ) == ( 7'b0xxx010 ) |-> rst_2 == hw_15 ;endproperty \nproperty name: ( data_register_7 ) == ( 6'bx01xx1 ) |-> tx_15 == reg_18 ;endproperty \nproperty name: ( data_register_7 ) == ( 6'h36 ) |-> err_9 == data_1 ;endproperty \nproperty name; ( ( data_register_7 ) != 6'bx00111 ) || ( ( data_register_7 ) != 7'bxx11x00 ) || ( ( data_register_7 ) != 7'b0xxx010 ) || ( ( data_register_7 ) != 6'bx01xx1 ) || ( data_register_7 ) != 6'h36 ) ) |-> data_13 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_10 ) \n   7'bxx011x1 : begin\n     data_20 = sig_8;\n   end\n   default : begin \n     core_18 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( enable_10 ) == ( 7'bxx011x1 ) |-> data_20 == sig_8 ;endproperty \nproperty name; ( enable_10 ) != 7'bxx011x1 ) ) |-> core_18 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_2 ) \n   7'bxxx01x0 : begin\n     data_6 = tx_13;\n   end\n   7'bx0xxxx1 : begin\n     sig_13 = rx_12;\n   end\n   default : begin \n     hw_19 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_2 ) == ( 7'bxxx01x0 ) |-> data_6 == tx_13 ;endproperty \nproperty name: ( control_buffer_2 ) == ( 7'bx0xxxx1 ) |-> sig_13 == rx_12 ;endproperty \nproperty name; ( ( control_buffer_2 ) != 7'bxxx01x0 ) || ( control_buffer_2 ) != 7'bx0xxxx1 ) ) |-> hw_19 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_14 ) \n   6'h10 : begin\n     hw_8 = fsm_20;\n   end\n   default : begin \n     hw_1 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_14 ) == ( 6'h10 ) |-> hw_8 == fsm_20 ;endproperty \nproperty name; ( interrupt_control_14 ) != 6'h10 ) ) |-> hw_1 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_18 ) \n   6'b100010 : begin\n     rst_13 = tx_16;\n   end\n   7'bx00x1xx : begin\n     hw_9 = rx_20;\n   end\n   6'bxx00x0 : begin\n     err_17 = cfg_11;\n   end\n   default : begin \n     reg_17 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( control_data_18 ) == ( 6'b100010 ) |-> rst_13 == tx_16 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'bx00x1xx ) |-> hw_9 == rx_20 ;endproperty \nproperty name: ( control_data_18 ) == ( 6'bxx00x0 ) |-> err_17 == cfg_11 ;endproperty \nproperty name; ( ( control_data_18 ) != 6'b100010 ) || ( ( control_data_18 ) != 7'bx00x1xx ) || ( control_data_18 ) != 6'bxx00x0 ) ) |-> reg_17 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_12 ) \n   7'bx10x0xx : begin\n     rst_3 = fsm_16;\n   end\n   6'bxx1x0x : begin\n     data_13 = core_20;\n   end\n   7'h20 : begin\n     data_11 = rst_1;\n   end\n   7'b01x0x0x : begin\n     core_3 = sig_9;\n   end\n   5'h15 : begin\n     reg_13 = chip_7;\n   end\n   default : begin \n     reg_1 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_12 ) == ( 7'bx10x0xx ) |-> rst_3 == fsm_16 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 6'bxx1x0x ) |-> data_13 == core_20 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 7'h20 ) |-> data_11 == rst_1 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 7'b01x0x0x ) |-> core_3 == sig_9 ;endproperty \nproperty name: ( data_status_register_12 ) == ( 5'h15 ) |-> reg_13 == chip_7 ;endproperty \nproperty name; ( ( data_status_register_12 ) != 7'bx10x0xx ) || ( ( data_status_register_12 ) != 6'bxx1x0x ) || ( ( data_status_register_12 ) != 7'h20 ) || ( ( data_status_register_12 ) != 7'b01x0x0x ) || ( data_status_register_12 ) != 5'h15 ) ) |-> reg_1 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_19 ) \n   6'b0x010x : begin\n     core_18 = reg_10;\n   end\n   core_6 : begin\n     data_9 = hw_12;\n   end\n   7'b0101100 : begin\n     cfg_5 = core_9;\n   end\n   7'b11011xx : begin\n     reg_17 = chip_7;\n   end\n   7'b0110xx0 : begin\n     clk_20 = clk_9;\n   end\n   default : begin \n     rst_12 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( address_register_19 ) == ( 6'b0x010x ) |-> core_18 == reg_10 ;endproperty \nproperty name: ( address_register_19 ) == ( core_6 ) |-> data_9 == hw_12 ;endproperty \nproperty name: ( address_register_19 ) == ( 7'b0101100 ) |-> cfg_5 == core_9 ;endproperty \nproperty name: ( address_register_19 ) == ( 7'b11011xx ) |-> reg_17 == chip_7 ;endproperty \nproperty name: ( address_register_19 ) == ( 7'b0110xx0 ) |-> clk_20 == clk_9 ;endproperty \nproperty name; ( ( address_register_19 ) != 6'b0x010x ) || ( ( address_register_19 ) != core_6 ) || ( ( address_register_19 ) != 7'b0101100 ) || ( ( address_register_19 ) != 7'b11011xx ) || ( address_register_19 ) != 7'b0110xx0 ) ) |-> rst_12 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_17 ) \n   7'h47 : begin\n     tx_19 = fsm_14;\n   end\n   7'b010x01x : begin\n     sig_9 = clk_19;\n   end\n   4'hc : begin\n     clk_10 = sig_20;\n   end\n   5'hc : begin\n     auth_11 = hw_17;\n   end\n   default : begin \n     fsm_15 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_17 ) == ( 7'h47 ) |-> tx_19 == fsm_14 ;endproperty \nproperty name: ( valid_input_17 ) == ( 7'b010x01x ) |-> sig_9 == clk_19 ;endproperty \nproperty name: ( valid_input_17 ) == ( 4'hc ) |-> clk_10 == sig_20 ;endproperty \nproperty name: ( valid_input_17 ) == ( 5'hc ) |-> auth_11 == hw_17 ;endproperty \nproperty name; ( ( valid_input_17 ) != 7'h47 ) || ( ( valid_input_17 ) != 7'b010x01x ) || ( ( valid_input_17 ) != 4'hc ) || ( valid_input_17 ) != 5'hc ) ) |-> fsm_15 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_1 ) \n   auth : begin\n     clk_7 = core_17;\n   end\n   rx_1 : begin\n     err_12 = core_1;\n   end\n   7'b10x0110 : begin\n     reg_2 = rx_13;\n   end\n   7'h5x : begin\n     data_9 = sig_5;\n   end\n   7'b1xx01xx : begin\n     data_15 = err_8;\n   end\n   default : begin \n     fsm_9 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( control_data_1 ) == ( auth ) |-> clk_7 == core_17 ;endproperty \nproperty name: ( control_data_1 ) == ( rx_1 ) |-> err_12 == core_1 ;endproperty \nproperty name: ( control_data_1 ) == ( 7'b10x0110 ) |-> reg_2 == rx_13 ;endproperty \nproperty name: ( control_data_1 ) == ( 7'h5x ) |-> data_9 == sig_5 ;endproperty \nproperty name: ( control_data_1 ) == ( 7'b1xx01xx ) |-> data_15 == err_8 ;endproperty \nproperty name; ( ( control_data_1 ) != auth ) || ( ( control_data_1 ) != rx_1 ) || ( ( control_data_1 ) != 7'b10x0110 ) || ( ( control_data_1 ) != 7'h5x ) || ( control_data_1 ) != 7'b1xx01xx ) ) |-> fsm_9 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_2 ) \n   6'b0110x1 : begin\n     chip_5 = reg_16;\n   end\n   7'bx11110x : begin\n     err_19 = rx_7;\n   end\n   7'h8 : begin\n     chip_18 = hw_5;\n   end\n   5'h6 : begin\n     rst_11 = chip_1;\n   end\n   default : begin \n     chip_7 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_2 ) == ( 6'b0110x1 ) |-> chip_5 == reg_16 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'bx11110x ) |-> err_19 == rx_7 ;endproperty \nproperty name: ( status_output_2 ) == ( 7'h8 ) |-> chip_18 == hw_5 ;endproperty \nproperty name: ( status_output_2 ) == ( 5'h6 ) |-> rst_11 == chip_1 ;endproperty \nproperty name; ( ( status_output_2 ) != 6'b0110x1 ) || ( ( status_output_2 ) != 7'bx11110x ) || ( ( status_output_2 ) != 7'h8 ) || ( status_output_2 ) != 5'h6 ) ) |-> chip_7 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_18 ) \n   6'b011xx1 : begin\n     hw_11 = cfg_13;\n   end\n   7'h47 : begin\n     err_19 = rx_13;\n   end\n   6'b00xx1x : begin\n     clk_12 = chip_16;\n   end\n   default : begin \n     rx_2 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_18 ) == ( 6'b011xx1 ) |-> hw_11 == cfg_13 ;endproperty \nproperty name: ( busy_signal_18 ) == ( 7'h47 ) |-> err_19 == rx_13 ;endproperty \nproperty name: ( busy_signal_18 ) == ( 6'b00xx1x ) |-> clk_12 == chip_16 ;endproperty \nproperty name; ( ( busy_signal_18 ) != 6'b011xx1 ) || ( ( busy_signal_18 ) != 7'h47 ) || ( busy_signal_18 ) != 6'b00xx1x ) ) |-> rx_2 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_14 ) \n   7'bxx10x10 : begin\n     chip_12 = clk_20;\n   end\n   7'b0001010 : begin\n     chip_17 = auth_8;\n   end\n   6'b100110 : begin\n     cfg_19 = sig_20;\n   end\n   default : begin \n     auth_19 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( input_register_14 ) == ( 7'bxx10x10 ) |-> chip_12 == clk_20 ;endproperty \nproperty name: ( input_register_14 ) == ( 7'b0001010 ) |-> chip_17 == auth_8 ;endproperty \nproperty name: ( input_register_14 ) == ( 6'b100110 ) |-> cfg_19 == sig_20 ;endproperty \nproperty name; ( ( input_register_14 ) != 7'bxx10x10 ) || ( ( input_register_14 ) != 7'b0001010 ) || ( input_register_14 ) != 6'b100110 ) ) |-> auth_19 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_15 ) \n   7'b11x0xxx : begin\n     clk_15 = hw_13;\n   end\n   default : begin \n     tx_11 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( input_data_15 ) == ( 7'b11x0xxx ) |-> clk_15 == hw_13 ;endproperty \nproperty name; ( input_data_15 ) != 7'b11x0xxx ) ) |-> tx_11 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_17 ) \n   6'b0x1011 : begin\n     hw_17 = cfg_20;\n   end\n   default : begin \n     auth_4 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_17 ) == ( 6'b0x1011 ) |-> hw_17 == cfg_20 ;endproperty \nproperty name; ( output_register_status_17 ) != 6'b0x1011 ) ) |-> auth_4 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_10 ) \n   6'b1xx1xx : begin\n     err_14 = chip_6;\n   end\n   7'bxxxx001 : begin\n     fsm_20 = rst_10;\n   end\n   7'bx1xxx1x : begin\n     rx_2 = tx_4;\n   end\n   5'bx1x10 : begin\n     reg_11 = reg_1;\n   end\n   default : begin \n     hw_3 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( output_data_10 ) == ( 6'b1xx1xx ) |-> err_14 == chip_6 ;endproperty \nproperty name: ( output_data_10 ) == ( 7'bxxxx001 ) |-> fsm_20 == rst_10 ;endproperty \nproperty name: ( output_data_10 ) == ( 7'bx1xxx1x ) |-> rx_2 == tx_4 ;endproperty \nproperty name: ( output_data_10 ) == ( 5'bx1x10 ) |-> reg_11 == reg_1 ;endproperty \nproperty name; ( ( output_data_10 ) != 6'b1xx1xx ) || ( ( output_data_10 ) != 7'bxxxx001 ) || ( ( output_data_10 ) != 7'bx1xxx1x ) || ( output_data_10 ) != 5'bx1x10 ) ) |-> hw_3 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_13 ) \n   5'bx0x01 : begin\n     hw_5 = core_17;\n   end\n   4'b01xx : begin\n     clk_7 = rx_16;\n   end\n   6'h3 : begin\n     tx_6 = rx_9;\n   end\n   default : begin \n     sig_2 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_13 ) == ( 5'bx0x01 ) |-> hw_5 == core_17 ;endproperty \nproperty name: ( data_register_status_13 ) == ( 4'b01xx ) |-> clk_7 == rx_16 ;endproperty \nproperty name: ( data_register_status_13 ) == ( 6'h3 ) |-> tx_6 == rx_9 ;endproperty \nproperty name; ( ( data_register_status_13 ) != 5'bx0x01 ) || ( ( data_register_status_13 ) != 4'b01xx ) || ( data_register_status_13 ) != 6'h3 ) ) |-> sig_2 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_16 ) \n   7'b10100x1 : begin\n     auth_10 = fsm_14;\n   end\n   5'b0011x : begin\n     err_11 = clk_20;\n   end\n   default : begin \n     rx_20 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( address_status_16 ) == ( 7'b10100x1 ) |-> auth_10 == fsm_14 ;endproperty \nproperty name: ( address_status_16 ) == ( 5'b0011x ) |-> err_11 == clk_20 ;endproperty \nproperty name; ( ( address_status_16 ) != 7'b10100x1 ) || ( address_status_16 ) != 5'b0011x ) ) |-> rx_20 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_10 ) \n   7'bx11xxxx : begin\n     fsm_6 = rst_20;\n   end\n   5'bxx1x0 : begin\n     cfg_20 = chip_17;\n   end\n   default : begin \n     sig_18 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_10 ) == ( 7'bx11xxxx ) |-> fsm_6 == rst_20 ;endproperty \nproperty name: ( data_register_status_10 ) == ( 5'bxx1x0 ) |-> cfg_20 == chip_17 ;endproperty \nproperty name; ( ( data_register_status_10 ) != 7'bx11xxxx ) || ( data_register_status_10 ) != 5'bxx1x0 ) ) |-> sig_18 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   6'b10x010 : begin\n     clk_6 = auth_14;\n   end\n   default : begin \n     cfg_11 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_14 ) == ( 6'b10x010 ) |-> clk_6 == auth_14 ;endproperty \nproperty name; ( acknowledge_14 ) != 6'b10x010 ) ) |-> cfg_11 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_7 ) \n   core_16 : begin\n     sig_8 = cfg_12;\n   end\n   4'b1011 : begin\n     fsm_19 = sig_12;\n   end\n   7'bx1xx0xx : begin\n     clk_5 = auth_15;\n   end\n   default : begin \n     fsm_2 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_7 ) == ( core_16 ) |-> sig_8 == cfg_12 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 4'b1011 ) |-> fsm_19 == sig_12 ;endproperty \nproperty name: ( output_buffer_status_7 ) == ( 7'bx1xx0xx ) |-> clk_5 == auth_15 ;endproperty \nproperty name; ( ( output_buffer_status_7 ) != core_16 ) || ( ( output_buffer_status_7 ) != 4'b1011 ) || ( output_buffer_status_7 ) != 7'bx1xx0xx ) ) |-> fsm_2 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_8 ) \n   err_6 : begin\n     tx_2 = cfg_20;\n   end\n   7'b0x11001 : begin\n     rx_8 = tx_2;\n   end\n   6'bx110x0 : begin\n     rst_17 = err_15;\n   end\n   7'b10x1000 : begin\n     core_14 = cfg_14;\n   end\n   default : begin \n     tx_13 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_8 ) == ( err_6 ) |-> tx_2 == cfg_20 ;endproperty \nproperty name: ( data_buffer_8 ) == ( 7'b0x11001 ) |-> rx_8 == tx_2 ;endproperty \nproperty name: ( data_buffer_8 ) == ( 6'bx110x0 ) |-> rst_17 == err_15 ;endproperty \nproperty name: ( data_buffer_8 ) == ( 7'b10x1000 ) |-> core_14 == cfg_14 ;endproperty \nproperty name; ( ( data_buffer_8 ) != err_6 ) || ( ( data_buffer_8 ) != 7'b0x11001 ) || ( ( data_buffer_8 ) != 6'bx110x0 ) || ( data_buffer_8 ) != 7'b10x1000 ) ) |-> tx_13 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_11 ) \n   5'bx01xx : begin\n     sig_12 = clk_11;\n   end\n   default : begin \n     fsm_20 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_11 ) == ( 5'bx01xx ) |-> sig_12 == clk_11 ;endproperty \nproperty name; ( instruction_11 ) != 5'bx01xx ) ) |-> fsm_20 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_14 ) \n   3'b110 : begin\n     reg_12 = cfg_20;\n   end\n   7'b110x00x : begin\n     auth_13 = core_11;\n   end\n   7'b0010110 : begin\n     tx_15 = auth_11;\n   end\n   6'bx1x0xx : begin\n     reg_2 = err_12;\n   end\n   default : begin \n     sig_2 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( output_register_14 ) == ( 3'b110 ) |-> reg_12 == cfg_20 ;endproperty \nproperty name: ( output_register_14 ) == ( 7'b110x00x ) |-> auth_13 == core_11 ;endproperty \nproperty name: ( output_register_14 ) == ( 7'b0010110 ) |-> tx_15 == auth_11 ;endproperty \nproperty name: ( output_register_14 ) == ( 6'bx1x0xx ) |-> reg_2 == err_12 ;endproperty \nproperty name; ( ( output_register_14 ) != 3'b110 ) || ( ( output_register_14 ) != 7'b110x00x ) || ( ( output_register_14 ) != 7'b0010110 ) || ( output_register_14 ) != 6'bx1x0xx ) ) |-> sig_2 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_1 ) \n   7'bx01xxx0 : begin\n     reg_4 = rx_2;\n   end\n   4'h6 : begin\n     sig_15 = fsm_5;\n   end\n   6'b011x0x : begin\n     data_17 = chip_2;\n   end\n   7'h3a : begin\n     clk_3 = hw_20;\n   end\n   default : begin \n     rx_8 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_1 ) == ( 7'bx01xxx0 ) |-> reg_4 == rx_2 ;endproperty \nproperty name: ( control_register_status_status_1 ) == ( 4'h6 ) |-> sig_15 == fsm_5 ;endproperty \nproperty name: ( control_register_status_status_1 ) == ( 6'b011x0x ) |-> data_17 == chip_2 ;endproperty \nproperty name: ( control_register_status_status_1 ) == ( 7'h3a ) |-> clk_3 == hw_20 ;endproperty \nproperty name; ( ( control_register_status_status_1 ) != 7'bx01xxx0 ) || ( ( control_register_status_status_1 ) != 4'h6 ) || ( ( control_register_status_status_1 ) != 6'b011x0x ) || ( control_register_status_status_1 ) != 7'h3a ) ) |-> rx_8 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_19 ) \n   6'b010x1x : begin\n     err_2 = chip_9;\n   end\n   7'b1xx0xxx : begin\n     fsm_11 = cfg_18;\n   end\n   default : begin \n     chip_5 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( read_data_19 ) == ( 6'b010x1x ) |-> err_2 == chip_9 ;endproperty \nproperty name: ( read_data_19 ) == ( 7'b1xx0xxx ) |-> fsm_11 == cfg_18 ;endproperty \nproperty name; ( ( read_data_19 ) != 6'b010x1x ) || ( read_data_19 ) != 7'b1xx0xxx ) ) |-> chip_5 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_20 ) \n   7'b010x000 : begin\n     tx_7 = sig_7;\n   end\n   default : begin \n     tx_14 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_20 ) == ( 7'b010x000 ) |-> tx_7 == sig_7 ;endproperty \nproperty name; ( status_buffer_20 ) != 7'b010x000 ) ) |-> tx_14 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_16 ) \n   7'hc : begin\n     auth_4 = chip_10;\n   end\n   7'b11xx1x0 : begin\n     rst_6 = chip_12;\n   end\n   7'b111011x : begin\n     cfg_4 = cfg_20;\n   end\n   6'b001011 : begin\n     rx_9 = rx_8;\n   end\n   default : begin \n     rx_19 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( start_address_16 ) == ( 7'hc ) |-> auth_4 == chip_10 ;endproperty \nproperty name: ( start_address_16 ) == ( 7'b11xx1x0 ) |-> rst_6 == chip_12 ;endproperty \nproperty name: ( start_address_16 ) == ( 7'b111011x ) |-> cfg_4 == cfg_20 ;endproperty \nproperty name: ( start_address_16 ) == ( 6'b001011 ) |-> rx_9 == rx_8 ;endproperty \nproperty name; ( ( start_address_16 ) != 7'hc ) || ( ( start_address_16 ) != 7'b11xx1x0 ) || ( ( start_address_16 ) != 7'b111011x ) || ( start_address_16 ) != 6'b001011 ) ) |-> rx_19 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_2 ) \n   7'bx011100 : begin\n     rst_2 = tx_8;\n   end\n   reg_9 : begin\n     auth_11 = hw_17;\n   end\n   6'bxx0100 : begin\n     tx_7 = auth_17;\n   end\n   rst_10 : begin\n     reg_17 = err_3;\n   end\n   default : begin \n     core_15 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( output_data_2 ) == ( 7'bx011100 ) |-> rst_2 == tx_8 ;endproperty \nproperty name: ( output_data_2 ) == ( reg_9 ) |-> auth_11 == hw_17 ;endproperty \nproperty name: ( output_data_2 ) == ( 6'bxx0100 ) |-> tx_7 == auth_17 ;endproperty \nproperty name: ( output_data_2 ) == ( rst_10 ) |-> reg_17 == err_3 ;endproperty \nproperty name; ( ( output_data_2 ) != 7'bx011100 ) || ( ( output_data_2 ) != reg_9 ) || ( ( output_data_2 ) != 6'bxx0100 ) || ( output_data_2 ) != rst_10 ) ) |-> core_15 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_18 ) \n   7'h4e : begin\n     cfg_8 = hw_17;\n   end\n   5'b10x10 : begin\n     reg_2 = data_10;\n   end\n   6'b10100x : begin\n     rx_3 = hw_13;\n   end\n   7'b0xxx0xx : begin\n     rst_17 = clk_5;\n   end\n   default : begin \n     data_4 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_18 ) == ( 7'h4e ) |-> cfg_8 == hw_17 ;endproperty \nproperty name: ( start_bit_18 ) == ( 5'b10x10 ) |-> reg_2 == data_10 ;endproperty \nproperty name: ( start_bit_18 ) == ( 6'b10100x ) |-> rx_3 == hw_13 ;endproperty \nproperty name: ( start_bit_18 ) == ( 7'b0xxx0xx ) |-> rst_17 == clk_5 ;endproperty \nproperty name; ( ( start_bit_18 ) != 7'h4e ) || ( ( start_bit_18 ) != 5'b10x10 ) || ( ( start_bit_18 ) != 6'b10100x ) || ( start_bit_18 ) != 7'b0xxx0xx ) ) |-> data_4 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_9 ) \n   reg_5 : begin\n     hw_18 = fsm_20;\n   end\n   default : begin \n     chip_7 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_9 ) == ( reg_5 ) |-> hw_18 == fsm_20 ;endproperty \nproperty name; ( status_register_9 ) != reg_5 ) ) |-> chip_7 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_10 ) \n   7'b100x101 : begin\n     fsm_2 = chip_16;\n   end\n   6'h7 : begin\n     data_16 = rst_19;\n   end\n   4'b00x0 : begin\n     fsm_9 = err_10;\n   end\n   6'b0x1x00 : begin\n     sig_15 = rst_12;\n   end\n   6'b0x1100 : begin\n     hw_8 = tx_19;\n   end\n   default : begin \n     sig_7 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( output_control_10 ) == ( 7'b100x101 ) |-> fsm_2 == chip_16 ;endproperty \nproperty name: ( output_control_10 ) == ( 6'h7 ) |-> data_16 == rst_19 ;endproperty \nproperty name: ( output_control_10 ) == ( 4'b00x0 ) |-> fsm_9 == err_10 ;endproperty \nproperty name: ( output_control_10 ) == ( 6'b0x1x00 ) |-> sig_15 == rst_12 ;endproperty \nproperty name: ( output_control_10 ) == ( 6'b0x1100 ) |-> hw_8 == tx_19 ;endproperty \nproperty name; ( ( output_control_10 ) != 7'b100x101 ) || ( ( output_control_10 ) != 6'h7 ) || ( ( output_control_10 ) != 4'b00x0 ) || ( ( output_control_10 ) != 6'b0x1x00 ) || ( output_control_10 ) != 6'b0x1100 ) ) |-> sig_7 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_15 ) \n   7'b1x11111 : begin\n     clk_11 = core_11;\n   end\n   7'h30 : begin\n     reg_7 = cfg_18;\n   end\n   rst_6 : begin\n     auth_18 = err_7;\n   end\n   5'b0001x : begin\n     tx_9 = rst_16;\n   end\n   default : begin \n     auth_9 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( address_status_15 ) == ( 7'b1x11111 ) |-> clk_11 == core_11 ;endproperty \nproperty name: ( address_status_15 ) == ( 7'h30 ) |-> reg_7 == cfg_18 ;endproperty \nproperty name: ( address_status_15 ) == ( rst_6 ) |-> auth_18 == err_7 ;endproperty \nproperty name: ( address_status_15 ) == ( 5'b0001x ) |-> tx_9 == rst_16 ;endproperty \nproperty name; ( ( address_status_15 ) != 7'b1x11111 ) || ( ( address_status_15 ) != 7'h30 ) || ( ( address_status_15 ) != rst_6 ) || ( address_status_15 ) != 5'b0001x ) ) |-> auth_9 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_12 ) \n   6'bx000x0 : begin\n     core_2 = hw_9;\n   end\n   7'b1111101 : begin\n     data_11 = clk_10;\n   end\n   7'b1100011 : begin\n     hw_7 = reg_4;\n   end\n   default : begin \n     clk_12 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_12 ) == ( 6'bx000x0 ) |-> core_2 == hw_9 ;endproperty \nproperty name: ( flag_register_12 ) == ( 7'b1111101 ) |-> data_11 == clk_10 ;endproperty \nproperty name: ( flag_register_12 ) == ( 7'b1100011 ) |-> hw_7 == reg_4 ;endproperty \nproperty name; ( ( flag_register_12 ) != 6'bx000x0 ) || ( ( flag_register_12 ) != 7'b1111101 ) || ( flag_register_12 ) != 7'b1100011 ) ) |-> clk_12 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_7 ) \n   6'h18 : begin\n     rx_6 = rx_13;\n   end\n   7'bxxxx11x : begin\n     rst_5 = rst_10;\n   end\n   7'h5c : begin\n     reg_14 = tx_6;\n   end\n   default : begin \n     hw_5 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( address_status_7 ) == ( 6'h18 ) |-> rx_6 == rx_13 ;endproperty \nproperty name: ( address_status_7 ) == ( 7'bxxxx11x ) |-> rst_5 == rst_10 ;endproperty \nproperty name: ( address_status_7 ) == ( 7'h5c ) |-> reg_14 == tx_6 ;endproperty \nproperty name; ( ( address_status_7 ) != 6'h18 ) || ( ( address_status_7 ) != 7'bxxxx11x ) || ( address_status_7 ) != 7'h5c ) ) |-> hw_5 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_12 ) \n   7'h60 : begin\n     rst_11 = cfg_6;\n   end\n   6'b101110 : begin\n     auth_2 = sig_17;\n   end\n   3'h4 : begin\n     cfg_1 = core_3;\n   end\n   7'b01xxxx0 : begin\n     rx_13 = err_10;\n   end\n   7'bx010111 : begin\n     sig_13 = reg_7;\n   end\n   default : begin \n     reg_18 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_12 ) == ( 7'h60 ) |-> rst_11 == cfg_6 ;endproperty \nproperty name: ( valid_input_12 ) == ( 6'b101110 ) |-> auth_2 == sig_17 ;endproperty \nproperty name: ( valid_input_12 ) == ( 3'h4 ) |-> cfg_1 == core_3 ;endproperty \nproperty name: ( valid_input_12 ) == ( 7'b01xxxx0 ) |-> rx_13 == err_10 ;endproperty \nproperty name: ( valid_input_12 ) == ( 7'bx010111 ) |-> sig_13 == reg_7 ;endproperty \nproperty name; ( ( valid_input_12 ) != 7'h60 ) || ( ( valid_input_12 ) != 6'b101110 ) || ( ( valid_input_12 ) != 3'h4 ) || ( ( valid_input_12 ) != 7'b01xxxx0 ) || ( valid_input_12 ) != 7'bx010111 ) ) |-> reg_18 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   7'b0x1xx1x : begin\n     core_10 = clk_5;\n   end\n   default : begin \n     auth_11 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_4 ) == ( 7'b0x1xx1x ) |-> core_10 == clk_5 ;endproperty \nproperty name; ( acknowledge_4 ) != 7'b0x1xx1x ) ) |-> auth_11 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   6'hxx : begin\n     cfg_19 = reg_1;\n   end\n   7'h68 : begin\n     clk_4 = hw_14;\n   end\n   default : begin \n     reg_16 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_14 ) == ( 6'hxx ) |-> cfg_19 == reg_1 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 7'h68 ) |-> clk_4 == hw_14 ;endproperty \nproperty name; ( ( interrupt_enable_14 ) != 6'hxx ) || ( interrupt_enable_14 ) != 7'h68 ) ) |-> reg_16 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_15 ) \n   7'bxx1x10x : begin\n     cfg_14 = fsm_1;\n   end\n   7'b0100xxx : begin\n     rx_19 = tx_9;\n   end\n   default : begin \n     core_3 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_15 ) == ( 7'bxx1x10x ) |-> cfg_14 == fsm_1 ;endproperty \nproperty name: ( input_ready_15 ) == ( 7'b0100xxx ) |-> rx_19 == tx_9 ;endproperty \nproperty name; ( ( input_ready_15 ) != 7'bxx1x10x ) || ( input_ready_15 ) != 7'b0100xxx ) ) |-> core_3 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_5 ) \n   6'hb : begin\n     err_18 = rst_17;\n   end\n   5'b11x0x : begin\n     fsm_3 = reg_2;\n   end\n   7'bxx10x10 : begin\n     err_14 = clk_19;\n   end\n   7'b00x001x : begin\n     chip_20 = hw_9;\n   end\n   6'bx101x0 : begin\n     chip_15 = data_9;\n   end\n   default : begin \n     err_2 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_5 ) == ( 6'hb ) |-> err_18 == rst_17 ;endproperty \nproperty name: ( control_flag_register_5 ) == ( 5'b11x0x ) |-> fsm_3 == reg_2 ;endproperty \nproperty name: ( control_flag_register_5 ) == ( 7'bxx10x10 ) |-> err_14 == clk_19 ;endproperty \nproperty name: ( control_flag_register_5 ) == ( 7'b00x001x ) |-> chip_20 == hw_9 ;endproperty \nproperty name: ( control_flag_register_5 ) == ( 6'bx101x0 ) |-> chip_15 == data_9 ;endproperty \nproperty name; ( ( control_flag_register_5 ) != 6'hb ) || ( ( control_flag_register_5 ) != 5'b11x0x ) || ( ( control_flag_register_5 ) != 7'bxx10x10 ) || ( ( control_flag_register_5 ) != 7'b00x001x ) || ( control_flag_register_5 ) != 6'bx101x0 ) ) |-> err_2 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_18 ) \n   7'bx101x11 : begin\n     chip_18 = reg_2;\n   end\n   default : begin \n     err_19 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_18 ) == ( 7'bx101x11 ) |-> chip_18 == reg_2 ;endproperty \nproperty name; ( status_buffer_18 ) != 7'bx101x11 ) ) |-> err_19 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_9 ) \n   6'h10 : begin\n     hw_6 = data_19;\n   end\n   4'b0xxx : begin\n     rst_13 = sig_8;\n   end\n   7'bxx1111x : begin\n     fsm_5 = chip_16;\n   end\n   6'bx00001 : begin\n     tx_1 = fsm_14;\n   end\n   default : begin \n     tx_8 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( command_status_9 ) == ( 6'h10 ) |-> hw_6 == data_19 ;endproperty \nproperty name: ( command_status_9 ) == ( 4'b0xxx ) |-> rst_13 == sig_8 ;endproperty \nproperty name: ( command_status_9 ) == ( 7'bxx1111x ) |-> fsm_5 == chip_16 ;endproperty \nproperty name: ( command_status_9 ) == ( 6'bx00001 ) |-> tx_1 == fsm_14 ;endproperty \nproperty name; ( ( command_status_9 ) != 6'h10 ) || ( ( command_status_9 ) != 4'b0xxx ) || ( ( command_status_9 ) != 7'bxx1111x ) || ( command_status_9 ) != 6'bx00001 ) ) |-> tx_8 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_16 ) \n   7'b0x0x000 : begin\n     tx_7 = fsm_4;\n   end\n   7'b1110000 : begin\n     auth_13 = sig_10;\n   end\n   default : begin \n     rst_10 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_16 ) == ( 7'b0x0x000 ) |-> tx_7 == fsm_4 ;endproperty \nproperty name: ( input_buffer_16 ) == ( 7'b1110000 ) |-> auth_13 == sig_10 ;endproperty \nproperty name; ( ( input_buffer_16 ) != 7'b0x0x000 ) || ( input_buffer_16 ) != 7'b1110000 ) ) |-> rst_10 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_18 ) \n   6'bx0xx10 : begin\n     err_3 = data_5;\n   end\n   7'b0x0101x : begin\n     clk_18 = hw_7;\n   end\n   6'he : begin\n     clk_2 = rst_7;\n   end\n   default : begin \n     hw_11 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( read_data_18 ) == ( 6'bx0xx10 ) |-> err_3 == data_5 ;endproperty \nproperty name: ( read_data_18 ) == ( 7'b0x0101x ) |-> clk_18 == hw_7 ;endproperty \nproperty name: ( read_data_18 ) == ( 6'he ) |-> clk_2 == rst_7 ;endproperty \nproperty name; ( ( read_data_18 ) != 6'bx0xx10 ) || ( ( read_data_18 ) != 7'b0x0101x ) || ( read_data_18 ) != 6'he ) ) |-> hw_11 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_12 ) \n   5'h13 : begin\n     rst_9 = tx_8;\n   end\n   4'b0011 : begin\n     reg_14 = chip_13;\n   end\n   6'b0110x1 : begin\n     sig_15 = sig_18;\n   end\n   default : begin \n     rx_5 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_12 ) == ( 5'h13 ) |-> rst_9 == tx_8 ;endproperty \nproperty name: ( start_bit_12 ) == ( 4'b0011 ) |-> reg_14 == chip_13 ;endproperty \nproperty name: ( start_bit_12 ) == ( 6'b0110x1 ) |-> sig_15 == sig_18 ;endproperty \nproperty name; ( ( start_bit_12 ) != 5'h13 ) || ( ( start_bit_12 ) != 4'b0011 ) || ( start_bit_12 ) != 6'b0110x1 ) ) |-> rx_5 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_10 ) \n   7'bxxx0101 : begin\n     core_12 = rst_15;\n   end\n   7'bx0111x0 : begin\n     fsm_11 = fsm_2;\n   end\n   6'h33 : begin\n     data_2 = rx_3;\n   end\n   7'b0101xxx : begin\n     fsm_13 = hw_2;\n   end\n   default : begin \n     clk_2 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_10 ) == ( 7'bxxx0101 ) |-> core_12 == rst_15 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'bx0111x0 ) |-> fsm_11 == fsm_2 ;endproperty \nproperty name: ( write_complete_10 ) == ( 6'h33 ) |-> data_2 == rx_3 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'b0101xxx ) |-> fsm_13 == hw_2 ;endproperty \nproperty name; ( ( write_complete_10 ) != 7'bxxx0101 ) || ( ( write_complete_10 ) != 7'bx0111x0 ) || ( ( write_complete_10 ) != 6'h33 ) || ( write_complete_10 ) != 7'b0101xxx ) ) |-> clk_2 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_18 ) \n   6'h23 : begin\n     hw_8 = auth_3;\n   end\n   default : begin \n     cfg_4 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( end_address_18 ) == ( 6'h23 ) |-> hw_8 == auth_3 ;endproperty \nproperty name; ( end_address_18 ) != 6'h23 ) ) |-> cfg_4 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_3 ) \n   7'h7e : begin\n     data_19 = err_1;\n   end\n   5'bxxxxx : begin\n     rx_19 = core_16;\n   end\n   7'bxx1xx10 : begin\n     err_3 = data_8;\n   end\n   default : begin \n     chip_5 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( input_data_3 ) == ( 7'h7e ) |-> data_19 == err_1 ;endproperty \nproperty name: ( input_data_3 ) == ( 5'bxxxxx ) |-> rx_19 == core_16 ;endproperty \nproperty name: ( input_data_3 ) == ( 7'bxx1xx10 ) |-> err_3 == data_8 ;endproperty \nproperty name; ( ( input_data_3 ) != 7'h7e ) || ( ( input_data_3 ) != 5'bxxxxx ) || ( input_data_3 ) != 7'bxx1xx10 ) ) |-> chip_5 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   7'h2f : begin\n     tx_9 = hw_20;\n   end\n   7'bx010xx0 : begin\n     chip_19 = data_12;\n   end\n   7'bx011110 : begin\n     sig_18 = clk_16;\n   end\n   default : begin \n     cfg_14 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 7'h2f ) |-> tx_9 == hw_20 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'bx010xx0 ) |-> chip_19 == data_12 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'bx011110 ) |-> sig_18 == clk_16 ;endproperty \nproperty name; ( ( control_output_5 ) != 7'h2f ) || ( ( control_output_5 ) != 7'bx010xx0 ) || ( control_output_5 ) != 7'bx011110 ) ) |-> cfg_14 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_16 ) \n   6'b0xxxxx : begin\n     err_18 = fsm_17;\n   end\n   7'b1011110 : begin\n     hw_9 = data_6;\n   end\n   7'b1100x11 : begin\n     rx_3 = chip_17;\n   end\n   fsm_14 : begin\n     data_12 = auth_15;\n   end\n   6'h36 : begin\n     core_20 = chip_10;\n   end\n   default : begin \n     hw_18 = hw_4;\n   end\nendcase",
        "Assertion": "property name: ( input_register_16 ) == ( 6'b0xxxxx ) |-> err_18 == fsm_17 ;endproperty \nproperty name: ( input_register_16 ) == ( 7'b1011110 ) |-> hw_9 == data_6 ;endproperty \nproperty name: ( input_register_16 ) == ( 7'b1100x11 ) |-> rx_3 == chip_17 ;endproperty \nproperty name: ( input_register_16 ) == ( fsm_14 ) |-> data_12 == auth_15 ;endproperty \nproperty name: ( input_register_16 ) == ( 6'h36 ) |-> core_20 == chip_10 ;endproperty \nproperty name; ( ( input_register_16 ) != 6'b0xxxxx ) || ( ( input_register_16 ) != 7'b1011110 ) || ( ( input_register_16 ) != 7'b1100x11 ) || ( ( input_register_16 ) != fsm_14 ) || ( input_register_16 ) != 6'h36 ) ) |-> hw_18 == hw_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_20 ) \n   7'b000100x : begin\n     tx_7 = fsm_6;\n   end\n   4'b01x0 : begin\n     tx_12 = rst_13;\n   end\n   6'b0x1x00 : begin\n     sig_2 = err_10;\n   end\n   default : begin \n     sig_9 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_20 ) == ( 7'b000100x ) |-> tx_7 == fsm_6 ;endproperty \nproperty name: ( data_register_status_20 ) == ( 4'b01x0 ) |-> tx_12 == rst_13 ;endproperty \nproperty name: ( data_register_status_20 ) == ( 6'b0x1x00 ) |-> sig_2 == err_10 ;endproperty \nproperty name; ( ( data_register_status_20 ) != 7'b000100x ) || ( ( data_register_status_20 ) != 4'b01x0 ) || ( data_register_status_20 ) != 6'b0x1x00 ) ) |-> sig_9 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_20 ) \n   5'b01110 : begin\n     rx_15 = reg_5;\n   end\n   7'b01100x1 : begin\n     hw_1 = auth_3;\n   end\n   7'b11xx0x1 : begin\n     chip_2 = clk_6;\n   end\n   6'bxx0x0x : begin\n     fsm_7 = core_19;\n   end\n   default : begin \n     chip_4 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_20 ) == ( 5'b01110 ) |-> rx_15 == reg_5 ;endproperty \nproperty name: ( acknowledge_20 ) == ( 7'b01100x1 ) |-> hw_1 == auth_3 ;endproperty \nproperty name: ( acknowledge_20 ) == ( 7'b11xx0x1 ) |-> chip_2 == clk_6 ;endproperty \nproperty name: ( acknowledge_20 ) == ( 6'bxx0x0x ) |-> fsm_7 == core_19 ;endproperty \nproperty name; ( ( acknowledge_20 ) != 5'b01110 ) || ( ( acknowledge_20 ) != 7'b01100x1 ) || ( ( acknowledge_20 ) != 7'b11xx0x1 ) || ( acknowledge_20 ) != 6'bxx0x0x ) ) |-> chip_4 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_12 ) \n   7'bx11x0xx : begin\n     data_20 = rx_20;\n   end\n   default : begin \n     sig_20 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_12 ) == ( 7'bx11x0xx ) |-> data_20 == rx_20 ;endproperty \nproperty name; ( control_flag_12 ) != 7'bx11x0xx ) ) |-> sig_20 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_13 ) \n   6'b111xx0 : begin\n     auth_2 = data_20;\n   end\n   5'h19 : begin\n     tx_7 = clk_7;\n   end\n   default : begin \n     core_19 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_13 ) == ( 6'b111xx0 ) |-> auth_2 == data_20 ;endproperty \nproperty name: ( control_input_status_13 ) == ( 5'h19 ) |-> tx_7 == clk_7 ;endproperty \nproperty name; ( ( control_input_status_13 ) != 6'b111xx0 ) || ( control_input_status_13 ) != 5'h19 ) ) |-> core_19 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_18 ) \n   7'b0xx0xx1 : begin\n     auth_20 = err_17;\n   end\n   auth : begin\n     hw_19 = err_10;\n   end\n   6'bx1xxxx : begin\n     reg_10 = cfg_20;\n   end\n   2'h3 : begin\n     sig_13 = rx_4;\n   end\n   default : begin \n     data_13 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( address_status_18 ) == ( 7'b0xx0xx1 ) |-> auth_20 == err_17 ;endproperty \nproperty name: ( address_status_18 ) == ( auth ) |-> hw_19 == err_10 ;endproperty \nproperty name: ( address_status_18 ) == ( 6'bx1xxxx ) |-> reg_10 == cfg_20 ;endproperty \nproperty name: ( address_status_18 ) == ( 2'h3 ) |-> sig_13 == rx_4 ;endproperty \nproperty name; ( ( address_status_18 ) != 7'b0xx0xx1 ) || ( ( address_status_18 ) != auth ) || ( ( address_status_18 ) != 6'bx1xxxx ) || ( address_status_18 ) != 2'h3 ) ) |-> data_13 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_6 ) \n   3'b010 : begin\n     rx_3 = rst_5;\n   end\n   7'b1111100 : begin\n     fsm_16 = cfg_6;\n   end\n   6'bx10100 : begin\n     fsm_14 = cfg_14;\n   end\n   6'bx1001x : begin\n     data_7 = fsm_15;\n   end\n   7'b10100x1 : begin\n     sig_8 = core_14;\n   end\n   default : begin \n     err_9 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( start_address_6 ) == ( 3'b010 ) |-> rx_3 == rst_5 ;endproperty \nproperty name: ( start_address_6 ) == ( 7'b1111100 ) |-> fsm_16 == cfg_6 ;endproperty \nproperty name: ( start_address_6 ) == ( 6'bx10100 ) |-> fsm_14 == cfg_14 ;endproperty \nproperty name: ( start_address_6 ) == ( 6'bx1001x ) |-> data_7 == fsm_15 ;endproperty \nproperty name: ( start_address_6 ) == ( 7'b10100x1 ) |-> sig_8 == core_14 ;endproperty \nproperty name; ( ( start_address_6 ) != 3'b010 ) || ( ( start_address_6 ) != 7'b1111100 ) || ( ( start_address_6 ) != 6'bx10100 ) || ( ( start_address_6 ) != 6'bx1001x ) || ( start_address_6 ) != 7'b10100x1 ) ) |-> err_9 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_13 ) \n   6'bxx0xx1 : begin\n     chip_20 = fsm_14;\n   end\n   7'h33 : begin\n     rst_3 = clk_5;\n   end\n   default : begin \n     tx_8 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_13 ) == ( 6'bxx0xx1 ) |-> chip_20 == fsm_14 ;endproperty \nproperty name: ( instruction_buffer_13 ) == ( 7'h33 ) |-> rst_3 == clk_5 ;endproperty \nproperty name; ( ( instruction_buffer_13 ) != 6'bxx0xx1 ) || ( instruction_buffer_13 ) != 7'h33 ) ) |-> tx_8 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_8 ) \n   6'h13 : begin\n     auth_10 = cfg_20;\n   end\n   clk_8 : begin\n     auth_7 = data_14;\n   end\n   7'b0xxxx0x : begin\n     auth_1 = clk_3;\n   end\n   2'b0x : begin\n     reg_15 = clk_17;\n   end\n   7'b1101110 : begin\n     tx_6 = sig_4;\n   end\n   default : begin \n     cfg_2 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_8 ) == ( 6'h13 ) |-> auth_10 == cfg_20 ;endproperty \nproperty name: ( interrupt_request_8 ) == ( clk_8 ) |-> auth_7 == data_14 ;endproperty \nproperty name: ( interrupt_request_8 ) == ( 7'b0xxxx0x ) |-> auth_1 == clk_3 ;endproperty \nproperty name: ( interrupt_request_8 ) == ( 2'b0x ) |-> reg_15 == clk_17 ;endproperty \nproperty name: ( interrupt_request_8 ) == ( 7'b1101110 ) |-> tx_6 == sig_4 ;endproperty \nproperty name; ( ( interrupt_request_8 ) != 6'h13 ) || ( ( interrupt_request_8 ) != clk_8 ) || ( ( interrupt_request_8 ) != 7'b0xxxx0x ) || ( ( interrupt_request_8 ) != 2'b0x ) || ( interrupt_request_8 ) != 7'b1101110 ) ) |-> cfg_2 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_1 ) \n   6'h2e : begin\n     err_11 = tx_8;\n   end\n   4'b0111 : begin\n     chip_7 = hw_3;\n   end\n   7'bx1x01x0 : begin\n     data_18 = clk_7;\n   end\n   7'b101xx00 : begin\n     chip_19 = auth_17;\n   end\n   default : begin \n     core_10 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_1 ) == ( 6'h2e ) |-> err_11 == tx_8 ;endproperty \nproperty name: ( data_register_status_1 ) == ( 4'b0111 ) |-> chip_7 == hw_3 ;endproperty \nproperty name: ( data_register_status_1 ) == ( 7'bx1x01x0 ) |-> data_18 == clk_7 ;endproperty \nproperty name: ( data_register_status_1 ) == ( 7'b101xx00 ) |-> chip_19 == auth_17 ;endproperty \nproperty name; ( ( data_register_status_1 ) != 6'h2e ) || ( ( data_register_status_1 ) != 4'b0111 ) || ( ( data_register_status_1 ) != 7'bx1x01x0 ) || ( data_register_status_1 ) != 7'b101xx00 ) ) |-> core_10 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_14 ) \n   7'b0x1xx1x : begin\n     core_19 = fsm_4;\n   end\n   5'b0010x : begin\n     tx_19 = tx_2;\n   end\n   5'b1xx0x : begin\n     core_9 = sig_9;\n   end\n   7'h78 : begin\n     rst_18 = rx_19;\n   end\n   7'b0x10101 : begin\n     data_1 = clk_4;\n   end\n   default : begin \n     err_15 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_14 ) == ( 7'b0x1xx1x ) |-> core_19 == fsm_4 ;endproperty \nproperty name: ( output_status_register_14 ) == ( 5'b0010x ) |-> tx_19 == tx_2 ;endproperty \nproperty name: ( output_status_register_14 ) == ( 5'b1xx0x ) |-> core_9 == sig_9 ;endproperty \nproperty name: ( output_status_register_14 ) == ( 7'h78 ) |-> rst_18 == rx_19 ;endproperty \nproperty name: ( output_status_register_14 ) == ( 7'b0x10101 ) |-> data_1 == clk_4 ;endproperty \nproperty name; ( ( output_status_register_14 ) != 7'b0x1xx1x ) || ( ( output_status_register_14 ) != 5'b0010x ) || ( ( output_status_register_14 ) != 5'b1xx0x ) || ( ( output_status_register_14 ) != 7'h78 ) || ( output_status_register_14 ) != 7'b0x10101 ) ) |-> err_15 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_7 ) \n   7'bxx0xx1x : begin\n     rst_4 = rst_1;\n   end\n   default : begin \n     rst_15 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( output_control_7 ) == ( 7'bxx0xx1x ) |-> rst_4 == rst_1 ;endproperty \nproperty name; ( output_control_7 ) != 7'bxx0xx1x ) ) |-> rst_15 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_4 ) \n   6'b00xx10 : begin\n     err_16 = auth_11;\n   end\n   6'bx11100 : begin\n     clk_2 = chip_16;\n   end\n   7'h50 : begin\n     chip_6 = tx_3;\n   end\n   default : begin \n     hw_15 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_4 ) == ( 6'b00xx10 ) |-> err_16 == auth_11 ;endproperty \nproperty name: ( input_buffer_status_4 ) == ( 6'bx11100 ) |-> clk_2 == chip_16 ;endproperty \nproperty name: ( input_buffer_status_4 ) == ( 7'h50 ) |-> chip_6 == tx_3 ;endproperty \nproperty name; ( ( input_buffer_status_4 ) != 6'b00xx10 ) || ( ( input_buffer_status_4 ) != 6'bx11100 ) || ( input_buffer_status_4 ) != 7'h50 ) ) |-> hw_15 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   7'bx0010x0 : begin\n     fsm_8 = hw_16;\n   end\n   7'b1xxx0xx : begin\n     core_5 = sig_1;\n   end\n   6'b11x1xx : begin\n     auth_5 = tx_8;\n   end\n   7'b10x1x00 : begin\n     clk_12 = auth_4;\n   end\n   default : begin \n     chip_6 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_20 ) == ( 7'bx0010x0 ) |-> fsm_8 == hw_16 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 7'b1xxx0xx ) |-> core_5 == sig_1 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 6'b11x1xx ) |-> auth_5 == tx_8 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 7'b10x1x00 ) |-> clk_12 == auth_4 ;endproperty \nproperty name; ( ( status_register_status_20 ) != 7'bx0010x0 ) || ( ( status_register_status_20 ) != 7'b1xxx0xx ) || ( ( status_register_status_20 ) != 6'b11x1xx ) || ( status_register_status_20 ) != 7'b10x1x00 ) ) |-> chip_6 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_10 ) \n   5'bxx0xx : begin\n     hw_18 = tx_14;\n   end\n   6'h1d : begin\n     tx_3 = auth_13;\n   end\n   default : begin \n     tx_8 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( status_control_10 ) == ( 5'bxx0xx ) |-> hw_18 == tx_14 ;endproperty \nproperty name: ( status_control_10 ) == ( 6'h1d ) |-> tx_3 == auth_13 ;endproperty \nproperty name; ( ( status_control_10 ) != 5'bxx0xx ) || ( status_control_10 ) != 6'h1d ) ) |-> tx_8 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_19 ) \n   6'bx01x10 : begin\n     cfg_14 = chip_3;\n   end\n   7'bx1111xx : begin\n     rx_20 = data_11;\n   end\n   6'b1x10x0 : begin\n     clk_8 = reg_9;\n   end\n   7'b1011111 : begin\n     hw_9 = chip_3;\n   end\n   6'bx0xxxx : begin\n     reg_15 = reg_6;\n   end\n   default : begin \n     cfg_3 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( command_status_19 ) == ( 6'bx01x10 ) |-> cfg_14 == chip_3 ;endproperty \nproperty name: ( command_status_19 ) == ( 7'bx1111xx ) |-> rx_20 == data_11 ;endproperty \nproperty name: ( command_status_19 ) == ( 6'b1x10x0 ) |-> clk_8 == reg_9 ;endproperty \nproperty name: ( command_status_19 ) == ( 7'b1011111 ) |-> hw_9 == chip_3 ;endproperty \nproperty name: ( command_status_19 ) == ( 6'bx0xxxx ) |-> reg_15 == reg_6 ;endproperty \nproperty name; ( ( command_status_19 ) != 6'bx01x10 ) || ( ( command_status_19 ) != 7'bx1111xx ) || ( ( command_status_19 ) != 6'b1x10x0 ) || ( ( command_status_19 ) != 7'b1011111 ) || ( command_status_19 ) != 6'bx0xxxx ) ) |-> cfg_3 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_11 ) \n   5'bxxxx0 : begin\n     fsm_15 = chip_10;\n   end\n   7'b1111x11 : begin\n     clk_13 = rst_6;\n   end\n   default : begin \n     sig_2 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( input_status_11 ) == ( 5'bxxxx0 ) |-> fsm_15 == chip_10 ;endproperty \nproperty name: ( input_status_11 ) == ( 7'b1111x11 ) |-> clk_13 == rst_6 ;endproperty \nproperty name; ( ( input_status_11 ) != 5'bxxxx0 ) || ( input_status_11 ) != 7'b1111x11 ) ) |-> sig_2 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_2 ) \n   7'b00111xx : begin\n     data_7 = hw_7;\n   end\n   6'b1x1100 : begin\n     sig_8 = clk_10;\n   end\n   default : begin \n     rst_12 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( command_word_2 ) == ( 7'b00111xx ) |-> data_7 == hw_7 ;endproperty \nproperty name: ( command_word_2 ) == ( 6'b1x1100 ) |-> sig_8 == clk_10 ;endproperty \nproperty name; ( ( command_word_2 ) != 7'b00111xx ) || ( command_word_2 ) != 6'b1x1100 ) ) |-> rst_12 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_7 ) \n   3'b100 : begin\n     rst_12 = tx_14;\n   end\n   7'bx01x011 : begin\n     core_13 = rst_17;\n   end\n   7'b1x0110x : begin\n     auth_4 = err_9;\n   end\n   6'bx10101 : begin\n     sig_1 = auth_2;\n   end\n   3'b00x : begin\n     fsm_12 = data_17;\n   end\n   default : begin \n     clk_7 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_7 ) == ( 3'b100 ) |-> rst_12 == tx_14 ;endproperty \nproperty name: ( flag_control_7 ) == ( 7'bx01x011 ) |-> core_13 == rst_17 ;endproperty \nproperty name: ( flag_control_7 ) == ( 7'b1x0110x ) |-> auth_4 == err_9 ;endproperty \nproperty name: ( flag_control_7 ) == ( 6'bx10101 ) |-> sig_1 == auth_2 ;endproperty \nproperty name: ( flag_control_7 ) == ( 3'b00x ) |-> fsm_12 == data_17 ;endproperty \nproperty name; ( ( flag_control_7 ) != 3'b100 ) || ( ( flag_control_7 ) != 7'bx01x011 ) || ( ( flag_control_7 ) != 7'b1x0110x ) || ( ( flag_control_7 ) != 6'bx10101 ) || ( flag_control_7 ) != 3'b00x ) ) |-> clk_7 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_20 ) \n   5'bx0xx0 : begin\n     sig_3 = auth_17;\n   end\n   default : begin \n     chip_15 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( input_register_20 ) == ( 5'bx0xx0 ) |-> sig_3 == auth_17 ;endproperty \nproperty name; ( input_register_20 ) != 5'bx0xx0 ) ) |-> chip_15 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_12 ) \n   7'b10x1010 : begin\n     reg_3 = rst_19;\n   end\n   5'bxx00x : begin\n     err_14 = rst_6;\n   end\n   6'h1b : begin\n     chip_20 = tx_7;\n   end\n   7'bxx01110 : begin\n     auth_1 = rst_13;\n   end\n   default : begin \n     tx_15 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_12 ) == ( 7'b10x1010 ) |-> reg_3 == rst_19 ;endproperty \nproperty name: ( data_register_status_12 ) == ( 5'bxx00x ) |-> err_14 == rst_6 ;endproperty \nproperty name: ( data_register_status_12 ) == ( 6'h1b ) |-> chip_20 == tx_7 ;endproperty \nproperty name: ( data_register_status_12 ) == ( 7'bxx01110 ) |-> auth_1 == rst_13 ;endproperty \nproperty name; ( ( data_register_status_12 ) != 7'b10x1010 ) || ( ( data_register_status_12 ) != 5'bxx00x ) || ( ( data_register_status_12 ) != 6'h1b ) || ( data_register_status_12 ) != 7'bxx01110 ) ) |-> tx_15 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_1 ) \n   6'bx01011 : begin\n     rx_3 = rst_12;\n   end\n   5'b00x01 : begin\n     hw_7 = chip_15;\n   end\n   6'b101x11 : begin\n     data_4 = auth_12;\n   end\n   7'b0011xxx : begin\n     core_19 = rx_8;\n   end\n   default : begin \n     cfg_13 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( enable_1 ) == ( 6'bx01011 ) |-> rx_3 == rst_12 ;endproperty \nproperty name: ( enable_1 ) == ( 5'b00x01 ) |-> hw_7 == chip_15 ;endproperty \nproperty name: ( enable_1 ) == ( 6'b101x11 ) |-> data_4 == auth_12 ;endproperty \nproperty name: ( enable_1 ) == ( 7'b0011xxx ) |-> core_19 == rx_8 ;endproperty \nproperty name; ( ( enable_1 ) != 6'bx01011 ) || ( ( enable_1 ) != 5'b00x01 ) || ( ( enable_1 ) != 6'b101x11 ) || ( enable_1 ) != 7'b0011xxx ) ) |-> cfg_13 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   7'b0111100 : begin\n     clk_13 = rx_9;\n   end\n   default : begin \n     data_12 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_8 ) == ( 7'b0111100 ) |-> clk_13 == rx_9 ;endproperty \nproperty name; ( control_input_status_8 ) != 7'b0111100 ) ) |-> data_12 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_17 ) \n   core_15 : begin\n     clk_2 = sig_7;\n   end\n   7'b1xx1x1x : begin\n     chip_19 = tx_13;\n   end\n   default : begin \n     rx_7 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_17 ) == ( core_15 ) |-> clk_2 == sig_7 ;endproperty \nproperty name: ( input_buffer_17 ) == ( 7'b1xx1x1x ) |-> chip_19 == tx_13 ;endproperty \nproperty name; ( ( input_buffer_17 ) != core_15 ) || ( input_buffer_17 ) != 7'b1xx1x1x ) ) |-> rx_7 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   6'h31 : begin\n     auth_16 = reg_1;\n   end\n   7'b01x0x0x : begin\n     auth_18 = clk_19;\n   end\n   5'b11101 : begin\n     core_15 = fsm_1;\n   end\n   5'b10011 : begin\n     rst_8 = core_6;\n   end\n   default : begin \n     tx_9 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_10 ) == ( 6'h31 ) |-> auth_16 == reg_1 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 7'b01x0x0x ) |-> auth_18 == clk_19 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 5'b11101 ) |-> core_15 == fsm_1 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 5'b10011 ) |-> rst_8 == core_6 ;endproperty \nproperty name; ( ( input_status_register_10 ) != 6'h31 ) || ( ( input_status_register_10 ) != 7'b01x0x0x ) || ( ( input_status_register_10 ) != 5'b11101 ) || ( input_status_register_10 ) != 5'b10011 ) ) |-> tx_9 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_2 ) \n   7'bx0xx1xx : begin\n     cfg_9 = auth_2;\n   end\n   6'b1xxxxx : begin\n     fsm_6 = auth_10;\n   end\n   7'b111xxxx : begin\n     chip_8 = core_15;\n   end\n   6'b00100x : begin\n     cfg_18 = err_15;\n   end\n   7'bx110x01 : begin\n     tx_15 = core_12;\n   end\n   default : begin \n     reg_17 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_2 ) == ( 7'bx0xx1xx ) |-> cfg_9 == auth_2 ;endproperty \nproperty name: ( control_register_status_status_2 ) == ( 6'b1xxxxx ) |-> fsm_6 == auth_10 ;endproperty \nproperty name: ( control_register_status_status_2 ) == ( 7'b111xxxx ) |-> chip_8 == core_15 ;endproperty \nproperty name: ( control_register_status_status_2 ) == ( 6'b00100x ) |-> cfg_18 == err_15 ;endproperty \nproperty name: ( control_register_status_status_2 ) == ( 7'bx110x01 ) |-> tx_15 == core_12 ;endproperty \nproperty name; ( ( control_register_status_status_2 ) != 7'bx0xx1xx ) || ( ( control_register_status_status_2 ) != 6'b1xxxxx ) || ( ( control_register_status_status_2 ) != 7'b111xxxx ) || ( ( control_register_status_status_2 ) != 6'b00100x ) || ( control_register_status_status_2 ) != 7'bx110x01 ) ) |-> reg_17 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'bx1x01x0 : begin\n     auth_17 = reg_2;\n   end\n   default : begin \n     rx_19 = rst_15;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 7'bx1x01x0 ) |-> auth_17 == reg_2 ;endproperty \nproperty name; ( control_data_8 ) != 7'bx1x01x0 ) ) |-> rx_19 == rst_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_5 ) \n   7'bx0x0x0x : begin\n     rx_20 = err_9;\n   end\n   5'b1x1xx : begin\n     clk_19 = hw_16;\n   end\n   default : begin \n     core_9 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_5 ) == ( 7'bx0x0x0x ) |-> rx_20 == err_9 ;endproperty \nproperty name: ( status_output_buffer_5 ) == ( 5'b1x1xx ) |-> clk_19 == hw_16 ;endproperty \nproperty name; ( ( status_output_buffer_5 ) != 7'bx0x0x0x ) || ( status_output_buffer_5 ) != 5'b1x1xx ) ) |-> core_9 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   7'h22 : begin\n     hw_3 = clk_9;\n   end\n   6'bx1111x : begin\n     err_4 = tx_17;\n   end\n   6'bx101x0 : begin\n     err_20 = auth_18;\n   end\n   default : begin \n     core_2 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_3 ) == ( 7'h22 ) |-> hw_3 == clk_9 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 6'bx1111x ) |-> err_4 == tx_17 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 6'bx101x0 ) |-> err_20 == auth_18 ;endproperty \nproperty name; ( ( control_register_status_status_3 ) != 7'h22 ) || ( ( control_register_status_status_3 ) != 6'bx1111x ) || ( control_register_status_status_3 ) != 6'bx101x0 ) ) |-> core_2 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_15 ) \n   7'bxx00xxx : begin\n     reg_16 = tx_11;\n   end\n   6'b1111x1 : begin\n     tx_4 = reg_9;\n   end\n   5'b10101 : begin\n     reg_10 = rst_17;\n   end\n   7'b1000011 : begin\n     rst_2 = rx_3;\n   end\n   default : begin \n     hw_14 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_15 ) == ( 7'bxx00xxx ) |-> reg_16 == tx_11 ;endproperty \nproperty name: ( data_status_register_status_15 ) == ( 6'b1111x1 ) |-> tx_4 == reg_9 ;endproperty \nproperty name: ( data_status_register_status_15 ) == ( 5'b10101 ) |-> reg_10 == rst_17 ;endproperty \nproperty name: ( data_status_register_status_15 ) == ( 7'b1000011 ) |-> rst_2 == rx_3 ;endproperty \nproperty name; ( ( data_status_register_status_15 ) != 7'bxx00xxx ) || ( ( data_status_register_status_15 ) != 6'b1111x1 ) || ( ( data_status_register_status_15 ) != 5'b10101 ) || ( data_status_register_status_15 ) != 7'b1000011 ) ) |-> hw_14 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_9 ) \n   7'b1011001 : begin\n     data_9 = core_15;\n   end\n   default : begin \n     data_19 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( control_input_9 ) == ( 7'b1011001 ) |-> data_9 == core_15 ;endproperty \nproperty name; ( control_input_9 ) != 7'b1011001 ) ) |-> data_19 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   7'bx1x10xx : begin\n     auth_1 = hw_10;\n   end\n   7'bx0111x0 : begin\n     rst_6 = data_7;\n   end\n   7'b0000110 : begin\n     reg_20 = reg_16;\n   end\n   5'h1 : begin\n     rst_15 = cfg_16;\n   end\n   default : begin \n     hw_20 = hw_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_18 ) == ( 7'bx1x10xx ) |-> auth_1 == hw_10 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 7'bx0111x0 ) |-> rst_6 == data_7 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 7'b0000110 ) |-> reg_20 == reg_16 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 5'h1 ) |-> rst_15 == cfg_16 ;endproperty \nproperty name; ( ( data_status_register_status_18 ) != 7'bx1x10xx ) || ( ( data_status_register_status_18 ) != 7'bx0111x0 ) || ( ( data_status_register_status_18 ) != 7'b0000110 ) || ( data_status_register_status_18 ) != 5'h1 ) ) |-> hw_20 == hw_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_11 ) \n   6'h14 : begin\n     hw_4 = cfg_2;\n   end\n   5'b10011 : begin\n     core_4 = rx_2;\n   end\n   7'b1111x11 : begin\n     clk_11 = rst_8;\n   end\n   4'bxx10 : begin\n     reg_12 = clk_14;\n   end\n   default : begin \n     hw_16 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( result_register_11 ) == ( 6'h14 ) |-> hw_4 == cfg_2 ;endproperty \nproperty name: ( result_register_11 ) == ( 5'b10011 ) |-> core_4 == rx_2 ;endproperty \nproperty name: ( result_register_11 ) == ( 7'b1111x11 ) |-> clk_11 == rst_8 ;endproperty \nproperty name: ( result_register_11 ) == ( 4'bxx10 ) |-> reg_12 == clk_14 ;endproperty \nproperty name; ( ( result_register_11 ) != 6'h14 ) || ( ( result_register_11 ) != 5'b10011 ) || ( ( result_register_11 ) != 7'b1111x11 ) || ( result_register_11 ) != 4'bxx10 ) ) |-> hw_16 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_17 ) \n   6'b1xx00x : begin\n     fsm_10 = reg_14;\n   end\n   7'bxx1101x : begin\n     err_8 = core_1;\n   end\n   7'bxxx0x1x : begin\n     hw_13 = err_11;\n   end\n   default : begin \n     sig_15 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_17 ) == ( 6'b1xx00x ) |-> fsm_10 == reg_14 ;endproperty \nproperty name: ( control_input_status_17 ) == ( 7'bxx1101x ) |-> err_8 == core_1 ;endproperty \nproperty name: ( control_input_status_17 ) == ( 7'bxxx0x1x ) |-> hw_13 == err_11 ;endproperty \nproperty name; ( ( control_input_status_17 ) != 6'b1xx00x ) || ( ( control_input_status_17 ) != 7'bxx1101x ) || ( control_input_status_17 ) != 7'bxxx0x1x ) ) |-> sig_15 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_8 ) \n   7'b10100x1 : begin\n     core_12 = cfg_13;\n   end\n   6'b000001 : begin\n     tx_18 = tx_12;\n   end\n   default : begin \n     rst_1 = tx_7;\n   end\nendcase",
        "Assertion": "property name: ( status_control_8 ) == ( 7'b10100x1 ) |-> core_12 == cfg_13 ;endproperty \nproperty name: ( status_control_8 ) == ( 6'b000001 ) |-> tx_18 == tx_12 ;endproperty \nproperty name; ( ( status_control_8 ) != 7'b10100x1 ) || ( status_control_8 ) != 6'b000001 ) ) |-> rst_1 == tx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_18 ) \n   6'b1x1000 : begin\n     sig_10 = rst_9;\n   end\n   5'bx0111 : begin\n     clk_2 = tx_8;\n   end\n   5'b10111 : begin\n     rx_14 = reg_11;\n   end\n   3'h4 : begin\n     rst_19 = core_1;\n   end\n   default : begin \n     cfg_5 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_18 ) == ( 6'b1x1000 ) |-> sig_10 == rst_9 ;endproperty \nproperty name: ( control_signal_18 ) == ( 5'bx0111 ) |-> clk_2 == tx_8 ;endproperty \nproperty name: ( control_signal_18 ) == ( 5'b10111 ) |-> rx_14 == reg_11 ;endproperty \nproperty name: ( control_signal_18 ) == ( 3'h4 ) |-> rst_19 == core_1 ;endproperty \nproperty name; ( ( control_signal_18 ) != 6'b1x1000 ) || ( ( control_signal_18 ) != 5'bx0111 ) || ( ( control_signal_18 ) != 5'b10111 ) || ( control_signal_18 ) != 3'h4 ) ) |-> cfg_5 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   7'bx1xx00x : begin\n     sig_6 = sig_1;\n   end\n   default : begin \n     reg_5 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_3 ) == ( 7'bx1xx00x ) |-> sig_6 == sig_1 ;endproperty \nproperty name; ( input_buffer_status_3 ) != 7'bx1xx00x ) ) |-> reg_5 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_20 ) \n   7'b0x1011x : begin\n     data_18 = auth_6;\n   end\n   7'h6 : begin\n     rst_2 = reg_17;\n   end\n   core_8 : begin\n     clk_4 = auth_13;\n   end\n   6'bxxxxx1 : begin\n     reg_15 = hw_1;\n   end\n   7'b01xxxx0 : begin\n     auth_2 = sig_3;\n   end\n   default : begin \n     reg_13 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_20 ) == ( 7'b0x1011x ) |-> data_18 == auth_6 ;endproperty \nproperty name: ( operation_status_20 ) == ( 7'h6 ) |-> rst_2 == reg_17 ;endproperty \nproperty name: ( operation_status_20 ) == ( core_8 ) |-> clk_4 == auth_13 ;endproperty \nproperty name: ( operation_status_20 ) == ( 6'bxxxxx1 ) |-> reg_15 == hw_1 ;endproperty \nproperty name: ( operation_status_20 ) == ( 7'b01xxxx0 ) |-> auth_2 == sig_3 ;endproperty \nproperty name; ( ( operation_status_20 ) != 7'b0x1011x ) || ( ( operation_status_20 ) != 7'h6 ) || ( ( operation_status_20 ) != core_8 ) || ( ( operation_status_20 ) != 6'bxxxxx1 ) || ( operation_status_20 ) != 7'b01xxxx0 ) ) |-> reg_13 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_20 ) \n   6'he : begin\n     auth_13 = hw_11;\n   end\n   default : begin \n     data_6 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_20 ) == ( 6'he ) |-> auth_13 == hw_11 ;endproperty \nproperty name; ( valid_input_20 ) != 6'he ) ) |-> data_6 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_13 ) \n   7'b1xx0xxx : begin\n     reg_6 = clk_8;\n   end\n   default : begin \n     auth_7 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_13 ) == ( 7'b1xx0xxx ) |-> reg_6 == clk_8 ;endproperty \nproperty name; ( output_buffer_status_13 ) != 7'b1xx0xxx ) ) |-> auth_7 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_7 ) \n   4'b11x1 : begin\n     sig_5 = cfg_9;\n   end\n   default : begin \n     rx_19 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_7 ) == ( 4'b11x1 ) |-> sig_5 == cfg_9 ;endproperty \nproperty name; ( status_register_buffer_7 ) != 4'b11x1 ) ) |-> rx_19 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_4 ) \n   7'b00x0111 : begin\n     tx_9 = fsm_8;\n   end\n   default : begin \n     rx_3 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_4 ) == ( 7'b00x0111 ) |-> tx_9 == fsm_8 ;endproperty \nproperty name; ( ready_output_4 ) != 7'b00x0111 ) ) |-> rx_3 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_3 ) \n   6'b1010xx : begin\n     rx_2 = tx_4;\n   end\n   7'bxxxx01x : begin\n     hw_13 = chip_14;\n   end\n   default : begin \n     auth_16 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( command_status_3 ) == ( 6'b1010xx ) |-> rx_2 == tx_4 ;endproperty \nproperty name: ( command_status_3 ) == ( 7'bxxxx01x ) |-> hw_13 == chip_14 ;endproperty \nproperty name; ( ( command_status_3 ) != 6'b1010xx ) || ( command_status_3 ) != 7'bxxxx01x ) ) |-> auth_16 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   7'bx010x00 : begin\n     tx_15 = err_10;\n   end\n   7'bx1x010x : begin\n     auth_1 = tx_1;\n   end\n   7'b00100x0 : begin\n     fsm_7 = sig_17;\n   end\n   7'h18 : begin\n     rx_16 = auth_12;\n   end\n   7'bx11x0xx : begin\n     fsm_18 = err_13;\n   end\n   default : begin \n     sig_15 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_6 ) == ( 7'bx010x00 ) |-> tx_15 == err_10 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 7'bx1x010x ) |-> auth_1 == tx_1 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 7'b00100x0 ) |-> fsm_7 == sig_17 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 7'h18 ) |-> rx_16 == auth_12 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 7'bx11x0xx ) |-> fsm_18 == err_13 ;endproperty \nproperty name; ( ( data_status_register_status_6 ) != 7'bx010x00 ) || ( ( data_status_register_status_6 ) != 7'bx1x010x ) || ( ( data_status_register_status_6 ) != 7'b00100x0 ) || ( ( data_status_register_status_6 ) != 7'h18 ) || ( data_status_register_status_6 ) != 7'bx11x0xx ) ) |-> sig_15 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_12 ) \n   7'b1x01xx1 : begin\n     fsm_14 = clk_9;\n   end\n   6'bxxxx10 : begin\n     fsm_11 = sig_19;\n   end\n   6'bx1111x : begin\n     tx_3 = rx_13;\n   end\n   default : begin \n     auth_7 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( output_data_12 ) == ( 7'b1x01xx1 ) |-> fsm_14 == clk_9 ;endproperty \nproperty name: ( output_data_12 ) == ( 6'bxxxx10 ) |-> fsm_11 == sig_19 ;endproperty \nproperty name: ( output_data_12 ) == ( 6'bx1111x ) |-> tx_3 == rx_13 ;endproperty \nproperty name; ( ( output_data_12 ) != 7'b1x01xx1 ) || ( ( output_data_12 ) != 6'bxxxx10 ) || ( output_data_12 ) != 6'bx1111x ) ) |-> auth_7 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_9 ) \n   4'b10x1 : begin\n     rx_10 = data_20;\n   end\n   default : begin \n     cfg_4 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_9 ) == ( 4'b10x1 ) |-> rx_10 == data_20 ;endproperty \nproperty name; ( status_buffer_9 ) != 4'b10x1 ) ) |-> cfg_4 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_5 ) \n   7'h39 : begin\n     rst_15 = auth_2;\n   end\n   7'b10x1100 : begin\n     rst_10 = cfg_3;\n   end\n   4'h5 : begin\n     err_1 = chip_9;\n   end\n   7'b10011x1 : begin\n     auth_6 = data_19;\n   end\n   default : begin \n     rst_11 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_5 ) == ( 7'h39 ) |-> rst_15 == auth_2 ;endproperty \nproperty name: ( control_valid_5 ) == ( 7'b10x1100 ) |-> rst_10 == cfg_3 ;endproperty \nproperty name: ( control_valid_5 ) == ( 4'h5 ) |-> err_1 == chip_9 ;endproperty \nproperty name: ( control_valid_5 ) == ( 7'b10011x1 ) |-> auth_6 == data_19 ;endproperty \nproperty name; ( ( control_valid_5 ) != 7'h39 ) || ( ( control_valid_5 ) != 7'b10x1100 ) || ( ( control_valid_5 ) != 4'h5 ) || ( control_valid_5 ) != 7'b10011x1 ) ) |-> rst_11 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_3 ) \n   7'b0110110 : begin\n     auth_1 = auth_7;\n   end\n   6'b10x010 : begin\n     hw_6 = err_6;\n   end\n   7'b0xx1x0x : begin\n     err_19 = rx_2;\n   end\n   default : begin \n     err_20 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( output_status_3 ) == ( 7'b0110110 ) |-> auth_1 == auth_7 ;endproperty \nproperty name: ( output_status_3 ) == ( 6'b10x010 ) |-> hw_6 == err_6 ;endproperty \nproperty name: ( output_status_3 ) == ( 7'b0xx1x0x ) |-> err_19 == rx_2 ;endproperty \nproperty name; ( ( output_status_3 ) != 7'b0110110 ) || ( ( output_status_3 ) != 6'b10x010 ) || ( output_status_3 ) != 7'b0xx1x0x ) ) |-> err_20 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_2 ) \n   fsm_15 : begin\n     core_15 = rst_13;\n   end\n   7'b0x1x01x : begin\n     hw_13 = core_15;\n   end\n   7'b0111x11 : begin\n     cfg_11 = data_18;\n   end\n   default : begin \n     reg_11 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_2 ) == ( fsm_15 ) |-> core_15 == rst_13 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 7'b0x1x01x ) |-> hw_13 == core_15 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 7'b0111x11 ) |-> cfg_11 == data_18 ;endproperty \nproperty name; ( ( output_buffer_2 ) != fsm_15 ) || ( ( output_buffer_2 ) != 7'b0x1x01x ) || ( output_buffer_2 ) != 7'b0111x11 ) ) |-> reg_11 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_16 ) \n   6'bxxx110 : begin\n     err_7 = core_4;\n   end\n   7'bxxxx111 : begin\n     data_5 = hw_17;\n   end\n   6'b1xxxxx : begin\n     cfg_16 = chip_11;\n   end\n   6'bxxx010 : begin\n     fsm_10 = fsm_10;\n   end\n   7'bx001111 : begin\n     err_15 = chip_11;\n   end\n   default : begin \n     tx_5 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_16 ) == ( 6'bxxx110 ) |-> err_7 == core_4 ;endproperty \nproperty name: ( control_signal_16 ) == ( 7'bxxxx111 ) |-> data_5 == hw_17 ;endproperty \nproperty name: ( control_signal_16 ) == ( 6'b1xxxxx ) |-> cfg_16 == chip_11 ;endproperty \nproperty name: ( control_signal_16 ) == ( 6'bxxx010 ) |-> fsm_10 == fsm_10 ;endproperty \nproperty name: ( control_signal_16 ) == ( 7'bx001111 ) |-> err_15 == chip_11 ;endproperty \nproperty name; ( ( control_signal_16 ) != 6'bxxx110 ) || ( ( control_signal_16 ) != 7'bxxxx111 ) || ( ( control_signal_16 ) != 6'b1xxxxx ) || ( ( control_signal_16 ) != 6'bxxx010 ) || ( control_signal_16 ) != 7'bx001111 ) ) |-> tx_5 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_3 ) \n   6'b010x0x : begin\n     reg_4 = fsm_6;\n   end\n   default : begin \n     rst_8 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( command_register_3 ) == ( 6'b010x0x ) |-> reg_4 == fsm_6 ;endproperty \nproperty name; ( command_register_3 ) != 6'b010x0x ) ) |-> rst_8 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_16 ) \n   7'bx0xxxx0 : begin\n     data_11 = hw_14;\n   end\n   4'bxx00 : begin\n     sig_16 = reg_4;\n   end\n   default : begin \n     hw_8 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( output_register_16 ) == ( 7'bx0xxxx0 ) |-> data_11 == hw_14 ;endproperty \nproperty name: ( output_register_16 ) == ( 4'bxx00 ) |-> sig_16 == reg_4 ;endproperty \nproperty name; ( ( output_register_16 ) != 7'bx0xxxx0 ) || ( output_register_16 ) != 4'bxx00 ) ) |-> hw_8 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_18 ) \n   7'b10xx101 : begin\n     rst_16 = cfg_18;\n   end\n   7'b0xxxx01 : begin\n     cfg_14 = sig_8;\n   end\n   4'b1x0x : begin\n     core_14 = hw_3;\n   end\n   6'b1x0xxx : begin\n     auth_19 = auth_5;\n   end\n   default : begin \n     chip_12 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_18 ) == ( 7'b10xx101 ) |-> rst_16 == cfg_18 ;endproperty \nproperty name: ( input_buffer_18 ) == ( 7'b0xxxx01 ) |-> cfg_14 == sig_8 ;endproperty \nproperty name: ( input_buffer_18 ) == ( 4'b1x0x ) |-> core_14 == hw_3 ;endproperty \nproperty name: ( input_buffer_18 ) == ( 6'b1x0xxx ) |-> auth_19 == auth_5 ;endproperty \nproperty name; ( ( input_buffer_18 ) != 7'b10xx101 ) || ( ( input_buffer_18 ) != 7'b0xxxx01 ) || ( ( input_buffer_18 ) != 4'b1x0x ) || ( input_buffer_18 ) != 6'b1x0xxx ) ) |-> chip_12 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   6'bxx1xx1 : begin\n     hw_2 = hw_15;\n   end\n   4'b0xxx : begin\n     core_9 = err_10;\n   end\n   4'hf : begin\n     hw_4 = hw_13;\n   end\n   6'b111100 : begin\n     rst_7 = rst_13;\n   end\n   default : begin \n     core_11 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_2 ) == ( 6'bxx1xx1 ) |-> hw_2 == hw_15 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 4'b0xxx ) |-> core_9 == err_10 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 4'hf ) |-> hw_4 == hw_13 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 6'b111100 ) |-> rst_7 == rst_13 ;endproperty \nproperty name; ( ( data_status_register_2 ) != 6'bxx1xx1 ) || ( ( data_status_register_2 ) != 4'b0xxx ) || ( ( data_status_register_2 ) != 4'hf ) || ( data_status_register_2 ) != 6'b111100 ) ) |-> core_11 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_4 ) \n   7'bxxxx1xx : begin\n     core_15 = auth_11;\n   end\n   6'bx1xx00 : begin\n     reg_8 = auth_5;\n   end\n   7'b0101000 : begin\n     chip_19 = tx_20;\n   end\n   7'h2e : begin\n     fsm_1 = hw_13;\n   end\n   default : begin \n     err_15 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( output_data_4 ) == ( 7'bxxxx1xx ) |-> core_15 == auth_11 ;endproperty \nproperty name: ( output_data_4 ) == ( 6'bx1xx00 ) |-> reg_8 == auth_5 ;endproperty \nproperty name: ( output_data_4 ) == ( 7'b0101000 ) |-> chip_19 == tx_20 ;endproperty \nproperty name: ( output_data_4 ) == ( 7'h2e ) |-> fsm_1 == hw_13 ;endproperty \nproperty name; ( ( output_data_4 ) != 7'bxxxx1xx ) || ( ( output_data_4 ) != 6'bx1xx00 ) || ( ( output_data_4 ) != 7'b0101000 ) || ( output_data_4 ) != 7'h2e ) ) |-> err_15 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_15 ) \n   7'bx10x0xx : begin\n     hw_1 = reg_16;\n   end\n   7'b110x001 : begin\n     rx_15 = fsm_9;\n   end\n   default : begin \n     auth_9 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_15 ) == ( 7'bx10x0xx ) |-> hw_1 == reg_16 ;endproperty \nproperty name: ( acknowledge_15 ) == ( 7'b110x001 ) |-> rx_15 == fsm_9 ;endproperty \nproperty name; ( ( acknowledge_15 ) != 7'bx10x0xx ) || ( acknowledge_15 ) != 7'b110x001 ) ) |-> auth_9 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_3 ) \n   6'bx1xxxx : begin\n     sig_19 = rst_9;\n   end\n   7'b0110001 : begin\n     clk_2 = reg_7;\n   end\n   5'b10111 : begin\n     err_20 = clk_5;\n   end\n   default : begin \n     reg_17 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_3 ) == ( 6'bx1xxxx ) |-> sig_19 == rst_9 ;endproperty \nproperty name: ( instruction_3 ) == ( 7'b0110001 ) |-> clk_2 == reg_7 ;endproperty \nproperty name: ( instruction_3 ) == ( 5'b10111 ) |-> err_20 == clk_5 ;endproperty \nproperty name; ( ( instruction_3 ) != 6'bx1xxxx ) || ( ( instruction_3 ) != 7'b0110001 ) || ( instruction_3 ) != 5'b10111 ) ) |-> reg_17 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_16 ) \n   7'b11011xx : begin\n     chip_13 = data_5;\n   end\n   7'bx1x0x00 : begin\n     fsm_16 = chip_15;\n   end\n   7'b00010xx : begin\n     tx_4 = sig_9;\n   end\n   default : begin \n     sig_2 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_16 ) == ( 7'b11011xx ) |-> chip_13 == data_5 ;endproperty \nproperty name: ( status_output_buffer_16 ) == ( 7'bx1x0x00 ) |-> fsm_16 == chip_15 ;endproperty \nproperty name: ( status_output_buffer_16 ) == ( 7'b00010xx ) |-> tx_4 == sig_9 ;endproperty \nproperty name; ( ( status_output_buffer_16 ) != 7'b11011xx ) || ( ( status_output_buffer_16 ) != 7'bx1x0x00 ) || ( status_output_buffer_16 ) != 7'b00010xx ) ) |-> sig_2 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_12 ) \n   7'b1101xxx : begin\n     sig_20 = tx_10;\n   end\n   7'b0x1x0xx : begin\n     clk_18 = cfg_2;\n   end\n   data_20 : begin\n     reg_10 = auth_17;\n   end\n   6'b001x11 : begin\n     clk_12 = core_4;\n   end\n   default : begin \n     auth_14 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_12 ) == ( 7'b1101xxx ) |-> sig_20 == tx_10 ;endproperty \nproperty name: ( operation_code_12 ) == ( 7'b0x1x0xx ) |-> clk_18 == cfg_2 ;endproperty \nproperty name: ( operation_code_12 ) == ( data_20 ) |-> reg_10 == auth_17 ;endproperty \nproperty name: ( operation_code_12 ) == ( 6'b001x11 ) |-> clk_12 == core_4 ;endproperty \nproperty name; ( ( operation_code_12 ) != 7'b1101xxx ) || ( ( operation_code_12 ) != 7'b0x1x0xx ) || ( ( operation_code_12 ) != data_20 ) || ( operation_code_12 ) != 6'b001x11 ) ) |-> auth_14 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_2 ) \n   7'b0110100 : begin\n     tx_20 = sig_8;\n   end\n   default : begin \n     clk_20 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( data_control_2 ) == ( 7'b0110100 ) |-> tx_20 == sig_8 ;endproperty \nproperty name; ( data_control_2 ) != 7'b0110100 ) ) |-> clk_20 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_1 ) \n   7'h50 : begin\n     fsm_10 = rx_8;\n   end\n   7'b0x1xx1x : begin\n     rx_2 = hw_13;\n   end\n   7'bx1xx0x0 : begin\n     fsm_20 = reg_15;\n   end\n   6'b01x11x : begin\n     reg_1 = fsm_8;\n   end\n   default : begin \n     cfg_18 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( control_output_1 ) == ( 7'h50 ) |-> fsm_10 == rx_8 ;endproperty \nproperty name: ( control_output_1 ) == ( 7'b0x1xx1x ) |-> rx_2 == hw_13 ;endproperty \nproperty name: ( control_output_1 ) == ( 7'bx1xx0x0 ) |-> fsm_20 == reg_15 ;endproperty \nproperty name: ( control_output_1 ) == ( 6'b01x11x ) |-> reg_1 == fsm_8 ;endproperty \nproperty name; ( ( control_output_1 ) != 7'h50 ) || ( ( control_output_1 ) != 7'b0x1xx1x ) || ( ( control_output_1 ) != 7'bx1xx0x0 ) || ( control_output_1 ) != 6'b01x11x ) ) |-> cfg_18 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_8 ) \n   sig_1 : begin\n     cfg_9 = tx_20;\n   end\n   7'b0111x11 : begin\n     auth_2 = rx_1;\n   end\n   7'b0xx1x0x : begin\n     sig_19 = sig_6;\n   end\n   7'h67 : begin\n     data_11 = sig_5;\n   end\n   default : begin \n     rst_17 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( status_output_8 ) == ( sig_1 ) |-> cfg_9 == tx_20 ;endproperty \nproperty name: ( status_output_8 ) == ( 7'b0111x11 ) |-> auth_2 == rx_1 ;endproperty \nproperty name: ( status_output_8 ) == ( 7'b0xx1x0x ) |-> sig_19 == sig_6 ;endproperty \nproperty name: ( status_output_8 ) == ( 7'h67 ) |-> data_11 == sig_5 ;endproperty \nproperty name; ( ( status_output_8 ) != sig_1 ) || ( ( status_output_8 ) != 7'b0111x11 ) || ( ( status_output_8 ) != 7'b0xx1x0x ) || ( status_output_8 ) != 7'h67 ) ) |-> rst_17 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_16 ) \n   4'b000x : begin\n     rst_17 = chip_1;\n   end\n   default : begin \n     err_14 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_16 ) == ( 4'b000x ) |-> rst_17 == chip_1 ;endproperty \nproperty name; ( flag_control_status_16 ) != 4'b000x ) ) |-> err_14 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_11 ) \n   7'b1x01x1x : begin\n     fsm_13 = sig_6;\n   end\n   7'b0x1xxxx : begin\n     cfg_17 = err_1;\n   end\n   5'bx0xx0 : begin\n     chip_19 = data_9;\n   end\n   7'b0111000 : begin\n     hw_2 = cfg_10;\n   end\n   7'b11x0xxx : begin\n     err_17 = fsm_9;\n   end\n   default : begin \n     data_16 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_11 ) == ( 7'b1x01x1x ) |-> fsm_13 == sig_6 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 7'b0x1xxxx ) |-> cfg_17 == err_1 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 5'bx0xx0 ) |-> chip_19 == data_9 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 7'b0111000 ) |-> hw_2 == cfg_10 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 7'b11x0xxx ) |-> err_17 == fsm_9 ;endproperty \nproperty name; ( ( busy_signal_11 ) != 7'b1x01x1x ) || ( ( busy_signal_11 ) != 7'b0x1xxxx ) || ( ( busy_signal_11 ) != 5'bx0xx0 ) || ( ( busy_signal_11 ) != 7'b0111000 ) || ( busy_signal_11 ) != 7'b11x0xxx ) ) |-> data_16 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   7'bx01xx0x : begin\n     auth_14 = rst_5;\n   end\n   4'bx0xx : begin\n     reg_10 = data_12;\n   end\n   default : begin \n     sig_11 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_19 ) == ( 7'bx01xx0x ) |-> auth_14 == rst_5 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 4'bx0xx ) |-> reg_10 == data_12 ;endproperty \nproperty name; ( ( ready_signal_19 ) != 7'bx01xx0x ) || ( ready_signal_19 ) != 4'bx0xx ) ) |-> sig_11 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   6'bx11100 : begin\n     data_15 = core_5;\n   end\n   default : begin \n     hw_15 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_16 ) == ( 6'bx11100 ) |-> data_15 == core_5 ;endproperty \nproperty name; ( data_status_register_16 ) != 6'bx11100 ) ) |-> hw_15 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_18 ) \n   7'b011xx00 : begin\n     data_18 = auth_17;\n   end\n   7'b010010x : begin\n     err_4 = hw_14;\n   end\n   2'bxx : begin\n     hw_5 = core_1;\n   end\n   7'b11xxx0x : begin\n     auth_14 = rx_9;\n   end\n   default : begin \n     rst_10 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( data_control_18 ) == ( 7'b011xx00 ) |-> data_18 == auth_17 ;endproperty \nproperty name: ( data_control_18 ) == ( 7'b010010x ) |-> err_4 == hw_14 ;endproperty \nproperty name: ( data_control_18 ) == ( 2'bxx ) |-> hw_5 == core_1 ;endproperty \nproperty name: ( data_control_18 ) == ( 7'b11xxx0x ) |-> auth_14 == rx_9 ;endproperty \nproperty name; ( ( data_control_18 ) != 7'b011xx00 ) || ( ( data_control_18 ) != 7'b010010x ) || ( ( data_control_18 ) != 2'bxx ) || ( data_control_18 ) != 7'b11xxx0x ) ) |-> rst_10 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_1 ) \n   7'h5b : begin\n     reg_12 = cfg_5;\n   end\n   7'b1100000 : begin\n     rx_7 = hw_10;\n   end\n   5'h0 : begin\n     core_1 = rst_2;\n   end\n   7'b010x01x : begin\n     chip_15 = hw_14;\n   end\n   default : begin \n     auth_12 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_1 ) == ( 7'h5b ) |-> reg_12 == cfg_5 ;endproperty \nproperty name: ( control_valid_1 ) == ( 7'b1100000 ) |-> rx_7 == hw_10 ;endproperty \nproperty name: ( control_valid_1 ) == ( 5'h0 ) |-> core_1 == rst_2 ;endproperty \nproperty name: ( control_valid_1 ) == ( 7'b010x01x ) |-> chip_15 == hw_14 ;endproperty \nproperty name; ( ( control_valid_1 ) != 7'h5b ) || ( ( control_valid_1 ) != 7'b1100000 ) || ( ( control_valid_1 ) != 5'h0 ) || ( control_valid_1 ) != 7'b010x01x ) ) |-> auth_12 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_9 ) \n   reg_5 : begin\n     tx_15 = chip_9;\n   end\n   7'b1101101 : begin\n     data_3 = rst_10;\n   end\n   7'b111x11x : begin\n     reg_1 = chip_12;\n   end\n   default : begin \n     err_12 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( control_output_9 ) == ( reg_5 ) |-> tx_15 == chip_9 ;endproperty \nproperty name: ( control_output_9 ) == ( 7'b1101101 ) |-> data_3 == rst_10 ;endproperty \nproperty name: ( control_output_9 ) == ( 7'b111x11x ) |-> reg_1 == chip_12 ;endproperty \nproperty name; ( ( control_output_9 ) != reg_5 ) || ( ( control_output_9 ) != 7'b1101101 ) || ( control_output_9 ) != 7'b111x11x ) ) |-> err_12 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_17 ) \n   7'bxx000x0 : begin\n     tx_6 = core_12;\n   end\n   7'b10x10xx : begin\n     sig_14 = fsm_11;\n   end\n   default : begin \n     hw_10 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( status_control_17 ) == ( 7'bxx000x0 ) |-> tx_6 == core_12 ;endproperty \nproperty name: ( status_control_17 ) == ( 7'b10x10xx ) |-> sig_14 == fsm_11 ;endproperty \nproperty name; ( ( status_control_17 ) != 7'bxx000x0 ) || ( status_control_17 ) != 7'b10x10xx ) ) |-> hw_10 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_15 ) \n   6'b011010 : begin\n     rst_10 = rst_14;\n   end\n   7'b01xx01x : begin\n     core_10 = core_15;\n   end\n   default : begin \n     rx_14 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_15 ) == ( 6'b011010 ) |-> rst_10 == rst_14 ;endproperty \nproperty name: ( control_register_status_15 ) == ( 7'b01xx01x ) |-> core_10 == core_15 ;endproperty \nproperty name; ( ( control_register_status_15 ) != 6'b011010 ) || ( control_register_status_15 ) != 7'b01xx01x ) ) |-> rx_14 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   6'bxxxxx0 : begin\n     rx_16 = reg_12;\n   end\n   3'b110 : begin\n     cfg_11 = chip_19;\n   end\n   6'b110xxx : begin\n     rx_20 = cfg_12;\n   end\n   6'bx0xx10 : begin\n     chip_4 = chip_10;\n   end\n   7'bxxxx10x : begin\n     sig_15 = chip_19;\n   end\n   default : begin \n     hw_18 = auth_11;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_4 ) == ( 6'bxxxxx0 ) |-> rx_16 == reg_12 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 3'b110 ) |-> cfg_11 == chip_19 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 6'b110xxx ) |-> rx_20 == cfg_12 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 6'bx0xx10 ) |-> chip_4 == chip_10 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 7'bxxxx10x ) |-> sig_15 == chip_19 ;endproperty \nproperty name; ( ( status_output_buffer_4 ) != 6'bxxxxx0 ) || ( ( status_output_buffer_4 ) != 3'b110 ) || ( ( status_output_buffer_4 ) != 6'b110xxx ) || ( ( status_output_buffer_4 ) != 6'bx0xx10 ) || ( status_output_buffer_4 ) != 7'bxxxx10x ) ) |-> hw_18 == auth_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_18 ) \n   6'bxxxxxx : begin\n     cfg_7 = hw_17;\n   end\n   default : begin \n     rst_4 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_18 ) == ( 6'bxxxxxx ) |-> cfg_7 == hw_17 ;endproperty \nproperty name; ( input_ready_18 ) != 6'bxxxxxx ) ) |-> rst_4 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_17 ) \n   7'h6f : begin\n     chip_15 = auth_2;\n   end\n   7'b0101110 : begin\n     sig_14 = fsm_14;\n   end\n   default : begin \n     chip_19 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( data_register_17 ) == ( 7'h6f ) |-> chip_15 == auth_2 ;endproperty \nproperty name: ( data_register_17 ) == ( 7'b0101110 ) |-> sig_14 == fsm_14 ;endproperty \nproperty name; ( ( data_register_17 ) != 7'h6f ) || ( data_register_17 ) != 7'b0101110 ) ) |-> chip_19 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_19 ) \n   4'h1 : begin\n     auth_13 = core_18;\n   end\n   6'b010001 : begin\n     fsm_15 = auth_1;\n   end\n   7'b11011xx : begin\n     tx_18 = data_20;\n   end\n   6'b01000x : begin\n     reg_10 = err_1;\n   end\n   default : begin \n     sig_2 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( data_status_19 ) == ( 4'h1 ) |-> auth_13 == core_18 ;endproperty \nproperty name: ( data_status_19 ) == ( 6'b010001 ) |-> fsm_15 == auth_1 ;endproperty \nproperty name: ( data_status_19 ) == ( 7'b11011xx ) |-> tx_18 == data_20 ;endproperty \nproperty name: ( data_status_19 ) == ( 6'b01000x ) |-> reg_10 == err_1 ;endproperty \nproperty name; ( ( data_status_19 ) != 4'h1 ) || ( ( data_status_19 ) != 6'b010001 ) || ( ( data_status_19 ) != 7'b11011xx ) || ( data_status_19 ) != 6'b01000x ) ) |-> sig_2 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_13 ) \n   7'bx101xxx : begin\n     core_5 = rx_5;\n   end\n   7'b11100xx : begin\n     rx_1 = tx_17;\n   end\n   default : begin \n     reg_15 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( result_register_13 ) == ( 7'bx101xxx ) |-> core_5 == rx_5 ;endproperty \nproperty name: ( result_register_13 ) == ( 7'b11100xx ) |-> rx_1 == tx_17 ;endproperty \nproperty name; ( ( result_register_13 ) != 7'bx101xxx ) || ( result_register_13 ) != 7'b11100xx ) ) |-> reg_15 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_2 ) \n   6'b00x000 : begin\n     rst_12 = data_4;\n   end\n   default : begin \n     hw_2 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( result_register_2 ) == ( 6'b00x000 ) |-> rst_12 == data_4 ;endproperty \nproperty name; ( result_register_2 ) != 6'b00x000 ) ) |-> hw_2 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_15 ) \n   6'bxx1x10 : begin\n     clk_7 = clk_16;\n   end\n   core_7 : begin\n     hw_7 = rst_5;\n   end\n   7'b0x001x0 : begin\n     core_8 = sig_18;\n   end\n   6'b1xxxxx : begin\n     tx_20 = hw_17;\n   end\n   default : begin \n     auth_12 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_15 ) == ( 6'bxx1x10 ) |-> clk_7 == clk_16 ;endproperty \nproperty name: ( flag_status_15 ) == ( core_7 ) |-> hw_7 == rst_5 ;endproperty \nproperty name: ( flag_status_15 ) == ( 7'b0x001x0 ) |-> core_8 == sig_18 ;endproperty \nproperty name: ( flag_status_15 ) == ( 6'b1xxxxx ) |-> tx_20 == hw_17 ;endproperty \nproperty name; ( ( flag_status_15 ) != 6'bxx1x10 ) || ( ( flag_status_15 ) != core_7 ) || ( ( flag_status_15 ) != 7'b0x001x0 ) || ( flag_status_15 ) != 6'b1xxxxx ) ) |-> auth_12 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_2 ) \n   6'b011000 : begin\n     rst_1 = chip_6;\n   end\n   default : begin \n     data_12 = data_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_2 ) == ( 6'b011000 ) |-> rst_1 == chip_6 ;endproperty \nproperty name; ( flag_register_2 ) != 6'b011000 ) ) |-> data_12 == data_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   4'hf : begin\n     clk_19 = reg_2;\n   end\n   6'bx1xx1x : begin\n     cfg_18 = err_17;\n   end\n   default : begin \n     reg_6 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_12 ) == ( 4'hf ) |-> clk_19 == reg_2 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 6'bx1xx1x ) |-> cfg_18 == err_17 ;endproperty \nproperty name; ( ( data_status_register_status_12 ) != 4'hf ) || ( data_status_register_status_12 ) != 6'bx1xx1x ) ) |-> reg_6 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_11 ) \n   6'b0x0x0x : begin\n     tx_13 = reg_7;\n   end\n   3'h0 : begin\n     reg_11 = tx_19;\n   end\n   default : begin \n     cfg_19 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_11 ) == ( 6'b0x0x0x ) |-> tx_13 == reg_7 ;endproperty \nproperty name: ( ready_register_11 ) == ( 3'h0 ) |-> reg_11 == tx_19 ;endproperty \nproperty name; ( ( ready_register_11 ) != 6'b0x0x0x ) || ( ready_register_11 ) != 3'h0 ) ) |-> cfg_19 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   6'b001011 : begin\n     tx_17 = fsm_18;\n   end\n   5'bx0101 : begin\n     rx_7 = data_16;\n   end\n   6'b000000 : begin\n     rst_2 = core_11;\n   end\n   7'b10xxx11 : begin\n     fsm_6 = fsm_15;\n   end\n   5'bxxxx0 : begin\n     tx_16 = core_10;\n   end\n   default : begin \n     data_20 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_7 ) == ( 6'b001011 ) |-> tx_17 == fsm_18 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 5'bx0101 ) |-> rx_7 == data_16 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 6'b000000 ) |-> rst_2 == core_11 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 7'b10xxx11 ) |-> fsm_6 == fsm_15 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 5'bxxxx0 ) |-> tx_16 == core_10 ;endproperty \nproperty name; ( ( status_register_status_7 ) != 6'b001011 ) || ( ( status_register_status_7 ) != 5'bx0101 ) || ( ( status_register_status_7 ) != 6'b000000 ) || ( ( status_register_status_7 ) != 7'b10xxx11 ) || ( status_register_status_7 ) != 5'bxxxx0 ) ) |-> data_20 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_17 ) \n   7'bxxxx00x : begin\n     tx_18 = data_3;\n   end\n   7'bx0xx1xx : begin\n     hw_9 = core_3;\n   end\n   6'b1x1xxx : begin\n     fsm_18 = tx_15;\n   end\n   7'bxx00xxx : begin\n     err_3 = chip_14;\n   end\n   default : begin \n     tx_9 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( command_register_17 ) == ( 7'bxxxx00x ) |-> tx_18 == data_3 ;endproperty \nproperty name: ( command_register_17 ) == ( 7'bx0xx1xx ) |-> hw_9 == core_3 ;endproperty \nproperty name: ( command_register_17 ) == ( 6'b1x1xxx ) |-> fsm_18 == tx_15 ;endproperty \nproperty name: ( command_register_17 ) == ( 7'bxx00xxx ) |-> err_3 == chip_14 ;endproperty \nproperty name; ( ( command_register_17 ) != 7'bxxxx00x ) || ( ( command_register_17 ) != 7'bx0xx1xx ) || ( ( command_register_17 ) != 6'b1x1xxx ) || ( command_register_17 ) != 7'bxx00xxx ) ) |-> tx_9 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_18 ) \n   7'b100010x : begin\n     err_9 = rx_9;\n   end\n   default : begin \n     rx_15 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( read_data_18 ) == ( 7'b100010x ) |-> err_9 == rx_9 ;endproperty \nproperty name; ( read_data_18 ) != 7'b100010x ) ) |-> rx_15 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_16 ) \n   sig_1 : begin\n     data_6 = chip_2;\n   end\n   7'b1xx1xxx : begin\n     reg_9 = err_1;\n   end\n   7'b1x11x1x : begin\n     data_11 = sig_3;\n   end\n   4'b11xx : begin\n     chip_15 = rst_15;\n   end\n   default : begin \n     reg_11 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_16 ) == ( sig_1 ) |-> data_6 == chip_2 ;endproperty \nproperty name: ( operation_code_16 ) == ( 7'b1xx1xxx ) |-> reg_9 == err_1 ;endproperty \nproperty name: ( operation_code_16 ) == ( 7'b1x11x1x ) |-> data_11 == sig_3 ;endproperty \nproperty name: ( operation_code_16 ) == ( 4'b11xx ) |-> chip_15 == rst_15 ;endproperty \nproperty name; ( ( operation_code_16 ) != sig_1 ) || ( ( operation_code_16 ) != 7'b1xx1xxx ) || ( ( operation_code_16 ) != 7'b1x11x1x ) || ( operation_code_16 ) != 4'b11xx ) ) |-> reg_11 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_13 ) \n   6'bx1111x : begin\n     err_6 = sig_2;\n   end\n   7'b11x11x1 : begin\n     sig_1 = tx_7;\n   end\n   6'bxxx01x : begin\n     tx_4 = cfg_8;\n   end\n   7'b0010101 : begin\n     auth_20 = rst_7;\n   end\n   default : begin \n     fsm_16 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_13 ) == ( 6'bx1111x ) |-> err_6 == sig_2 ;endproperty \nproperty name: ( output_register_status_13 ) == ( 7'b11x11x1 ) |-> sig_1 == tx_7 ;endproperty \nproperty name: ( output_register_status_13 ) == ( 6'bxxx01x ) |-> tx_4 == cfg_8 ;endproperty \nproperty name: ( output_register_status_13 ) == ( 7'b0010101 ) |-> auth_20 == rst_7 ;endproperty \nproperty name; ( ( output_register_status_13 ) != 6'bx1111x ) || ( ( output_register_status_13 ) != 7'b11x11x1 ) || ( ( output_register_status_13 ) != 6'bxxx01x ) || ( output_register_status_13 ) != 7'b0010101 ) ) |-> fsm_16 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_8 ) \n   7'bx010x11 : begin\n     clk_16 = data_13;\n   end\n   3'b1x1 : begin\n     cfg_9 = chip_17;\n   end\n   7'bxx1xxx0 : begin\n     chip_4 = reg_7;\n   end\n   6'b11x001 : begin\n     err_4 = chip_18;\n   end\n   7'b1011001 : begin\n     rst_11 = data_18;\n   end\n   default : begin \n     sig_3 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_8 ) == ( 7'bx010x11 ) |-> clk_16 == data_13 ;endproperty \nproperty name: ( data_status_8 ) == ( 3'b1x1 ) |-> cfg_9 == chip_17 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'bxx1xxx0 ) |-> chip_4 == reg_7 ;endproperty \nproperty name: ( data_status_8 ) == ( 6'b11x001 ) |-> err_4 == chip_18 ;endproperty \nproperty name: ( data_status_8 ) == ( 7'b1011001 ) |-> rst_11 == data_18 ;endproperty \nproperty name; ( ( data_status_8 ) != 7'bx010x11 ) || ( ( data_status_8 ) != 3'b1x1 ) || ( ( data_status_8 ) != 7'bxx1xxx0 ) || ( ( data_status_8 ) != 6'b11x001 ) || ( data_status_8 ) != 7'b1011001 ) ) |-> sig_3 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_9 ) \n   7'b1001111 : begin\n     core_15 = cfg_1;\n   end\n   core_6 : begin\n     core_18 = auth_4;\n   end\n   default : begin \n     rx_10 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( status_output_9 ) == ( 7'b1001111 ) |-> core_15 == cfg_1 ;endproperty \nproperty name: ( status_output_9 ) == ( core_6 ) |-> core_18 == auth_4 ;endproperty \nproperty name; ( ( status_output_9 ) != 7'b1001111 ) || ( status_output_9 ) != core_6 ) ) |-> rx_10 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'h7a : begin\n     data_1 = hw_3;\n   end\n   7'bx0xxx0x : begin\n     tx_11 = rx_3;\n   end\n   7'b1x1001x : begin\n     data_2 = fsm_14;\n   end\n   5'b11110 : begin\n     auth_9 = rst_5;\n   end\n   err_5 : begin\n     err_9 = core_15;\n   end\n   default : begin \n     sig_18 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( 7'h7a ) |-> data_1 == hw_3 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'bx0xxx0x ) |-> tx_11 == rx_3 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'b1x1001x ) |-> data_2 == fsm_14 ;endproperty \nproperty name: ( output_register_4 ) == ( 5'b11110 ) |-> auth_9 == rst_5 ;endproperty \nproperty name: ( output_register_4 ) == ( err_5 ) |-> err_9 == core_15 ;endproperty \nproperty name; ( ( output_register_4 ) != 7'h7a ) || ( ( output_register_4 ) != 7'bx0xxx0x ) || ( ( output_register_4 ) != 7'b1x1001x ) || ( ( output_register_4 ) != 5'b11110 ) || ( output_register_4 ) != err_5 ) ) |-> sig_18 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'h3c : begin\n     hw_10 = err_9;\n   end\n   7'b01x00xx : begin\n     cfg_7 = sig_14;\n   end\n   7'bxxx10xx : begin\n     chip_14 = fsm_13;\n   end\n   default : begin \n     rst_3 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 7'h3c ) |-> hw_10 == err_9 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'b01x00xx ) |-> cfg_7 == sig_14 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'bxxx10xx ) |-> chip_14 == fsm_13 ;endproperty \nproperty name; ( ( control_data_8 ) != 7'h3c ) || ( ( control_data_8 ) != 7'b01x00xx ) || ( control_data_8 ) != 7'bxxx10xx ) ) |-> rst_3 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   sig_10 : begin\n     chip_13 = rst_14;\n   end\n   6'bxx0xx1 : begin\n     reg_8 = chip_4;\n   end\n   7'bxxxx01x : begin\n     tx_5 = err_13;\n   end\n   7'h6d : begin\n     data_7 = hw_18;\n   end\n   default : begin \n     sig_15 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_4 ) == ( sig_10 ) |-> chip_13 == rst_14 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 6'bxx0xx1 ) |-> reg_8 == chip_4 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 7'bxxxx01x ) |-> tx_5 == err_13 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 7'h6d ) |-> data_7 == hw_18 ;endproperty \nproperty name; ( ( acknowledge_4 ) != sig_10 ) || ( ( acknowledge_4 ) != 6'bxx0xx1 ) || ( ( acknowledge_4 ) != 7'bxxxx01x ) || ( acknowledge_4 ) != 7'h6d ) ) |-> sig_15 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   7'b10x0xxx : begin\n     hw_17 = rx_6;\n   end\n   6'bxx1x00 : begin\n     cfg_3 = tx_18;\n   end\n   default : begin \n     cfg_16 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_16 ) == ( 7'b10x0xxx ) |-> hw_17 == rx_6 ;endproperty \nproperty name: ( control_buffer_16 ) == ( 6'bxx1x00 ) |-> cfg_3 == tx_18 ;endproperty \nproperty name; ( ( control_buffer_16 ) != 7'b10x0xxx ) || ( control_buffer_16 ) != 6'bxx1x00 ) ) |-> cfg_16 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_4 ) \n   7'b11100xx : begin\n     hw_8 = clk_12;\n   end\n   default : begin \n     reg_8 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( read_data_4 ) == ( 7'b11100xx ) |-> hw_8 == clk_12 ;endproperty \nproperty name; ( read_data_4 ) != 7'b11100xx ) ) |-> reg_8 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_5 ) \n   6'bxx0xxx : begin\n     fsm_13 = auth_8;\n   end\n   7'h4f : begin\n     fsm_12 = core_18;\n   end\n   default : begin \n     data_14 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_5 ) == ( 6'bxx0xxx ) |-> fsm_13 == auth_8 ;endproperty \nproperty name: ( flag_register_5 ) == ( 7'h4f ) |-> fsm_12 == core_18 ;endproperty \nproperty name; ( ( flag_register_5 ) != 6'bxx0xxx ) || ( flag_register_5 ) != 7'h4f ) ) |-> data_14 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_7 ) \n   7'b101xxx0 : begin\n     auth_16 = rst_15;\n   end\n   7'bxxx1x1x : begin\n     auth_20 = cfg_17;\n   end\n   default : begin \n     chip_9 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_7 ) == ( 7'b101xxx0 ) |-> auth_16 == rst_15 ;endproperty \nproperty name: ( output_status_register_7 ) == ( 7'bxxx1x1x ) |-> auth_20 == cfg_17 ;endproperty \nproperty name; ( ( output_status_register_7 ) != 7'b101xxx0 ) || ( output_status_register_7 ) != 7'bxxx1x1x ) ) |-> chip_9 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_12 ) \n   7'bxxx0010 : begin\n     sig_19 = fsm_20;\n   end\n   default : begin \n     clk_6 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_12 ) == ( 7'bxxx0010 ) |-> sig_19 == fsm_20 ;endproperty \nproperty name; ( flag_register_12 ) != 7'bxxx0010 ) ) |-> clk_6 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_18 ) \n   7'b1110110 : begin\n     sig_8 = data_15;\n   end\n   7'h50 : begin\n     fsm_18 = tx_16;\n   end\n   6'b01x0x1 : begin\n     data_13 = core_16;\n   end\n   default : begin \n     hw_10 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_18 ) == ( 7'b1110110 ) |-> sig_8 == data_15 ;endproperty \nproperty name: ( output_status_register_18 ) == ( 7'h50 ) |-> fsm_18 == tx_16 ;endproperty \nproperty name: ( output_status_register_18 ) == ( 6'b01x0x1 ) |-> data_13 == core_16 ;endproperty \nproperty name; ( ( output_status_register_18 ) != 7'b1110110 ) || ( ( output_status_register_18 ) != 7'h50 ) || ( output_status_register_18 ) != 6'b01x0x1 ) ) |-> hw_10 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_10 ) \n   6'h7 : begin\n     fsm_18 = sig_1;\n   end\n   6'b10x000 : begin\n     rx_4 = reg_13;\n   end\n   7'bxxx0xx1 : begin\n     fsm_1 = err_8;\n   end\n   default : begin \n     clk_14 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_10 ) == ( 6'h7 ) |-> fsm_18 == sig_1 ;endproperty \nproperty name: ( error_flag_10 ) == ( 6'b10x000 ) |-> rx_4 == reg_13 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'bxxx0xx1 ) |-> fsm_1 == err_8 ;endproperty \nproperty name; ( ( error_flag_10 ) != 6'h7 ) || ( ( error_flag_10 ) != 6'b10x000 ) || ( error_flag_10 ) != 7'bxxx0xx1 ) ) |-> clk_14 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_1 ) \n   4'b00xx : begin\n     reg_14 = clk_2;\n   end\n   7'h9 : begin\n     rx_17 = auth_18;\n   end\n   7'bxx10xxx : begin\n     sig_10 = cfg_10;\n   end\n   default : begin \n     rx_2 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( address_register_1 ) == ( 4'b00xx ) |-> reg_14 == clk_2 ;endproperty \nproperty name: ( address_register_1 ) == ( 7'h9 ) |-> rx_17 == auth_18 ;endproperty \nproperty name: ( address_register_1 ) == ( 7'bxx10xxx ) |-> sig_10 == cfg_10 ;endproperty \nproperty name; ( ( address_register_1 ) != 4'b00xx ) || ( ( address_register_1 ) != 7'h9 ) || ( address_register_1 ) != 7'bxx10xxx ) ) |-> rx_2 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_19 ) \n   6'hxb : begin\n     core_16 = auth_4;\n   end\n   default : begin \n     rx_8 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_19 ) == ( 6'hxb ) |-> core_16 == auth_4 ;endproperty \nproperty name; ( flag_status_19 ) != 6'hxb ) ) |-> rx_8 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_13 ) \n   cfg_3 : begin\n     rst_16 = data_10;\n   end\n   default : begin \n     err_7 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( enable_13 ) == ( cfg_3 ) |-> rst_16 == data_10 ;endproperty \nproperty name; ( enable_13 ) != cfg_3 ) ) |-> err_7 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_7 ) \n   7'h32 : begin\n     clk_13 = rst_18;\n   end\n   6'bx01001 : begin\n     rst_1 = data_16;\n   end\n   6'b1x0x11 : begin\n     hw_5 = cfg_7;\n   end\n   7'bx001100 : begin\n     cfg_1 = err_10;\n   end\n   default : begin \n     cfg_5 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( data_register_7 ) == ( 7'h32 ) |-> clk_13 == rst_18 ;endproperty \nproperty name: ( data_register_7 ) == ( 6'bx01001 ) |-> rst_1 == data_16 ;endproperty \nproperty name: ( data_register_7 ) == ( 6'b1x0x11 ) |-> hw_5 == cfg_7 ;endproperty \nproperty name: ( data_register_7 ) == ( 7'bx001100 ) |-> cfg_1 == err_10 ;endproperty \nproperty name; ( ( data_register_7 ) != 7'h32 ) || ( ( data_register_7 ) != 6'bx01001 ) || ( ( data_register_7 ) != 6'b1x0x11 ) || ( data_register_7 ) != 7'bx001100 ) ) |-> cfg_5 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_12 ) \n   6'bxxx01x : begin\n     rst_3 = rst_20;\n   end\n   7'h50 : begin\n     rx_4 = tx_6;\n   end\n   7'h4c : begin\n     chip_2 = rx_20;\n   end\n   default : begin \n     fsm_20 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_12 ) == ( 6'bxxx01x ) |-> rst_3 == rst_20 ;endproperty \nproperty name: ( instruction_register_12 ) == ( 7'h50 ) |-> rx_4 == tx_6 ;endproperty \nproperty name: ( instruction_register_12 ) == ( 7'h4c ) |-> chip_2 == rx_20 ;endproperty \nproperty name; ( ( instruction_register_12 ) != 6'bxxx01x ) || ( ( instruction_register_12 ) != 7'h50 ) || ( instruction_register_12 ) != 7'h4c ) ) |-> fsm_20 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_12 ) \n   6'bxx01x1 : begin\n     auth_2 = chip_1;\n   end\n   6'b00xxx0 : begin\n     chip_3 = data_3;\n   end\n   default : begin \n     tx_6 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( counter_12 ) == ( 6'bxx01x1 ) |-> auth_2 == chip_1 ;endproperty \nproperty name: ( counter_12 ) == ( 6'b00xxx0 ) |-> chip_3 == data_3 ;endproperty \nproperty name; ( ( counter_12 ) != 6'bxx01x1 ) || ( counter_12 ) != 6'b00xxx0 ) ) |-> tx_6 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_3 ) \n   4'b1011 : begin\n     hw_6 = err_4;\n   end\n   default : begin \n     fsm_6 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( input_register_3 ) == ( 4'b1011 ) |-> hw_6 == err_4 ;endproperty \nproperty name; ( input_register_3 ) != 4'b1011 ) ) |-> fsm_6 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_13 ) \n   rx_13 : begin\n     data_11 = tx_10;\n   end\n   default : begin \n     err_20 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( input_data_13 ) == ( rx_13 ) |-> data_11 == tx_10 ;endproperty \nproperty name; ( input_data_13 ) != rx_13 ) ) |-> err_20 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   5'bxx0xx : begin\n     clk_17 = cfg_5;\n   end\n   default : begin \n     reg_18 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_10 ) == ( 5'bxx0xx ) |-> clk_17 == cfg_5 ;endproperty \nproperty name; ( data_status_register_status_10 ) != 5'bxx0xx ) ) |-> reg_18 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_16 ) \n   6'b011010 : begin\n     auth_1 = tx_6;\n   end\n   7'b110xxxx : begin\n     err_12 = auth_2;\n   end\n   7'h7a : begin\n     err_16 = cfg_14;\n   end\n   default : begin \n     tx_13 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_16 ) == ( 6'b011010 ) |-> auth_1 == tx_6 ;endproperty \nproperty name: ( operation_status_16 ) == ( 7'b110xxxx ) |-> err_12 == auth_2 ;endproperty \nproperty name: ( operation_status_16 ) == ( 7'h7a ) |-> err_16 == cfg_14 ;endproperty \nproperty name; ( ( operation_status_16 ) != 6'b011010 ) || ( ( operation_status_16 ) != 7'b110xxxx ) || ( operation_status_16 ) != 7'h7a ) ) |-> tx_13 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   6'b100101 : begin\n     tx_16 = cfg_9;\n   end\n   6'b001x10 : begin\n     data_1 = err_17;\n   end\n   7'b0010000 : begin\n     tx_11 = hw_19;\n   end\n   6'b0x1x01 : begin\n     err_20 = chip_20;\n   end\n   default : begin \n     rst_18 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_6 ) == ( 6'b100101 ) |-> tx_16 == cfg_9 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 6'b001x10 ) |-> data_1 == err_17 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 7'b0010000 ) |-> tx_11 == hw_19 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 6'b0x1x01 ) |-> err_20 == chip_20 ;endproperty \nproperty name; ( ( status_register_status_6 ) != 6'b100101 ) || ( ( status_register_status_6 ) != 6'b001x10 ) || ( ( status_register_status_6 ) != 7'b0010000 ) || ( status_register_status_6 ) != 6'b0x1x01 ) ) |-> rst_18 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_15 ) \n   7'b1x01xx0 : begin\n     clk_17 = rx_14;\n   end\n   7'bxx1xx1x : begin\n     clk_9 = rx_12;\n   end\n   3'b000 : begin\n     core_1 = auth_7;\n   end\n   7'h3d : begin\n     core_7 = tx_8;\n   end\n   default : begin \n     rst_12 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( command_register_15 ) == ( 7'b1x01xx0 ) |-> clk_17 == rx_14 ;endproperty \nproperty name: ( command_register_15 ) == ( 7'bxx1xx1x ) |-> clk_9 == rx_12 ;endproperty \nproperty name: ( command_register_15 ) == ( 3'b000 ) |-> core_1 == auth_7 ;endproperty \nproperty name: ( command_register_15 ) == ( 7'h3d ) |-> core_7 == tx_8 ;endproperty \nproperty name; ( ( command_register_15 ) != 7'b1x01xx0 ) || ( ( command_register_15 ) != 7'bxx1xx1x ) || ( ( command_register_15 ) != 3'b000 ) || ( command_register_15 ) != 7'h3d ) ) |-> rst_12 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_8 ) \n   7'b110x0x0 : begin\n     core_8 = reg_17;\n   end\n   6'b011x0x : begin\n     auth_7 = clk_16;\n   end\n   7'b1111101 : begin\n     rst_3 = fsm_19;\n   end\n   4'hb : begin\n     cfg_12 = reg_5;\n   end\n   tx_2 : begin\n     clk_17 = cfg_13;\n   end\n   default : begin \n     auth_17 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( start_address_8 ) == ( 7'b110x0x0 ) |-> core_8 == reg_17 ;endproperty \nproperty name: ( start_address_8 ) == ( 6'b011x0x ) |-> auth_7 == clk_16 ;endproperty \nproperty name: ( start_address_8 ) == ( 7'b1111101 ) |-> rst_3 == fsm_19 ;endproperty \nproperty name: ( start_address_8 ) == ( 4'hb ) |-> cfg_12 == reg_5 ;endproperty \nproperty name: ( start_address_8 ) == ( tx_2 ) |-> clk_17 == cfg_13 ;endproperty \nproperty name; ( ( start_address_8 ) != 7'b110x0x0 ) || ( ( start_address_8 ) != 6'b011x0x ) || ( ( start_address_8 ) != 7'b1111101 ) || ( ( start_address_8 ) != 4'hb ) || ( start_address_8 ) != tx_2 ) ) |-> auth_17 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_14 ) \n   7'b111x11x : begin\n     data_19 = cfg_16;\n   end\n   default : begin \n     rst_20 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_14 ) == ( 7'b111x11x ) |-> data_19 == cfg_16 ;endproperty \nproperty name; ( operation_status_14 ) != 7'b111x11x ) ) |-> rst_20 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_11 ) \n   5'b00001 : begin\n     sig_17 = auth_11;\n   end\n   7'b1x101x1 : begin\n     tx_11 = cfg_3;\n   end\n   7'bx00xxxx : begin\n     cfg_6 = core_14;\n   end\n   5'bxx010 : begin\n     auth_20 = data_4;\n   end\n   default : begin \n     cfg_8 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_11 ) == ( 5'b00001 ) |-> sig_17 == auth_11 ;endproperty \nproperty name: ( output_status_register_11 ) == ( 7'b1x101x1 ) |-> tx_11 == cfg_3 ;endproperty \nproperty name: ( output_status_register_11 ) == ( 7'bx00xxxx ) |-> cfg_6 == core_14 ;endproperty \nproperty name: ( output_status_register_11 ) == ( 5'bxx010 ) |-> auth_20 == data_4 ;endproperty \nproperty name; ( ( output_status_register_11 ) != 5'b00001 ) || ( ( output_status_register_11 ) != 7'b1x101x1 ) || ( ( output_status_register_11 ) != 7'bx00xxxx ) || ( output_status_register_11 ) != 5'bxx010 ) ) |-> cfg_8 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_18 ) \n   5'h0 : begin\n     sig_8 = rst_13;\n   end\n   7'b1xx1x11 : begin\n     rx_5 = err_1;\n   end\n   7'b1xxxxx1 : begin\n     clk_4 = tx_11;\n   end\n   default : begin \n     core_13 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( status_control_18 ) == ( 5'h0 ) |-> sig_8 == rst_13 ;endproperty \nproperty name: ( status_control_18 ) == ( 7'b1xx1x11 ) |-> rx_5 == err_1 ;endproperty \nproperty name: ( status_control_18 ) == ( 7'b1xxxxx1 ) |-> clk_4 == tx_11 ;endproperty \nproperty name; ( ( status_control_18 ) != 5'h0 ) || ( ( status_control_18 ) != 7'b1xx1x11 ) || ( status_control_18 ) != 7'b1xxxxx1 ) ) |-> core_13 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_6 ) \n   6'h1b : begin\n     tx_13 = auth_3;\n   end\n   2'h3 : begin\n     fsm_13 = rst_17;\n   end\n   3'h2 : begin\n     cfg_13 = err_3;\n   end\n   7'bx0x0x0x : begin\n     chip_17 = tx_9;\n   end\n   default : begin \n     fsm_12 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( data_out_6 ) == ( 6'h1b ) |-> tx_13 == auth_3 ;endproperty \nproperty name: ( data_out_6 ) == ( 2'h3 ) |-> fsm_13 == rst_17 ;endproperty \nproperty name: ( data_out_6 ) == ( 3'h2 ) |-> cfg_13 == err_3 ;endproperty \nproperty name: ( data_out_6 ) == ( 7'bx0x0x0x ) |-> chip_17 == tx_9 ;endproperty \nproperty name; ( ( data_out_6 ) != 6'h1b ) || ( ( data_out_6 ) != 2'h3 ) || ( ( data_out_6 ) != 3'h2 ) || ( data_out_6 ) != 7'bx0x0x0x ) ) |-> fsm_12 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_11 ) \n   7'b11xxx0x : begin\n     core_15 = clk_16;\n   end\n   default : begin \n     rst_8 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( control_status_11 ) == ( 7'b11xxx0x ) |-> core_15 == clk_16 ;endproperty \nproperty name; ( control_status_11 ) != 7'b11xxx0x ) ) |-> rst_8 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_3 ) \n   7'bx0xx0xx : begin\n     core_1 = cfg_20;\n   end\n   7'b1011111 : begin\n     tx_3 = core_3;\n   end\n   6'bxxx010 : begin\n     err_15 = auth_10;\n   end\n   default : begin \n     auth_3 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_3 ) == ( 7'bx0xx0xx ) |-> core_1 == cfg_20 ;endproperty \nproperty name: ( ready_register_3 ) == ( 7'b1011111 ) |-> tx_3 == core_3 ;endproperty \nproperty name: ( ready_register_3 ) == ( 6'bxxx010 ) |-> err_15 == auth_10 ;endproperty \nproperty name; ( ( ready_register_3 ) != 7'bx0xx0xx ) || ( ( ready_register_3 ) != 7'b1011111 ) || ( ready_register_3 ) != 6'bxxx010 ) ) |-> auth_3 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_3 ) \n   5'bxx00x : begin\n     err_18 = reg_10;\n   end\n   7'b101xx00 : begin\n     rst_11 = sig_19;\n   end\n   default : begin \n     core_20 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_3 ) == ( 5'bxx00x ) |-> err_18 == reg_10 ;endproperty \nproperty name: ( control_input_status_3 ) == ( 7'b101xx00 ) |-> rst_11 == sig_19 ;endproperty \nproperty name; ( ( control_input_status_3 ) != 5'bxx00x ) || ( control_input_status_3 ) != 7'b101xx00 ) ) |-> core_20 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_10 ) \n   7'h4x : begin\n     rx_3 = clk_20;\n   end\n   7'bx1xx1xx : begin\n     reg_3 = auth_17;\n   end\n   5'h1a : begin\n     clk_11 = tx_14;\n   end\n   7'bx01x0x1 : begin\n     clk_8 = chip_6;\n   end\n   default : begin \n     cfg_1 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_10 ) == ( 7'h4x ) |-> rx_3 == clk_20 ;endproperty \nproperty name: ( input_buffer_10 ) == ( 7'bx1xx1xx ) |-> reg_3 == auth_17 ;endproperty \nproperty name: ( input_buffer_10 ) == ( 5'h1a ) |-> clk_11 == tx_14 ;endproperty \nproperty name: ( input_buffer_10 ) == ( 7'bx01x0x1 ) |-> clk_8 == chip_6 ;endproperty \nproperty name; ( ( input_buffer_10 ) != 7'h4x ) || ( ( input_buffer_10 ) != 7'bx1xx1xx ) || ( ( input_buffer_10 ) != 5'h1a ) || ( input_buffer_10 ) != 7'bx01x0x1 ) ) |-> cfg_1 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_16 ) \n   7'b01x0010 : begin\n     tx_20 = tx_18;\n   end\n   5'bx01xx : begin\n     tx_10 = cfg_19;\n   end\n   5'bx1x01 : begin\n     hw_7 = hw_3;\n   end\n   5'bx0xxx : begin\n     rst_5 = hw_14;\n   end\n   default : begin \n     fsm_7 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_16 ) == ( 7'b01x0010 ) |-> tx_20 == tx_18 ;endproperty \nproperty name: ( control_valid_16 ) == ( 5'bx01xx ) |-> tx_10 == cfg_19 ;endproperty \nproperty name: ( control_valid_16 ) == ( 5'bx1x01 ) |-> hw_7 == hw_3 ;endproperty \nproperty name: ( control_valid_16 ) == ( 5'bx0xxx ) |-> rst_5 == hw_14 ;endproperty \nproperty name; ( ( control_valid_16 ) != 7'b01x0010 ) || ( ( control_valid_16 ) != 5'bx01xx ) || ( ( control_valid_16 ) != 5'bx1x01 ) || ( control_valid_16 ) != 5'bx0xxx ) ) |-> fsm_7 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_15 ) \n   5'b00x1x : begin\n     tx_11 = cfg_4;\n   end\n   7'h54 : begin\n     chip_10 = hw_8;\n   end\n   6'b01xxx0 : begin\n     hw_20 = rst_10;\n   end\n   7'b011xx00 : begin\n     chip_1 = fsm_5;\n   end\n   default : begin \n     chip_3 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_15 ) == ( 5'b00x1x ) |-> tx_11 == cfg_4 ;endproperty \nproperty name: ( flag_register_15 ) == ( 7'h54 ) |-> chip_10 == hw_8 ;endproperty \nproperty name: ( flag_register_15 ) == ( 6'b01xxx0 ) |-> hw_20 == rst_10 ;endproperty \nproperty name: ( flag_register_15 ) == ( 7'b011xx00 ) |-> chip_1 == fsm_5 ;endproperty \nproperty name; ( ( flag_register_15 ) != 5'b00x1x ) || ( ( flag_register_15 ) != 7'h54 ) || ( ( flag_register_15 ) != 6'b01xxx0 ) || ( flag_register_15 ) != 7'b011xx00 ) ) |-> chip_3 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_6 ) \n   6'h32 : begin\n     clk_18 = data_19;\n   end\n   6'b100110 : begin\n     rst_11 = fsm_8;\n   end\n   default : begin \n     clk_9 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( input_register_6 ) == ( 6'h32 ) |-> clk_18 == data_19 ;endproperty \nproperty name: ( input_register_6 ) == ( 6'b100110 ) |-> rst_11 == fsm_8 ;endproperty \nproperty name; ( ( input_register_6 ) != 6'h32 ) || ( input_register_6 ) != 6'b100110 ) ) |-> clk_9 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_3 ) \n   7'h72 : begin\n     data_5 = fsm_10;\n   end\n   7'b1x0x1xx : begin\n     tx_9 = core_10;\n   end\n   7'b111000x : begin\n     rx_18 = rx_14;\n   end\n   default : begin \n     hw_3 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_3 ) == ( 7'h72 ) |-> data_5 == fsm_10 ;endproperty \nproperty name: ( data_ready_3 ) == ( 7'b1x0x1xx ) |-> tx_9 == core_10 ;endproperty \nproperty name: ( data_ready_3 ) == ( 7'b111000x ) |-> rx_18 == rx_14 ;endproperty \nproperty name; ( ( data_ready_3 ) != 7'h72 ) || ( ( data_ready_3 ) != 7'b1x0x1xx ) || ( data_ready_3 ) != 7'b111000x ) ) |-> hw_3 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_16 ) \n   7'h19 : begin\n     cfg_19 = chip_14;\n   end\n   5'b00100 : begin\n     data_6 = tx_12;\n   end\n   7'b0xxxx0x : begin\n     rst_6 = err_8;\n   end\n   7'bxx0xx11 : begin\n     tx_15 = err_3;\n   end\n   default : begin \n     err_14 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_16 ) == ( 7'h19 ) |-> cfg_19 == chip_14 ;endproperty \nproperty name: ( read_enable_16 ) == ( 5'b00100 ) |-> data_6 == tx_12 ;endproperty \nproperty name: ( read_enable_16 ) == ( 7'b0xxxx0x ) |-> rst_6 == err_8 ;endproperty \nproperty name: ( read_enable_16 ) == ( 7'bxx0xx11 ) |-> tx_15 == err_3 ;endproperty \nproperty name; ( ( read_enable_16 ) != 7'h19 ) || ( ( read_enable_16 ) != 5'b00100 ) || ( ( read_enable_16 ) != 7'b0xxxx0x ) || ( read_enable_16 ) != 7'bxx0xx11 ) ) |-> err_14 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_8 ) \n   7'b1101xx0 : begin\n     data_11 = auth_3;\n   end\n   tx_17 : begin\n     cfg_10 = core_16;\n   end\n   default : begin \n     err_12 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_8 ) == ( 7'b1101xx0 ) |-> data_11 == auth_3 ;endproperty \nproperty name: ( status_flag_8 ) == ( tx_17 ) |-> cfg_10 == core_16 ;endproperty \nproperty name; ( ( status_flag_8 ) != 7'b1101xx0 ) || ( status_flag_8 ) != tx_17 ) ) |-> err_12 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   3'b111 : begin\n     data_19 = data_7;\n   end\n   6'bxx11xx : begin\n     clk_12 = fsm_13;\n   end\n   default : begin \n     rx_11 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_10 ) == ( 3'b111 ) |-> data_19 == data_7 ;endproperty \nproperty name: ( interrupt_control_status_10 ) == ( 6'bxx11xx ) |-> clk_12 == fsm_13 ;endproperty \nproperty name; ( ( interrupt_control_status_10 ) != 3'b111 ) || ( interrupt_control_status_10 ) != 6'bxx11xx ) ) |-> rx_11 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_14 ) \n   6'b0xxx00 : begin\n     rst_6 = fsm_20;\n   end\n   7'b01xx111 : begin\n     rx_12 = auth_17;\n   end\n   7'b1xx011x : begin\n     fsm_19 = rst_3;\n   end\n   7'b1xx01xx : begin\n     sig_14 = tx_18;\n   end\n   4'b110x : begin\n     clk_12 = rx_6;\n   end\n   default : begin \n     core_7 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_14 ) == ( 6'b0xxx00 ) |-> rst_6 == fsm_20 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'b01xx111 ) |-> rx_12 == auth_17 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'b1xx011x ) |-> fsm_19 == rst_3 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'b1xx01xx ) |-> sig_14 == tx_18 ;endproperty \nproperty name: ( control_register_14 ) == ( 4'b110x ) |-> clk_12 == rx_6 ;endproperty \nproperty name; ( ( control_register_14 ) != 6'b0xxx00 ) || ( ( control_register_14 ) != 7'b01xx111 ) || ( ( control_register_14 ) != 7'b1xx011x ) || ( ( control_register_14 ) != 7'b1xx01xx ) || ( control_register_14 ) != 4'b110x ) ) |-> core_7 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_7 ) \n   7'b01101x0 : begin\n     tx_2 = core_9;\n   end\n   6'b100010 : begin\n     cfg_20 = rx_12;\n   end\n   7'bx00x0x0 : begin\n     core_20 = hw_2;\n   end\n   6'b01x100 : begin\n     core_4 = fsm_14;\n   end\n   default : begin \n     fsm_4 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_7 ) == ( 7'b01101x0 ) |-> tx_2 == core_9 ;endproperty \nproperty name: ( valid_input_7 ) == ( 6'b100010 ) |-> cfg_20 == rx_12 ;endproperty \nproperty name: ( valid_input_7 ) == ( 7'bx00x0x0 ) |-> core_20 == hw_2 ;endproperty \nproperty name: ( valid_input_7 ) == ( 6'b01x100 ) |-> core_4 == fsm_14 ;endproperty \nproperty name; ( ( valid_input_7 ) != 7'b01101x0 ) || ( ( valid_input_7 ) != 6'b100010 ) || ( ( valid_input_7 ) != 7'bx00x0x0 ) || ( valid_input_7 ) != 6'b01x100 ) ) |-> fsm_4 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   7'h7c : begin\n     tx_17 = data_14;\n   end\n   5'bx0xx0 : begin\n     sig_18 = hw_8;\n   end\n   5'b101xx : begin\n     auth_15 = clk_12;\n   end\n   4'b111x : begin\n     rst_2 = err_15;\n   end\n   6'b01x101 : begin\n     reg_2 = auth_11;\n   end\n   default : begin \n     sig_8 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_4 ) == ( 7'h7c ) |-> tx_17 == data_14 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 5'bx0xx0 ) |-> sig_18 == hw_8 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 5'b101xx ) |-> auth_15 == clk_12 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 4'b111x ) |-> rst_2 == err_15 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 6'b01x101 ) |-> reg_2 == auth_11 ;endproperty \nproperty name; ( ( status_output_buffer_4 ) != 7'h7c ) || ( ( status_output_buffer_4 ) != 5'bx0xx0 ) || ( ( status_output_buffer_4 ) != 5'b101xx ) || ( ( status_output_buffer_4 ) != 4'b111x ) || ( status_output_buffer_4 ) != 6'b01x101 ) ) |-> sig_8 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   4'b0xx1 : begin\n     fsm_12 = err_11;\n   end\n   7'b011xx00 : begin\n     rst_7 = reg_17;\n   end\n   2'b11 : begin\n     fsm_7 = data_20;\n   end\n   7'b00x0xx1 : begin\n     rx_14 = cfg_10;\n   end\n   clk_8 : begin\n     reg_4 = clk_2;\n   end\n   default : begin \n     sig_19 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_16 ) == ( 4'b0xx1 ) |-> fsm_12 == err_11 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 7'b011xx00 ) |-> rst_7 == reg_17 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 2'b11 ) |-> fsm_7 == data_20 ;endproperty \nproperty name: ( busy_signal_16 ) == ( 7'b00x0xx1 ) |-> rx_14 == cfg_10 ;endproperty \nproperty name: ( busy_signal_16 ) == ( clk_8 ) |-> reg_4 == clk_2 ;endproperty \nproperty name; ( ( busy_signal_16 ) != 4'b0xx1 ) || ( ( busy_signal_16 ) != 7'b011xx00 ) || ( ( busy_signal_16 ) != 2'b11 ) || ( ( busy_signal_16 ) != 7'b00x0xx1 ) || ( busy_signal_16 ) != clk_8 ) ) |-> sig_19 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_3 ) \n   7'b1101xxx : begin\n     cfg_1 = cfg_3;\n   end\n   7'bx0111x1 : begin\n     hw_1 = clk_9;\n   end\n   5'b01xx0 : begin\n     hw_5 = chip_17;\n   end\n   6'b111x01 : begin\n     core_16 = tx_11;\n   end\n   6'bxx1xx1 : begin\n     cfg_4 = rst_15;\n   end\n   default : begin \n     data_18 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( control_input_3 ) == ( 7'b1101xxx ) |-> cfg_1 == cfg_3 ;endproperty \nproperty name: ( control_input_3 ) == ( 7'bx0111x1 ) |-> hw_1 == clk_9 ;endproperty \nproperty name: ( control_input_3 ) == ( 5'b01xx0 ) |-> hw_5 == chip_17 ;endproperty \nproperty name: ( control_input_3 ) == ( 6'b111x01 ) |-> core_16 == tx_11 ;endproperty \nproperty name: ( control_input_3 ) == ( 6'bxx1xx1 ) |-> cfg_4 == rst_15 ;endproperty \nproperty name; ( ( control_input_3 ) != 7'b1101xxx ) || ( ( control_input_3 ) != 7'bx0111x1 ) || ( ( control_input_3 ) != 5'b01xx0 ) || ( ( control_input_3 ) != 6'b111x01 ) || ( control_input_3 ) != 6'bxx1xx1 ) ) |-> data_18 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_2 ) \n   5'h19 : begin\n     reg_15 = core_18;\n   end\n   7'h66 : begin\n     data_18 = rx_10;\n   end\n   default : begin \n     tx_6 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( error_status_2 ) == ( 5'h19 ) |-> reg_15 == core_18 ;endproperty \nproperty name: ( error_status_2 ) == ( 7'h66 ) |-> data_18 == rx_10 ;endproperty \nproperty name; ( ( error_status_2 ) != 5'h19 ) || ( error_status_2 ) != 7'h66 ) ) |-> tx_6 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   6'h2 : begin\n     tx_8 = fsm_5;\n   end\n   default : begin \n     data_12 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_7 ) == ( 6'h2 ) |-> tx_8 == fsm_5 ;endproperty \nproperty name; ( busy_signal_7 ) != 6'h2 ) ) |-> data_12 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_5 ) \n   5'h1d : begin\n     rst_11 = data_5;\n   end\n   7'b0xxx000 : begin\n     fsm_11 = auth_12;\n   end\n   6'bxx1x10 : begin\n     reg_1 = data_7;\n   end\n   7'bx10x0xx : begin\n     reg_7 = err_1;\n   end\n   default : begin \n     chip_9 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( address_status_5 ) == ( 5'h1d ) |-> rst_11 == data_5 ;endproperty \nproperty name: ( address_status_5 ) == ( 7'b0xxx000 ) |-> fsm_11 == auth_12 ;endproperty \nproperty name: ( address_status_5 ) == ( 6'bxx1x10 ) |-> reg_1 == data_7 ;endproperty \nproperty name: ( address_status_5 ) == ( 7'bx10x0xx ) |-> reg_7 == err_1 ;endproperty \nproperty name; ( ( address_status_5 ) != 5'h1d ) || ( ( address_status_5 ) != 7'b0xxx000 ) || ( ( address_status_5 ) != 6'bxx1x10 ) || ( address_status_5 ) != 7'bx10x0xx ) ) |-> chip_9 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   7'bx011110 : begin\n     data_11 = data_16;\n   end\n   6'b010000 : begin\n     rst_3 = clk_18;\n   end\n   default : begin \n     hw_14 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_19 ) == ( 7'bx011110 ) |-> data_11 == data_16 ;endproperty \nproperty name: ( interrupt_control_19 ) == ( 6'b010000 ) |-> rst_3 == clk_18 ;endproperty \nproperty name; ( ( interrupt_control_19 ) != 7'bx011110 ) || ( interrupt_control_19 ) != 6'b010000 ) ) |-> hw_14 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   7'b1000000 : begin\n     clk_14 = chip_7;\n   end\n   6'h1 : begin\n     tx_15 = cfg_12;\n   end\n   default : begin \n     err_17 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_16 ) == ( 7'b1000000 ) |-> clk_14 == chip_7 ;endproperty \nproperty name: ( interrupt_request_16 ) == ( 6'h1 ) |-> tx_15 == cfg_12 ;endproperty \nproperty name; ( ( interrupt_request_16 ) != 7'b1000000 ) || ( interrupt_request_16 ) != 6'h1 ) ) |-> err_17 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_14 ) \n   5'h18 : begin\n     tx_7 = core_19;\n   end\n   4'bxx0x : begin\n     err_4 = cfg_2;\n   end\n   err_5 : begin\n     err_1 = tx_3;\n   end\n   default : begin \n     auth_6 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( data_control_14 ) == ( 5'h18 ) |-> tx_7 == core_19 ;endproperty \nproperty name: ( data_control_14 ) == ( 4'bxx0x ) |-> err_4 == cfg_2 ;endproperty \nproperty name: ( data_control_14 ) == ( err_5 ) |-> err_1 == tx_3 ;endproperty \nproperty name; ( ( data_control_14 ) != 5'h18 ) || ( ( data_control_14 ) != 4'bxx0x ) || ( data_control_14 ) != err_5 ) ) |-> auth_6 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_5 ) \n   6'h8 : begin\n     fsm_15 = rst_13;\n   end\n   default : begin \n     sig_20 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( control_data_5 ) == ( 6'h8 ) |-> fsm_15 == rst_13 ;endproperty \nproperty name; ( control_data_5 ) != 6'h8 ) ) |-> sig_20 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_5 ) \n   rx_14 : begin\n     tx_15 = sig_2;\n   end\n   core_20 : begin\n     data_17 = sig_11;\n   end\n   default : begin \n     sig_8 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_5 ) == ( rx_14 ) |-> tx_15 == sig_2 ;endproperty \nproperty name: ( interrupt_enable_5 ) == ( core_20 ) |-> data_17 == sig_11 ;endproperty \nproperty name; ( ( interrupt_enable_5 ) != rx_14 ) || ( interrupt_enable_5 ) != core_20 ) ) |-> sig_8 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_7 ) \n   6'h36 : begin\n     data_8 = cfg_8;\n   end\n   default : begin \n     cfg_7 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_7 ) == ( 6'h36 ) |-> data_8 == cfg_8 ;endproperty \nproperty name; ( write_complete_7 ) != 6'h36 ) ) |-> cfg_7 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_14 ) \n   5'h1b : begin\n     tx_11 = err_17;\n   end\n   4'b010x : begin\n     chip_12 = rx_3;\n   end\n   default : begin \n     cfg_7 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_14 ) == ( 5'h1b ) |-> tx_11 == err_17 ;endproperty \nproperty name: ( ready_output_14 ) == ( 4'b010x ) |-> chip_12 == rx_3 ;endproperty \nproperty name; ( ( ready_output_14 ) != 5'h1b ) || ( ready_output_14 ) != 4'b010x ) ) |-> cfg_7 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_3 ) \n   7'bx101x1x : begin\n     hw_16 = clk_3;\n   end\n   default : begin \n     tx_6 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_3 ) == ( 7'bx101x1x ) |-> hw_16 == clk_3 ;endproperty \nproperty name; ( start_bit_3 ) != 7'bx101x1x ) ) |-> tx_6 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_13 ) \n   2'bx1 : begin\n     core_19 = data_16;\n   end\n   default : begin \n     tx_8 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( address_register_13 ) == ( 2'bx1 ) |-> core_19 == data_16 ;endproperty \nproperty name; ( address_register_13 ) != 2'bx1 ) ) |-> tx_8 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_13 ) \n   4'bxx10 : begin\n     clk_5 = rst_13;\n   end\n   7'b11x01x0 : begin\n     cfg_4 = err_2;\n   end\n   6'b100x0x : begin\n     core_3 = sig_1;\n   end\n   default : begin \n     tx_7 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( control_data_13 ) == ( 4'bxx10 ) |-> clk_5 == rst_13 ;endproperty \nproperty name: ( control_data_13 ) == ( 7'b11x01x0 ) |-> cfg_4 == err_2 ;endproperty \nproperty name: ( control_data_13 ) == ( 6'b100x0x ) |-> core_3 == sig_1 ;endproperty \nproperty name; ( ( control_data_13 ) != 4'bxx10 ) || ( ( control_data_13 ) != 7'b11x01x0 ) || ( control_data_13 ) != 6'b100x0x ) ) |-> tx_7 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_20 ) \n   6'bx1011x : begin\n     tx_12 = err_17;\n   end\n   7'bx01x10x : begin\n     fsm_3 = reg_2;\n   end\n   default : begin \n     chip_20 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_20 ) == ( 6'bx1011x ) |-> tx_12 == err_17 ;endproperty \nproperty name: ( status_register_buffer_20 ) == ( 7'bx01x10x ) |-> fsm_3 == reg_2 ;endproperty \nproperty name; ( ( status_register_buffer_20 ) != 6'bx1011x ) || ( status_register_buffer_20 ) != 7'bx01x10x ) ) |-> chip_20 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_3 ) \n   7'b00xxx11 : begin\n     err_18 = tx_7;\n   end\n   default : begin \n     core_12 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_3 ) == ( 7'b00xxx11 ) |-> err_18 == tx_7 ;endproperty \nproperty name; ( control_valid_3 ) != 7'b00xxx11 ) ) |-> core_12 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   7'bx00x0x0 : begin\n     err_8 = chip_20;\n   end\n   7'bx100000 : begin\n     clk_4 = data_3;\n   end\n   default : begin \n     tx_8 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_2 ) == ( 7'bx00x0x0 ) |-> err_8 == chip_20 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 7'bx100000 ) |-> clk_4 == data_3 ;endproperty \nproperty name; ( ( transfer_complete_2 ) != 7'bx00x0x0 ) || ( transfer_complete_2 ) != 7'bx100000 ) ) |-> tx_8 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_6 ) \n   7'b1xx11xx : begin\n     rx_12 = chip_15;\n   end\n   5'bxxx10 : begin\n     sig_15 = rx_15;\n   end\n   default : begin \n     hw_5 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( control_register_6 ) == ( 7'b1xx11xx ) |-> rx_12 == chip_15 ;endproperty \nproperty name: ( control_register_6 ) == ( 5'bxxx10 ) |-> sig_15 == rx_15 ;endproperty \nproperty name; ( ( control_register_6 ) != 7'b1xx11xx ) || ( control_register_6 ) != 5'bxxx10 ) ) |-> hw_5 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_5 ) \n   cfg_8 : begin\n     chip_4 = auth_17;\n   end\n   6'b0xx1xx : begin\n     err_4 = data_10;\n   end\n   default : begin \n     reg_7 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_5 ) == ( cfg_8 ) |-> chip_4 == auth_17 ;endproperty \nproperty name: ( control_signal_5 ) == ( 6'b0xx1xx ) |-> err_4 == data_10 ;endproperty \nproperty name; ( ( control_signal_5 ) != cfg_8 ) || ( control_signal_5 ) != 6'b0xx1xx ) ) |-> reg_7 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_9 ) \n   7'b0111100 : begin\n     hw_16 = clk_9;\n   end\n   5'b0x00x : begin\n     clk_18 = reg_2;\n   end\n   default : begin \n     auth_17 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_9 ) == ( 7'b0111100 ) |-> hw_16 == clk_9 ;endproperty \nproperty name: ( control_flag_9 ) == ( 5'b0x00x ) |-> clk_18 == reg_2 ;endproperty \nproperty name; ( ( control_flag_9 ) != 7'b0111100 ) || ( control_flag_9 ) != 5'b0x00x ) ) |-> auth_17 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_15 ) \n   6'b1011xx : begin\n     auth_1 = chip_6;\n   end\n   default : begin \n     rx_5 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( command_register_15 ) == ( 6'b1011xx ) |-> auth_1 == chip_6 ;endproperty \nproperty name; ( command_register_15 ) != 6'b1011xx ) ) |-> rx_5 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_4 ) \n   6'bx00111 : begin\n     fsm_4 = reg_10;\n   end\n   7'b1000x0x : begin\n     clk_9 = auth_7;\n   end\n   5'b1xxxx : begin\n     chip_5 = err_16;\n   end\n   default : begin \n     core_2 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( data_register_4 ) == ( 6'bx00111 ) |-> fsm_4 == reg_10 ;endproperty \nproperty name: ( data_register_4 ) == ( 7'b1000x0x ) |-> clk_9 == auth_7 ;endproperty \nproperty name: ( data_register_4 ) == ( 5'b1xxxx ) |-> chip_5 == err_16 ;endproperty \nproperty name; ( ( data_register_4 ) != 6'bx00111 ) || ( ( data_register_4 ) != 7'b1000x0x ) || ( data_register_4 ) != 5'b1xxxx ) ) |-> core_2 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_3 ) \n   7'b0x000x1 : begin\n     reg_9 = core_11;\n   end\n   default : begin \n     rst_14 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( end_address_3 ) == ( 7'b0x000x1 ) |-> reg_9 == core_11 ;endproperty \nproperty name; ( end_address_3 ) != 7'b0x000x1 ) ) |-> rst_14 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_15 ) \n   7'b10xxx01 : begin\n     hw_7 = fsm_7;\n   end\n   7'bx011xx0 : begin\n     hw_4 = reg_3;\n   end\n   2'h0 : begin\n     clk_14 = sig_15;\n   end\n   default : begin \n     rx_9 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_15 ) == ( 7'b10xxx01 ) |-> hw_7 == fsm_7 ;endproperty \nproperty name: ( status_flag_15 ) == ( 7'bx011xx0 ) |-> hw_4 == reg_3 ;endproperty \nproperty name: ( status_flag_15 ) == ( 2'h0 ) |-> clk_14 == sig_15 ;endproperty \nproperty name; ( ( status_flag_15 ) != 7'b10xxx01 ) || ( ( status_flag_15 ) != 7'bx011xx0 ) || ( status_flag_15 ) != 2'h0 ) ) |-> rx_9 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_14 ) \n   7'h20 : begin\n     clk_7 = data_17;\n   end\n   7'b1xx01xx : begin\n     err_8 = rx_1;\n   end\n   default : begin \n     rst_7 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_14 ) == ( 7'h20 ) |-> clk_7 == data_17 ;endproperty \nproperty name: ( ready_register_14 ) == ( 7'b1xx01xx ) |-> err_8 == rx_1 ;endproperty \nproperty name; ( ( ready_register_14 ) != 7'h20 ) || ( ready_register_14 ) != 7'b1xx01xx ) ) |-> rst_7 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_1 ) \n   5'b101x0 : begin\n     auth_8 = err_12;\n   end\n   data_6 : begin\n     tx_6 = tx_18;\n   end\n   default : begin \n     data_16 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_1 ) == ( 5'b101x0 ) |-> auth_8 == err_12 ;endproperty \nproperty name: ( control_input_status_1 ) == ( data_6 ) |-> tx_6 == tx_18 ;endproperty \nproperty name; ( ( control_input_status_1 ) != 5'b101x0 ) || ( control_input_status_1 ) != data_6 ) ) |-> data_16 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_11 ) \n   7'bx110x01 : begin\n     hw_8 = sig_18;\n   end\n   7'bx0xxxxx : begin\n     rx_4 = core_16;\n   end\n   default : begin \n     rst_3 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_11 ) == ( 7'bx110x01 ) |-> hw_8 == sig_18 ;endproperty \nproperty name: ( control_signal_11 ) == ( 7'bx0xxxxx ) |-> rx_4 == core_16 ;endproperty \nproperty name; ( ( control_signal_11 ) != 7'bx110x01 ) || ( control_signal_11 ) != 7'bx0xxxxx ) ) |-> rst_3 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_18 ) \n   6'b100100 : begin\n     sig_1 = rst_7;\n   end\n   4'b1001 : begin\n     err_20 = chip_18;\n   end\n   7'bx11110x : begin\n     clk_5 = fsm_8;\n   end\n   7'b1xxx10x : begin\n     hw_17 = rx_14;\n   end\n   7'b01xx111 : begin\n     clk_11 = tx_17;\n   end\n   default : begin \n     sig_20 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_18 ) == ( 6'b100100 ) |-> sig_1 == rst_7 ;endproperty \nproperty name: ( data_status_18 ) == ( 4'b1001 ) |-> err_20 == chip_18 ;endproperty \nproperty name: ( data_status_18 ) == ( 7'bx11110x ) |-> clk_5 == fsm_8 ;endproperty \nproperty name: ( data_status_18 ) == ( 7'b1xxx10x ) |-> hw_17 == rx_14 ;endproperty \nproperty name: ( data_status_18 ) == ( 7'b01xx111 ) |-> clk_11 == tx_17 ;endproperty \nproperty name; ( ( data_status_18 ) != 6'b100100 ) || ( ( data_status_18 ) != 4'b1001 ) || ( ( data_status_18 ) != 7'bx11110x ) || ( ( data_status_18 ) != 7'b1xxx10x ) || ( data_status_18 ) != 7'b01xx111 ) ) |-> sig_20 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   7'b1111110 : begin\n     sig_13 = reg_1;\n   end\n   6'h10 : begin\n     cfg_12 = tx_11;\n   end\n   default : begin \n     reg_18 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_20 ) == ( 7'b1111110 ) |-> sig_13 == reg_1 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 6'h10 ) |-> cfg_12 == tx_11 ;endproperty \nproperty name; ( ( acknowledge_signal_20 ) != 7'b1111110 ) || ( acknowledge_signal_20 ) != 6'h10 ) ) |-> reg_18 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_3 ) \n   7'b0101000 : begin\n     rst_13 = cfg_14;\n   end\n   7'b1xxx0x0 : begin\n     rx_2 = cfg_14;\n   end\n   5'bx0110 : begin\n     data_8 = reg_4;\n   end\n   6'bxxx1x0 : begin\n     rx_12 = core_2;\n   end\n   default : begin \n     reg_2 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( address_3 ) == ( 7'b0101000 ) |-> rst_13 == cfg_14 ;endproperty \nproperty name: ( address_3 ) == ( 7'b1xxx0x0 ) |-> rx_2 == cfg_14 ;endproperty \nproperty name: ( address_3 ) == ( 5'bx0110 ) |-> data_8 == reg_4 ;endproperty \nproperty name: ( address_3 ) == ( 6'bxxx1x0 ) |-> rx_12 == core_2 ;endproperty \nproperty name; ( ( address_3 ) != 7'b0101000 ) || ( ( address_3 ) != 7'b1xxx0x0 ) || ( ( address_3 ) != 5'bx0110 ) || ( address_3 ) != 6'bxxx1x0 ) ) |-> reg_2 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_8 ) \n   5'bx00x1 : begin\n     hw_2 = fsm_4;\n   end\n   6'bx010x1 : begin\n     err_4 = err_5;\n   end\n   6'b1x0x11 : begin\n     tx_10 = data_15;\n   end\n   7'b0000010 : begin\n     err_6 = data_3;\n   end\n   default : begin \n     core_18 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_8 ) == ( 5'bx00x1 ) |-> hw_2 == fsm_4 ;endproperty \nproperty name: ( read_enable_8 ) == ( 6'bx010x1 ) |-> err_4 == err_5 ;endproperty \nproperty name: ( read_enable_8 ) == ( 6'b1x0x11 ) |-> tx_10 == data_15 ;endproperty \nproperty name: ( read_enable_8 ) == ( 7'b0000010 ) |-> err_6 == data_3 ;endproperty \nproperty name; ( ( read_enable_8 ) != 5'bx00x1 ) || ( ( read_enable_8 ) != 6'bx010x1 ) || ( ( read_enable_8 ) != 6'b1x0x11 ) || ( read_enable_8 ) != 7'b0000010 ) ) |-> core_18 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_12 ) \n   3'bx1x : begin\n     cfg_15 = sig_16;\n   end\n   6'b101110 : begin\n     err_12 = cfg_5;\n   end\n   7'b0xx1111 : begin\n     tx_19 = rst_14;\n   end\n   7'h36 : begin\n     data_16 = rx_6;\n   end\n   default : begin \n     err_14 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_12 ) == ( 3'bx1x ) |-> cfg_15 == sig_16 ;endproperty \nproperty name: ( transfer_complete_12 ) == ( 6'b101110 ) |-> err_12 == cfg_5 ;endproperty \nproperty name: ( transfer_complete_12 ) == ( 7'b0xx1111 ) |-> tx_19 == rst_14 ;endproperty \nproperty name: ( transfer_complete_12 ) == ( 7'h36 ) |-> data_16 == rx_6 ;endproperty \nproperty name; ( ( transfer_complete_12 ) != 3'bx1x ) || ( ( transfer_complete_12 ) != 6'b101110 ) || ( ( transfer_complete_12 ) != 7'b0xx1111 ) || ( transfer_complete_12 ) != 7'h36 ) ) |-> err_14 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_12 ) \n   6'b0x0x0x : begin\n     clk_10 = rst_19;\n   end\n   7'b1x11x00 : begin\n     tx_14 = rst_4;\n   end\n   default : begin \n     rst_19 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_12 ) == ( 6'b0x0x0x ) |-> clk_10 == rst_19 ;endproperty \nproperty name: ( input_ready_12 ) == ( 7'b1x11x00 ) |-> tx_14 == rst_4 ;endproperty \nproperty name; ( ( input_ready_12 ) != 6'b0x0x0x ) || ( input_ready_12 ) != 7'b1x11x00 ) ) |-> rst_19 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_6 ) \n   rst_10 : begin\n     rst_8 = cfg_11;\n   end\n   7'h71 : begin\n     err_13 = data_7;\n   end\n   5'b11000 : begin\n     auth_19 = chip_5;\n   end\n   default : begin \n     rst_6 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_6 ) == ( rst_10 ) |-> rst_8 == cfg_11 ;endproperty \nproperty name: ( read_enable_6 ) == ( 7'h71 ) |-> err_13 == data_7 ;endproperty \nproperty name: ( read_enable_6 ) == ( 5'b11000 ) |-> auth_19 == chip_5 ;endproperty \nproperty name; ( ( read_enable_6 ) != rst_10 ) || ( ( read_enable_6 ) != 7'h71 ) || ( read_enable_6 ) != 5'b11000 ) ) |-> rst_6 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_16 ) \n   6'b00x1xx : begin\n     data_11 = data_17;\n   end\n   7'b011x00x : begin\n     rx_9 = clk_4;\n   end\n   7'h20 : begin\n     data_12 = rx_10;\n   end\n   default : begin \n     chip_1 = tx_15;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_16 ) == ( 6'b00x1xx ) |-> data_11 == data_17 ;endproperty \nproperty name: ( ready_register_16 ) == ( 7'b011x00x ) |-> rx_9 == clk_4 ;endproperty \nproperty name: ( ready_register_16 ) == ( 7'h20 ) |-> data_12 == rx_10 ;endproperty \nproperty name; ( ( ready_register_16 ) != 6'b00x1xx ) || ( ( ready_register_16 ) != 7'b011x00x ) || ( ready_register_16 ) != 7'h20 ) ) |-> chip_1 == tx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_7 ) \n   7'b0x1x000 : begin\n     reg_16 = clk_6;\n   end\n   6'h36 : begin\n     chip_11 = cfg_5;\n   end\n   default : begin \n     rst_20 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_7 ) == ( 7'b0x1x000 ) |-> reg_16 == clk_6 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'h36 ) |-> chip_11 == cfg_5 ;endproperty \nproperty name; ( ( control_valid_7 ) != 7'b0x1x000 ) || ( control_valid_7 ) != 6'h36 ) ) |-> rst_20 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_20 ) \n   4'b11xx : begin\n     fsm_9 = tx_15;\n   end\n   6'b11x101 : begin\n     sig_15 = tx_18;\n   end\n   7'hc : begin\n     reg_12 = core_19;\n   end\n   default : begin \n     auth_3 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( control_word_20 ) == ( 4'b11xx ) |-> fsm_9 == tx_15 ;endproperty \nproperty name: ( control_word_20 ) == ( 6'b11x101 ) |-> sig_15 == tx_18 ;endproperty \nproperty name: ( control_word_20 ) == ( 7'hc ) |-> reg_12 == core_19 ;endproperty \nproperty name; ( ( control_word_20 ) != 4'b11xx ) || ( ( control_word_20 ) != 6'b11x101 ) || ( control_word_20 ) != 7'hc ) ) |-> auth_3 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_11 ) \n   7'bx1xx01x : begin\n     hw_13 = chip_9;\n   end\n   default : begin \n     hw_2 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( command_status_11 ) == ( 7'bx1xx01x ) |-> hw_13 == chip_9 ;endproperty \nproperty name; ( command_status_11 ) != 7'bx1xx01x ) ) |-> hw_2 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_4 ) \n   7'h1c : begin\n     rst_19 = clk_13;\n   end\n   6'b0x1x0x : begin\n     err_20 = fsm_16;\n   end\n   default : begin \n     auth_13 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_4 ) == ( 7'h1c ) |-> rst_19 == clk_13 ;endproperty \nproperty name: ( flag_status_4 ) == ( 6'b0x1x0x ) |-> err_20 == fsm_16 ;endproperty \nproperty name; ( ( flag_status_4 ) != 7'h1c ) || ( flag_status_4 ) != 6'b0x1x0x ) ) |-> auth_13 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_13 ) \n   7'b0xx1011 : begin\n     fsm_8 = rx_3;\n   end\n   7'bxxx0101 : begin\n     fsm_13 = chip_17;\n   end\n   7'bx1x0x1x : begin\n     reg_16 = sig_13;\n   end\n   sig_19 : begin\n     hw_3 = sig_4;\n   end\n   7'h52 : begin\n     chip_18 = rst_7;\n   end\n   default : begin \n     err_10 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( result_register_13 ) == ( 7'b0xx1011 ) |-> fsm_8 == rx_3 ;endproperty \nproperty name: ( result_register_13 ) == ( 7'bxxx0101 ) |-> fsm_13 == chip_17 ;endproperty \nproperty name: ( result_register_13 ) == ( 7'bx1x0x1x ) |-> reg_16 == sig_13 ;endproperty \nproperty name: ( result_register_13 ) == ( sig_19 ) |-> hw_3 == sig_4 ;endproperty \nproperty name: ( result_register_13 ) == ( 7'h52 ) |-> chip_18 == rst_7 ;endproperty \nproperty name; ( ( result_register_13 ) != 7'b0xx1011 ) || ( ( result_register_13 ) != 7'bxxx0101 ) || ( ( result_register_13 ) != 7'bx1x0x1x ) || ( ( result_register_13 ) != sig_19 ) || ( result_register_13 ) != 7'h52 ) ) |-> err_10 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_11 ) \n   7'b1011x11 : begin\n     rst_14 = reg_11;\n   end\n   data_6 : begin\n     data_10 = clk_12;\n   end\n   7'b1110x0x : begin\n     err_9 = err_11;\n   end\n   default : begin \n     cfg_7 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( output_data_11 ) == ( 7'b1011x11 ) |-> rst_14 == reg_11 ;endproperty \nproperty name: ( output_data_11 ) == ( data_6 ) |-> data_10 == clk_12 ;endproperty \nproperty name: ( output_data_11 ) == ( 7'b1110x0x ) |-> err_9 == err_11 ;endproperty \nproperty name; ( ( output_data_11 ) != 7'b1011x11 ) || ( ( output_data_11 ) != data_6 ) || ( output_data_11 ) != 7'b1110x0x ) ) |-> cfg_7 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   7'h13 : begin\n     fsm_17 = data_6;\n   end\n   6'bxx0110 : begin\n     cfg_9 = err_2;\n   end\n   default : begin \n     data_15 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_18 ) == ( 7'h13 ) |-> fsm_17 == data_6 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 6'bxx0110 ) |-> cfg_9 == err_2 ;endproperty \nproperty name; ( ( status_output_buffer_18 ) != 7'h13 ) || ( status_output_buffer_18 ) != 6'bxx0110 ) ) |-> data_15 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_10 ) \n   5'h16 : begin\n     hw_1 = err_15;\n   end\n   7'b1x10010 : begin\n     hw_8 = err_13;\n   end\n   7'b1011x10 : begin\n     tx_11 = chip_7;\n   end\n   default : begin \n     clk_18 = data_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_10 ) == ( 5'h16 ) |-> hw_1 == err_15 ;endproperty \nproperty name: ( data_status_10 ) == ( 7'b1x10010 ) |-> hw_8 == err_13 ;endproperty \nproperty name: ( data_status_10 ) == ( 7'b1011x10 ) |-> tx_11 == chip_7 ;endproperty \nproperty name; ( ( data_status_10 ) != 5'h16 ) || ( ( data_status_10 ) != 7'b1x10010 ) || ( data_status_10 ) != 7'b1011x10 ) ) |-> clk_18 == data_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_3 ) \n   7'bx1011xx : begin\n     clk_19 = cfg_13;\n   end\n   7'b1xx00xx : begin\n     chip_11 = cfg_14;\n   end\n   7'bxxxx00x : begin\n     tx_18 = cfg_1;\n   end\n   7'b001xxxx : begin\n     hw_20 = tx_3;\n   end\n   7'b10110x1 : begin\n     rst_11 = reg_6;\n   end\n   default : begin \n     rst_4 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( address_status_3 ) == ( 7'bx1011xx ) |-> clk_19 == cfg_13 ;endproperty \nproperty name: ( address_status_3 ) == ( 7'b1xx00xx ) |-> chip_11 == cfg_14 ;endproperty \nproperty name: ( address_status_3 ) == ( 7'bxxxx00x ) |-> tx_18 == cfg_1 ;endproperty \nproperty name: ( address_status_3 ) == ( 7'b001xxxx ) |-> hw_20 == tx_3 ;endproperty \nproperty name: ( address_status_3 ) == ( 7'b10110x1 ) |-> rst_11 == reg_6 ;endproperty \nproperty name; ( ( address_status_3 ) != 7'bx1011xx ) || ( ( address_status_3 ) != 7'b1xx00xx ) || ( ( address_status_3 ) != 7'bxxxx00x ) || ( ( address_status_3 ) != 7'b001xxxx ) || ( address_status_3 ) != 7'b10110x1 ) ) |-> rst_4 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   7'b110xxx0 : begin\n     fsm_13 = fsm_15;\n   end\n   default : begin \n     tx_13 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_20 ) == ( 7'b110xxx0 ) |-> fsm_13 == fsm_15 ;endproperty \nproperty name; ( output_buffer_20 ) != 7'b110xxx0 ) ) |-> tx_13 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_1 ) \n   6'h2a : begin\n     auth_8 = sig_17;\n   end\n   6'h2f : begin\n     fsm_18 = tx_18;\n   end\n   6'b1xx011 : begin\n     data_12 = clk_17;\n   end\n   6'b1xx0xx : begin\n     fsm_17 = hw_18;\n   end\n   6'b1xx001 : begin\n     chip_18 = data_20;\n   end\n   default : begin \n     sig_19 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_1 ) == ( 6'h2a ) |-> auth_8 == sig_17 ;endproperty \nproperty name: ( write_complete_1 ) == ( 6'h2f ) |-> fsm_18 == tx_18 ;endproperty \nproperty name: ( write_complete_1 ) == ( 6'b1xx011 ) |-> data_12 == clk_17 ;endproperty \nproperty name: ( write_complete_1 ) == ( 6'b1xx0xx ) |-> fsm_17 == hw_18 ;endproperty \nproperty name: ( write_complete_1 ) == ( 6'b1xx001 ) |-> chip_18 == data_20 ;endproperty \nproperty name; ( ( write_complete_1 ) != 6'h2a ) || ( ( write_complete_1 ) != 6'h2f ) || ( ( write_complete_1 ) != 6'b1xx011 ) || ( ( write_complete_1 ) != 6'b1xx0xx ) || ( write_complete_1 ) != 6'b1xx001 ) ) |-> sig_19 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_19 ) \n   7'b11101x1 : begin\n     core_16 = fsm_16;\n   end\n   4'h6 : begin\n     err_1 = fsm_5;\n   end\n   7'b0xx10x0 : begin\n     data_14 = clk_1;\n   end\n   7'h54 : begin\n     rx_17 = core_14;\n   end\n   7'bx0xx11x : begin\n     chip_15 = tx_8;\n   end\n   default : begin \n     data_17 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_19 ) == ( 7'b11101x1 ) |-> core_16 == fsm_16 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 4'h6 ) |-> err_1 == fsm_5 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 7'b0xx10x0 ) |-> data_14 == clk_1 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 7'h54 ) |-> rx_17 == core_14 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 7'bx0xx11x ) |-> chip_15 == tx_8 ;endproperty \nproperty name; ( ( output_buffer_status_19 ) != 7'b11101x1 ) || ( ( output_buffer_status_19 ) != 4'h6 ) || ( ( output_buffer_status_19 ) != 7'b0xx10x0 ) || ( ( output_buffer_status_19 ) != 7'h54 ) || ( output_buffer_status_19 ) != 7'bx0xx11x ) ) |-> data_17 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_20 ) \n   7'b1110x0x : begin\n     core_6 = hw_1;\n   end\n   7'b101111x : begin\n     rst_14 = rx_11;\n   end\n   default : begin \n     data_9 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_20 ) == ( 7'b1110x0x ) |-> core_6 == hw_1 ;endproperty \nproperty name: ( status_output_buffer_20 ) == ( 7'b101111x ) |-> rst_14 == rx_11 ;endproperty \nproperty name; ( ( status_output_buffer_20 ) != 7'b1110x0x ) || ( status_output_buffer_20 ) != 7'b101111x ) ) |-> data_9 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   7'h68 : begin\n     chip_7 = tx_19;\n   end\n   7'bxxx1x1x : begin\n     reg_16 = err_5;\n   end\n   5'h4 : begin\n     fsm_20 = fsm_3;\n   end\n   5'bxxxx1 : begin\n     sig_13 = core_11;\n   end\n   cfg_1 : begin\n     rx_8 = cfg_11;\n   end\n   default : begin \n     sig_3 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_8 ) == ( 7'h68 ) |-> chip_7 == tx_19 ;endproperty \nproperty name: ( control_input_status_8 ) == ( 7'bxxx1x1x ) |-> reg_16 == err_5 ;endproperty \nproperty name: ( control_input_status_8 ) == ( 5'h4 ) |-> fsm_20 == fsm_3 ;endproperty \nproperty name: ( control_input_status_8 ) == ( 5'bxxxx1 ) |-> sig_13 == core_11 ;endproperty \nproperty name: ( control_input_status_8 ) == ( cfg_1 ) |-> rx_8 == cfg_11 ;endproperty \nproperty name; ( ( control_input_status_8 ) != 7'h68 ) || ( ( control_input_status_8 ) != 7'bxxx1x1x ) || ( ( control_input_status_8 ) != 5'h4 ) || ( ( control_input_status_8 ) != 5'bxxxx1 ) || ( control_input_status_8 ) != cfg_1 ) ) |-> sig_3 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_12 ) \n   7'bxx0001x : begin\n     data_16 = rst_19;\n   end\n   7'bxxxxxx0 : begin\n     cfg_17 = clk_13;\n   end\n   reg_5 : begin\n     auth_3 = rx_18;\n   end\n   7'bxx00xxx : begin\n     tx_15 = hw_4;\n   end\n   default : begin \n     cfg_8 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( start_address_12 ) == ( 7'bxx0001x ) |-> data_16 == rst_19 ;endproperty \nproperty name: ( start_address_12 ) == ( 7'bxxxxxx0 ) |-> cfg_17 == clk_13 ;endproperty \nproperty name: ( start_address_12 ) == ( reg_5 ) |-> auth_3 == rx_18 ;endproperty \nproperty name: ( start_address_12 ) == ( 7'bxx00xxx ) |-> tx_15 == hw_4 ;endproperty \nproperty name; ( ( start_address_12 ) != 7'bxx0001x ) || ( ( start_address_12 ) != 7'bxxxxxx0 ) || ( ( start_address_12 ) != reg_5 ) || ( start_address_12 ) != 7'bxx00xxx ) ) |-> cfg_8 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_5 ) \n   2'b01 : begin\n     data_7 = tx_19;\n   end\n   7'b001xxxx : begin\n     cfg_16 = core_15;\n   end\n   7'bxxx0x00 : begin\n     err_7 = chip_5;\n   end\n   5'b11x11 : begin\n     auth_1 = err_1;\n   end\n   4'bx101 : begin\n     reg_4 = tx_10;\n   end\n   default : begin \n     err_14 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( output_control_5 ) == ( 2'b01 ) |-> data_7 == tx_19 ;endproperty \nproperty name: ( output_control_5 ) == ( 7'b001xxxx ) |-> cfg_16 == core_15 ;endproperty \nproperty name: ( output_control_5 ) == ( 7'bxxx0x00 ) |-> err_7 == chip_5 ;endproperty \nproperty name: ( output_control_5 ) == ( 5'b11x11 ) |-> auth_1 == err_1 ;endproperty \nproperty name: ( output_control_5 ) == ( 4'bx101 ) |-> reg_4 == tx_10 ;endproperty \nproperty name; ( ( output_control_5 ) != 2'b01 ) || ( ( output_control_5 ) != 7'b001xxxx ) || ( ( output_control_5 ) != 7'bxxx0x00 ) || ( ( output_control_5 ) != 5'b11x11 ) || ( output_control_5 ) != 4'bx101 ) ) |-> err_14 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_3 ) \n   cfg_8 : begin\n     hw_18 = err_13;\n   end\n   7'b1x11001 : begin\n     auth_12 = core_3;\n   end\n   7'b1xxx1x1 : begin\n     rst_2 = chip_7;\n   end\n   default : begin \n     hw_4 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_3 ) == ( cfg_8 ) |-> hw_18 == err_13 ;endproperty \nproperty name: ( valid_input_3 ) == ( 7'b1x11001 ) |-> auth_12 == core_3 ;endproperty \nproperty name: ( valid_input_3 ) == ( 7'b1xxx1x1 ) |-> rst_2 == chip_7 ;endproperty \nproperty name; ( ( valid_input_3 ) != cfg_8 ) || ( ( valid_input_3 ) != 7'b1x11001 ) || ( valid_input_3 ) != 7'b1xxx1x1 ) ) |-> hw_4 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_7 ) \n   5'b10x11 : begin\n     tx_11 = sig_11;\n   end\n   7'b0x1x110 : begin\n     data_14 = fsm_3;\n   end\n   default : begin \n     cfg_13 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_7 ) == ( 5'b10x11 ) |-> tx_11 == sig_11 ;endproperty \nproperty name: ( output_status_register_7 ) == ( 7'b0x1x110 ) |-> data_14 == fsm_3 ;endproperty \nproperty name; ( ( output_status_register_7 ) != 5'b10x11 ) || ( output_status_register_7 ) != 7'b0x1x110 ) ) |-> cfg_13 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_19 ) \n   6'hxx : begin\n     rst_1 = cfg_7;\n   end\n   default : begin \n     tx_15 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( input_register_19 ) == ( 6'hxx ) |-> rst_1 == cfg_7 ;endproperty \nproperty name; ( input_register_19 ) != 6'hxx ) ) |-> tx_15 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_18 ) \n   5'bxx01x : begin\n     rx_8 = data_11;\n   end\n   7'bxxxx010 : begin\n     chip_1 = tx_2;\n   end\n   7'h7f : begin\n     chip_8 = clk_8;\n   end\n   7'b100xx0x : begin\n     tx_14 = fsm_9;\n   end\n   default : begin \n     rx_13 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_18 ) == ( 5'bxx01x ) |-> rx_8 == data_11 ;endproperty \nproperty name: ( data_control_status_18 ) == ( 7'bxxxx010 ) |-> chip_1 == tx_2 ;endproperty \nproperty name: ( data_control_status_18 ) == ( 7'h7f ) |-> chip_8 == clk_8 ;endproperty \nproperty name: ( data_control_status_18 ) == ( 7'b100xx0x ) |-> tx_14 == fsm_9 ;endproperty \nproperty name; ( ( data_control_status_18 ) != 5'bxx01x ) || ( ( data_control_status_18 ) != 7'bxxxx010 ) || ( ( data_control_status_18 ) != 7'h7f ) || ( data_control_status_18 ) != 7'b100xx0x ) ) |-> rx_13 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_3 ) \n   7'b0x000x0 : begin\n     auth_17 = fsm_1;\n   end\n   default : begin \n     data_16 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_3 ) == ( 7'b0x000x0 ) |-> auth_17 == fsm_1 ;endproperty \nproperty name; ( ready_register_3 ) != 7'b0x000x0 ) ) |-> data_16 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_15 ) \n   7'b10x1100 : begin\n     hw_13 = clk_14;\n   end\n   7'b1xx01xx : begin\n     rx_1 = chip_7;\n   end\n   6'b1x10x0 : begin\n     hw_12 = reg_20;\n   end\n   default : begin \n     rx_9 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_15 ) == ( 7'b10x1100 ) |-> hw_13 == clk_14 ;endproperty \nproperty name: ( interrupt_enable_15 ) == ( 7'b1xx01xx ) |-> rx_1 == chip_7 ;endproperty \nproperty name: ( interrupt_enable_15 ) == ( 6'b1x10x0 ) |-> hw_12 == reg_20 ;endproperty \nproperty name; ( ( interrupt_enable_15 ) != 7'b10x1100 ) || ( ( interrupt_enable_15 ) != 7'b1xx01xx ) || ( interrupt_enable_15 ) != 6'b1x10x0 ) ) |-> rx_9 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_5 ) \n   5'h10 : begin\n     tx_18 = core_12;\n   end\n   rx_9 : begin\n     reg_7 = reg_11;\n   end\n   default : begin \n     rx_11 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_5 ) == ( 5'h10 ) |-> tx_18 == core_12 ;endproperty \nproperty name: ( flag_register_5 ) == ( rx_9 ) |-> reg_7 == reg_11 ;endproperty \nproperty name; ( ( flag_register_5 ) != 5'h10 ) || ( flag_register_5 ) != rx_9 ) ) |-> rx_11 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_11 ) \n   7'b00x01x1 : begin\n     tx_2 = reg_16;\n   end\n   7'bx0010x1 : begin\n     sig_10 = rx_16;\n   end\n   7'bx01xx10 : begin\n     err_9 = tx_14;\n   end\n   5'hx : begin\n     clk_18 = chip_16;\n   end\n   6'b0xx1xx : begin\n     chip_12 = core_16;\n   end\n   default : begin \n     sig_12 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_11 ) == ( 7'b00x01x1 ) |-> tx_2 == reg_16 ;endproperty \nproperty name: ( ready_register_11 ) == ( 7'bx0010x1 ) |-> sig_10 == rx_16 ;endproperty \nproperty name: ( ready_register_11 ) == ( 7'bx01xx10 ) |-> err_9 == tx_14 ;endproperty \nproperty name: ( ready_register_11 ) == ( 5'hx ) |-> clk_18 == chip_16 ;endproperty \nproperty name: ( ready_register_11 ) == ( 6'b0xx1xx ) |-> chip_12 == core_16 ;endproperty \nproperty name; ( ( ready_register_11 ) != 7'b00x01x1 ) || ( ( ready_register_11 ) != 7'bx0010x1 ) || ( ( ready_register_11 ) != 7'bx01xx10 ) || ( ( ready_register_11 ) != 5'hx ) || ( ready_register_11 ) != 6'b0xx1xx ) ) |-> sig_12 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_1 ) \n   7'b110x001 : begin\n     data_11 = auth_16;\n   end\n   7'h2e : begin\n     rx_3 = hw_16;\n   end\n   7'b11x0010 : begin\n     rst_5 = err_14;\n   end\n   cfg_4 : begin\n     hw_11 = auth_16;\n   end\n   default : begin \n     hw_18 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_1 ) == ( 7'b110x001 ) |-> data_11 == auth_16 ;endproperty \nproperty name: ( busy_signal_1 ) == ( 7'h2e ) |-> rx_3 == hw_16 ;endproperty \nproperty name: ( busy_signal_1 ) == ( 7'b11x0010 ) |-> rst_5 == err_14 ;endproperty \nproperty name: ( busy_signal_1 ) == ( cfg_4 ) |-> hw_11 == auth_16 ;endproperty \nproperty name; ( ( busy_signal_1 ) != 7'b110x001 ) || ( ( busy_signal_1 ) != 7'h2e ) || ( ( busy_signal_1 ) != 7'b11x0010 ) || ( busy_signal_1 ) != cfg_4 ) ) |-> hw_18 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   6'b100101 : begin\n     clk_1 = clk_16;\n   end\n   7'h5e : begin\n     hw_3 = tx_11;\n   end\n   3'b11x : begin\n     sig_18 = tx_20;\n   end\n   7'b1x0x01x : begin\n     fsm_13 = err_2;\n   end\n   default : begin \n     err_1 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 6'b100101 ) |-> clk_1 == clk_16 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'h5e ) |-> hw_3 == tx_11 ;endproperty \nproperty name: ( output_status_20 ) == ( 3'b11x ) |-> sig_18 == tx_20 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'b1x0x01x ) |-> fsm_13 == err_2 ;endproperty \nproperty name; ( ( output_status_20 ) != 6'b100101 ) || ( ( output_status_20 ) != 7'h5e ) || ( ( output_status_20 ) != 3'b11x ) || ( output_status_20 ) != 7'b1x0x01x ) ) |-> err_1 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_19 ) \n   7'bx0x0xx1 : begin\n     cfg_14 = chip_6;\n   end\n   7'b1111100 : begin\n     data_11 = sig_10;\n   end\n   6'bx11100 : begin\n     cfg_11 = auth_8;\n   end\n   5'bxxx0x : begin\n     fsm_4 = hw_2;\n   end\n   5'bx0x0x : begin\n     err_11 = fsm_17;\n   end\n   default : begin \n     sig_2 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_19 ) == ( 7'bx0x0xx1 ) |-> cfg_14 == chip_6 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 7'b1111100 ) |-> data_11 == sig_10 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 6'bx11100 ) |-> cfg_11 == auth_8 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 5'bxxx0x ) |-> fsm_4 == hw_2 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 5'bx0x0x ) |-> err_11 == fsm_17 ;endproperty \nproperty name; ( ( status_output_buffer_19 ) != 7'bx0x0xx1 ) || ( ( status_output_buffer_19 ) != 7'b1111100 ) || ( ( status_output_buffer_19 ) != 6'bx11100 ) || ( ( status_output_buffer_19 ) != 5'bxxx0x ) || ( status_output_buffer_19 ) != 5'bx0x0x ) ) |-> sig_2 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_8 ) \n   7'b101101x : begin\n     rx_10 = fsm_8;\n   end\n   6'b00x1xx : begin\n     cfg_10 = core_9;\n   end\n   7'bx0x1x1x : begin\n     tx_20 = rx_17;\n   end\n   6'bx01x11 : begin\n     clk_19 = cfg_3;\n   end\n   default : begin \n     auth_19 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_8 ) == ( 7'b101101x ) |-> rx_10 == fsm_8 ;endproperty \nproperty name: ( data_register_status_8 ) == ( 6'b00x1xx ) |-> cfg_10 == core_9 ;endproperty \nproperty name: ( data_register_status_8 ) == ( 7'bx0x1x1x ) |-> tx_20 == rx_17 ;endproperty \nproperty name: ( data_register_status_8 ) == ( 6'bx01x11 ) |-> clk_19 == cfg_3 ;endproperty \nproperty name; ( ( data_register_status_8 ) != 7'b101101x ) || ( ( data_register_status_8 ) != 6'b00x1xx ) || ( ( data_register_status_8 ) != 7'bx0x1x1x ) || ( data_register_status_8 ) != 6'bx01x11 ) ) |-> auth_19 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_3 ) \n   5'b10101 : begin\n     cfg_12 = cfg_20;\n   end\n   5'b1100x : begin\n     hw_11 = core_10;\n   end\n   6'bx00110 : begin\n     rx_2 = err_5;\n   end\n   6'b000100 : begin\n     chip_14 = core_17;\n   end\n   default : begin \n     cfg_6 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_3 ) == ( 5'b10101 ) |-> cfg_12 == cfg_20 ;endproperty \nproperty name: ( flag_register_3 ) == ( 5'b1100x ) |-> hw_11 == core_10 ;endproperty \nproperty name: ( flag_register_3 ) == ( 6'bx00110 ) |-> rx_2 == err_5 ;endproperty \nproperty name: ( flag_register_3 ) == ( 6'b000100 ) |-> chip_14 == core_17 ;endproperty \nproperty name; ( ( flag_register_3 ) != 5'b10101 ) || ( ( flag_register_3 ) != 5'b1100x ) || ( ( flag_register_3 ) != 6'bx00110 ) || ( flag_register_3 ) != 6'b000100 ) ) |-> cfg_6 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   4'b1x1x : begin\n     rst_1 = auth_19;\n   end\n   3'bxx0 : begin\n     core_18 = tx_7;\n   end\n   6'bx010x1 : begin\n     reg_10 = core_17;\n   end\n   7'b1011110 : begin\n     core_4 = fsm_9;\n   end\n   default : begin \n     data_19 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_17 ) == ( 4'b1x1x ) |-> rst_1 == auth_19 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 3'bxx0 ) |-> core_18 == tx_7 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 6'bx010x1 ) |-> reg_10 == core_17 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'b1011110 ) |-> core_4 == fsm_9 ;endproperty \nproperty name; ( ( control_flag_register_17 ) != 4'b1x1x ) || ( ( control_flag_register_17 ) != 3'bxx0 ) || ( ( control_flag_register_17 ) != 6'bx010x1 ) || ( control_flag_register_17 ) != 7'b1011110 ) ) |-> data_19 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_14 ) \n   6'bx1xx0x : begin\n     err_15 = chip_17;\n   end\n   7'ha : begin\n     chip_2 = tx_2;\n   end\n   7'h73 : begin\n     clk_10 = rst_3;\n   end\n   default : begin \n     rx_16 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_14 ) == ( 6'bx1xx0x ) |-> err_15 == chip_17 ;endproperty \nproperty name: ( status_output_buffer_14 ) == ( 7'ha ) |-> chip_2 == tx_2 ;endproperty \nproperty name: ( status_output_buffer_14 ) == ( 7'h73 ) |-> clk_10 == rst_3 ;endproperty \nproperty name; ( ( status_output_buffer_14 ) != 6'bx1xx0x ) || ( ( status_output_buffer_14 ) != 7'ha ) || ( status_output_buffer_14 ) != 7'h73 ) ) |-> rx_16 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_5 ) \n   6'bxxxx10 : begin\n     reg_11 = auth_5;\n   end\n   3'b10x : begin\n     cfg_11 = chip_8;\n   end\n   5'h18 : begin\n     chip_3 = data_9;\n   end\n   7'bx01x000 : begin\n     clk_14 = fsm_4;\n   end\n   default : begin \n     clk_3 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_5 ) == ( 6'bxxxx10 ) |-> reg_11 == auth_5 ;endproperty \nproperty name: ( input_ready_5 ) == ( 3'b10x ) |-> cfg_11 == chip_8 ;endproperty \nproperty name: ( input_ready_5 ) == ( 5'h18 ) |-> chip_3 == data_9 ;endproperty \nproperty name: ( input_ready_5 ) == ( 7'bx01x000 ) |-> clk_14 == fsm_4 ;endproperty \nproperty name; ( ( input_ready_5 ) != 6'bxxxx10 ) || ( ( input_ready_5 ) != 3'b10x ) || ( ( input_ready_5 ) != 5'h18 ) || ( input_ready_5 ) != 7'bx01x000 ) ) |-> clk_3 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_13 ) \n   6'h3f : begin\n     auth_18 = chip_1;\n   end\n   default : begin \n     chip_4 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( data_control_13 ) == ( 6'h3f ) |-> auth_18 == chip_1 ;endproperty \nproperty name; ( data_control_13 ) != 6'h3f ) ) |-> chip_4 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_4 ) \n   7'hd : begin\n     cfg_4 = hw_4;\n   end\n   5'b0010x : begin\n     rst_6 = tx_7;\n   end\n   default : begin \n     rx_5 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( output_status_4 ) == ( 7'hd ) |-> cfg_4 == hw_4 ;endproperty \nproperty name: ( output_status_4 ) == ( 5'b0010x ) |-> rst_6 == tx_7 ;endproperty \nproperty name; ( ( output_status_4 ) != 7'hd ) || ( output_status_4 ) != 5'b0010x ) ) |-> rx_5 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_15 ) \n   7'bx0xxxx0 : begin\n     chip_12 = rst_7;\n   end\n   7'h61 : begin\n     sig_9 = clk_20;\n   end\n   default : begin \n     rst_7 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_15 ) == ( 7'bx0xxxx0 ) |-> chip_12 == rst_7 ;endproperty \nproperty name: ( output_buffer_status_15 ) == ( 7'h61 ) |-> sig_9 == clk_20 ;endproperty \nproperty name; ( ( output_buffer_status_15 ) != 7'bx0xxxx0 ) || ( output_buffer_status_15 ) != 7'h61 ) ) |-> rst_7 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   7'bx1110x0 : begin\n     tx_3 = cfg_9;\n   end\n   4'bxxx0 : begin\n     data_4 = reg_2;\n   end\n   default : begin \n     auth_3 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_19 ) == ( 7'bx1110x0 ) |-> tx_3 == cfg_9 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 4'bxxx0 ) |-> data_4 == reg_2 ;endproperty \nproperty name; ( ( control_buffer_19 ) != 7'bx1110x0 ) || ( control_buffer_19 ) != 4'bxxx0 ) ) |-> auth_3 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_15 ) \n   7'b0101100 : begin\n     data_6 = fsm_9;\n   end\n   7'b010xx10 : begin\n     data_5 = core_18;\n   end\n   default : begin \n     reg_8 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( control_register_15 ) == ( 7'b0101100 ) |-> data_6 == fsm_9 ;endproperty \nproperty name: ( control_register_15 ) == ( 7'b010xx10 ) |-> data_5 == core_18 ;endproperty \nproperty name; ( ( control_register_15 ) != 7'b0101100 ) || ( control_register_15 ) != 7'b010xx10 ) ) |-> reg_8 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_3 ) \n   6'b00x101 : begin\n     clk_19 = reg_14;\n   end\n   7'b00x0010 : begin\n     data_16 = sig_7;\n   end\n   default : begin \n     reg_11 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_3 ) == ( 6'b00x101 ) |-> clk_19 == reg_14 ;endproperty \nproperty name: ( write_enable_3 ) == ( 7'b00x0010 ) |-> data_16 == sig_7 ;endproperty \nproperty name; ( ( write_enable_3 ) != 6'b00x101 ) || ( write_enable_3 ) != 7'b00x0010 ) ) |-> reg_11 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_2 ) \n   7'bxx0xx0x : begin\n     auth_6 = chip_13;\n   end\n   6'bx1011x : begin\n     chip_2 = core_14;\n   end\n   default : begin \n     err_17 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_2 ) == ( 7'bxx0xx0x ) |-> auth_6 == chip_13 ;endproperty \nproperty name: ( flag_status_2 ) == ( 6'bx1011x ) |-> chip_2 == core_14 ;endproperty \nproperty name; ( ( flag_status_2 ) != 7'bxx0xx0x ) || ( flag_status_2 ) != 6'bx1011x ) ) |-> err_17 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_6 ) \n   7'b10xx111 : begin\n     fsm_8 = hw_8;\n   end\n   7'b00x0xx1 : begin\n     auth_11 = tx_10;\n   end\n   default : begin \n     data_18 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_6 ) == ( 7'b10xx111 ) |-> fsm_8 == hw_8 ;endproperty \nproperty name: ( interrupt_control_status_6 ) == ( 7'b00x0xx1 ) |-> auth_11 == tx_10 ;endproperty \nproperty name; ( ( interrupt_control_status_6 ) != 7'b10xx111 ) || ( interrupt_control_status_6 ) != 7'b00x0xx1 ) ) |-> data_18 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_14 ) \n   6'bxx11x1 : begin\n     hw_17 = tx_5;\n   end\n   7'bxxxx111 : begin\n     err_10 = cfg_20;\n   end\n   6'h2d : begin\n     sig_4 = rst_3;\n   end\n   6'b1xx001 : begin\n     rx_3 = clk_3;\n   end\n   default : begin \n     rst_8 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_14 ) == ( 6'bxx11x1 ) |-> hw_17 == tx_5 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 7'bxxxx111 ) |-> err_10 == cfg_20 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 6'h2d ) |-> sig_4 == rst_3 ;endproperty \nproperty name: ( interrupt_enable_14 ) == ( 6'b1xx001 ) |-> rx_3 == clk_3 ;endproperty \nproperty name; ( ( interrupt_enable_14 ) != 6'bxx11x1 ) || ( ( interrupt_enable_14 ) != 7'bxxxx111 ) || ( ( interrupt_enable_14 ) != 6'h2d ) || ( interrupt_enable_14 ) != 6'b1xx001 ) ) |-> rst_8 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_5 ) \n   7'b10xx0x1 : begin\n     clk_12 = data_12;\n   end\n   7'b10x110x : begin\n     sig_5 = reg_9;\n   end\n   5'bxx010 : begin\n     hw_19 = rx_7;\n   end\n   7'b110x0xx : begin\n     hw_16 = core_3;\n   end\n   hw : begin\n     auth_8 = rst_12;\n   end\n   default : begin \n     fsm_14 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_5 ) == ( 7'b10xx0x1 ) |-> clk_12 == data_12 ;endproperty \nproperty name: ( acknowledge_signal_5 ) == ( 7'b10x110x ) |-> sig_5 == reg_9 ;endproperty \nproperty name: ( acknowledge_signal_5 ) == ( 5'bxx010 ) |-> hw_19 == rx_7 ;endproperty \nproperty name: ( acknowledge_signal_5 ) == ( 7'b110x0xx ) |-> hw_16 == core_3 ;endproperty \nproperty name: ( acknowledge_signal_5 ) == ( hw ) |-> auth_8 == rst_12 ;endproperty \nproperty name; ( ( acknowledge_signal_5 ) != 7'b10xx0x1 ) || ( ( acknowledge_signal_5 ) != 7'b10x110x ) || ( ( acknowledge_signal_5 ) != 5'bxx010 ) || ( ( acknowledge_signal_5 ) != 7'b110x0xx ) || ( acknowledge_signal_5 ) != hw ) ) |-> fsm_14 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_13 ) \n   7'h2e : begin\n     reg_13 = clk_17;\n   end\n   default : begin \n     clk_2 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_13 ) == ( 7'h2e ) |-> reg_13 == clk_17 ;endproperty \nproperty name; ( start_signal_13 ) != 7'h2e ) ) |-> clk_2 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_7 ) \n   5'b0001x : begin\n     hw_15 = err_15;\n   end\n   3'b111 : begin\n     chip_16 = rst_2;\n   end\n   default : begin \n     hw_10 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_7 ) == ( 5'b0001x ) |-> hw_15 == err_15 ;endproperty \nproperty name: ( data_register_status_7 ) == ( 3'b111 ) |-> chip_16 == rst_2 ;endproperty \nproperty name; ( ( data_register_status_7 ) != 5'b0001x ) || ( data_register_status_7 ) != 3'b111 ) ) |-> hw_10 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_16 ) \n   7'b10110x1 : begin\n     tx_14 = chip_3;\n   end\n   7'h3b : begin\n     err_17 = sig_1;\n   end\n   7'h5a : begin\n     auth_1 = clk_7;\n   end\n   7'h5f : begin\n     tx_3 = sig_6;\n   end\n   7'b00001x1 : begin\n     data_5 = clk_2;\n   end\n   default : begin \n     sig_12 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_16 ) == ( 7'b10110x1 ) |-> tx_14 == chip_3 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'h3b ) |-> err_17 == sig_1 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'h5a ) |-> auth_1 == clk_7 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'h5f ) |-> tx_3 == sig_6 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'b00001x1 ) |-> data_5 == clk_2 ;endproperty \nproperty name; ( ( data_control_status_16 ) != 7'b10110x1 ) || ( ( data_control_status_16 ) != 7'h3b ) || ( ( data_control_status_16 ) != 7'h5a ) || ( ( data_control_status_16 ) != 7'h5f ) || ( data_control_status_16 ) != 7'b00001x1 ) ) |-> sig_12 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'h7 : begin\n     cfg_5 = core_13;\n   end\n   5'b01010 : begin\n     data_13 = data_4;\n   end\n   7'bx0xx1xx : begin\n     auth_9 = data_10;\n   end\n   default : begin \n     rst_16 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_8 ) == ( 7'h7 ) |-> cfg_5 == core_13 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 5'b01010 ) |-> data_13 == data_4 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 7'bx0xx1xx ) |-> auth_9 == data_10 ;endproperty \nproperty name; ( ( instruction_buffer_8 ) != 7'h7 ) || ( ( instruction_buffer_8 ) != 5'b01010 ) || ( instruction_buffer_8 ) != 7'bx0xx1xx ) ) |-> rst_16 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   7'h38 : begin\n     err_16 = auth_4;\n   end\n   default : begin \n     reg_7 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_16 ) == ( 7'h38 ) |-> err_16 == auth_4 ;endproperty \nproperty name; ( data_status_register_16 ) != 7'h38 ) ) |-> reg_7 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_4 ) \n   4'he : begin\n     sig_1 = rx_16;\n   end\n   default : begin \n     err_19 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_4 ) == ( 4'he ) |-> sig_1 == rx_16 ;endproperty \nproperty name; ( status_register_status_4 ) != 4'he ) ) |-> err_19 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_20 ) \n   7'b11100xx : begin\n     err_1 = rx_8;\n   end\n   5'bx1x10 : begin\n     cfg_11 = reg_14;\n   end\n   default : begin \n     cfg_12 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_20 ) == ( 7'b11100xx ) |-> err_1 == rx_8 ;endproperty \nproperty name: ( read_enable_20 ) == ( 5'bx1x10 ) |-> cfg_11 == reg_14 ;endproperty \nproperty name; ( ( read_enable_20 ) != 7'b11100xx ) || ( read_enable_20 ) != 5'bx1x10 ) ) |-> cfg_12 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_14 ) \n   6'bx01xx1 : begin\n     clk_8 = clk_8;\n   end\n   7'bx1x1x1x : begin\n     rx_7 = err_6;\n   end\n   7'h34 : begin\n     tx_4 = hw_18;\n   end\n   7'bx0xx1xx : begin\n     core_16 = sig_4;\n   end\n   6'b0x0x10 : begin\n     rx_10 = err_14;\n   end\n   default : begin \n     reg_11 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( output_control_14 ) == ( 6'bx01xx1 ) |-> clk_8 == clk_8 ;endproperty \nproperty name: ( output_control_14 ) == ( 7'bx1x1x1x ) |-> rx_7 == err_6 ;endproperty \nproperty name: ( output_control_14 ) == ( 7'h34 ) |-> tx_4 == hw_18 ;endproperty \nproperty name: ( output_control_14 ) == ( 7'bx0xx1xx ) |-> core_16 == sig_4 ;endproperty \nproperty name: ( output_control_14 ) == ( 6'b0x0x10 ) |-> rx_10 == err_14 ;endproperty \nproperty name; ( ( output_control_14 ) != 6'bx01xx1 ) || ( ( output_control_14 ) != 7'bx1x1x1x ) || ( ( output_control_14 ) != 7'h34 ) || ( ( output_control_14 ) != 7'bx0xx1xx ) || ( output_control_14 ) != 6'b0x0x10 ) ) |-> reg_11 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'b1000001 : begin\n     reg_15 = err_10;\n   end\n   default : begin \n     cfg_10 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_17 ) == ( 7'b1000001 ) |-> reg_15 == err_10 ;endproperty \nproperty name; ( interrupt_control_status_17 ) != 7'b1000001 ) ) |-> cfg_10 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_4 ) \n   core_20 : begin\n     cfg_3 = clk_3;\n   end\n   err_12 : begin\n     sig_4 = tx_7;\n   end\n   7'bxxx011x : begin\n     sig_14 = fsm_6;\n   end\n   7'b101xx00 : begin\n     cfg_11 = rx_13;\n   end\n   6'he : begin\n     data_20 = chip_9;\n   end\n   default : begin \n     reg_16 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_4 ) == ( core_20 ) |-> cfg_3 == clk_3 ;endproperty \nproperty name: ( interrupt_control_status_4 ) == ( err_12 ) |-> sig_4 == tx_7 ;endproperty \nproperty name: ( interrupt_control_status_4 ) == ( 7'bxxx011x ) |-> sig_14 == fsm_6 ;endproperty \nproperty name: ( interrupt_control_status_4 ) == ( 7'b101xx00 ) |-> cfg_11 == rx_13 ;endproperty \nproperty name: ( interrupt_control_status_4 ) == ( 6'he ) |-> data_20 == chip_9 ;endproperty \nproperty name; ( ( interrupt_control_status_4 ) != core_20 ) || ( ( interrupt_control_status_4 ) != err_12 ) || ( ( interrupt_control_status_4 ) != 7'bxxx011x ) || ( ( interrupt_control_status_4 ) != 7'b101xx00 ) || ( interrupt_control_status_4 ) != 6'he ) ) |-> reg_16 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_11 ) \n   7'h50 : begin\n     core_13 = sig_7;\n   end\n   7'b1x10010 : begin\n     fsm_14 = core_5;\n   end\n   7'b1011001 : begin\n     rst_14 = rx_9;\n   end\n   6'h27 : begin\n     fsm_17 = auth_18;\n   end\n   7'bx1x1x11 : begin\n     cfg_5 = core_18;\n   end\n   default : begin \n     clk_10 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_11 ) == ( 7'h50 ) |-> core_13 == sig_7 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 7'b1x10010 ) |-> fsm_14 == core_5 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 7'b1011001 ) |-> rst_14 == rx_9 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 6'h27 ) |-> fsm_17 == auth_18 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 7'bx1x1x11 ) |-> cfg_5 == core_18 ;endproperty \nproperty name; ( ( data_status_register_11 ) != 7'h50 ) || ( ( data_status_register_11 ) != 7'b1x10010 ) || ( ( data_status_register_11 ) != 7'b1011001 ) || ( ( data_status_register_11 ) != 6'h27 ) || ( data_status_register_11 ) != 7'bx1x1x11 ) ) |-> clk_10 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_19 ) \n   6'b1xx0xx : begin\n     rst_3 = tx_12;\n   end\n   default : begin \n     core_13 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( control_output_19 ) == ( 6'b1xx0xx ) |-> rst_3 == tx_12 ;endproperty \nproperty name; ( control_output_19 ) != 6'b1xx0xx ) ) |-> core_13 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'bx0x1x1x : begin\n     tx_8 = tx_7;\n   end\n   default : begin \n     rst_15 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_14 ) == ( 7'bx0x1x1x ) |-> tx_8 == tx_7 ;endproperty \nproperty name; ( data_status_register_14 ) != 7'bx0x1x1x ) ) |-> rst_15 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_17 ) \n   6'bx1101x : begin\n     rx_2 = core_1;\n   end\n   7'bx00x000 : begin\n     chip_2 = rx_20;\n   end\n   default : begin \n     err_2 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( control_word_17 ) == ( 6'bx1101x ) |-> rx_2 == core_1 ;endproperty \nproperty name: ( control_word_17 ) == ( 7'bx00x000 ) |-> chip_2 == rx_20 ;endproperty \nproperty name; ( ( control_word_17 ) != 6'bx1101x ) || ( control_word_17 ) != 7'bx00x000 ) ) |-> err_2 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   clk_2 : begin\n     core_3 = hw_7;\n   end\n   7'b0xxx1xx : begin\n     hw_1 = sig_13;\n   end\n   default : begin \n     tx_7 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_19 ) == ( clk_2 ) |-> core_3 == hw_7 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 7'b0xxx1xx ) |-> hw_1 == sig_13 ;endproperty \nproperty name; ( ( control_buffer_19 ) != clk_2 ) || ( control_buffer_19 ) != 7'b0xxx1xx ) ) |-> tx_7 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_9 ) \n   5'b11010 : begin\n     clk_14 = rx_18;\n   end\n   7'b111111x : begin\n     data_11 = err_13;\n   end\n   rx_4 : begin\n     rst_13 = clk_4;\n   end\n   7'bx101x00 : begin\n     tx_15 = core_3;\n   end\n   6'bxx11x1 : begin\n     reg_6 = err_17;\n   end\n   default : begin \n     tx_19 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_9 ) == ( 5'b11010 ) |-> clk_14 == rx_18 ;endproperty \nproperty name: ( interrupt_flag_9 ) == ( 7'b111111x ) |-> data_11 == err_13 ;endproperty \nproperty name: ( interrupt_flag_9 ) == ( rx_4 ) |-> rst_13 == clk_4 ;endproperty \nproperty name: ( interrupt_flag_9 ) == ( 7'bx101x00 ) |-> tx_15 == core_3 ;endproperty \nproperty name: ( interrupt_flag_9 ) == ( 6'bxx11x1 ) |-> reg_6 == err_17 ;endproperty \nproperty name; ( ( interrupt_flag_9 ) != 5'b11010 ) || ( ( interrupt_flag_9 ) != 7'b111111x ) || ( ( interrupt_flag_9 ) != rx_4 ) || ( ( interrupt_flag_9 ) != 7'bx101x00 ) || ( interrupt_flag_9 ) != 6'bxx11x1 ) ) |-> tx_19 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_3 ) \n   5'bx0x00 : begin\n     clk_11 = tx_8;\n   end\n   7'b0011000 : begin\n     auth_18 = hw_2;\n   end\n   core_8 : begin\n     reg_2 = fsm_8;\n   end\n   7'h53 : begin\n     data_14 = rx_10;\n   end\n   default : begin \n     reg_11 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( command_word_3 ) == ( 5'bx0x00 ) |-> clk_11 == tx_8 ;endproperty \nproperty name: ( command_word_3 ) == ( 7'b0011000 ) |-> auth_18 == hw_2 ;endproperty \nproperty name: ( command_word_3 ) == ( core_8 ) |-> reg_2 == fsm_8 ;endproperty \nproperty name: ( command_word_3 ) == ( 7'h53 ) |-> data_14 == rx_10 ;endproperty \nproperty name; ( ( command_word_3 ) != 5'bx0x00 ) || ( ( command_word_3 ) != 7'b0011000 ) || ( ( command_word_3 ) != core_8 ) || ( command_word_3 ) != 7'h53 ) ) |-> reg_11 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_3 ) \n   6'bxx1x01 : begin\n     clk_7 = sig_3;\n   end\n   default : begin \n     rst_19 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_3 ) == ( 6'bxx1x01 ) |-> clk_7 == sig_3 ;endproperty \nproperty name; ( control_status_buffer_3 ) != 6'bxx1x01 ) ) |-> rst_19 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_15 ) \n   7'h4d : begin\n     core_11 = tx_12;\n   end\n   7'bx111111 : begin\n     fsm_20 = rst_6;\n   end\n   data_13 : begin\n     clk_3 = clk_3;\n   end\n   fsm_2 : begin\n     clk_13 = fsm_19;\n   end\n   7'h47 : begin\n     tx_9 = chip_13;\n   end\n   default : begin \n     rx_6 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_15 ) == ( 7'h4d ) |-> core_11 == tx_12 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( 7'bx111111 ) |-> fsm_20 == rst_6 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( data_13 ) |-> clk_3 == clk_3 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( fsm_2 ) |-> clk_13 == fsm_19 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( 7'h47 ) |-> tx_9 == chip_13 ;endproperty \nproperty name; ( ( interrupt_request_15 ) != 7'h4d ) || ( ( interrupt_request_15 ) != 7'bx111111 ) || ( ( interrupt_request_15 ) != data_13 ) || ( ( interrupt_request_15 ) != fsm_2 ) || ( interrupt_request_15 ) != 7'h47 ) ) |-> rx_6 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_8 ) \n   6'b0x0x1x : begin\n     reg_13 = core_3;\n   end\n   default : begin \n     reg_8 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( output_control_8 ) == ( 6'b0x0x1x ) |-> reg_13 == core_3 ;endproperty \nproperty name; ( output_control_8 ) != 6'b0x0x1x ) ) |-> reg_8 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_13 ) \n   sig_1 : begin\n     cfg_5 = chip_16;\n   end\n   6'b0x110x : begin\n     cfg_16 = sig_7;\n   end\n   tx_17 : begin\n     sig_12 = rst_19;\n   end\n   cfg_1 : begin\n     rx_14 = err_18;\n   end\n   default : begin \n     rst_14 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_13 ) == ( sig_1 ) |-> cfg_5 == chip_16 ;endproperty \nproperty name: ( control_signal_13 ) == ( 6'b0x110x ) |-> cfg_16 == sig_7 ;endproperty \nproperty name: ( control_signal_13 ) == ( tx_17 ) |-> sig_12 == rst_19 ;endproperty \nproperty name: ( control_signal_13 ) == ( cfg_1 ) |-> rx_14 == err_18 ;endproperty \nproperty name; ( ( control_signal_13 ) != sig_1 ) || ( ( control_signal_13 ) != 6'b0x110x ) || ( ( control_signal_13 ) != tx_17 ) || ( control_signal_13 ) != cfg_1 ) ) |-> rst_14 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_7 ) \n   data_15 : begin\n     clk_18 = rx_18;\n   end\n   6'bx101x0 : begin\n     clk_19 = clk_7;\n   end\n   5'bxx0x1 : begin\n     core_20 = fsm_15;\n   end\n   default : begin \n     reg_11 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( data_register_7 ) == ( data_15 ) |-> clk_18 == rx_18 ;endproperty \nproperty name: ( data_register_7 ) == ( 6'bx101x0 ) |-> clk_19 == clk_7 ;endproperty \nproperty name: ( data_register_7 ) == ( 5'bxx0x1 ) |-> core_20 == fsm_15 ;endproperty \nproperty name; ( ( data_register_7 ) != data_15 ) || ( ( data_register_7 ) != 6'bx101x0 ) || ( data_register_7 ) != 5'bxx0x1 ) ) |-> reg_11 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_11 ) \n   7'h5a : begin\n     data_20 = sig_9;\n   end\n   6'b1x0000 : begin\n     hw_3 = clk_2;\n   end\n   7'b1101000 : begin\n     cfg_19 = fsm_6;\n   end\n   7'b11xx101 : begin\n     reg_12 = clk_8;\n   end\n   default : begin \n     core_19 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( start_address_11 ) == ( 7'h5a ) |-> data_20 == sig_9 ;endproperty \nproperty name: ( start_address_11 ) == ( 6'b1x0000 ) |-> hw_3 == clk_2 ;endproperty \nproperty name: ( start_address_11 ) == ( 7'b1101000 ) |-> cfg_19 == fsm_6 ;endproperty \nproperty name: ( start_address_11 ) == ( 7'b11xx101 ) |-> reg_12 == clk_8 ;endproperty \nproperty name; ( ( start_address_11 ) != 7'h5a ) || ( ( start_address_11 ) != 6'b1x0000 ) || ( ( start_address_11 ) != 7'b1101000 ) || ( start_address_11 ) != 7'b11xx101 ) ) |-> core_19 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_11 ) \n   7'bxxxx100 : begin\n     core_11 = reg_16;\n   end\n   5'bx111x : begin\n     chip_9 = chip_15;\n   end\n   5'h1f : begin\n     clk_14 = clk_15;\n   end\n   6'b1100xx : begin\n     hw_10 = cfg_16;\n   end\n   7'b1100001 : begin\n     sig_11 = data_10;\n   end\n   default : begin \n     reg_8 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( data_control_11 ) == ( 7'bxxxx100 ) |-> core_11 == reg_16 ;endproperty \nproperty name: ( data_control_11 ) == ( 5'bx111x ) |-> chip_9 == chip_15 ;endproperty \nproperty name: ( data_control_11 ) == ( 5'h1f ) |-> clk_14 == clk_15 ;endproperty \nproperty name: ( data_control_11 ) == ( 6'b1100xx ) |-> hw_10 == cfg_16 ;endproperty \nproperty name: ( data_control_11 ) == ( 7'b1100001 ) |-> sig_11 == data_10 ;endproperty \nproperty name; ( ( data_control_11 ) != 7'bxxxx100 ) || ( ( data_control_11 ) != 5'bx111x ) || ( ( data_control_11 ) != 5'h1f ) || ( ( data_control_11 ) != 6'b1100xx ) || ( data_control_11 ) != 7'b1100001 ) ) |-> reg_8 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   6'h21 : begin\n     reg_15 = rx_3;\n   end\n   default : begin \n     chip_7 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_11 ) == ( 6'h21 ) |-> reg_15 == rx_3 ;endproperty \nproperty name; ( output_buffer_11 ) != 6'h21 ) ) |-> chip_7 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_3 ) \n   7'b0101001 : begin\n     reg_18 = fsm_12;\n   end\n   default : begin \n     core_11 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( address_3 ) == ( 7'b0101001 ) |-> reg_18 == fsm_12 ;endproperty \nproperty name; ( address_3 ) != 7'b0101001 ) ) |-> core_11 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_11 ) \n   6'b0x0x1x : begin\n     data_3 = clk_16;\n   end\n   7'b110x00x : begin\n     core_12 = auth_2;\n   end\n   7'bx1011xx : begin\n     err_18 = core_11;\n   end\n   7'bxx0x100 : begin\n     rx_18 = hw_19;\n   end\n   7'b00x0111 : begin\n     hw_1 = data_17;\n   end\n   default : begin \n     sig_16 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_11 ) == ( 6'b0x0x1x ) |-> data_3 == clk_16 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 7'b110x00x ) |-> core_12 == auth_2 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 7'bx1011xx ) |-> err_18 == core_11 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 7'bxx0x100 ) |-> rx_18 == hw_19 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 7'b00x0111 ) |-> hw_1 == data_17 ;endproperty \nproperty name; ( ( status_output_buffer_11 ) != 6'b0x0x1x ) || ( ( status_output_buffer_11 ) != 7'b110x00x ) || ( ( status_output_buffer_11 ) != 7'bx1011xx ) || ( ( status_output_buffer_11 ) != 7'bxx0x100 ) || ( status_output_buffer_11 ) != 7'b00x0111 ) ) |-> sig_16 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_4 ) \n   7'b000100x : begin\n     rst_9 = reg_14;\n   end\n   7'bx1x1x11 : begin\n     auth_15 = data_7;\n   end\n   tx_2 : begin\n     rx_16 = reg_12;\n   end\n   7'b101xxx1 : begin\n     core_1 = fsm_10;\n   end\n   7'b1x0x1x0 : begin\n     auth_3 = fsm_3;\n   end\n   default : begin \n     clk_16 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( result_register_4 ) == ( 7'b000100x ) |-> rst_9 == reg_14 ;endproperty \nproperty name: ( result_register_4 ) == ( 7'bx1x1x11 ) |-> auth_15 == data_7 ;endproperty \nproperty name: ( result_register_4 ) == ( tx_2 ) |-> rx_16 == reg_12 ;endproperty \nproperty name: ( result_register_4 ) == ( 7'b101xxx1 ) |-> core_1 == fsm_10 ;endproperty \nproperty name: ( result_register_4 ) == ( 7'b1x0x1x0 ) |-> auth_3 == fsm_3 ;endproperty \nproperty name; ( ( result_register_4 ) != 7'b000100x ) || ( ( result_register_4 ) != 7'bx1x1x11 ) || ( ( result_register_4 ) != tx_2 ) || ( ( result_register_4 ) != 7'b101xxx1 ) || ( result_register_4 ) != 7'b1x0x1x0 ) ) |-> clk_16 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_17 ) \n   7'b10110x1 : begin\n     core_4 = core_6;\n   end\n   6'b000x01 : begin\n     reg_7 = cfg_6;\n   end\n   default : begin \n     hw_3 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_17 ) == ( 7'b10110x1 ) |-> core_4 == core_6 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 6'b000x01 ) |-> reg_7 == cfg_6 ;endproperty \nproperty name; ( ( output_buffer_status_17 ) != 7'b10110x1 ) || ( output_buffer_status_17 ) != 6'b000x01 ) ) |-> hw_3 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_20 ) \n   7'b00x001x : begin\n     tx_1 = err_10;\n   end\n   default : begin \n     hw_6 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_20 ) == ( 7'b00x001x ) |-> tx_1 == err_10 ;endproperty \nproperty name; ( write_enable_20 ) != 7'b00x001x ) ) |-> hw_6 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_2 ) \n   6'b000011 : begin\n     tx_8 = err_11;\n   end\n   5'bx0xx0 : begin\n     hw_13 = core_13;\n   end\n   7'b0xxxxx0 : begin\n     rst_7 = hw_17;\n   end\n   6'bx00001 : begin\n     err_20 = tx_17;\n   end\n   default : begin \n     tx_16 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( address_register_2 ) == ( 6'b000011 ) |-> tx_8 == err_11 ;endproperty \nproperty name: ( address_register_2 ) == ( 5'bx0xx0 ) |-> hw_13 == core_13 ;endproperty \nproperty name: ( address_register_2 ) == ( 7'b0xxxxx0 ) |-> rst_7 == hw_17 ;endproperty \nproperty name: ( address_register_2 ) == ( 6'bx00001 ) |-> err_20 == tx_17 ;endproperty \nproperty name; ( ( address_register_2 ) != 6'b000011 ) || ( ( address_register_2 ) != 5'bx0xx0 ) || ( ( address_register_2 ) != 7'b0xxxxx0 ) || ( address_register_2 ) != 6'bx00001 ) ) |-> tx_16 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_3 ) \n   err_4 : begin\n     sig_11 = fsm_8;\n   end\n   7'bxx11x00 : begin\n     rst_20 = rst_13;\n   end\n   default : begin \n     tx_13 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( address_3 ) == ( err_4 ) |-> sig_11 == fsm_8 ;endproperty \nproperty name: ( address_3 ) == ( 7'bxx11x00 ) |-> rst_20 == rst_13 ;endproperty \nproperty name; ( ( address_3 ) != err_4 ) || ( address_3 ) != 7'bxx11x00 ) ) |-> tx_13 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_16 ) \n   7'h66 : begin\n     data_5 = chip_20;\n   end\n   7'b01x0100 : begin\n     reg_3 = core_17;\n   end\n   default : begin \n     hw_11 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_16 ) == ( 7'h66 ) |-> data_5 == chip_20 ;endproperty \nproperty name: ( control_input_16 ) == ( 7'b01x0100 ) |-> reg_3 == core_17 ;endproperty \nproperty name; ( ( control_input_16 ) != 7'h66 ) || ( control_input_16 ) != 7'b01x0100 ) ) |-> hw_11 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_16 ) \n   6'b00xx1x : begin\n     chip_13 = rx_10;\n   end\n   7'b0xxxxx1 : begin\n     chip_17 = hw_15;\n   end\n   default : begin \n     clk_15 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_16 ) == ( 6'b00xx1x ) |-> chip_13 == rx_10 ;endproperty \nproperty name: ( control_valid_16 ) == ( 7'b0xxxxx1 ) |-> chip_17 == hw_15 ;endproperty \nproperty name; ( ( control_valid_16 ) != 6'b00xx1x ) || ( control_valid_16 ) != 7'b0xxxxx1 ) ) |-> clk_15 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_13 ) \n   7'b1xxx10x : begin\n     fsm_16 = data_5;\n   end\n   default : begin \n     hw_11 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_13 ) == ( 7'b1xxx10x ) |-> fsm_16 == data_5 ;endproperty \nproperty name; ( input_buffer_status_13 ) != 7'b1xxx10x ) ) |-> hw_11 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_19 ) \n   6'b0x110x : begin\n     rst_5 = rx_19;\n   end\n   7'bxxxxx1x : begin\n     reg_16 = fsm_10;\n   end\n   6'bx01010 : begin\n     clk_6 = tx_16;\n   end\n   7'bxxx1x0x : begin\n     cfg_8 = rx_10;\n   end\n   default : begin \n     data_16 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_19 ) == ( 6'b0x110x ) |-> rst_5 == rx_19 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 7'bxxxxx1x ) |-> reg_16 == fsm_10 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 6'bx01010 ) |-> clk_6 == tx_16 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 7'bxxx1x0x ) |-> cfg_8 == rx_10 ;endproperty \nproperty name; ( ( status_output_buffer_19 ) != 6'b0x110x ) || ( ( status_output_buffer_19 ) != 7'bxxxxx1x ) || ( ( status_output_buffer_19 ) != 6'bx01010 ) || ( status_output_buffer_19 ) != 7'bxxx1x0x ) ) |-> data_16 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_11 ) \n   7'bx00xx1x : begin\n     err_1 = hw_2;\n   end\n   7'bxxxx1x0 : begin\n     rx_14 = hw_2;\n   end\n   7'bxxx0xxx : begin\n     clk_16 = sig_1;\n   end\n   7'h78 : begin\n     cfg_7 = auth_7;\n   end\n   6'b1x0001 : begin\n     cfg_11 = err_4;\n   end\n   default : begin \n     reg_9 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_11 ) == ( 7'bx00xx1x ) |-> err_1 == hw_2 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 7'bxxxx1x0 ) |-> rx_14 == hw_2 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 7'bxxx0xxx ) |-> clk_16 == sig_1 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 7'h78 ) |-> cfg_7 == auth_7 ;endproperty \nproperty name: ( busy_signal_11 ) == ( 6'b1x0001 ) |-> cfg_11 == err_4 ;endproperty \nproperty name; ( ( busy_signal_11 ) != 7'bx00xx1x ) || ( ( busy_signal_11 ) != 7'bxxxx1x0 ) || ( ( busy_signal_11 ) != 7'bxxx0xxx ) || ( ( busy_signal_11 ) != 7'h78 ) || ( busy_signal_11 ) != 6'b1x0001 ) ) |-> reg_9 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_12 ) \n   4'bxx1x : begin\n     chip_3 = err_4;\n   end\n   5'b0x0xx : begin\n     rx_2 = rx_20;\n   end\n   7'b1x01xx1 : begin\n     chip_16 = rx_9;\n   end\n   6'b0xx1x1 : begin\n     sig_19 = tx_20;\n   end\n   6'b00x101 : begin\n     chip_8 = sig_19;\n   end\n   default : begin \n     rx_11 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( data_in_12 ) == ( 4'bxx1x ) |-> chip_3 == err_4 ;endproperty \nproperty name: ( data_in_12 ) == ( 5'b0x0xx ) |-> rx_2 == rx_20 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'b1x01xx1 ) |-> chip_16 == rx_9 ;endproperty \nproperty name: ( data_in_12 ) == ( 6'b0xx1x1 ) |-> sig_19 == tx_20 ;endproperty \nproperty name: ( data_in_12 ) == ( 6'b00x101 ) |-> chip_8 == sig_19 ;endproperty \nproperty name; ( ( data_in_12 ) != 4'bxx1x ) || ( ( data_in_12 ) != 5'b0x0xx ) || ( ( data_in_12 ) != 7'b1x01xx1 ) || ( ( data_in_12 ) != 6'b0xx1x1 ) || ( data_in_12 ) != 6'b00x101 ) ) |-> rx_11 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   7'bx0010x1 : begin\n     hw_13 = clk_3;\n   end\n   7'h12 : begin\n     err_6 = clk_15;\n   end\n   7'b00x0111 : begin\n     core_1 = data_17;\n   end\n   6'h5 : begin\n     rst_18 = err_2;\n   end\n   6'bx1x0xx : begin\n     chip_14 = reg_16;\n   end\n   default : begin \n     rst_15 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_8 ) == ( 7'bx0010x1 ) |-> hw_13 == clk_3 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'h12 ) |-> err_6 == clk_15 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'b00x0111 ) |-> core_1 == data_17 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 6'h5 ) |-> rst_18 == err_2 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 6'bx1x0xx ) |-> chip_14 == reg_16 ;endproperty \nproperty name; ( ( interrupt_control_status_8 ) != 7'bx0010x1 ) || ( ( interrupt_control_status_8 ) != 7'h12 ) || ( ( interrupt_control_status_8 ) != 7'b00x0111 ) || ( ( interrupt_control_status_8 ) != 6'h5 ) || ( interrupt_control_status_8 ) != 6'bx1x0xx ) ) |-> rst_15 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_4 ) \n   7'bxxx0010 : begin\n     rx_4 = rx_3;\n   end\n   default : begin \n     auth_14 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_4 ) == ( 7'bxxx0010 ) |-> rx_4 == rx_3 ;endproperty \nproperty name; ( valid_input_4 ) != 7'bxxx0010 ) ) |-> auth_14 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_10 ) \n   6'bx1x0xx : begin\n     core_6 = chip_3;\n   end\n   6'b00100x : begin\n     clk_19 = fsm_20;\n   end\n   default : begin \n     core_5 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_10 ) == ( 6'bx1x0xx ) |-> core_6 == chip_3 ;endproperty \nproperty name: ( status_flag_10 ) == ( 6'b00100x ) |-> clk_19 == fsm_20 ;endproperty \nproperty name; ( ( status_flag_10 ) != 6'bx1x0xx ) || ( status_flag_10 ) != 6'b00100x ) ) |-> core_5 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_3 ) \n   6'bxx1000 : begin\n     clk_7 = core_19;\n   end\n   default : begin \n     cfg_15 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_3 ) == ( 6'bxx1000 ) |-> clk_7 == core_19 ;endproperty \nproperty name; ( instruction_3 ) != 6'bxx1000 ) ) |-> cfg_15 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   5'hf : begin\n     data_16 = rx_18;\n   end\n   6'b110010 : begin\n     core_18 = chip_9;\n   end\n   rst_8 : begin\n     fsm_18 = clk_8;\n   end\n   6'b010x1x : begin\n     data_15 = auth_5;\n   end\n   6'b1100xx : begin\n     reg_11 = auth_11;\n   end\n   default : begin \n     chip_14 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_6 ) == ( 5'hf ) |-> data_16 == rx_18 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 6'b110010 ) |-> core_18 == chip_9 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( rst_8 ) |-> fsm_18 == clk_8 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 6'b010x1x ) |-> data_15 == auth_5 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 6'b1100xx ) |-> reg_11 == auth_11 ;endproperty \nproperty name; ( ( status_output_buffer_6 ) != 5'hf ) || ( ( status_output_buffer_6 ) != 6'b110010 ) || ( ( status_output_buffer_6 ) != rst_8 ) || ( ( status_output_buffer_6 ) != 6'b010x1x ) || ( status_output_buffer_6 ) != 6'b1100xx ) ) |-> chip_14 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_2 ) \n   7'b1xx0xxx : begin\n     rx_6 = reg_16;\n   end\n   6'bxx11x1 : begin\n     err_20 = reg_18;\n   end\n   4'h2 : begin\n     fsm_3 = chip_15;\n   end\n   default : begin \n     rst_16 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( address_register_2 ) == ( 7'b1xx0xxx ) |-> rx_6 == reg_16 ;endproperty \nproperty name: ( address_register_2 ) == ( 6'bxx11x1 ) |-> err_20 == reg_18 ;endproperty \nproperty name: ( address_register_2 ) == ( 4'h2 ) |-> fsm_3 == chip_15 ;endproperty \nproperty name; ( ( address_register_2 ) != 7'b1xx0xxx ) || ( ( address_register_2 ) != 6'bxx11x1 ) || ( address_register_2 ) != 4'h2 ) ) |-> rst_16 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_1 ) \n   7'h63 : begin\n     tx_15 = auth_18;\n   end\n   5'bxxx1x : begin\n     core_8 = rst_6;\n   end\n   6'b00xx1x : begin\n     reg_16 = rst_16;\n   end\n   7'b0xx1x0x : begin\n     tx_7 = auth_1;\n   end\n   default : begin \n     cfg_20 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_1 ) == ( 7'h63 ) |-> tx_15 == auth_18 ;endproperty \nproperty name: ( mode_register_1 ) == ( 5'bxxx1x ) |-> core_8 == rst_6 ;endproperty \nproperty name: ( mode_register_1 ) == ( 6'b00xx1x ) |-> reg_16 == rst_16 ;endproperty \nproperty name: ( mode_register_1 ) == ( 7'b0xx1x0x ) |-> tx_7 == auth_1 ;endproperty \nproperty name; ( ( mode_register_1 ) != 7'h63 ) || ( ( mode_register_1 ) != 5'bxxx1x ) || ( ( mode_register_1 ) != 6'b00xx1x ) || ( mode_register_1 ) != 7'b0xx1x0x ) ) |-> cfg_20 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   6'b110010 : begin\n     tx_10 = rx_16;\n   end\n   7'bx1011xx : begin\n     hw_15 = data_13;\n   end\n   6'h2c : begin\n     chip_2 = hw_11;\n   end\n   6'bxxx111 : begin\n     hw_5 = auth_3;\n   end\n   7'he : begin\n     fsm_20 = reg_13;\n   end\n   default : begin \n     fsm_4 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 6'b110010 ) |-> tx_10 == rx_16 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'bx1011xx ) |-> hw_15 == data_13 ;endproperty \nproperty name: ( output_status_20 ) == ( 6'h2c ) |-> chip_2 == hw_11 ;endproperty \nproperty name: ( output_status_20 ) == ( 6'bxxx111 ) |-> hw_5 == auth_3 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'he ) |-> fsm_20 == reg_13 ;endproperty \nproperty name; ( ( output_status_20 ) != 6'b110010 ) || ( ( output_status_20 ) != 7'bx1011xx ) || ( ( output_status_20 ) != 6'h2c ) || ( ( output_status_20 ) != 6'bxxx111 ) || ( output_status_20 ) != 7'he ) ) |-> fsm_4 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_14 ) \n   6'h3a : begin\n     hw_14 = fsm_16;\n   end\n   default : begin \n     rst_18 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( address_14 ) == ( 6'h3a ) |-> hw_14 == fsm_16 ;endproperty \nproperty name; ( address_14 ) != 6'h3a ) ) |-> rst_18 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'b1001x00 : begin\n     data_2 = core_12;\n   end\n   default : begin \n     hw_17 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_19 ) == ( 7'b1001x00 ) |-> data_2 == core_12 ;endproperty \nproperty name; ( status_flag_19 ) != 7'b1001x00 ) ) |-> hw_17 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_17 ) \n   6'b1x0xx0 : begin\n     clk_2 = cfg_14;\n   end\n   default : begin \n     data_11 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( error_status_17 ) == ( 6'b1x0xx0 ) |-> clk_2 == cfg_14 ;endproperty \nproperty name; ( error_status_17 ) != 6'b1x0xx0 ) ) |-> data_11 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_3 ) \n   6'h21 : begin\n     chip_14 = fsm_19;\n   end\n   7'h4a : begin\n     cfg_12 = core_18;\n   end\n   7'h7d : begin\n     sig_3 = clk_16;\n   end\n   5'b101x0 : begin\n     clk_13 = cfg_1;\n   end\n   default : begin \n     auth_20 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( data_control_3 ) == ( 6'h21 ) |-> chip_14 == fsm_19 ;endproperty \nproperty name: ( data_control_3 ) == ( 7'h4a ) |-> cfg_12 == core_18 ;endproperty \nproperty name: ( data_control_3 ) == ( 7'h7d ) |-> sig_3 == clk_16 ;endproperty \nproperty name: ( data_control_3 ) == ( 5'b101x0 ) |-> clk_13 == cfg_1 ;endproperty \nproperty name; ( ( data_control_3 ) != 6'h21 ) || ( ( data_control_3 ) != 7'h4a ) || ( ( data_control_3 ) != 7'h7d ) || ( data_control_3 ) != 5'b101x0 ) ) |-> auth_20 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_19 ) \n   7'bxxxx1xx : begin\n     core_10 = err_4;\n   end\n   7'b00x0001 : begin\n     sig_19 = err_1;\n   end\n   5'hx : begin\n     err_8 = rx_2;\n   end\n   default : begin \n     auth_13 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_19 ) == ( 7'bxxxx1xx ) |-> core_10 == err_4 ;endproperty \nproperty name: ( control_signal_19 ) == ( 7'b00x0001 ) |-> sig_19 == err_1 ;endproperty \nproperty name: ( control_signal_19 ) == ( 5'hx ) |-> err_8 == rx_2 ;endproperty \nproperty name; ( ( control_signal_19 ) != 7'bxxxx1xx ) || ( ( control_signal_19 ) != 7'b00x0001 ) || ( control_signal_19 ) != 5'hx ) ) |-> auth_13 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   7'bxxx0100 : begin\n     chip_8 = tx_20;\n   end\n   6'bxxxx1x : begin\n     rst_12 = rx_9;\n   end\n   7'b11x1x0x : begin\n     reg_8 = sig_13;\n   end\n   7'bxxx0x00 : begin\n     cfg_5 = auth_3;\n   end\n   default : begin \n     hw_5 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_12 ) == ( 7'bxxx0100 ) |-> chip_8 == tx_20 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 6'bxxxx1x ) |-> rst_12 == rx_9 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'b11x1x0x ) |-> reg_8 == sig_13 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'bxxx0x00 ) |-> cfg_5 == auth_3 ;endproperty \nproperty name; ( ( data_status_register_status_12 ) != 7'bxxx0100 ) || ( ( data_status_register_status_12 ) != 6'bxxxx1x ) || ( ( data_status_register_status_12 ) != 7'b11x1x0x ) || ( data_status_register_status_12 ) != 7'bxxx0x00 ) ) |-> hw_5 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_2 ) \n   5'b1xx00 : begin\n     reg_20 = tx_7;\n   end\n   7'bxxx0xx1 : begin\n     clk_17 = rx_7;\n   end\n   6'b01x100 : begin\n     core_17 = err_15;\n   end\n   6'b0x1x11 : begin\n     rx_17 = sig_10;\n   end\n   default : begin \n     rx_7 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( output_control_2 ) == ( 5'b1xx00 ) |-> reg_20 == tx_7 ;endproperty \nproperty name: ( output_control_2 ) == ( 7'bxxx0xx1 ) |-> clk_17 == rx_7 ;endproperty \nproperty name: ( output_control_2 ) == ( 6'b01x100 ) |-> core_17 == err_15 ;endproperty \nproperty name: ( output_control_2 ) == ( 6'b0x1x11 ) |-> rx_17 == sig_10 ;endproperty \nproperty name; ( ( output_control_2 ) != 5'b1xx00 ) || ( ( output_control_2 ) != 7'bxxx0xx1 ) || ( ( output_control_2 ) != 6'b01x100 ) || ( output_control_2 ) != 6'b0x1x11 ) ) |-> rx_7 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_15 ) \n   7'bxx0x0xx : begin\n     tx_17 = sig_13;\n   end\n   6'b00xxx1 : begin\n     err_10 = chip_20;\n   end\n   default : begin \n     core_17 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( control_register_15 ) == ( 7'bxx0x0xx ) |-> tx_17 == sig_13 ;endproperty \nproperty name: ( control_register_15 ) == ( 6'b00xxx1 ) |-> err_10 == chip_20 ;endproperty \nproperty name; ( ( control_register_15 ) != 7'bxx0x0xx ) || ( control_register_15 ) != 6'b00xxx1 ) ) |-> core_17 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_3 ) \n   7'bxxxx0x0 : begin\n     reg_8 = hw_12;\n   end\n   6'b111x11 : begin\n     auth_17 = chip_13;\n   end\n   7'h51 : begin\n     clk_15 = data_18;\n   end\n   7'b0x00100 : begin\n     clk_17 = clk_2;\n   end\n   default : begin \n     cfg_5 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_3 ) == ( 7'bxxxx0x0 ) |-> reg_8 == hw_12 ;endproperty \nproperty name: ( status_output_buffer_3 ) == ( 6'b111x11 ) |-> auth_17 == chip_13 ;endproperty \nproperty name: ( status_output_buffer_3 ) == ( 7'h51 ) |-> clk_15 == data_18 ;endproperty \nproperty name: ( status_output_buffer_3 ) == ( 7'b0x00100 ) |-> clk_17 == clk_2 ;endproperty \nproperty name; ( ( status_output_buffer_3 ) != 7'bxxxx0x0 ) || ( ( status_output_buffer_3 ) != 6'b111x11 ) || ( ( status_output_buffer_3 ) != 7'h51 ) || ( status_output_buffer_3 ) != 7'b0x00100 ) ) |-> cfg_5 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_17 ) \n   7'b10xx101 : begin\n     clk_8 = cfg_17;\n   end\n   3'bx11 : begin\n     err_12 = hw_15;\n   end\n   7'b10x1000 : begin\n     core_9 = hw_4;\n   end\n   7'bxx0x0x1 : begin\n     rst_7 = cfg_7;\n   end\n   7'bx101010 : begin\n     rx_9 = rst_6;\n   end\n   default : begin \n     sig_16 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_17 ) == ( 7'b10xx101 ) |-> clk_8 == cfg_17 ;endproperty \nproperty name: ( valid_input_17 ) == ( 3'bx11 ) |-> err_12 == hw_15 ;endproperty \nproperty name: ( valid_input_17 ) == ( 7'b10x1000 ) |-> core_9 == hw_4 ;endproperty \nproperty name: ( valid_input_17 ) == ( 7'bxx0x0x1 ) |-> rst_7 == cfg_7 ;endproperty \nproperty name: ( valid_input_17 ) == ( 7'bx101010 ) |-> rx_9 == rst_6 ;endproperty \nproperty name; ( ( valid_input_17 ) != 7'b10xx101 ) || ( ( valid_input_17 ) != 3'bx11 ) || ( ( valid_input_17 ) != 7'b10x1000 ) || ( ( valid_input_17 ) != 7'bxx0x0x1 ) || ( valid_input_17 ) != 7'bx101010 ) ) |-> sig_16 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_1 ) \n   4'b1x1x : begin\n     tx_6 = reg_8;\n   end\n   default : begin \n     reg_5 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( output_status_1 ) == ( 4'b1x1x ) |-> tx_6 == reg_8 ;endproperty \nproperty name; ( output_status_1 ) != 4'b1x1x ) ) |-> reg_5 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_5 ) \n   6'b10100x : begin\n     core_6 = err_11;\n   end\n   default : begin \n     sig_8 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_5 ) == ( 6'b10100x ) |-> core_6 == err_11 ;endproperty \nproperty name; ( mode_register_5 ) != 6'b10100x ) ) |-> sig_8 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_13 ) \n   6'hxb : begin\n     rx_10 = fsm_13;\n   end\n   7'b1xxx0xx : begin\n     auth_7 = rx_7;\n   end\n   5'h4 : begin\n     core_14 = clk_8;\n   end\n   7'h64 : begin\n     core_5 = chip_9;\n   end\n   7'hxx : begin\n     auth_1 = rst_16;\n   end\n   default : begin \n     rst_3 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_13 ) == ( 6'hxb ) |-> rx_10 == fsm_13 ;endproperty \nproperty name: ( interrupt_enable_13 ) == ( 7'b1xxx0xx ) |-> auth_7 == rx_7 ;endproperty \nproperty name: ( interrupt_enable_13 ) == ( 5'h4 ) |-> core_14 == clk_8 ;endproperty \nproperty name: ( interrupt_enable_13 ) == ( 7'h64 ) |-> core_5 == chip_9 ;endproperty \nproperty name: ( interrupt_enable_13 ) == ( 7'hxx ) |-> auth_1 == rst_16 ;endproperty \nproperty name; ( ( interrupt_enable_13 ) != 6'hxb ) || ( ( interrupt_enable_13 ) != 7'b1xxx0xx ) || ( ( interrupt_enable_13 ) != 5'h4 ) || ( ( interrupt_enable_13 ) != 7'h64 ) || ( interrupt_enable_13 ) != 7'hxx ) ) |-> rst_3 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   7'h59 : begin\n     rx_10 = data_18;\n   end\n   6'b00xxxx : begin\n     sig_20 = fsm_1;\n   end\n   7'h4 : begin\n     tx_10 = tx_7;\n   end\n   7'bxx1x000 : begin\n     sig_6 = data_1;\n   end\n   6'bxxx010 : begin\n     cfg_12 = tx_7;\n   end\n   default : begin \n     err_20 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_4 ) == ( 7'h59 ) |-> rx_10 == data_18 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 6'b00xxxx ) |-> sig_20 == fsm_1 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 7'h4 ) |-> tx_10 == tx_7 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 7'bxx1x000 ) |-> sig_6 == data_1 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 6'bxxx010 ) |-> cfg_12 == tx_7 ;endproperty \nproperty name; ( ( status_register_buffer_4 ) != 7'h59 ) || ( ( status_register_buffer_4 ) != 6'b00xxxx ) || ( ( status_register_buffer_4 ) != 7'h4 ) || ( ( status_register_buffer_4 ) != 7'bxx1x000 ) || ( status_register_buffer_4 ) != 6'bxxx010 ) ) |-> err_20 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'b0101110 : begin\n     tx_17 = data_16;\n   end\n   7'b10x0110 : begin\n     rst_2 = fsm_13;\n   end\n   6'h2a : begin\n     core_9 = data_7;\n   end\n   6'b00xxx1 : begin\n     rx_12 = sig_19;\n   end\n   default : begin \n     chip_3 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_6 ) == ( 7'b0101110 ) |-> tx_17 == data_16 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'b10x0110 ) |-> rst_2 == fsm_13 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 6'h2a ) |-> core_9 == data_7 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 6'b00xxx1 ) |-> rx_12 == sig_19 ;endproperty \nproperty name; ( ( status_output_buffer_6 ) != 7'b0101110 ) || ( ( status_output_buffer_6 ) != 7'b10x0110 ) || ( ( status_output_buffer_6 ) != 6'h2a ) || ( status_output_buffer_6 ) != 6'b00xxx1 ) ) |-> chip_3 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_2 ) \n   7'b00xxx01 : begin\n     err_2 = rx_16;\n   end\n   default : begin \n     sig_16 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_2 ) == ( 7'b00xxx01 ) |-> err_2 == rx_16 ;endproperty \nproperty name; ( data_status_register_status_2 ) != 7'b00xxx01 ) ) |-> sig_16 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   6'bx11xxx : begin\n     sig_14 = chip_14;\n   end\n   rst_6 : begin\n     hw_16 = cfg_1;\n   end\n   6'bxxx0xx : begin\n     reg_8 = reg_18;\n   end\n   7'b01x0110 : begin\n     rx_20 = hw_11;\n   end\n   7'h17 : begin\n     rst_2 = cfg_7;\n   end\n   default : begin \n     hw_18 = tx_7;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_4 ) == ( 6'bx11xxx ) |-> sig_14 == chip_14 ;endproperty \nproperty name: ( data_status_register_4 ) == ( rst_6 ) |-> hw_16 == cfg_1 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 6'bxxx0xx ) |-> reg_8 == reg_18 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'b01x0110 ) |-> rx_20 == hw_11 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'h17 ) |-> rst_2 == cfg_7 ;endproperty \nproperty name; ( ( data_status_register_4 ) != 6'bx11xxx ) || ( ( data_status_register_4 ) != rst_6 ) || ( ( data_status_register_4 ) != 6'bxxx0xx ) || ( ( data_status_register_4 ) != 7'b01x0110 ) || ( data_status_register_4 ) != 7'h17 ) ) |-> hw_18 == tx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_11 ) \n   6'bx0x11x : begin\n     fsm_9 = fsm_10;\n   end\n   6'bx01xx1 : begin\n     fsm_2 = err_1;\n   end\n   default : begin \n     data_12 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_11 ) == ( 6'bx0x11x ) |-> fsm_9 == fsm_10 ;endproperty \nproperty name: ( flag_status_11 ) == ( 6'bx01xx1 ) |-> fsm_2 == err_1 ;endproperty \nproperty name; ( ( flag_status_11 ) != 6'bx0x11x ) || ( flag_status_11 ) != 6'bx01xx1 ) ) |-> data_12 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'bx10101x : begin\n     rst_16 = auth_9;\n   end\n   7'bxx1xxxx : begin\n     rst_10 = chip_1;\n   end\n   5'b1x01x : begin\n     chip_18 = data_4;\n   end\n   7'b1001000 : begin\n     reg_4 = sig_7;\n   end\n   3'h2 : begin\n     hw_5 = chip_20;\n   end\n   default : begin \n     auth_16 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_18 ) == ( 7'bx10101x ) |-> rst_16 == auth_9 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'bxx1xxxx ) |-> rst_10 == chip_1 ;endproperty \nproperty name: ( control_data_18 ) == ( 5'b1x01x ) |-> chip_18 == data_4 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'b1001000 ) |-> reg_4 == sig_7 ;endproperty \nproperty name: ( control_data_18 ) == ( 3'h2 ) |-> hw_5 == chip_20 ;endproperty \nproperty name; ( ( control_data_18 ) != 7'bx10101x ) || ( ( control_data_18 ) != 7'bxx1xxxx ) || ( ( control_data_18 ) != 5'b1x01x ) || ( ( control_data_18 ) != 7'b1001000 ) || ( control_data_18 ) != 3'h2 ) ) |-> auth_16 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_1 ) \n   7'b10x0x10 : begin\n     reg_10 = fsm_20;\n   end\n   7'bx001xxx : begin\n     cfg_4 = tx_14;\n   end\n   7'b0xx101x : begin\n     tx_7 = err_1;\n   end\n   default : begin \n     rst_1 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_1 ) == ( 7'b10x0x10 ) |-> reg_10 == fsm_20 ;endproperty \nproperty name: ( control_status_buffer_1 ) == ( 7'bx001xxx ) |-> cfg_4 == tx_14 ;endproperty \nproperty name: ( control_status_buffer_1 ) == ( 7'b0xx101x ) |-> tx_7 == err_1 ;endproperty \nproperty name; ( ( control_status_buffer_1 ) != 7'b10x0x10 ) || ( ( control_status_buffer_1 ) != 7'bx001xxx ) || ( control_status_buffer_1 ) != 7'b0xx101x ) ) |-> rst_1 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_13 ) \n   fsm_2 : begin\n     core_7 = core_1;\n   end\n   default : begin \n     core_16 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( input_register_13 ) == ( fsm_2 ) |-> core_7 == core_1 ;endproperty \nproperty name; ( input_register_13 ) != fsm_2 ) ) |-> core_16 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_19 ) \n   6'b0100xx : begin\n     clk_11 = cfg_5;\n   end\n   6'b1x0001 : begin\n     data_5 = cfg_9;\n   end\n   7'b1110x0x : begin\n     auth_11 = clk_12;\n   end\n   5'b10x10 : begin\n     sig_1 = err_4;\n   end\n   default : begin \n     reg_3 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_19 ) == ( 6'b0100xx ) |-> clk_11 == cfg_5 ;endproperty \nproperty name: ( data_control_status_19 ) == ( 6'b1x0001 ) |-> data_5 == cfg_9 ;endproperty \nproperty name: ( data_control_status_19 ) == ( 7'b1110x0x ) |-> auth_11 == clk_12 ;endproperty \nproperty name: ( data_control_status_19 ) == ( 5'b10x10 ) |-> sig_1 == err_4 ;endproperty \nproperty name; ( ( data_control_status_19 ) != 6'b0100xx ) || ( ( data_control_status_19 ) != 6'b1x0001 ) || ( ( data_control_status_19 ) != 7'b1110x0x ) || ( data_control_status_19 ) != 5'b10x10 ) ) |-> reg_3 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   7'bx00xx1x : begin\n     rst_20 = chip_11;\n   end\n   7'bx01x000 : begin\n     err_20 = fsm_13;\n   end\n   default : begin \n     hw_8 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_11 ) == ( 7'bx00xx1x ) |-> rst_20 == chip_11 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'bx01x000 ) |-> err_20 == fsm_13 ;endproperty \nproperty name; ( ( instruction_register_11 ) != 7'bx00xx1x ) || ( instruction_register_11 ) != 7'bx01x000 ) ) |-> hw_8 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   core_19 : begin\n     reg_3 = core_20;\n   end\n   7'bxx1xx1x : begin\n     hw_17 = rx_17;\n   end\n   7'bx0111x0 : begin\n     sig_14 = reg_1;\n   end\n   7'b1x101x1 : begin\n     clk_10 = auth_4;\n   end\n   7'bx0x01x1 : begin\n     sig_18 = err_16;\n   end\n   default : begin \n     tx_8 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_6 ) == ( core_19 ) |-> reg_3 == core_20 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 7'bxx1xx1x ) |-> hw_17 == rx_17 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 7'bx0111x0 ) |-> sig_14 == reg_1 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 7'b1x101x1 ) |-> clk_10 == auth_4 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 7'bx0x01x1 ) |-> sig_18 == err_16 ;endproperty \nproperty name; ( ( busy_signal_6 ) != core_19 ) || ( ( busy_signal_6 ) != 7'bxx1xx1x ) || ( ( busy_signal_6 ) != 7'bx0111x0 ) || ( ( busy_signal_6 ) != 7'b1x101x1 ) || ( busy_signal_6 ) != 7'bx0x01x1 ) ) |-> tx_8 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_17 ) \n   5'b1x11x : begin\n     err_7 = data_10;\n   end\n   6'bx1x10x : begin\n     chip_15 = cfg_9;\n   end\n   7'b110xxx0 : begin\n     sig_1 = rst_4;\n   end\n   reg_1 : begin\n     rst_12 = auth_4;\n   end\n   7'b10x1000 : begin\n     tx_3 = rx_7;\n   end\n   default : begin \n     clk_17 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_17 ) == ( 5'b1x11x ) |-> err_7 == data_10 ;endproperty \nproperty name: ( instruction_17 ) == ( 6'bx1x10x ) |-> chip_15 == cfg_9 ;endproperty \nproperty name: ( instruction_17 ) == ( 7'b110xxx0 ) |-> sig_1 == rst_4 ;endproperty \nproperty name: ( instruction_17 ) == ( reg_1 ) |-> rst_12 == auth_4 ;endproperty \nproperty name: ( instruction_17 ) == ( 7'b10x1000 ) |-> tx_3 == rx_7 ;endproperty \nproperty name; ( ( instruction_17 ) != 5'b1x11x ) || ( ( instruction_17 ) != 6'bx1x10x ) || ( ( instruction_17 ) != 7'b110xxx0 ) || ( ( instruction_17 ) != reg_1 ) || ( instruction_17 ) != 7'b10x1000 ) ) |-> clk_17 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_8 ) \n   7'b00xx0x0 : begin\n     rst_15 = core_11;\n   end\n   7'bxxx1xxx : begin\n     sig_8 = reg_3;\n   end\n   7'b1100111 : begin\n     reg_17 = core_14;\n   end\n   default : begin \n     rst_8 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( data_control_8 ) == ( 7'b00xx0x0 ) |-> rst_15 == core_11 ;endproperty \nproperty name: ( data_control_8 ) == ( 7'bxxx1xxx ) |-> sig_8 == reg_3 ;endproperty \nproperty name: ( data_control_8 ) == ( 7'b1100111 ) |-> reg_17 == core_14 ;endproperty \nproperty name; ( ( data_control_8 ) != 7'b00xx0x0 ) || ( ( data_control_8 ) != 7'bxxx1xxx ) || ( data_control_8 ) != 7'b1100111 ) ) |-> rst_8 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_12 ) \n   6'b00xxxx : begin\n     err_14 = tx_13;\n   end\n   7'b101111x : begin\n     hw_3 = reg_11;\n   end\n   7'b111011x : begin\n     rst_17 = rst_1;\n   end\n   7'bx0x0x0x : begin\n     rst_13 = auth_11;\n   end\n   default : begin \n     fsm_19 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( data_in_12 ) == ( 6'b00xxxx ) |-> err_14 == tx_13 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'b101111x ) |-> hw_3 == reg_11 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'b111011x ) |-> rst_17 == rst_1 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'bx0x0x0x ) |-> rst_13 == auth_11 ;endproperty \nproperty name; ( ( data_in_12 ) != 6'b00xxxx ) || ( ( data_in_12 ) != 7'b101111x ) || ( ( data_in_12 ) != 7'b111011x ) || ( data_in_12 ) != 7'bx0x0x0x ) ) |-> fsm_19 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_20 ) \n   3'b010 : begin\n     auth_10 = rx_12;\n   end\n   default : begin \n     hw_18 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_20 ) == ( 3'b010 ) |-> auth_10 == rx_12 ;endproperty \nproperty name; ( output_register_status_20 ) != 3'b010 ) ) |-> hw_18 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_19 ) \n   7'bxxxxx0x : begin\n     data_1 = clk_8;\n   end\n   6'hc : begin\n     cfg_20 = chip_19;\n   end\n   6'b101110 : begin\n     err_18 = rx_7;\n   end\n   7'b0x1x110 : begin\n     rx_12 = clk_13;\n   end\n   default : begin \n     fsm_18 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_19 ) == ( 7'bxxxxx0x ) |-> data_1 == clk_8 ;endproperty \nproperty name: ( ready_output_19 ) == ( 6'hc ) |-> cfg_20 == chip_19 ;endproperty \nproperty name: ( ready_output_19 ) == ( 6'b101110 ) |-> err_18 == rx_7 ;endproperty \nproperty name: ( ready_output_19 ) == ( 7'b0x1x110 ) |-> rx_12 == clk_13 ;endproperty \nproperty name; ( ( ready_output_19 ) != 7'bxxxxx0x ) || ( ( ready_output_19 ) != 6'hc ) || ( ( ready_output_19 ) != 6'b101110 ) || ( ready_output_19 ) != 7'b0x1x110 ) ) |-> fsm_18 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_3 ) \n   6'b0xx101 : begin\n     tx_18 = clk_11;\n   end\n   7'b10xx0x0 : begin\n     fsm_5 = hw_10;\n   end\n   default : begin \n     chip_7 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( control_output_3 ) == ( 6'b0xx101 ) |-> tx_18 == clk_11 ;endproperty \nproperty name: ( control_output_3 ) == ( 7'b10xx0x0 ) |-> fsm_5 == hw_10 ;endproperty \nproperty name; ( ( control_output_3 ) != 6'b0xx101 ) || ( control_output_3 ) != 7'b10xx0x0 ) ) |-> chip_7 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_6 ) \n   7'bx0111x1 : begin\n     sig_14 = err_3;\n   end\n   7'b0xxx010 : begin\n     tx_5 = data_12;\n   end\n   6'bxx11xx : begin\n     sig_4 = tx_8;\n   end\n   7'b1xx0xxx : begin\n     auth_6 = rx_20;\n   end\n   7'b0xxx000 : begin\n     tx_4 = rst_6;\n   end\n   default : begin \n     reg_10 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( result_register_6 ) == ( 7'bx0111x1 ) |-> sig_14 == err_3 ;endproperty \nproperty name: ( result_register_6 ) == ( 7'b0xxx010 ) |-> tx_5 == data_12 ;endproperty \nproperty name: ( result_register_6 ) == ( 6'bxx11xx ) |-> sig_4 == tx_8 ;endproperty \nproperty name: ( result_register_6 ) == ( 7'b1xx0xxx ) |-> auth_6 == rx_20 ;endproperty \nproperty name: ( result_register_6 ) == ( 7'b0xxx000 ) |-> tx_4 == rst_6 ;endproperty \nproperty name; ( ( result_register_6 ) != 7'bx0111x1 ) || ( ( result_register_6 ) != 7'b0xxx010 ) || ( ( result_register_6 ) != 6'bxx11xx ) || ( ( result_register_6 ) != 7'b1xx0xxx ) || ( result_register_6 ) != 7'b0xxx000 ) ) |-> reg_10 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_14 ) \n   6'bx01100 : begin\n     rx_16 = clk_2;\n   end\n   default : begin \n     chip_3 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_14 ) == ( 6'bx01100 ) |-> rx_16 == clk_2 ;endproperty \nproperty name; ( start_signal_14 ) != 6'bx01100 ) ) |-> chip_3 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_9 ) \n   6'b101110 : begin\n     data_19 = tx_18;\n   end\n   6'h28 : begin\n     hw_13 = err_12;\n   end\n   7'b0xxx000 : begin\n     chip_8 = data_17;\n   end\n   default : begin \n     err_1 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_9 ) == ( 6'b101110 ) |-> data_19 == tx_18 ;endproperty \nproperty name: ( write_complete_9 ) == ( 6'h28 ) |-> hw_13 == err_12 ;endproperty \nproperty name: ( write_complete_9 ) == ( 7'b0xxx000 ) |-> chip_8 == data_17 ;endproperty \nproperty name; ( ( write_complete_9 ) != 6'b101110 ) || ( ( write_complete_9 ) != 6'h28 ) || ( write_complete_9 ) != 7'b0xxx000 ) ) |-> err_1 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   4'b1001 : begin\n     chip_9 = err_20;\n   end\n   default : begin \n     sig_8 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_15 ) == ( 4'b1001 ) |-> chip_9 == err_20 ;endproperty \nproperty name; ( interrupt_control_status_15 ) != 4'b1001 ) ) |-> sig_8 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_9 ) \n   7'b0111100 : begin\n     hw_15 = chip_17;\n   end\n   default : begin \n     hw_19 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( output_status_9 ) == ( 7'b0111100 ) |-> hw_15 == chip_17 ;endproperty \nproperty name; ( output_status_9 ) != 7'b0111100 ) ) |-> hw_19 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_8 ) \n   6'h30 : begin\n     hw_2 = chip_11;\n   end\n   clk_18 : begin\n     rst_16 = sig_7;\n   end\n   rx_16 : begin\n     fsm_12 = clk_19;\n   end\n   6'b01x100 : begin\n     hw_10 = cfg_2;\n   end\n   6'b10xxxx : begin\n     auth_13 = chip_18;\n   end\n   default : begin \n     rx_15 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_8 ) == ( 6'h30 ) |-> hw_2 == chip_11 ;endproperty \nproperty name: ( operation_code_8 ) == ( clk_18 ) |-> rst_16 == sig_7 ;endproperty \nproperty name: ( operation_code_8 ) == ( rx_16 ) |-> fsm_12 == clk_19 ;endproperty \nproperty name: ( operation_code_8 ) == ( 6'b01x100 ) |-> hw_10 == cfg_2 ;endproperty \nproperty name: ( operation_code_8 ) == ( 6'b10xxxx ) |-> auth_13 == chip_18 ;endproperty \nproperty name; ( ( operation_code_8 ) != 6'h30 ) || ( ( operation_code_8 ) != clk_18 ) || ( ( operation_code_8 ) != rx_16 ) || ( ( operation_code_8 ) != 6'b01x100 ) || ( operation_code_8 ) != 6'b10xxxx ) ) |-> rx_15 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_2 ) \n   5'b10x00 : begin\n     auth_18 = hw_17;\n   end\n   6'b110x0x : begin\n     clk_12 = hw_10;\n   end\n   3'b010 : begin\n     fsm_15 = reg_19;\n   end\n   6'b01000x : begin\n     chip_4 = err_3;\n   end\n   default : begin \n     err_12 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( control_data_2 ) == ( 5'b10x00 ) |-> auth_18 == hw_17 ;endproperty \nproperty name: ( control_data_2 ) == ( 6'b110x0x ) |-> clk_12 == hw_10 ;endproperty \nproperty name: ( control_data_2 ) == ( 3'b010 ) |-> fsm_15 == reg_19 ;endproperty \nproperty name: ( control_data_2 ) == ( 6'b01000x ) |-> chip_4 == err_3 ;endproperty \nproperty name; ( ( control_data_2 ) != 5'b10x00 ) || ( ( control_data_2 ) != 6'b110x0x ) || ( ( control_data_2 ) != 3'b010 ) || ( control_data_2 ) != 6'b01000x ) ) |-> err_12 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   core_19 : begin\n     data_13 = data_7;\n   end\n   7'b001x0xx : begin\n     hw_11 = fsm_19;\n   end\n   3'bx1x : begin\n     err_9 = sig_4;\n   end\n   7'bxxx1x0x : begin\n     core_1 = reg_1;\n   end\n   7'bxxx0xx1 : begin\n     chip_6 = core_18;\n   end\n   default : begin \n     data_19 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_18 ) == ( core_19 ) |-> data_13 == data_7 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 7'b001x0xx ) |-> hw_11 == fsm_19 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 3'bx1x ) |-> err_9 == sig_4 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 7'bxxx1x0x ) |-> core_1 == reg_1 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 7'bxxx0xx1 ) |-> chip_6 == core_18 ;endproperty \nproperty name; ( ( status_output_buffer_18 ) != core_19 ) || ( ( status_output_buffer_18 ) != 7'b001x0xx ) || ( ( status_output_buffer_18 ) != 3'bx1x ) || ( ( status_output_buffer_18 ) != 7'bxxx1x0x ) || ( status_output_buffer_18 ) != 7'bxxx0xx1 ) ) |-> data_19 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_7 ) \n   6'b0xxx0x : begin\n     fsm_10 = auth_10;\n   end\n   5'b00000 : begin\n     sig_18 = tx_17;\n   end\n   7'bx0011xx : begin\n     err_13 = auth_18;\n   end\n   7'b00x0001 : begin\n     rx_15 = auth_19;\n   end\n   7'b0x000x0 : begin\n     clk_18 = core_12;\n   end\n   default : begin \n     sig_13 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( command_word_7 ) == ( 6'b0xxx0x ) |-> fsm_10 == auth_10 ;endproperty \nproperty name: ( command_word_7 ) == ( 5'b00000 ) |-> sig_18 == tx_17 ;endproperty \nproperty name: ( command_word_7 ) == ( 7'bx0011xx ) |-> err_13 == auth_18 ;endproperty \nproperty name: ( command_word_7 ) == ( 7'b00x0001 ) |-> rx_15 == auth_19 ;endproperty \nproperty name: ( command_word_7 ) == ( 7'b0x000x0 ) |-> clk_18 == core_12 ;endproperty \nproperty name; ( ( command_word_7 ) != 6'b0xxx0x ) || ( ( command_word_7 ) != 5'b00000 ) || ( ( command_word_7 ) != 7'bx0011xx ) || ( ( command_word_7 ) != 7'b00x0001 ) || ( command_word_7 ) != 7'b0x000x0 ) ) |-> sig_13 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_11 ) \n   7'b0x1011x : begin\n     fsm_12 = data_3;\n   end\n   7'h9 : begin\n     clk_7 = hw_10;\n   end\n   6'bx10x01 : begin\n     core_3 = clk_9;\n   end\n   7'h2f : begin\n     fsm_19 = chip_12;\n   end\n   rx_9 : begin\n     hw_6 = auth_20;\n   end\n   default : begin \n     auth_1 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( start_address_11 ) == ( 7'b0x1011x ) |-> fsm_12 == data_3 ;endproperty \nproperty name: ( start_address_11 ) == ( 7'h9 ) |-> clk_7 == hw_10 ;endproperty \nproperty name: ( start_address_11 ) == ( 6'bx10x01 ) |-> core_3 == clk_9 ;endproperty \nproperty name: ( start_address_11 ) == ( 7'h2f ) |-> fsm_19 == chip_12 ;endproperty \nproperty name: ( start_address_11 ) == ( rx_9 ) |-> hw_6 == auth_20 ;endproperty \nproperty name; ( ( start_address_11 ) != 7'b0x1011x ) || ( ( start_address_11 ) != 7'h9 ) || ( ( start_address_11 ) != 6'bx10x01 ) || ( ( start_address_11 ) != 7'h2f ) || ( start_address_11 ) != rx_9 ) ) |-> auth_1 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_2 ) \n   7'b101x001 : begin\n     fsm_8 = err_8;\n   end\n   7'h4e : begin\n     auth_15 = core_8;\n   end\n   7'bxxxxxx1 : begin\n     err_14 = sig_18;\n   end\n   6'h7 : begin\n     cfg_12 = rx_10;\n   end\n   7'b10x01xx : begin\n     data_11 = rx_11;\n   end\n   default : begin \n     clk_6 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( output_register_2 ) == ( 7'b101x001 ) |-> fsm_8 == err_8 ;endproperty \nproperty name: ( output_register_2 ) == ( 7'h4e ) |-> auth_15 == core_8 ;endproperty \nproperty name: ( output_register_2 ) == ( 7'bxxxxxx1 ) |-> err_14 == sig_18 ;endproperty \nproperty name: ( output_register_2 ) == ( 6'h7 ) |-> cfg_12 == rx_10 ;endproperty \nproperty name: ( output_register_2 ) == ( 7'b10x01xx ) |-> data_11 == rx_11 ;endproperty \nproperty name; ( ( output_register_2 ) != 7'b101x001 ) || ( ( output_register_2 ) != 7'h4e ) || ( ( output_register_2 ) != 7'bxxxxxx1 ) || ( ( output_register_2 ) != 6'h7 ) || ( output_register_2 ) != 7'b10x01xx ) ) |-> clk_6 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_14 ) \n   6'b111111 : begin\n     sig_12 = tx_2;\n   end\n   7'h3e : begin\n     tx_6 = err_17;\n   end\n   default : begin \n     auth_10 = tx_14;\n   end\nendcase",
        "Assertion": "property name: ( address_status_14 ) == ( 6'b111111 ) |-> sig_12 == tx_2 ;endproperty \nproperty name: ( address_status_14 ) == ( 7'h3e ) |-> tx_6 == err_17 ;endproperty \nproperty name; ( ( address_status_14 ) != 6'b111111 ) || ( address_status_14 ) != 7'h3e ) ) |-> auth_10 == tx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'bx011110 : begin\n     chip_2 = auth_7;\n   end\n   5'b11001 : begin\n     clk_5 = data_9;\n   end\n   default : begin \n     cfg_20 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_8 ) == ( 7'bx011110 ) |-> chip_2 == auth_7 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 5'b11001 ) |-> clk_5 == data_9 ;endproperty \nproperty name; ( ( instruction_buffer_8 ) != 7'bx011110 ) || ( instruction_buffer_8 ) != 5'b11001 ) ) |-> cfg_20 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_12 ) \n   6'bx11100 : begin\n     clk_10 = rx_7;\n   end\n   7'bx0010x0 : begin\n     err_14 = data_3;\n   end\n   7'b01x0010 : begin\n     rx_16 = tx_14;\n   end\n   5'bxx001 : begin\n     core_3 = fsm_19;\n   end\n   6'b0x1x11 : begin\n     err_18 = cfg_17;\n   end\n   default : begin \n     rst_11 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( data_in_12 ) == ( 6'bx11100 ) |-> clk_10 == rx_7 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'bx0010x0 ) |-> err_14 == data_3 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'b01x0010 ) |-> rx_16 == tx_14 ;endproperty \nproperty name: ( data_in_12 ) == ( 5'bxx001 ) |-> core_3 == fsm_19 ;endproperty \nproperty name: ( data_in_12 ) == ( 6'b0x1x11 ) |-> err_18 == cfg_17 ;endproperty \nproperty name; ( ( data_in_12 ) != 6'bx11100 ) || ( ( data_in_12 ) != 7'bx0010x0 ) || ( ( data_in_12 ) != 7'b01x0010 ) || ( ( data_in_12 ) != 5'bxx001 ) || ( data_in_12 ) != 6'b0x1x11 ) ) |-> rst_11 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   7'h3c : begin\n     rst_20 = fsm_7;\n   end\n   default : begin \n     rst_5 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_8 ) == ( 7'h3c ) |-> rst_20 == fsm_7 ;endproperty \nproperty name; ( input_status_register_8 ) != 7'h3c ) ) |-> rst_5 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_15 ) \n   4'b0111 : begin\n     chip_16 = sig_9;\n   end\n   2'h1 : begin\n     rst_8 = tx_3;\n   end\n   default : begin \n     core_4 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_15 ) == ( 4'b0111 ) |-> chip_16 == sig_9 ;endproperty \nproperty name: ( status_register_buffer_15 ) == ( 2'h1 ) |-> rst_8 == tx_3 ;endproperty \nproperty name; ( ( status_register_buffer_15 ) != 4'b0111 ) || ( status_register_buffer_15 ) != 2'h1 ) ) |-> core_4 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_3 ) \n   7'b01x01xx : begin\n     reg_13 = rst_14;\n   end\n   default : begin \n     err_16 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_3 ) == ( 7'b01x01xx ) |-> reg_13 == rst_14 ;endproperty \nproperty name; ( operation_code_3 ) != 7'b01x01xx ) ) |-> err_16 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   7'b111000x : begin\n     reg_18 = rx_9;\n   end\n   3'b011 : begin\n     hw_8 = rx_8;\n   end\n   4'ha : begin\n     err_7 = clk_1;\n   end\n   6'bx0x110 : begin\n     sig_17 = tx_16;\n   end\n   default : begin \n     core_3 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_12 ) == ( 7'b111000x ) |-> reg_18 == rx_9 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 3'b011 ) |-> hw_8 == rx_8 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 4'ha ) |-> err_7 == clk_1 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 6'bx0x110 ) |-> sig_17 == tx_16 ;endproperty \nproperty name; ( ( input_buffer_status_12 ) != 7'b111000x ) || ( ( input_buffer_status_12 ) != 3'b011 ) || ( ( input_buffer_status_12 ) != 4'ha ) || ( input_buffer_status_12 ) != 6'bx0x110 ) ) |-> core_3 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   7'bxx0xx11 : begin\n     hw_5 = rx_6;\n   end\n   7'b0111010 : begin\n     clk_16 = fsm_10;\n   end\n   default : begin \n     fsm_16 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_14 ) == ( 7'bxx0xx11 ) |-> hw_5 == rx_6 ;endproperty \nproperty name: ( control_register_status_status_14 ) == ( 7'b0111010 ) |-> clk_16 == fsm_10 ;endproperty \nproperty name; ( ( control_register_status_status_14 ) != 7'bxx0xx11 ) || ( control_register_status_status_14 ) != 7'b0111010 ) ) |-> fsm_16 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_8 ) \n   3'bx1x : begin\n     core_1 = chip_9;\n   end\n   7'b0x1x01x : begin\n     rst_1 = reg_14;\n   end\n   4'b010x : begin\n     cfg_1 = chip_10;\n   end\n   default : begin \n     chip_8 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( data_in_8 ) == ( 3'bx1x ) |-> core_1 == chip_9 ;endproperty \nproperty name: ( data_in_8 ) == ( 7'b0x1x01x ) |-> rst_1 == reg_14 ;endproperty \nproperty name: ( data_in_8 ) == ( 4'b010x ) |-> cfg_1 == chip_10 ;endproperty \nproperty name; ( ( data_in_8 ) != 3'bx1x ) || ( ( data_in_8 ) != 7'b0x1x01x ) || ( data_in_8 ) != 4'b010x ) ) |-> chip_8 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_15 ) \n   7'b1x00xxx : begin\n     core_2 = chip_12;\n   end\n   5'b0x000 : begin\n     sig_6 = cfg_12;\n   end\n   3'b000 : begin\n     err_4 = core_1;\n   end\n   default : begin \n     core_11 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_15 ) == ( 7'b1x00xxx ) |-> core_2 == chip_12 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 5'b0x000 ) |-> sig_6 == cfg_12 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 3'b000 ) |-> err_4 == core_1 ;endproperty \nproperty name; ( ( interrupt_control_15 ) != 7'b1x00xxx ) || ( ( interrupt_control_15 ) != 5'b0x000 ) || ( interrupt_control_15 ) != 3'b000 ) ) |-> core_11 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_10 ) \n   7'bxxx0x00 : begin\n     hw_2 = rst_10;\n   end\n   7'b10x110x : begin\n     clk_4 = core_18;\n   end\n   7'b0110001 : begin\n     hw_18 = err_9;\n   end\n   7'b110x001 : begin\n     core_18 = err_20;\n   end\n   default : begin \n     rst_2 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_10 ) == ( 7'bxxx0x00 ) |-> hw_2 == rst_10 ;endproperty \nproperty name: ( write_enable_10 ) == ( 7'b10x110x ) |-> clk_4 == core_18 ;endproperty \nproperty name: ( write_enable_10 ) == ( 7'b0110001 ) |-> hw_18 == err_9 ;endproperty \nproperty name: ( write_enable_10 ) == ( 7'b110x001 ) |-> core_18 == err_20 ;endproperty \nproperty name; ( ( write_enable_10 ) != 7'bxxx0x00 ) || ( ( write_enable_10 ) != 7'b10x110x ) || ( ( write_enable_10 ) != 7'b0110001 ) || ( write_enable_10 ) != 7'b110x001 ) ) |-> rst_2 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_10 ) \n   5'bxx00x : begin\n     clk_12 = rst_19;\n   end\n   default : begin \n     chip_11 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_10 ) == ( 5'bxx00x ) |-> clk_12 == rst_19 ;endproperty \nproperty name; ( status_flag_10 ) != 5'bxx00x ) ) |-> chip_11 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_2 ) \n   7'b1000011 : begin\n     sig_17 = rst_10;\n   end\n   7'bxxx1x01 : begin\n     fsm_17 = fsm_13;\n   end\n   7'b000xxx1 : begin\n     reg_17 = tx_10;\n   end\n   7'b10xx0x1 : begin\n     chip_1 = fsm_1;\n   end\n   default : begin \n     cfg_9 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_2 ) == ( 7'b1000011 ) |-> sig_17 == rst_10 ;endproperty \nproperty name: ( valid_input_2 ) == ( 7'bxxx1x01 ) |-> fsm_17 == fsm_13 ;endproperty \nproperty name: ( valid_input_2 ) == ( 7'b000xxx1 ) |-> reg_17 == tx_10 ;endproperty \nproperty name: ( valid_input_2 ) == ( 7'b10xx0x1 ) |-> chip_1 == fsm_1 ;endproperty \nproperty name; ( ( valid_input_2 ) != 7'b1000011 ) || ( ( valid_input_2 ) != 7'bxxx1x01 ) || ( ( valid_input_2 ) != 7'b000xxx1 ) || ( valid_input_2 ) != 7'b10xx0x1 ) ) |-> cfg_9 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_16 ) \n   7'bxx0x111 : begin\n     err_7 = rst_4;\n   end\n   7'bx11xx01 : begin\n     clk_11 = chip_20;\n   end\n   clk_18 : begin\n     rst_4 = auth_20;\n   end\n   7'b1100111 : begin\n     reg_12 = clk_1;\n   end\n   default : begin \n     chip_13 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_16 ) == ( 7'bxx0x111 ) |-> err_7 == rst_4 ;endproperty \nproperty name: ( start_bit_16 ) == ( 7'bx11xx01 ) |-> clk_11 == chip_20 ;endproperty \nproperty name: ( start_bit_16 ) == ( clk_18 ) |-> rst_4 == auth_20 ;endproperty \nproperty name: ( start_bit_16 ) == ( 7'b1100111 ) |-> reg_12 == clk_1 ;endproperty \nproperty name; ( ( start_bit_16 ) != 7'bxx0x111 ) || ( ( start_bit_16 ) != 7'bx11xx01 ) || ( ( start_bit_16 ) != clk_18 ) || ( start_bit_16 ) != 7'b1100111 ) ) |-> chip_13 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_8 ) \n   5'b100xx : begin\n     cfg_18 = chip_4;\n   end\n   7'bx001000 : begin\n     core_18 = err_16;\n   end\n   7'h76 : begin\n     auth_8 = reg_9;\n   end\n   5'bx1111 : begin\n     tx_2 = chip_4;\n   end\n   5'b1111x : begin\n     err_20 = chip_4;\n   end\n   default : begin \n     cfg_15 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_8 ) == ( 5'b100xx ) |-> cfg_18 == chip_4 ;endproperty \nproperty name: ( write_enable_8 ) == ( 7'bx001000 ) |-> core_18 == err_16 ;endproperty \nproperty name: ( write_enable_8 ) == ( 7'h76 ) |-> auth_8 == reg_9 ;endproperty \nproperty name: ( write_enable_8 ) == ( 5'bx1111 ) |-> tx_2 == chip_4 ;endproperty \nproperty name: ( write_enable_8 ) == ( 5'b1111x ) |-> err_20 == chip_4 ;endproperty \nproperty name; ( ( write_enable_8 ) != 5'b100xx ) || ( ( write_enable_8 ) != 7'bx001000 ) || ( ( write_enable_8 ) != 7'h76 ) || ( ( write_enable_8 ) != 5'bx1111 ) || ( write_enable_8 ) != 5'b1111x ) ) |-> cfg_15 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_13 ) \n   5'h6 : begin\n     cfg_9 = data_8;\n   end\n   default : begin \n     cfg_1 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( control_word_13 ) == ( 5'h6 ) |-> cfg_9 == data_8 ;endproperty \nproperty name; ( control_word_13 ) != 5'h6 ) ) |-> cfg_1 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_16 ) \n   core_7 : begin\n     tx_10 = rst_14;\n   end\n   7'bx0xxxx1 : begin\n     err_13 = core_7;\n   end\n   4'bxx1x : begin\n     auth_15 = chip_13;\n   end\n   6'b1x0001 : begin\n     rst_11 = fsm_18;\n   end\n   7'b010x000 : begin\n     reg_6 = tx_2;\n   end\n   default : begin \n     core_2 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_16 ) == ( core_7 ) |-> tx_10 == rst_14 ;endproperty \nproperty name: ( status_register_16 ) == ( 7'bx0xxxx1 ) |-> err_13 == core_7 ;endproperty \nproperty name: ( status_register_16 ) == ( 4'bxx1x ) |-> auth_15 == chip_13 ;endproperty \nproperty name: ( status_register_16 ) == ( 6'b1x0001 ) |-> rst_11 == fsm_18 ;endproperty \nproperty name: ( status_register_16 ) == ( 7'b010x000 ) |-> reg_6 == tx_2 ;endproperty \nproperty name; ( ( status_register_16 ) != core_7 ) || ( ( status_register_16 ) != 7'bx0xxxx1 ) || ( ( status_register_16 ) != 4'bxx1x ) || ( ( status_register_16 ) != 6'b1x0001 ) || ( status_register_16 ) != 7'b010x000 ) ) |-> core_2 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_10 ) \n   7'h7a : begin\n     tx_1 = auth_6;\n   end\n   4'bx0xx : begin\n     fsm_11 = err_15;\n   end\n   6'h22 : begin\n     reg_1 = data_14;\n   end\n   default : begin \n     hw_17 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( enable_10 ) == ( 7'h7a ) |-> tx_1 == auth_6 ;endproperty \nproperty name: ( enable_10 ) == ( 4'bx0xx ) |-> fsm_11 == err_15 ;endproperty \nproperty name: ( enable_10 ) == ( 6'h22 ) |-> reg_1 == data_14 ;endproperty \nproperty name; ( ( enable_10 ) != 7'h7a ) || ( ( enable_10 ) != 4'bx0xx ) || ( enable_10 ) != 6'h22 ) ) |-> hw_17 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_15 ) \n   4'bx1x1 : begin\n     auth_7 = rx_20;\n   end\n   7'ha : begin\n     err_14 = hw_10;\n   end\n   4'b1x11 : begin\n     data_9 = data_8;\n   end\n   7'b10xx1x0 : begin\n     cfg_5 = hw_11;\n   end\n   6'h2e : begin\n     err_12 = err_8;\n   end\n   default : begin \n     cfg_17 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( control_output_15 ) == ( 4'bx1x1 ) |-> auth_7 == rx_20 ;endproperty \nproperty name: ( control_output_15 ) == ( 7'ha ) |-> err_14 == hw_10 ;endproperty \nproperty name: ( control_output_15 ) == ( 4'b1x11 ) |-> data_9 == data_8 ;endproperty \nproperty name: ( control_output_15 ) == ( 7'b10xx1x0 ) |-> cfg_5 == hw_11 ;endproperty \nproperty name: ( control_output_15 ) == ( 6'h2e ) |-> err_12 == err_8 ;endproperty \nproperty name; ( ( control_output_15 ) != 4'bx1x1 ) || ( ( control_output_15 ) != 7'ha ) || ( ( control_output_15 ) != 4'b1x11 ) || ( ( control_output_15 ) != 7'b10xx1x0 ) || ( control_output_15 ) != 6'h2e ) ) |-> cfg_17 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_16 ) \n   7'bx0xx0xx : begin\n     chip_9 = sig_14;\n   end\n   6'bxxx110 : begin\n     rst_3 = data_18;\n   end\n   default : begin \n     tx_3 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_16 ) == ( 7'bx0xx0xx ) |-> chip_9 == sig_14 ;endproperty \nproperty name: ( output_register_status_16 ) == ( 6'bxxx110 ) |-> rst_3 == data_18 ;endproperty \nproperty name; ( ( output_register_status_16 ) != 7'bx0xx0xx ) || ( output_register_status_16 ) != 6'bxxx110 ) ) |-> tx_3 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_8 ) \n   6'b0x1100 : begin\n     rx_6 = sig_1;\n   end\n   7'h3f : begin\n     auth_8 = data_4;\n   end\n   default : begin \n     auth_16 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( output_register_8 ) == ( 6'b0x1100 ) |-> rx_6 == sig_1 ;endproperty \nproperty name: ( output_register_8 ) == ( 7'h3f ) |-> auth_8 == data_4 ;endproperty \nproperty name; ( ( output_register_8 ) != 6'b0x1100 ) || ( output_register_8 ) != 7'h3f ) ) |-> auth_16 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_9 ) \n   6'bxxx101 : begin\n     tx_9 = core_4;\n   end\n   7'b1x11x00 : begin\n     chip_11 = sig_11;\n   end\n   7'h54 : begin\n     err_8 = cfg_6;\n   end\n   default : begin \n     rx_20 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_9 ) == ( 6'bxxx101 ) |-> tx_9 == core_4 ;endproperty \nproperty name: ( data_status_register_status_9 ) == ( 7'b1x11x00 ) |-> chip_11 == sig_11 ;endproperty \nproperty name: ( data_status_register_status_9 ) == ( 7'h54 ) |-> err_8 == cfg_6 ;endproperty \nproperty name; ( ( data_status_register_status_9 ) != 6'bxxx101 ) || ( ( data_status_register_status_9 ) != 7'b1x11x00 ) || ( data_status_register_status_9 ) != 7'h54 ) ) |-> rx_20 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_3 ) \n   5'bx00x1 : begin\n     rx_6 = hw_9;\n   end\n   6'b11xx1x : begin\n     auth_9 = data_7;\n   end\n   4'b11x0 : begin\n     fsm_5 = sig_7;\n   end\n   6'h17 : begin\n     err_9 = fsm_2;\n   end\n   default : begin \n     rst_9 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_3 ) == ( 5'bx00x1 ) |-> rx_6 == hw_9 ;endproperty \nproperty name: ( output_register_3 ) == ( 6'b11xx1x ) |-> auth_9 == data_7 ;endproperty \nproperty name: ( output_register_3 ) == ( 4'b11x0 ) |-> fsm_5 == sig_7 ;endproperty \nproperty name: ( output_register_3 ) == ( 6'h17 ) |-> err_9 == fsm_2 ;endproperty \nproperty name; ( ( output_register_3 ) != 5'bx00x1 ) || ( ( output_register_3 ) != 6'b11xx1x ) || ( ( output_register_3 ) != 4'b11x0 ) || ( output_register_3 ) != 6'h17 ) ) |-> rst_9 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_5 ) \n   7'bxxxx0xx : begin\n     hw_16 = core_19;\n   end\n   5'b00100 : begin\n     reg_6 = rst_13;\n   end\n   7'b11xxx01 : begin\n     chip_16 = clk_3;\n   end\n   default : begin \n     auth_2 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( instruction_5 ) == ( 7'bxxxx0xx ) |-> hw_16 == core_19 ;endproperty \nproperty name: ( instruction_5 ) == ( 5'b00100 ) |-> reg_6 == rst_13 ;endproperty \nproperty name: ( instruction_5 ) == ( 7'b11xxx01 ) |-> chip_16 == clk_3 ;endproperty \nproperty name; ( ( instruction_5 ) != 7'bxxxx0xx ) || ( ( instruction_5 ) != 5'b00100 ) || ( instruction_5 ) != 7'b11xxx01 ) ) |-> auth_2 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   6'bx1x00x : begin\n     tx_2 = rst_15;\n   end\n   7'b110xxxx : begin\n     hw_19 = reg_12;\n   end\n   7'b1000100 : begin\n     data_4 = data_6;\n   end\n   default : begin \n     tx_1 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_6 ) == ( 6'bx1x00x ) |-> tx_2 == rst_15 ;endproperty \nproperty name: ( data_buffer_6 ) == ( 7'b110xxxx ) |-> hw_19 == reg_12 ;endproperty \nproperty name: ( data_buffer_6 ) == ( 7'b1000100 ) |-> data_4 == data_6 ;endproperty \nproperty name; ( ( data_buffer_6 ) != 6'bx1x00x ) || ( ( data_buffer_6 ) != 7'b110xxxx ) || ( data_buffer_6 ) != 7'b1000100 ) ) |-> tx_1 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   7'b0111100 : begin\n     sig_20 = fsm_12;\n   end\n   6'h2f : begin\n     sig_4 = data_4;\n   end\n   7'hx : begin\n     fsm_13 = hw_13;\n   end\n   7'b0xxxx01 : begin\n     sig_2 = err_11;\n   end\n   default : begin \n     chip_3 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_16 ) == ( 7'b0111100 ) |-> sig_20 == fsm_12 ;endproperty \nproperty name: ( interrupt_request_16 ) == ( 6'h2f ) |-> sig_4 == data_4 ;endproperty \nproperty name: ( interrupt_request_16 ) == ( 7'hx ) |-> fsm_13 == hw_13 ;endproperty \nproperty name: ( interrupt_request_16 ) == ( 7'b0xxxx01 ) |-> sig_2 == err_11 ;endproperty \nproperty name; ( ( interrupt_request_16 ) != 7'b0111100 ) || ( ( interrupt_request_16 ) != 6'h2f ) || ( ( interrupt_request_16 ) != 7'hx ) || ( interrupt_request_16 ) != 7'b0xxxx01 ) ) |-> chip_3 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_10 ) \n   6'hxb : begin\n     fsm_6 = core_15;\n   end\n   7'bxxx11xx : begin\n     rst_7 = core_20;\n   end\n   3'bx10 : begin\n     rx_15 = cfg_7;\n   end\n   default : begin \n     data_18 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( data_in_10 ) == ( 6'hxb ) |-> fsm_6 == core_15 ;endproperty \nproperty name: ( data_in_10 ) == ( 7'bxxx11xx ) |-> rst_7 == core_20 ;endproperty \nproperty name: ( data_in_10 ) == ( 3'bx10 ) |-> rx_15 == cfg_7 ;endproperty \nproperty name; ( ( data_in_10 ) != 6'hxb ) || ( ( data_in_10 ) != 7'bxxx11xx ) || ( data_in_10 ) != 3'bx10 ) ) |-> data_18 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_17 ) \n   7'b1x00xxx : begin\n     core_11 = sig_8;\n   end\n   6'b011010 : begin\n     core_7 = core_1;\n   end\n   7'h22 : begin\n     clk_8 = err_10;\n   end\n   7'b1x000xx : begin\n     rx_20 = reg_11;\n   end\n   default : begin \n     fsm_6 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( enable_17 ) == ( 7'b1x00xxx ) |-> core_11 == sig_8 ;endproperty \nproperty name: ( enable_17 ) == ( 6'b011010 ) |-> core_7 == core_1 ;endproperty \nproperty name: ( enable_17 ) == ( 7'h22 ) |-> clk_8 == err_10 ;endproperty \nproperty name: ( enable_17 ) == ( 7'b1x000xx ) |-> rx_20 == reg_11 ;endproperty \nproperty name; ( ( enable_17 ) != 7'b1x00xxx ) || ( ( enable_17 ) != 6'b011010 ) || ( ( enable_17 ) != 7'h22 ) || ( enable_17 ) != 7'b1x000xx ) ) |-> fsm_6 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_8 ) \n   5'h13 : begin\n     sig_20 = chip_8;\n   end\n   7'bx11xxxx : begin\n     rst_19 = core_11;\n   end\n   5'bx0x0x : begin\n     chip_7 = data_7;\n   end\n   default : begin \n     reg_13 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_8 ) == ( 5'h13 ) |-> sig_20 == chip_8 ;endproperty \nproperty name: ( write_enable_8 ) == ( 7'bx11xxxx ) |-> rst_19 == core_11 ;endproperty \nproperty name: ( write_enable_8 ) == ( 5'bx0x0x ) |-> chip_7 == data_7 ;endproperty \nproperty name; ( ( write_enable_8 ) != 5'h13 ) || ( ( write_enable_8 ) != 7'bx11xxxx ) || ( write_enable_8 ) != 5'bx0x0x ) ) |-> reg_13 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_3 ) \n   6'bx1100x : begin\n     sig_6 = core_7;\n   end\n   7'b0xxxx01 : begin\n     clk_19 = fsm_14;\n   end\n   7'bxx00xxx : begin\n     rst_6 = rx_15;\n   end\n   5'h12 : begin\n     reg_15 = err_3;\n   end\n   3'b1x0 : begin\n     tx_2 = chip_13;\n   end\n   default : begin \n     auth_6 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( enable_3 ) == ( 6'bx1100x ) |-> sig_6 == core_7 ;endproperty \nproperty name: ( enable_3 ) == ( 7'b0xxxx01 ) |-> clk_19 == fsm_14 ;endproperty \nproperty name: ( enable_3 ) == ( 7'bxx00xxx ) |-> rst_6 == rx_15 ;endproperty \nproperty name: ( enable_3 ) == ( 5'h12 ) |-> reg_15 == err_3 ;endproperty \nproperty name: ( enable_3 ) == ( 3'b1x0 ) |-> tx_2 == chip_13 ;endproperty \nproperty name; ( ( enable_3 ) != 6'bx1100x ) || ( ( enable_3 ) != 7'b0xxxx01 ) || ( ( enable_3 ) != 7'bxx00xxx ) || ( ( enable_3 ) != 5'h12 ) || ( enable_3 ) != 3'b1x0 ) ) |-> auth_6 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_7 ) \n   6'b1x111x : begin\n     auth_16 = reg_13;\n   end\n   default : begin \n     err_9 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_7 ) == ( 6'b1x111x ) |-> auth_16 == reg_13 ;endproperty \nproperty name; ( status_flag_7 ) != 6'b1x111x ) ) |-> err_9 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_11 ) \n   7'h9 : begin\n     rst_12 = auth_19;\n   end\n   7'b101111x : begin\n     rx_6 = fsm_19;\n   end\n   default : begin \n     clk_14 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_11 ) == ( 7'h9 ) |-> rst_12 == auth_19 ;endproperty \nproperty name: ( control_status_buffer_11 ) == ( 7'b101111x ) |-> rx_6 == fsm_19 ;endproperty \nproperty name; ( ( control_status_buffer_11 ) != 7'h9 ) || ( control_status_buffer_11 ) != 7'b101111x ) ) |-> clk_14 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_14 ) \n   rx_18 : begin\n     data_19 = data_7;\n   end\n   4'bx101 : begin\n     auth_20 = reg_15;\n   end\n   5'h5 : begin\n     clk_14 = err_13;\n   end\n   3'bx11 : begin\n     sig_5 = tx_6;\n   end\n   6'h36 : begin\n     auth_3 = clk_3;\n   end\n   default : begin \n     reg_2 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( data_status_14 ) == ( rx_18 ) |-> data_19 == data_7 ;endproperty \nproperty name: ( data_status_14 ) == ( 4'bx101 ) |-> auth_20 == reg_15 ;endproperty \nproperty name: ( data_status_14 ) == ( 5'h5 ) |-> clk_14 == err_13 ;endproperty \nproperty name: ( data_status_14 ) == ( 3'bx11 ) |-> sig_5 == tx_6 ;endproperty \nproperty name: ( data_status_14 ) == ( 6'h36 ) |-> auth_3 == clk_3 ;endproperty \nproperty name; ( ( data_status_14 ) != rx_18 ) || ( ( data_status_14 ) != 4'bx101 ) || ( ( data_status_14 ) != 5'h5 ) || ( ( data_status_14 ) != 3'bx11 ) || ( data_status_14 ) != 6'h36 ) ) |-> reg_2 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_3 ) \n   6'b101001 : begin\n     auth_15 = tx_7;\n   end\n   default : begin \n     rx_2 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( enable_3 ) == ( 6'b101001 ) |-> auth_15 == tx_7 ;endproperty \nproperty name; ( enable_3 ) != 6'b101001 ) ) |-> rx_2 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_15 ) \n   7'bx00xx1x : begin\n     core_19 = err_7;\n   end\n   default : begin \n     fsm_18 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_15 ) == ( 7'bx00xx1x ) |-> core_19 == err_7 ;endproperty \nproperty name; ( control_buffer_15 ) != 7'bx00xx1x ) ) |-> fsm_18 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   7'bx1x0xx0 : begin\n     cfg_1 = chip_13;\n   end\n   6'b1xxx0x : begin\n     data_18 = sig_6;\n   end\n   6'b1xx001 : begin\n     clk_16 = auth_18;\n   end\n   default : begin \n     rx_20 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_13 ) == ( 7'bx1x0xx0 ) |-> cfg_1 == chip_13 ;endproperty \nproperty name: ( acknowledge_signal_13 ) == ( 6'b1xxx0x ) |-> data_18 == sig_6 ;endproperty \nproperty name: ( acknowledge_signal_13 ) == ( 6'b1xx001 ) |-> clk_16 == auth_18 ;endproperty \nproperty name; ( ( acknowledge_signal_13 ) != 7'bx1x0xx0 ) || ( ( acknowledge_signal_13 ) != 6'b1xxx0x ) || ( acknowledge_signal_13 ) != 6'b1xx001 ) ) |-> rx_20 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_14 ) \n   7'b10xx0x1 : begin\n     err_11 = err_10;\n   end\n   default : begin \n     err_20 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_14 ) == ( 7'b10xx0x1 ) |-> err_11 == err_10 ;endproperty \nproperty name; ( status_register_buffer_14 ) != 7'b10xx0x1 ) ) |-> err_20 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_8 ) \n   5'h6 : begin\n     hw_5 = sig_1;\n   end\n   7'b11100xx : begin\n     tx_20 = auth_20;\n   end\n   7'b0xxx1xx : begin\n     sig_13 = cfg_4;\n   end\n   7'b1011110 : begin\n     rst_14 = chip_2;\n   end\n   default : begin \n     tx_1 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_8 ) == ( 5'h6 ) |-> hw_5 == sig_1 ;endproperty \nproperty name: ( data_ready_8 ) == ( 7'b11100xx ) |-> tx_20 == auth_20 ;endproperty \nproperty name: ( data_ready_8 ) == ( 7'b0xxx1xx ) |-> sig_13 == cfg_4 ;endproperty \nproperty name: ( data_ready_8 ) == ( 7'b1011110 ) |-> rst_14 == chip_2 ;endproperty \nproperty name; ( ( data_ready_8 ) != 5'h6 ) || ( ( data_ready_8 ) != 7'b11100xx ) || ( ( data_ready_8 ) != 7'b0xxx1xx ) || ( data_ready_8 ) != 7'b1011110 ) ) |-> tx_1 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_13 ) \n   7'b00x0xx1 : begin\n     hw_7 = err_3;\n   end\n   clk_3 : begin\n     cfg_12 = core_16;\n   end\n   7'h66 : begin\n     rx_9 = clk_14;\n   end\n   5'bxxx10 : begin\n     clk_15 = rx_14;\n   end\n   6'h2e : begin\n     clk_16 = err_14;\n   end\n   default : begin \n     hw_15 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_word_13 ) == ( 7'b00x0xx1 ) |-> hw_7 == err_3 ;endproperty \nproperty name: ( control_word_13 ) == ( clk_3 ) |-> cfg_12 == core_16 ;endproperty \nproperty name: ( control_word_13 ) == ( 7'h66 ) |-> rx_9 == clk_14 ;endproperty \nproperty name: ( control_word_13 ) == ( 5'bxxx10 ) |-> clk_15 == rx_14 ;endproperty \nproperty name: ( control_word_13 ) == ( 6'h2e ) |-> clk_16 == err_14 ;endproperty \nproperty name; ( ( control_word_13 ) != 7'b00x0xx1 ) || ( ( control_word_13 ) != clk_3 ) || ( ( control_word_13 ) != 7'h66 ) || ( ( control_word_13 ) != 5'bxxx10 ) || ( control_word_13 ) != 6'h2e ) ) |-> hw_15 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'b0011xx0 : begin\n     rst_16 = tx_8;\n   end\n   4'b0011 : begin\n     tx_3 = rst_8;\n   end\n   auth : begin\n     chip_13 = hw_1;\n   end\n   6'h3a : begin\n     fsm_20 = fsm_10;\n   end\n   default : begin \n     hw_5 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 7'b0011xx0 ) |-> rst_16 == tx_8 ;endproperty \nproperty name: ( output_status_20 ) == ( 4'b0011 ) |-> tx_3 == rst_8 ;endproperty \nproperty name: ( output_status_20 ) == ( auth ) |-> chip_13 == hw_1 ;endproperty \nproperty name: ( output_status_20 ) == ( 6'h3a ) |-> fsm_20 == fsm_10 ;endproperty \nproperty name; ( ( output_status_20 ) != 7'b0011xx0 ) || ( ( output_status_20 ) != 4'b0011 ) || ( ( output_status_20 ) != auth ) || ( output_status_20 ) != 6'h3a ) ) |-> hw_5 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_10 ) \n   4'b0x10 : begin\n     chip_20 = chip_13;\n   end\n   default : begin \n     tx_2 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_10 ) == ( 4'b0x10 ) |-> chip_20 == chip_13 ;endproperty \nproperty name; ( write_complete_10 ) != 4'b0x10 ) ) |-> tx_2 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_5 ) \n   7'b1110110 : begin\n     data_1 = cfg_14;\n   end\n   4'b0101 : begin\n     sig_7 = rst_6;\n   end\n   fsm_14 : begin\n     fsm_9 = rx_16;\n   end\n   default : begin \n     auth_8 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_5 ) == ( 7'b1110110 ) |-> data_1 == cfg_14 ;endproperty \nproperty name: ( control_input_status_5 ) == ( 4'b0101 ) |-> sig_7 == rst_6 ;endproperty \nproperty name: ( control_input_status_5 ) == ( fsm_14 ) |-> fsm_9 == rx_16 ;endproperty \nproperty name; ( ( control_input_status_5 ) != 7'b1110110 ) || ( ( control_input_status_5 ) != 4'b0101 ) || ( control_input_status_5 ) != fsm_14 ) ) |-> auth_8 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_3 ) \n   6'b1xx00x : begin\n     fsm_20 = hw_15;\n   end\n   6'hd : begin\n     sig_9 = cfg_17;\n   end\n   4'b0011 : begin\n     fsm_15 = core_1;\n   end\n   7'b0001001 : begin\n     cfg_7 = chip_4;\n   end\n   3'b01x : begin\n     reg_7 = tx_16;\n   end\n   default : begin \n     auth_9 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_3 ) == ( 6'b1xx00x ) |-> fsm_20 == hw_15 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 6'hd ) |-> sig_9 == cfg_17 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 4'b0011 ) |-> fsm_15 == core_1 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 7'b0001001 ) |-> cfg_7 == chip_4 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 3'b01x ) |-> reg_7 == tx_16 ;endproperty \nproperty name; ( ( data_register_status_3 ) != 6'b1xx00x ) || ( ( data_register_status_3 ) != 6'hd ) || ( ( data_register_status_3 ) != 4'b0011 ) || ( ( data_register_status_3 ) != 7'b0001001 ) || ( data_register_status_3 ) != 3'b01x ) ) |-> auth_9 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_11 ) \n   6'bx0xx0x : begin\n     chip_9 = err_14;\n   end\n   6'b0010xx : begin\n     chip_8 = core_7;\n   end\n   6'bx1111x : begin\n     tx_13 = hw_10;\n   end\n   default : begin \n     hw_15 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_11 ) == ( 6'bx0xx0x ) |-> chip_9 == err_14 ;endproperty \nproperty name: ( read_enable_11 ) == ( 6'b0010xx ) |-> chip_8 == core_7 ;endproperty \nproperty name: ( read_enable_11 ) == ( 6'bx1111x ) |-> tx_13 == hw_10 ;endproperty \nproperty name; ( ( read_enable_11 ) != 6'bx0xx0x ) || ( ( read_enable_11 ) != 6'b0010xx ) || ( read_enable_11 ) != 6'bx1111x ) ) |-> hw_15 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_13 ) \n   5'b10010 : begin\n     data_11 = err_11;\n   end\n   7'h42 : begin\n     sig_13 = rst_7;\n   end\n   7'h7b : begin\n     tx_4 = reg_12;\n   end\n   6'bx01001 : begin\n     hw_16 = hw_1;\n   end\n   default : begin \n     err_6 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( input_status_13 ) == ( 5'b10010 ) |-> data_11 == err_11 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'h42 ) |-> sig_13 == rst_7 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'h7b ) |-> tx_4 == reg_12 ;endproperty \nproperty name: ( input_status_13 ) == ( 6'bx01001 ) |-> hw_16 == hw_1 ;endproperty \nproperty name; ( ( input_status_13 ) != 5'b10010 ) || ( ( input_status_13 ) != 7'h42 ) || ( ( input_status_13 ) != 7'h7b ) || ( input_status_13 ) != 6'bx01001 ) ) |-> err_6 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_14 ) \n   6'b1xxx10 : begin\n     err_18 = tx_18;\n   end\n   7'bxx00xxx : begin\n     clk_10 = tx_18;\n   end\n   7'h3d : begin\n     reg_6 = rx_7;\n   end\n   default : begin \n     rst_9 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_14 ) == ( 6'b1xxx10 ) |-> err_18 == tx_18 ;endproperty \nproperty name: ( control_valid_14 ) == ( 7'bxx00xxx ) |-> clk_10 == tx_18 ;endproperty \nproperty name: ( control_valid_14 ) == ( 7'h3d ) |-> reg_6 == rx_7 ;endproperty \nproperty name; ( ( control_valid_14 ) != 6'b1xxx10 ) || ( ( control_valid_14 ) != 7'bxx00xxx ) || ( control_valid_14 ) != 7'h3d ) ) |-> rst_9 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_10 ) \n   7'h58 : begin\n     hw_3 = err_14;\n   end\n   5'b0x000 : begin\n     chip_1 = rx_10;\n   end\n   default : begin \n     rst_12 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_10 ) == ( 7'h58 ) |-> hw_3 == err_14 ;endproperty \nproperty name: ( interrupt_request_10 ) == ( 5'b0x000 ) |-> chip_1 == rx_10 ;endproperty \nproperty name; ( ( interrupt_request_10 ) != 7'h58 ) || ( interrupt_request_10 ) != 5'b0x000 ) ) |-> rst_12 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_11 ) \n   7'b10x000x : begin\n     auth_12 = auth_19;\n   end\n   rx_13 : begin\n     core_20 = reg_8;\n   end\n   5'bxx11x : begin\n     cfg_18 = auth_10;\n   end\n   default : begin \n     reg_18 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( enable_11 ) == ( 7'b10x000x ) |-> auth_12 == auth_19 ;endproperty \nproperty name: ( enable_11 ) == ( rx_13 ) |-> core_20 == reg_8 ;endproperty \nproperty name: ( enable_11 ) == ( 5'bxx11x ) |-> cfg_18 == auth_10 ;endproperty \nproperty name; ( ( enable_11 ) != 7'b10x000x ) || ( ( enable_11 ) != rx_13 ) || ( enable_11 ) != 5'bxx11x ) ) |-> reg_18 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_13 ) \n   7'b10x1010 : begin\n     err_9 = data_14;\n   end\n   default : begin \n     err_13 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( control_input_13 ) == ( 7'b10x1010 ) |-> err_9 == data_14 ;endproperty \nproperty name; ( control_input_13 ) != 7'b10x1010 ) ) |-> err_13 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   4'b00x0 : begin\n     clk_10 = rst_6;\n   end\n   5'b11101 : begin\n     rst_18 = rst_6;\n   end\n   6'bx0x010 : begin\n     sig_9 = fsm_20;\n   end\n   3'h1 : begin\n     hw_18 = clk_9;\n   end\n   default : begin \n     rst_6 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 4'b00x0 ) |-> clk_10 == rst_6 ;endproperty \nproperty name: ( control_output_5 ) == ( 5'b11101 ) |-> rst_18 == rst_6 ;endproperty \nproperty name: ( control_output_5 ) == ( 6'bx0x010 ) |-> sig_9 == fsm_20 ;endproperty \nproperty name: ( control_output_5 ) == ( 3'h1 ) |-> hw_18 == clk_9 ;endproperty \nproperty name; ( ( control_output_5 ) != 4'b00x0 ) || ( ( control_output_5 ) != 5'b11101 ) || ( ( control_output_5 ) != 6'bx0x010 ) || ( control_output_5 ) != 3'h1 ) ) |-> rst_6 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_1 ) \n   7'b101xxx0 : begin\n     rx_10 = fsm_12;\n   end\n   7'b1x0xx0x : begin\n     core_20 = rx_9;\n   end\n   7'h10 : begin\n     auth_19 = core_18;\n   end\n   7'bxxx0010 : begin\n     tx_8 = hw_5;\n   end\n   7'bxxx1x01 : begin\n     cfg_8 = chip_12;\n   end\n   default : begin \n     fsm_7 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( data_control_1 ) == ( 7'b101xxx0 ) |-> rx_10 == fsm_12 ;endproperty \nproperty name: ( data_control_1 ) == ( 7'b1x0xx0x ) |-> core_20 == rx_9 ;endproperty \nproperty name: ( data_control_1 ) == ( 7'h10 ) |-> auth_19 == core_18 ;endproperty \nproperty name: ( data_control_1 ) == ( 7'bxxx0010 ) |-> tx_8 == hw_5 ;endproperty \nproperty name: ( data_control_1 ) == ( 7'bxxx1x01 ) |-> cfg_8 == chip_12 ;endproperty \nproperty name; ( ( data_control_1 ) != 7'b101xxx0 ) || ( ( data_control_1 ) != 7'b1x0xx0x ) || ( ( data_control_1 ) != 7'h10 ) || ( ( data_control_1 ) != 7'bxxx0010 ) || ( data_control_1 ) != 7'bxxx1x01 ) ) |-> fsm_7 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_8 ) \n   7'bx1x0xxx : begin\n     cfg_12 = err_10;\n   end\n   7'bx01xx10 : begin\n     rst_4 = sig_5;\n   end\n   default : begin \n     chip_9 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( counter_8 ) == ( 7'bx1x0xxx ) |-> cfg_12 == err_10 ;endproperty \nproperty name: ( counter_8 ) == ( 7'bx01xx10 ) |-> rst_4 == sig_5 ;endproperty \nproperty name; ( ( counter_8 ) != 7'bx1x0xxx ) || ( counter_8 ) != 7'bx01xx10 ) ) |-> chip_9 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_7 ) \n   7'hb : begin\n     auth_13 = fsm_14;\n   end\n   4'hf : begin\n     chip_4 = hw_5;\n   end\n   6'b1011xx : begin\n     auth_1 = err_13;\n   end\n   default : begin \n     reg_10 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( error_status_7 ) == ( 7'hb ) |-> auth_13 == fsm_14 ;endproperty \nproperty name: ( error_status_7 ) == ( 4'hf ) |-> chip_4 == hw_5 ;endproperty \nproperty name: ( error_status_7 ) == ( 6'b1011xx ) |-> auth_1 == err_13 ;endproperty \nproperty name; ( ( error_status_7 ) != 7'hb ) || ( ( error_status_7 ) != 4'hf ) || ( error_status_7 ) != 6'b1011xx ) ) |-> reg_10 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_9 ) \n   7'b101xx00 : begin\n     data_14 = auth_4;\n   end\n   7'b1xxxx1x : begin\n     fsm_7 = chip_7;\n   end\n   core_16 : begin\n     err_11 = cfg_20;\n   end\n   6'b110111 : begin\n     rx_20 = chip_13;\n   end\n   default : begin \n     reg_10 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_9 ) == ( 7'b101xx00 ) |-> data_14 == auth_4 ;endproperty \nproperty name: ( data_buffer_9 ) == ( 7'b1xxxx1x ) |-> fsm_7 == chip_7 ;endproperty \nproperty name: ( data_buffer_9 ) == ( core_16 ) |-> err_11 == cfg_20 ;endproperty \nproperty name: ( data_buffer_9 ) == ( 6'b110111 ) |-> rx_20 == chip_13 ;endproperty \nproperty name; ( ( data_buffer_9 ) != 7'b101xx00 ) || ( ( data_buffer_9 ) != 7'b1xxxx1x ) || ( ( data_buffer_9 ) != core_16 ) || ( data_buffer_9 ) != 6'b110111 ) ) |-> reg_10 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_12 ) \n   fsm_15 : begin\n     fsm_15 = chip_18;\n   end\n   5'h10 : begin\n     fsm_13 = clk_14;\n   end\n   default : begin \n     hw_14 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( command_register_12 ) == ( fsm_15 ) |-> fsm_15 == chip_18 ;endproperty \nproperty name: ( command_register_12 ) == ( 5'h10 ) |-> fsm_13 == clk_14 ;endproperty \nproperty name; ( ( command_register_12 ) != fsm_15 ) || ( command_register_12 ) != 5'h10 ) ) |-> hw_14 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_10 ) \n   5'bxx0xx : begin\n     fsm_9 = auth_12;\n   end\n   default : begin \n     clk_11 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( result_register_10 ) == ( 5'bxx0xx ) |-> fsm_9 == auth_12 ;endproperty \nproperty name; ( result_register_10 ) != 5'bxx0xx ) ) |-> clk_11 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   6'b1x0x00 : begin\n     err_8 = sig_4;\n   end\n   5'hb : begin\n     rst_4 = rst_15;\n   end\n   default : begin \n     chip_16 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_6 ) == ( 6'b1x0x00 ) |-> err_8 == sig_4 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 5'hb ) |-> rst_4 == rst_15 ;endproperty \nproperty name; ( ( status_register_status_6 ) != 6'b1x0x00 ) || ( status_register_status_6 ) != 5'hb ) ) |-> chip_16 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_14 ) \n   7'b01x0010 : begin\n     cfg_1 = rx_10;\n   end\n   7'b00101x0 : begin\n     rst_10 = core_11;\n   end\n   5'b0x011 : begin\n     err_15 = chip_7;\n   end\n   default : begin \n     fsm_11 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_14 ) == ( 7'b01x0010 ) |-> cfg_1 == rx_10 ;endproperty \nproperty name: ( ready_register_14 ) == ( 7'b00101x0 ) |-> rst_10 == core_11 ;endproperty \nproperty name: ( ready_register_14 ) == ( 5'b0x011 ) |-> err_15 == chip_7 ;endproperty \nproperty name; ( ( ready_register_14 ) != 7'b01x0010 ) || ( ( ready_register_14 ) != 7'b00101x0 ) || ( ready_register_14 ) != 5'b0x011 ) ) |-> fsm_11 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_5 ) \n   7'b1x01x1x : begin\n     hw_4 = tx_20;\n   end\n   7'b00xxx01 : begin\n     hw_2 = chip_1;\n   end\n   5'b0x1xx : begin\n     sig_4 = cfg_11;\n   end\n   7'b01xxx01 : begin\n     auth_19 = hw_15;\n   end\n   7'b0xxx000 : begin\n     sig_11 = auth_3;\n   end\n   default : begin \n     clk_9 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_5 ) == ( 7'b1x01x1x ) |-> hw_4 == tx_20 ;endproperty \nproperty name: ( control_flag_5 ) == ( 7'b00xxx01 ) |-> hw_2 == chip_1 ;endproperty \nproperty name: ( control_flag_5 ) == ( 5'b0x1xx ) |-> sig_4 == cfg_11 ;endproperty \nproperty name: ( control_flag_5 ) == ( 7'b01xxx01 ) |-> auth_19 == hw_15 ;endproperty \nproperty name: ( control_flag_5 ) == ( 7'b0xxx000 ) |-> sig_11 == auth_3 ;endproperty \nproperty name; ( ( control_flag_5 ) != 7'b1x01x1x ) || ( ( control_flag_5 ) != 7'b00xxx01 ) || ( ( control_flag_5 ) != 5'b0x1xx ) || ( ( control_flag_5 ) != 7'b01xxx01 ) || ( control_flag_5 ) != 7'b0xxx000 ) ) |-> clk_9 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_4 ) \n   7'bx0xx000 : begin\n     auth_16 = core_10;\n   end\n   default : begin \n     rx_5 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_4 ) == ( 7'bx0xx000 ) |-> auth_16 == core_10 ;endproperty \nproperty name; ( write_enable_4 ) != 7'bx0xx000 ) ) |-> rx_5 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_9 ) \n   7'bxx0x1x0 : begin\n     err_20 = err_8;\n   end\n   5'b100x1 : begin\n     fsm_13 = clk_3;\n   end\n   6'b010010 : begin\n     data_7 = rx_13;\n   end\n   default : begin \n     clk_14 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( control_input_9 ) == ( 7'bxx0x1x0 ) |-> err_20 == err_8 ;endproperty \nproperty name: ( control_input_9 ) == ( 5'b100x1 ) |-> fsm_13 == clk_3 ;endproperty \nproperty name: ( control_input_9 ) == ( 6'b010010 ) |-> data_7 == rx_13 ;endproperty \nproperty name; ( ( control_input_9 ) != 7'bxx0x1x0 ) || ( ( control_input_9 ) != 5'b100x1 ) || ( control_input_9 ) != 6'b010010 ) ) |-> clk_14 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_1 ) \n   7'b001xxx1 : begin\n     chip_10 = sig_8;\n   end\n   default : begin \n     cfg_14 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_1 ) == ( 7'b001xxx1 ) |-> chip_10 == sig_8 ;endproperty \nproperty name; ( transfer_complete_1 ) != 7'b001xxx1 ) ) |-> cfg_14 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   6'b10010x : begin\n     auth_20 = err_15;\n   end\n   7'b0xxxx11 : begin\n     hw_20 = rst_1;\n   end\n   default : begin \n     clk_12 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_20 ) == ( 6'b10010x ) |-> auth_20 == err_15 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 7'b0xxxx11 ) |-> hw_20 == rst_1 ;endproperty \nproperty name; ( ( status_register_status_20 ) != 6'b10010x ) || ( status_register_status_20 ) != 7'b0xxxx11 ) ) |-> clk_12 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   6'bxx0xxx : begin\n     reg_11 = tx_5;\n   end\n   5'hb : begin\n     chip_7 = fsm_15;\n   end\n   7'bx1x0xx0 : begin\n     core_18 = chip_2;\n   end\n   7'b01xx111 : begin\n     rst_15 = auth_12;\n   end\n   default : begin \n     reg_6 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_19 ) == ( 6'bxx0xxx ) |-> reg_11 == tx_5 ;endproperty \nproperty name: ( interrupt_control_19 ) == ( 5'hb ) |-> chip_7 == fsm_15 ;endproperty \nproperty name: ( interrupt_control_19 ) == ( 7'bx1x0xx0 ) |-> core_18 == chip_2 ;endproperty \nproperty name: ( interrupt_control_19 ) == ( 7'b01xx111 ) |-> rst_15 == auth_12 ;endproperty \nproperty name; ( ( interrupt_control_19 ) != 6'bxx0xxx ) || ( ( interrupt_control_19 ) != 5'hb ) || ( ( interrupt_control_19 ) != 7'bx1x0xx0 ) || ( interrupt_control_19 ) != 7'b01xx111 ) ) |-> reg_6 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_4 ) \n   6'bxxx111 : begin\n     rst_4 = data_4;\n   end\n   7'b001xxx1 : begin\n     reg_7 = chip_18;\n   end\n   7'bx00x001 : begin\n     chip_2 = cfg_17;\n   end\n   6'b1111x1 : begin\n     auth_16 = core_5;\n   end\n   7'b10011x1 : begin\n     data_7 = err_10;\n   end\n   default : begin \n     err_15 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( address_register_4 ) == ( 6'bxxx111 ) |-> rst_4 == data_4 ;endproperty \nproperty name: ( address_register_4 ) == ( 7'b001xxx1 ) |-> reg_7 == chip_18 ;endproperty \nproperty name: ( address_register_4 ) == ( 7'bx00x001 ) |-> chip_2 == cfg_17 ;endproperty \nproperty name: ( address_register_4 ) == ( 6'b1111x1 ) |-> auth_16 == core_5 ;endproperty \nproperty name: ( address_register_4 ) == ( 7'b10011x1 ) |-> data_7 == err_10 ;endproperty \nproperty name; ( ( address_register_4 ) != 6'bxxx111 ) || ( ( address_register_4 ) != 7'b001xxx1 ) || ( ( address_register_4 ) != 7'bx00x001 ) || ( ( address_register_4 ) != 6'b1111x1 ) || ( address_register_4 ) != 7'b10011x1 ) ) |-> err_15 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_18 ) \n   6'b1x0x00 : begin\n     data_17 = clk_5;\n   end\n   7'b1x00010 : begin\n     auth_4 = data_16;\n   end\n   default : begin \n     auth_15 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( data_register_18 ) == ( 6'b1x0x00 ) |-> data_17 == clk_5 ;endproperty \nproperty name: ( data_register_18 ) == ( 7'b1x00010 ) |-> auth_4 == data_16 ;endproperty \nproperty name; ( ( data_register_18 ) != 6'b1x0x00 ) || ( data_register_18 ) != 7'b1x00010 ) ) |-> auth_15 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   6'b010001 : begin\n     tx_18 = cfg_13;\n   end\n   7'b0x1x01x : begin\n     core_3 = auth_13;\n   end\n   7'hxx : begin\n     tx_12 = hw_2;\n   end\n   7'h2e : begin\n     chip_11 = tx_6;\n   end\n   4'b001x : begin\n     sig_14 = hw_10;\n   end\n   default : begin \n     core_1 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_4 ) == ( 6'b010001 ) |-> tx_18 == cfg_13 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 7'b0x1x01x ) |-> core_3 == auth_13 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 7'hxx ) |-> tx_12 == hw_2 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 7'h2e ) |-> chip_11 == tx_6 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 4'b001x ) |-> sig_14 == hw_10 ;endproperty \nproperty name; ( ( status_register_buffer_4 ) != 6'b010001 ) || ( ( status_register_buffer_4 ) != 7'b0x1x01x ) || ( ( status_register_buffer_4 ) != 7'hxx ) || ( ( status_register_buffer_4 ) != 7'h2e ) || ( status_register_buffer_4 ) != 4'b001x ) ) |-> core_1 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_1 ) \n   6'b110x0x : begin\n     err_3 = reg_7;\n   end\n   5'bx1100 : begin\n     reg_11 = chip_6;\n   end\n   7'h4 : begin\n     cfg_16 = hw_13;\n   end\n   7'bxx1x0x1 : begin\n     data_1 = chip_13;\n   end\n   default : begin \n     tx_20 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( data_register_1 ) == ( 6'b110x0x ) |-> err_3 == reg_7 ;endproperty \nproperty name: ( data_register_1 ) == ( 5'bx1100 ) |-> reg_11 == chip_6 ;endproperty \nproperty name: ( data_register_1 ) == ( 7'h4 ) |-> cfg_16 == hw_13 ;endproperty \nproperty name: ( data_register_1 ) == ( 7'bxx1x0x1 ) |-> data_1 == chip_13 ;endproperty \nproperty name; ( ( data_register_1 ) != 6'b110x0x ) || ( ( data_register_1 ) != 5'bx1100 ) || ( ( data_register_1 ) != 7'h4 ) || ( data_register_1 ) != 7'bxx1x0x1 ) ) |-> tx_20 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_3 ) \n   3'bxx0 : begin\n     chip_9 = rx_20;\n   end\n   7'h5x : begin\n     chip_19 = chip_6;\n   end\n   7'bxxxxx00 : begin\n     reg_13 = cfg_15;\n   end\n   default : begin \n     core_11 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_3 ) == ( 3'bxx0 ) |-> chip_9 == rx_20 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'h5x ) |-> chip_19 == chip_6 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'bxxxxx00 ) |-> reg_13 == cfg_15 ;endproperty \nproperty name; ( ( data_register_3 ) != 3'bxx0 ) || ( ( data_register_3 ) != 7'h5x ) || ( data_register_3 ) != 7'bxxxxx00 ) ) |-> core_11 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_18 ) \n   7'b010101x : begin\n     chip_16 = cfg_9;\n   end\n   7'bxxx1x1x : begin\n     cfg_15 = rst_10;\n   end\n   5'bx110x : begin\n     rst_4 = sig_20;\n   end\n   7'bx01xxx0 : begin\n     fsm_18 = hw_3;\n   end\n   default : begin \n     hw_18 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( input_data_18 ) == ( 7'b010101x ) |-> chip_16 == cfg_9 ;endproperty \nproperty name: ( input_data_18 ) == ( 7'bxxx1x1x ) |-> cfg_15 == rst_10 ;endproperty \nproperty name: ( input_data_18 ) == ( 5'bx110x ) |-> rst_4 == sig_20 ;endproperty \nproperty name: ( input_data_18 ) == ( 7'bx01xxx0 ) |-> fsm_18 == hw_3 ;endproperty \nproperty name; ( ( input_data_18 ) != 7'b010101x ) || ( ( input_data_18 ) != 7'bxxx1x1x ) || ( ( input_data_18 ) != 5'bx110x ) || ( input_data_18 ) != 7'bx01xxx0 ) ) |-> hw_18 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_13 ) \n   7'b0001x1x : begin\n     rx_18 = core_8;\n   end\n   4'b110x : begin\n     fsm_14 = tx_7;\n   end\n   7'h29 : begin\n     core_10 = sig_8;\n   end\n   default : begin \n     clk_10 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_13 ) == ( 7'b0001x1x ) |-> rx_18 == core_8 ;endproperty \nproperty name: ( input_ready_13 ) == ( 4'b110x ) |-> fsm_14 == tx_7 ;endproperty \nproperty name: ( input_ready_13 ) == ( 7'h29 ) |-> core_10 == sig_8 ;endproperty \nproperty name; ( ( input_ready_13 ) != 7'b0001x1x ) || ( ( input_ready_13 ) != 4'b110x ) || ( input_ready_13 ) != 7'h29 ) ) |-> clk_10 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_6 ) \n   7'b1001011 : begin\n     data_6 = core_10;\n   end\n   5'b0x1x1 : begin\n     rst_14 = chip_20;\n   end\n   6'b10100x : begin\n     cfg_19 = fsm_1;\n   end\n   7'bx1111xx : begin\n     reg_19 = sig_15;\n   end\n   default : begin \n     hw_6 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( input_status_6 ) == ( 7'b1001011 ) |-> data_6 == core_10 ;endproperty \nproperty name: ( input_status_6 ) == ( 5'b0x1x1 ) |-> rst_14 == chip_20 ;endproperty \nproperty name: ( input_status_6 ) == ( 6'b10100x ) |-> cfg_19 == fsm_1 ;endproperty \nproperty name: ( input_status_6 ) == ( 7'bx1111xx ) |-> reg_19 == sig_15 ;endproperty \nproperty name; ( ( input_status_6 ) != 7'b1001011 ) || ( ( input_status_6 ) != 5'b0x1x1 ) || ( ( input_status_6 ) != 6'b10100x ) || ( input_status_6 ) != 7'bx1111xx ) ) |-> hw_6 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   fsm_2 : begin\n     fsm_9 = chip_4;\n   end\n   data_8 : begin\n     hw_2 = sig_14;\n   end\n   7'b110x001 : begin\n     fsm_14 = hw_4;\n   end\n   default : begin \n     core_8 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( fsm_2 ) |-> fsm_9 == chip_4 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( data_8 ) |-> hw_2 == sig_14 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b110x001 ) |-> fsm_14 == hw_4 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != fsm_2 ) || ( ( instruction_buffer_5 ) != data_8 ) || ( instruction_buffer_5 ) != 7'b110x001 ) ) |-> core_8 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_8 ) \n   3'h0 : begin\n     rx_9 = core_4;\n   end\n   7'b1xx11x1 : begin\n     chip_3 = err_6;\n   end\n   default : begin \n     data_19 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_8 ) == ( 3'h0 ) |-> rx_9 == core_4 ;endproperty \nproperty name: ( input_ready_8 ) == ( 7'b1xx11x1 ) |-> chip_3 == err_6 ;endproperty \nproperty name; ( ( input_ready_8 ) != 3'h0 ) || ( input_ready_8 ) != 7'b1xx11x1 ) ) |-> data_19 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_9 ) \n   7'b10x0110 : begin\n     sig_2 = chip_19;\n   end\n   7'bx00110x : begin\n     auth_16 = auth_11;\n   end\n   7'h8 : begin\n     tx_13 = clk_2;\n   end\n   default : begin \n     auth_1 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( command_register_9 ) == ( 7'b10x0110 ) |-> sig_2 == chip_19 ;endproperty \nproperty name: ( command_register_9 ) == ( 7'bx00110x ) |-> auth_16 == auth_11 ;endproperty \nproperty name: ( command_register_9 ) == ( 7'h8 ) |-> tx_13 == clk_2 ;endproperty \nproperty name; ( ( command_register_9 ) != 7'b10x0110 ) || ( ( command_register_9 ) != 7'bx00110x ) || ( command_register_9 ) != 7'h8 ) ) |-> auth_1 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_5 ) \n   7'h2f : begin\n     clk_13 = fsm_9;\n   end\n   default : begin \n     rst_14 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_5 ) == ( 7'h2f ) |-> clk_13 == fsm_9 ;endproperty \nproperty name; ( flag_control_5 ) != 7'h2f ) ) |-> rst_14 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_4 ) \n   7'b0x00100 : begin\n     rst_2 = rx_16;\n   end\n   7'b1101001 : begin\n     rx_11 = hw_15;\n   end\n   7'b1101x10 : begin\n     tx_20 = cfg_20;\n   end\n   default : begin \n     chip_18 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_4 ) == ( 7'b0x00100 ) |-> rst_2 == rx_16 ;endproperty \nproperty name: ( read_enable_4 ) == ( 7'b1101001 ) |-> rx_11 == hw_15 ;endproperty \nproperty name: ( read_enable_4 ) == ( 7'b1101x10 ) |-> tx_20 == cfg_20 ;endproperty \nproperty name; ( ( read_enable_4 ) != 7'b0x00100 ) || ( ( read_enable_4 ) != 7'b1101001 ) || ( read_enable_4 ) != 7'b1101x10 ) ) |-> chip_18 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   7'b010x01x : begin\n     core_4 = data_8;\n   end\n   7'bx00x001 : begin\n     data_6 = core_10;\n   end\n   6'bx101x0 : begin\n     reg_18 = reg_1;\n   end\n   7'b100x0x0 : begin\n     tx_17 = cfg_12;\n   end\n   default : begin \n     err_16 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_9 ) == ( 7'b010x01x ) |-> core_4 == data_8 ;endproperty \nproperty name: ( output_buffer_9 ) == ( 7'bx00x001 ) |-> data_6 == core_10 ;endproperty \nproperty name: ( output_buffer_9 ) == ( 6'bx101x0 ) |-> reg_18 == reg_1 ;endproperty \nproperty name: ( output_buffer_9 ) == ( 7'b100x0x0 ) |-> tx_17 == cfg_12 ;endproperty \nproperty name; ( ( output_buffer_9 ) != 7'b010x01x ) || ( ( output_buffer_9 ) != 7'bx00x001 ) || ( ( output_buffer_9 ) != 6'bx101x0 ) || ( output_buffer_9 ) != 7'b100x0x0 ) ) |-> err_16 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_2 ) \n   4'b0101 : begin\n     sig_19 = tx_11;\n   end\n   7'b1000001 : begin\n     clk_7 = err_15;\n   end\n   5'h14 : begin\n     rx_6 = core_10;\n   end\n   6'b11xx1x : begin\n     reg_19 = chip_12;\n   end\n   6'b0x1xxx : begin\n     clk_3 = cfg_5;\n   end\n   default : begin \n     rst_20 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( address_status_2 ) == ( 4'b0101 ) |-> sig_19 == tx_11 ;endproperty \nproperty name: ( address_status_2 ) == ( 7'b1000001 ) |-> clk_7 == err_15 ;endproperty \nproperty name: ( address_status_2 ) == ( 5'h14 ) |-> rx_6 == core_10 ;endproperty \nproperty name: ( address_status_2 ) == ( 6'b11xx1x ) |-> reg_19 == chip_12 ;endproperty \nproperty name: ( address_status_2 ) == ( 6'b0x1xxx ) |-> clk_3 == cfg_5 ;endproperty \nproperty name; ( ( address_status_2 ) != 4'b0101 ) || ( ( address_status_2 ) != 7'b1000001 ) || ( ( address_status_2 ) != 5'h14 ) || ( ( address_status_2 ) != 6'b11xx1x ) || ( address_status_2 ) != 6'b0x1xxx ) ) |-> rst_20 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_3 ) \n   7'h20 : begin\n     clk_10 = auth_3;\n   end\n   7'b11111x0 : begin\n     core_10 = core_20;\n   end\n   7'bxx1xxx0 : begin\n     core_12 = hw_19;\n   end\n   default : begin \n     err_3 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( control_output_3 ) == ( 7'h20 ) |-> clk_10 == auth_3 ;endproperty \nproperty name: ( control_output_3 ) == ( 7'b11111x0 ) |-> core_10 == core_20 ;endproperty \nproperty name: ( control_output_3 ) == ( 7'bxx1xxx0 ) |-> core_12 == hw_19 ;endproperty \nproperty name; ( ( control_output_3 ) != 7'h20 ) || ( ( control_output_3 ) != 7'b11111x0 ) || ( control_output_3 ) != 7'bxx1xxx0 ) ) |-> err_3 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_20 ) \n   5'h0 : begin\n     reg_4 = rst_6;\n   end\n   7'bxxx1xx1 : begin\n     tx_6 = clk_10;\n   end\n   6'bxxx1x0 : begin\n     hw_3 = reg_18;\n   end\n   default : begin \n     hw_15 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_20 ) == ( 5'h0 ) |-> reg_4 == rst_6 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 7'bxxx1xx1 ) |-> tx_6 == clk_10 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 6'bxxx1x0 ) |-> hw_3 == reg_18 ;endproperty \nproperty name; ( ( interrupt_control_20 ) != 5'h0 ) || ( ( interrupt_control_20 ) != 7'bxxx1xx1 ) || ( interrupt_control_20 ) != 6'bxxx1x0 ) ) |-> hw_15 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_15 ) \n   6'h2d : begin\n     fsm_11 = cfg_2;\n   end\n   3'b0x1 : begin\n     fsm_9 = fsm_12;\n   end\n   6'bx1x10x : begin\n     tx_13 = fsm_7;\n   end\n   7'b010x01x : begin\n     tx_20 = core_7;\n   end\n   7'bxxxx0x0 : begin\n     hw_6 = chip_4;\n   end\n   default : begin \n     err_4 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_15 ) == ( 6'h2d ) |-> fsm_11 == cfg_2 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 3'b0x1 ) |-> fsm_9 == fsm_12 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 6'bx1x10x ) |-> tx_13 == fsm_7 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 7'b010x01x ) |-> tx_20 == core_7 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 7'bxxxx0x0 ) |-> hw_6 == chip_4 ;endproperty \nproperty name; ( ( instruction_buffer_15 ) != 6'h2d ) || ( ( instruction_buffer_15 ) != 3'b0x1 ) || ( ( instruction_buffer_15 ) != 6'bx1x10x ) || ( ( instruction_buffer_15 ) != 7'b010x01x ) || ( instruction_buffer_15 ) != 7'bxxxx0x0 ) ) |-> err_4 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_6 ) \n   7'h2e : begin\n     cfg_15 = chip_1;\n   end\n   default : begin \n     chip_19 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( status_control_6 ) == ( 7'h2e ) |-> cfg_15 == chip_1 ;endproperty \nproperty name; ( status_control_6 ) != 7'h2e ) ) |-> chip_19 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_15 ) \n   7'b1001x10 : begin\n     sig_4 = chip_10;\n   end\n   6'bx01x1x : begin\n     fsm_3 = data_8;\n   end\n   7'b110x001 : begin\n     rst_19 = rst_14;\n   end\n   7'b01101xx : begin\n     sig_12 = rst_10;\n   end\n   cfg_9 : begin\n     tx_1 = tx_3;\n   end\n   default : begin \n     cfg_1 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( status_output_15 ) == ( 7'b1001x10 ) |-> sig_4 == chip_10 ;endproperty \nproperty name: ( status_output_15 ) == ( 6'bx01x1x ) |-> fsm_3 == data_8 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'b110x001 ) |-> rst_19 == rst_14 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'b01101xx ) |-> sig_12 == rst_10 ;endproperty \nproperty name: ( status_output_15 ) == ( cfg_9 ) |-> tx_1 == tx_3 ;endproperty \nproperty name; ( ( status_output_15 ) != 7'b1001x10 ) || ( ( status_output_15 ) != 6'bx01x1x ) || ( ( status_output_15 ) != 7'b110x001 ) || ( ( status_output_15 ) != 7'b01101xx ) || ( status_output_15 ) != cfg_9 ) ) |-> cfg_1 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_4 ) \n   6'bx10x1x : begin\n     reg_2 = core_17;\n   end\n   7'h14 : begin\n     rst_6 = fsm_3;\n   end\n   7'h2d : begin\n     chip_16 = auth_5;\n   end\n   7'bx011110 : begin\n     reg_1 = tx_18;\n   end\n   rst_8 : begin\n     rst_14 = sig_9;\n   end\n   default : begin \n     reg_9 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( output_control_4 ) == ( 6'bx10x1x ) |-> reg_2 == core_17 ;endproperty \nproperty name: ( output_control_4 ) == ( 7'h14 ) |-> rst_6 == fsm_3 ;endproperty \nproperty name: ( output_control_4 ) == ( 7'h2d ) |-> chip_16 == auth_5 ;endproperty \nproperty name: ( output_control_4 ) == ( 7'bx011110 ) |-> reg_1 == tx_18 ;endproperty \nproperty name: ( output_control_4 ) == ( rst_8 ) |-> rst_14 == sig_9 ;endproperty \nproperty name; ( ( output_control_4 ) != 6'bx10x1x ) || ( ( output_control_4 ) != 7'h14 ) || ( ( output_control_4 ) != 7'h2d ) || ( ( output_control_4 ) != 7'bx011110 ) || ( output_control_4 ) != rst_8 ) ) |-> reg_9 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_12 ) \n   err_9 : begin\n     rx_1 = cfg_17;\n   end\n   6'bxxx010 : begin\n     rst_9 = chip_14;\n   end\n   4'b11x1 : begin\n     reg_5 = chip_13;\n   end\n   6'bxx0xx1 : begin\n     fsm_11 = sig_12;\n   end\n   default : begin \n     tx_7 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_12 ) == ( err_9 ) |-> rx_1 == cfg_17 ;endproperty \nproperty name: ( control_register_status_12 ) == ( 6'bxxx010 ) |-> rst_9 == chip_14 ;endproperty \nproperty name: ( control_register_status_12 ) == ( 4'b11x1 ) |-> reg_5 == chip_13 ;endproperty \nproperty name: ( control_register_status_12 ) == ( 6'bxx0xx1 ) |-> fsm_11 == sig_12 ;endproperty \nproperty name; ( ( control_register_status_12 ) != err_9 ) || ( ( control_register_status_12 ) != 6'bxxx010 ) || ( ( control_register_status_12 ) != 4'b11x1 ) || ( control_register_status_12 ) != 6'bxx0xx1 ) ) |-> tx_7 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_17 ) \n   5'h15 : begin\n     core_7 = clk_15;\n   end\n   6'b0x010x : begin\n     clk_18 = reg_12;\n   end\n   default : begin \n     core_9 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_17 ) == ( 5'h15 ) |-> core_7 == clk_15 ;endproperty \nproperty name: ( input_ready_17 ) == ( 6'b0x010x ) |-> clk_18 == reg_12 ;endproperty \nproperty name; ( ( input_ready_17 ) != 5'h15 ) || ( input_ready_17 ) != 6'b0x010x ) ) |-> core_9 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_8 ) \n   6'b0x1x0x : begin\n     core_9 = tx_18;\n   end\n   default : begin \n     err_16 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_8 ) == ( 6'b0x1x0x ) |-> core_9 == tx_18 ;endproperty \nproperty name; ( flag_status_8 ) != 6'b0x1x0x ) ) |-> err_16 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_8 ) \n   6'bxx11x1 : begin\n     err_3 = hw_12;\n   end\n   reg_18 : begin\n     fsm_12 = core_14;\n   end\n   default : begin \n     cfg_18 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_8 ) == ( 6'bxx11x1 ) |-> err_3 == hw_12 ;endproperty \nproperty name: ( interrupt_enable_8 ) == ( reg_18 ) |-> fsm_12 == core_14 ;endproperty \nproperty name; ( ( interrupt_enable_8 ) != 6'bxx11x1 ) || ( interrupt_enable_8 ) != reg_18 ) ) |-> cfg_18 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_10 ) \n   7'bxxx0010 : begin\n     rst_7 = err_11;\n   end\n   7'b01x1x0x : begin\n     reg_2 = sig_6;\n   end\n   4'bx1xx : begin\n     tx_15 = sig_4;\n   end\n   7'bx1x10xx : begin\n     fsm_4 = clk_9;\n   end\n   default : begin \n     clk_1 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_10 ) == ( 7'bxxx0010 ) |-> rst_7 == err_11 ;endproperty \nproperty name: ( status_buffer_10 ) == ( 7'b01x1x0x ) |-> reg_2 == sig_6 ;endproperty \nproperty name: ( status_buffer_10 ) == ( 4'bx1xx ) |-> tx_15 == sig_4 ;endproperty \nproperty name: ( status_buffer_10 ) == ( 7'bx1x10xx ) |-> fsm_4 == clk_9 ;endproperty \nproperty name; ( ( status_buffer_10 ) != 7'bxxx0010 ) || ( ( status_buffer_10 ) != 7'b01x1x0x ) || ( ( status_buffer_10 ) != 4'bx1xx ) || ( status_buffer_10 ) != 7'bx1x10xx ) ) |-> clk_1 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   4'hb : begin\n     err_7 = err_16;\n   end\n   7'bx0x01x0 : begin\n     hw_13 = cfg_17;\n   end\n   6'bx1011x : begin\n     rst_20 = data_3;\n   end\n   6'b111x1x : begin\n     core_18 = chip_11;\n   end\n   default : begin \n     hw_17 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_8 ) == ( 4'hb ) |-> err_7 == err_16 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 7'bx0x01x0 ) |-> hw_13 == cfg_17 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 6'bx1011x ) |-> rst_20 == data_3 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 6'b111x1x ) |-> core_18 == chip_11 ;endproperty \nproperty name; ( ( input_status_register_8 ) != 4'hb ) || ( ( input_status_register_8 ) != 7'bx0x01x0 ) || ( ( input_status_register_8 ) != 6'bx1011x ) || ( input_status_register_8 ) != 6'b111x1x ) ) |-> hw_17 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_4 ) \n   7'b01x1xxx : begin\n     err_2 = cfg_15;\n   end\n   5'b10100 : begin\n     tx_11 = reg_12;\n   end\n   7'b1000101 : begin\n     core_20 = auth_9;\n   end\n   7'b1x0x101 : begin\n     reg_16 = auth_18;\n   end\n   7'b100111x : begin\n     hw_14 = auth_20;\n   end\n   default : begin \n     sig_12 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_4 ) == ( 7'b01x1xxx ) |-> err_2 == cfg_15 ;endproperty \nproperty name: ( error_flag_4 ) == ( 5'b10100 ) |-> tx_11 == reg_12 ;endproperty \nproperty name: ( error_flag_4 ) == ( 7'b1000101 ) |-> core_20 == auth_9 ;endproperty \nproperty name: ( error_flag_4 ) == ( 7'b1x0x101 ) |-> reg_16 == auth_18 ;endproperty \nproperty name: ( error_flag_4 ) == ( 7'b100111x ) |-> hw_14 == auth_20 ;endproperty \nproperty name; ( ( error_flag_4 ) != 7'b01x1xxx ) || ( ( error_flag_4 ) != 5'b10100 ) || ( ( error_flag_4 ) != 7'b1000101 ) || ( ( error_flag_4 ) != 7'b1x0x101 ) || ( error_flag_4 ) != 7'b100111x ) ) |-> sig_12 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_16 ) \n   7'b1011001 : begin\n     rst_9 = reg_15;\n   end\n   5'b0x00x : begin\n     data_19 = fsm_20;\n   end\n   default : begin \n     tx_12 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_16 ) == ( 7'b1011001 ) |-> rst_9 == reg_15 ;endproperty \nproperty name: ( status_register_status_16 ) == ( 5'b0x00x ) |-> data_19 == fsm_20 ;endproperty \nproperty name; ( ( status_register_status_16 ) != 7'b1011001 ) || ( status_register_status_16 ) != 5'b0x00x ) ) |-> tx_12 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_8 ) \n   6'b110x10 : begin\n     cfg_13 = sig_9;\n   end\n   default : begin \n     sig_11 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_8 ) == ( 6'b110x10 ) |-> cfg_13 == sig_9 ;endproperty \nproperty name; ( data_register_status_8 ) != 6'b110x10 ) ) |-> sig_11 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_16 ) \n   5'bx0xx0 : begin\n     chip_6 = chip_7;\n   end\n   6'b111xx0 : begin\n     tx_10 = rx_13;\n   end\n   7'h54 : begin\n     auth_12 = rst_16;\n   end\n   7'bx0xxxx0 : begin\n     sig_3 = hw_17;\n   end\n   default : begin \n     hw_1 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_16 ) == ( 5'bx0xx0 ) |-> chip_6 == chip_7 ;endproperty \nproperty name: ( control_valid_16 ) == ( 6'b111xx0 ) |-> tx_10 == rx_13 ;endproperty \nproperty name: ( control_valid_16 ) == ( 7'h54 ) |-> auth_12 == rst_16 ;endproperty \nproperty name: ( control_valid_16 ) == ( 7'bx0xxxx0 ) |-> sig_3 == hw_17 ;endproperty \nproperty name; ( ( control_valid_16 ) != 5'bx0xx0 ) || ( ( control_valid_16 ) != 6'b111xx0 ) || ( ( control_valid_16 ) != 7'h54 ) || ( control_valid_16 ) != 7'bx0xxxx0 ) ) |-> hw_1 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_17 ) \n   6'h2b : begin\n     rst_10 = data_15;\n   end\n   7'bx10101x : begin\n     rx_9 = fsm_9;\n   end\n   7'b10x0110 : begin\n     fsm_7 = rst_3;\n   end\n   default : begin \n     chip_10 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_17 ) == ( 6'h2b ) |-> rst_10 == data_15 ;endproperty \nproperty name: ( mode_register_17 ) == ( 7'bx10101x ) |-> rx_9 == fsm_9 ;endproperty \nproperty name: ( mode_register_17 ) == ( 7'b10x0110 ) |-> fsm_7 == rst_3 ;endproperty \nproperty name; ( ( mode_register_17 ) != 6'h2b ) || ( ( mode_register_17 ) != 7'bx10101x ) || ( mode_register_17 ) != 7'b10x0110 ) ) |-> chip_10 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_8 ) \n   7'b0001x1x : begin\n     data_13 = hw_11;\n   end\n   7'b1101110 : begin\n     sig_12 = chip_13;\n   end\n   default : begin \n     reg_4 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( control_output_8 ) == ( 7'b0001x1x ) |-> data_13 == hw_11 ;endproperty \nproperty name: ( control_output_8 ) == ( 7'b1101110 ) |-> sig_12 == chip_13 ;endproperty \nproperty name; ( ( control_output_8 ) != 7'b0001x1x ) || ( control_output_8 ) != 7'b1101110 ) ) |-> reg_4 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_13 ) \n   6'b001101 : begin\n     reg_8 = reg_5;\n   end\n   7'bxxx000x : begin\n     sig_16 = chip_20;\n   end\n   7'b11x11x1 : begin\n     clk_14 = err_13;\n   end\n   default : begin \n     tx_6 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_13 ) == ( 6'b001101 ) |-> reg_8 == reg_5 ;endproperty \nproperty name: ( control_register_13 ) == ( 7'bxxx000x ) |-> sig_16 == chip_20 ;endproperty \nproperty name: ( control_register_13 ) == ( 7'b11x11x1 ) |-> clk_14 == err_13 ;endproperty \nproperty name; ( ( control_register_13 ) != 6'b001101 ) || ( ( control_register_13 ) != 7'bxxx000x ) || ( control_register_13 ) != 7'b11x11x1 ) ) |-> tx_6 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_3 ) \n   6'bxx0x11 : begin\n     sig_20 = tx_8;\n   end\n   7'b000x0x0 : begin\n     tx_15 = auth_4;\n   end\n   7'h4b : begin\n     hw_18 = cfg_20;\n   end\n   default : begin \n     chip_10 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_3 ) == ( 6'bxx0x11 ) |-> sig_20 == tx_8 ;endproperty \nproperty name: ( read_enable_3 ) == ( 7'b000x0x0 ) |-> tx_15 == auth_4 ;endproperty \nproperty name: ( read_enable_3 ) == ( 7'h4b ) |-> hw_18 == cfg_20 ;endproperty \nproperty name; ( ( read_enable_3 ) != 6'bxx0x11 ) || ( ( read_enable_3 ) != 7'b000x0x0 ) || ( read_enable_3 ) != 7'h4b ) ) |-> chip_10 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_19 ) \n   6'b0011x1 : begin\n     tx_16 = tx_14;\n   end\n   5'b100xx : begin\n     tx_19 = cfg_13;\n   end\n   default : begin \n     auth_17 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( address_status_19 ) == ( 6'b0011x1 ) |-> tx_16 == tx_14 ;endproperty \nproperty name: ( address_status_19 ) == ( 5'b100xx ) |-> tx_19 == cfg_13 ;endproperty \nproperty name; ( ( address_status_19 ) != 6'b0011x1 ) || ( address_status_19 ) != 5'b100xx ) ) |-> auth_17 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_6 ) \n   6'b0011x1 : begin\n     core_11 = clk_9;\n   end\n   default : begin \n     rst_14 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_6 ) == ( 6'b0011x1 ) |-> core_11 == clk_9 ;endproperty \nproperty name; ( transfer_complete_6 ) != 6'b0011x1 ) ) |-> rst_14 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_15 ) \n   7'bxxx1101 : begin\n     err_13 = core_17;\n   end\n   default : begin \n     reg_8 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( command_register_15 ) == ( 7'bxxx1101 ) |-> err_13 == core_17 ;endproperty \nproperty name; ( command_register_15 ) != 7'bxxx1101 ) ) |-> reg_8 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_13 ) \n   6'b0x1011 : begin\n     reg_2 = rx_12;\n   end\n   7'bx1x0xxx : begin\n     clk_1 = auth_3;\n   end\n   5'h16 : begin\n     rst_3 = cfg_16;\n   end\n   7'b1x0x1x1 : begin\n     sig_18 = reg_16;\n   end\n   default : begin \n     reg_12 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_13 ) == ( 6'b0x1011 ) |-> reg_2 == rx_12 ;endproperty \nproperty name: ( output_register_status_13 ) == ( 7'bx1x0xxx ) |-> clk_1 == auth_3 ;endproperty \nproperty name: ( output_register_status_13 ) == ( 5'h16 ) |-> rst_3 == cfg_16 ;endproperty \nproperty name: ( output_register_status_13 ) == ( 7'b1x0x1x1 ) |-> sig_18 == reg_16 ;endproperty \nproperty name; ( ( output_register_status_13 ) != 6'b0x1011 ) || ( ( output_register_status_13 ) != 7'bx1x0xxx ) || ( ( output_register_status_13 ) != 5'h16 ) || ( output_register_status_13 ) != 7'b1x0x1x1 ) ) |-> reg_12 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_3 ) \n   7'h41 : begin\n     clk_13 = core_1;\n   end\n   default : begin \n     core_3 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( data_status_3 ) == ( 7'h41 ) |-> clk_13 == core_1 ;endproperty \nproperty name; ( data_status_3 ) != 7'h41 ) ) |-> core_3 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_5 ) \n   7'bxx0x0x1 : begin\n     tx_16 = err_10;\n   end\n   7'b00x1xxx : begin\n     sig_5 = err_15;\n   end\n   7'b0x0101x : begin\n     err_10 = sig_7;\n   end\n   6'b000000 : begin\n     tx_7 = clk_13;\n   end\n   7'ha : begin\n     rst_2 = rx_19;\n   end\n   default : begin \n     auth_6 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_5 ) == ( 7'bxx0x0x1 ) |-> tx_16 == err_10 ;endproperty \nproperty name: ( instruction_5 ) == ( 7'b00x1xxx ) |-> sig_5 == err_15 ;endproperty \nproperty name: ( instruction_5 ) == ( 7'b0x0101x ) |-> err_10 == sig_7 ;endproperty \nproperty name: ( instruction_5 ) == ( 6'b000000 ) |-> tx_7 == clk_13 ;endproperty \nproperty name: ( instruction_5 ) == ( 7'ha ) |-> rst_2 == rx_19 ;endproperty \nproperty name; ( ( instruction_5 ) != 7'bxx0x0x1 ) || ( ( instruction_5 ) != 7'b00x1xxx ) || ( ( instruction_5 ) != 7'b0x0101x ) || ( ( instruction_5 ) != 6'b000000 ) || ( instruction_5 ) != 7'ha ) ) |-> auth_6 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_20 ) \n   4'b0011 : begin\n     sig_16 = auth_5;\n   end\n   7'b1001011 : begin\n     tx_16 = cfg_11;\n   end\n   default : begin \n     sig_14 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_20 ) == ( 4'b0011 ) |-> sig_16 == auth_5 ;endproperty \nproperty name: ( flag_control_20 ) == ( 7'b1001011 ) |-> tx_16 == cfg_11 ;endproperty \nproperty name; ( ( flag_control_20 ) != 4'b0011 ) || ( flag_control_20 ) != 7'b1001011 ) ) |-> sig_14 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_7 ) \n   6'b1xx011 : begin\n     chip_3 = clk_16;\n   end\n   7'b00x001x : begin\n     rst_9 = fsm_6;\n   end\n   default : begin \n     sig_1 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_7 ) == ( 6'b1xx011 ) |-> chip_3 == clk_16 ;endproperty \nproperty name: ( read_enable_7 ) == ( 7'b00x001x ) |-> rst_9 == fsm_6 ;endproperty \nproperty name; ( ( read_enable_7 ) != 6'b1xx011 ) || ( read_enable_7 ) != 7'b00x001x ) ) |-> sig_1 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   fsm_5 : begin\n     auth_20 = cfg_20;\n   end\n   7'bx11xxxx : begin\n     err_20 = data_18;\n   end\n   6'b11x101 : begin\n     sig_15 = fsm_9;\n   end\n   7'bx1x1x1x : begin\n     rst_2 = core_10;\n   end\n   default : begin \n     rst_10 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_5 ) == ( fsm_5 ) |-> auth_20 == cfg_20 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 7'bx11xxxx ) |-> err_20 == data_18 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 6'b11x101 ) |-> sig_15 == fsm_9 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 7'bx1x1x1x ) |-> rst_2 == core_10 ;endproperty \nproperty name; ( ( ready_signal_5 ) != fsm_5 ) || ( ( ready_signal_5 ) != 7'bx11xxxx ) || ( ( ready_signal_5 ) != 6'b11x101 ) || ( ready_signal_5 ) != 7'bx1x1x1x ) ) |-> rst_10 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_12 ) \n   6'b0x0x1x : begin\n     rx_5 = err_14;\n   end\n   6'b01x101 : begin\n     auth_17 = rst_15;\n   end\n   7'b1x0110x : begin\n     hw_4 = cfg_13;\n   end\n   7'b1001100 : begin\n     fsm_4 = core_16;\n   end\n   6'b1111xx : begin\n     data_3 = reg_11;\n   end\n   default : begin \n     clk_8 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( data_register_12 ) == ( 6'b0x0x1x ) |-> rx_5 == err_14 ;endproperty \nproperty name: ( data_register_12 ) == ( 6'b01x101 ) |-> auth_17 == rst_15 ;endproperty \nproperty name: ( data_register_12 ) == ( 7'b1x0110x ) |-> hw_4 == cfg_13 ;endproperty \nproperty name: ( data_register_12 ) == ( 7'b1001100 ) |-> fsm_4 == core_16 ;endproperty \nproperty name: ( data_register_12 ) == ( 6'b1111xx ) |-> data_3 == reg_11 ;endproperty \nproperty name; ( ( data_register_12 ) != 6'b0x0x1x ) || ( ( data_register_12 ) != 6'b01x101 ) || ( ( data_register_12 ) != 7'b1x0110x ) || ( ( data_register_12 ) != 7'b1001100 ) || ( data_register_12 ) != 6'b1111xx ) ) |-> clk_8 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_9 ) \n   5'h19 : begin\n     sig_17 = rx_8;\n   end\n   6'b110100 : begin\n     rst_2 = reg_13;\n   end\n   default : begin \n     tx_6 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_9 ) == ( 5'h19 ) |-> sig_17 == rx_8 ;endproperty \nproperty name: ( flag_status_9 ) == ( 6'b110100 ) |-> rst_2 == reg_13 ;endproperty \nproperty name; ( ( flag_status_9 ) != 5'h19 ) || ( flag_status_9 ) != 6'b110100 ) ) |-> tx_6 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'bx11xx1x : begin\n     sig_5 = cfg_16;\n   end\n   7'b01x0x0x : begin\n     fsm_16 = tx_8;\n   end\n   6'bx0x000 : begin\n     chip_17 = err_13;\n   end\n   6'bx0xxx0 : begin\n     rx_3 = data_2;\n   end\n   default : begin \n     cfg_3 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 7'bx11xx1x ) |-> sig_5 == cfg_16 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'b01x0x0x ) |-> fsm_16 == tx_8 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'bx0x000 ) |-> chip_17 == err_13 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'bx0xxx0 ) |-> rx_3 == data_2 ;endproperty \nproperty name; ( ( control_data_8 ) != 7'bx11xx1x ) || ( ( control_data_8 ) != 7'b01x0x0x ) || ( ( control_data_8 ) != 6'bx0x000 ) || ( control_data_8 ) != 6'bx0xxx0 ) ) |-> cfg_3 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_13 ) \n   7'h1c : begin\n     data_10 = err_13;\n   end\n   7'bx1xx01x : begin\n     rx_1 = rst_11;\n   end\n   default : begin \n     core_18 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( control_register_13 ) == ( 7'h1c ) |-> data_10 == err_13 ;endproperty \nproperty name: ( control_register_13 ) == ( 7'bx1xx01x ) |-> rx_1 == rst_11 ;endproperty \nproperty name; ( ( control_register_13 ) != 7'h1c ) || ( control_register_13 ) != 7'bx1xx01x ) ) |-> core_18 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_17 ) \n   7'bx11x01x : begin\n     tx_13 = reg_14;\n   end\n   7'b1100000 : begin\n     hw_15 = core_17;\n   end\n   default : begin \n     core_8 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_17 ) == ( 7'bx11x01x ) |-> tx_13 == reg_14 ;endproperty \nproperty name: ( input_buffer_17 ) == ( 7'b1100000 ) |-> hw_15 == core_17 ;endproperty \nproperty name; ( ( input_buffer_17 ) != 7'bx11x01x ) || ( input_buffer_17 ) != 7'b1100000 ) ) |-> core_8 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_9 ) \n   5'hd : begin\n     data_19 = fsm_10;\n   end\n   6'b00xx10 : begin\n     core_20 = fsm_5;\n   end\n   6'h32 : begin\n     sig_14 = core_18;\n   end\n   7'b01101xx : begin\n     rx_19 = err_6;\n   end\n   7'b1100001 : begin\n     cfg_12 = fsm_9;\n   end\n   default : begin \n     auth_17 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( input_register_9 ) == ( 5'hd ) |-> data_19 == fsm_10 ;endproperty \nproperty name: ( input_register_9 ) == ( 6'b00xx10 ) |-> core_20 == fsm_5 ;endproperty \nproperty name: ( input_register_9 ) == ( 6'h32 ) |-> sig_14 == core_18 ;endproperty \nproperty name: ( input_register_9 ) == ( 7'b01101xx ) |-> rx_19 == err_6 ;endproperty \nproperty name: ( input_register_9 ) == ( 7'b1100001 ) |-> cfg_12 == fsm_9 ;endproperty \nproperty name; ( ( input_register_9 ) != 5'hd ) || ( ( input_register_9 ) != 6'b00xx10 ) || ( ( input_register_9 ) != 6'h32 ) || ( ( input_register_9 ) != 7'b01101xx ) || ( input_register_9 ) != 7'b1100001 ) ) |-> auth_17 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_2 ) \n   7'b1100011 : begin\n     err_5 = err_8;\n   end\n   7'b100111x : begin\n     rst_19 = tx_4;\n   end\n   default : begin \n     data_10 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_2 ) == ( 7'b1100011 ) |-> err_5 == err_8 ;endproperty \nproperty name: ( output_register_status_2 ) == ( 7'b100111x ) |-> rst_19 == tx_4 ;endproperty \nproperty name; ( ( output_register_status_2 ) != 7'b1100011 ) || ( output_register_status_2 ) != 7'b100111x ) ) |-> data_10 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'h12 : begin\n     auth_4 = rx_16;\n   end\n   7'b00x01x1 : begin\n     auth_16 = tx_15;\n   end\n   7'b1101001 : begin\n     clk_4 = tx_4;\n   end\n   7'b1011001 : begin\n     chip_15 = chip_5;\n   end\n   6'bxx10xx : begin\n     clk_16 = rst_15;\n   end\n   default : begin \n     data_5 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( 7'h12 ) |-> auth_4 == rx_16 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'b00x01x1 ) |-> auth_16 == tx_15 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'b1101001 ) |-> clk_4 == tx_4 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'b1011001 ) |-> chip_15 == chip_5 ;endproperty \nproperty name: ( output_register_4 ) == ( 6'bxx10xx ) |-> clk_16 == rst_15 ;endproperty \nproperty name; ( ( output_register_4 ) != 7'h12 ) || ( ( output_register_4 ) != 7'b00x01x1 ) || ( ( output_register_4 ) != 7'b1101001 ) || ( ( output_register_4 ) != 7'b1011001 ) || ( output_register_4 ) != 6'bxx10xx ) ) |-> data_5 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_8 ) \n   7'b1101001 : begin\n     reg_18 = data_13;\n   end\n   7'b0111010 : begin\n     err_4 = chip_6;\n   end\n   7'bx00x001 : begin\n     rx_11 = sig_7;\n   end\n   7'h1e : begin\n     reg_9 = chip_9;\n   end\n   default : begin \n     auth_4 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_8 ) == ( 7'b1101001 ) |-> reg_18 == data_13 ;endproperty \nproperty name: ( flag_register_8 ) == ( 7'b0111010 ) |-> err_4 == chip_6 ;endproperty \nproperty name: ( flag_register_8 ) == ( 7'bx00x001 ) |-> rx_11 == sig_7 ;endproperty \nproperty name: ( flag_register_8 ) == ( 7'h1e ) |-> reg_9 == chip_9 ;endproperty \nproperty name; ( ( flag_register_8 ) != 7'b1101001 ) || ( ( flag_register_8 ) != 7'b0111010 ) || ( ( flag_register_8 ) != 7'bx00x001 ) || ( flag_register_8 ) != 7'h1e ) ) |-> auth_4 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_20 ) \n   4'h4 : begin\n     err_13 = cfg_7;\n   end\n   7'h14 : begin\n     rst_7 = core_8;\n   end\n   7'b0100xxx : begin\n     core_5 = clk_12;\n   end\n   6'b0xx001 : begin\n     cfg_16 = data_6;\n   end\n   7'b00xxx0x : begin\n     sig_1 = hw_17;\n   end\n   default : begin \n     rx_5 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_20 ) == ( 4'h4 ) |-> err_13 == cfg_7 ;endproperty \nproperty name: ( ready_register_20 ) == ( 7'h14 ) |-> rst_7 == core_8 ;endproperty \nproperty name: ( ready_register_20 ) == ( 7'b0100xxx ) |-> core_5 == clk_12 ;endproperty \nproperty name: ( ready_register_20 ) == ( 6'b0xx001 ) |-> cfg_16 == data_6 ;endproperty \nproperty name: ( ready_register_20 ) == ( 7'b00xxx0x ) |-> sig_1 == hw_17 ;endproperty \nproperty name; ( ( ready_register_20 ) != 4'h4 ) || ( ( ready_register_20 ) != 7'h14 ) || ( ( ready_register_20 ) != 7'b0100xxx ) || ( ( ready_register_20 ) != 6'b0xx001 ) || ( ready_register_20 ) != 7'b00xxx0x ) ) |-> rx_5 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_20 ) \n   7'bxx1x0xx : begin\n     hw_11 = sig_11;\n   end\n   err_1 : begin\n     chip_10 = fsm_11;\n   end\n   default : begin \n     rst_12 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_20 ) == ( 7'bxx1x0xx ) |-> hw_11 == sig_11 ;endproperty \nproperty name: ( flag_control_20 ) == ( err_1 ) |-> chip_10 == fsm_11 ;endproperty \nproperty name; ( ( flag_control_20 ) != 7'bxx1x0xx ) || ( flag_control_20 ) != err_1 ) ) |-> rst_12 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_4 ) \n   7'b000100x : begin\n     err_7 = rst_13;\n   end\n   7'bxxx1x01 : begin\n     hw_18 = sig_4;\n   end\n   7'b0xx1xxx : begin\n     tx_3 = chip_1;\n   end\n   default : begin \n     sig_8 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_4 ) == ( 7'b000100x ) |-> err_7 == rst_13 ;endproperty \nproperty name: ( busy_signal_4 ) == ( 7'bxxx1x01 ) |-> hw_18 == sig_4 ;endproperty \nproperty name: ( busy_signal_4 ) == ( 7'b0xx1xxx ) |-> tx_3 == chip_1 ;endproperty \nproperty name; ( ( busy_signal_4 ) != 7'b000100x ) || ( ( busy_signal_4 ) != 7'bxxx1x01 ) || ( busy_signal_4 ) != 7'b0xx1xxx ) ) |-> sig_8 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_18 ) \n   7'b01x0100 : begin\n     reg_2 = fsm_10;\n   end\n   7'h42 : begin\n     cfg_13 = fsm_8;\n   end\n   5'he : begin\n     reg_4 = reg_3;\n   end\n   default : begin \n     auth_12 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( data_in_18 ) == ( 7'b01x0100 ) |-> reg_2 == fsm_10 ;endproperty \nproperty name: ( data_in_18 ) == ( 7'h42 ) |-> cfg_13 == fsm_8 ;endproperty \nproperty name: ( data_in_18 ) == ( 5'he ) |-> reg_4 == reg_3 ;endproperty \nproperty name; ( ( data_in_18 ) != 7'b01x0100 ) || ( ( data_in_18 ) != 7'h42 ) || ( data_in_18 ) != 5'he ) ) |-> auth_12 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_14 ) \n   7'bxx01xxx : begin\n     data_14 = clk_11;\n   end\n   6'h21 : begin\n     core_7 = fsm_8;\n   end\n   7'b11x0010 : begin\n     fsm_18 = tx_10;\n   end\n   7'h1d : begin\n     rx_16 = err_17;\n   end\n   3'b010 : begin\n     fsm_15 = clk_8;\n   end\n   default : begin \n     core_1 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( command_status_14 ) == ( 7'bxx01xxx ) |-> data_14 == clk_11 ;endproperty \nproperty name: ( command_status_14 ) == ( 6'h21 ) |-> core_7 == fsm_8 ;endproperty \nproperty name: ( command_status_14 ) == ( 7'b11x0010 ) |-> fsm_18 == tx_10 ;endproperty \nproperty name: ( command_status_14 ) == ( 7'h1d ) |-> rx_16 == err_17 ;endproperty \nproperty name: ( command_status_14 ) == ( 3'b010 ) |-> fsm_15 == clk_8 ;endproperty \nproperty name; ( ( command_status_14 ) != 7'bxx01xxx ) || ( ( command_status_14 ) != 6'h21 ) || ( ( command_status_14 ) != 7'b11x0010 ) || ( ( command_status_14 ) != 7'h1d ) || ( command_status_14 ) != 3'b010 ) ) |-> core_1 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_15 ) \n   7'bxxx01x0 : begin\n     auth_8 = auth_14;\n   end\n   6'bx1xx1x : begin\n     auth_3 = fsm_14;\n   end\n   default : begin \n     rst_2 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_15 ) == ( 7'bxxx01x0 ) |-> auth_8 == auth_14 ;endproperty \nproperty name: ( flag_status_15 ) == ( 6'bx1xx1x ) |-> auth_3 == fsm_14 ;endproperty \nproperty name; ( ( flag_status_15 ) != 7'bxxx01x0 ) || ( flag_status_15 ) != 6'bx1xx1x ) ) |-> rst_2 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_6 ) \n   7'b100x101 : begin\n     tx_16 = tx_11;\n   end\n   7'b01x0110 : begin\n     auth_2 = data_4;\n   end\n   7'bx11x1x1 : begin\n     fsm_20 = fsm_4;\n   end\n   6'b1xxxxx : begin\n     clk_20 = hw_6;\n   end\n   7'b1010111 : begin\n     hw_16 = chip_13;\n   end\n   default : begin \n     data_5 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_6 ) == ( 7'b100x101 ) |-> tx_16 == tx_11 ;endproperty \nproperty name: ( interrupt_control_6 ) == ( 7'b01x0110 ) |-> auth_2 == data_4 ;endproperty \nproperty name: ( interrupt_control_6 ) == ( 7'bx11x1x1 ) |-> fsm_20 == fsm_4 ;endproperty \nproperty name: ( interrupt_control_6 ) == ( 6'b1xxxxx ) |-> clk_20 == hw_6 ;endproperty \nproperty name: ( interrupt_control_6 ) == ( 7'b1010111 ) |-> hw_16 == chip_13 ;endproperty \nproperty name; ( ( interrupt_control_6 ) != 7'b100x101 ) || ( ( interrupt_control_6 ) != 7'b01x0110 ) || ( ( interrupt_control_6 ) != 7'bx11x1x1 ) || ( ( interrupt_control_6 ) != 6'b1xxxxx ) || ( interrupt_control_6 ) != 7'b1010111 ) ) |-> data_5 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_15 ) \n   7'bxx1xxxx : begin\n     data_2 = core_12;\n   end\n   6'b1xx1xx : begin\n     cfg_7 = sig_16;\n   end\n   6'bx0x111 : begin\n     rx_6 = clk_2;\n   end\n   7'b011x1x1 : begin\n     sig_9 = tx_18;\n   end\n   default : begin \n     tx_10 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_15 ) == ( 7'bxx1xxxx ) |-> data_2 == core_12 ;endproperty \nproperty name: ( operation_status_15 ) == ( 6'b1xx1xx ) |-> cfg_7 == sig_16 ;endproperty \nproperty name: ( operation_status_15 ) == ( 6'bx0x111 ) |-> rx_6 == clk_2 ;endproperty \nproperty name: ( operation_status_15 ) == ( 7'b011x1x1 ) |-> sig_9 == tx_18 ;endproperty \nproperty name; ( ( operation_status_15 ) != 7'bxx1xxxx ) || ( ( operation_status_15 ) != 6'b1xx1xx ) || ( ( operation_status_15 ) != 6'bx0x111 ) || ( operation_status_15 ) != 7'b011x1x1 ) ) |-> tx_10 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_7 ) \n   7'b01101xx : begin\n     rst_4 = clk_11;\n   end\n   default : begin \n     err_10 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_7 ) == ( 7'b01101xx ) |-> rst_4 == clk_11 ;endproperty \nproperty name; ( control_flag_register_7 ) != 7'b01101xx ) ) |-> err_10 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_5 ) \n   7'bxx0xx11 : begin\n     fsm_7 = rx_10;\n   end\n   7'bxx01110 : begin\n     rx_2 = cfg_2;\n   end\n   5'b011x1 : begin\n     cfg_6 = auth_13;\n   end\n   default : begin \n     rx_12 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( control_status_5 ) == ( 7'bxx0xx11 ) |-> fsm_7 == rx_10 ;endproperty \nproperty name: ( control_status_5 ) == ( 7'bxx01110 ) |-> rx_2 == cfg_2 ;endproperty \nproperty name: ( control_status_5 ) == ( 5'b011x1 ) |-> cfg_6 == auth_13 ;endproperty \nproperty name; ( ( control_status_5 ) != 7'bxx0xx11 ) || ( ( control_status_5 ) != 7'bxx01110 ) || ( control_status_5 ) != 5'b011x1 ) ) |-> rx_12 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_6 ) \n   7'h73 : begin\n     core_7 = clk_5;\n   end\n   6'bxxx01x : begin\n     chip_12 = rx_3;\n   end\n   7'b10xx010 : begin\n     clk_10 = chip_4;\n   end\n   7'b110111x : begin\n     core_9 = rst_15;\n   end\n   7'b1001100 : begin\n     clk_12 = rx_18;\n   end\n   default : begin \n     auth_18 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_6 ) == ( 7'h73 ) |-> core_7 == clk_5 ;endproperty \nproperty name: ( error_flag_6 ) == ( 6'bxxx01x ) |-> chip_12 == rx_3 ;endproperty \nproperty name: ( error_flag_6 ) == ( 7'b10xx010 ) |-> clk_10 == chip_4 ;endproperty \nproperty name: ( error_flag_6 ) == ( 7'b110111x ) |-> core_9 == rst_15 ;endproperty \nproperty name: ( error_flag_6 ) == ( 7'b1001100 ) |-> clk_12 == rx_18 ;endproperty \nproperty name; ( ( error_flag_6 ) != 7'h73 ) || ( ( error_flag_6 ) != 6'bxxx01x ) || ( ( error_flag_6 ) != 7'b10xx010 ) || ( ( error_flag_6 ) != 7'b110111x ) || ( error_flag_6 ) != 7'b1001100 ) ) |-> auth_18 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_10 ) \n   rx_1 : begin\n     fsm_11 = data_10;\n   end\n   default : begin \n     reg_5 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( data_control_10 ) == ( rx_1 ) |-> fsm_11 == data_10 ;endproperty \nproperty name; ( data_control_10 ) != rx_1 ) ) |-> reg_5 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   7'b100010x : begin\n     clk_3 = rx_14;\n   end\n   7'b0x1x0xx : begin\n     err_2 = rx_4;\n   end\n   7'b1100101 : begin\n     auth_4 = chip_5;\n   end\n   7'b10xx101 : begin\n     clk_19 = core_17;\n   end\n   default : begin \n     core_13 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_1 ) == ( 7'b100010x ) |-> clk_3 == rx_14 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 7'b0x1x0xx ) |-> err_2 == rx_4 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 7'b1100101 ) |-> auth_4 == chip_5 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 7'b10xx101 ) |-> clk_19 == core_17 ;endproperty \nproperty name; ( ( interrupt_enable_1 ) != 7'b100010x ) || ( ( interrupt_enable_1 ) != 7'b0x1x0xx ) || ( ( interrupt_enable_1 ) != 7'b1100101 ) || ( interrupt_enable_1 ) != 7'b10xx101 ) ) |-> core_13 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_5 ) \n   7'bx1x010x : begin\n     rx_12 = tx_3;\n   end\n   6'b1x1000 : begin\n     err_7 = hw_12;\n   end\n   7'b1x11xxx : begin\n     hw_4 = core_6;\n   end\n   default : begin \n     chip_8 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_5 ) == ( 7'bx1x010x ) |-> rx_12 == tx_3 ;endproperty \nproperty name: ( input_ready_5 ) == ( 6'b1x1000 ) |-> err_7 == hw_12 ;endproperty \nproperty name: ( input_ready_5 ) == ( 7'b1x11xxx ) |-> hw_4 == core_6 ;endproperty \nproperty name; ( ( input_ready_5 ) != 7'bx1x010x ) || ( ( input_ready_5 ) != 6'b1x1000 ) || ( input_ready_5 ) != 7'b1x11xxx ) ) |-> chip_8 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_6 ) \n   7'bxx1xx10 : begin\n     clk_8 = err_9;\n   end\n   default : begin \n     fsm_1 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_6 ) == ( 7'bxx1xx10 ) |-> clk_8 == err_9 ;endproperty \nproperty name; ( acknowledge_6 ) != 7'bxx1xx10 ) ) |-> fsm_1 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'b0101101 : begin\n     fsm_20 = core_16;\n   end\n   7'bx1xxx0x : begin\n     err_4 = fsm_16;\n   end\n   6'b1100xx : begin\n     clk_10 = hw_3;\n   end\n   5'b1x1x1 : begin\n     fsm_14 = cfg_10;\n   end\n   default : begin \n     rst_5 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_16 ) == ( 7'b0101101 ) |-> fsm_20 == core_16 ;endproperty \nproperty name: ( flag_control_16 ) == ( 7'bx1xxx0x ) |-> err_4 == fsm_16 ;endproperty \nproperty name: ( flag_control_16 ) == ( 6'b1100xx ) |-> clk_10 == hw_3 ;endproperty \nproperty name: ( flag_control_16 ) == ( 5'b1x1x1 ) |-> fsm_14 == cfg_10 ;endproperty \nproperty name; ( ( flag_control_16 ) != 7'b0101101 ) || ( ( flag_control_16 ) != 7'bx1xxx0x ) || ( ( flag_control_16 ) != 6'b1100xx ) || ( flag_control_16 ) != 5'b1x1x1 ) ) |-> rst_5 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_9 ) \n   6'h3 : begin\n     auth_16 = tx_10;\n   end\n   6'b0x11x0 : begin\n     rst_12 = sig_6;\n   end\n   7'b1x1xxxx : begin\n     err_6 = clk_15;\n   end\n   7'bx0xx1xx : begin\n     fsm_6 = cfg_5;\n   end\n   default : begin \n     rx_2 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_9 ) == ( 6'h3 ) |-> auth_16 == tx_10 ;endproperty \nproperty name: ( start_bit_9 ) == ( 6'b0x11x0 ) |-> rst_12 == sig_6 ;endproperty \nproperty name: ( start_bit_9 ) == ( 7'b1x1xxxx ) |-> err_6 == clk_15 ;endproperty \nproperty name: ( start_bit_9 ) == ( 7'bx0xx1xx ) |-> fsm_6 == cfg_5 ;endproperty \nproperty name; ( ( start_bit_9 ) != 6'h3 ) || ( ( start_bit_9 ) != 6'b0x11x0 ) || ( ( start_bit_9 ) != 7'b1x1xxxx ) || ( start_bit_9 ) != 7'bx0xx1xx ) ) |-> rx_2 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_7 ) \n   7'b0xx101x : begin\n     sig_17 = clk_18;\n   end\n   6'bx01x10 : begin\n     reg_8 = clk_3;\n   end\n   7'b1x0xx0x : begin\n     rst_18 = fsm_2;\n   end\n   7'b1xx1x11 : begin\n     reg_6 = auth_11;\n   end\n   default : begin \n     clk_9 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_7 ) == ( 7'b0xx101x ) |-> sig_17 == clk_18 ;endproperty \nproperty name: ( data_register_status_7 ) == ( 6'bx01x10 ) |-> reg_8 == clk_3 ;endproperty \nproperty name: ( data_register_status_7 ) == ( 7'b1x0xx0x ) |-> rst_18 == fsm_2 ;endproperty \nproperty name: ( data_register_status_7 ) == ( 7'b1xx1x11 ) |-> reg_6 == auth_11 ;endproperty \nproperty name; ( ( data_register_status_7 ) != 7'b0xx101x ) || ( ( data_register_status_7 ) != 6'bx01x10 ) || ( ( data_register_status_7 ) != 7'b1x0xx0x ) || ( data_register_status_7 ) != 7'b1xx1x11 ) ) |-> clk_9 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_5 ) \n   6'b1x1111 : begin\n     core_4 = chip_2;\n   end\n   7'b10xx0x1 : begin\n     rst_17 = auth_11;\n   end\n   6'h9 : begin\n     reg_17 = chip_10;\n   end\n   5'b1xx1x : begin\n     reg_2 = rst_10;\n   end\n   7'h21 : begin\n     err_9 = fsm_16;\n   end\n   default : begin \n     sig_17 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_5 ) == ( 6'b1x1111 ) |-> core_4 == chip_2 ;endproperty \nproperty name: ( status_output_buffer_5 ) == ( 7'b10xx0x1 ) |-> rst_17 == auth_11 ;endproperty \nproperty name: ( status_output_buffer_5 ) == ( 6'h9 ) |-> reg_17 == chip_10 ;endproperty \nproperty name: ( status_output_buffer_5 ) == ( 5'b1xx1x ) |-> reg_2 == rst_10 ;endproperty \nproperty name: ( status_output_buffer_5 ) == ( 7'h21 ) |-> err_9 == fsm_16 ;endproperty \nproperty name; ( ( status_output_buffer_5 ) != 6'b1x1111 ) || ( ( status_output_buffer_5 ) != 7'b10xx0x1 ) || ( ( status_output_buffer_5 ) != 6'h9 ) || ( ( status_output_buffer_5 ) != 5'b1xx1x ) || ( status_output_buffer_5 ) != 7'h21 ) ) |-> sig_17 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   5'h12 : begin\n     rst_1 = reg_9;\n   end\n   7'h2c : begin\n     tx_13 = reg_1;\n   end\n   7'bxx0x0xx : begin\n     reg_2 = fsm_6;\n   end\n   default : begin \n     reg_10 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_17 ) == ( 5'h12 ) |-> rst_1 == reg_9 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( 7'h2c ) |-> tx_13 == reg_1 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( 7'bxx0x0xx ) |-> reg_2 == fsm_6 ;endproperty \nproperty name; ( ( interrupt_control_status_17 ) != 5'h12 ) || ( ( interrupt_control_status_17 ) != 7'h2c ) || ( interrupt_control_status_17 ) != 7'bxx0x0xx ) ) |-> reg_10 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_20 ) \n   5'b11000 : begin\n     chip_14 = chip_5;\n   end\n   default : begin \n     auth_1 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_20 ) == ( 5'b11000 ) |-> chip_14 == chip_5 ;endproperty \nproperty name; ( error_flag_20 ) != 5'b11000 ) ) |-> auth_1 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   6'bxx1xxx : begin\n     tx_3 = hw_10;\n   end\n   6'b001x11 : begin\n     rst_7 = tx_17;\n   end\n   7'b0xxx0xx : begin\n     err_1 = auth_3;\n   end\n   7'b0xx10x0 : begin\n     data_8 = cfg_11;\n   end\n   default : begin \n     err_3 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_16 ) == ( 6'bxx1xxx ) |-> tx_3 == hw_10 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 6'b001x11 ) |-> rst_7 == tx_17 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'b0xxx0xx ) |-> err_1 == auth_3 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'b0xx10x0 ) |-> data_8 == cfg_11 ;endproperty \nproperty name; ( ( output_buffer_status_16 ) != 6'bxx1xxx ) || ( ( output_buffer_status_16 ) != 6'b001x11 ) || ( ( output_buffer_status_16 ) != 7'b0xxx0xx ) || ( output_buffer_status_16 ) != 7'b0xx10x0 ) ) |-> err_3 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_10 ) \n   7'b00x001x : begin\n     err_5 = tx_18;\n   end\n   5'h3 : begin\n     clk_15 = cfg_3;\n   end\n   6'h25 : begin\n     sig_6 = rst_9;\n   end\n   default : begin \n     data_5 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( input_data_10 ) == ( 7'b00x001x ) |-> err_5 == tx_18 ;endproperty \nproperty name: ( input_data_10 ) == ( 5'h3 ) |-> clk_15 == cfg_3 ;endproperty \nproperty name: ( input_data_10 ) == ( 6'h25 ) |-> sig_6 == rst_9 ;endproperty \nproperty name; ( ( input_data_10 ) != 7'b00x001x ) || ( ( input_data_10 ) != 5'h3 ) || ( input_data_10 ) != 6'h25 ) ) |-> data_5 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'he : begin\n     rx_5 = clk_12;\n   end\n   6'b0x1x11 : begin\n     core_16 = auth_18;\n   end\n   6'b10010x : begin\n     cfg_11 = hw_13;\n   end\n   default : begin \n     fsm_13 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_10 ) == ( 7'he ) |-> rx_5 == clk_12 ;endproperty \nproperty name: ( flag_control_10 ) == ( 6'b0x1x11 ) |-> core_16 == auth_18 ;endproperty \nproperty name: ( flag_control_10 ) == ( 6'b10010x ) |-> cfg_11 == hw_13 ;endproperty \nproperty name; ( ( flag_control_10 ) != 7'he ) || ( ( flag_control_10 ) != 6'b0x1x11 ) || ( flag_control_10 ) != 6'b10010x ) ) |-> fsm_13 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_16 ) \n   7'b0x0101x : begin\n     rx_13 = err_5;\n   end\n   default : begin \n     data_18 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( output_status_16 ) == ( 7'b0x0101x ) |-> rx_13 == err_5 ;endproperty \nproperty name; ( output_status_16 ) != 7'b0x0101x ) ) |-> data_18 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_1 ) \n   5'b0x01x : begin\n     core_17 = rst_7;\n   end\n   5'b01x01 : begin\n     reg_17 = hw_17;\n   end\n   default : begin \n     rx_6 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_1 ) == ( 5'b0x01x ) |-> core_17 == rst_7 ;endproperty \nproperty name: ( flag_control_1 ) == ( 5'b01x01 ) |-> reg_17 == hw_17 ;endproperty \nproperty name; ( ( flag_control_1 ) != 5'b0x01x ) || ( flag_control_1 ) != 5'b01x01 ) ) |-> rx_6 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_6 ) \n   7'b1000000 : begin\n     core_4 = rst_2;\n   end\n   7'b1x10xxx : begin\n     auth_16 = hw_9;\n   end\n   7'b00x01x1 : begin\n     clk_16 = hw_11;\n   end\n   7'b0100101 : begin\n     reg_10 = data_1;\n   end\n   default : begin \n     tx_9 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_6 ) == ( 7'b1000000 ) |-> core_4 == rst_2 ;endproperty \nproperty name: ( output_status_register_6 ) == ( 7'b1x10xxx ) |-> auth_16 == hw_9 ;endproperty \nproperty name: ( output_status_register_6 ) == ( 7'b00x01x1 ) |-> clk_16 == hw_11 ;endproperty \nproperty name: ( output_status_register_6 ) == ( 7'b0100101 ) |-> reg_10 == data_1 ;endproperty \nproperty name; ( ( output_status_register_6 ) != 7'b1000000 ) || ( ( output_status_register_6 ) != 7'b1x10xxx ) || ( ( output_status_register_6 ) != 7'b00x01x1 ) || ( output_status_register_6 ) != 7'b0100101 ) ) |-> tx_9 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_13 ) \n   7'h3d : begin\n     chip_18 = auth_7;\n   end\n   7'b001x0xx : begin\n     err_18 = reg_19;\n   end\n   default : begin \n     err_17 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_13 ) == ( 7'h3d ) |-> chip_18 == auth_7 ;endproperty \nproperty name: ( control_input_status_13 ) == ( 7'b001x0xx ) |-> err_18 == reg_19 ;endproperty \nproperty name; ( ( control_input_status_13 ) != 7'h3d ) || ( control_input_status_13 ) != 7'b001x0xx ) ) |-> err_17 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_7 ) \n   6'h1f : begin\n     chip_11 = auth_17;\n   end\n   6'b100000 : begin\n     clk_19 = data_3;\n   end\n   6'b0110x1 : begin\n     rst_17 = rst_5;\n   end\n   default : begin \n     hw_13 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_7 ) == ( 6'h1f ) |-> chip_11 == auth_17 ;endproperty \nproperty name: ( input_ready_7 ) == ( 6'b100000 ) |-> clk_19 == data_3 ;endproperty \nproperty name: ( input_ready_7 ) == ( 6'b0110x1 ) |-> rst_17 == rst_5 ;endproperty \nproperty name; ( ( input_ready_7 ) != 6'h1f ) || ( ( input_ready_7 ) != 6'b100000 ) || ( input_ready_7 ) != 6'b0110x1 ) ) |-> hw_13 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_10 ) \n   6'b0xxx1x : begin\n     tx_4 = clk_2;\n   end\n   default : begin \n     err_17 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_10 ) == ( 6'b0xxx1x ) |-> tx_4 == clk_2 ;endproperty \nproperty name; ( transfer_complete_10 ) != 6'b0xxx1x ) ) |-> err_17 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_10 ) \n   7'bx101x00 : begin\n     fsm_20 = err_3;\n   end\n   5'b11x10 : begin\n     rx_1 = data_5;\n   end\n   7'b0xx1x0x : begin\n     err_11 = sig_11;\n   end\n   7'b00xx01x : begin\n     data_7 = fsm_20;\n   end\n   7'bx0xx1xx : begin\n     data_18 = err_1;\n   end\n   default : begin \n     clk_16 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_10 ) == ( 7'bx101x00 ) |-> fsm_20 == err_3 ;endproperty \nproperty name: ( ready_register_10 ) == ( 5'b11x10 ) |-> rx_1 == data_5 ;endproperty \nproperty name: ( ready_register_10 ) == ( 7'b0xx1x0x ) |-> err_11 == sig_11 ;endproperty \nproperty name: ( ready_register_10 ) == ( 7'b00xx01x ) |-> data_7 == fsm_20 ;endproperty \nproperty name: ( ready_register_10 ) == ( 7'bx0xx1xx ) |-> data_18 == err_1 ;endproperty \nproperty name; ( ( ready_register_10 ) != 7'bx101x00 ) || ( ( ready_register_10 ) != 5'b11x10 ) || ( ( ready_register_10 ) != 7'b0xx1x0x ) || ( ( ready_register_10 ) != 7'b00xx01x ) || ( ready_register_10 ) != 7'bx0xx1xx ) ) |-> clk_16 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_3 ) \n   7'bxxx1xx1 : begin\n     cfg_7 = auth_17;\n   end\n   6'bx11001 : begin\n     auth_4 = rst_4;\n   end\n   default : begin \n     tx_4 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( data_in_3 ) == ( 7'bxxx1xx1 ) |-> cfg_7 == auth_17 ;endproperty \nproperty name: ( data_in_3 ) == ( 6'bx11001 ) |-> auth_4 == rst_4 ;endproperty \nproperty name; ( ( data_in_3 ) != 7'bxxx1xx1 ) || ( data_in_3 ) != 6'bx11001 ) ) |-> tx_4 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_11 ) \n   6'b0x11x0 : begin\n     rst_12 = sig_1;\n   end\n   7'b1x0x101 : begin\n     chip_12 = fsm_10;\n   end\n   7'bxx1x10x : begin\n     auth_4 = hw_13;\n   end\n   5'b011x1 : begin\n     clk_12 = err_2;\n   end\n   7'bx100011 : begin\n     err_7 = sig_13;\n   end\n   default : begin \n     sig_16 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_11 ) == ( 6'b0x11x0 ) |-> rst_12 == sig_1 ;endproperty \nproperty name: ( write_complete_11 ) == ( 7'b1x0x101 ) |-> chip_12 == fsm_10 ;endproperty \nproperty name: ( write_complete_11 ) == ( 7'bxx1x10x ) |-> auth_4 == hw_13 ;endproperty \nproperty name: ( write_complete_11 ) == ( 5'b011x1 ) |-> clk_12 == err_2 ;endproperty \nproperty name: ( write_complete_11 ) == ( 7'bx100011 ) |-> err_7 == sig_13 ;endproperty \nproperty name; ( ( write_complete_11 ) != 6'b0x11x0 ) || ( ( write_complete_11 ) != 7'b1x0x101 ) || ( ( write_complete_11 ) != 7'bxx1x10x ) || ( ( write_complete_11 ) != 5'b011x1 ) || ( write_complete_11 ) != 7'bx100011 ) ) |-> sig_16 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_18 ) \n   7'b0101101 : begin\n     err_4 = cfg_16;\n   end\n   default : begin \n     reg_13 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_18 ) == ( 7'b0101101 ) |-> err_4 == cfg_16 ;endproperty \nproperty name; ( status_output_18 ) != 7'b0101101 ) ) |-> reg_13 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_13 ) \n   7'h5f : begin\n     clk_4 = hw_1;\n   end\n   7'b0010100 : begin\n     cfg_8 = cfg_18;\n   end\n   6'h34 : begin\n     reg_6 = clk_19;\n   end\n   5'b10010 : begin\n     err_13 = cfg_12;\n   end\n   5'hxb : begin\n     hw_16 = auth_19;\n   end\n   default : begin \n     data_8 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( data_out_13 ) == ( 7'h5f ) |-> clk_4 == hw_1 ;endproperty \nproperty name: ( data_out_13 ) == ( 7'b0010100 ) |-> cfg_8 == cfg_18 ;endproperty \nproperty name: ( data_out_13 ) == ( 6'h34 ) |-> reg_6 == clk_19 ;endproperty \nproperty name: ( data_out_13 ) == ( 5'b10010 ) |-> err_13 == cfg_12 ;endproperty \nproperty name: ( data_out_13 ) == ( 5'hxb ) |-> hw_16 == auth_19 ;endproperty \nproperty name; ( ( data_out_13 ) != 7'h5f ) || ( ( data_out_13 ) != 7'b0010100 ) || ( ( data_out_13 ) != 6'h34 ) || ( ( data_out_13 ) != 5'b10010 ) || ( data_out_13 ) != 5'hxb ) ) |-> data_8 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_5 ) \n   7'bx1x0x1x : begin\n     data_8 = data_13;\n   end\n   7'b0xxxx0x : begin\n     hw_7 = sig_10;\n   end\n   5'b0xx10 : begin\n     hw_4 = tx_11;\n   end\n   default : begin \n     chip_19 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( output_register_5 ) == ( 7'bx1x0x1x ) |-> data_8 == data_13 ;endproperty \nproperty name: ( output_register_5 ) == ( 7'b0xxxx0x ) |-> hw_7 == sig_10 ;endproperty \nproperty name: ( output_register_5 ) == ( 5'b0xx10 ) |-> hw_4 == tx_11 ;endproperty \nproperty name; ( ( output_register_5 ) != 7'bx1x0x1x ) || ( ( output_register_5 ) != 7'b0xxxx0x ) || ( output_register_5 ) != 5'b0xx10 ) ) |-> chip_19 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_5 ) \n   4'b11x1 : begin\n     sig_15 = err_18;\n   end\n   5'b10x11 : begin\n     cfg_14 = tx_12;\n   end\n   7'b111000x : begin\n     reg_7 = rst_5;\n   end\n   default : begin \n     sig_1 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( output_data_5 ) == ( 4'b11x1 ) |-> sig_15 == err_18 ;endproperty \nproperty name: ( output_data_5 ) == ( 5'b10x11 ) |-> cfg_14 == tx_12 ;endproperty \nproperty name: ( output_data_5 ) == ( 7'b111000x ) |-> reg_7 == rst_5 ;endproperty \nproperty name; ( ( output_data_5 ) != 4'b11x1 ) || ( ( output_data_5 ) != 5'b10x11 ) || ( output_data_5 ) != 7'b111000x ) ) |-> sig_1 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_3 ) \n   6'b11x001 : begin\n     sig_19 = data_8;\n   end\n   core_8 : begin\n     clk_7 = rst_4;\n   end\n   7'b0000000 : begin\n     cfg_5 = clk_12;\n   end\n   6'bx1x10x : begin\n     data_14 = tx_7;\n   end\n   7'b10011x1 : begin\n     tx_4 = fsm_18;\n   end\n   default : begin \n     core_14 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_3 ) == ( 6'b11x001 ) |-> sig_19 == data_8 ;endproperty \nproperty name: ( control_valid_3 ) == ( core_8 ) |-> clk_7 == rst_4 ;endproperty \nproperty name: ( control_valid_3 ) == ( 7'b0000000 ) |-> cfg_5 == clk_12 ;endproperty \nproperty name: ( control_valid_3 ) == ( 6'bx1x10x ) |-> data_14 == tx_7 ;endproperty \nproperty name: ( control_valid_3 ) == ( 7'b10011x1 ) |-> tx_4 == fsm_18 ;endproperty \nproperty name; ( ( control_valid_3 ) != 6'b11x001 ) || ( ( control_valid_3 ) != core_8 ) || ( ( control_valid_3 ) != 7'b0000000 ) || ( ( control_valid_3 ) != 6'bx1x10x ) || ( control_valid_3 ) != 7'b10011x1 ) ) |-> core_14 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_3 ) \n   7'h9 : begin\n     cfg_3 = tx_1;\n   end\n   6'bxx1x00 : begin\n     rx_1 = err_14;\n   end\n   7'b1111100 : begin\n     fsm_4 = cfg_7;\n   end\n   default : begin \n     data_10 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( status_output_3 ) == ( 7'h9 ) |-> cfg_3 == tx_1 ;endproperty \nproperty name: ( status_output_3 ) == ( 6'bxx1x00 ) |-> rx_1 == err_14 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'b1111100 ) |-> fsm_4 == cfg_7 ;endproperty \nproperty name; ( ( status_output_3 ) != 7'h9 ) || ( ( status_output_3 ) != 6'bxx1x00 ) || ( status_output_3 ) != 7'b1111100 ) ) |-> data_10 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_18 ) \n   7'b100111x : begin\n     fsm_17 = data_9;\n   end\n   5'b0011x : begin\n     reg_6 = core_9;\n   end\n   7'bxx0001x : begin\n     tx_8 = core_17;\n   end\n   default : begin \n     rx_5 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_18 ) == ( 7'b100111x ) |-> fsm_17 == data_9 ;endproperty \nproperty name: ( status_flag_18 ) == ( 5'b0011x ) |-> reg_6 == core_9 ;endproperty \nproperty name: ( status_flag_18 ) == ( 7'bxx0001x ) |-> tx_8 == core_17 ;endproperty \nproperty name; ( ( status_flag_18 ) != 7'b100111x ) || ( ( status_flag_18 ) != 5'b0011x ) || ( status_flag_18 ) != 7'bxx0001x ) ) |-> rx_5 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_13 ) \n   6'b010x1x : begin\n     clk_2 = fsm_19;\n   end\n   6'bx01100 : begin\n     rx_9 = cfg_5;\n   end\n   default : begin \n     rst_9 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_13 ) == ( 6'b010x1x ) |-> clk_2 == fsm_19 ;endproperty \nproperty name: ( flag_register_13 ) == ( 6'bx01100 ) |-> rx_9 == cfg_5 ;endproperty \nproperty name; ( ( flag_register_13 ) != 6'b010x1x ) || ( flag_register_13 ) != 6'bx01100 ) ) |-> rst_9 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   chip : begin\n     chip_15 = rst_6;\n   end\n   sig_1 : begin\n     clk_15 = hw_3;\n   end\n   5'bxx000 : begin\n     core_4 = cfg_3;\n   end\n   default : begin \n     err_2 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_11 ) == ( chip ) |-> chip_15 == rst_6 ;endproperty \nproperty name: ( input_buffer_11 ) == ( sig_1 ) |-> clk_15 == hw_3 ;endproperty \nproperty name: ( input_buffer_11 ) == ( 5'bxx000 ) |-> core_4 == cfg_3 ;endproperty \nproperty name; ( ( input_buffer_11 ) != chip ) || ( ( input_buffer_11 ) != sig_1 ) || ( input_buffer_11 ) != 5'bxx000 ) ) |-> err_2 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   5'bx110x : begin\n     cfg_4 = reg_5;\n   end\n   6'b001000 : begin\n     hw_17 = chip_13;\n   end\n   default : begin \n     chip_18 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_3 ) == ( 5'bx110x ) |-> cfg_4 == reg_5 ;endproperty \nproperty name: ( ready_signal_3 ) == ( 6'b001000 ) |-> hw_17 == chip_13 ;endproperty \nproperty name; ( ( ready_signal_3 ) != 5'bx110x ) || ( ready_signal_3 ) != 6'b001000 ) ) |-> chip_18 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   6'h1e : begin\n     data_13 = tx_7;\n   end\n   7'b1xxxxxx : begin\n     tx_18 = clk_17;\n   end\n   6'b01xxx0 : begin\n     core_18 = data_4;\n   end\n   default : begin \n     hw_19 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_15 ) == ( 6'h1e ) |-> data_13 == tx_7 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'b1xxxxxx ) |-> tx_18 == clk_17 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 6'b01xxx0 ) |-> core_18 == data_4 ;endproperty \nproperty name; ( ( status_output_buffer_15 ) != 6'h1e ) || ( ( status_output_buffer_15 ) != 7'b1xxxxxx ) || ( status_output_buffer_15 ) != 6'b01xxx0 ) ) |-> hw_19 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_17 ) \n   7'h4a : begin\n     reg_11 = chip_13;\n   end\n   7'bxxxxx0x : begin\n     data_4 = data_14;\n   end\n   7'bx1011xx : begin\n     rx_1 = err_4;\n   end\n   default : begin \n     err_3 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_17 ) == ( 7'h4a ) |-> reg_11 == chip_13 ;endproperty \nproperty name: ( instruction_buffer_17 ) == ( 7'bxxxxx0x ) |-> data_4 == data_14 ;endproperty \nproperty name: ( instruction_buffer_17 ) == ( 7'bx1011xx ) |-> rx_1 == err_4 ;endproperty \nproperty name; ( ( instruction_buffer_17 ) != 7'h4a ) || ( ( instruction_buffer_17 ) != 7'bxxxxx0x ) || ( instruction_buffer_17 ) != 7'bx1011xx ) ) |-> err_3 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_11 ) \n   7'bx001xx0 : begin\n     auth_10 = core_10;\n   end\n   7'h1f : begin\n     auth_8 = err_17;\n   end\n   6'bxxx00x : begin\n     sig_6 = clk_19;\n   end\n   6'b101x1x : begin\n     fsm_6 = clk_12;\n   end\n   7'b0xx101x : begin\n     tx_17 = core_17;\n   end\n   default : begin \n     fsm_4 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( control_data_11 ) == ( 7'bx001xx0 ) |-> auth_10 == core_10 ;endproperty \nproperty name: ( control_data_11 ) == ( 7'h1f ) |-> auth_8 == err_17 ;endproperty \nproperty name: ( control_data_11 ) == ( 6'bxxx00x ) |-> sig_6 == clk_19 ;endproperty \nproperty name: ( control_data_11 ) == ( 6'b101x1x ) |-> fsm_6 == clk_12 ;endproperty \nproperty name: ( control_data_11 ) == ( 7'b0xx101x ) |-> tx_17 == core_17 ;endproperty \nproperty name; ( ( control_data_11 ) != 7'bx001xx0 ) || ( ( control_data_11 ) != 7'h1f ) || ( ( control_data_11 ) != 6'bxxx00x ) || ( ( control_data_11 ) != 6'b101x1x ) || ( control_data_11 ) != 7'b0xx101x ) ) |-> fsm_4 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_16 ) \n   7'h66 : begin\n     rx_2 = reg_12;\n   end\n   7'b0111x11 : begin\n     clk_7 = rx_19;\n   end\n   7'b01x0100 : begin\n     cfg_11 = sig_14;\n   end\n   7'h37 : begin\n     auth_5 = sig_20;\n   end\n   7'b00xxx00 : begin\n     core_20 = clk_17;\n   end\n   default : begin \n     tx_3 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( command_status_16 ) == ( 7'h66 ) |-> rx_2 == reg_12 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'b0111x11 ) |-> clk_7 == rx_19 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'b01x0100 ) |-> cfg_11 == sig_14 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'h37 ) |-> auth_5 == sig_20 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'b00xxx00 ) |-> core_20 == clk_17 ;endproperty \nproperty name; ( ( command_status_16 ) != 7'h66 ) || ( ( command_status_16 ) != 7'b0111x11 ) || ( ( command_status_16 ) != 7'b01x0100 ) || ( ( command_status_16 ) != 7'h37 ) || ( command_status_16 ) != 7'b00xxx00 ) ) |-> tx_3 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_16 ) \n   tx_17 : begin\n     rst_18 = clk_19;\n   end\n   default : begin \n     clk_13 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( control_output_16 ) == ( tx_17 ) |-> rst_18 == clk_19 ;endproperty \nproperty name; ( control_output_16 ) != tx_17 ) ) |-> clk_13 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   6'b11xx10 : begin\n     err_10 = data_8;\n   end\n   7'b00010xx : begin\n     auth_14 = sig_15;\n   end\n   default : begin \n     auth_5 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_12 ) == ( 6'b11xx10 ) |-> err_10 == data_8 ;endproperty \nproperty name: ( input_status_register_12 ) == ( 7'b00010xx ) |-> auth_14 == sig_15 ;endproperty \nproperty name; ( ( input_status_register_12 ) != 6'b11xx10 ) || ( input_status_register_12 ) != 7'b00010xx ) ) |-> auth_5 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_10 ) \n   3'bxx1 : begin\n     cfg_11 = data_7;\n   end\n   6'b1100xx : begin\n     reg_10 = reg_19;\n   end\n   6'h2a : begin\n     tx_18 = cfg_12;\n   end\n   default : begin \n     rx_8 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_10 ) == ( 3'bxx1 ) |-> cfg_11 == data_7 ;endproperty \nproperty name: ( status_flag_10 ) == ( 6'b1100xx ) |-> reg_10 == reg_19 ;endproperty \nproperty name: ( status_flag_10 ) == ( 6'h2a ) |-> tx_18 == cfg_12 ;endproperty \nproperty name; ( ( status_flag_10 ) != 3'bxx1 ) || ( ( status_flag_10 ) != 6'b1100xx ) || ( status_flag_10 ) != 6'h2a ) ) |-> rx_8 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   7'bx1111xx : begin\n     auth_10 = rst_8;\n   end\n   default : begin \n     clk_20 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_7 ) == ( 7'bx1111xx ) |-> auth_10 == rst_8 ;endproperty \nproperty name; ( ready_signal_7 ) != 7'bx1111xx ) ) |-> clk_20 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_7 ) \n   7'h64 : begin\n     tx_14 = core_2;\n   end\n   7'b1xxx0x0 : begin\n     clk_14 = rx_12;\n   end\n   4'bx000 : begin\n     sig_14 = auth_2;\n   end\n   6'b111x11 : begin\n     reg_11 = clk_1;\n   end\n   reg_9 : begin\n     clk_20 = tx_3;\n   end\n   default : begin \n     reg_7 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_7 ) == ( 7'h64 ) |-> tx_14 == core_2 ;endproperty \nproperty name: ( control_input_status_7 ) == ( 7'b1xxx0x0 ) |-> clk_14 == rx_12 ;endproperty \nproperty name: ( control_input_status_7 ) == ( 4'bx000 ) |-> sig_14 == auth_2 ;endproperty \nproperty name: ( control_input_status_7 ) == ( 6'b111x11 ) |-> reg_11 == clk_1 ;endproperty \nproperty name: ( control_input_status_7 ) == ( reg_9 ) |-> clk_20 == tx_3 ;endproperty \nproperty name; ( ( control_input_status_7 ) != 7'h64 ) || ( ( control_input_status_7 ) != 7'b1xxx0x0 ) || ( ( control_input_status_7 ) != 4'bx000 ) || ( ( control_input_status_7 ) != 6'b111x11 ) || ( control_input_status_7 ) != reg_9 ) ) |-> reg_7 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_19 ) \n   7'b100xx0x : begin\n     chip_16 = tx_5;\n   end\n   7'h1a : begin\n     cfg_15 = chip_19;\n   end\n   default : begin \n     cfg_14 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_19 ) == ( 7'b100xx0x ) |-> chip_16 == tx_5 ;endproperty \nproperty name: ( error_flag_19 ) == ( 7'h1a ) |-> cfg_15 == chip_19 ;endproperty \nproperty name; ( ( error_flag_19 ) != 7'b100xx0x ) || ( error_flag_19 ) != 7'h1a ) ) |-> cfg_14 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_18 ) \n   4'hc : begin\n     data_1 = sig_5;\n   end\n   default : begin \n     rst_9 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_18 ) == ( 4'hc ) |-> data_1 == sig_5 ;endproperty \nproperty name; ( control_register_status_18 ) != 4'hc ) ) |-> rst_9 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   7'bx011100 : begin\n     clk_16 = sig_11;\n   end\n   clk_13 : begin\n     hw_18 = rst_11;\n   end\n   default : begin \n     hw_15 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_2 ) == ( 7'bx011100 ) |-> clk_16 == sig_11 ;endproperty \nproperty name: ( data_buffer_status_2 ) == ( clk_13 ) |-> hw_18 == rst_11 ;endproperty \nproperty name; ( ( data_buffer_status_2 ) != 7'bx011100 ) || ( data_buffer_status_2 ) != clk_13 ) ) |-> hw_15 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_12 ) \n   6'bx10100 : begin\n     rx_14 = rst_8;\n   end\n   default : begin \n     reg_17 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_12 ) == ( 6'bx10100 ) |-> rx_14 == rst_8 ;endproperty \nproperty name; ( interrupt_control_12 ) != 6'bx10100 ) ) |-> reg_17 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_8 ) \n   7'b01xx111 : begin\n     sig_7 = clk_2;\n   end\n   7'b1x100x0 : begin\n     rst_7 = auth_8;\n   end\n   7'b10x1100 : begin\n     rst_20 = sig_4;\n   end\n   7'b1x101x1 : begin\n     fsm_16 = clk_16;\n   end\n   default : begin \n     core_1 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( input_data_8 ) == ( 7'b01xx111 ) |-> sig_7 == clk_2 ;endproperty \nproperty name: ( input_data_8 ) == ( 7'b1x100x0 ) |-> rst_7 == auth_8 ;endproperty \nproperty name: ( input_data_8 ) == ( 7'b10x1100 ) |-> rst_20 == sig_4 ;endproperty \nproperty name: ( input_data_8 ) == ( 7'b1x101x1 ) |-> fsm_16 == clk_16 ;endproperty \nproperty name; ( ( input_data_8 ) != 7'b01xx111 ) || ( ( input_data_8 ) != 7'b1x100x0 ) || ( ( input_data_8 ) != 7'b10x1100 ) || ( input_data_8 ) != 7'b1x101x1 ) ) |-> core_1 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_5 ) \n   6'b1011xx : begin\n     err_10 = fsm_2;\n   end\n   6'b010001 : begin\n     cfg_8 = cfg_3;\n   end\n   7'b1xxx10x : begin\n     fsm_7 = reg_8;\n   end\n   7'b0111111 : begin\n     clk_8 = data_7;\n   end\n   default : begin \n     sig_12 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_5 ) == ( 6'b1011xx ) |-> err_10 == fsm_2 ;endproperty \nproperty name: ( error_flag_5 ) == ( 6'b010001 ) |-> cfg_8 == cfg_3 ;endproperty \nproperty name: ( error_flag_5 ) == ( 7'b1xxx10x ) |-> fsm_7 == reg_8 ;endproperty \nproperty name: ( error_flag_5 ) == ( 7'b0111111 ) |-> clk_8 == data_7 ;endproperty \nproperty name; ( ( error_flag_5 ) != 6'b1011xx ) || ( ( error_flag_5 ) != 6'b010001 ) || ( ( error_flag_5 ) != 7'b1xxx10x ) || ( error_flag_5 ) != 7'b0111111 ) ) |-> sig_12 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_19 ) \n   6'b0x0x0x : begin\n     rst_3 = err_11;\n   end\n   default : begin \n     hw_15 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_19 ) == ( 6'b0x0x0x ) |-> rst_3 == err_11 ;endproperty \nproperty name; ( flag_control_19 ) != 6'b0x0x0x ) ) |-> hw_15 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_18 ) \n   5'bx1111 : begin\n     hw_7 = data_13;\n   end\n   6'b11xx10 : begin\n     fsm_16 = reg_9;\n   end\n   7'bx10xx0x : begin\n     data_17 = tx_7;\n   end\n   7'b1x1x001 : begin\n     err_18 = auth_16;\n   end\n   6'b110100 : begin\n     reg_6 = rst_7;\n   end\n   default : begin \n     reg_11 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_18 ) == ( 5'bx1111 ) |-> hw_7 == data_13 ;endproperty \nproperty name: ( status_register_status_18 ) == ( 6'b11xx10 ) |-> fsm_16 == reg_9 ;endproperty \nproperty name: ( status_register_status_18 ) == ( 7'bx10xx0x ) |-> data_17 == tx_7 ;endproperty \nproperty name: ( status_register_status_18 ) == ( 7'b1x1x001 ) |-> err_18 == auth_16 ;endproperty \nproperty name: ( status_register_status_18 ) == ( 6'b110100 ) |-> reg_6 == rst_7 ;endproperty \nproperty name; ( ( status_register_status_18 ) != 5'bx1111 ) || ( ( status_register_status_18 ) != 6'b11xx10 ) || ( ( status_register_status_18 ) != 7'bx10xx0x ) || ( ( status_register_status_18 ) != 7'b1x1x001 ) || ( status_register_status_18 ) != 6'b110100 ) ) |-> reg_11 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_20 ) \n   5'bxxxx1 : begin\n     tx_6 = hw_19;\n   end\n   6'b11xxxx : begin\n     err_7 = tx_16;\n   end\n   7'b1001x00 : begin\n     core_20 = fsm_10;\n   end\n   7'b1x10xxx : begin\n     core_9 = tx_10;\n   end\n   6'b1xxxxx : begin\n     sig_2 = data_5;\n   end\n   default : begin \n     core_17 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_20 ) == ( 5'bxxxx1 ) |-> tx_6 == hw_19 ;endproperty \nproperty name: ( control_buffer_20 ) == ( 6'b11xxxx ) |-> err_7 == tx_16 ;endproperty \nproperty name: ( control_buffer_20 ) == ( 7'b1001x00 ) |-> core_20 == fsm_10 ;endproperty \nproperty name: ( control_buffer_20 ) == ( 7'b1x10xxx ) |-> core_9 == tx_10 ;endproperty \nproperty name: ( control_buffer_20 ) == ( 6'b1xxxxx ) |-> sig_2 == data_5 ;endproperty \nproperty name; ( ( control_buffer_20 ) != 5'bxxxx1 ) || ( ( control_buffer_20 ) != 6'b11xxxx ) || ( ( control_buffer_20 ) != 7'b1001x00 ) || ( ( control_buffer_20 ) != 7'b1x10xxx ) || ( control_buffer_20 ) != 6'b1xxxxx ) ) |-> core_17 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_5 ) \n   4'b1x11 : begin\n     sig_11 = data_5;\n   end\n   7'b110xxx0 : begin\n     err_19 = auth_4;\n   end\n   6'b0x0x10 : begin\n     auth_9 = data_17;\n   end\n   7'b1xx0x0x : begin\n     clk_15 = sig_16;\n   end\n   default : begin \n     cfg_15 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_5 ) == ( 4'b1x11 ) |-> sig_11 == data_5 ;endproperty \nproperty name: ( data_ready_5 ) == ( 7'b110xxx0 ) |-> err_19 == auth_4 ;endproperty \nproperty name: ( data_ready_5 ) == ( 6'b0x0x10 ) |-> auth_9 == data_17 ;endproperty \nproperty name: ( data_ready_5 ) == ( 7'b1xx0x0x ) |-> clk_15 == sig_16 ;endproperty \nproperty name; ( ( data_ready_5 ) != 4'b1x11 ) || ( ( data_ready_5 ) != 7'b110xxx0 ) || ( ( data_ready_5 ) != 6'b0x0x10 ) || ( data_ready_5 ) != 7'b1xx0x0x ) ) |-> cfg_15 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_19 ) \n   6'hf : begin\n     data_16 = core_8;\n   end\n   6'b011010 : begin\n     chip_15 = rst_15;\n   end\n   default : begin \n     err_1 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( output_status_19 ) == ( 6'hf ) |-> data_16 == core_8 ;endproperty \nproperty name: ( output_status_19 ) == ( 6'b011010 ) |-> chip_15 == rst_15 ;endproperty \nproperty name; ( ( output_status_19 ) != 6'hf ) || ( output_status_19 ) != 6'b011010 ) ) |-> err_1 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   7'b0x11001 : begin\n     rst_16 = tx_11;\n   end\n   default : begin \n     sig_5 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_14 ) == ( 7'b0x11001 ) |-> rst_16 == tx_11 ;endproperty \nproperty name; ( acknowledge_14 ) != 7'b0x11001 ) ) |-> sig_5 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'b1100010 : begin\n     auth_7 = fsm_18;\n   end\n   7'b001xxx1 : begin\n     hw_18 = auth_5;\n   end\n   6'b1xxxx1 : begin\n     tx_7 = reg_5;\n   end\n   5'bx11xx : begin\n     hw_10 = data_1;\n   end\n   default : begin \n     data_12 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 7'b1100010 ) |-> auth_7 == fsm_18 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b001xxx1 ) |-> hw_18 == auth_5 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 6'b1xxxx1 ) |-> tx_7 == reg_5 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 5'bx11xx ) |-> hw_10 == data_1 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 7'b1100010 ) || ( ( instruction_buffer_5 ) != 7'b001xxx1 ) || ( ( instruction_buffer_5 ) != 6'b1xxxx1 ) || ( instruction_buffer_5 ) != 5'bx11xx ) ) |-> data_12 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_7 ) \n   7'b1x11111 : begin\n     core_3 = chip_6;\n   end\n   6'bx10x1x : begin\n     sig_9 = hw_10;\n   end\n   7'b1000101 : begin\n     tx_19 = hw_2;\n   end\n   7'b0x1x000 : begin\n     reg_10 = rst_13;\n   end\n   default : begin \n     clk_7 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( input_status_7 ) == ( 7'b1x11111 ) |-> core_3 == chip_6 ;endproperty \nproperty name: ( input_status_7 ) == ( 6'bx10x1x ) |-> sig_9 == hw_10 ;endproperty \nproperty name: ( input_status_7 ) == ( 7'b1000101 ) |-> tx_19 == hw_2 ;endproperty \nproperty name: ( input_status_7 ) == ( 7'b0x1x000 ) |-> reg_10 == rst_13 ;endproperty \nproperty name; ( ( input_status_7 ) != 7'b1x11111 ) || ( ( input_status_7 ) != 6'bx10x1x ) || ( ( input_status_7 ) != 7'b1000101 ) || ( input_status_7 ) != 7'b0x1x000 ) ) |-> clk_7 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_1 ) \n   7'bx1x1x11 : begin\n     rst_19 = auth_6;\n   end\n   reg_1 : begin\n     auth_13 = core_4;\n   end\n   5'b10x10 : begin\n     reg_19 = rx_6;\n   end\n   default : begin \n     chip_8 = tx_7;\n   end\nendcase",
        "Assertion": "property name: ( data_in_1 ) == ( 7'bx1x1x11 ) |-> rst_19 == auth_6 ;endproperty \nproperty name: ( data_in_1 ) == ( reg_1 ) |-> auth_13 == core_4 ;endproperty \nproperty name: ( data_in_1 ) == ( 5'b10x10 ) |-> reg_19 == rx_6 ;endproperty \nproperty name; ( ( data_in_1 ) != 7'bx1x1x11 ) || ( ( data_in_1 ) != reg_1 ) || ( data_in_1 ) != 5'b10x10 ) ) |-> chip_8 == tx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_6 ) \n   6'b01xxx0 : begin\n     sig_12 = data_8;\n   end\n   7'bx0xxx0x : begin\n     sig_6 = clk_3;\n   end\n   7'bx10101x : begin\n     cfg_9 = core_15;\n   end\n   7'b100xx0x : begin\n     auth_14 = tx_14;\n   end\n   default : begin \n     fsm_16 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_6 ) == ( 6'b01xxx0 ) |-> sig_12 == data_8 ;endproperty \nproperty name: ( output_register_6 ) == ( 7'bx0xxx0x ) |-> sig_6 == clk_3 ;endproperty \nproperty name: ( output_register_6 ) == ( 7'bx10101x ) |-> cfg_9 == core_15 ;endproperty \nproperty name: ( output_register_6 ) == ( 7'b100xx0x ) |-> auth_14 == tx_14 ;endproperty \nproperty name; ( ( output_register_6 ) != 6'b01xxx0 ) || ( ( output_register_6 ) != 7'bx0xxx0x ) || ( ( output_register_6 ) != 7'bx10101x ) || ( output_register_6 ) != 7'b100xx0x ) ) |-> fsm_16 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_17 ) \n   4'h1 : begin\n     clk_9 = cfg_20;\n   end\n   7'b1xx1x1x : begin\n     cfg_19 = tx_5;\n   end\n   4'b010x : begin\n     auth_6 = auth_18;\n   end\n   default : begin \n     tx_6 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_17 ) == ( 4'h1 ) |-> clk_9 == cfg_20 ;endproperty \nproperty name: ( control_status_buffer_17 ) == ( 7'b1xx1x1x ) |-> cfg_19 == tx_5 ;endproperty \nproperty name: ( control_status_buffer_17 ) == ( 4'b010x ) |-> auth_6 == auth_18 ;endproperty \nproperty name; ( ( control_status_buffer_17 ) != 4'h1 ) || ( ( control_status_buffer_17 ) != 7'b1xx1x1x ) || ( control_status_buffer_17 ) != 4'b010x ) ) |-> tx_6 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_18 ) \n   6'bxxx0x1 : begin\n     fsm_14 = sig_14;\n   end\n   7'b110011x : begin\n     hw_3 = err_3;\n   end\n   4'b011x : begin\n     fsm_20 = rx_4;\n   end\n   7'b11x0111 : begin\n     clk_11 = rx_11;\n   end\n   default : begin \n     rx_11 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_18 ) == ( 6'bxxx0x1 ) |-> fsm_14 == sig_14 ;endproperty \nproperty name: ( ready_signal_18 ) == ( 7'b110011x ) |-> hw_3 == err_3 ;endproperty \nproperty name: ( ready_signal_18 ) == ( 4'b011x ) |-> fsm_20 == rx_4 ;endproperty \nproperty name: ( ready_signal_18 ) == ( 7'b11x0111 ) |-> clk_11 == rx_11 ;endproperty \nproperty name; ( ( ready_signal_18 ) != 6'bxxx0x1 ) || ( ( ready_signal_18 ) != 7'b110011x ) || ( ( ready_signal_18 ) != 4'b011x ) || ( ready_signal_18 ) != 7'b11x0111 ) ) |-> rx_11 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_1 ) \n   6'hb : begin\n     hw_16 = core_6;\n   end\n   7'h1c : begin\n     cfg_4 = chip_19;\n   end\n   6'b1101x1 : begin\n     clk_7 = reg_4;\n   end\n   default : begin \n     chip_6 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( control_status_1 ) == ( 6'hb ) |-> hw_16 == core_6 ;endproperty \nproperty name: ( control_status_1 ) == ( 7'h1c ) |-> cfg_4 == chip_19 ;endproperty \nproperty name: ( control_status_1 ) == ( 6'b1101x1 ) |-> clk_7 == reg_4 ;endproperty \nproperty name; ( ( control_status_1 ) != 6'hb ) || ( ( control_status_1 ) != 7'h1c ) || ( control_status_1 ) != 6'b1101x1 ) ) |-> chip_6 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_3 ) \n   6'bxxxxxx : begin\n     sig_17 = data_6;\n   end\n   7'bx00x0x0 : begin\n     cfg_5 = clk_17;\n   end\n   5'h1x : begin\n     chip_20 = chip_8;\n   end\n   5'b101xx : begin\n     fsm_11 = err_3;\n   end\n   default : begin \n     rst_19 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_3 ) == ( 6'bxxxxxx ) |-> sig_17 == data_6 ;endproperty \nproperty name: ( data_control_status_3 ) == ( 7'bx00x0x0 ) |-> cfg_5 == clk_17 ;endproperty \nproperty name: ( data_control_status_3 ) == ( 5'h1x ) |-> chip_20 == chip_8 ;endproperty \nproperty name: ( data_control_status_3 ) == ( 5'b101xx ) |-> fsm_11 == err_3 ;endproperty \nproperty name; ( ( data_control_status_3 ) != 6'bxxxxxx ) || ( ( data_control_status_3 ) != 7'bx00x0x0 ) || ( ( data_control_status_3 ) != 5'h1x ) || ( data_control_status_3 ) != 5'b101xx ) ) |-> rst_19 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_18 ) \n   7'bxxxx10x : begin\n     fsm_8 = tx_9;\n   end\n   default : begin \n     err_8 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_18 ) == ( 7'bxxxx10x ) |-> fsm_8 == tx_9 ;endproperty \nproperty name; ( busy_signal_18 ) != 7'bxxxx10x ) ) |-> err_8 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_20 ) \n   7'bx000101 : begin\n     core_19 = tx_17;\n   end\n   5'bxxxx0 : begin\n     rx_19 = clk_3;\n   end\n   default : begin \n     sig_14 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_20 ) == ( 7'bx000101 ) |-> core_19 == tx_17 ;endproperty \nproperty name: ( control_valid_20 ) == ( 5'bxxxx0 ) |-> rx_19 == clk_3 ;endproperty \nproperty name; ( ( control_valid_20 ) != 7'bx000101 ) || ( control_valid_20 ) != 5'bxxxx0 ) ) |-> sig_14 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_20 ) \n   4'b0100 : begin\n     tx_17 = data_14;\n   end\n   default : begin \n     tx_7 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_20 ) == ( 4'b0100 ) |-> tx_17 == data_14 ;endproperty \nproperty name; ( input_ready_20 ) != 4'b0100 ) ) |-> tx_7 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_6 ) \n   5'h1x : begin\n     hw_3 = data_4;\n   end\n   default : begin \n     rst_4 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( data_register_6 ) == ( 5'h1x ) |-> hw_3 == data_4 ;endproperty \nproperty name; ( data_register_6 ) != 5'h1x ) ) |-> rst_4 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   5'bxx001 : begin\n     rx_3 = cfg_3;\n   end\n   7'bxx1x1xx : begin\n     hw_19 = data_20;\n   end\n   2'b01 : begin\n     err_10 = chip_8;\n   end\n   7'b0x0xxxx : begin\n     data_7 = chip_19;\n   end\n   default : begin \n     chip_13 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_2 ) == ( 5'bxx001 ) |-> rx_3 == cfg_3 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'bxx1x1xx ) |-> hw_19 == data_20 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 2'b01 ) |-> err_10 == chip_8 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'b0x0xxxx ) |-> data_7 == chip_19 ;endproperty \nproperty name; ( ( output_buffer_status_2 ) != 5'bxx001 ) || ( ( output_buffer_status_2 ) != 7'bxx1x1xx ) || ( ( output_buffer_status_2 ) != 2'b01 ) || ( output_buffer_status_2 ) != 7'b0x0xxxx ) ) |-> chip_13 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_14 ) \n   fsm_14 : begin\n     chip_2 = reg_2;\n   end\n   default : begin \n     core_10 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( control_data_14 ) == ( fsm_14 ) |-> chip_2 == reg_2 ;endproperty \nproperty name; ( control_data_14 ) != fsm_14 ) ) |-> core_10 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_15 ) \n   6'b00100x : begin\n     chip_13 = tx_8;\n   end\n   7'b1x11111 : begin\n     err_18 = reg_13;\n   end\n   7'bx001100 : begin\n     rst_10 = fsm_8;\n   end\n   7'h58 : begin\n     auth_15 = hw_2;\n   end\n   default : begin \n     sig_2 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_15 ) == ( 6'b00100x ) |-> chip_13 == tx_8 ;endproperty \nproperty name: ( data_status_register_15 ) == ( 7'b1x11111 ) |-> err_18 == reg_13 ;endproperty \nproperty name: ( data_status_register_15 ) == ( 7'bx001100 ) |-> rst_10 == fsm_8 ;endproperty \nproperty name: ( data_status_register_15 ) == ( 7'h58 ) |-> auth_15 == hw_2 ;endproperty \nproperty name; ( ( data_status_register_15 ) != 6'b00100x ) || ( ( data_status_register_15 ) != 7'b1x11111 ) || ( ( data_status_register_15 ) != 7'bx001100 ) || ( data_status_register_15 ) != 7'h58 ) ) |-> sig_2 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_9 ) \n   5'h0 : begin\n     tx_12 = auth_5;\n   end\n   6'bxx0xxx : begin\n     hw_17 = err_14;\n   end\n   6'b111111 : begin\n     cfg_18 = fsm_7;\n   end\n   default : begin \n     rx_5 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( output_data_9 ) == ( 5'h0 ) |-> tx_12 == auth_5 ;endproperty \nproperty name: ( output_data_9 ) == ( 6'bxx0xxx ) |-> hw_17 == err_14 ;endproperty \nproperty name: ( output_data_9 ) == ( 6'b111111 ) |-> cfg_18 == fsm_7 ;endproperty \nproperty name; ( ( output_data_9 ) != 5'h0 ) || ( ( output_data_9 ) != 6'bxx0xxx ) || ( output_data_9 ) != 6'b111111 ) ) |-> rx_5 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_14 ) \n   7'b1xx1xxx : begin\n     auth_8 = core_5;\n   end\n   default : begin \n     tx_4 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_14 ) == ( 7'b1xx1xxx ) |-> auth_8 == core_5 ;endproperty \nproperty name; ( error_flag_14 ) != 7'b1xx1xxx ) ) |-> tx_4 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_1 ) \n   7'bxxxx01x : begin\n     fsm_11 = cfg_10;\n   end\n   default : begin \n     sig_6 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_1 ) == ( 7'bxxxx01x ) |-> fsm_11 == cfg_10 ;endproperty \nproperty name; ( start_signal_1 ) != 7'bxxxx01x ) ) |-> sig_6 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_3 ) \n   7'b0110100 : begin\n     chip_7 = data_5;\n   end\n   7'b0xxx001 : begin\n     rst_8 = tx_17;\n   end\n   err_1 : begin\n     cfg_1 = tx_18;\n   end\n   5'h5 : begin\n     fsm_20 = fsm_8;\n   end\n   default : begin \n     chip_13 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_3 ) == ( 7'b0110100 ) |-> chip_7 == data_5 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( 7'b0xxx001 ) |-> rst_8 == tx_17 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( err_1 ) |-> cfg_1 == tx_18 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( 5'h5 ) |-> fsm_20 == fsm_8 ;endproperty \nproperty name; ( ( acknowledge_signal_3 ) != 7'b0110100 ) || ( ( acknowledge_signal_3 ) != 7'b0xxx001 ) || ( ( acknowledge_signal_3 ) != err_1 ) || ( acknowledge_signal_3 ) != 5'h5 ) ) |-> chip_13 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_3 ) \n   7'b01xx01x : begin\n     fsm_18 = clk_4;\n   end\n   default : begin \n     fsm_19 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_3 ) == ( 7'b01xx01x ) |-> fsm_18 == clk_4 ;endproperty \nproperty name; ( ready_register_3 ) != 7'b01xx01x ) ) |-> fsm_19 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_16 ) \n   6'bxxxx10 : begin\n     err_16 = core_15;\n   end\n   7'b01x000x : begin\n     chip_17 = sig_11;\n   end\n   7'bx0xxx0x : begin\n     auth_15 = chip_17;\n   end\n   7'bxxxx11x : begin\n     err_8 = clk_20;\n   end\n   6'h35 : begin\n     reg_14 = tx_7;\n   end\n   default : begin \n     clk_20 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_16 ) == ( 6'bxxxx10 ) |-> err_16 == core_15 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 7'b01x000x ) |-> chip_17 == sig_11 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 7'bx0xxx0x ) |-> auth_15 == chip_17 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 7'bxxxx11x ) |-> err_8 == clk_20 ;endproperty \nproperty name: ( input_buffer_status_16 ) == ( 6'h35 ) |-> reg_14 == tx_7 ;endproperty \nproperty name; ( ( input_buffer_status_16 ) != 6'bxxxx10 ) || ( ( input_buffer_status_16 ) != 7'b01x000x ) || ( ( input_buffer_status_16 ) != 7'bx0xxx0x ) || ( ( input_buffer_status_16 ) != 7'bxxxx11x ) || ( input_buffer_status_16 ) != 6'h35 ) ) |-> clk_20 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   7'b1xx01xx : begin\n     rst_3 = core_15;\n   end\n   7'h3f : begin\n     clk_5 = err_13;\n   end\n   default : begin \n     data_20 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_14 ) == ( 7'b1xx01xx ) |-> rst_3 == core_15 ;endproperty \nproperty name: ( data_register_status_14 ) == ( 7'h3f ) |-> clk_5 == err_13 ;endproperty \nproperty name; ( ( data_register_status_14 ) != 7'b1xx01xx ) || ( data_register_status_14 ) != 7'h3f ) ) |-> data_20 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_4 ) \n   cfg_16 : begin\n     auth_17 = sig_4;\n   end\n   5'hb : begin\n     data_9 = sig_16;\n   end\n   7'ha : begin\n     rst_12 = err_11;\n   end\n   7'bx001100 : begin\n     clk_18 = hw_8;\n   end\n   7'b110xxxx : begin\n     core_8 = chip_18;\n   end\n   default : begin \n     hw_8 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( output_data_4 ) == ( cfg_16 ) |-> auth_17 == sig_4 ;endproperty \nproperty name: ( output_data_4 ) == ( 5'hb ) |-> data_9 == sig_16 ;endproperty \nproperty name: ( output_data_4 ) == ( 7'ha ) |-> rst_12 == err_11 ;endproperty \nproperty name: ( output_data_4 ) == ( 7'bx001100 ) |-> clk_18 == hw_8 ;endproperty \nproperty name: ( output_data_4 ) == ( 7'b110xxxx ) |-> core_8 == chip_18 ;endproperty \nproperty name; ( ( output_data_4 ) != cfg_16 ) || ( ( output_data_4 ) != 5'hb ) || ( ( output_data_4 ) != 7'ha ) || ( ( output_data_4 ) != 7'bx001100 ) || ( output_data_4 ) != 7'b110xxxx ) ) |-> hw_8 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_13 ) \n   7'h57 : begin\n     fsm_12 = auth_10;\n   end\n   4'b010x : begin\n     fsm_7 = clk_8;\n   end\n   cfg_8 : begin\n     hw_4 = sig_6;\n   end\n   default : begin \n     cfg_11 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( address_status_13 ) == ( 7'h57 ) |-> fsm_12 == auth_10 ;endproperty \nproperty name: ( address_status_13 ) == ( 4'b010x ) |-> fsm_7 == clk_8 ;endproperty \nproperty name: ( address_status_13 ) == ( cfg_8 ) |-> hw_4 == sig_6 ;endproperty \nproperty name; ( ( address_status_13 ) != 7'h57 ) || ( ( address_status_13 ) != 4'b010x ) || ( address_status_13 ) != cfg_8 ) ) |-> cfg_11 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   7'h12 : begin\n     tx_15 = chip_19;\n   end\n   7'bxx0xxx1 : begin\n     rx_4 = cfg_1;\n   end\n   default : begin \n     core_11 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_13 ) == ( 7'h12 ) |-> tx_15 == chip_19 ;endproperty \nproperty name: ( busy_signal_13 ) == ( 7'bxx0xxx1 ) |-> rx_4 == cfg_1 ;endproperty \nproperty name; ( ( busy_signal_13 ) != 7'h12 ) || ( busy_signal_13 ) != 7'bxx0xxx1 ) ) |-> core_11 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_1 ) \n   2'h1 : begin\n     clk_8 = reg_3;\n   end\n   7'b111111x : begin\n     fsm_4 = data_6;\n   end\n   6'b1x0x00 : begin\n     cfg_5 = chip_12;\n   end\n   7'b111001x : begin\n     auth_17 = tx_17;\n   end\n   default : begin \n     tx_17 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_1 ) == ( 2'h1 ) |-> clk_8 == reg_3 ;endproperty \nproperty name: ( interrupt_request_1 ) == ( 7'b111111x ) |-> fsm_4 == data_6 ;endproperty \nproperty name: ( interrupt_request_1 ) == ( 6'b1x0x00 ) |-> cfg_5 == chip_12 ;endproperty \nproperty name: ( interrupt_request_1 ) == ( 7'b111001x ) |-> auth_17 == tx_17 ;endproperty \nproperty name; ( ( interrupt_request_1 ) != 2'h1 ) || ( ( interrupt_request_1 ) != 7'b111111x ) || ( ( interrupt_request_1 ) != 6'b1x0x00 ) || ( interrupt_request_1 ) != 7'b111001x ) ) |-> tx_17 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   clk_6 : begin\n     fsm_13 = reg_18;\n   end\n   5'bx10x1 : begin\n     auth_12 = cfg_17;\n   end\n   6'bx1xxxx : begin\n     chip_9 = fsm_5;\n   end\n   clk_8 : begin\n     err_2 = core_7;\n   end\n   default : begin \n     reg_13 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_19 ) == ( clk_6 ) |-> fsm_13 == reg_18 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 5'bx10x1 ) |-> auth_12 == cfg_17 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 6'bx1xxxx ) |-> chip_9 == fsm_5 ;endproperty \nproperty name: ( acknowledge_19 ) == ( clk_8 ) |-> err_2 == core_7 ;endproperty \nproperty name; ( ( acknowledge_19 ) != clk_6 ) || ( ( acknowledge_19 ) != 5'bx10x1 ) || ( ( acknowledge_19 ) != 6'bx1xxxx ) || ( acknowledge_19 ) != clk_8 ) ) |-> reg_13 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_8 ) \n   7'bx1x0xx0 : begin\n     core_3 = err_11;\n   end\n   7'bx000101 : begin\n     clk_13 = auth_1;\n   end\n   7'bxx11x00 : begin\n     hw_12 = rx_8;\n   end\n   default : begin \n     chip_20 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_8 ) == ( 7'bx1x0xx0 ) |-> core_3 == err_11 ;endproperty \nproperty name: ( operation_status_8 ) == ( 7'bx000101 ) |-> clk_13 == auth_1 ;endproperty \nproperty name: ( operation_status_8 ) == ( 7'bxx11x00 ) |-> hw_12 == rx_8 ;endproperty \nproperty name; ( ( operation_status_8 ) != 7'bx1x0xx0 ) || ( ( operation_status_8 ) != 7'bx000101 ) || ( operation_status_8 ) != 7'bxx11x00 ) ) |-> chip_20 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_1 ) \n   7'bxxx1101 : begin\n     cfg_1 = hw_11;\n   end\n   default : begin \n     sig_19 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_1 ) == ( 7'bxxx1101 ) |-> cfg_1 == hw_11 ;endproperty \nproperty name; ( instruction_buffer_1 ) != 7'bxxx1101 ) ) |-> sig_19 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_17 ) \n   6'bxx0xx0 : begin\n     data_17 = clk_1;\n   end\n   7'bxxx1xx1 : begin\n     err_3 = tx_10;\n   end\n   default : begin \n     rx_1 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_17 ) == ( 6'bxx0xx0 ) |-> data_17 == clk_1 ;endproperty \nproperty name: ( operation_code_17 ) == ( 7'bxxx1xx1 ) |-> err_3 == tx_10 ;endproperty \nproperty name; ( ( operation_code_17 ) != 6'bxx0xx0 ) || ( operation_code_17 ) != 7'bxxx1xx1 ) ) |-> rx_1 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_7 ) \n   4'b11x1 : begin\n     chip_10 = fsm_12;\n   end\n   cfg_4 : begin\n     rst_13 = data_8;\n   end\n   6'b1x1100 : begin\n     chip_9 = data_14;\n   end\n   6'b00xx10 : begin\n     core_8 = sig_7;\n   end\n   5'b1xx1x : begin\n     fsm_14 = core_19;\n   end\n   default : begin \n     rst_9 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_7 ) == ( 4'b11x1 ) |-> chip_10 == fsm_12 ;endproperty \nproperty name: ( control_valid_7 ) == ( cfg_4 ) |-> rst_13 == data_8 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'b1x1100 ) |-> chip_9 == data_14 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'b00xx10 ) |-> core_8 == sig_7 ;endproperty \nproperty name: ( control_valid_7 ) == ( 5'b1xx1x ) |-> fsm_14 == core_19 ;endproperty \nproperty name; ( ( control_valid_7 ) != 4'b11x1 ) || ( ( control_valid_7 ) != cfg_4 ) || ( ( control_valid_7 ) != 6'b1x1100 ) || ( ( control_valid_7 ) != 6'b00xx10 ) || ( control_valid_7 ) != 5'b1xx1x ) ) |-> rst_9 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_13 ) \n   7'h1a : begin\n     data_13 = reg_9;\n   end\n   7'h28 : begin\n     fsm_8 = hw_6;\n   end\n   7'b0xxx010 : begin\n     hw_11 = rst_6;\n   end\n   7'h3 : begin\n     tx_15 = reg_9;\n   end\n   default : begin \n     cfg_2 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( input_status_13 ) == ( 7'h1a ) |-> data_13 == reg_9 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'h28 ) |-> fsm_8 == hw_6 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'b0xxx010 ) |-> hw_11 == rst_6 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'h3 ) |-> tx_15 == reg_9 ;endproperty \nproperty name; ( ( input_status_13 ) != 7'h1a ) || ( ( input_status_13 ) != 7'h28 ) || ( ( input_status_13 ) != 7'b0xxx010 ) || ( input_status_13 ) != 7'h3 ) ) |-> cfg_2 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   7'bxxx1x1x : begin\n     tx_9 = reg_19;\n   end\n   7'b11xx110 : begin\n     fsm_4 = chip_17;\n   end\n   default : begin \n     reg_15 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_17 ) == ( 7'bxxx1x1x ) |-> tx_9 == reg_19 ;endproperty \nproperty name: ( data_buffer_17 ) == ( 7'b11xx110 ) |-> fsm_4 == chip_17 ;endproperty \nproperty name; ( ( data_buffer_17 ) != 7'bxxx1x1x ) || ( data_buffer_17 ) != 7'b11xx110 ) ) |-> reg_15 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_14 ) \n   7'bxxxxx1x : begin\n     core_3 = reg_7;\n   end\n   rx_17 : begin\n     auth_9 = sig_1;\n   end\n   7'b00x001x : begin\n     hw_11 = data_7;\n   end\n   7'bx1110x0 : begin\n     tx_1 = cfg_13;\n   end\n   6'bxxxx1x : begin\n     chip_3 = chip_15;\n   end\n   default : begin \n     cfg_18 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_14 ) == ( 7'bxxxxx1x ) |-> core_3 == reg_7 ;endproperty \nproperty name: ( control_input_14 ) == ( rx_17 ) |-> auth_9 == sig_1 ;endproperty \nproperty name: ( control_input_14 ) == ( 7'b00x001x ) |-> hw_11 == data_7 ;endproperty \nproperty name: ( control_input_14 ) == ( 7'bx1110x0 ) |-> tx_1 == cfg_13 ;endproperty \nproperty name: ( control_input_14 ) == ( 6'bxxxx1x ) |-> chip_3 == chip_15 ;endproperty \nproperty name; ( ( control_input_14 ) != 7'bxxxxx1x ) || ( ( control_input_14 ) != rx_17 ) || ( ( control_input_14 ) != 7'b00x001x ) || ( ( control_input_14 ) != 7'bx1110x0 ) || ( control_input_14 ) != 6'bxxxx1x ) ) |-> cfg_18 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_5 ) \n   4'b01x0 : begin\n     chip_19 = auth_16;\n   end\n   err_6 : begin\n     rst_8 = sig_6;\n   end\n   6'b1x0x11 : begin\n     reg_13 = cfg_2;\n   end\n   6'bxxxx1x : begin\n     tx_19 = cfg_10;\n   end\n   7'h31 : begin\n     rst_15 = tx_6;\n   end\n   default : begin \n     rx_18 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_5 ) == ( 4'b01x0 ) |-> chip_19 == auth_16 ;endproperty \nproperty name: ( operation_code_5 ) == ( err_6 ) |-> rst_8 == sig_6 ;endproperty \nproperty name: ( operation_code_5 ) == ( 6'b1x0x11 ) |-> reg_13 == cfg_2 ;endproperty \nproperty name: ( operation_code_5 ) == ( 6'bxxxx1x ) |-> tx_19 == cfg_10 ;endproperty \nproperty name: ( operation_code_5 ) == ( 7'h31 ) |-> rst_15 == tx_6 ;endproperty \nproperty name; ( ( operation_code_5 ) != 4'b01x0 ) || ( ( operation_code_5 ) != err_6 ) || ( ( operation_code_5 ) != 6'b1x0x11 ) || ( ( operation_code_5 ) != 6'bxxxx1x ) || ( operation_code_5 ) != 7'h31 ) ) |-> rx_18 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_12 ) \n   7'h35 : begin\n     fsm_6 = clk_16;\n   end\n   6'h32 : begin\n     hw_17 = rst_7;\n   end\n   4'b1x0x : begin\n     core_10 = cfg_3;\n   end\n   6'bx1x0xx : begin\n     sig_18 = rst_11;\n   end\n   default : begin \n     chip_16 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_12 ) == ( 7'h35 ) |-> fsm_6 == clk_16 ;endproperty \nproperty name: ( interrupt_control_12 ) == ( 6'h32 ) |-> hw_17 == rst_7 ;endproperty \nproperty name: ( interrupt_control_12 ) == ( 4'b1x0x ) |-> core_10 == cfg_3 ;endproperty \nproperty name: ( interrupt_control_12 ) == ( 6'bx1x0xx ) |-> sig_18 == rst_11 ;endproperty \nproperty name; ( ( interrupt_control_12 ) != 7'h35 ) || ( ( interrupt_control_12 ) != 6'h32 ) || ( ( interrupt_control_12 ) != 4'b1x0x ) || ( interrupt_control_12 ) != 6'bx1x0xx ) ) |-> chip_16 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_15 ) \n   6'b00xx1x : begin\n     hw_5 = rx_5;\n   end\n   default : begin \n     auth_12 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( control_output_15 ) == ( 6'b00xx1x ) |-> hw_5 == rx_5 ;endproperty \nproperty name; ( control_output_15 ) != 6'b00xx1x ) ) |-> auth_12 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_13 ) \n   6'h25 : begin\n     sig_10 = data_3;\n   end\n   7'bxxxxx1x : begin\n     hw_10 = core_19;\n   end\n   default : begin \n     data_7 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_13 ) == ( 6'h25 ) |-> sig_10 == data_3 ;endproperty \nproperty name: ( data_status_register_13 ) == ( 7'bxxxxx1x ) |-> hw_10 == core_19 ;endproperty \nproperty name; ( ( data_status_register_13 ) != 6'h25 ) || ( data_status_register_13 ) != 7'bxxxxx1x ) ) |-> data_7 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_11 ) \n   5'b0x100 : begin\n     auth_2 = rst_1;\n   end\n   7'b0111011 : begin\n     rx_19 = tx_5;\n   end\n   6'b0x1x0x : begin\n     reg_6 = rst_2;\n   end\n   5'b100xx : begin\n     err_4 = tx_3;\n   end\n   7'bxx11110 : begin\n     tx_7 = sig_1;\n   end\n   default : begin \n     data_8 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_11 ) == ( 5'b0x100 ) |-> auth_2 == rst_1 ;endproperty \nproperty name: ( output_buffer_status_11 ) == ( 7'b0111011 ) |-> rx_19 == tx_5 ;endproperty \nproperty name: ( output_buffer_status_11 ) == ( 6'b0x1x0x ) |-> reg_6 == rst_2 ;endproperty \nproperty name: ( output_buffer_status_11 ) == ( 5'b100xx ) |-> err_4 == tx_3 ;endproperty \nproperty name: ( output_buffer_status_11 ) == ( 7'bxx11110 ) |-> tx_7 == sig_1 ;endproperty \nproperty name; ( ( output_buffer_status_11 ) != 5'b0x100 ) || ( ( output_buffer_status_11 ) != 7'b0111011 ) || ( ( output_buffer_status_11 ) != 6'b0x1x0x ) || ( ( output_buffer_status_11 ) != 5'b100xx ) || ( output_buffer_status_11 ) != 7'bxx11110 ) ) |-> data_8 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_13 ) \n   7'b01x1x0x : begin\n     hw_4 = fsm_14;\n   end\n   clk_6 : begin\n     auth_3 = reg_12;\n   end\n   7'b1xx1x11 : begin\n     tx_2 = auth_14;\n   end\n   default : begin \n     data_19 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_13 ) == ( 7'b01x1x0x ) |-> hw_4 == fsm_14 ;endproperty \nproperty name: ( valid_input_13 ) == ( clk_6 ) |-> auth_3 == reg_12 ;endproperty \nproperty name: ( valid_input_13 ) == ( 7'b1xx1x11 ) |-> tx_2 == auth_14 ;endproperty \nproperty name; ( ( valid_input_13 ) != 7'b01x1x0x ) || ( ( valid_input_13 ) != clk_6 ) || ( valid_input_13 ) != 7'b1xx1x11 ) ) |-> data_19 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   7'b1x01x10 : begin\n     clk_2 = rst_11;\n   end\n   7'bx00x0x0 : begin\n     clk_3 = core_1;\n   end\n   6'bxxxxx0 : begin\n     reg_15 = sig_4;\n   end\n   default : begin \n     tx_7 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_10 ) == ( 7'b1x01x10 ) |-> clk_2 == rst_11 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 7'bx00x0x0 ) |-> clk_3 == core_1 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 6'bxxxxx0 ) |-> reg_15 == sig_4 ;endproperty \nproperty name; ( ( status_register_buffer_10 ) != 7'b1x01x10 ) || ( ( status_register_buffer_10 ) != 7'bx00x0x0 ) || ( status_register_buffer_10 ) != 6'bxxxxx0 ) ) |-> tx_7 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_14 ) \n   6'bxx100x : begin\n     cfg_6 = rst_19;\n   end\n   7'b0x000x1 : begin\n     sig_5 = core_7;\n   end\n   6'bx10111 : begin\n     hw_10 = core_14;\n   end\n   err_1 : begin\n     cfg_7 = rst_8;\n   end\n   default : begin \n     cfg_20 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_14 ) == ( 6'bxx100x ) |-> cfg_6 == rst_19 ;endproperty \nproperty name: ( control_input_14 ) == ( 7'b0x000x1 ) |-> sig_5 == core_7 ;endproperty \nproperty name: ( control_input_14 ) == ( 6'bx10111 ) |-> hw_10 == core_14 ;endproperty \nproperty name: ( control_input_14 ) == ( err_1 ) |-> cfg_7 == rst_8 ;endproperty \nproperty name; ( ( control_input_14 ) != 6'bxx100x ) || ( ( control_input_14 ) != 7'b0x000x1 ) || ( ( control_input_14 ) != 6'bx10111 ) || ( control_input_14 ) != err_1 ) ) |-> cfg_20 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   clk_13 : begin\n     err_20 = sig_8;\n   end\n   err_13 : begin\n     clk_9 = chip_7;\n   end\n   5'h5 : begin\n     data_3 = cfg_17;\n   end\n   4'b101x : begin\n     fsm_12 = clk_15;\n   end\n   6'b0x1x00 : begin\n     chip_13 = err_5;\n   end\n   default : begin \n     rx_11 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_18 ) == ( clk_13 ) |-> err_20 == sig_8 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( err_13 ) |-> clk_9 == chip_7 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 5'h5 ) |-> data_3 == cfg_17 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 4'b101x ) |-> fsm_12 == clk_15 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 6'b0x1x00 ) |-> chip_13 == err_5 ;endproperty \nproperty name; ( ( data_status_register_status_18 ) != clk_13 ) || ( ( data_status_register_status_18 ) != err_13 ) || ( ( data_status_register_status_18 ) != 5'h5 ) || ( ( data_status_register_status_18 ) != 4'b101x ) || ( data_status_register_status_18 ) != 6'b0x1x00 ) ) |-> rx_11 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_17 ) \n   7'bx0xx000 : begin\n     fsm_12 = sig_3;\n   end\n   6'b0xxxx1 : begin\n     core_15 = auth_7;\n   end\n   3'b00x : begin\n     fsm_18 = clk_20;\n   end\n   6'bx1011x : begin\n     rx_7 = cfg_7;\n   end\n   7'b01x10x0 : begin\n     err_17 = clk_16;\n   end\n   default : begin \n     fsm_5 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_17 ) == ( 7'bx0xx000 ) |-> fsm_12 == sig_3 ;endproperty \nproperty name: ( flag_status_17 ) == ( 6'b0xxxx1 ) |-> core_15 == auth_7 ;endproperty \nproperty name: ( flag_status_17 ) == ( 3'b00x ) |-> fsm_18 == clk_20 ;endproperty \nproperty name: ( flag_status_17 ) == ( 6'bx1011x ) |-> rx_7 == cfg_7 ;endproperty \nproperty name: ( flag_status_17 ) == ( 7'b01x10x0 ) |-> err_17 == clk_16 ;endproperty \nproperty name; ( ( flag_status_17 ) != 7'bx0xx000 ) || ( ( flag_status_17 ) != 6'b0xxxx1 ) || ( ( flag_status_17 ) != 3'b00x ) || ( ( flag_status_17 ) != 6'bx1011x ) || ( flag_status_17 ) != 7'b01x10x0 ) ) |-> fsm_5 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_12 ) \n   chip : begin\n     cfg_11 = data_15;\n   end\n   default : begin \n     hw_1 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_12 ) == ( chip ) |-> cfg_11 == data_15 ;endproperty \nproperty name; ( interrupt_control_12 ) != chip ) ) |-> hw_1 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_13 ) \n   7'b101111x : begin\n     data_5 = sig_7;\n   end\n   6'h15 : begin\n     auth_14 = rst_4;\n   end\n   7'b0x1xx1x : begin\n     err_2 = reg_10;\n   end\n   default : begin \n     chip_19 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( counter_13 ) == ( 7'b101111x ) |-> data_5 == sig_7 ;endproperty \nproperty name: ( counter_13 ) == ( 6'h15 ) |-> auth_14 == rst_4 ;endproperty \nproperty name: ( counter_13 ) == ( 7'b0x1xx1x ) |-> err_2 == reg_10 ;endproperty \nproperty name; ( ( counter_13 ) != 7'b101111x ) || ( ( counter_13 ) != 6'h15 ) || ( counter_13 ) != 7'b0x1xx1x ) ) |-> chip_19 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_8 ) \n   6'bx1xx00 : begin\n     sig_19 = data_1;\n   end\n   default : begin \n     err_13 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( result_register_8 ) == ( 6'bx1xx00 ) |-> sig_19 == data_1 ;endproperty \nproperty name; ( result_register_8 ) != 6'bx1xx00 ) ) |-> err_13 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_13 ) \n   4'b1xxx : begin\n     data_11 = clk_4;\n   end\n   2'b00 : begin\n     hw_9 = clk_9;\n   end\n   6'b0x0xx0 : begin\n     data_2 = auth_15;\n   end\n   7'b10x1010 : begin\n     sig_4 = core_7;\n   end\n   7'b00x0xx1 : begin\n     rst_8 = auth_9;\n   end\n   default : begin \n     tx_1 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_13 ) == ( 4'b1xxx ) |-> data_11 == clk_4 ;endproperty \nproperty name: ( status_register_13 ) == ( 2'b00 ) |-> hw_9 == clk_9 ;endproperty \nproperty name: ( status_register_13 ) == ( 6'b0x0xx0 ) |-> data_2 == auth_15 ;endproperty \nproperty name: ( status_register_13 ) == ( 7'b10x1010 ) |-> sig_4 == core_7 ;endproperty \nproperty name: ( status_register_13 ) == ( 7'b00x0xx1 ) |-> rst_8 == auth_9 ;endproperty \nproperty name; ( ( status_register_13 ) != 4'b1xxx ) || ( ( status_register_13 ) != 2'b00 ) || ( ( status_register_13 ) != 6'b0x0xx0 ) || ( ( status_register_13 ) != 7'b10x1010 ) || ( status_register_13 ) != 7'b00x0xx1 ) ) |-> tx_1 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_4 ) \n   6'bx0xxx1 : begin\n     rst_12 = err_2;\n   end\n   6'b1xxxx1 : begin\n     err_20 = cfg_15;\n   end\n   7'bx0x01x1 : begin\n     chip_8 = fsm_17;\n   end\n   7'b01x00xx : begin\n     hw_20 = cfg_13;\n   end\n   7'b10x0x10 : begin\n     core_6 = data_19;\n   end\n   default : begin \n     tx_14 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( read_data_4 ) == ( 6'bx0xxx1 ) |-> rst_12 == err_2 ;endproperty \nproperty name: ( read_data_4 ) == ( 6'b1xxxx1 ) |-> err_20 == cfg_15 ;endproperty \nproperty name: ( read_data_4 ) == ( 7'bx0x01x1 ) |-> chip_8 == fsm_17 ;endproperty \nproperty name: ( read_data_4 ) == ( 7'b01x00xx ) |-> hw_20 == cfg_13 ;endproperty \nproperty name: ( read_data_4 ) == ( 7'b10x0x10 ) |-> core_6 == data_19 ;endproperty \nproperty name; ( ( read_data_4 ) != 6'bx0xxx1 ) || ( ( read_data_4 ) != 6'b1xxxx1 ) || ( ( read_data_4 ) != 7'bx0x01x1 ) || ( ( read_data_4 ) != 7'b01x00xx ) || ( read_data_4 ) != 7'b10x0x10 ) ) |-> tx_14 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_10 ) \n   6'bxx0x01 : begin\n     tx_19 = hw_15;\n   end\n   7'h41 : begin\n     fsm_12 = core_11;\n   end\n   default : begin \n     data_19 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_10 ) == ( 6'bxx0x01 ) |-> tx_19 == hw_15 ;endproperty \nproperty name: ( control_register_status_10 ) == ( 7'h41 ) |-> fsm_12 == core_11 ;endproperty \nproperty name; ( ( control_register_status_10 ) != 6'bxx0x01 ) || ( control_register_status_10 ) != 7'h41 ) ) |-> data_19 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_13 ) \n   7'h31 : begin\n     fsm_10 = tx_18;\n   end\n   7'bx101x0x : begin\n     cfg_15 = rst_19;\n   end\n   4'ha : begin\n     core_13 = tx_17;\n   end\n   6'bx00001 : begin\n     reg_4 = data_17;\n   end\n   7'bx1110x0 : begin\n     sig_1 = data_15;\n   end\n   default : begin \n     core_19 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( data_status_13 ) == ( 7'h31 ) |-> fsm_10 == tx_18 ;endproperty \nproperty name: ( data_status_13 ) == ( 7'bx101x0x ) |-> cfg_15 == rst_19 ;endproperty \nproperty name: ( data_status_13 ) == ( 4'ha ) |-> core_13 == tx_17 ;endproperty \nproperty name: ( data_status_13 ) == ( 6'bx00001 ) |-> reg_4 == data_17 ;endproperty \nproperty name: ( data_status_13 ) == ( 7'bx1110x0 ) |-> sig_1 == data_15 ;endproperty \nproperty name; ( ( data_status_13 ) != 7'h31 ) || ( ( data_status_13 ) != 7'bx101x0x ) || ( ( data_status_13 ) != 4'ha ) || ( ( data_status_13 ) != 6'bx00001 ) || ( data_status_13 ) != 7'bx1110x0 ) ) |-> core_19 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_3 ) \n   5'bxx010 : begin\n     rx_8 = cfg_5;\n   end\n   6'b0xx0x0 : begin\n     fsm_15 = err_16;\n   end\n   3'b1xx : begin\n     rst_8 = chip_17;\n   end\n   7'b010000x : begin\n     cfg_9 = reg_3;\n   end\n   default : begin \n     auth_4 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_3 ) == ( 5'bxx010 ) |-> rx_8 == cfg_5 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 6'b0xx0x0 ) |-> fsm_15 == err_16 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 3'b1xx ) |-> rst_8 == chip_17 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 7'b010000x ) |-> cfg_9 == reg_3 ;endproperty \nproperty name; ( ( interrupt_flag_3 ) != 5'bxx010 ) || ( ( interrupt_flag_3 ) != 6'b0xx0x0 ) || ( ( interrupt_flag_3 ) != 3'b1xx ) || ( interrupt_flag_3 ) != 7'b010000x ) ) |-> auth_4 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_3 ) \n   7'bxx11010 : begin\n     auth_19 = hw_5;\n   end\n   default : begin \n     hw_18 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_3 ) == ( 7'bxx11010 ) |-> auth_19 == hw_5 ;endproperty \nproperty name; ( control_flag_3 ) != 7'bxx11010 ) ) |-> hw_18 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_2 ) \n   5'b1x1xx : begin\n     rst_12 = tx_6;\n   end\n   7'bxxx0xx1 : begin\n     core_3 = rst_12;\n   end\n   7'bx110x01 : begin\n     cfg_8 = cfg_14;\n   end\n   4'hx : begin\n     err_13 = hw_6;\n   end\n   default : begin \n     clk_11 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_2 ) == ( 5'b1x1xx ) |-> rst_12 == tx_6 ;endproperty \nproperty name: ( acknowledge_signal_2 ) == ( 7'bxxx0xx1 ) |-> core_3 == rst_12 ;endproperty \nproperty name: ( acknowledge_signal_2 ) == ( 7'bx110x01 ) |-> cfg_8 == cfg_14 ;endproperty \nproperty name: ( acknowledge_signal_2 ) == ( 4'hx ) |-> err_13 == hw_6 ;endproperty \nproperty name; ( ( acknowledge_signal_2 ) != 5'b1x1xx ) || ( ( acknowledge_signal_2 ) != 7'bxxx0xx1 ) || ( ( acknowledge_signal_2 ) != 7'bx110x01 ) || ( acknowledge_signal_2 ) != 4'hx ) ) |-> clk_11 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_17 ) \n   4'b0101 : begin\n     hw_9 = auth_4;\n   end\n   7'bxxx0x00 : begin\n     cfg_20 = cfg_15;\n   end\n   default : begin \n     reg_3 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( output_register_17 ) == ( 4'b0101 ) |-> hw_9 == auth_4 ;endproperty \nproperty name: ( output_register_17 ) == ( 7'bxxx0x00 ) |-> cfg_20 == cfg_15 ;endproperty \nproperty name; ( ( output_register_17 ) != 4'b0101 ) || ( output_register_17 ) != 7'bxxx0x00 ) ) |-> reg_3 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_14 ) \n   3'h3 : begin\n     sig_3 = sig_18;\n   end\n   2'b11 : begin\n     data_19 = reg_17;\n   end\n   7'b1xxx0x0 : begin\n     fsm_5 = fsm_16;\n   end\n   7'bxxxx010 : begin\n     reg_1 = sig_10;\n   end\n   7'h3d : begin\n     clk_5 = auth_13;\n   end\n   default : begin \n     cfg_6 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( read_data_14 ) == ( 3'h3 ) |-> sig_3 == sig_18 ;endproperty \nproperty name: ( read_data_14 ) == ( 2'b11 ) |-> data_19 == reg_17 ;endproperty \nproperty name: ( read_data_14 ) == ( 7'b1xxx0x0 ) |-> fsm_5 == fsm_16 ;endproperty \nproperty name: ( read_data_14 ) == ( 7'bxxxx010 ) |-> reg_1 == sig_10 ;endproperty \nproperty name: ( read_data_14 ) == ( 7'h3d ) |-> clk_5 == auth_13 ;endproperty \nproperty name; ( ( read_data_14 ) != 3'h3 ) || ( ( read_data_14 ) != 2'b11 ) || ( ( read_data_14 ) != 7'b1xxx0x0 ) || ( ( read_data_14 ) != 7'bxxxx010 ) || ( read_data_14 ) != 7'h3d ) ) |-> cfg_6 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_9 ) \n   7'b110xxx0 : begin\n     tx_1 = rx_16;\n   end\n   7'b1110x0x : begin\n     chip_11 = data_19;\n   end\n   6'b000011 : begin\n     hw_8 = auth_18;\n   end\n   default : begin \n     cfg_9 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( address_9 ) == ( 7'b110xxx0 ) |-> tx_1 == rx_16 ;endproperty \nproperty name: ( address_9 ) == ( 7'b1110x0x ) |-> chip_11 == data_19 ;endproperty \nproperty name: ( address_9 ) == ( 6'b000011 ) |-> hw_8 == auth_18 ;endproperty \nproperty name; ( ( address_9 ) != 7'b110xxx0 ) || ( ( address_9 ) != 7'b1110x0x ) || ( address_9 ) != 6'b000011 ) ) |-> cfg_9 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_10 ) \n   7'b101x001 : begin\n     hw_8 = rst_12;\n   end\n   5'bx10x1 : begin\n     rst_16 = chip_17;\n   end\n   7'b000100x : begin\n     rst_7 = err_2;\n   end\n   6'h39 : begin\n     core_10 = hw_17;\n   end\n   default : begin \n     data_15 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_10 ) == ( 7'b101x001 ) |-> hw_8 == rst_12 ;endproperty \nproperty name: ( data_control_status_10 ) == ( 5'bx10x1 ) |-> rst_16 == chip_17 ;endproperty \nproperty name: ( data_control_status_10 ) == ( 7'b000100x ) |-> rst_7 == err_2 ;endproperty \nproperty name: ( data_control_status_10 ) == ( 6'h39 ) |-> core_10 == hw_17 ;endproperty \nproperty name; ( ( data_control_status_10 ) != 7'b101x001 ) || ( ( data_control_status_10 ) != 5'bx10x1 ) || ( ( data_control_status_10 ) != 7'b000100x ) || ( data_control_status_10 ) != 6'h39 ) ) |-> data_15 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   3'bx1x : begin\n     rx_17 = reg_14;\n   end\n   7'b1101101 : begin\n     cfg_8 = tx_11;\n   end\n   7'b0x0xxxx : begin\n     cfg_11 = tx_8;\n   end\n   7'h1b : begin\n     auth_1 = hw_4;\n   end\n   7'b1x01xx0 : begin\n     chip_3 = cfg_10;\n   end\n   default : begin \n     cfg_12 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_15 ) == ( 3'bx1x ) |-> rx_17 == reg_14 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'b1101101 ) |-> cfg_8 == tx_11 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'b0x0xxxx ) |-> cfg_11 == tx_8 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'h1b ) |-> auth_1 == hw_4 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'b1x01xx0 ) |-> chip_3 == cfg_10 ;endproperty \nproperty name; ( ( status_output_buffer_15 ) != 3'bx1x ) || ( ( status_output_buffer_15 ) != 7'b1101101 ) || ( ( status_output_buffer_15 ) != 7'b0x0xxxx ) || ( ( status_output_buffer_15 ) != 7'h1b ) || ( status_output_buffer_15 ) != 7'b1x01xx0 ) ) |-> cfg_12 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_20 ) \n   7'b1xx0xxx : begin\n     rx_14 = data_2;\n   end\n   2'h0 : begin\n     reg_8 = rx_4;\n   end\n   5'b0x00x : begin\n     rx_4 = rx_4;\n   end\n   data_12 : begin\n     chip_4 = err_10;\n   end\n   default : begin \n     core_1 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_20 ) == ( 7'b1xx0xxx ) |-> rx_14 == data_2 ;endproperty \nproperty name: ( flag_control_status_20 ) == ( 2'h0 ) |-> reg_8 == rx_4 ;endproperty \nproperty name: ( flag_control_status_20 ) == ( 5'b0x00x ) |-> rx_4 == rx_4 ;endproperty \nproperty name: ( flag_control_status_20 ) == ( data_12 ) |-> chip_4 == err_10 ;endproperty \nproperty name; ( ( flag_control_status_20 ) != 7'b1xx0xxx ) || ( ( flag_control_status_20 ) != 2'h0 ) || ( ( flag_control_status_20 ) != 5'b0x00x ) || ( flag_control_status_20 ) != data_12 ) ) |-> core_1 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_3 ) \n   6'b00xx1x : begin\n     cfg_9 = clk_20;\n   end\n   6'bxx0x01 : begin\n     cfg_1 = reg_2;\n   end\n   7'b1001001 : begin\n     sig_17 = hw_3;\n   end\n   5'h19 : begin\n     reg_15 = tx_5;\n   end\n   default : begin \n     auth_7 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( address_register_3 ) == ( 6'b00xx1x ) |-> cfg_9 == clk_20 ;endproperty \nproperty name: ( address_register_3 ) == ( 6'bxx0x01 ) |-> cfg_1 == reg_2 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'b1001001 ) |-> sig_17 == hw_3 ;endproperty \nproperty name: ( address_register_3 ) == ( 5'h19 ) |-> reg_15 == tx_5 ;endproperty \nproperty name; ( ( address_register_3 ) != 6'b00xx1x ) || ( ( address_register_3 ) != 6'bxx0x01 ) || ( ( address_register_3 ) != 7'b1001001 ) || ( address_register_3 ) != 5'h19 ) ) |-> auth_7 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   clk_8 : begin\n     core_3 = chip_20;\n   end\n   6'bx110x0 : begin\n     fsm_4 = data_7;\n   end\n   data_20 : begin\n     rst_3 = hw_19;\n   end\n   5'h8 : begin\n     fsm_7 = cfg_2;\n   end\n   7'bxx1x000 : begin\n     auth_10 = sig_20;\n   end\n   default : begin \n     rx_4 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_8 ) == ( clk_8 ) |-> core_3 == chip_20 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 6'bx110x0 ) |-> fsm_4 == data_7 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( data_20 ) |-> rst_3 == hw_19 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 5'h8 ) |-> fsm_7 == cfg_2 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 7'bxx1x000 ) |-> auth_10 == sig_20 ;endproperty \nproperty name; ( ( interrupt_flag_8 ) != clk_8 ) || ( ( interrupt_flag_8 ) != 6'bx110x0 ) || ( ( interrupt_flag_8 ) != data_20 ) || ( ( interrupt_flag_8 ) != 5'h8 ) || ( interrupt_flag_8 ) != 7'bxx1x000 ) ) |-> rx_4 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_6 ) \n   7'h27 : begin\n     cfg_16 = rst_20;\n   end\n   3'b1x1 : begin\n     sig_15 = hw_13;\n   end\n   default : begin \n     tx_3 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( data_control_6 ) == ( 7'h27 ) |-> cfg_16 == rst_20 ;endproperty \nproperty name: ( data_control_6 ) == ( 3'b1x1 ) |-> sig_15 == hw_13 ;endproperty \nproperty name; ( ( data_control_6 ) != 7'h27 ) || ( data_control_6 ) != 3'b1x1 ) ) |-> tx_3 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_14 ) \n   5'b100x1 : begin\n     rst_15 = tx_8;\n   end\n   4'b10x1 : begin\n     auth_18 = auth_1;\n   end\n   6'b110xxx : begin\n     data_9 = hw_11;\n   end\n   default : begin \n     data_7 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( enable_14 ) == ( 5'b100x1 ) |-> rst_15 == tx_8 ;endproperty \nproperty name: ( enable_14 ) == ( 4'b10x1 ) |-> auth_18 == auth_1 ;endproperty \nproperty name: ( enable_14 ) == ( 6'b110xxx ) |-> data_9 == hw_11 ;endproperty \nproperty name; ( ( enable_14 ) != 5'b100x1 ) || ( ( enable_14 ) != 4'b10x1 ) || ( enable_14 ) != 6'b110xxx ) ) |-> data_7 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_13 ) \n   7'b1x0110x : begin\n     clk_8 = sig_9;\n   end\n   6'bx1xxxx : begin\n     core_5 = err_16;\n   end\n   default : begin \n     err_5 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_13 ) == ( 7'b1x0110x ) |-> clk_8 == sig_9 ;endproperty \nproperty name: ( input_buffer_13 ) == ( 6'bx1xxxx ) |-> core_5 == err_16 ;endproperty \nproperty name; ( ( input_buffer_13 ) != 7'b1x0110x ) || ( input_buffer_13 ) != 6'bx1xxxx ) ) |-> err_5 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_19 ) \n   7'b1110000 : begin\n     hw_8 = clk_12;\n   end\n   default : begin \n     core_1 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( enable_19 ) == ( 7'b1110000 ) |-> hw_8 == clk_12 ;endproperty \nproperty name; ( enable_19 ) != 7'b1110000 ) ) |-> core_1 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_7 ) \n   6'b101000 : begin\n     fsm_1 = hw_7;\n   end\n   4'b1001 : begin\n     err_8 = tx_9;\n   end\n   default : begin \n     tx_20 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_7 ) == ( 6'b101000 ) |-> fsm_1 == hw_7 ;endproperty \nproperty name: ( transfer_complete_7 ) == ( 4'b1001 ) |-> err_8 == tx_9 ;endproperty \nproperty name; ( ( transfer_complete_7 ) != 6'b101000 ) || ( transfer_complete_7 ) != 4'b1001 ) ) |-> tx_20 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   5'b0x00x : begin\n     fsm_9 = fsm_4;\n   end\n   5'bxx1xx : begin\n     core_9 = tx_18;\n   end\n   6'b11xx10 : begin\n     fsm_7 = clk_14;\n   end\n   7'b11xx0x1 : begin\n     hw_9 = tx_18;\n   end\n   default : begin \n     cfg_10 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 5'b0x00x ) |-> fsm_9 == fsm_4 ;endproperty \nproperty name: ( output_status_20 ) == ( 5'bxx1xx ) |-> core_9 == tx_18 ;endproperty \nproperty name: ( output_status_20 ) == ( 6'b11xx10 ) |-> fsm_7 == clk_14 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'b11xx0x1 ) |-> hw_9 == tx_18 ;endproperty \nproperty name; ( ( output_status_20 ) != 5'b0x00x ) || ( ( output_status_20 ) != 5'bxx1xx ) || ( ( output_status_20 ) != 6'b11xx10 ) || ( output_status_20 ) != 7'b11xx0x1 ) ) |-> cfg_10 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_4 ) \n   7'h69 : begin\n     rst_6 = clk_17;\n   end\n   7'bxx0xx1x : begin\n     rst_9 = sig_6;\n   end\n   default : begin \n     rx_4 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_4 ) == ( 7'h69 ) |-> rst_6 == clk_17 ;endproperty \nproperty name: ( operation_status_4 ) == ( 7'bxx0xx1x ) |-> rst_9 == sig_6 ;endproperty \nproperty name; ( ( operation_status_4 ) != 7'h69 ) || ( operation_status_4 ) != 7'bxx0xx1x ) ) |-> rx_4 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   3'b001 : begin\n     core_2 = err_6;\n   end\n   4'bx00x : begin\n     reg_5 = cfg_2;\n   end\n   7'bx1000x0 : begin\n     tx_16 = cfg_20;\n   end\n   5'b1111x : begin\n     core_7 = rx_4;\n   end\n   6'bx110xx : begin\n     hw_13 = tx_18;\n   end\n   default : begin \n     core_19 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_18 ) == ( 3'b001 ) |-> core_2 == err_6 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 4'bx00x ) |-> reg_5 == cfg_2 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 7'bx1000x0 ) |-> tx_16 == cfg_20 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 5'b1111x ) |-> core_7 == rx_4 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 6'bx110xx ) |-> hw_13 == tx_18 ;endproperty \nproperty name; ( ( data_status_register_status_18 ) != 3'b001 ) || ( ( data_status_register_status_18 ) != 4'bx00x ) || ( ( data_status_register_status_18 ) != 7'bx1000x0 ) || ( ( data_status_register_status_18 ) != 5'b1111x ) || ( data_status_register_status_18 ) != 6'bx110xx ) ) |-> core_19 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_4 ) \n   7'h52 : begin\n     core_18 = err_16;\n   end\n   4'h7 : begin\n     auth_20 = chip_15;\n   end\n   7'hb : begin\n     cfg_18 = fsm_13;\n   end\n   7'b01100x1 : begin\n     err_11 = cfg_8;\n   end\n   default : begin \n     clk_1 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( status_register_4 ) == ( 7'h52 ) |-> core_18 == err_16 ;endproperty \nproperty name: ( status_register_4 ) == ( 4'h7 ) |-> auth_20 == chip_15 ;endproperty \nproperty name: ( status_register_4 ) == ( 7'hb ) |-> cfg_18 == fsm_13 ;endproperty \nproperty name: ( status_register_4 ) == ( 7'b01100x1 ) |-> err_11 == cfg_8 ;endproperty \nproperty name; ( ( status_register_4 ) != 7'h52 ) || ( ( status_register_4 ) != 4'h7 ) || ( ( status_register_4 ) != 7'hb ) || ( status_register_4 ) != 7'b01100x1 ) ) |-> clk_1 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_11 ) \n   6'h1b : begin\n     rx_4 = rst_5;\n   end\n   7'bx0x1x1x : begin\n     tx_13 = core_20;\n   end\n   7'bx101x11 : begin\n     rx_12 = chip_14;\n   end\n   default : begin \n     clk_12 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( input_data_11 ) == ( 6'h1b ) |-> rx_4 == rst_5 ;endproperty \nproperty name: ( input_data_11 ) == ( 7'bx0x1x1x ) |-> tx_13 == core_20 ;endproperty \nproperty name: ( input_data_11 ) == ( 7'bx101x11 ) |-> rx_12 == chip_14 ;endproperty \nproperty name; ( ( input_data_11 ) != 6'h1b ) || ( ( input_data_11 ) != 7'bx0x1x1x ) || ( input_data_11 ) != 7'bx101x11 ) ) |-> clk_12 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   5'b10x11 : begin\n     reg_9 = sig_16;\n   end\n   default : begin \n     cfg_8 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_6 ) == ( 5'b10x11 ) |-> reg_9 == sig_16 ;endproperty \nproperty name; ( control_register_status_6 ) != 5'b10x11 ) ) |-> cfg_8 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_13 ) \n   6'b0xxxx1 : begin\n     tx_11 = tx_20;\n   end\n   default : begin \n     reg_9 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_13 ) == ( 6'b0xxxx1 ) |-> tx_11 == tx_20 ;endproperty \nproperty name; ( control_flag_register_13 ) != 6'b0xxxx1 ) ) |-> reg_9 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   6'b0xxx1x : begin\n     reg_19 = auth_1;\n   end\n   7'bx101x00 : begin\n     data_19 = rst_4;\n   end\n   6'b0x010x : begin\n     reg_14 = hw_9;\n   end\n   clk_8 : begin\n     reg_9 = chip_12;\n   end\n   7'b0000001 : begin\n     reg_17 = rx_1;\n   end\n   default : begin \n     hw_12 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_13 ) == ( 6'b0xxx1x ) |-> reg_19 == auth_1 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 7'bx101x00 ) |-> data_19 == rst_4 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 6'b0x010x ) |-> reg_14 == hw_9 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( clk_8 ) |-> reg_9 == chip_12 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 7'b0000001 ) |-> reg_17 == rx_1 ;endproperty \nproperty name; ( ( status_output_buffer_13 ) != 6'b0xxx1x ) || ( ( status_output_buffer_13 ) != 7'bx101x00 ) || ( ( status_output_buffer_13 ) != 6'b0x010x ) || ( ( status_output_buffer_13 ) != clk_8 ) || ( status_output_buffer_13 ) != 7'b0000001 ) ) |-> hw_12 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_5 ) \n   data_13 : begin\n     auth_1 = clk_12;\n   end\n   default : begin \n     data_20 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( start_address_5 ) == ( data_13 ) |-> auth_1 == clk_12 ;endproperty \nproperty name; ( start_address_5 ) != data_13 ) ) |-> data_20 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_15 ) \n   7'bx1x0xxx : begin\n     tx_7 = clk_14;\n   end\n   5'b000x0 : begin\n     sig_19 = sig_18;\n   end\n   5'b11x10 : begin\n     data_16 = chip_17;\n   end\n   7'b1x0x1x0 : begin\n     rx_4 = reg_15;\n   end\n   5'b11000 : begin\n     cfg_4 = clk_6;\n   end\n   default : begin \n     reg_5 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( status_register_15 ) == ( 7'bx1x0xxx ) |-> tx_7 == clk_14 ;endproperty \nproperty name: ( status_register_15 ) == ( 5'b000x0 ) |-> sig_19 == sig_18 ;endproperty \nproperty name: ( status_register_15 ) == ( 5'b11x10 ) |-> data_16 == chip_17 ;endproperty \nproperty name: ( status_register_15 ) == ( 7'b1x0x1x0 ) |-> rx_4 == reg_15 ;endproperty \nproperty name: ( status_register_15 ) == ( 5'b11000 ) |-> cfg_4 == clk_6 ;endproperty \nproperty name; ( ( status_register_15 ) != 7'bx1x0xxx ) || ( ( status_register_15 ) != 5'b000x0 ) || ( ( status_register_15 ) != 5'b11x10 ) || ( ( status_register_15 ) != 7'b1x0x1x0 ) || ( status_register_15 ) != 5'b11000 ) ) |-> reg_5 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_20 ) \n   7'bxx00xxx : begin\n     rx_20 = sig_18;\n   end\n   default : begin \n     err_20 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_20 ) == ( 7'bxx00xxx ) |-> rx_20 == sig_18 ;endproperty \nproperty name; ( control_status_buffer_20 ) != 7'bxx00xxx ) ) |-> err_20 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_2 ) \n   5'b10010 : begin\n     rx_10 = hw_1;\n   end\n   7'h7d : begin\n     core_10 = err_5;\n   end\n   7'b10x0xxx : begin\n     cfg_17 = rx_8;\n   end\n   default : begin \n     sig_10 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( end_address_2 ) == ( 5'b10010 ) |-> rx_10 == hw_1 ;endproperty \nproperty name: ( end_address_2 ) == ( 7'h7d ) |-> core_10 == err_5 ;endproperty \nproperty name: ( end_address_2 ) == ( 7'b10x0xxx ) |-> cfg_17 == rx_8 ;endproperty \nproperty name; ( ( end_address_2 ) != 5'b10010 ) || ( ( end_address_2 ) != 7'h7d ) || ( end_address_2 ) != 7'b10x0xxx ) ) |-> sig_10 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_14 ) \n   6'b101110 : begin\n     rx_13 = hw_6;\n   end\n   6'hxx : begin\n     data_7 = chip_10;\n   end\n   6'b011x0x : begin\n     fsm_15 = rx_16;\n   end\n   default : begin \n     rst_5 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_14 ) == ( 6'b101110 ) |-> rx_13 == hw_6 ;endproperty \nproperty name: ( read_enable_14 ) == ( 6'hxx ) |-> data_7 == chip_10 ;endproperty \nproperty name: ( read_enable_14 ) == ( 6'b011x0x ) |-> fsm_15 == rx_16 ;endproperty \nproperty name; ( ( read_enable_14 ) != 6'b101110 ) || ( ( read_enable_14 ) != 6'hxx ) || ( read_enable_14 ) != 6'b011x0x ) ) |-> rst_5 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   7'bx01x0xx : begin\n     rx_8 = tx_1;\n   end\n   7'b0x1xxxx : begin\n     tx_13 = core_19;\n   end\n   5'bx111x : begin\n     rx_17 = tx_12;\n   end\n   7'b0x00100 : begin\n     reg_9 = clk_17;\n   end\n   default : begin \n     hw_3 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_8 ) == ( 7'bx01x0xx ) |-> rx_8 == tx_1 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 7'b0x1xxxx ) |-> tx_13 == core_19 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 5'bx111x ) |-> rx_17 == tx_12 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 7'b0x00100 ) |-> reg_9 == clk_17 ;endproperty \nproperty name; ( ( transfer_complete_8 ) != 7'bx01x0xx ) || ( ( transfer_complete_8 ) != 7'b0x1xxxx ) || ( ( transfer_complete_8 ) != 5'bx111x ) || ( transfer_complete_8 ) != 7'b0x00100 ) ) |-> hw_3 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_13 ) \n   4'b1000 : begin\n     rx_13 = chip_17;\n   end\n   7'b0100110 : begin\n     cfg_12 = hw_11;\n   end\n   default : begin \n     clk_5 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_13 ) == ( 4'b1000 ) |-> rx_13 == chip_17 ;endproperty \nproperty name: ( output_register_status_13 ) == ( 7'b0100110 ) |-> cfg_12 == hw_11 ;endproperty \nproperty name; ( ( output_register_status_13 ) != 4'b1000 ) || ( output_register_status_13 ) != 7'b0100110 ) ) |-> clk_5 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_1 ) \n   6'bx0x111 : begin\n     reg_11 = chip_13;\n   end\n   7'h32 : begin\n     data_13 = rx_17;\n   end\n   default : begin \n     rst_5 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_1 ) == ( 6'bx0x111 ) |-> reg_11 == chip_13 ;endproperty \nproperty name: ( flag_control_1 ) == ( 7'h32 ) |-> data_13 == rx_17 ;endproperty \nproperty name; ( ( flag_control_1 ) != 6'bx0x111 ) || ( flag_control_1 ) != 7'h32 ) ) |-> rst_5 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_18 ) \n   7'b10x011x : begin\n     rx_9 = cfg_4;\n   end\n   default : begin \n     fsm_8 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_18 ) == ( 7'b10x011x ) |-> rx_9 == cfg_4 ;endproperty \nproperty name; ( flag_status_18 ) != 7'b10x011x ) ) |-> fsm_8 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'b1x11x1x : begin\n     hw_2 = data_20;\n   end\n   7'b100xx0x : begin\n     data_18 = clk_12;\n   end\n   3'h7 : begin\n     data_15 = auth_5;\n   end\n   default : begin \n     sig_4 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( read_data_9 ) == ( 7'b1x11x1x ) |-> hw_2 == data_20 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'b100xx0x ) |-> data_18 == clk_12 ;endproperty \nproperty name: ( read_data_9 ) == ( 3'h7 ) |-> data_15 == auth_5 ;endproperty \nproperty name; ( ( read_data_9 ) != 7'b1x11x1x ) || ( ( read_data_9 ) != 7'b100xx0x ) || ( read_data_9 ) != 3'h7 ) ) |-> sig_4 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_5 ) \n   6'b0x010x : begin\n     hw_7 = tx_7;\n   end\n   6'b0x0x00 : begin\n     chip_17 = clk_2;\n   end\n   3'b11x : begin\n     tx_10 = reg_19;\n   end\n   7'b10x110x : begin\n     auth_11 = auth_7;\n   end\n   6'b0x1000 : begin\n     sig_13 = cfg_5;\n   end\n   default : begin \n     reg_20 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( input_register_5 ) == ( 6'b0x010x ) |-> hw_7 == tx_7 ;endproperty \nproperty name: ( input_register_5 ) == ( 6'b0x0x00 ) |-> chip_17 == clk_2 ;endproperty \nproperty name: ( input_register_5 ) == ( 3'b11x ) |-> tx_10 == reg_19 ;endproperty \nproperty name: ( input_register_5 ) == ( 7'b10x110x ) |-> auth_11 == auth_7 ;endproperty \nproperty name: ( input_register_5 ) == ( 6'b0x1000 ) |-> sig_13 == cfg_5 ;endproperty \nproperty name; ( ( input_register_5 ) != 6'b0x010x ) || ( ( input_register_5 ) != 6'b0x0x00 ) || ( ( input_register_5 ) != 3'b11x ) || ( ( input_register_5 ) != 7'b10x110x ) || ( input_register_5 ) != 6'b0x1000 ) ) |-> reg_20 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_14 ) \n   rst_4 : begin\n     auth_20 = err_13;\n   end\n   default : begin \n     core_6 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( command_word_14 ) == ( rst_4 ) |-> auth_20 == err_13 ;endproperty \nproperty name; ( command_word_14 ) != rst_4 ) ) |-> core_6 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_17 ) \n   6'b0x1011 : begin\n     core_19 = cfg_16;\n   end\n   6'b1xx00x : begin\n     clk_8 = data_20;\n   end\n   default : begin \n     auth_15 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( data_status_17 ) == ( 6'b0x1011 ) |-> core_19 == cfg_16 ;endproperty \nproperty name: ( data_status_17 ) == ( 6'b1xx00x ) |-> clk_8 == data_20 ;endproperty \nproperty name; ( ( data_status_17 ) != 6'b0x1011 ) || ( data_status_17 ) != 6'b1xx00x ) ) |-> auth_15 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_19 ) \n   3'h7 : begin\n     err_11 = auth_3;\n   end\n   7'b1010010 : begin\n     reg_15 = err_17;\n   end\n   5'h14 : begin\n     rx_8 = core_11;\n   end\n   7'h5x : begin\n     auth_17 = hw_8;\n   end\n   default : begin \n     clk_18 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( data_register_19 ) == ( 3'h7 ) |-> err_11 == auth_3 ;endproperty \nproperty name: ( data_register_19 ) == ( 7'b1010010 ) |-> reg_15 == err_17 ;endproperty \nproperty name: ( data_register_19 ) == ( 5'h14 ) |-> rx_8 == core_11 ;endproperty \nproperty name: ( data_register_19 ) == ( 7'h5x ) |-> auth_17 == hw_8 ;endproperty \nproperty name; ( ( data_register_19 ) != 3'h7 ) || ( ( data_register_19 ) != 7'b1010010 ) || ( ( data_register_19 ) != 5'h14 ) || ( data_register_19 ) != 7'h5x ) ) |-> clk_18 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   7'b110x0xx : begin\n     err_16 = fsm_9;\n   end\n   7'h52 : begin\n     rst_4 = cfg_7;\n   end\n   7'h40 : begin\n     auth_3 = auth_2;\n   end\n   6'b0x1x11 : begin\n     chip_2 = chip_18;\n   end\n   7'h23 : begin\n     cfg_11 = clk_10;\n   end\n   default : begin \n     auth_5 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_3 ) == ( 7'b110x0xx ) |-> err_16 == fsm_9 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 7'h52 ) |-> rst_4 == cfg_7 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 7'h40 ) |-> auth_3 == auth_2 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 6'b0x1x11 ) |-> chip_2 == chip_18 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 7'h23 ) |-> cfg_11 == clk_10 ;endproperty \nproperty name; ( ( transfer_complete_3 ) != 7'b110x0xx ) || ( ( transfer_complete_3 ) != 7'h52 ) || ( ( transfer_complete_3 ) != 7'h40 ) || ( ( transfer_complete_3 ) != 6'b0x1x11 ) || ( transfer_complete_3 ) != 7'h23 ) ) |-> auth_5 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_10 ) \n   7'b0xxxx01 : begin\n     data_2 = chip_18;\n   end\n   6'b000101 : begin\n     clk_12 = reg_16;\n   end\n   7'bxx0001x : begin\n     fsm_8 = cfg_7;\n   end\n   6'bxx00x0 : begin\n     reg_6 = hw_17;\n   end\n   default : begin \n     hw_10 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( input_data_10 ) == ( 7'b0xxxx01 ) |-> data_2 == chip_18 ;endproperty \nproperty name: ( input_data_10 ) == ( 6'b000101 ) |-> clk_12 == reg_16 ;endproperty \nproperty name: ( input_data_10 ) == ( 7'bxx0001x ) |-> fsm_8 == cfg_7 ;endproperty \nproperty name: ( input_data_10 ) == ( 6'bxx00x0 ) |-> reg_6 == hw_17 ;endproperty \nproperty name; ( ( input_data_10 ) != 7'b0xxxx01 ) || ( ( input_data_10 ) != 6'b000101 ) || ( ( input_data_10 ) != 7'bxx0001x ) || ( input_data_10 ) != 6'bxx00x0 ) ) |-> hw_10 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_5 ) \n   6'b001x10 : begin\n     sig_15 = hw_14;\n   end\n   5'bx01xx : begin\n     fsm_3 = auth_15;\n   end\n   default : begin \n     rx_10 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( control_input_5 ) == ( 6'b001x10 ) |-> sig_15 == hw_14 ;endproperty \nproperty name: ( control_input_5 ) == ( 5'bx01xx ) |-> fsm_3 == auth_15 ;endproperty \nproperty name; ( ( control_input_5 ) != 6'b001x10 ) || ( control_input_5 ) != 5'bx01xx ) ) |-> rx_10 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_18 ) \n   6'b0xxxxx : begin\n     hw_18 = sig_2;\n   end\n   7'bx10x00x : begin\n     clk_13 = clk_4;\n   end\n   6'h18 : begin\n     core_18 = auth_3;\n   end\n   6'b0xxx1x : begin\n     core_16 = hw_4;\n   end\n   7'b00x0001 : begin\n     rst_12 = data_1;\n   end\n   default : begin \n     chip_12 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( start_address_18 ) == ( 6'b0xxxxx ) |-> hw_18 == sig_2 ;endproperty \nproperty name: ( start_address_18 ) == ( 7'bx10x00x ) |-> clk_13 == clk_4 ;endproperty \nproperty name: ( start_address_18 ) == ( 6'h18 ) |-> core_18 == auth_3 ;endproperty \nproperty name: ( start_address_18 ) == ( 6'b0xxx1x ) |-> core_16 == hw_4 ;endproperty \nproperty name: ( start_address_18 ) == ( 7'b00x0001 ) |-> rst_12 == data_1 ;endproperty \nproperty name; ( ( start_address_18 ) != 6'b0xxxxx ) || ( ( start_address_18 ) != 7'bx10x00x ) || ( ( start_address_18 ) != 6'h18 ) || ( ( start_address_18 ) != 6'b0xxx1x ) || ( start_address_18 ) != 7'b00x0001 ) ) |-> chip_12 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_17 ) \n   5'b1010x : begin\n     hw_16 = clk_1;\n   end\n   7'b10110x1 : begin\n     fsm_20 = core_11;\n   end\n   7'bx001111 : begin\n     auth_14 = auth_3;\n   end\n   7'b1xx0x0x : begin\n     tx_6 = chip_9;\n   end\n   default : begin \n     tx_9 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_17 ) == ( 5'b1010x ) |-> hw_16 == clk_1 ;endproperty \nproperty name: ( flag_register_17 ) == ( 7'b10110x1 ) |-> fsm_20 == core_11 ;endproperty \nproperty name: ( flag_register_17 ) == ( 7'bx001111 ) |-> auth_14 == auth_3 ;endproperty \nproperty name: ( flag_register_17 ) == ( 7'b1xx0x0x ) |-> tx_6 == chip_9 ;endproperty \nproperty name; ( ( flag_register_17 ) != 5'b1010x ) || ( ( flag_register_17 ) != 7'b10110x1 ) || ( ( flag_register_17 ) != 7'bx001111 ) || ( flag_register_17 ) != 7'b1xx0x0x ) ) |-> tx_9 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_3 ) \n   4'b10x1 : begin\n     hw_1 = err_17;\n   end\n   6'b00100x : begin\n     clk_15 = clk_1;\n   end\n   default : begin \n     tx_13 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_3 ) == ( 4'b10x1 ) |-> hw_1 == err_17 ;endproperty \nproperty name: ( interrupt_request_3 ) == ( 6'b00100x ) |-> clk_15 == clk_1 ;endproperty \nproperty name; ( ( interrupt_request_3 ) != 4'b10x1 ) || ( interrupt_request_3 ) != 6'b00100x ) ) |-> tx_13 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_11 ) \n   7'h19 : begin\n     rst_12 = tx_10;\n   end\n   7'bx11xxxx : begin\n     data_11 = rx_12;\n   end\n   5'h7 : begin\n     auth_6 = sig_6;\n   end\n   7'b0xxxx1x : begin\n     rst_14 = tx_2;\n   end\n   7'bxx0xxx0 : begin\n     reg_14 = tx_9;\n   end\n   default : begin \n     reg_3 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_11 ) == ( 7'h19 ) |-> rst_12 == tx_10 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 7'bx11xxxx ) |-> data_11 == rx_12 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 5'h7 ) |-> auth_6 == sig_6 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 7'b0xxxx1x ) |-> rst_14 == tx_2 ;endproperty \nproperty name: ( interrupt_enable_11 ) == ( 7'bxx0xxx0 ) |-> reg_14 == tx_9 ;endproperty \nproperty name; ( ( interrupt_enable_11 ) != 7'h19 ) || ( ( interrupt_enable_11 ) != 7'bx11xxxx ) || ( ( interrupt_enable_11 ) != 5'h7 ) || ( ( interrupt_enable_11 ) != 7'b0xxxx1x ) || ( interrupt_enable_11 ) != 7'bxx0xxx0 ) ) |-> reg_3 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_13 ) \n   7'b0x0101x : begin\n     reg_3 = hw_17;\n   end\n   6'bx1011x : begin\n     fsm_7 = rst_1;\n   end\n   default : begin \n     chip_9 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_13 ) == ( 7'b0x0101x ) |-> reg_3 == hw_17 ;endproperty \nproperty name: ( instruction_register_13 ) == ( 6'bx1011x ) |-> fsm_7 == rst_1 ;endproperty \nproperty name; ( ( instruction_register_13 ) != 7'b0x0101x ) || ( instruction_register_13 ) != 6'bx1011x ) ) |-> chip_9 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_11 ) \n   7'b0110xx0 : begin\n     cfg_5 = hw_11;\n   end\n   default : begin \n     rst_2 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( input_register_11 ) == ( 7'b0110xx0 ) |-> cfg_5 == hw_11 ;endproperty \nproperty name; ( input_register_11 ) != 7'b0110xx0 ) ) |-> rst_2 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_4 ) \n   6'h1c : begin\n     sig_9 = rst_1;\n   end\n   4'b0101 : begin\n     cfg_17 = rx_16;\n   end\n   5'bxx0xx : begin\n     fsm_14 = fsm_7;\n   end\n   7'bx11x1xx : begin\n     cfg_6 = data_8;\n   end\n   default : begin \n     sig_4 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_4 ) == ( 6'h1c ) |-> sig_9 == rst_1 ;endproperty \nproperty name: ( data_control_status_4 ) == ( 4'b0101 ) |-> cfg_17 == rx_16 ;endproperty \nproperty name: ( data_control_status_4 ) == ( 5'bxx0xx ) |-> fsm_14 == fsm_7 ;endproperty \nproperty name: ( data_control_status_4 ) == ( 7'bx11x1xx ) |-> cfg_6 == data_8 ;endproperty \nproperty name; ( ( data_control_status_4 ) != 6'h1c ) || ( ( data_control_status_4 ) != 4'b0101 ) || ( ( data_control_status_4 ) != 5'bxx0xx ) || ( data_control_status_4 ) != 7'bx11x1xx ) ) |-> sig_4 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_18 ) \n   7'h72 : begin\n     reg_7 = chip_9;\n   end\n   7'b1001111 : begin\n     sig_15 = rst_8;\n   end\n   5'b111x0 : begin\n     data_13 = data_3;\n   end\n   7'bx001000 : begin\n     err_2 = data_17;\n   end\n   default : begin \n     tx_7 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_18 ) == ( 7'h72 ) |-> reg_7 == chip_9 ;endproperty \nproperty name: ( flag_status_18 ) == ( 7'b1001111 ) |-> sig_15 == rst_8 ;endproperty \nproperty name: ( flag_status_18 ) == ( 5'b111x0 ) |-> data_13 == data_3 ;endproperty \nproperty name: ( flag_status_18 ) == ( 7'bx001000 ) |-> err_2 == data_17 ;endproperty \nproperty name; ( ( flag_status_18 ) != 7'h72 ) || ( ( flag_status_18 ) != 7'b1001111 ) || ( ( flag_status_18 ) != 5'b111x0 ) || ( flag_status_18 ) != 7'bx001000 ) ) |-> tx_7 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_1 ) \n   5'h1 : begin\n     tx_2 = fsm_15;\n   end\n   7'h66 : begin\n     tx_13 = auth_11;\n   end\n   default : begin \n     rx_11 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( status_control_1 ) == ( 5'h1 ) |-> tx_2 == fsm_15 ;endproperty \nproperty name: ( status_control_1 ) == ( 7'h66 ) |-> tx_13 == auth_11 ;endproperty \nproperty name; ( ( status_control_1 ) != 5'h1 ) || ( status_control_1 ) != 7'h66 ) ) |-> rx_11 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_10 ) \n   7'bx0110x1 : begin\n     fsm_7 = cfg_17;\n   end\n   7'b1011x11 : begin\n     clk_12 = err_17;\n   end\n   7'b0x00x10 : begin\n     sig_12 = reg_15;\n   end\n   7'b0000x01 : begin\n     hw_8 = auth_7;\n   end\n   7'b0x00xx1 : begin\n     rst_2 = fsm_3;\n   end\n   default : begin \n     clk_19 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_10 ) == ( 7'bx0110x1 ) |-> fsm_7 == cfg_17 ;endproperty \nproperty name: ( status_register_status_10 ) == ( 7'b1011x11 ) |-> clk_12 == err_17 ;endproperty \nproperty name: ( status_register_status_10 ) == ( 7'b0x00x10 ) |-> sig_12 == reg_15 ;endproperty \nproperty name: ( status_register_status_10 ) == ( 7'b0000x01 ) |-> hw_8 == auth_7 ;endproperty \nproperty name: ( status_register_status_10 ) == ( 7'b0x00xx1 ) |-> rst_2 == fsm_3 ;endproperty \nproperty name; ( ( status_register_status_10 ) != 7'bx0110x1 ) || ( ( status_register_status_10 ) != 7'b1011x11 ) || ( ( status_register_status_10 ) != 7'b0x00x10 ) || ( ( status_register_status_10 ) != 7'b0000x01 ) || ( status_register_status_10 ) != 7'b0x00xx1 ) ) |-> clk_19 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_3 ) \n   7'b0x00x10 : begin\n     clk_16 = sig_9;\n   end\n   7'b11xx010 : begin\n     data_15 = err_15;\n   end\n   default : begin \n     sig_12 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_3 ) == ( 7'b0x00x10 ) |-> clk_16 == sig_9 ;endproperty \nproperty name: ( input_buffer_3 ) == ( 7'b11xx010 ) |-> data_15 == err_15 ;endproperty \nproperty name; ( ( input_buffer_3 ) != 7'b0x00x10 ) || ( input_buffer_3 ) != 7'b11xx010 ) ) |-> sig_12 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_3 ) \n   core_14 : begin\n     auth_14 = fsm_7;\n   end\n   7'bxx00101 : begin\n     clk_10 = rx_4;\n   end\n   7'b0x10x11 : begin\n     sig_20 = rst_5;\n   end\n   default : begin \n     rst_14 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( control_status_3 ) == ( core_14 ) |-> auth_14 == fsm_7 ;endproperty \nproperty name: ( control_status_3 ) == ( 7'bxx00101 ) |-> clk_10 == rx_4 ;endproperty \nproperty name: ( control_status_3 ) == ( 7'b0x10x11 ) |-> sig_20 == rst_5 ;endproperty \nproperty name; ( ( control_status_3 ) != core_14 ) || ( ( control_status_3 ) != 7'bxx00101 ) || ( control_status_3 ) != 7'b0x10x11 ) ) |-> rst_14 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_18 ) \n   6'bx0xxx0 : begin\n     auth_1 = rx_10;\n   end\n   5'b011x1 : begin\n     reg_10 = fsm_14;\n   end\n   7'b00000x0 : begin\n     tx_1 = data_13;\n   end\n   rst_10 : begin\n     reg_14 = clk_9;\n   end\n   3'bx11 : begin\n     sig_3 = tx_9;\n   end\n   default : begin \n     hw_17 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( read_data_18 ) == ( 6'bx0xxx0 ) |-> auth_1 == rx_10 ;endproperty \nproperty name: ( read_data_18 ) == ( 5'b011x1 ) |-> reg_10 == fsm_14 ;endproperty \nproperty name: ( read_data_18 ) == ( 7'b00000x0 ) |-> tx_1 == data_13 ;endproperty \nproperty name: ( read_data_18 ) == ( rst_10 ) |-> reg_14 == clk_9 ;endproperty \nproperty name: ( read_data_18 ) == ( 3'bx11 ) |-> sig_3 == tx_9 ;endproperty \nproperty name; ( ( read_data_18 ) != 6'bx0xxx0 ) || ( ( read_data_18 ) != 5'b011x1 ) || ( ( read_data_18 ) != 7'b00000x0 ) || ( ( read_data_18 ) != rst_10 ) || ( read_data_18 ) != 3'bx11 ) ) |-> hw_17 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_19 ) \n   7'bx00110x : begin\n     fsm_1 = sig_5;\n   end\n   7'b00010x0 : begin\n     tx_6 = auth_18;\n   end\n   7'h47 : begin\n     clk_10 = sig_1;\n   end\n   6'h1e : begin\n     rst_8 = tx_8;\n   end\n   7'b0x00x10 : begin\n     sig_15 = auth_18;\n   end\n   default : begin \n     chip_14 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( output_data_19 ) == ( 7'bx00110x ) |-> fsm_1 == sig_5 ;endproperty \nproperty name: ( output_data_19 ) == ( 7'b00010x0 ) |-> tx_6 == auth_18 ;endproperty \nproperty name: ( output_data_19 ) == ( 7'h47 ) |-> clk_10 == sig_1 ;endproperty \nproperty name: ( output_data_19 ) == ( 6'h1e ) |-> rst_8 == tx_8 ;endproperty \nproperty name: ( output_data_19 ) == ( 7'b0x00x10 ) |-> sig_15 == auth_18 ;endproperty \nproperty name; ( ( output_data_19 ) != 7'bx00110x ) || ( ( output_data_19 ) != 7'b00010x0 ) || ( ( output_data_19 ) != 7'h47 ) || ( ( output_data_19 ) != 6'h1e ) || ( output_data_19 ) != 7'b0x00x10 ) ) |-> chip_14 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_11 ) \n   6'b011x01 : begin\n     rx_3 = rx_7;\n   end\n   3'bx11 : begin\n     tx_1 = chip_13;\n   end\n   7'bx10xx0x : begin\n     clk_7 = clk_5;\n   end\n   default : begin \n     core_1 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_11 ) == ( 6'b011x01 ) |-> rx_3 == rx_7 ;endproperty \nproperty name: ( output_register_status_11 ) == ( 3'bx11 ) |-> tx_1 == chip_13 ;endproperty \nproperty name: ( output_register_status_11 ) == ( 7'bx10xx0x ) |-> clk_7 == clk_5 ;endproperty \nproperty name; ( ( output_register_status_11 ) != 6'b011x01 ) || ( ( output_register_status_11 ) != 3'bx11 ) || ( output_register_status_11 ) != 7'bx10xx0x ) ) |-> core_1 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_6 ) \n   7'b1101101 : begin\n     reg_13 = hw_12;\n   end\n   6'b111001 : begin\n     clk_4 = core_6;\n   end\n   7'b0000010 : begin\n     rx_12 = hw_8;\n   end\n   5'h6 : begin\n     rst_11 = cfg_4;\n   end\n   default : begin \n     data_20 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_6 ) == ( 7'b1101101 ) |-> reg_13 == hw_12 ;endproperty \nproperty name: ( acknowledge_6 ) == ( 6'b111001 ) |-> clk_4 == core_6 ;endproperty \nproperty name: ( acknowledge_6 ) == ( 7'b0000010 ) |-> rx_12 == hw_8 ;endproperty \nproperty name: ( acknowledge_6 ) == ( 5'h6 ) |-> rst_11 == cfg_4 ;endproperty \nproperty name; ( ( acknowledge_6 ) != 7'b1101101 ) || ( ( acknowledge_6 ) != 6'b111001 ) || ( ( acknowledge_6 ) != 7'b0000010 ) || ( acknowledge_6 ) != 5'h6 ) ) |-> data_20 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_14 ) \n   4'bx101 : begin\n     sig_1 = tx_10;\n   end\n   6'b11xxxx : begin\n     fsm_10 = rst_4;\n   end\n   7'b1xxxx1x : begin\n     tx_13 = rx_9;\n   end\n   default : begin \n     rst_5 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_14 ) == ( 4'bx101 ) |-> sig_1 == tx_10 ;endproperty \nproperty name: ( control_signal_14 ) == ( 6'b11xxxx ) |-> fsm_10 == rst_4 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'b1xxxx1x ) |-> tx_13 == rx_9 ;endproperty \nproperty name; ( ( control_signal_14 ) != 4'bx101 ) || ( ( control_signal_14 ) != 6'b11xxxx ) || ( control_signal_14 ) != 7'b1xxxx1x ) ) |-> rst_5 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_9 ) \n   7'b0110110 : begin\n     rx_10 = data_1;\n   end\n   6'b00xx1x : begin\n     rx_6 = fsm_19;\n   end\n   default : begin \n     hw_7 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_9 ) == ( 7'b0110110 ) |-> rx_10 == data_1 ;endproperty \nproperty name: ( interrupt_request_9 ) == ( 6'b00xx1x ) |-> rx_6 == fsm_19 ;endproperty \nproperty name; ( ( interrupt_request_9 ) != 7'b0110110 ) || ( interrupt_request_9 ) != 6'b00xx1x ) ) |-> hw_7 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'h6f : begin\n     reg_15 = chip_5;\n   end\n   4'b01xx : begin\n     sig_6 = tx_19;\n   end\n   reg_18 : begin\n     rx_19 = chip_5;\n   end\n   default : begin \n     tx_2 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_17 ) == ( 7'h6f ) |-> reg_15 == chip_5 ;endproperty \nproperty name: ( data_status_17 ) == ( 4'b01xx ) |-> sig_6 == tx_19 ;endproperty \nproperty name: ( data_status_17 ) == ( reg_18 ) |-> rx_19 == chip_5 ;endproperty \nproperty name; ( ( data_status_17 ) != 7'h6f ) || ( ( data_status_17 ) != 4'b01xx ) || ( data_status_17 ) != reg_18 ) ) |-> tx_2 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_10 ) \n   3'b010 : begin\n     data_13 = hw_10;\n   end\n   7'b1x10xxx : begin\n     auth_15 = hw_4;\n   end\n   7'bx0111x1 : begin\n     data_17 = auth_17;\n   end\n   6'b110100 : begin\n     clk_3 = hw_2;\n   end\n   default : begin \n     cfg_18 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_10 ) == ( 3'b010 ) |-> data_13 == hw_10 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'b1x10xxx ) |-> auth_15 == hw_4 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'bx0111x1 ) |-> data_17 == auth_17 ;endproperty \nproperty name: ( error_flag_10 ) == ( 6'b110100 ) |-> clk_3 == hw_2 ;endproperty \nproperty name; ( ( error_flag_10 ) != 3'b010 ) || ( ( error_flag_10 ) != 7'b1x10xxx ) || ( ( error_flag_10 ) != 7'bx0111x1 ) || ( error_flag_10 ) != 6'b110100 ) ) |-> cfg_18 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_13 ) \n   7'b11111x0 : begin\n     auth_2 = auth_7;\n   end\n   default : begin \n     err_18 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( result_register_13 ) == ( 7'b11111x0 ) |-> auth_2 == auth_7 ;endproperty \nproperty name; ( result_register_13 ) != 7'b11111x0 ) ) |-> err_18 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_15 ) \n   6'hf : begin\n     data_2 = chip_1;\n   end\n   default : begin \n     rx_5 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_15 ) == ( 6'hf ) |-> data_2 == chip_1 ;endproperty \nproperty name; ( control_register_status_15 ) != 6'hf ) ) |-> rx_5 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_19 ) \n   7'bx01x0x1 : begin\n     clk_3 = data_16;\n   end\n   6'bxx100x : begin\n     data_12 = sig_1;\n   end\n   default : begin \n     sig_4 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( data_control_19 ) == ( 7'bx01x0x1 ) |-> clk_3 == data_16 ;endproperty \nproperty name: ( data_control_19 ) == ( 6'bxx100x ) |-> data_12 == sig_1 ;endproperty \nproperty name; ( ( data_control_19 ) != 7'bx01x0x1 ) || ( data_control_19 ) != 6'bxx100x ) ) |-> sig_4 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'bxx0x0xx : begin\n     hw_5 = rx_5;\n   end\n   7'b0110001 : begin\n     sig_16 = fsm_20;\n   end\n   5'b00x01 : begin\n     chip_20 = rst_14;\n   end\n   5'h17 : begin\n     clk_12 = fsm_19;\n   end\n   3'b101 : begin\n     reg_12 = chip_10;\n   end\n   default : begin \n     rx_4 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 7'bxx0x0xx ) |-> hw_5 == rx_5 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b0110001 ) |-> sig_16 == fsm_20 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 5'b00x01 ) |-> chip_20 == rst_14 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 5'h17 ) |-> clk_12 == fsm_19 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 3'b101 ) |-> reg_12 == chip_10 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 7'bxx0x0xx ) || ( ( instruction_buffer_5 ) != 7'b0110001 ) || ( ( instruction_buffer_5 ) != 5'b00x01 ) || ( ( instruction_buffer_5 ) != 5'h17 ) || ( instruction_buffer_5 ) != 3'b101 ) ) |-> rx_4 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_13 ) \n   6'h20 : begin\n     err_6 = core_4;\n   end\n   7'b10x011x : begin\n     rx_16 = hw_10;\n   end\n   7'b1xx0x0x : begin\n     rx_2 = fsm_8;\n   end\n   6'b110x0x : begin\n     data_5 = rst_7;\n   end\n   tx_2 : begin\n     rx_7 = auth_2;\n   end\n   default : begin \n     cfg_8 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_13 ) == ( 6'h20 ) |-> err_6 == core_4 ;endproperty \nproperty name: ( status_output_13 ) == ( 7'b10x011x ) |-> rx_16 == hw_10 ;endproperty \nproperty name: ( status_output_13 ) == ( 7'b1xx0x0x ) |-> rx_2 == fsm_8 ;endproperty \nproperty name: ( status_output_13 ) == ( 6'b110x0x ) |-> data_5 == rst_7 ;endproperty \nproperty name: ( status_output_13 ) == ( tx_2 ) |-> rx_7 == auth_2 ;endproperty \nproperty name; ( ( status_output_13 ) != 6'h20 ) || ( ( status_output_13 ) != 7'b10x011x ) || ( ( status_output_13 ) != 7'b1xx0x0x ) || ( ( status_output_13 ) != 6'b110x0x ) || ( status_output_13 ) != tx_2 ) ) |-> cfg_8 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   7'b10xx0x0 : begin\n     rst_8 = reg_17;\n   end\n   3'bxx0 : begin\n     cfg_20 = hw_3;\n   end\n   6'b1x11x0 : begin\n     tx_2 = core_17;\n   end\n   reg_18 : begin\n     fsm_2 = rst_10;\n   end\n   7'b0x0xx0x : begin\n     rst_19 = hw_17;\n   end\n   default : begin \n     clk_12 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_16 ) == ( 7'b10xx0x0 ) |-> rst_8 == reg_17 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 3'bxx0 ) |-> cfg_20 == hw_3 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 6'b1x11x0 ) |-> tx_2 == core_17 ;endproperty \nproperty name: ( control_input_status_16 ) == ( reg_18 ) |-> fsm_2 == rst_10 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 7'b0x0xx0x ) |-> rst_19 == hw_17 ;endproperty \nproperty name; ( ( control_input_status_16 ) != 7'b10xx0x0 ) || ( ( control_input_status_16 ) != 3'bxx0 ) || ( ( control_input_status_16 ) != 6'b1x11x0 ) || ( ( control_input_status_16 ) != reg_18 ) || ( control_input_status_16 ) != 7'b0x0xx0x ) ) |-> clk_12 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_18 ) \n   sig_1 : begin\n     chip_2 = data_11;\n   end\n   4'b1x1x : begin\n     cfg_13 = hw_5;\n   end\n   default : begin \n     reg_3 = hw_15;\n   end\nendcase",
        "Assertion": "property name: ( data_status_18 ) == ( sig_1 ) |-> chip_2 == data_11 ;endproperty \nproperty name: ( data_status_18 ) == ( 4'b1x1x ) |-> cfg_13 == hw_5 ;endproperty \nproperty name; ( ( data_status_18 ) != sig_1 ) || ( data_status_18 ) != 4'b1x1x ) ) |-> reg_3 == hw_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_15 ) \n   7'h1f : begin\n     fsm_8 = err_3;\n   end\n   7'b1xxx0x0 : begin\n     sig_4 = hw_4;\n   end\n   default : begin \n     reg_5 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_15 ) == ( 7'h1f ) |-> fsm_8 == err_3 ;endproperty \nproperty name: ( operation_code_15 ) == ( 7'b1xxx0x0 ) |-> sig_4 == hw_4 ;endproperty \nproperty name; ( ( operation_code_15 ) != 7'h1f ) || ( operation_code_15 ) != 7'b1xxx0x0 ) ) |-> reg_5 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_4 ) \n   7'h7e : begin\n     clk_7 = core_14;\n   end\n   5'bxx110 : begin\n     clk_12 = rst_5;\n   end\n   6'bxxx010 : begin\n     tx_18 = err_16;\n   end\n   5'bx111x : begin\n     hw_9 = tx_16;\n   end\n   sig_12 : begin\n     data_16 = tx_17;\n   end\n   default : begin \n     cfg_19 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( data_in_4 ) == ( 7'h7e ) |-> clk_7 == core_14 ;endproperty \nproperty name: ( data_in_4 ) == ( 5'bxx110 ) |-> clk_12 == rst_5 ;endproperty \nproperty name: ( data_in_4 ) == ( 6'bxxx010 ) |-> tx_18 == err_16 ;endproperty \nproperty name: ( data_in_4 ) == ( 5'bx111x ) |-> hw_9 == tx_16 ;endproperty \nproperty name: ( data_in_4 ) == ( sig_12 ) |-> data_16 == tx_17 ;endproperty \nproperty name; ( ( data_in_4 ) != 7'h7e ) || ( ( data_in_4 ) != 5'bxx110 ) || ( ( data_in_4 ) != 6'bxxx010 ) || ( ( data_in_4 ) != 5'bx111x ) || ( data_in_4 ) != sig_12 ) ) |-> cfg_19 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_9 ) \n   7'b1011001 : begin\n     hw_17 = rx_1;\n   end\n   default : begin \n     err_20 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_9 ) == ( 7'b1011001 ) |-> hw_17 == rx_1 ;endproperty \nproperty name; ( flag_register_9 ) != 7'b1011001 ) ) |-> err_20 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_5 ) \n   7'bxxxx1x0 : begin\n     auth_2 = tx_11;\n   end\n   7'b0x1xxxx : begin\n     sig_10 = clk_14;\n   end\n   default : begin \n     auth_19 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_5 ) == ( 7'bxxxx1x0 ) |-> auth_2 == tx_11 ;endproperty \nproperty name: ( status_buffer_5 ) == ( 7'b0x1xxxx ) |-> sig_10 == clk_14 ;endproperty \nproperty name; ( ( status_buffer_5 ) != 7'bxxxx1x0 ) || ( status_buffer_5 ) != 7'b0x1xxxx ) ) |-> auth_19 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_19 ) \n   reg_18 : begin\n     reg_8 = reg_10;\n   end\n   7'bx1x1x0x : begin\n     rx_6 = sig_18;\n   end\n   4'b00xx : begin\n     rst_14 = fsm_9;\n   end\n   7'b1x1x1xx : begin\n     auth_18 = chip_16;\n   end\n   5'ha : begin\n     reg_1 = fsm_13;\n   end\n   default : begin \n     auth_12 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_19 ) == ( reg_18 ) |-> reg_8 == reg_10 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 7'bx1x1x0x ) |-> rx_6 == sig_18 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 4'b00xx ) |-> rst_14 == fsm_9 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 7'b1x1x1xx ) |-> auth_18 == chip_16 ;endproperty \nproperty name: ( output_buffer_status_19 ) == ( 5'ha ) |-> reg_1 == fsm_13 ;endproperty \nproperty name; ( ( output_buffer_status_19 ) != reg_18 ) || ( ( output_buffer_status_19 ) != 7'bx1x1x0x ) || ( ( output_buffer_status_19 ) != 4'b00xx ) || ( ( output_buffer_status_19 ) != 7'b1x1x1xx ) || ( output_buffer_status_19 ) != 5'ha ) ) |-> auth_12 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_15 ) \n   6'b110010 : begin\n     chip_4 = data_10;\n   end\n   5'b11001 : begin\n     sig_19 = data_7;\n   end\n   7'b1111101 : begin\n     reg_7 = clk_20;\n   end\n   default : begin \n     err_13 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( input_register_15 ) == ( 6'b110010 ) |-> chip_4 == data_10 ;endproperty \nproperty name: ( input_register_15 ) == ( 5'b11001 ) |-> sig_19 == data_7 ;endproperty \nproperty name: ( input_register_15 ) == ( 7'b1111101 ) |-> reg_7 == clk_20 ;endproperty \nproperty name; ( ( input_register_15 ) != 6'b110010 ) || ( ( input_register_15 ) != 5'b11001 ) || ( input_register_15 ) != 7'b1111101 ) ) |-> err_13 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_13 ) \n   7'b0001x1x : begin\n     tx_17 = err_20;\n   end\n   default : begin \n     fsm_10 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_13 ) == ( 7'b0001x1x ) |-> tx_17 == err_20 ;endproperty \nproperty name; ( mode_register_13 ) != 7'b0001x1x ) ) |-> fsm_10 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_10 ) \n   6'b1x0x11 : begin\n     hw_20 = reg_16;\n   end\n   7'bxx11010 : begin\n     rx_20 = rst_4;\n   end\n   default : begin \n     chip_11 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( output_register_10 ) == ( 6'b1x0x11 ) |-> hw_20 == reg_16 ;endproperty \nproperty name: ( output_register_10 ) == ( 7'bxx11010 ) |-> rx_20 == rst_4 ;endproperty \nproperty name; ( ( output_register_10 ) != 6'b1x0x11 ) || ( output_register_10 ) != 7'bxx11010 ) ) |-> chip_11 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_18 ) \n   7'h5x : begin\n     hw_19 = tx_12;\n   end\n   7'bxx1xxx1 : begin\n     hw_16 = rx_20;\n   end\n   7'b0011001 : begin\n     fsm_15 = reg_13;\n   end\n   5'b11101 : begin\n     cfg_13 = core_2;\n   end\n   default : begin \n     core_14 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( status_control_18 ) == ( 7'h5x ) |-> hw_19 == tx_12 ;endproperty \nproperty name: ( status_control_18 ) == ( 7'bxx1xxx1 ) |-> hw_16 == rx_20 ;endproperty \nproperty name: ( status_control_18 ) == ( 7'b0011001 ) |-> fsm_15 == reg_13 ;endproperty \nproperty name: ( status_control_18 ) == ( 5'b11101 ) |-> cfg_13 == core_2 ;endproperty \nproperty name; ( ( status_control_18 ) != 7'h5x ) || ( ( status_control_18 ) != 7'bxx1xxx1 ) || ( ( status_control_18 ) != 7'b0011001 ) || ( status_control_18 ) != 5'b11101 ) ) |-> core_14 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_12 ) \n   7'b10xx0x1 : begin\n     reg_20 = rst_16;\n   end\n   default : begin \n     err_2 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_12 ) == ( 7'b10xx0x1 ) |-> reg_20 == rst_16 ;endproperty \nproperty name; ( ready_output_12 ) != 7'b10xx0x1 ) ) |-> err_2 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_16 ) \n   7'b1010x00 : begin\n     cfg_10 = reg_11;\n   end\n   sig_19 : begin\n     cfg_5 = chip_18;\n   end\n   default : begin \n     rst_14 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_16 ) == ( 7'b1010x00 ) |-> cfg_10 == reg_11 ;endproperty \nproperty name: ( write_enable_16 ) == ( sig_19 ) |-> cfg_5 == chip_18 ;endproperty \nproperty name; ( ( write_enable_16 ) != 7'b1010x00 ) || ( write_enable_16 ) != sig_19 ) ) |-> rst_14 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_11 ) \n   7'bx1xxxxx : begin\n     sig_17 = clk_12;\n   end\n   6'h4 : begin\n     sig_4 = err_11;\n   end\n   7'bxxxxx01 : begin\n     rst_19 = cfg_17;\n   end\n   4'bx1xx : begin\n     auth_1 = tx_15;\n   end\n   default : begin \n     data_1 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( control_data_11 ) == ( 7'bx1xxxxx ) |-> sig_17 == clk_12 ;endproperty \nproperty name: ( control_data_11 ) == ( 6'h4 ) |-> sig_4 == err_11 ;endproperty \nproperty name: ( control_data_11 ) == ( 7'bxxxxx01 ) |-> rst_19 == cfg_17 ;endproperty \nproperty name: ( control_data_11 ) == ( 4'bx1xx ) |-> auth_1 == tx_15 ;endproperty \nproperty name; ( ( control_data_11 ) != 7'bx1xxxxx ) || ( ( control_data_11 ) != 6'h4 ) || ( ( control_data_11 ) != 7'bxxxxx01 ) || ( control_data_11 ) != 4'bx1xx ) ) |-> data_1 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_18 ) \n   6'bx01x11 : begin\n     sig_15 = fsm_18;\n   end\n   4'ha : begin\n     clk_4 = rst_4;\n   end\n   6'b00x1xx : begin\n     tx_2 = sig_19;\n   end\n   default : begin \n     chip_17 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( enable_18 ) == ( 6'bx01x11 ) |-> sig_15 == fsm_18 ;endproperty \nproperty name: ( enable_18 ) == ( 4'ha ) |-> clk_4 == rst_4 ;endproperty \nproperty name: ( enable_18 ) == ( 6'b00x1xx ) |-> tx_2 == sig_19 ;endproperty \nproperty name; ( ( enable_18 ) != 6'bx01x11 ) || ( ( enable_18 ) != 4'ha ) || ( enable_18 ) != 6'b00x1xx ) ) |-> chip_17 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_6 ) \n   7'b11x100x : begin\n     fsm_13 = reg_6;\n   end\n   default : begin \n     sig_2 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_6 ) == ( 7'b11x100x ) |-> fsm_13 == reg_6 ;endproperty \nproperty name; ( ready_output_6 ) != 7'b11x100x ) ) |-> sig_2 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_19 ) \n   7'b01x1xxx : begin\n     clk_1 = chip_13;\n   end\n   6'h7 : begin\n     chip_16 = rst_18;\n   end\n   7'h41 : begin\n     hw_12 = clk_5;\n   end\n   clk_8 : begin\n     hw_19 = clk_18;\n   end\n   default : begin \n     data_6 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_19 ) == ( 7'b01x1xxx ) |-> clk_1 == chip_13 ;endproperty \nproperty name: ( control_input_19 ) == ( 6'h7 ) |-> chip_16 == rst_18 ;endproperty \nproperty name: ( control_input_19 ) == ( 7'h41 ) |-> hw_12 == clk_5 ;endproperty \nproperty name: ( control_input_19 ) == ( clk_8 ) |-> hw_19 == clk_18 ;endproperty \nproperty name; ( ( control_input_19 ) != 7'b01x1xxx ) || ( ( control_input_19 ) != 6'h7 ) || ( ( control_input_19 ) != 7'h41 ) || ( control_input_19 ) != clk_8 ) ) |-> data_6 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_2 ) \n   3'bx00 : begin\n     chip_13 = hw_3;\n   end\n   6'h2b : begin\n     fsm_17 = chip_10;\n   end\n   7'b011xx10 : begin\n     rst_1 = auth_15;\n   end\n   7'bx1x0x1x : begin\n     reg_20 = clk_15;\n   end\n   7'bxxx000x : begin\n     clk_16 = core_19;\n   end\n   default : begin \n     rst_9 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( control_status_2 ) == ( 3'bx00 ) |-> chip_13 == hw_3 ;endproperty \nproperty name: ( control_status_2 ) == ( 6'h2b ) |-> fsm_17 == chip_10 ;endproperty \nproperty name: ( control_status_2 ) == ( 7'b011xx10 ) |-> rst_1 == auth_15 ;endproperty \nproperty name: ( control_status_2 ) == ( 7'bx1x0x1x ) |-> reg_20 == clk_15 ;endproperty \nproperty name: ( control_status_2 ) == ( 7'bxxx000x ) |-> clk_16 == core_19 ;endproperty \nproperty name; ( ( control_status_2 ) != 3'bx00 ) || ( ( control_status_2 ) != 6'h2b ) || ( ( control_status_2 ) != 7'b011xx10 ) || ( ( control_status_2 ) != 7'bx1x0x1x ) || ( control_status_2 ) != 7'bxxx000x ) ) |-> rst_9 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_14 ) \n   6'b10x000 : begin\n     data_9 = rst_16;\n   end\n   5'b01x01 : begin\n     auth_7 = tx_7;\n   end\n   7'b1x1001x : begin\n     sig_18 = cfg_13;\n   end\n   7'b1x101x1 : begin\n     hw_17 = core_12;\n   end\n   7'h1f : begin\n     reg_8 = data_18;\n   end\n   default : begin \n     reg_1 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_14 ) == ( 6'b10x000 ) |-> data_9 == rst_16 ;endproperty \nproperty name: ( valid_input_14 ) == ( 5'b01x01 ) |-> auth_7 == tx_7 ;endproperty \nproperty name: ( valid_input_14 ) == ( 7'b1x1001x ) |-> sig_18 == cfg_13 ;endproperty \nproperty name: ( valid_input_14 ) == ( 7'b1x101x1 ) |-> hw_17 == core_12 ;endproperty \nproperty name: ( valid_input_14 ) == ( 7'h1f ) |-> reg_8 == data_18 ;endproperty \nproperty name; ( ( valid_input_14 ) != 6'b10x000 ) || ( ( valid_input_14 ) != 5'b01x01 ) || ( ( valid_input_14 ) != 7'b1x1001x ) || ( ( valid_input_14 ) != 7'b1x101x1 ) || ( valid_input_14 ) != 7'h1f ) ) |-> reg_1 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   6'bxxx00x : begin\n     cfg_2 = data_4;\n   end\n   7'bx1x1x1x : begin\n     sig_1 = clk_3;\n   end\n   default : begin \n     rst_4 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_17 ) == ( 6'bxxx00x ) |-> cfg_2 == data_4 ;endproperty \nproperty name: ( ready_signal_17 ) == ( 7'bx1x1x1x ) |-> sig_1 == clk_3 ;endproperty \nproperty name; ( ( ready_signal_17 ) != 6'bxxx00x ) || ( ready_signal_17 ) != 7'bx1x1x1x ) ) |-> rst_4 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_2 ) \n   5'b00001 : begin\n     sig_9 = cfg_3;\n   end\n   default : begin \n     fsm_5 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_2 ) == ( 5'b00001 ) |-> sig_9 == cfg_3 ;endproperty \nproperty name; ( data_ready_2 ) != 5'b00001 ) ) |-> fsm_5 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_11 ) \n   6'b00100x : begin\n     tx_19 = tx_7;\n   end\n   5'b11x0x : begin\n     auth_12 = hw_17;\n   end\n   7'bxxx1001 : begin\n     err_8 = rst_6;\n   end\n   default : begin \n     reg_19 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_11 ) == ( 6'b00100x ) |-> tx_19 == tx_7 ;endproperty \nproperty name: ( interrupt_control_status_11 ) == ( 5'b11x0x ) |-> auth_12 == hw_17 ;endproperty \nproperty name: ( interrupt_control_status_11 ) == ( 7'bxxx1001 ) |-> err_8 == rst_6 ;endproperty \nproperty name; ( ( interrupt_control_status_11 ) != 6'b00100x ) || ( ( interrupt_control_status_11 ) != 5'b11x0x ) || ( interrupt_control_status_11 ) != 7'bxxx1001 ) ) |-> reg_19 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_12 ) \n   7'b1xxxx0x : begin\n     auth_19 = data_19;\n   end\n   7'h3c : begin\n     auth_3 = clk_6;\n   end\n   7'b00x1001 : begin\n     hw_15 = clk_12;\n   end\n   default : begin \n     hw_11 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_12 ) == ( 7'b1xxxx0x ) |-> auth_19 == data_19 ;endproperty \nproperty name: ( valid_input_12 ) == ( 7'h3c ) |-> auth_3 == clk_6 ;endproperty \nproperty name: ( valid_input_12 ) == ( 7'b00x1001 ) |-> hw_15 == clk_12 ;endproperty \nproperty name; ( ( valid_input_12 ) != 7'b1xxxx0x ) || ( ( valid_input_12 ) != 7'h3c ) || ( valid_input_12 ) != 7'b00x1001 ) ) |-> hw_11 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_4 ) \n   6'b0xx001 : begin\n     hw_1 = rst_16;\n   end\n   7'b1xxx1xx : begin\n     auth_3 = err_5;\n   end\n   7'b0xx101x : begin\n     tx_4 = chip_4;\n   end\n   default : begin \n     hw_16 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_4 ) == ( 6'b0xx001 ) |-> hw_1 == rst_16 ;endproperty \nproperty name: ( data_register_status_4 ) == ( 7'b1xxx1xx ) |-> auth_3 == err_5 ;endproperty \nproperty name: ( data_register_status_4 ) == ( 7'b0xx101x ) |-> tx_4 == chip_4 ;endproperty \nproperty name; ( ( data_register_status_4 ) != 6'b0xx001 ) || ( ( data_register_status_4 ) != 7'b1xxx1xx ) || ( data_register_status_4 ) != 7'b0xx101x ) ) |-> hw_16 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_10 ) \n   7'b0101000 : begin\n     fsm_20 = rst_13;\n   end\n   6'h35 : begin\n     err_20 = err_2;\n   end\n   7'b01x10x1 : begin\n     reg_5 = tx_18;\n   end\n   7'b0000000 : begin\n     tx_18 = rst_9;\n   end\n   7'b10x1000 : begin\n     fsm_7 = tx_12;\n   end\n   default : begin \n     cfg_3 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_10 ) == ( 7'b0101000 ) |-> fsm_20 == rst_13 ;endproperty \nproperty name: ( read_enable_10 ) == ( 6'h35 ) |-> err_20 == err_2 ;endproperty \nproperty name: ( read_enable_10 ) == ( 7'b01x10x1 ) |-> reg_5 == tx_18 ;endproperty \nproperty name: ( read_enable_10 ) == ( 7'b0000000 ) |-> tx_18 == rst_9 ;endproperty \nproperty name: ( read_enable_10 ) == ( 7'b10x1000 ) |-> fsm_7 == tx_12 ;endproperty \nproperty name; ( ( read_enable_10 ) != 7'b0101000 ) || ( ( read_enable_10 ) != 6'h35 ) || ( ( read_enable_10 ) != 7'b01x10x1 ) || ( ( read_enable_10 ) != 7'b0000000 ) || ( read_enable_10 ) != 7'b10x1000 ) ) |-> cfg_3 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_4 ) \n   6'b111xx0 : begin\n     rst_14 = sig_4;\n   end\n   6'bxx0x0x : begin\n     cfg_18 = sig_16;\n   end\n   5'bx111x : begin\n     fsm_12 = fsm_10;\n   end\n   default : begin \n     chip_13 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_4 ) == ( 6'b111xx0 ) |-> rst_14 == sig_4 ;endproperty \nproperty name: ( operation_code_4 ) == ( 6'bxx0x0x ) |-> cfg_18 == sig_16 ;endproperty \nproperty name: ( operation_code_4 ) == ( 5'bx111x ) |-> fsm_12 == fsm_10 ;endproperty \nproperty name; ( ( operation_code_4 ) != 6'b111xx0 ) || ( ( operation_code_4 ) != 6'bxx0x0x ) || ( operation_code_4 ) != 5'bx111x ) ) |-> chip_13 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_10 ) \n   7'b01x00xx : begin\n     data_14 = reg_12;\n   end\n   7'b10x1x00 : begin\n     data_13 = chip_4;\n   end\n   5'bx1000 : begin\n     reg_16 = clk_6;\n   end\n   default : begin \n     hw_8 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_10 ) == ( 7'b01x00xx ) |-> data_14 == reg_12 ;endproperty \nproperty name: ( interrupt_request_10 ) == ( 7'b10x1x00 ) |-> data_13 == chip_4 ;endproperty \nproperty name: ( interrupt_request_10 ) == ( 5'bx1000 ) |-> reg_16 == clk_6 ;endproperty \nproperty name; ( ( interrupt_request_10 ) != 7'b01x00xx ) || ( ( interrupt_request_10 ) != 7'b10x1x00 ) || ( interrupt_request_10 ) != 5'bx1000 ) ) |-> hw_8 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   7'h56 : begin\n     auth_12 = tx_5;\n   end\n   7'b0x10x11 : begin\n     err_14 = sig_1;\n   end\n   7'bx1x0xxx : begin\n     err_11 = reg_14;\n   end\n   default : begin \n     rst_8 = auth_19;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 7'h56 ) |-> auth_12 == tx_5 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b0x10x11 ) |-> err_14 == sig_1 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'bx1x0xxx ) |-> err_11 == reg_14 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 7'h56 ) || ( ( instruction_buffer_5 ) != 7'b0x10x11 ) || ( instruction_buffer_5 ) != 7'bx1x0xxx ) ) |-> rst_8 == auth_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_14 ) \n   4'bxx00 : begin\n     auth_1 = sig_8;\n   end\n   7'hx : begin\n     reg_2 = data_1;\n   end\n   default : begin \n     chip_18 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( start_address_14 ) == ( 4'bxx00 ) |-> auth_1 == sig_8 ;endproperty \nproperty name: ( start_address_14 ) == ( 7'hx ) |-> reg_2 == data_1 ;endproperty \nproperty name; ( ( start_address_14 ) != 4'bxx00 ) || ( start_address_14 ) != 7'hx ) ) |-> chip_18 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_11 ) \n   6'bxx11xx : begin\n     err_4 = rx_2;\n   end\n   7'b1000011 : begin\n     data_10 = hw_16;\n   end\n   7'h8 : begin\n     rx_3 = auth_2;\n   end\n   5'bxx0xx : begin\n     rx_6 = tx_1;\n   end\n   2'b0x : begin\n     core_17 = cfg_5;\n   end\n   default : begin \n     rst_17 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_11 ) == ( 6'bxx11xx ) |-> err_4 == rx_2 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 7'b1000011 ) |-> data_10 == hw_16 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 7'h8 ) |-> rx_3 == auth_2 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 5'bxx0xx ) |-> rx_6 == tx_1 ;endproperty \nproperty name: ( status_output_buffer_11 ) == ( 2'b0x ) |-> core_17 == cfg_5 ;endproperty \nproperty name; ( ( status_output_buffer_11 ) != 6'bxx11xx ) || ( ( status_output_buffer_11 ) != 7'b1000011 ) || ( ( status_output_buffer_11 ) != 7'h8 ) || ( ( status_output_buffer_11 ) != 5'bxx0xx ) || ( status_output_buffer_11 ) != 2'b0x ) ) |-> rst_17 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_3 ) \n   rx_1 : begin\n     err_17 = hw_11;\n   end\n   7'bx11xxxx : begin\n     hw_18 = core_18;\n   end\n   6'bx11001 : begin\n     clk_15 = err_17;\n   end\n   7'b100x0x0 : begin\n     sig_5 = tx_7;\n   end\n   default : begin \n     rst_11 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_3 ) == ( rx_1 ) |-> err_17 == hw_11 ;endproperty \nproperty name: ( data_buffer_3 ) == ( 7'bx11xxxx ) |-> hw_18 == core_18 ;endproperty \nproperty name: ( data_buffer_3 ) == ( 6'bx11001 ) |-> clk_15 == err_17 ;endproperty \nproperty name: ( data_buffer_3 ) == ( 7'b100x0x0 ) |-> sig_5 == tx_7 ;endproperty \nproperty name; ( ( data_buffer_3 ) != rx_1 ) || ( ( data_buffer_3 ) != 7'bx11xxxx ) || ( ( data_buffer_3 ) != 6'bx11001 ) || ( data_buffer_3 ) != 7'b100x0x0 ) ) |-> rst_11 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   reg_11 : begin\n     core_4 = rx_16;\n   end\n   6'bx101x0 : begin\n     data_14 = reg_8;\n   end\n   7'h5a : begin\n     fsm_13 = clk_8;\n   end\n   6'b1xx011 : begin\n     sig_9 = data_16;\n   end\n   default : begin \n     err_4 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( reg_11 ) |-> core_4 == rx_16 ;endproperty \nproperty name: ( output_register_4 ) == ( 6'bx101x0 ) |-> data_14 == reg_8 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'h5a ) |-> fsm_13 == clk_8 ;endproperty \nproperty name: ( output_register_4 ) == ( 6'b1xx011 ) |-> sig_9 == data_16 ;endproperty \nproperty name; ( ( output_register_4 ) != reg_11 ) || ( ( output_register_4 ) != 6'bx101x0 ) || ( ( output_register_4 ) != 7'h5a ) || ( output_register_4 ) != 6'b1xx011 ) ) |-> err_4 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_7 ) \n   6'b000011 : begin\n     data_1 = fsm_16;\n   end\n   default : begin \n     reg_6 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( start_address_7 ) == ( 6'b000011 ) |-> data_1 == fsm_16 ;endproperty \nproperty name; ( start_address_7 ) != 6'b000011 ) ) |-> reg_6 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_5 ) \n   6'b111001 : begin\n     fsm_16 = err_6;\n   end\n   6'bxxx1xx : begin\n     data_19 = chip_18;\n   end\n   6'h2a : begin\n     sig_3 = auth_16;\n   end\n   7'b101xxx1 : begin\n     cfg_20 = rst_20;\n   end\n   6'b1xx011 : begin\n     hw_1 = hw_8;\n   end\n   default : begin \n     sig_8 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( control_data_5 ) == ( 6'b111001 ) |-> fsm_16 == err_6 ;endproperty \nproperty name: ( control_data_5 ) == ( 6'bxxx1xx ) |-> data_19 == chip_18 ;endproperty \nproperty name: ( control_data_5 ) == ( 6'h2a ) |-> sig_3 == auth_16 ;endproperty \nproperty name: ( control_data_5 ) == ( 7'b101xxx1 ) |-> cfg_20 == rst_20 ;endproperty \nproperty name: ( control_data_5 ) == ( 6'b1xx011 ) |-> hw_1 == hw_8 ;endproperty \nproperty name; ( ( control_data_5 ) != 6'b111001 ) || ( ( control_data_5 ) != 6'bxxx1xx ) || ( ( control_data_5 ) != 6'h2a ) || ( ( control_data_5 ) != 7'b101xxx1 ) || ( control_data_5 ) != 6'b1xx011 ) ) |-> sig_8 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'h31 : begin\n     tx_3 = err_13;\n   end\n   6'h1x : begin\n     reg_4 = rx_9;\n   end\n   7'b0111x0x : begin\n     hw_2 = cfg_3;\n   end\n   6'bxx0x0x : begin\n     rx_11 = reg_18;\n   end\n   7'b110x1x0 : begin\n     fsm_14 = tx_17;\n   end\n   default : begin \n     data_10 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( control_word_2 ) == ( 7'h31 ) |-> tx_3 == err_13 ;endproperty \nproperty name: ( control_word_2 ) == ( 6'h1x ) |-> reg_4 == rx_9 ;endproperty \nproperty name: ( control_word_2 ) == ( 7'b0111x0x ) |-> hw_2 == cfg_3 ;endproperty \nproperty name: ( control_word_2 ) == ( 6'bxx0x0x ) |-> rx_11 == reg_18 ;endproperty \nproperty name: ( control_word_2 ) == ( 7'b110x1x0 ) |-> fsm_14 == tx_17 ;endproperty \nproperty name; ( ( control_word_2 ) != 7'h31 ) || ( ( control_word_2 ) != 6'h1x ) || ( ( control_word_2 ) != 7'b0111x0x ) || ( ( control_word_2 ) != 6'bxx0x0x ) || ( control_word_2 ) != 7'b110x1x0 ) ) |-> data_10 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_20 ) \n   6'b010100 : begin\n     rst_5 = hw_2;\n   end\n   5'bx1110 : begin\n     auth_14 = data_4;\n   end\n   7'h4b : begin\n     core_3 = core_11;\n   end\n   5'h18 : begin\n     rst_19 = sig_4;\n   end\n   default : begin \n     core_15 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_20 ) == ( 6'b010100 ) |-> rst_5 == hw_2 ;endproperty \nproperty name: ( data_control_status_20 ) == ( 5'bx1110 ) |-> auth_14 == data_4 ;endproperty \nproperty name: ( data_control_status_20 ) == ( 7'h4b ) |-> core_3 == core_11 ;endproperty \nproperty name: ( data_control_status_20 ) == ( 5'h18 ) |-> rst_19 == sig_4 ;endproperty \nproperty name; ( ( data_control_status_20 ) != 6'b010100 ) || ( ( data_control_status_20 ) != 5'bx1110 ) || ( ( data_control_status_20 ) != 7'h4b ) || ( data_control_status_20 ) != 5'h18 ) ) |-> core_15 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_2 ) \n   5'b111x0 : begin\n     clk_5 = sig_18;\n   end\n   7'h4x : begin\n     data_16 = hw_9;\n   end\n   6'bxxx1x1 : begin\n     chip_1 = tx_2;\n   end\n   default : begin \n     sig_7 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( status_control_2 ) == ( 5'b111x0 ) |-> clk_5 == sig_18 ;endproperty \nproperty name: ( status_control_2 ) == ( 7'h4x ) |-> data_16 == hw_9 ;endproperty \nproperty name: ( status_control_2 ) == ( 6'bxxx1x1 ) |-> chip_1 == tx_2 ;endproperty \nproperty name; ( ( status_control_2 ) != 5'b111x0 ) || ( ( status_control_2 ) != 7'h4x ) || ( status_control_2 ) != 6'bxxx1x1 ) ) |-> sig_7 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_7 ) \n   7'b1001001 : begin\n     core_1 = err_20;\n   end\n   default : begin \n     hw_17 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_7 ) == ( 7'b1001001 ) |-> core_1 == err_20 ;endproperty \nproperty name; ( flag_status_7 ) != 7'b1001001 ) ) |-> hw_17 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_10 ) \n   3'bxx0 : begin\n     core_17 = tx_20;\n   end\n   6'b0x0x00 : begin\n     fsm_15 = rx_6;\n   end\n   7'h5c : begin\n     clk_6 = cfg_18;\n   end\n   reg_9 : begin\n     tx_4 = chip_17;\n   end\n   7'bx1xx01x : begin\n     auth_7 = rx_18;\n   end\n   default : begin \n     data_7 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_10 ) == ( 3'bxx0 ) |-> core_17 == tx_20 ;endproperty \nproperty name: ( write_complete_10 ) == ( 6'b0x0x00 ) |-> fsm_15 == rx_6 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'h5c ) |-> clk_6 == cfg_18 ;endproperty \nproperty name: ( write_complete_10 ) == ( reg_9 ) |-> tx_4 == chip_17 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'bx1xx01x ) |-> auth_7 == rx_18 ;endproperty \nproperty name; ( ( write_complete_10 ) != 3'bxx0 ) || ( ( write_complete_10 ) != 6'b0x0x00 ) || ( ( write_complete_10 ) != 7'h5c ) || ( ( write_complete_10 ) != reg_9 ) || ( write_complete_10 ) != 7'bx1xx01x ) ) |-> data_7 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_18 ) \n   7'h33 : begin\n     cfg_15 = hw_13;\n   end\n   7'bxx1x0xx : begin\n     clk_8 = clk_15;\n   end\n   sig_3 : begin\n     hw_17 = core_17;\n   end\n   6'h2x : begin\n     sig_14 = fsm_20;\n   end\n   default : begin \n     reg_7 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( counter_18 ) == ( 7'h33 ) |-> cfg_15 == hw_13 ;endproperty \nproperty name: ( counter_18 ) == ( 7'bxx1x0xx ) |-> clk_8 == clk_15 ;endproperty \nproperty name: ( counter_18 ) == ( sig_3 ) |-> hw_17 == core_17 ;endproperty \nproperty name: ( counter_18 ) == ( 6'h2x ) |-> sig_14 == fsm_20 ;endproperty \nproperty name; ( ( counter_18 ) != 7'h33 ) || ( ( counter_18 ) != 7'bxx1x0xx ) || ( ( counter_18 ) != sig_3 ) || ( counter_18 ) != 6'h2x ) ) |-> reg_7 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'bxxxxx00 : begin\n     fsm_7 = err_16;\n   end\n   7'h5 : begin\n     clk_16 = clk_15;\n   end\n   7'b1000101 : begin\n     sig_5 = cfg_1;\n   end\n   7'bxxxx11x : begin\n     tx_4 = hw_17;\n   end\n   default : begin \n     data_16 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_19 ) == ( 7'bxxxxx00 ) |-> fsm_7 == err_16 ;endproperty \nproperty name: ( status_flag_19 ) == ( 7'h5 ) |-> clk_16 == clk_15 ;endproperty \nproperty name: ( status_flag_19 ) == ( 7'b1000101 ) |-> sig_5 == cfg_1 ;endproperty \nproperty name: ( status_flag_19 ) == ( 7'bxxxx11x ) |-> tx_4 == hw_17 ;endproperty \nproperty name; ( ( status_flag_19 ) != 7'bxxxxx00 ) || ( ( status_flag_19 ) != 7'h5 ) || ( ( status_flag_19 ) != 7'b1000101 ) || ( status_flag_19 ) != 7'bxxxx11x ) ) |-> data_16 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_17 ) \n   7'b0xxxxx1 : begin\n     tx_15 = clk_16;\n   end\n   default : begin \n     err_15 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( control_output_17 ) == ( 7'b0xxxxx1 ) |-> tx_15 == clk_16 ;endproperty \nproperty name; ( control_output_17 ) != 7'b0xxxxx1 ) ) |-> err_15 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_11 ) \n   7'b11101x1 : begin\n     reg_4 = clk_20;\n   end\n   7'h1d : begin\n     core_18 = hw_11;\n   end\n   7'bx1xx00x : begin\n     tx_13 = hw_13;\n   end\n   default : begin \n     auth_12 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_11 ) == ( 7'b11101x1 ) |-> reg_4 == clk_20 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 7'h1d ) |-> core_18 == hw_11 ;endproperty \nproperty name: ( data_status_register_11 ) == ( 7'bx1xx00x ) |-> tx_13 == hw_13 ;endproperty \nproperty name; ( ( data_status_register_11 ) != 7'b11101x1 ) || ( ( data_status_register_11 ) != 7'h1d ) || ( data_status_register_11 ) != 7'bx1xx00x ) ) |-> auth_12 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_8 ) \n   7'b0101000 : begin\n     fsm_4 = data_7;\n   end\n   7'bxx0001x : begin\n     core_20 = sig_2;\n   end\n   default : begin \n     core_6 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( control_output_8 ) == ( 7'b0101000 ) |-> fsm_4 == data_7 ;endproperty \nproperty name: ( control_output_8 ) == ( 7'bxx0001x ) |-> core_20 == sig_2 ;endproperty \nproperty name; ( ( control_output_8 ) != 7'b0101000 ) || ( control_output_8 ) != 7'bxx0001x ) ) |-> core_6 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_14 ) \n   7'b011xx00 : begin\n     err_11 = rst_14;\n   end\n   default : begin \n     reg_12 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( status_control_14 ) == ( 7'b011xx00 ) |-> err_11 == rst_14 ;endproperty \nproperty name; ( status_control_14 ) != 7'b011xx00 ) ) |-> reg_12 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_7 ) \n   7'b1x11111 : begin\n     hw_2 = chip_14;\n   end\n   6'b0x1011 : begin\n     rst_1 = core_8;\n   end\n   7'h52 : begin\n     sig_6 = sig_1;\n   end\n   7'b1xx1xxx : begin\n     auth_17 = auth_17;\n   end\n   default : begin \n     data_9 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_7 ) == ( 7'b1x11111 ) |-> hw_2 == chip_14 ;endproperty \nproperty name: ( valid_input_7 ) == ( 6'b0x1011 ) |-> rst_1 == core_8 ;endproperty \nproperty name: ( valid_input_7 ) == ( 7'h52 ) |-> sig_6 == sig_1 ;endproperty \nproperty name: ( valid_input_7 ) == ( 7'b1xx1xxx ) |-> auth_17 == auth_17 ;endproperty \nproperty name; ( ( valid_input_7 ) != 7'b1x11111 ) || ( ( valid_input_7 ) != 6'b0x1011 ) || ( ( valid_input_7 ) != 7'h52 ) || ( valid_input_7 ) != 7'b1xx1xxx ) ) |-> data_9 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_11 ) \n   7'bxxx1x11 : begin\n     auth_1 = tx_15;\n   end\n   7'b01101xx : begin\n     clk_20 = cfg_8;\n   end\n   6'b10x000 : begin\n     err_17 = rst_7;\n   end\n   6'h33 : begin\n     err_15 = rx_13;\n   end\n   7'bx0xxx1x : begin\n     reg_13 = sig_5;\n   end\n   default : begin \n     rst_9 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( command_register_11 ) == ( 7'bxxx1x11 ) |-> auth_1 == tx_15 ;endproperty \nproperty name: ( command_register_11 ) == ( 7'b01101xx ) |-> clk_20 == cfg_8 ;endproperty \nproperty name: ( command_register_11 ) == ( 6'b10x000 ) |-> err_17 == rst_7 ;endproperty \nproperty name: ( command_register_11 ) == ( 6'h33 ) |-> err_15 == rx_13 ;endproperty \nproperty name: ( command_register_11 ) == ( 7'bx0xxx1x ) |-> reg_13 == sig_5 ;endproperty \nproperty name; ( ( command_register_11 ) != 7'bxxx1x11 ) || ( ( command_register_11 ) != 7'b01101xx ) || ( ( command_register_11 ) != 6'b10x000 ) || ( ( command_register_11 ) != 6'h33 ) || ( command_register_11 ) != 7'bx0xxx1x ) ) |-> rst_9 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_16 ) \n   6'bxx0xxx : begin\n     fsm_9 = cfg_18;\n   end\n   6'b01xxx0 : begin\n     rx_11 = cfg_8;\n   end\n   6'bx1xxxx : begin\n     clk_5 = auth_3;\n   end\n   7'bx1xx0xx : begin\n     tx_16 = tx_18;\n   end\n   6'b10x010 : begin\n     core_6 = tx_20;\n   end\n   default : begin \n     sig_2 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( enable_16 ) == ( 6'bxx0xxx ) |-> fsm_9 == cfg_18 ;endproperty \nproperty name: ( enable_16 ) == ( 6'b01xxx0 ) |-> rx_11 == cfg_8 ;endproperty \nproperty name: ( enable_16 ) == ( 6'bx1xxxx ) |-> clk_5 == auth_3 ;endproperty \nproperty name: ( enable_16 ) == ( 7'bx1xx0xx ) |-> tx_16 == tx_18 ;endproperty \nproperty name: ( enable_16 ) == ( 6'b10x010 ) |-> core_6 == tx_20 ;endproperty \nproperty name; ( ( enable_16 ) != 6'bxx0xxx ) || ( ( enable_16 ) != 6'b01xxx0 ) || ( ( enable_16 ) != 6'bx1xxxx ) || ( ( enable_16 ) != 7'bx1xx0xx ) || ( enable_16 ) != 6'b10x010 ) ) |-> sig_2 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_17 ) \n   7'bxxxxxx1 : begin\n     chip_19 = data_7;\n   end\n   7'bxx1xxxx : begin\n     err_1 = chip_17;\n   end\n   7'b1xxx10x : begin\n     rst_1 = reg_13;\n   end\n   7'b101101x : begin\n     sig_4 = data_7;\n   end\n   7'b1x0x101 : begin\n     chip_3 = err_7;\n   end\n   default : begin \n     data_11 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( control_word_17 ) == ( 7'bxxxxxx1 ) |-> chip_19 == data_7 ;endproperty \nproperty name: ( control_word_17 ) == ( 7'bxx1xxxx ) |-> err_1 == chip_17 ;endproperty \nproperty name: ( control_word_17 ) == ( 7'b1xxx10x ) |-> rst_1 == reg_13 ;endproperty \nproperty name: ( control_word_17 ) == ( 7'b101101x ) |-> sig_4 == data_7 ;endproperty \nproperty name: ( control_word_17 ) == ( 7'b1x0x101 ) |-> chip_3 == err_7 ;endproperty \nproperty name; ( ( control_word_17 ) != 7'bxxxxxx1 ) || ( ( control_word_17 ) != 7'bxx1xxxx ) || ( ( control_word_17 ) != 7'b1xxx10x ) || ( ( control_word_17 ) != 7'b101101x ) || ( control_word_17 ) != 7'b1x0x101 ) ) |-> data_11 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   7'b0001001 : begin\n     sig_8 = cfg_4;\n   end\n   7'b0111001 : begin\n     rst_19 = hw_20;\n   end\n   default : begin \n     core_14 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_6 ) == ( 7'b0001001 ) |-> sig_8 == cfg_4 ;endproperty \nproperty name: ( control_register_status_6 ) == ( 7'b0111001 ) |-> rst_19 == hw_20 ;endproperty \nproperty name; ( ( control_register_status_6 ) != 7'b0001001 ) || ( control_register_status_6 ) != 7'b0111001 ) ) |-> core_14 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_11 ) \n   6'b110x10 : begin\n     auth_19 = chip_15;\n   end\n   6'b1xxxxx : begin\n     rst_15 = hw_12;\n   end\n   default : begin \n     auth_7 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_11 ) == ( 6'b110x10 ) |-> auth_19 == chip_15 ;endproperty \nproperty name: ( ready_output_11 ) == ( 6'b1xxxxx ) |-> rst_15 == hw_12 ;endproperty \nproperty name; ( ( ready_output_11 ) != 6'b110x10 ) || ( ready_output_11 ) != 6'b1xxxxx ) ) |-> auth_7 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   sig_19 : begin\n     hw_13 = data_18;\n   end\n   6'b000011 : begin\n     reg_7 = core_10;\n   end\n   4'bx1x1 : begin\n     auth_14 = tx_19;\n   end\n   3'bx10 : begin\n     err_14 = clk_16;\n   end\n   7'b0010110 : begin\n     fsm_2 = rx_17;\n   end\n   default : begin \n     clk_15 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_5 ) == ( sig_19 ) |-> hw_13 == data_18 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 6'b000011 ) |-> reg_7 == core_10 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 4'bx1x1 ) |-> auth_14 == tx_19 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 3'bx10 ) |-> err_14 == clk_16 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 7'b0010110 ) |-> fsm_2 == rx_17 ;endproperty \nproperty name; ( ( acknowledge_5 ) != sig_19 ) || ( ( acknowledge_5 ) != 6'b000011 ) || ( ( acknowledge_5 ) != 4'bx1x1 ) || ( ( acknowledge_5 ) != 3'bx10 ) || ( acknowledge_5 ) != 7'b0010110 ) ) |-> clk_15 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   6'hb : begin\n     reg_9 = sig_4;\n   end\n   7'b0101001 : begin\n     chip_9 = core_17;\n   end\n   default : begin \n     rx_8 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_5 ) == ( 6'hb ) |-> reg_9 == sig_4 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 7'b0101001 ) |-> chip_9 == core_17 ;endproperty \nproperty name; ( ( output_register_status_5 ) != 6'hb ) || ( output_register_status_5 ) != 7'b0101001 ) ) |-> rx_8 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_19 ) \n   tx_16 : begin\n     reg_10 = data_7;\n   end\n   6'he : begin\n     rst_3 = fsm_8;\n   end\n   default : begin \n     auth_12 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_19 ) == ( tx_16 ) |-> reg_10 == data_7 ;endproperty \nproperty name: ( data_buffer_status_19 ) == ( 6'he ) |-> rst_3 == fsm_8 ;endproperty \nproperty name; ( ( data_buffer_status_19 ) != tx_16 ) || ( data_buffer_status_19 ) != 6'he ) ) |-> auth_12 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_7 ) \n   7'b1x1001x : begin\n     clk_19 = auth_17;\n   end\n   default : begin \n     rst_7 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( data_control_7 ) == ( 7'b1x1001x ) |-> clk_19 == auth_17 ;endproperty \nproperty name; ( data_control_7 ) != 7'b1x1001x ) ) |-> rst_7 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_12 ) \n   7'hc : begin\n     clk_5 = core_10;\n   end\n   4'bx000 : begin\n     rx_14 = clk_16;\n   end\n   rst_10 : begin\n     clk_1 = rst_19;\n   end\n   7'b1x01xx1 : begin\n     cfg_2 = rx_7;\n   end\n   7'b00010x0 : begin\n     auth_8 = clk_2;\n   end\n   default : begin \n     core_13 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_12 ) == ( 7'hc ) |-> clk_5 == core_10 ;endproperty \nproperty name: ( status_register_status_12 ) == ( 4'bx000 ) |-> rx_14 == clk_16 ;endproperty \nproperty name: ( status_register_status_12 ) == ( rst_10 ) |-> clk_1 == rst_19 ;endproperty \nproperty name: ( status_register_status_12 ) == ( 7'b1x01xx1 ) |-> cfg_2 == rx_7 ;endproperty \nproperty name: ( status_register_status_12 ) == ( 7'b00010x0 ) |-> auth_8 == clk_2 ;endproperty \nproperty name; ( ( status_register_status_12 ) != 7'hc ) || ( ( status_register_status_12 ) != 4'bx000 ) || ( ( status_register_status_12 ) != rst_10 ) || ( ( status_register_status_12 ) != 7'b1x01xx1 ) || ( status_register_status_12 ) != 7'b00010x0 ) ) |-> core_13 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_20 ) \n   6'b011010 : begin\n     rst_3 = hw_19;\n   end\n   7'hb : begin\n     rst_14 = auth_20;\n   end\n   default : begin \n     sig_14 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_data_20 ) == ( 6'b011010 ) |-> rst_3 == hw_19 ;endproperty \nproperty name: ( control_data_20 ) == ( 7'hb ) |-> rst_14 == auth_20 ;endproperty \nproperty name; ( ( control_data_20 ) != 6'b011010 ) || ( control_data_20 ) != 7'hb ) ) |-> sig_14 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_9 ) \n   5'b1xxxx : begin\n     hw_8 = sig_4;\n   end\n   6'bx1x00x : begin\n     data_3 = tx_6;\n   end\n   default : begin \n     tx_7 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( input_register_9 ) == ( 5'b1xxxx ) |-> hw_8 == sig_4 ;endproperty \nproperty name: ( input_register_9 ) == ( 6'bx1x00x ) |-> data_3 == tx_6 ;endproperty \nproperty name; ( ( input_register_9 ) != 5'b1xxxx ) || ( input_register_9 ) != 6'bx1x00x ) ) |-> tx_7 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_10 ) \n   2'b1x : begin\n     rx_6 = tx_16;\n   end\n   default : begin \n     core_14 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_10 ) == ( 2'b1x ) |-> rx_6 == tx_16 ;endproperty \nproperty name; ( error_flag_10 ) != 2'b1x ) ) |-> core_14 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_10 ) \n   5'b1x11x : begin\n     hw_15 = auth_18;\n   end\n   7'b1001x00 : begin\n     data_7 = data_5;\n   end\n   7'b1x0110x : begin\n     core_20 = reg_15;\n   end\n   default : begin \n     fsm_6 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_10 ) == ( 5'b1x11x ) |-> hw_15 == auth_18 ;endproperty \nproperty name: ( data_ready_10 ) == ( 7'b1001x00 ) |-> data_7 == data_5 ;endproperty \nproperty name: ( data_ready_10 ) == ( 7'b1x0110x ) |-> core_20 == reg_15 ;endproperty \nproperty name; ( ( data_ready_10 ) != 5'b1x11x ) || ( ( data_ready_10 ) != 7'b1001x00 ) || ( data_ready_10 ) != 7'b1x0110x ) ) |-> fsm_6 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_20 ) \n   6'h5 : begin\n     fsm_18 = rx_18;\n   end\n   7'b00xxx11 : begin\n     cfg_11 = clk_9;\n   end\n   default : begin \n     sig_1 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( address_register_20 ) == ( 6'h5 ) |-> fsm_18 == rx_18 ;endproperty \nproperty name: ( address_register_20 ) == ( 7'b00xxx11 ) |-> cfg_11 == clk_9 ;endproperty \nproperty name; ( ( address_register_20 ) != 6'h5 ) || ( address_register_20 ) != 7'b00xxx11 ) ) |-> sig_1 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_5 ) \n   6'b1x111x : begin\n     clk_9 = err_12;\n   end\n   7'b0100101 : begin\n     tx_16 = tx_16;\n   end\n   7'bx011x00 : begin\n     sig_8 = tx_16;\n   end\n   default : begin \n     chip_11 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( status_register_5 ) == ( 6'b1x111x ) |-> clk_9 == err_12 ;endproperty \nproperty name: ( status_register_5 ) == ( 7'b0100101 ) |-> tx_16 == tx_16 ;endproperty \nproperty name: ( status_register_5 ) == ( 7'bx011x00 ) |-> sig_8 == tx_16 ;endproperty \nproperty name; ( ( status_register_5 ) != 6'b1x111x ) || ( ( status_register_5 ) != 7'b0100101 ) || ( status_register_5 ) != 7'bx011x00 ) ) |-> chip_11 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_20 ) \n   2'b1x : begin\n     fsm_13 = tx_9;\n   end\n   7'h74 : begin\n     sig_3 = rst_7;\n   end\n   7'bxx01011 : begin\n     reg_6 = tx_9;\n   end\n   default : begin \n     cfg_2 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_20 ) == ( 2'b1x ) |-> fsm_13 == tx_9 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'h74 ) |-> sig_3 == rst_7 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'bxx01011 ) |-> reg_6 == tx_9 ;endproperty \nproperty name; ( ( input_ready_20 ) != 2'b1x ) || ( ( input_ready_20 ) != 7'h74 ) || ( input_ready_20 ) != 7'bxx01011 ) ) |-> cfg_2 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_18 ) \n   7'b1xxxx0x : begin\n     fsm_2 = reg_1;\n   end\n   6'b1x1x10 : begin\n     core_19 = cfg_20;\n   end\n   fsm_5 : begin\n     cfg_4 = auth_11;\n   end\n   6'h24 : begin\n     fsm_12 = auth_17;\n   end\n   7'b00101x0 : begin\n     chip_12 = fsm_15;\n   end\n   default : begin \n     clk_11 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_18 ) == ( 7'b1xxxx0x ) |-> fsm_2 == reg_1 ;endproperty \nproperty name: ( control_status_buffer_18 ) == ( 6'b1x1x10 ) |-> core_19 == cfg_20 ;endproperty \nproperty name: ( control_status_buffer_18 ) == ( fsm_5 ) |-> cfg_4 == auth_11 ;endproperty \nproperty name: ( control_status_buffer_18 ) == ( 6'h24 ) |-> fsm_12 == auth_17 ;endproperty \nproperty name: ( control_status_buffer_18 ) == ( 7'b00101x0 ) |-> chip_12 == fsm_15 ;endproperty \nproperty name; ( ( control_status_buffer_18 ) != 7'b1xxxx0x ) || ( ( control_status_buffer_18 ) != 6'b1x1x10 ) || ( ( control_status_buffer_18 ) != fsm_5 ) || ( ( control_status_buffer_18 ) != 6'h24 ) || ( control_status_buffer_18 ) != 7'b00101x0 ) ) |-> clk_11 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_9 ) \n   6'bxx0100 : begin\n     tx_17 = cfg_15;\n   end\n   5'h16 : begin\n     reg_5 = reg_7;\n   end\n   7'bx101x0x : begin\n     data_11 = data_19;\n   end\n   default : begin \n     sig_6 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_9 ) == ( 6'bxx0100 ) |-> tx_17 == cfg_15 ;endproperty \nproperty name: ( status_register_9 ) == ( 5'h16 ) |-> reg_5 == reg_7 ;endproperty \nproperty name: ( status_register_9 ) == ( 7'bx101x0x ) |-> data_11 == data_19 ;endproperty \nproperty name; ( ( status_register_9 ) != 6'bxx0100 ) || ( ( status_register_9 ) != 5'h16 ) || ( status_register_9 ) != 7'bx101x0x ) ) |-> sig_6 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_7 ) \n   6'b111x1x : begin\n     err_19 = sig_12;\n   end\n   5'bx0000 : begin\n     auth_10 = tx_14;\n   end\n   default : begin \n     auth_18 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_7 ) == ( 6'b111x1x ) |-> err_19 == sig_12 ;endproperty \nproperty name: ( data_buffer_7 ) == ( 5'bx0000 ) |-> auth_10 == tx_14 ;endproperty \nproperty name; ( ( data_buffer_7 ) != 6'b111x1x ) || ( data_buffer_7 ) != 5'bx0000 ) ) |-> auth_18 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_12 ) \n   5'b01111 : begin\n     tx_15 = tx_14;\n   end\n   7'b0111x00 : begin\n     core_11 = clk_18;\n   end\n   7'bx010x11 : begin\n     err_2 = err_18;\n   end\n   default : begin \n     auth_16 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_12 ) == ( 5'b01111 ) |-> tx_15 == tx_14 ;endproperty \nproperty name: ( data_control_status_12 ) == ( 7'b0111x00 ) |-> core_11 == clk_18 ;endproperty \nproperty name: ( data_control_status_12 ) == ( 7'bx010x11 ) |-> err_2 == err_18 ;endproperty \nproperty name; ( ( data_control_status_12 ) != 5'b01111 ) || ( ( data_control_status_12 ) != 7'b0111x00 ) || ( data_control_status_12 ) != 7'bx010x11 ) ) |-> auth_16 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_4 ) \n   6'hxx : begin\n     hw_9 = rx_19;\n   end\n   7'b11010x0 : begin\n     sig_5 = data_20;\n   end\n   7'h5 : begin\n     reg_6 = sig_6;\n   end\n   7'b1010111 : begin\n     hw_2 = clk_14;\n   end\n   6'h0 : begin\n     chip_3 = cfg_10;\n   end\n   default : begin \n     tx_16 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_4 ) == ( 6'hxx ) |-> hw_9 == rx_19 ;endproperty \nproperty name: ( operation_code_4 ) == ( 7'b11010x0 ) |-> sig_5 == data_20 ;endproperty \nproperty name: ( operation_code_4 ) == ( 7'h5 ) |-> reg_6 == sig_6 ;endproperty \nproperty name: ( operation_code_4 ) == ( 7'b1010111 ) |-> hw_2 == clk_14 ;endproperty \nproperty name: ( operation_code_4 ) == ( 6'h0 ) |-> chip_3 == cfg_10 ;endproperty \nproperty name; ( ( operation_code_4 ) != 6'hxx ) || ( ( operation_code_4 ) != 7'b11010x0 ) || ( ( operation_code_4 ) != 7'h5 ) || ( ( operation_code_4 ) != 7'b1010111 ) || ( operation_code_4 ) != 6'h0 ) ) |-> tx_16 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_18 ) \n   cfg_3 : begin\n     fsm_10 = sig_15;\n   end\n   5'bxx0xx : begin\n     data_6 = clk_13;\n   end\n   default : begin \n     hw_5 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_18 ) == ( cfg_3 ) |-> fsm_10 == sig_15 ;endproperty \nproperty name: ( ready_signal_18 ) == ( 5'bxx0xx ) |-> data_6 == clk_13 ;endproperty \nproperty name; ( ( ready_signal_18 ) != cfg_3 ) || ( ready_signal_18 ) != 5'bxx0xx ) ) |-> hw_5 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   6'bxx0001 : begin\n     data_6 = reg_1;\n   end\n   6'b10010x : begin\n     cfg_16 = fsm_9;\n   end\n   7'bxxxxx1x : begin\n     sig_18 = cfg_17;\n   end\n   7'b1x1xxxx : begin\n     err_2 = clk_18;\n   end\n   7'b111x11x : begin\n     sig_17 = sig_10;\n   end\n   default : begin \n     fsm_16 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_2 ) == ( 6'bxx0001 ) |-> data_6 == reg_1 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 6'b10010x ) |-> cfg_16 == fsm_9 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 7'bxxxxx1x ) |-> sig_18 == cfg_17 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 7'b1x1xxxx ) |-> err_2 == clk_18 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 7'b111x11x ) |-> sig_17 == sig_10 ;endproperty \nproperty name; ( ( data_control_status_2 ) != 6'bxx0001 ) || ( ( data_control_status_2 ) != 6'b10010x ) || ( ( data_control_status_2 ) != 7'bxxxxx1x ) || ( ( data_control_status_2 ) != 7'b1x1xxxx ) || ( data_control_status_2 ) != 7'b111x11x ) ) |-> fsm_16 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_14 ) \n   7'b0x10111 : begin\n     err_7 = clk_10;\n   end\n   7'bx11100x : begin\n     tx_7 = core_20;\n   end\n   4'b001x : begin\n     data_9 = auth_18;\n   end\n   default : begin \n     tx_20 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_14 ) == ( 7'b0x10111 ) |-> err_7 == clk_10 ;endproperty \nproperty name: ( control_status_buffer_14 ) == ( 7'bx11100x ) |-> tx_7 == core_20 ;endproperty \nproperty name: ( control_status_buffer_14 ) == ( 4'b001x ) |-> data_9 == auth_18 ;endproperty \nproperty name; ( ( control_status_buffer_14 ) != 7'b0x10111 ) || ( ( control_status_buffer_14 ) != 7'bx11100x ) || ( control_status_buffer_14 ) != 4'b001x ) ) |-> tx_20 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_17 ) \n   7'b0000010 : begin\n     core_7 = chip_12;\n   end\n   6'bxx11x1 : begin\n     rx_18 = clk_18;\n   end\n   3'b01x : begin\n     sig_15 = chip_13;\n   end\n   5'h7 : begin\n     err_11 = clk_12;\n   end\n   7'bx1x10xx : begin\n     tx_7 = data_4;\n   end\n   default : begin \n     data_7 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_17 ) == ( 7'b0000010 ) |-> core_7 == chip_12 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 6'bxx11x1 ) |-> rx_18 == clk_18 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 3'b01x ) |-> sig_15 == chip_13 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 5'h7 ) |-> err_11 == clk_12 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 7'bx1x10xx ) |-> tx_7 == data_4 ;endproperty \nproperty name; ( ( interrupt_control_17 ) != 7'b0000010 ) || ( ( interrupt_control_17 ) != 6'bxx11x1 ) || ( ( interrupt_control_17 ) != 3'b01x ) || ( ( interrupt_control_17 ) != 5'h7 ) || ( interrupt_control_17 ) != 7'bx1x10xx ) ) |-> data_7 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_1 ) \n   7'b1x0x1xx : begin\n     fsm_7 = err_13;\n   end\n   default : begin \n     data_3 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_1 ) == ( 7'b1x0x1xx ) |-> fsm_7 == err_13 ;endproperty \nproperty name; ( interrupt_request_1 ) != 7'b1x0x1xx ) ) |-> data_3 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_4 ) \n   7'bx1xxxx0 : begin\n     cfg_20 = err_8;\n   end\n   5'bx1100 : begin\n     tx_1 = auth_18;\n   end\n   7'b1001x01 : begin\n     data_4 = rx_5;\n   end\n   default : begin \n     data_3 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_4 ) == ( 7'bx1xxxx0 ) |-> cfg_20 == err_8 ;endproperty \nproperty name: ( flag_register_4 ) == ( 5'bx1100 ) |-> tx_1 == auth_18 ;endproperty \nproperty name: ( flag_register_4 ) == ( 7'b1001x01 ) |-> data_4 == rx_5 ;endproperty \nproperty name; ( ( flag_register_4 ) != 7'bx1xxxx0 ) || ( ( flag_register_4 ) != 5'bx1100 ) || ( flag_register_4 ) != 7'b1001x01 ) ) |-> data_3 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_3 ) \n   7'b0xx0xx0 : begin\n     fsm_6 = err_20;\n   end\n   7'b11xx0x1 : begin\n     fsm_14 = rst_13;\n   end\n   default : begin \n     rst_2 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_3 ) == ( 7'b0xx0xx0 ) |-> fsm_6 == err_20 ;endproperty \nproperty name: ( interrupt_control_status_3 ) == ( 7'b11xx0x1 ) |-> fsm_14 == rst_13 ;endproperty \nproperty name; ( ( interrupt_control_status_3 ) != 7'b0xx0xx0 ) || ( interrupt_control_status_3 ) != 7'b11xx0x1 ) ) |-> rst_2 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   6'h9 : begin\n     rst_16 = rx_8;\n   end\n   reg_18 : begin\n     hw_5 = fsm_10;\n   end\n   reg_9 : begin\n     cfg_14 = core_18;\n   end\n   default : begin \n     tx_14 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_11 ) == ( 6'h9 ) |-> rst_16 == rx_8 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( reg_18 ) |-> hw_5 == fsm_10 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( reg_9 ) |-> cfg_14 == core_18 ;endproperty \nproperty name; ( ( transfer_complete_11 ) != 6'h9 ) || ( ( transfer_complete_11 ) != reg_18 ) || ( transfer_complete_11 ) != reg_9 ) ) |-> tx_14 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_17 ) \n   4'bx000 : begin\n     rx_9 = cfg_10;\n   end\n   6'b0xxx00 : begin\n     sig_18 = reg_17;\n   end\n   default : begin \n     tx_1 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_17 ) == ( 4'bx000 ) |-> rx_9 == cfg_10 ;endproperty \nproperty name: ( interrupt_enable_17 ) == ( 6'b0xxx00 ) |-> sig_18 == reg_17 ;endproperty \nproperty name; ( ( interrupt_enable_17 ) != 4'bx000 ) || ( interrupt_enable_17 ) != 6'b0xxx00 ) ) |-> tx_1 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_13 ) \n   5'b1111x : begin\n     rx_14 = tx_17;\n   end\n   6'bx010x1 : begin\n     hw_13 = tx_18;\n   end\n   6'b000101 : begin\n     chip_16 = clk_3;\n   end\n   7'bxx1101x : begin\n     cfg_12 = cfg_2;\n   end\n   default : begin \n     data_13 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( result_register_13 ) == ( 5'b1111x ) |-> rx_14 == tx_17 ;endproperty \nproperty name: ( result_register_13 ) == ( 6'bx010x1 ) |-> hw_13 == tx_18 ;endproperty \nproperty name: ( result_register_13 ) == ( 6'b000101 ) |-> chip_16 == clk_3 ;endproperty \nproperty name: ( result_register_13 ) == ( 7'bxx1101x ) |-> cfg_12 == cfg_2 ;endproperty \nproperty name; ( ( result_register_13 ) != 5'b1111x ) || ( ( result_register_13 ) != 6'bx010x1 ) || ( ( result_register_13 ) != 6'b000101 ) || ( result_register_13 ) != 7'bxx1101x ) ) |-> data_13 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_15 ) \n   7'b10x000x : begin\n     sig_8 = reg_2;\n   end\n   7'bxx10xxx : begin\n     cfg_7 = rx_5;\n   end\n   7'h5c : begin\n     reg_7 = clk_12;\n   end\n   6'bxxxxx0 : begin\n     sig_14 = fsm_8;\n   end\n   default : begin \n     hw_11 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( address_status_15 ) == ( 7'b10x000x ) |-> sig_8 == reg_2 ;endproperty \nproperty name: ( address_status_15 ) == ( 7'bxx10xxx ) |-> cfg_7 == rx_5 ;endproperty \nproperty name: ( address_status_15 ) == ( 7'h5c ) |-> reg_7 == clk_12 ;endproperty \nproperty name: ( address_status_15 ) == ( 6'bxxxxx0 ) |-> sig_14 == fsm_8 ;endproperty \nproperty name; ( ( address_status_15 ) != 7'b10x000x ) || ( ( address_status_15 ) != 7'bxx10xxx ) || ( ( address_status_15 ) != 7'h5c ) || ( address_status_15 ) != 6'bxxxxx0 ) ) |-> hw_11 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_8 ) \n   6'b01100x : begin\n     clk_3 = auth_2;\n   end\n   5'b1xx0x : begin\n     auth_5 = clk_15;\n   end\n   default : begin \n     reg_7 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( instruction_8 ) == ( 6'b01100x ) |-> clk_3 == auth_2 ;endproperty \nproperty name: ( instruction_8 ) == ( 5'b1xx0x ) |-> auth_5 == clk_15 ;endproperty \nproperty name; ( ( instruction_8 ) != 6'b01100x ) || ( instruction_8 ) != 5'b1xx0x ) ) |-> reg_7 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_10 ) \n   7'h4f : begin\n     rst_17 = hw_13;\n   end\n   4'b1011 : begin\n     reg_18 = rx_12;\n   end\n   7'b101xxx0 : begin\n     rx_9 = auth_17;\n   end\n   6'bxxxxxx : begin\n     data_19 = reg_9;\n   end\n   default : begin \n     clk_8 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_10 ) == ( 7'h4f ) |-> rst_17 == hw_13 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 4'b1011 ) |-> reg_18 == rx_12 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 7'b101xxx0 ) |-> rx_9 == auth_17 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 6'bxxxxxx ) |-> data_19 == reg_9 ;endproperty \nproperty name; ( ( control_buffer_10 ) != 7'h4f ) || ( ( control_buffer_10 ) != 4'b1011 ) || ( ( control_buffer_10 ) != 7'b101xxx0 ) || ( control_buffer_10 ) != 6'bxxxxxx ) ) |-> clk_8 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_5 ) \n   7'bx1x010x : begin\n     data_18 = reg_2;\n   end\n   6'bx01x11 : begin\n     clk_6 = clk_18;\n   end\n   default : begin \n     hw_3 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( output_status_5 ) == ( 7'bx1x010x ) |-> data_18 == reg_2 ;endproperty \nproperty name: ( output_status_5 ) == ( 6'bx01x11 ) |-> clk_6 == clk_18 ;endproperty \nproperty name; ( ( output_status_5 ) != 7'bx1x010x ) || ( output_status_5 ) != 6'bx01x11 ) ) |-> hw_3 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_20 ) \n   6'h4 : begin\n     core_8 = rx_14;\n   end\n   7'b1010x00 : begin\n     fsm_14 = tx_6;\n   end\n   7'h37 : begin\n     hw_4 = rst_1;\n   end\n   default : begin \n     err_5 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( instruction_20 ) == ( 6'h4 ) |-> core_8 == rx_14 ;endproperty \nproperty name: ( instruction_20 ) == ( 7'b1010x00 ) |-> fsm_14 == tx_6 ;endproperty \nproperty name: ( instruction_20 ) == ( 7'h37 ) |-> hw_4 == rst_1 ;endproperty \nproperty name; ( ( instruction_20 ) != 6'h4 ) || ( ( instruction_20 ) != 7'b1010x00 ) || ( instruction_20 ) != 7'h37 ) ) |-> err_5 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   data_12 : begin\n     cfg_13 = core_12;\n   end\n   7'b111x11x : begin\n     rst_9 = sig_7;\n   end\n   7'bx00x000 : begin\n     core_17 = data_6;\n   end\n   6'b0x1xxx : begin\n     reg_10 = reg_13;\n   end\n   default : begin \n     auth_16 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_14 ) == ( data_12 ) |-> cfg_13 == core_12 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 7'b111x11x ) |-> rst_9 == sig_7 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 7'bx00x000 ) |-> core_17 == data_6 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 6'b0x1xxx ) |-> reg_10 == reg_13 ;endproperty \nproperty name; ( ( data_buffer_14 ) != data_12 ) || ( ( data_buffer_14 ) != 7'b111x11x ) || ( ( data_buffer_14 ) != 7'bx00x000 ) || ( data_buffer_14 ) != 6'b0x1xxx ) ) |-> auth_16 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_19 ) \n   6'b0xxxx1 : begin\n     data_1 = auth_4;\n   end\n   7'b1x10010 : begin\n     tx_19 = chip_11;\n   end\n   7'bx100100 : begin\n     clk_13 = tx_13;\n   end\n   6'bxx0100 : begin\n     hw_6 = rx_9;\n   end\n   7'b100x0x0 : begin\n     rx_20 = err_7;\n   end\n   default : begin \n     reg_14 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( output_control_19 ) == ( 6'b0xxxx1 ) |-> data_1 == auth_4 ;endproperty \nproperty name: ( output_control_19 ) == ( 7'b1x10010 ) |-> tx_19 == chip_11 ;endproperty \nproperty name: ( output_control_19 ) == ( 7'bx100100 ) |-> clk_13 == tx_13 ;endproperty \nproperty name: ( output_control_19 ) == ( 6'bxx0100 ) |-> hw_6 == rx_9 ;endproperty \nproperty name: ( output_control_19 ) == ( 7'b100x0x0 ) |-> rx_20 == err_7 ;endproperty \nproperty name; ( ( output_control_19 ) != 6'b0xxxx1 ) || ( ( output_control_19 ) != 7'b1x10010 ) || ( ( output_control_19 ) != 7'bx100100 ) || ( ( output_control_19 ) != 6'bxx0100 ) || ( output_control_19 ) != 7'b100x0x0 ) ) |-> reg_14 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_6 ) \n   6'b1x0000 : begin\n     fsm_19 = auth_9;\n   end\n   7'b1101110 : begin\n     clk_6 = rx_6;\n   end\n   default : begin \n     rx_3 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( output_status_6 ) == ( 6'b1x0000 ) |-> fsm_19 == auth_9 ;endproperty \nproperty name: ( output_status_6 ) == ( 7'b1101110 ) |-> clk_6 == rx_6 ;endproperty \nproperty name; ( ( output_status_6 ) != 6'b1x0000 ) || ( output_status_6 ) != 7'b1101110 ) ) |-> rx_3 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_18 ) \n   7'bx11x01x : begin\n     auth_17 = cfg_10;\n   end\n   default : begin \n     auth_20 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_18 ) == ( 7'bx11x01x ) |-> auth_17 == cfg_10 ;endproperty \nproperty name; ( flag_register_18 ) != 7'bx11x01x ) ) |-> auth_20 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_4 ) \n   7'b101xxx1 : begin\n     tx_15 = sig_18;\n   end\n   7'bxxx1x11 : begin\n     clk_1 = tx_16;\n   end\n   default : begin \n     hw_20 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( control_input_4 ) == ( 7'b101xxx1 ) |-> tx_15 == sig_18 ;endproperty \nproperty name: ( control_input_4 ) == ( 7'bxxx1x11 ) |-> clk_1 == tx_16 ;endproperty \nproperty name; ( ( control_input_4 ) != 7'b101xxx1 ) || ( control_input_4 ) != 7'bxxx1x11 ) ) |-> hw_20 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_19 ) \n   7'h3f : begin\n     auth_20 = data_3;\n   end\n   7'bxx10x10 : begin\n     data_18 = rst_4;\n   end\n   7'h55 : begin\n     rx_8 = tx_17;\n   end\n   default : begin \n     sig_16 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_19 ) == ( 7'h3f ) |-> auth_20 == data_3 ;endproperty \nproperty name: ( data_buffer_19 ) == ( 7'bxx10x10 ) |-> data_18 == rst_4 ;endproperty \nproperty name: ( data_buffer_19 ) == ( 7'h55 ) |-> rx_8 == tx_17 ;endproperty \nproperty name; ( ( data_buffer_19 ) != 7'h3f ) || ( ( data_buffer_19 ) != 7'bxx10x10 ) || ( data_buffer_19 ) != 7'h55 ) ) |-> sig_16 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_17 ) \n   6'bx1x10x : begin\n     rst_4 = err_15;\n   end\n   6'h1b : begin\n     sig_8 = reg_18;\n   end\n   7'b00000x0 : begin\n     cfg_13 = core_6;\n   end\n   7'b1x01100 : begin\n     auth_16 = rx_1;\n   end\n   default : begin \n     chip_4 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_17 ) == ( 6'bx1x10x ) |-> rst_4 == err_15 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 6'h1b ) |-> sig_8 == reg_18 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 7'b00000x0 ) |-> cfg_13 == core_6 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 7'b1x01100 ) |-> auth_16 == rx_1 ;endproperty \nproperty name; ( ( status_output_buffer_17 ) != 6'bx1x10x ) || ( ( status_output_buffer_17 ) != 6'h1b ) || ( ( status_output_buffer_17 ) != 7'b00000x0 ) || ( status_output_buffer_17 ) != 7'b1x01100 ) ) |-> chip_4 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_11 ) \n   6'bx01x10 : begin\n     core_3 = reg_6;\n   end\n   default : begin \n     hw_17 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( command_status_11 ) == ( 6'bx01x10 ) |-> core_3 == reg_6 ;endproperty \nproperty name; ( command_status_11 ) != 6'bx01x10 ) ) |-> hw_17 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_7 ) \n   rst_6 : begin\n     core_12 = data_19;\n   end\n   default : begin \n     cfg_3 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( output_control_7 ) == ( rst_6 ) |-> core_12 == data_19 ;endproperty \nproperty name; ( output_control_7 ) != rst_6 ) ) |-> cfg_3 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   7'bx0x1xxx : begin\n     auth_6 = hw_20;\n   end\n   6'b111110 : begin\n     data_18 = data_11;\n   end\n   7'bx010x00 : begin\n     core_11 = cfg_12;\n   end\n   default : begin \n     clk_19 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_12 ) == ( 7'bx0x1xxx ) |-> auth_6 == hw_20 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 6'b111110 ) |-> data_18 == data_11 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 7'bx010x00 ) |-> core_11 == cfg_12 ;endproperty \nproperty name; ( ( input_buffer_status_12 ) != 7'bx0x1xxx ) || ( ( input_buffer_status_12 ) != 6'b111110 ) || ( input_buffer_status_12 ) != 7'bx010x00 ) ) |-> clk_19 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_12 ) \n   6'h1 : begin\n     clk_3 = data_3;\n   end\n   default : begin \n     fsm_6 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_12 ) == ( 6'h1 ) |-> clk_3 == data_3 ;endproperty \nproperty name; ( ready_signal_12 ) != 6'h1 ) ) |-> fsm_6 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_19 ) \n   rx_18 : begin\n     core_1 = data_16;\n   end\n   7'bxx0xxx1 : begin\n     auth_16 = err_3;\n   end\n   6'bx0xx1x : begin\n     auth_18 = chip_7;\n   end\n   7'h2b : begin\n     cfg_17 = chip_15;\n   end\n   default : begin \n     err_15 = data_10;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_19 ) == ( rx_18 ) |-> core_1 == data_16 ;endproperty \nproperty name: ( write_complete_19 ) == ( 7'bxx0xxx1 ) |-> auth_16 == err_3 ;endproperty \nproperty name: ( write_complete_19 ) == ( 6'bx0xx1x ) |-> auth_18 == chip_7 ;endproperty \nproperty name: ( write_complete_19 ) == ( 7'h2b ) |-> cfg_17 == chip_15 ;endproperty \nproperty name; ( ( write_complete_19 ) != rx_18 ) || ( ( write_complete_19 ) != 7'bxx0xxx1 ) || ( ( write_complete_19 ) != 6'bx0xx1x ) || ( write_complete_19 ) != 7'h2b ) ) |-> err_15 == data_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_15 ) \n   7'h40 : begin\n     rx_3 = core_15;\n   end\n   7'bxxxx01x : begin\n     reg_14 = auth_14;\n   end\n   6'bxx1xx1 : begin\n     chip_3 = clk_1;\n   end\n   5'b1111x : begin\n     cfg_7 = sig_9;\n   end\n   7'b0111111 : begin\n     auth_16 = data_14;\n   end\n   default : begin \n     cfg_12 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_15 ) == ( 7'h40 ) |-> rx_3 == core_15 ;endproperty \nproperty name: ( acknowledge_15 ) == ( 7'bxxxx01x ) |-> reg_14 == auth_14 ;endproperty \nproperty name: ( acknowledge_15 ) == ( 6'bxx1xx1 ) |-> chip_3 == clk_1 ;endproperty \nproperty name: ( acknowledge_15 ) == ( 5'b1111x ) |-> cfg_7 == sig_9 ;endproperty \nproperty name: ( acknowledge_15 ) == ( 7'b0111111 ) |-> auth_16 == data_14 ;endproperty \nproperty name; ( ( acknowledge_15 ) != 7'h40 ) || ( ( acknowledge_15 ) != 7'bxxxx01x ) || ( ( acknowledge_15 ) != 6'bxx1xx1 ) || ( ( acknowledge_15 ) != 5'b1111x ) || ( acknowledge_15 ) != 7'b0111111 ) ) |-> cfg_12 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_1 ) \n   5'b11x11 : begin\n     cfg_11 = err_6;\n   end\n   7'bx00x1xx : begin\n     rx_5 = data_11;\n   end\n   6'bxxx1x1 : begin\n     hw_15 = err_16;\n   end\n   default : begin \n     chip_1 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( control_status_1 ) == ( 5'b11x11 ) |-> cfg_11 == err_6 ;endproperty \nproperty name: ( control_status_1 ) == ( 7'bx00x1xx ) |-> rx_5 == data_11 ;endproperty \nproperty name: ( control_status_1 ) == ( 6'bxxx1x1 ) |-> hw_15 == err_16 ;endproperty \nproperty name; ( ( control_status_1 ) != 5'b11x11 ) || ( ( control_status_1 ) != 7'bx00x1xx ) || ( control_status_1 ) != 6'bxxx1x1 ) ) |-> chip_1 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_5 ) \n   7'h5f : begin\n     fsm_16 = reg_8;\n   end\n   7'bx1x1x11 : begin\n     rx_12 = sig_7;\n   end\n   7'b1x01x1x : begin\n     err_15 = hw_4;\n   end\n   5'h0 : begin\n     cfg_11 = hw_13;\n   end\n   default : begin \n     sig_11 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_5 ) == ( 7'h5f ) |-> fsm_16 == reg_8 ;endproperty \nproperty name: ( status_register_status_5 ) == ( 7'bx1x1x11 ) |-> rx_12 == sig_7 ;endproperty \nproperty name: ( status_register_status_5 ) == ( 7'b1x01x1x ) |-> err_15 == hw_4 ;endproperty \nproperty name: ( status_register_status_5 ) == ( 5'h0 ) |-> cfg_11 == hw_13 ;endproperty \nproperty name; ( ( status_register_status_5 ) != 7'h5f ) || ( ( status_register_status_5 ) != 7'bx1x1x11 ) || ( ( status_register_status_5 ) != 7'b1x01x1x ) || ( status_register_status_5 ) != 5'h0 ) ) |-> sig_11 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_13 ) \n   5'bx0xx0 : begin\n     tx_12 = clk_3;\n   end\n   6'bx01010 : begin\n     chip_13 = tx_17;\n   end\n   default : begin \n     data_19 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( output_control_13 ) == ( 5'bx0xx0 ) |-> tx_12 == clk_3 ;endproperty \nproperty name: ( output_control_13 ) == ( 6'bx01010 ) |-> chip_13 == tx_17 ;endproperty \nproperty name; ( ( output_control_13 ) != 5'bx0xx0 ) || ( output_control_13 ) != 6'bx01010 ) ) |-> data_19 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_9 ) \n   6'bx01xx1 : begin\n     core_14 = core_13;\n   end\n   7'b10xx010 : begin\n     rx_11 = data_17;\n   end\n   default : begin \n     reg_19 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_9 ) == ( 6'bx01xx1 ) |-> core_14 == core_13 ;endproperty \nproperty name: ( control_register_status_status_9 ) == ( 7'b10xx010 ) |-> rx_11 == data_17 ;endproperty \nproperty name; ( ( control_register_status_status_9 ) != 6'bx01xx1 ) || ( control_register_status_status_9 ) != 7'b10xx010 ) ) |-> reg_19 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_13 ) \n   5'b0010x : begin\n     chip_6 = clk_6;\n   end\n   7'bx101010 : begin\n     err_10 = auth_19;\n   end\n   7'h1b : begin\n     rst_6 = cfg_4;\n   end\n   7'b1xx1x11 : begin\n     fsm_6 = hw_5;\n   end\n   default : begin \n     core_12 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( input_status_13 ) == ( 5'b0010x ) |-> chip_6 == clk_6 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'bx101010 ) |-> err_10 == auth_19 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'h1b ) |-> rst_6 == cfg_4 ;endproperty \nproperty name: ( input_status_13 ) == ( 7'b1xx1x11 ) |-> fsm_6 == hw_5 ;endproperty \nproperty name; ( ( input_status_13 ) != 5'b0010x ) || ( ( input_status_13 ) != 7'bx101010 ) || ( ( input_status_13 ) != 7'h1b ) || ( input_status_13 ) != 7'b1xx1x11 ) ) |-> core_12 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_19 ) \n   2'h1 : begin\n     sig_9 = reg_11;\n   end\n   fsm_2 : begin\n     reg_11 = tx_17;\n   end\n   6'b000x1x : begin\n     reg_2 = tx_9;\n   end\n   5'b0x110 : begin\n     sig_5 = data_8;\n   end\n   default : begin \n     tx_19 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_19 ) == ( 2'h1 ) |-> sig_9 == reg_11 ;endproperty \nproperty name: ( data_status_19 ) == ( fsm_2 ) |-> reg_11 == tx_17 ;endproperty \nproperty name: ( data_status_19 ) == ( 6'b000x1x ) |-> reg_2 == tx_9 ;endproperty \nproperty name: ( data_status_19 ) == ( 5'b0x110 ) |-> sig_5 == data_8 ;endproperty \nproperty name; ( ( data_status_19 ) != 2'h1 ) || ( ( data_status_19 ) != fsm_2 ) || ( ( data_status_19 ) != 6'b000x1x ) || ( data_status_19 ) != 5'b0x110 ) ) |-> tx_19 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_8 ) \n   7'b01xx010 : begin\n     fsm_5 = cfg_17;\n   end\n   7'b0000001 : begin\n     auth_17 = clk_17;\n   end\n   default : begin \n     data_17 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_8 ) == ( 7'b01xx010 ) |-> fsm_5 == cfg_17 ;endproperty \nproperty name: ( instruction_8 ) == ( 7'b0000001 ) |-> auth_17 == clk_17 ;endproperty \nproperty name; ( ( instruction_8 ) != 7'b01xx010 ) || ( instruction_8 ) != 7'b0000001 ) ) |-> data_17 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_1 ) \n   rx_13 : begin\n     rst_4 = core_5;\n   end\n   7'b0x00xx1 : begin\n     tx_11 = fsm_2;\n   end\n   default : begin \n     reg_6 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( status_control_1 ) == ( rx_13 ) |-> rst_4 == core_5 ;endproperty \nproperty name: ( status_control_1 ) == ( 7'b0x00xx1 ) |-> tx_11 == fsm_2 ;endproperty \nproperty name; ( ( status_control_1 ) != rx_13 ) || ( status_control_1 ) != 7'b0x00xx1 ) ) |-> reg_6 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_16 ) \n   7'bxxx0100 : begin\n     reg_19 = sig_6;\n   end\n   7'b0xxxxx0 : begin\n     reg_3 = fsm_18;\n   end\n   4'bxxx0 : begin\n     core_7 = auth_9;\n   end\n   7'b1x11x00 : begin\n     core_11 = data_2;\n   end\n   default : begin \n     reg_16 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( instruction_16 ) == ( 7'bxxx0100 ) |-> reg_19 == sig_6 ;endproperty \nproperty name: ( instruction_16 ) == ( 7'b0xxxxx0 ) |-> reg_3 == fsm_18 ;endproperty \nproperty name: ( instruction_16 ) == ( 4'bxxx0 ) |-> core_7 == auth_9 ;endproperty \nproperty name: ( instruction_16 ) == ( 7'b1x11x00 ) |-> core_11 == data_2 ;endproperty \nproperty name; ( ( instruction_16 ) != 7'bxxx0100 ) || ( ( instruction_16 ) != 7'b0xxxxx0 ) || ( ( instruction_16 ) != 4'bxxx0 ) || ( instruction_16 ) != 7'b1x11x00 ) ) |-> reg_16 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_13 ) \n   7'b11xx101 : begin\n     core_16 = tx_6;\n   end\n   7'b0111010 : begin\n     core_4 = chip_13;\n   end\n   7'b1x1011x : begin\n     sig_2 = cfg_1;\n   end\n   7'bx1x10xx : begin\n     chip_8 = rx_4;\n   end\n   7'b1xxx0x0 : begin\n     err_7 = data_8;\n   end\n   default : begin \n     sig_8 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_13 ) == ( 7'b11xx101 ) |-> core_16 == tx_6 ;endproperty \nproperty name: ( instruction_buffer_13 ) == ( 7'b0111010 ) |-> core_4 == chip_13 ;endproperty \nproperty name: ( instruction_buffer_13 ) == ( 7'b1x1011x ) |-> sig_2 == cfg_1 ;endproperty \nproperty name: ( instruction_buffer_13 ) == ( 7'bx1x10xx ) |-> chip_8 == rx_4 ;endproperty \nproperty name: ( instruction_buffer_13 ) == ( 7'b1xxx0x0 ) |-> err_7 == data_8 ;endproperty \nproperty name; ( ( instruction_buffer_13 ) != 7'b11xx101 ) || ( ( instruction_buffer_13 ) != 7'b0111010 ) || ( ( instruction_buffer_13 ) != 7'b1x1011x ) || ( ( instruction_buffer_13 ) != 7'bx1x10xx ) || ( instruction_buffer_13 ) != 7'b1xxx0x0 ) ) |-> sig_8 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   7'bxx0xxx1 : begin\n     reg_9 = tx_17;\n   end\n   6'b1101x1 : begin\n     chip_15 = chip_3;\n   end\n   default : begin \n     fsm_1 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_7 ) == ( 7'bxx0xxx1 ) |-> reg_9 == tx_17 ;endproperty \nproperty name: ( busy_signal_7 ) == ( 6'b1101x1 ) |-> chip_15 == chip_3 ;endproperty \nproperty name; ( ( busy_signal_7 ) != 7'bxx0xxx1 ) || ( busy_signal_7 ) != 6'b1101x1 ) ) |-> fsm_1 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_18 ) \n   6'b1xx00x : begin\n     cfg_13 = clk_9;\n   end\n   default : begin \n     rst_1 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( end_address_18 ) == ( 6'b1xx00x ) |-> cfg_13 == clk_9 ;endproperty \nproperty name; ( end_address_18 ) != 6'b1xx00x ) ) |-> rst_1 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_13 ) \n   6'bxxx1x0 : begin\n     cfg_18 = hw_17;\n   end\n   4'b1000 : begin\n     data_2 = chip_15;\n   end\n   7'bxxx1xx1 : begin\n     auth_7 = cfg_10;\n   end\n   4'b1xxx : begin\n     tx_12 = rst_5;\n   end\n   default : begin \n     auth_5 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( output_data_13 ) == ( 6'bxxx1x0 ) |-> cfg_18 == hw_17 ;endproperty \nproperty name: ( output_data_13 ) == ( 4'b1000 ) |-> data_2 == chip_15 ;endproperty \nproperty name: ( output_data_13 ) == ( 7'bxxx1xx1 ) |-> auth_7 == cfg_10 ;endproperty \nproperty name: ( output_data_13 ) == ( 4'b1xxx ) |-> tx_12 == rst_5 ;endproperty \nproperty name; ( ( output_data_13 ) != 6'bxxx1x0 ) || ( ( output_data_13 ) != 4'b1000 ) || ( ( output_data_13 ) != 7'bxxx1xx1 ) || ( output_data_13 ) != 4'b1xxx ) ) |-> auth_5 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_2 ) \n   reg_18 : begin\n     hw_1 = rx_13;\n   end\n   default : begin \n     err_9 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_2 ) == ( reg_18 ) |-> hw_1 == rx_13 ;endproperty \nproperty name; ( interrupt_control_status_2 ) != reg_18 ) ) |-> err_9 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_12 ) \n   7'h7a : begin\n     rst_18 = cfg_14;\n   end\n   7'h2a : begin\n     chip_10 = clk_12;\n   end\n   7'b0111100 : begin\n     err_17 = cfg_9;\n   end\n   default : begin \n     tx_15 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_12 ) == ( 7'h7a ) |-> rst_18 == cfg_14 ;endproperty \nproperty name: ( control_signal_12 ) == ( 7'h2a ) |-> chip_10 == clk_12 ;endproperty \nproperty name: ( control_signal_12 ) == ( 7'b0111100 ) |-> err_17 == cfg_9 ;endproperty \nproperty name; ( ( control_signal_12 ) != 7'h7a ) || ( ( control_signal_12 ) != 7'h2a ) || ( control_signal_12 ) != 7'b0111100 ) ) |-> tx_15 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_20 ) \n   6'b000011 : begin\n     rst_2 = reg_5;\n   end\n   7'b00x0xx1 : begin\n     data_1 = core_11;\n   end\n   5'b1x01x : begin\n     reg_17 = cfg_1;\n   end\n   7'h6f : begin\n     auth_20 = data_1;\n   end\n   7'bxxxx1xx : begin\n     chip_9 = fsm_1;\n   end\n   default : begin \n     hw_12 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( control_word_20 ) == ( 6'b000011 ) |-> rst_2 == reg_5 ;endproperty \nproperty name: ( control_word_20 ) == ( 7'b00x0xx1 ) |-> data_1 == core_11 ;endproperty \nproperty name: ( control_word_20 ) == ( 5'b1x01x ) |-> reg_17 == cfg_1 ;endproperty \nproperty name: ( control_word_20 ) == ( 7'h6f ) |-> auth_20 == data_1 ;endproperty \nproperty name: ( control_word_20 ) == ( 7'bxxxx1xx ) |-> chip_9 == fsm_1 ;endproperty \nproperty name; ( ( control_word_20 ) != 6'b000011 ) || ( ( control_word_20 ) != 7'b00x0xx1 ) || ( ( control_word_20 ) != 5'b1x01x ) || ( ( control_word_20 ) != 7'h6f ) || ( control_word_20 ) != 7'bxxxx1xx ) ) |-> hw_12 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_7 ) \n   6'b1100xx : begin\n     auth_9 = sig_6;\n   end\n   default : begin \n     cfg_6 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( input_data_7 ) == ( 6'b1100xx ) |-> auth_9 == sig_6 ;endproperty \nproperty name; ( input_data_7 ) != 6'b1100xx ) ) |-> cfg_6 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_3 ) \n   7'b1111110 : begin\n     err_19 = reg_5;\n   end\n   rx_4 : begin\n     cfg_19 = data_5;\n   end\n   6'h2x : begin\n     cfg_18 = data_9;\n   end\n   7'bx1x1xxx : begin\n     tx_1 = data_2;\n   end\n   7'h49 : begin\n     err_13 = err_13;\n   end\n   default : begin \n     sig_15 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_3 ) == ( 7'b1111110 ) |-> err_19 == reg_5 ;endproperty \nproperty name: ( busy_signal_3 ) == ( rx_4 ) |-> cfg_19 == data_5 ;endproperty \nproperty name: ( busy_signal_3 ) == ( 6'h2x ) |-> cfg_18 == data_9 ;endproperty \nproperty name: ( busy_signal_3 ) == ( 7'bx1x1xxx ) |-> tx_1 == data_2 ;endproperty \nproperty name: ( busy_signal_3 ) == ( 7'h49 ) |-> err_13 == err_13 ;endproperty \nproperty name; ( ( busy_signal_3 ) != 7'b1111110 ) || ( ( busy_signal_3 ) != rx_4 ) || ( ( busy_signal_3 ) != 6'h2x ) || ( ( busy_signal_3 ) != 7'bx1x1xxx ) || ( busy_signal_3 ) != 7'h49 ) ) |-> sig_15 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_18 ) \n   7'b0x101x0 : begin\n     rx_15 = tx_13;\n   end\n   default : begin \n     core_14 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_18 ) == ( 7'b0x101x0 ) |-> rx_15 == tx_13 ;endproperty \nproperty name; ( control_signal_18 ) != 7'b0x101x0 ) ) |-> core_14 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_12 ) \n   7'b0001010 : begin\n     rx_15 = core_8;\n   end\n   5'b01100 : begin\n     err_11 = data_1;\n   end\n   7'h32 : begin\n     reg_3 = sig_1;\n   end\n   7'b10011x1 : begin\n     reg_19 = core_19;\n   end\n   default : begin \n     rst_17 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_12 ) == ( 7'b0001010 ) |-> rx_15 == core_8 ;endproperty \nproperty name: ( control_flag_12 ) == ( 5'b01100 ) |-> err_11 == data_1 ;endproperty \nproperty name: ( control_flag_12 ) == ( 7'h32 ) |-> reg_3 == sig_1 ;endproperty \nproperty name: ( control_flag_12 ) == ( 7'b10011x1 ) |-> reg_19 == core_19 ;endproperty \nproperty name; ( ( control_flag_12 ) != 7'b0001010 ) || ( ( control_flag_12 ) != 5'b01100 ) || ( ( control_flag_12 ) != 7'h32 ) || ( control_flag_12 ) != 7'b10011x1 ) ) |-> rst_17 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_20 ) \n   7'h3b : begin\n     clk_1 = fsm_7;\n   end\n   default : begin \n     auth_12 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( data_out_20 ) == ( 7'h3b ) |-> clk_1 == fsm_7 ;endproperty \nproperty name; ( data_out_20 ) != 7'h3b ) ) |-> auth_12 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   6'hd : begin\n     clk_11 = clk_2;\n   end\n   7'b1x000xx : begin\n     clk_20 = tx_8;\n   end\n   5'b1xx11 : begin\n     sig_20 = fsm_9;\n   end\n   6'b0x1x11 : begin\n     auth_20 = tx_8;\n   end\n   default : begin \n     data_1 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( 6'hd ) |-> clk_11 == clk_2 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'b1x000xx ) |-> clk_20 == tx_8 ;endproperty \nproperty name: ( output_register_4 ) == ( 5'b1xx11 ) |-> sig_20 == fsm_9 ;endproperty \nproperty name: ( output_register_4 ) == ( 6'b0x1x11 ) |-> auth_20 == tx_8 ;endproperty \nproperty name; ( ( output_register_4 ) != 6'hd ) || ( ( output_register_4 ) != 7'b1x000xx ) || ( ( output_register_4 ) != 5'b1xx11 ) || ( output_register_4 ) != 6'b0x1x11 ) ) |-> data_1 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_14 ) \n   7'h49 : begin\n     reg_20 = chip_15;\n   end\n   7'bxx0x0xx : begin\n     core_20 = tx_16;\n   end\n   default : begin \n     cfg_14 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_14 ) == ( 7'h49 ) |-> reg_20 == chip_15 ;endproperty \nproperty name: ( status_buffer_14 ) == ( 7'bxx0x0xx ) |-> core_20 == tx_16 ;endproperty \nproperty name; ( ( status_buffer_14 ) != 7'h49 ) || ( status_buffer_14 ) != 7'bxx0x0xx ) ) |-> cfg_14 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_6 ) \n   7'b11x0111 : begin\n     reg_17 = chip_18;\n   end\n   6'b001001 : begin\n     tx_10 = hw_17;\n   end\n   5'bxxx0x : begin\n     rx_16 = auth_18;\n   end\n   default : begin \n     auth_7 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_6 ) == ( 7'b11x0111 ) |-> reg_17 == chip_18 ;endproperty \nproperty name: ( control_register_6 ) == ( 6'b001001 ) |-> tx_10 == hw_17 ;endproperty \nproperty name: ( control_register_6 ) == ( 5'bxxx0x ) |-> rx_16 == auth_18 ;endproperty \nproperty name; ( ( control_register_6 ) != 7'b11x0111 ) || ( ( control_register_6 ) != 6'b001001 ) || ( control_register_6 ) != 5'bxxx0x ) ) |-> auth_7 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_10 ) \n   5'bxxx1x : begin\n     hw_7 = reg_6;\n   end\n   default : begin \n     fsm_2 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_10 ) == ( 5'bxxx1x ) |-> hw_7 == reg_6 ;endproperty \nproperty name; ( interrupt_flag_10 ) != 5'bxxx1x ) ) |-> fsm_2 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_6 ) \n   7'h54 : begin\n     fsm_11 = fsm_2;\n   end\n   7'h16 : begin\n     sig_11 = data_11;\n   end\n   6'bxx0101 : begin\n     chip_12 = rst_4;\n   end\n   default : begin \n     hw_12 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_6 ) == ( 7'h54 ) |-> fsm_11 == fsm_2 ;endproperty \nproperty name: ( control_valid_6 ) == ( 7'h16 ) |-> sig_11 == data_11 ;endproperty \nproperty name: ( control_valid_6 ) == ( 6'bxx0101 ) |-> chip_12 == rst_4 ;endproperty \nproperty name; ( ( control_valid_6 ) != 7'h54 ) || ( ( control_valid_6 ) != 7'h16 ) || ( control_valid_6 ) != 6'bxx0101 ) ) |-> hw_12 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_5 ) \n   7'b1x01000 : begin\n     rst_20 = reg_3;\n   end\n   6'b01100x : begin\n     reg_8 = chip_9;\n   end\n   5'h18 : begin\n     core_14 = core_3;\n   end\n   default : begin \n     hw_17 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_5 ) == ( 7'b1x01000 ) |-> rst_20 == reg_3 ;endproperty \nproperty name: ( output_status_register_5 ) == ( 6'b01100x ) |-> reg_8 == chip_9 ;endproperty \nproperty name: ( output_status_register_5 ) == ( 5'h18 ) |-> core_14 == core_3 ;endproperty \nproperty name; ( ( output_status_register_5 ) != 7'b1x01000 ) || ( ( output_status_register_5 ) != 6'b01100x ) || ( output_status_register_5 ) != 5'h18 ) ) |-> hw_17 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_12 ) \n   5'bx11xx : begin\n     reg_8 = auth_5;\n   end\n   5'hd : begin\n     clk_20 = tx_8;\n   end\n   default : begin \n     chip_16 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_12 ) == ( 5'bx11xx ) |-> reg_8 == auth_5 ;endproperty \nproperty name: ( status_buffer_12 ) == ( 5'hd ) |-> clk_20 == tx_8 ;endproperty \nproperty name; ( ( status_buffer_12 ) != 5'bx11xx ) || ( status_buffer_12 ) != 5'hd ) ) |-> chip_16 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   7'bxx0xx11 : begin\n     sig_5 = cfg_1;\n   end\n   default : begin \n     fsm_3 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_13 ) == ( 7'bxx0xx11 ) |-> sig_5 == cfg_1 ;endproperty \nproperty name; ( status_register_status_13 ) != 7'bxx0xx11 ) ) |-> fsm_3 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_9 ) \n   7'b100x101 : begin\n     data_11 = sig_12;\n   end\n   5'b0x011 : begin\n     sig_18 = data_6;\n   end\n   default : begin \n     err_16 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_9 ) == ( 7'b100x101 ) |-> data_11 == sig_12 ;endproperty \nproperty name: ( ready_signal_9 ) == ( 5'b0x011 ) |-> sig_18 == data_6 ;endproperty \nproperty name; ( ( ready_signal_9 ) != 7'b100x101 ) || ( ready_signal_9 ) != 5'b0x011 ) ) |-> err_16 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_7 ) \n   fsm_15 : begin\n     err_20 = fsm_1;\n   end\n   default : begin \n     auth_4 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_7 ) == ( fsm_15 ) |-> err_20 == fsm_1 ;endproperty \nproperty name; ( interrupt_flag_7 ) != fsm_15 ) ) |-> auth_4 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_15 ) \n   5'b1xxxx : begin\n     rx_2 = clk_9;\n   end\n   5'h1a : begin\n     hw_10 = chip_3;\n   end\n   7'bx0xx000 : begin\n     sig_20 = sig_13;\n   end\n   default : begin \n     hw_13 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( control_status_15 ) == ( 5'b1xxxx ) |-> rx_2 == clk_9 ;endproperty \nproperty name: ( control_status_15 ) == ( 5'h1a ) |-> hw_10 == chip_3 ;endproperty \nproperty name: ( control_status_15 ) == ( 7'bx0xx000 ) |-> sig_20 == sig_13 ;endproperty \nproperty name; ( ( control_status_15 ) != 5'b1xxxx ) || ( ( control_status_15 ) != 5'h1a ) || ( control_status_15 ) != 7'bx0xx000 ) ) |-> hw_13 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_5 ) \n   6'b1x11x0 : begin\n     rx_18 = sig_9;\n   end\n   6'h1d : begin\n     core_18 = core_14;\n   end\n   5'b0010x : begin\n     fsm_3 = rst_10;\n   end\n   7'b1000x0x : begin\n     sig_16 = data_12;\n   end\n   7'b111011x : begin\n     core_3 = err_5;\n   end\n   default : begin \n     data_9 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_5 ) == ( 6'b1x11x0 ) |-> rx_18 == sig_9 ;endproperty \nproperty name: ( operation_status_5 ) == ( 6'h1d ) |-> core_18 == core_14 ;endproperty \nproperty name: ( operation_status_5 ) == ( 5'b0010x ) |-> fsm_3 == rst_10 ;endproperty \nproperty name: ( operation_status_5 ) == ( 7'b1000x0x ) |-> sig_16 == data_12 ;endproperty \nproperty name: ( operation_status_5 ) == ( 7'b111011x ) |-> core_3 == err_5 ;endproperty \nproperty name; ( ( operation_status_5 ) != 6'b1x11x0 ) || ( ( operation_status_5 ) != 6'h1d ) || ( ( operation_status_5 ) != 5'b0010x ) || ( ( operation_status_5 ) != 7'b1000x0x ) || ( operation_status_5 ) != 7'b111011x ) ) |-> data_9 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_11 ) \n   6'b1xx001 : begin\n     tx_4 = hw_12;\n   end\n   default : begin \n     fsm_1 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_11 ) == ( 6'b1xx001 ) |-> tx_4 == hw_12 ;endproperty \nproperty name; ( acknowledge_signal_11 ) != 6'b1xx001 ) ) |-> fsm_1 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   7'bxxx1101 : begin\n     data_5 = reg_1;\n   end\n   7'b1x1x0xx : begin\n     rx_19 = sig_8;\n   end\n   3'h4 : begin\n     rst_19 = rst_11;\n   end\n   6'bx0x11x : begin\n     chip_14 = fsm_6;\n   end\n   6'h4 : begin\n     data_1 = fsm_14;\n   end\n   default : begin \n     rx_3 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_17 ) == ( 7'bxxx1101 ) |-> data_5 == reg_1 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'b1x1x0xx ) |-> rx_19 == sig_8 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 3'h4 ) |-> rst_19 == rst_11 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 6'bx0x11x ) |-> chip_14 == fsm_6 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 6'h4 ) |-> data_1 == fsm_14 ;endproperty \nproperty name; ( ( control_flag_register_17 ) != 7'bxxx1101 ) || ( ( control_flag_register_17 ) != 7'b1x1x0xx ) || ( ( control_flag_register_17 ) != 3'h4 ) || ( ( control_flag_register_17 ) != 6'bx0x11x ) || ( control_flag_register_17 ) != 6'h4 ) ) |-> rx_3 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   5'bx0x01 : begin\n     rst_8 = chip_16;\n   end\n   5'b01010 : begin\n     rx_16 = auth_7;\n   end\n   6'b001000 : begin\n     core_20 = clk_7;\n   end\n   7'bxxxx10x : begin\n     chip_8 = hw_10;\n   end\n   6'bxx1x10 : begin\n     rx_7 = rx_16;\n   end\n   default : begin \n     data_17 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_19 ) == ( 5'bx0x01 ) |-> rst_8 == chip_16 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 5'b01010 ) |-> rx_16 == auth_7 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 6'b001000 ) |-> core_20 == clk_7 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 7'bxxxx10x ) |-> chip_8 == hw_10 ;endproperty \nproperty name: ( ready_signal_19 ) == ( 6'bxx1x10 ) |-> rx_7 == rx_16 ;endproperty \nproperty name; ( ( ready_signal_19 ) != 5'bx0x01 ) || ( ( ready_signal_19 ) != 5'b01010 ) || ( ( ready_signal_19 ) != 6'b001000 ) || ( ( ready_signal_19 ) != 7'bxxxx10x ) || ( ready_signal_19 ) != 6'bxx1x10 ) ) |-> data_17 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   7'bx1xxx1x : begin\n     sig_4 = sig_13;\n   end\n   5'h1d : begin\n     cfg_17 = hw_20;\n   end\n   default : begin \n     auth_6 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_11 ) == ( 7'bx1xxx1x ) |-> sig_4 == sig_13 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 5'h1d ) |-> cfg_17 == hw_20 ;endproperty \nproperty name; ( ( input_buffer_status_11 ) != 7'bx1xxx1x ) || ( input_buffer_status_11 ) != 5'h1d ) ) |-> auth_6 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_19 ) \n   7'bxxx1xxx : begin\n     hw_12 = chip_4;\n   end\n   7'b1111100 : begin\n     err_20 = tx_20;\n   end\n   7'b11111x0 : begin\n     rst_17 = cfg_15;\n   end\n   default : begin \n     rx_10 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_19 ) == ( 7'bxxx1xxx ) |-> hw_12 == chip_4 ;endproperty \nproperty name: ( input_status_register_19 ) == ( 7'b1111100 ) |-> err_20 == tx_20 ;endproperty \nproperty name: ( input_status_register_19 ) == ( 7'b11111x0 ) |-> rst_17 == cfg_15 ;endproperty \nproperty name; ( ( input_status_register_19 ) != 7'bxxx1xxx ) || ( ( input_status_register_19 ) != 7'b1111100 ) || ( input_status_register_19 ) != 7'b11111x0 ) ) |-> rx_10 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_15 ) \n   7'b1001000 : begin\n     sig_4 = rst_20;\n   end\n   6'h24 : begin\n     hw_15 = cfg_18;\n   end\n   7'b0111100 : begin\n     err_6 = clk_7;\n   end\n   7'b111010x : begin\n     rst_6 = hw_13;\n   end\n   7'b0001x1x : begin\n     data_8 = rx_12;\n   end\n   default : begin \n     cfg_12 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( status_register_15 ) == ( 7'b1001000 ) |-> sig_4 == rst_20 ;endproperty \nproperty name: ( status_register_15 ) == ( 6'h24 ) |-> hw_15 == cfg_18 ;endproperty \nproperty name: ( status_register_15 ) == ( 7'b0111100 ) |-> err_6 == clk_7 ;endproperty \nproperty name: ( status_register_15 ) == ( 7'b111010x ) |-> rst_6 == hw_13 ;endproperty \nproperty name: ( status_register_15 ) == ( 7'b0001x1x ) |-> data_8 == rx_12 ;endproperty \nproperty name; ( ( status_register_15 ) != 7'b1001000 ) || ( ( status_register_15 ) != 6'h24 ) || ( ( status_register_15 ) != 7'b0111100 ) || ( ( status_register_15 ) != 7'b111010x ) || ( status_register_15 ) != 7'b0001x1x ) ) |-> cfg_12 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_3 ) \n   7'h77 : begin\n     rst_10 = clk_8;\n   end\n   7'bx0011xx : begin\n     fsm_9 = chip_13;\n   end\n   6'bxx0xx1 : begin\n     err_12 = rst_12;\n   end\n   7'h5b : begin\n     fsm_3 = reg_10;\n   end\n   5'b11x11 : begin\n     hw_2 = chip_9;\n   end\n   default : begin \n     sig_8 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_3 ) == ( 7'h77 ) |-> rst_10 == clk_8 ;endproperty \nproperty name: ( data_ready_3 ) == ( 7'bx0011xx ) |-> fsm_9 == chip_13 ;endproperty \nproperty name: ( data_ready_3 ) == ( 6'bxx0xx1 ) |-> err_12 == rst_12 ;endproperty \nproperty name: ( data_ready_3 ) == ( 7'h5b ) |-> fsm_3 == reg_10 ;endproperty \nproperty name: ( data_ready_3 ) == ( 5'b11x11 ) |-> hw_2 == chip_9 ;endproperty \nproperty name; ( ( data_ready_3 ) != 7'h77 ) || ( ( data_ready_3 ) != 7'bx0011xx ) || ( ( data_ready_3 ) != 6'bxx0xx1 ) || ( ( data_ready_3 ) != 7'h5b ) || ( data_ready_3 ) != 5'b11x11 ) ) |-> sig_8 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_3 ) \n   7'b11x0111 : begin\n     hw_19 = hw_12;\n   end\n   default : begin \n     reg_18 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_3 ) == ( 7'b11x0111 ) |-> hw_19 == hw_12 ;endproperty \nproperty name; ( operation_code_3 ) != 7'b11x0111 ) ) |-> reg_18 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_9 ) \n   5'bxx110 : begin\n     core_16 = chip_2;\n   end\n   default : begin \n     reg_3 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( control_input_9 ) == ( 5'bxx110 ) |-> core_16 == chip_2 ;endproperty \nproperty name; ( control_input_9 ) != 5'bxx110 ) ) |-> reg_3 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_4 ) \n   5'b10xx1 : begin\n     core_9 = rx_20;\n   end\n   6'h32 : begin\n     clk_9 = auth_13;\n   end\n   4'bx00x : begin\n     data_3 = clk_19;\n   end\n   default : begin \n     clk_8 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_4 ) == ( 5'b10xx1 ) |-> core_9 == rx_20 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 6'h32 ) |-> clk_9 == auth_13 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 4'bx00x ) |-> data_3 == clk_19 ;endproperty \nproperty name; ( ( instruction_buffer_4 ) != 5'b10xx1 ) || ( ( instruction_buffer_4 ) != 6'h32 ) || ( instruction_buffer_4 ) != 4'bx00x ) ) |-> clk_8 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_3 ) \n   6'b0x1000 : begin\n     reg_14 = err_1;\n   end\n   6'b000100 : begin\n     err_8 = hw_8;\n   end\n   default : begin \n     clk_18 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_3 ) == ( 6'b0x1000 ) |-> reg_14 == err_1 ;endproperty \nproperty name: ( output_buffer_status_3 ) == ( 6'b000100 ) |-> err_8 == hw_8 ;endproperty \nproperty name; ( ( output_buffer_status_3 ) != 6'b0x1000 ) || ( output_buffer_status_3 ) != 6'b000100 ) ) |-> clk_18 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_6 ) \n   6'b0011xx : begin\n     data_16 = rst_12;\n   end\n   7'b101111x : begin\n     clk_12 = auth_11;\n   end\n   5'bx110x : begin\n     chip_7 = rst_4;\n   end\n   default : begin \n     reg_4 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_6 ) == ( 6'b0011xx ) |-> data_16 == rst_12 ;endproperty \nproperty name: ( ready_register_6 ) == ( 7'b101111x ) |-> clk_12 == auth_11 ;endproperty \nproperty name: ( ready_register_6 ) == ( 5'bx110x ) |-> chip_7 == rst_4 ;endproperty \nproperty name; ( ( ready_register_6 ) != 6'b0011xx ) || ( ( ready_register_6 ) != 7'b101111x ) || ( ready_register_6 ) != 5'bx110x ) ) |-> reg_4 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   7'bx11x1xx : begin\n     cfg_11 = tx_17;\n   end\n   6'bxxx111 : begin\n     core_15 = tx_15;\n   end\n   6'bxxx1x1 : begin\n     chip_12 = reg_4;\n   end\n   err_5 : begin\n     core_12 = reg_9;\n   end\n   default : begin \n     rx_5 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_2 ) == ( 7'bx11x1xx ) |-> cfg_11 == tx_17 ;endproperty \nproperty name: ( data_buffer_status_2 ) == ( 6'bxxx111 ) |-> core_15 == tx_15 ;endproperty \nproperty name: ( data_buffer_status_2 ) == ( 6'bxxx1x1 ) |-> chip_12 == reg_4 ;endproperty \nproperty name: ( data_buffer_status_2 ) == ( err_5 ) |-> core_12 == reg_9 ;endproperty \nproperty name; ( ( data_buffer_status_2 ) != 7'bx11x1xx ) || ( ( data_buffer_status_2 ) != 6'bxxx111 ) || ( ( data_buffer_status_2 ) != 6'bxxx1x1 ) || ( data_buffer_status_2 ) != err_5 ) ) |-> rx_5 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_8 ) \n   6'b1x0000 : begin\n     cfg_1 = fsm_13;\n   end\n   7'bx01x011 : begin\n     rx_19 = cfg_2;\n   end\n   5'bx01xx : begin\n     rx_14 = sig_3;\n   end\n   default : begin \n     fsm_1 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( address_status_8 ) == ( 6'b1x0000 ) |-> cfg_1 == fsm_13 ;endproperty \nproperty name: ( address_status_8 ) == ( 7'bx01x011 ) |-> rx_19 == cfg_2 ;endproperty \nproperty name: ( address_status_8 ) == ( 5'bx01xx ) |-> rx_14 == sig_3 ;endproperty \nproperty name; ( ( address_status_8 ) != 6'b1x0000 ) || ( ( address_status_8 ) != 7'bx01x011 ) || ( address_status_8 ) != 5'bx01xx ) ) |-> fsm_1 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_14 ) \n   cfg_12 : begin\n     rx_20 = chip_4;\n   end\n   3'b1xx : begin\n     chip_3 = tx_11;\n   end\n   5'b1x010 : begin\n     tx_16 = cfg_20;\n   end\n   default : begin \n     rst_9 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_14 ) == ( cfg_12 ) |-> rx_20 == chip_4 ;endproperty \nproperty name: ( start_bit_14 ) == ( 3'b1xx ) |-> chip_3 == tx_11 ;endproperty \nproperty name: ( start_bit_14 ) == ( 5'b1x010 ) |-> tx_16 == cfg_20 ;endproperty \nproperty name; ( ( start_bit_14 ) != cfg_12 ) || ( ( start_bit_14 ) != 3'b1xx ) || ( start_bit_14 ) != 5'b1x010 ) ) |-> rst_9 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_13 ) \n   6'bxxxx0x : begin\n     sig_18 = reg_3;\n   end\n   6'b1x1001 : begin\n     rst_9 = data_3;\n   end\n   default : begin \n     rst_11 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( output_status_13 ) == ( 6'bxxxx0x ) |-> sig_18 == reg_3 ;endproperty \nproperty name: ( output_status_13 ) == ( 6'b1x1001 ) |-> rst_9 == data_3 ;endproperty \nproperty name; ( ( output_status_13 ) != 6'bxxxx0x ) || ( output_status_13 ) != 6'b1x1001 ) ) |-> rst_11 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_8 ) \n   7'bx1xx1xx : begin\n     fsm_8 = rx_7;\n   end\n   4'b0x11 : begin\n     reg_13 = tx_7;\n   end\n   5'bxx010 : begin\n     auth_7 = auth_1;\n   end\n   auth : begin\n     clk_1 = sig_8;\n   end\n   7'b10x0x10 : begin\n     hw_14 = clk_3;\n   end\n   default : begin \n     hw_2 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_8 ) == ( 7'bx1xx1xx ) |-> fsm_8 == rx_7 ;endproperty \nproperty name: ( status_flag_8 ) == ( 4'b0x11 ) |-> reg_13 == tx_7 ;endproperty \nproperty name: ( status_flag_8 ) == ( 5'bxx010 ) |-> auth_7 == auth_1 ;endproperty \nproperty name: ( status_flag_8 ) == ( auth ) |-> clk_1 == sig_8 ;endproperty \nproperty name: ( status_flag_8 ) == ( 7'b10x0x10 ) |-> hw_14 == clk_3 ;endproperty \nproperty name; ( ( status_flag_8 ) != 7'bx1xx1xx ) || ( ( status_flag_8 ) != 4'b0x11 ) || ( ( status_flag_8 ) != 5'bxx010 ) || ( ( status_flag_8 ) != auth ) || ( status_flag_8 ) != 7'b10x0x10 ) ) |-> hw_2 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_1 ) \n   7'h3c : begin\n     clk_8 = err_7;\n   end\n   7'bx0111x0 : begin\n     rx_14 = chip_16;\n   end\n   3'b011 : begin\n     cfg_2 = tx_10;\n   end\n   default : begin \n     sig_4 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( output_control_1 ) == ( 7'h3c ) |-> clk_8 == err_7 ;endproperty \nproperty name: ( output_control_1 ) == ( 7'bx0111x0 ) |-> rx_14 == chip_16 ;endproperty \nproperty name: ( output_control_1 ) == ( 3'b011 ) |-> cfg_2 == tx_10 ;endproperty \nproperty name; ( ( output_control_1 ) != 7'h3c ) || ( ( output_control_1 ) != 7'bx0111x0 ) || ( output_control_1 ) != 3'b011 ) ) |-> sig_4 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   6'b1xxxx1 : begin\n     clk_1 = cfg_17;\n   end\n   6'b011xx1 : begin\n     sig_20 = auth_17;\n   end\n   default : begin \n     chip_9 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_19 ) == ( 6'b1xxxx1 ) |-> clk_1 == cfg_17 ;endproperty \nproperty name: ( status_register_status_19 ) == ( 6'b011xx1 ) |-> sig_20 == auth_17 ;endproperty \nproperty name; ( ( status_register_status_19 ) != 6'b1xxxx1 ) || ( status_register_status_19 ) != 6'b011xx1 ) ) |-> chip_9 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_19 ) \n   7'b0101100 : begin\n     chip_17 = rst_19;\n   end\n   4'he : begin\n     core_3 = fsm_14;\n   end\n   7'b0101xxx : begin\n     fsm_16 = rst_11;\n   end\n   default : begin \n     rx_17 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_input_19 ) == ( 7'b0101100 ) |-> chip_17 == rst_19 ;endproperty \nproperty name: ( control_input_19 ) == ( 4'he ) |-> core_3 == fsm_14 ;endproperty \nproperty name: ( control_input_19 ) == ( 7'b0101xxx ) |-> fsm_16 == rst_11 ;endproperty \nproperty name; ( ( control_input_19 ) != 7'b0101100 ) || ( ( control_input_19 ) != 4'he ) || ( control_input_19 ) != 7'b0101xxx ) ) |-> rx_17 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_7 ) \n   7'bx11xx1x : begin\n     cfg_19 = chip_17;\n   end\n   6'bxx1x01 : begin\n     hw_6 = auth_10;\n   end\n   3'b00x : begin\n     clk_19 = chip_2;\n   end\n   default : begin \n     cfg_12 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( address_register_7 ) == ( 7'bx11xx1x ) |-> cfg_19 == chip_17 ;endproperty \nproperty name: ( address_register_7 ) == ( 6'bxx1x01 ) |-> hw_6 == auth_10 ;endproperty \nproperty name: ( address_register_7 ) == ( 3'b00x ) |-> clk_19 == chip_2 ;endproperty \nproperty name; ( ( address_register_7 ) != 7'bx11xx1x ) || ( ( address_register_7 ) != 6'bxx1x01 ) || ( address_register_7 ) != 3'b00x ) ) |-> cfg_12 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_20 ) \n   5'bx0xx0 : begin\n     fsm_4 = clk_17;\n   end\n   data_13 : begin\n     rx_9 = sig_17;\n   end\n   default : begin \n     auth_11 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_20 ) == ( 5'bx0xx0 ) |-> fsm_4 == clk_17 ;endproperty \nproperty name: ( control_status_20 ) == ( data_13 ) |-> rx_9 == sig_17 ;endproperty \nproperty name; ( ( control_status_20 ) != 5'bx0xx0 ) || ( control_status_20 ) != data_13 ) ) |-> auth_11 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_15 ) \n   7'bx1x1x0x : begin\n     rst_12 = tx_13;\n   end\n   default : begin \n     fsm_10 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_15 ) == ( 7'bx1x1x0x ) |-> rst_12 == tx_13 ;endproperty \nproperty name; ( ready_signal_15 ) != 7'bx1x1x0x ) ) |-> fsm_10 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_11 ) \n   err_13 : begin\n     cfg_16 = rst_12;\n   end\n   6'h3e : begin\n     auth_6 = hw_2;\n   end\n   5'bx1000 : begin\n     rst_14 = cfg_10;\n   end\n   default : begin \n     reg_11 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_11 ) == ( err_13 ) |-> cfg_16 == rst_12 ;endproperty \nproperty name: ( control_valid_11 ) == ( 6'h3e ) |-> auth_6 == hw_2 ;endproperty \nproperty name: ( control_valid_11 ) == ( 5'bx1000 ) |-> rst_14 == cfg_10 ;endproperty \nproperty name; ( ( control_valid_11 ) != err_13 ) || ( ( control_valid_11 ) != 6'h3e ) || ( control_valid_11 ) != 5'bx1000 ) ) |-> reg_11 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   6'b111001 : begin\n     auth_19 = clk_14;\n   end\n   6'bxxxx1x : begin\n     tx_5 = clk_5;\n   end\n   6'b00x1xx : begin\n     chip_7 = data_7;\n   end\n   default : begin \n     rst_11 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_3 ) == ( 6'b111001 ) |-> auth_19 == clk_14 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 6'bxxxx1x ) |-> tx_5 == clk_5 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 6'b00x1xx ) |-> chip_7 == data_7 ;endproperty \nproperty name; ( ( transfer_complete_3 ) != 6'b111001 ) || ( ( transfer_complete_3 ) != 6'bxxxx1x ) || ( transfer_complete_3 ) != 6'b00x1xx ) ) |-> rst_11 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   7'bx00x000 : begin\n     reg_12 = clk_1;\n   end\n   7'b0x1xx1x : begin\n     cfg_10 = reg_4;\n   end\n   7'b00x0xx1 : begin\n     data_6 = rst_13;\n   end\n   6'h3 : begin\n     reg_5 = reg_7;\n   end\n   7'h33 : begin\n     err_5 = cfg_6;\n   end\n   default : begin \n     fsm_19 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_4 ) == ( 7'bx00x000 ) |-> reg_12 == clk_1 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'b0x1xx1x ) |-> cfg_10 == reg_4 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'b00x0xx1 ) |-> data_6 == rst_13 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 6'h3 ) |-> reg_5 == reg_7 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'h33 ) |-> err_5 == cfg_6 ;endproperty \nproperty name; ( ( data_status_register_4 ) != 7'bx00x000 ) || ( ( data_status_register_4 ) != 7'b0x1xx1x ) || ( ( data_status_register_4 ) != 7'b00x0xx1 ) || ( ( data_status_register_4 ) != 6'h3 ) || ( data_status_register_4 ) != 7'h33 ) ) |-> fsm_19 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_8 ) \n   5'h17 : begin\n     cfg_11 = cfg_9;\n   end\n   7'b1000101 : begin\n     clk_13 = clk_18;\n   end\n   6'b10x000 : begin\n     cfg_6 = sig_2;\n   end\n   default : begin \n     clk_9 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_8 ) == ( 5'h17 ) |-> cfg_11 == cfg_9 ;endproperty \nproperty name: ( flag_register_8 ) == ( 7'b1000101 ) |-> clk_13 == clk_18 ;endproperty \nproperty name: ( flag_register_8 ) == ( 6'b10x000 ) |-> cfg_6 == sig_2 ;endproperty \nproperty name; ( ( flag_register_8 ) != 5'h17 ) || ( ( flag_register_8 ) != 7'b1000101 ) || ( flag_register_8 ) != 6'b10x000 ) ) |-> clk_9 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_14 ) \n   6'bx0xxx0 : begin\n     tx_16 = core_1;\n   end\n   6'b000110 : begin\n     data_4 = data_3;\n   end\n   default : begin \n     auth_8 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_14 ) == ( 6'bx0xxx0 ) |-> tx_16 == core_1 ;endproperty \nproperty name: ( interrupt_control_status_14 ) == ( 6'b000110 ) |-> data_4 == data_3 ;endproperty \nproperty name; ( ( interrupt_control_status_14 ) != 6'bx0xxx0 ) || ( interrupt_control_status_14 ) != 6'b000110 ) ) |-> auth_8 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_14 ) \n   5'b10x11 : begin\n     cfg_11 = chip_17;\n   end\n   5'bxx10x : begin\n     core_20 = auth_3;\n   end\n   fsm_20 : begin\n     clk_16 = rx_11;\n   end\n   6'bxx111x : begin\n     rst_7 = err_9;\n   end\n   default : begin \n     auth_2 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( address_register_14 ) == ( 5'b10x11 ) |-> cfg_11 == chip_17 ;endproperty \nproperty name: ( address_register_14 ) == ( 5'bxx10x ) |-> core_20 == auth_3 ;endproperty \nproperty name: ( address_register_14 ) == ( fsm_20 ) |-> clk_16 == rx_11 ;endproperty \nproperty name: ( address_register_14 ) == ( 6'bxx111x ) |-> rst_7 == err_9 ;endproperty \nproperty name; ( ( address_register_14 ) != 5'b10x11 ) || ( ( address_register_14 ) != 5'bxx10x ) || ( ( address_register_14 ) != fsm_20 ) || ( address_register_14 ) != 6'bxx111x ) ) |-> auth_2 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_15 ) \n   cfg_14 : begin\n     err_20 = rst_15;\n   end\n   7'bx0x01x0 : begin\n     hw_17 = hw_6;\n   end\n   3'b1x1 : begin\n     auth_10 = reg_13;\n   end\n   5'b00100 : begin\n     sig_13 = err_9;\n   end\n   7'b1xxx0x0 : begin\n     chip_19 = hw_2;\n   end\n   default : begin \n     data_6 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_15 ) == ( cfg_14 ) |-> err_20 == rst_15 ;endproperty \nproperty name: ( input_buffer_15 ) == ( 7'bx0x01x0 ) |-> hw_17 == hw_6 ;endproperty \nproperty name: ( input_buffer_15 ) == ( 3'b1x1 ) |-> auth_10 == reg_13 ;endproperty \nproperty name: ( input_buffer_15 ) == ( 5'b00100 ) |-> sig_13 == err_9 ;endproperty \nproperty name: ( input_buffer_15 ) == ( 7'b1xxx0x0 ) |-> chip_19 == hw_2 ;endproperty \nproperty name; ( ( input_buffer_15 ) != cfg_14 ) || ( ( input_buffer_15 ) != 7'bx0x01x0 ) || ( ( input_buffer_15 ) != 3'b1x1 ) || ( ( input_buffer_15 ) != 5'b00100 ) || ( input_buffer_15 ) != 7'b1xxx0x0 ) ) |-> data_6 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_12 ) \n   6'bx1111x : begin\n     auth_7 = hw_8;\n   end\n   data_13 : begin\n     err_20 = core_18;\n   end\n   7'bxxxxx11 : begin\n     core_13 = fsm_19;\n   end\n   7'b0010101 : begin\n     reg_15 = err_4;\n   end\n   default : begin \n     core_20 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( instruction_12 ) == ( 6'bx1111x ) |-> auth_7 == hw_8 ;endproperty \nproperty name: ( instruction_12 ) == ( data_13 ) |-> err_20 == core_18 ;endproperty \nproperty name: ( instruction_12 ) == ( 7'bxxxxx11 ) |-> core_13 == fsm_19 ;endproperty \nproperty name: ( instruction_12 ) == ( 7'b0010101 ) |-> reg_15 == err_4 ;endproperty \nproperty name; ( ( instruction_12 ) != 6'bx1111x ) || ( ( instruction_12 ) != data_13 ) || ( ( instruction_12 ) != 7'bxxxxx11 ) || ( instruction_12 ) != 7'b0010101 ) ) |-> core_20 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_1 ) \n   7'b01xx010 : begin\n     tx_17 = auth_11;\n   end\n   7'b00x001x : begin\n     cfg_11 = cfg_10;\n   end\n   5'b0x00x : begin\n     sig_19 = clk_2;\n   end\n   default : begin \n     fsm_10 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_1 ) == ( 7'b01xx010 ) |-> tx_17 == auth_11 ;endproperty \nproperty name: ( instruction_register_1 ) == ( 7'b00x001x ) |-> cfg_11 == cfg_10 ;endproperty \nproperty name: ( instruction_register_1 ) == ( 5'b0x00x ) |-> sig_19 == clk_2 ;endproperty \nproperty name; ( ( instruction_register_1 ) != 7'b01xx010 ) || ( ( instruction_register_1 ) != 7'b00x001x ) || ( instruction_register_1 ) != 5'b0x00x ) ) |-> fsm_10 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_11 ) \n   5'b10011 : begin\n     tx_6 = auth_1;\n   end\n   default : begin \n     clk_5 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_11 ) == ( 5'b10011 ) |-> tx_6 == auth_1 ;endproperty \nproperty name; ( input_buffer_11 ) != 5'b10011 ) ) |-> clk_5 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   3'b010 : begin\n     hw_5 = chip_14;\n   end\n   5'b100x1 : begin\n     data_10 = sig_19;\n   end\n   7'b1101110 : begin\n     rst_12 = reg_5;\n   end\n   default : begin \n     rx_7 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_11 ) == ( 3'b010 ) |-> hw_5 == chip_14 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 5'b100x1 ) |-> data_10 == sig_19 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'b1101110 ) |-> rst_12 == reg_5 ;endproperty \nproperty name; ( ( instruction_register_11 ) != 3'b010 ) || ( ( instruction_register_11 ) != 5'b100x1 ) || ( instruction_register_11 ) != 7'b1101110 ) ) |-> rx_7 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_5 ) \n   6'b00xx10 : begin\n     rx_18 = rx_16;\n   end\n   tx_16 : begin\n     cfg_5 = sig_19;\n   end\n   7'b00x0000 : begin\n     cfg_14 = rst_16;\n   end\n   default : begin \n     chip_3 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_5 ) == ( 6'b00xx10 ) |-> rx_18 == rx_16 ;endproperty \nproperty name: ( data_register_status_5 ) == ( tx_16 ) |-> cfg_5 == sig_19 ;endproperty \nproperty name: ( data_register_status_5 ) == ( 7'b00x0000 ) |-> cfg_14 == rst_16 ;endproperty \nproperty name; ( ( data_register_status_5 ) != 6'b00xx10 ) || ( ( data_register_status_5 ) != tx_16 ) || ( data_register_status_5 ) != 7'b00x0000 ) ) |-> chip_3 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_12 ) \n   7'bxxxx100 : begin\n     cfg_1 = clk_15;\n   end\n   7'bx00x000 : begin\n     chip_15 = chip_18;\n   end\n   5'bx1100 : begin\n     cfg_6 = rx_17;\n   end\n   5'h4 : begin\n     chip_2 = core_10;\n   end\n   7'bx01xxx0 : begin\n     clk_18 = chip_10;\n   end\n   default : begin \n     err_14 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( control_word_12 ) == ( 7'bxxxx100 ) |-> cfg_1 == clk_15 ;endproperty \nproperty name: ( control_word_12 ) == ( 7'bx00x000 ) |-> chip_15 == chip_18 ;endproperty \nproperty name: ( control_word_12 ) == ( 5'bx1100 ) |-> cfg_6 == rx_17 ;endproperty \nproperty name: ( control_word_12 ) == ( 5'h4 ) |-> chip_2 == core_10 ;endproperty \nproperty name: ( control_word_12 ) == ( 7'bx01xxx0 ) |-> clk_18 == chip_10 ;endproperty \nproperty name; ( ( control_word_12 ) != 7'bxxxx100 ) || ( ( control_word_12 ) != 7'bx00x000 ) || ( ( control_word_12 ) != 5'bx1100 ) || ( ( control_word_12 ) != 5'h4 ) || ( control_word_12 ) != 7'bx01xxx0 ) ) |-> err_14 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_16 ) \n   6'h3f : begin\n     auth_2 = rx_20;\n   end\n   7'b111111x : begin\n     rst_8 = sig_16;\n   end\n   default : begin \n     data_19 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_16 ) == ( 6'h3f ) |-> auth_2 == rx_20 ;endproperty \nproperty name: ( flag_control_16 ) == ( 7'b111111x ) |-> rst_8 == sig_16 ;endproperty \nproperty name; ( ( flag_control_16 ) != 6'h3f ) || ( flag_control_16 ) != 7'b111111x ) ) |-> data_19 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_14 ) \n   7'bxxx0100 : begin\n     rst_5 = hw_2;\n   end\n   default : begin \n     err_7 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( control_data_14 ) == ( 7'bxxx0100 ) |-> rst_5 == hw_2 ;endproperty \nproperty name; ( control_data_14 ) != 7'bxxx0100 ) ) |-> err_7 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   6'b10x010 : begin\n     core_2 = cfg_12;\n   end\n   2'bx0 : begin\n     fsm_2 = clk_20;\n   end\n   7'b10xx101 : begin\n     clk_13 = cfg_15;\n   end\n   default : begin \n     err_2 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 6'b10x010 ) |-> core_2 == cfg_12 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 2'bx0 ) |-> fsm_2 == clk_20 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 7'b10xx101 ) |-> clk_13 == cfg_15 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 6'b10x010 ) || ( ( status_register_buffer_11 ) != 2'bx0 ) || ( status_register_buffer_11 ) != 7'b10xx101 ) ) |-> err_2 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_1 ) \n   7'b0101000 : begin\n     data_20 = rx_12;\n   end\n   7'h43 : begin\n     clk_10 = reg_2;\n   end\n   rst_4 : begin\n     hw_7 = core_20;\n   end\n   7'h5x : begin\n     core_2 = fsm_5;\n   end\n   default : begin \n     fsm_13 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( control_word_1 ) == ( 7'b0101000 ) |-> data_20 == rx_12 ;endproperty \nproperty name: ( control_word_1 ) == ( 7'h43 ) |-> clk_10 == reg_2 ;endproperty \nproperty name: ( control_word_1 ) == ( rst_4 ) |-> hw_7 == core_20 ;endproperty \nproperty name: ( control_word_1 ) == ( 7'h5x ) |-> core_2 == fsm_5 ;endproperty \nproperty name; ( ( control_word_1 ) != 7'b0101000 ) || ( ( control_word_1 ) != 7'h43 ) || ( ( control_word_1 ) != rst_4 ) || ( control_word_1 ) != 7'h5x ) ) |-> fsm_13 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_5 ) \n   6'b01x0x1 : begin\n     auth_19 = cfg_18;\n   end\n   6'hf : begin\n     auth_13 = auth_1;\n   end\n   default : begin \n     auth_14 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( enable_5 ) == ( 6'b01x0x1 ) |-> auth_19 == cfg_18 ;endproperty \nproperty name: ( enable_5 ) == ( 6'hf ) |-> auth_13 == auth_1 ;endproperty \nproperty name; ( ( enable_5 ) != 6'b01x0x1 ) || ( enable_5 ) != 6'hf ) ) |-> auth_14 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_2 ) \n   5'b01100 : begin\n     rx_20 = clk_13;\n   end\n   6'bx010x1 : begin\n     sig_6 = core_8;\n   end\n   default : begin \n     rx_13 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_2 ) == ( 5'b01100 ) |-> rx_20 == clk_13 ;endproperty \nproperty name: ( operation_code_2 ) == ( 6'bx010x1 ) |-> sig_6 == core_8 ;endproperty \nproperty name; ( ( operation_code_2 ) != 5'b01100 ) || ( operation_code_2 ) != 6'bx010x1 ) ) |-> rx_13 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_18 ) \n   7'h11 : begin\n     sig_19 = data_13;\n   end\n   default : begin \n     rx_4 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_18 ) == ( 7'h11 ) |-> sig_19 == data_13 ;endproperty \nproperty name; ( flag_control_18 ) != 7'h11 ) ) |-> rx_4 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   3'bx10 : begin\n     hw_7 = auth_2;\n   end\n   7'h66 : begin\n     rst_2 = cfg_2;\n   end\n   6'b0x110x : begin\n     tx_8 = tx_15;\n   end\n   6'h27 : begin\n     hw_11 = hw_2;\n   end\n   7'b1011xxx : begin\n     hw_3 = tx_12;\n   end\n   default : begin \n     data_17 = rx_18;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_12 ) == ( 3'bx10 ) |-> hw_7 == auth_2 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 7'h66 ) |-> rst_2 == cfg_2 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 6'b0x110x ) |-> tx_8 == tx_15 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 6'h27 ) |-> hw_11 == hw_2 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 7'b1011xxx ) |-> hw_3 == tx_12 ;endproperty \nproperty name; ( ( status_output_buffer_12 ) != 3'bx10 ) || ( ( status_output_buffer_12 ) != 7'h66 ) || ( ( status_output_buffer_12 ) != 6'b0x110x ) || ( ( status_output_buffer_12 ) != 6'h27 ) || ( status_output_buffer_12 ) != 7'b1011xxx ) ) |-> data_17 == rx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_1 ) \n   7'h5x : begin\n     rx_1 = rst_6;\n   end\n   7'h67 : begin\n     core_2 = tx_14;\n   end\n   default : begin \n     rx_17 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_1 ) == ( 7'h5x ) |-> rx_1 == rst_6 ;endproperty \nproperty name: ( data_buffer_status_1 ) == ( 7'h67 ) |-> core_2 == tx_14 ;endproperty \nproperty name; ( ( data_buffer_status_1 ) != 7'h5x ) || ( data_buffer_status_1 ) != 7'h67 ) ) |-> rx_17 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   7'b01101x0 : begin\n     fsm_20 = rst_16;\n   end\n   7'b0011101 : begin\n     clk_15 = rx_17;\n   end\n   7'bx101x00 : begin\n     rx_8 = reg_18;\n   end\n   7'b0xx101x : begin\n     chip_3 = sig_18;\n   end\n   default : begin \n     auth_11 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_6 ) == ( 7'b01101x0 ) |-> fsm_20 == rst_16 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 7'b0011101 ) |-> clk_15 == rx_17 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 7'bx101x00 ) |-> rx_8 == reg_18 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 7'b0xx101x ) |-> chip_3 == sig_18 ;endproperty \nproperty name; ( ( busy_signal_6 ) != 7'b01101x0 ) || ( ( busy_signal_6 ) != 7'b0011101 ) || ( ( busy_signal_6 ) != 7'bx101x00 ) || ( busy_signal_6 ) != 7'b0xx101x ) ) |-> auth_11 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_8 ) \n   5'b0011x : begin\n     auth_17 = reg_10;\n   end\n   default : begin \n     clk_1 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( control_output_8 ) == ( 5'b0011x ) |-> auth_17 == reg_10 ;endproperty \nproperty name; ( control_output_8 ) != 5'b0011x ) ) |-> clk_1 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_19 ) \n   7'bxx1x0xx : begin\n     chip_16 = fsm_13;\n   end\n   default : begin \n     clk_7 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( address_status_19 ) == ( 7'bxx1x0xx ) |-> chip_16 == fsm_13 ;endproperty \nproperty name; ( address_status_19 ) != 7'bxx1x0xx ) ) |-> clk_7 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_19 ) \n   7'b01x0110 : begin\n     chip_13 = cfg_6;\n   end\n   7'b01x000x : begin\n     rst_15 = chip_3;\n   end\n   7'b0011000 : begin\n     chip_17 = rx_11;\n   end\n   7'h21 : begin\n     core_1 = chip_20;\n   end\n   5'bx1x10 : begin\n     rst_3 = hw_18;\n   end\n   default : begin \n     hw_10 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_19 ) == ( 7'b01x0110 ) |-> chip_13 == cfg_6 ;endproperty \nproperty name: ( busy_signal_19 ) == ( 7'b01x000x ) |-> rst_15 == chip_3 ;endproperty \nproperty name: ( busy_signal_19 ) == ( 7'b0011000 ) |-> chip_17 == rx_11 ;endproperty \nproperty name: ( busy_signal_19 ) == ( 7'h21 ) |-> core_1 == chip_20 ;endproperty \nproperty name: ( busy_signal_19 ) == ( 5'bx1x10 ) |-> rst_3 == hw_18 ;endproperty \nproperty name; ( ( busy_signal_19 ) != 7'b01x0110 ) || ( ( busy_signal_19 ) != 7'b01x000x ) || ( ( busy_signal_19 ) != 7'b0011000 ) || ( ( busy_signal_19 ) != 7'h21 ) || ( busy_signal_19 ) != 5'bx1x10 ) ) |-> hw_10 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_13 ) \n   cfg_16 : begin\n     fsm_11 = reg_3;\n   end\n   7'bx00110x : begin\n     chip_20 = auth_18;\n   end\n   7'b1011111 : begin\n     hw_18 = sig_9;\n   end\n   6'b111010 : begin\n     tx_10 = cfg_15;\n   end\n   default : begin \n     chip_9 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( error_status_13 ) == ( cfg_16 ) |-> fsm_11 == reg_3 ;endproperty \nproperty name: ( error_status_13 ) == ( 7'bx00110x ) |-> chip_20 == auth_18 ;endproperty \nproperty name: ( error_status_13 ) == ( 7'b1011111 ) |-> hw_18 == sig_9 ;endproperty \nproperty name: ( error_status_13 ) == ( 6'b111010 ) |-> tx_10 == cfg_15 ;endproperty \nproperty name; ( ( error_status_13 ) != cfg_16 ) || ( ( error_status_13 ) != 7'bx00110x ) || ( ( error_status_13 ) != 7'b1011111 ) || ( error_status_13 ) != 6'b111010 ) ) |-> chip_9 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_6 ) \n   7'bx11xx01 : begin\n     fsm_11 = clk_9;\n   end\n   7'b01x0010 : begin\n     clk_4 = tx_4;\n   end\n   default : begin \n     fsm_7 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_6 ) == ( 7'bx11xx01 ) |-> fsm_11 == clk_9 ;endproperty \nproperty name: ( operation_status_6 ) == ( 7'b01x0010 ) |-> clk_4 == tx_4 ;endproperty \nproperty name; ( ( operation_status_6 ) != 7'bx11xx01 ) || ( operation_status_6 ) != 7'b01x0010 ) ) |-> fsm_7 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_17 ) \n   7'h48 : begin\n     cfg_15 = reg_14;\n   end\n   7'b1010x00 : begin\n     clk_19 = chip_20;\n   end\n   5'bxxxx0 : begin\n     sig_8 = data_16;\n   end\n   6'b1010xx : begin\n     rst_19 = core_9;\n   end\n   6'h1x : begin\n     fsm_18 = hw_3;\n   end\n   default : begin \n     tx_9 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_17 ) == ( 7'h48 ) |-> cfg_15 == reg_14 ;endproperty \nproperty name: ( input_ready_17 ) == ( 7'b1010x00 ) |-> clk_19 == chip_20 ;endproperty \nproperty name: ( input_ready_17 ) == ( 5'bxxxx0 ) |-> sig_8 == data_16 ;endproperty \nproperty name: ( input_ready_17 ) == ( 6'b1010xx ) |-> rst_19 == core_9 ;endproperty \nproperty name: ( input_ready_17 ) == ( 6'h1x ) |-> fsm_18 == hw_3 ;endproperty \nproperty name; ( ( input_ready_17 ) != 7'h48 ) || ( ( input_ready_17 ) != 7'b1010x00 ) || ( ( input_ready_17 ) != 5'bxxxx0 ) || ( ( input_ready_17 ) != 6'b1010xx ) || ( input_ready_17 ) != 6'h1x ) ) |-> tx_9 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_11 ) \n   5'h1b : begin\n     core_8 = hw_12;\n   end\n   7'bxxxxx0x : begin\n     err_15 = err_12;\n   end\n   cfg_16 : begin\n     sig_16 = auth_20;\n   end\n   default : begin \n     cfg_1 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_11 ) == ( 5'h1b ) |-> core_8 == hw_12 ;endproperty \nproperty name: ( control_flag_11 ) == ( 7'bxxxxx0x ) |-> err_15 == err_12 ;endproperty \nproperty name: ( control_flag_11 ) == ( cfg_16 ) |-> sig_16 == auth_20 ;endproperty \nproperty name; ( ( control_flag_11 ) != 5'h1b ) || ( ( control_flag_11 ) != 7'bxxxxx0x ) || ( control_flag_11 ) != cfg_16 ) ) |-> cfg_1 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   7'b0x00xxx : begin\n     sig_20 = clk_4;\n   end\n   default : begin \n     cfg_20 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_16 ) == ( 7'b0x00xxx ) |-> sig_20 == clk_4 ;endproperty \nproperty name; ( control_buffer_16 ) != 7'b0x00xxx ) ) |-> cfg_20 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_15 ) \n   7'bxxxx00x : begin\n     rx_17 = tx_3;\n   end\n   clk_1 : begin\n     hw_5 = fsm_19;\n   end\n   7'bx001xxx : begin\n     auth_11 = core_20;\n   end\n   7'bxxxxx00 : begin\n     err_12 = rst_19;\n   end\n   7'bx010x11 : begin\n     core_3 = tx_7;\n   end\n   default : begin \n     auth_1 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( input_data_15 ) == ( 7'bxxxx00x ) |-> rx_17 == tx_3 ;endproperty \nproperty name: ( input_data_15 ) == ( clk_1 ) |-> hw_5 == fsm_19 ;endproperty \nproperty name: ( input_data_15 ) == ( 7'bx001xxx ) |-> auth_11 == core_20 ;endproperty \nproperty name: ( input_data_15 ) == ( 7'bxxxxx00 ) |-> err_12 == rst_19 ;endproperty \nproperty name: ( input_data_15 ) == ( 7'bx010x11 ) |-> core_3 == tx_7 ;endproperty \nproperty name; ( ( input_data_15 ) != 7'bxxxx00x ) || ( ( input_data_15 ) != clk_1 ) || ( ( input_data_15 ) != 7'bx001xxx ) || ( ( input_data_15 ) != 7'bxxxxx00 ) || ( input_data_15 ) != 7'bx010x11 ) ) |-> auth_1 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_3 ) \n   7'b0xx1011 : begin\n     cfg_8 = core_8;\n   end\n   default : begin \n     clk_9 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_3 ) == ( 7'b0xx1011 ) |-> cfg_8 == core_8 ;endproperty \nproperty name; ( control_valid_3 ) != 7'b0xx1011 ) ) |-> clk_9 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_6 ) \n   7'b0xx10x0 : begin\n     sig_17 = auth_5;\n   end\n   7'bx00101x : begin\n     rx_14 = hw_1;\n   end\n   default : begin \n     core_1 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( enable_6 ) == ( 7'b0xx10x0 ) |-> sig_17 == auth_5 ;endproperty \nproperty name: ( enable_6 ) == ( 7'bx00101x ) |-> rx_14 == hw_1 ;endproperty \nproperty name; ( ( enable_6 ) != 7'b0xx10x0 ) || ( enable_6 ) != 7'bx00101x ) ) |-> core_1 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_2 ) \n   7'b010xx10 : begin\n     cfg_16 = cfg_18;\n   end\n   6'bx0xx10 : begin\n     sig_5 = tx_18;\n   end\n   7'bxxx0xx1 : begin\n     data_11 = chip_11;\n   end\n   7'bx1xxxxx : begin\n     cfg_7 = err_18;\n   end\n   default : begin \n     reg_20 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( control_register_2 ) == ( 7'b010xx10 ) |-> cfg_16 == cfg_18 ;endproperty \nproperty name: ( control_register_2 ) == ( 6'bx0xx10 ) |-> sig_5 == tx_18 ;endproperty \nproperty name: ( control_register_2 ) == ( 7'bxxx0xx1 ) |-> data_11 == chip_11 ;endproperty \nproperty name: ( control_register_2 ) == ( 7'bx1xxxxx ) |-> cfg_7 == err_18 ;endproperty \nproperty name; ( ( control_register_2 ) != 7'b010xx10 ) || ( ( control_register_2 ) != 6'bx0xx10 ) || ( ( control_register_2 ) != 7'bxxx0xx1 ) || ( control_register_2 ) != 7'bx1xxxxx ) ) |-> reg_20 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_17 ) \n   5'bx0x01 : begin\n     err_3 = cfg_19;\n   end\n   fsm_14 : begin\n     cfg_12 = err_3;\n   end\n   7'b01x0x0x : begin\n     rx_20 = rx_4;\n   end\n   7'bx00xx1x : begin\n     chip_15 = core_9;\n   end\n   7'b11xxx0x : begin\n     sig_1 = reg_4;\n   end\n   default : begin \n     reg_15 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( data_in_17 ) == ( 5'bx0x01 ) |-> err_3 == cfg_19 ;endproperty \nproperty name: ( data_in_17 ) == ( fsm_14 ) |-> cfg_12 == err_3 ;endproperty \nproperty name: ( data_in_17 ) == ( 7'b01x0x0x ) |-> rx_20 == rx_4 ;endproperty \nproperty name: ( data_in_17 ) == ( 7'bx00xx1x ) |-> chip_15 == core_9 ;endproperty \nproperty name: ( data_in_17 ) == ( 7'b11xxx0x ) |-> sig_1 == reg_4 ;endproperty \nproperty name; ( ( data_in_17 ) != 5'bx0x01 ) || ( ( data_in_17 ) != fsm_14 ) || ( ( data_in_17 ) != 7'b01x0x0x ) || ( ( data_in_17 ) != 7'bx00xx1x ) || ( data_in_17 ) != 7'b11xxx0x ) ) |-> reg_15 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_4 ) \n   7'bx01x000 : begin\n     data_17 = chip_14;\n   end\n   6'h10 : begin\n     cfg_6 = sig_14;\n   end\n   default : begin \n     rx_8 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( counter_4 ) == ( 7'bx01x000 ) |-> data_17 == chip_14 ;endproperty \nproperty name: ( counter_4 ) == ( 6'h10 ) |-> cfg_6 == sig_14 ;endproperty \nproperty name; ( ( counter_4 ) != 7'bx01x000 ) || ( counter_4 ) != 6'h10 ) ) |-> rx_8 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_15 ) \n   7'h23 : begin\n     cfg_5 = data_16;\n   end\n   6'bx0x11x : begin\n     reg_6 = cfg_7;\n   end\n   7'b1x10xxx : begin\n     rst_1 = core_16;\n   end\n   7'b01x0110 : begin\n     hw_15 = rx_12;\n   end\n   6'b0000x1 : begin\n     sig_17 = rx_18;\n   end\n   default : begin \n     tx_11 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( data_register_15 ) == ( 7'h23 ) |-> cfg_5 == data_16 ;endproperty \nproperty name: ( data_register_15 ) == ( 6'bx0x11x ) |-> reg_6 == cfg_7 ;endproperty \nproperty name: ( data_register_15 ) == ( 7'b1x10xxx ) |-> rst_1 == core_16 ;endproperty \nproperty name: ( data_register_15 ) == ( 7'b01x0110 ) |-> hw_15 == rx_12 ;endproperty \nproperty name: ( data_register_15 ) == ( 6'b0000x1 ) |-> sig_17 == rx_18 ;endproperty \nproperty name; ( ( data_register_15 ) != 7'h23 ) || ( ( data_register_15 ) != 6'bx0x11x ) || ( ( data_register_15 ) != 7'b1x10xxx ) || ( ( data_register_15 ) != 7'b01x0110 ) || ( data_register_15 ) != 6'b0000x1 ) ) |-> tx_11 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_6 ) \n   6'b001x11 : begin\n     chip_11 = fsm_19;\n   end\n   6'bxx1x0x : begin\n     sig_13 = reg_17;\n   end\n   7'b1100x11 : begin\n     auth_12 = reg_13;\n   end\n   3'h1 : begin\n     core_8 = hw_19;\n   end\n   default : begin \n     reg_20 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( output_data_6 ) == ( 6'b001x11 ) |-> chip_11 == fsm_19 ;endproperty \nproperty name: ( output_data_6 ) == ( 6'bxx1x0x ) |-> sig_13 == reg_17 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'b1100x11 ) |-> auth_12 == reg_13 ;endproperty \nproperty name: ( output_data_6 ) == ( 3'h1 ) |-> core_8 == hw_19 ;endproperty \nproperty name; ( ( output_data_6 ) != 6'b001x11 ) || ( ( output_data_6 ) != 6'bxx1x0x ) || ( ( output_data_6 ) != 7'b1100x11 ) || ( output_data_6 ) != 3'h1 ) ) |-> reg_20 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_7 ) \n   6'b0010xx : begin\n     tx_19 = hw_15;\n   end\n   6'h29 : begin\n     err_8 = auth_9;\n   end\n   4'b10xx : begin\n     err_2 = sig_1;\n   end\n   7'bx011110 : begin\n     reg_5 = reg_2;\n   end\n   default : begin \n     chip_17 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_7 ) == ( 6'b0010xx ) |-> tx_19 == hw_15 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 6'h29 ) |-> err_8 == auth_9 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 4'b10xx ) |-> err_2 == sig_1 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 7'bx011110 ) |-> reg_5 == reg_2 ;endproperty \nproperty name; ( ( control_register_status_status_7 ) != 6'b0010xx ) || ( ( control_register_status_status_7 ) != 6'h29 ) || ( ( control_register_status_status_7 ) != 4'b10xx ) || ( control_register_status_status_7 ) != 7'bx011110 ) ) |-> chip_17 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_12 ) \n   7'b10xx100 : begin\n     hw_10 = clk_4;\n   end\n   6'bxx0x0x : begin\n     sig_8 = data_7;\n   end\n   7'bxxx0xx1 : begin\n     cfg_1 = sig_8;\n   end\n   7'h10 : begin\n     reg_17 = fsm_14;\n   end\n   7'h54 : begin\n     core_7 = tx_10;\n   end\n   default : begin \n     hw_5 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( start_address_12 ) == ( 7'b10xx100 ) |-> hw_10 == clk_4 ;endproperty \nproperty name: ( start_address_12 ) == ( 6'bxx0x0x ) |-> sig_8 == data_7 ;endproperty \nproperty name: ( start_address_12 ) == ( 7'bxxx0xx1 ) |-> cfg_1 == sig_8 ;endproperty \nproperty name: ( start_address_12 ) == ( 7'h10 ) |-> reg_17 == fsm_14 ;endproperty \nproperty name: ( start_address_12 ) == ( 7'h54 ) |-> core_7 == tx_10 ;endproperty \nproperty name; ( ( start_address_12 ) != 7'b10xx100 ) || ( ( start_address_12 ) != 6'bxx0x0x ) || ( ( start_address_12 ) != 7'bxxx0xx1 ) || ( ( start_address_12 ) != 7'h10 ) || ( start_address_12 ) != 7'h54 ) ) |-> hw_5 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_17 ) \n   tx_17 : begin\n     data_19 = core_10;\n   end\n   7'b0101101 : begin\n     clk_11 = reg_3;\n   end\n   default : begin \n     hw_1 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( command_status_17 ) == ( tx_17 ) |-> data_19 == core_10 ;endproperty \nproperty name: ( command_status_17 ) == ( 7'b0101101 ) |-> clk_11 == reg_3 ;endproperty \nproperty name; ( ( command_status_17 ) != tx_17 ) || ( command_status_17 ) != 7'b0101101 ) ) |-> hw_1 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_15 ) \n   7'b1001x10 : begin\n     cfg_8 = err_11;\n   end\n   default : begin \n     tx_15 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( address_15 ) == ( 7'b1001x10 ) |-> cfg_8 == err_11 ;endproperty \nproperty name; ( address_15 ) != 7'b1001x10 ) ) |-> tx_15 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   7'b1xx0000 : begin\n     tx_2 = clk_11;\n   end\n   4'bx1xx : begin\n     sig_18 = tx_1;\n   end\n   default : begin \n     core_3 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 7'b1xx0000 ) |-> tx_2 == clk_11 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 4'bx1xx ) |-> sig_18 == tx_1 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 7'b1xx0000 ) || ( status_register_buffer_11 ) != 4'bx1xx ) ) |-> core_3 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_16 ) \n   7'bx1x1x11 : begin\n     hw_17 = data_5;\n   end\n   6'b0x010x : begin\n     tx_10 = sig_16;\n   end\n   default : begin \n     reg_16 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( read_data_16 ) == ( 7'bx1x1x11 ) |-> hw_17 == data_5 ;endproperty \nproperty name: ( read_data_16 ) == ( 6'b0x010x ) |-> tx_10 == sig_16 ;endproperty \nproperty name; ( ( read_data_16 ) != 7'bx1x1x11 ) || ( read_data_16 ) != 6'b0x010x ) ) |-> reg_16 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_4 ) \n   7'bxxxx1x0 : begin\n     hw_14 = auth_17;\n   end\n   5'bx1110 : begin\n     rst_3 = rx_6;\n   end\n   core_7 : begin\n     rx_11 = chip_20;\n   end\n   5'b11010 : begin\n     cfg_19 = sig_19;\n   end\n   default : begin \n     cfg_11 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_4 ) == ( 7'bxxxx1x0 ) |-> hw_14 == auth_17 ;endproperty \nproperty name: ( error_flag_4 ) == ( 5'bx1110 ) |-> rst_3 == rx_6 ;endproperty \nproperty name: ( error_flag_4 ) == ( core_7 ) |-> rx_11 == chip_20 ;endproperty \nproperty name: ( error_flag_4 ) == ( 5'b11010 ) |-> cfg_19 == sig_19 ;endproperty \nproperty name; ( ( error_flag_4 ) != 7'bxxxx1x0 ) || ( ( error_flag_4 ) != 5'bx1110 ) || ( ( error_flag_4 ) != core_7 ) || ( error_flag_4 ) != 5'b11010 ) ) |-> cfg_11 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   7'h19 : begin\n     fsm_15 = tx_3;\n   end\n   7'b1001011 : begin\n     clk_16 = clk_13;\n   end\n   default : begin \n     cfg_2 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_14 ) == ( 7'h19 ) |-> fsm_15 == tx_3 ;endproperty \nproperty name: ( data_register_status_14 ) == ( 7'b1001011 ) |-> clk_16 == clk_13 ;endproperty \nproperty name; ( ( data_register_status_14 ) != 7'h19 ) || ( data_register_status_14 ) != 7'b1001011 ) ) |-> cfg_2 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_16 ) \n   3'bxx0 : begin\n     auth_11 = rst_6;\n   end\n   4'bxx01 : begin\n     err_1 = clk_5;\n   end\n   6'bxxx0xx : begin\n     rx_8 = sig_17;\n   end\n   7'b111x11x : begin\n     data_16 = clk_5;\n   end\n   7'bx1xx0x0 : begin\n     rx_6 = fsm_2;\n   end\n   default : begin \n     data_3 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( control_output_16 ) == ( 3'bxx0 ) |-> auth_11 == rst_6 ;endproperty \nproperty name: ( control_output_16 ) == ( 4'bxx01 ) |-> err_1 == clk_5 ;endproperty \nproperty name: ( control_output_16 ) == ( 6'bxxx0xx ) |-> rx_8 == sig_17 ;endproperty \nproperty name: ( control_output_16 ) == ( 7'b111x11x ) |-> data_16 == clk_5 ;endproperty \nproperty name: ( control_output_16 ) == ( 7'bx1xx0x0 ) |-> rx_6 == fsm_2 ;endproperty \nproperty name; ( ( control_output_16 ) != 3'bxx0 ) || ( ( control_output_16 ) != 4'bxx01 ) || ( ( control_output_16 ) != 6'bxxx0xx ) || ( ( control_output_16 ) != 7'b111x11x ) || ( control_output_16 ) != 7'bx1xx0x0 ) ) |-> data_3 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_14 ) \n   5'b11101 : begin\n     cfg_18 = core_3;\n   end\n   3'bx01 : begin\n     sig_13 = data_4;\n   end\n   4'h4 : begin\n     hw_4 = err_5;\n   end\n   6'b10x010 : begin\n     core_11 = clk_4;\n   end\n   7'h1b : begin\n     cfg_4 = err_10;\n   end\n   default : begin \n     hw_14 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_14 ) == ( 5'b11101 ) |-> cfg_18 == core_3 ;endproperty \nproperty name: ( data_ready_14 ) == ( 3'bx01 ) |-> sig_13 == data_4 ;endproperty \nproperty name: ( data_ready_14 ) == ( 4'h4 ) |-> hw_4 == err_5 ;endproperty \nproperty name: ( data_ready_14 ) == ( 6'b10x010 ) |-> core_11 == clk_4 ;endproperty \nproperty name: ( data_ready_14 ) == ( 7'h1b ) |-> cfg_4 == err_10 ;endproperty \nproperty name; ( ( data_ready_14 ) != 5'b11101 ) || ( ( data_ready_14 ) != 3'bx01 ) || ( ( data_ready_14 ) != 4'h4 ) || ( ( data_ready_14 ) != 6'b10x010 ) || ( data_ready_14 ) != 7'h1b ) ) |-> hw_14 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_3 ) \n   5'b11xx1 : begin\n     core_12 = auth_7;\n   end\n   6'bx10110 : begin\n     tx_8 = reg_18;\n   end\n   7'b1011100 : begin\n     core_7 = clk_20;\n   end\n   6'b10x010 : begin\n     tx_5 = chip_15;\n   end\n   7'h13 : begin\n     err_20 = reg_3;\n   end\n   default : begin \n     clk_5 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_3 ) == ( 5'b11xx1 ) |-> core_12 == auth_7 ;endproperty \nproperty name: ( data_ready_3 ) == ( 6'bx10110 ) |-> tx_8 == reg_18 ;endproperty \nproperty name: ( data_ready_3 ) == ( 7'b1011100 ) |-> core_7 == clk_20 ;endproperty \nproperty name: ( data_ready_3 ) == ( 6'b10x010 ) |-> tx_5 == chip_15 ;endproperty \nproperty name: ( data_ready_3 ) == ( 7'h13 ) |-> err_20 == reg_3 ;endproperty \nproperty name; ( ( data_ready_3 ) != 5'b11xx1 ) || ( ( data_ready_3 ) != 6'bx10110 ) || ( ( data_ready_3 ) != 7'b1011100 ) || ( ( data_ready_3 ) != 6'b10x010 ) || ( data_ready_3 ) != 7'h13 ) ) |-> clk_5 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_8 ) \n   5'b01x0x : begin\n     fsm_6 = fsm_8;\n   end\n   5'b11001 : begin\n     auth_14 = auth_3;\n   end\n   5'bx1xx1 : begin\n     chip_18 = tx_3;\n   end\n   5'b0x100 : begin\n     sig_15 = hw_1;\n   end\n   5'b11x0x : begin\n     reg_10 = clk_15;\n   end\n   default : begin \n     sig_3 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_8 ) == ( 5'b01x0x ) |-> fsm_6 == fsm_8 ;endproperty \nproperty name: ( data_register_status_8 ) == ( 5'b11001 ) |-> auth_14 == auth_3 ;endproperty \nproperty name: ( data_register_status_8 ) == ( 5'bx1xx1 ) |-> chip_18 == tx_3 ;endproperty \nproperty name: ( data_register_status_8 ) == ( 5'b0x100 ) |-> sig_15 == hw_1 ;endproperty \nproperty name: ( data_register_status_8 ) == ( 5'b11x0x ) |-> reg_10 == clk_15 ;endproperty \nproperty name; ( ( data_register_status_8 ) != 5'b01x0x ) || ( ( data_register_status_8 ) != 5'b11001 ) || ( ( data_register_status_8 ) != 5'bx1xx1 ) || ( ( data_register_status_8 ) != 5'b0x100 ) || ( data_register_status_8 ) != 5'b11x0x ) ) |-> sig_3 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_15 ) \n   6'b11xx10 : begin\n     rst_8 = err_3;\n   end\n   5'h5 : begin\n     rx_13 = rx_14;\n   end\n   7'bx0111x1 : begin\n     hw_8 = rx_11;\n   end\n   default : begin \n     tx_20 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_15 ) == ( 6'b11xx10 ) |-> rst_8 == err_3 ;endproperty \nproperty name: ( error_flag_15 ) == ( 5'h5 ) |-> rx_13 == rx_14 ;endproperty \nproperty name: ( error_flag_15 ) == ( 7'bx0111x1 ) |-> hw_8 == rx_11 ;endproperty \nproperty name; ( ( error_flag_15 ) != 6'b11xx10 ) || ( ( error_flag_15 ) != 5'h5 ) || ( error_flag_15 ) != 7'bx0111x1 ) ) |-> tx_20 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_3 ) \n   7'b10x0x10 : begin\n     tx_5 = sig_18;\n   end\n   7'h1a : begin\n     cfg_3 = fsm_14;\n   end\n   default : begin \n     chip_12 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( enable_3 ) == ( 7'b10x0x10 ) |-> tx_5 == sig_18 ;endproperty \nproperty name: ( enable_3 ) == ( 7'h1a ) |-> cfg_3 == fsm_14 ;endproperty \nproperty name; ( ( enable_3 ) != 7'b10x0x10 ) || ( enable_3 ) != 7'h1a ) ) |-> chip_12 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_18 ) \n   7'bx1x10xx : begin\n     rst_16 = err_2;\n   end\n   default : begin \n     core_12 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_18 ) == ( 7'bx1x10xx ) |-> rst_16 == err_2 ;endproperty \nproperty name; ( read_enable_18 ) != 7'bx1x10xx ) ) |-> core_12 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   sig_10 : begin\n     data_11 = reg_11;\n   end\n   6'bx10x1x : begin\n     sig_2 = reg_6;\n   end\n   7'b00xxx11 : begin\n     clk_18 = auth_6;\n   end\n   default : begin \n     fsm_18 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_20 ) == ( sig_10 ) |-> data_11 == reg_11 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 6'bx10x1x ) |-> sig_2 == reg_6 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 7'b00xxx11 ) |-> clk_18 == auth_6 ;endproperty \nproperty name; ( ( control_flag_register_20 ) != sig_10 ) || ( ( control_flag_register_20 ) != 6'bx10x1x ) || ( control_flag_register_20 ) != 7'b00xxx11 ) ) |-> fsm_18 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_20 ) \n   6'h32 : begin\n     clk_17 = reg_5;\n   end\n   7'b0x01xxx : begin\n     cfg_9 = tx_10;\n   end\n   default : begin \n     rst_1 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_20 ) == ( 6'h32 ) |-> clk_17 == reg_5 ;endproperty \nproperty name: ( operation_code_20 ) == ( 7'b0x01xxx ) |-> cfg_9 == tx_10 ;endproperty \nproperty name; ( ( operation_code_20 ) != 6'h32 ) || ( operation_code_20 ) != 7'b0x01xxx ) ) |-> rst_1 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_5 ) \n   core_14 : begin\n     core_10 = err_4;\n   end\n   5'b0xxx0 : begin\n     chip_14 = rx_18;\n   end\n   default : begin \n     core_17 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( address_register_5 ) == ( core_14 ) |-> core_10 == err_4 ;endproperty \nproperty name: ( address_register_5 ) == ( 5'b0xxx0 ) |-> chip_14 == rx_18 ;endproperty \nproperty name; ( ( address_register_5 ) != core_14 ) || ( address_register_5 ) != 5'b0xxx0 ) ) |-> core_17 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_7 ) \n   7'b10100x1 : begin\n     auth_15 = sig_9;\n   end\n   default : begin \n     core_3 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( error_status_7 ) == ( 7'b10100x1 ) |-> auth_15 == sig_9 ;endproperty \nproperty name; ( error_status_7 ) != 7'b10100x1 ) ) |-> core_3 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_3 ) \n   5'b11110 : begin\n     cfg_19 = chip_6;\n   end\n   default : begin \n     tx_1 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( address_status_3 ) == ( 5'b11110 ) |-> cfg_19 == chip_6 ;endproperty \nproperty name; ( address_status_3 ) != 5'b11110 ) ) |-> tx_1 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_9 ) \n   7'b110x00x : begin\n     auth_16 = fsm_6;\n   end\n   7'b01100x1 : begin\n     core_5 = cfg_2;\n   end\n   7'h15 : begin\n     sig_9 = cfg_18;\n   end\n   5'b01x0x : begin\n     data_14 = rx_13;\n   end\n   default : begin \n     clk_11 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_9 ) == ( 7'b110x00x ) |-> auth_16 == fsm_6 ;endproperty \nproperty name: ( output_register_status_9 ) == ( 7'b01100x1 ) |-> core_5 == cfg_2 ;endproperty \nproperty name: ( output_register_status_9 ) == ( 7'h15 ) |-> sig_9 == cfg_18 ;endproperty \nproperty name: ( output_register_status_9 ) == ( 5'b01x0x ) |-> data_14 == rx_13 ;endproperty \nproperty name; ( ( output_register_status_9 ) != 7'b110x00x ) || ( ( output_register_status_9 ) != 7'b01100x1 ) || ( ( output_register_status_9 ) != 7'h15 ) || ( output_register_status_9 ) != 5'b01x0x ) ) |-> clk_11 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_14 ) \n   7'h69 : begin\n     auth_1 = cfg_15;\n   end\n   7'b0xx101x : begin\n     cfg_14 = rx_12;\n   end\n   7'b1x101x1 : begin\n     sig_5 = core_17;\n   end\n   default : begin \n     rst_16 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( output_control_14 ) == ( 7'h69 ) |-> auth_1 == cfg_15 ;endproperty \nproperty name: ( output_control_14 ) == ( 7'b0xx101x ) |-> cfg_14 == rx_12 ;endproperty \nproperty name: ( output_control_14 ) == ( 7'b1x101x1 ) |-> sig_5 == core_17 ;endproperty \nproperty name; ( ( output_control_14 ) != 7'h69 ) || ( ( output_control_14 ) != 7'b0xx101x ) || ( output_control_14 ) != 7'b1x101x1 ) ) |-> rst_16 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   7'b101xxx0 : begin\n     clk_20 = core_18;\n   end\n   sig_12 : begin\n     core_18 = fsm_13;\n   end\n   default : begin \n     data_9 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_12 ) == ( 7'b101xxx0 ) |-> clk_20 == core_18 ;endproperty \nproperty name: ( input_status_register_12 ) == ( sig_12 ) |-> core_18 == fsm_13 ;endproperty \nproperty name; ( ( input_status_register_12 ) != 7'b101xxx0 ) || ( input_status_register_12 ) != sig_12 ) ) |-> data_9 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_20 ) \n   7'b10xxx11 : begin\n     hw_18 = sig_16;\n   end\n   6'bx1x10x : begin\n     rst_15 = chip_1;\n   end\n   7'b0101001 : begin\n     hw_14 = chip_10;\n   end\n   default : begin \n     sig_5 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_20 ) == ( 7'b10xxx11 ) |-> hw_18 == sig_16 ;endproperty \nproperty name: ( operation_status_20 ) == ( 6'bx1x10x ) |-> rst_15 == chip_1 ;endproperty \nproperty name: ( operation_status_20 ) == ( 7'b0101001 ) |-> hw_14 == chip_10 ;endproperty \nproperty name; ( ( operation_status_20 ) != 7'b10xxx11 ) || ( ( operation_status_20 ) != 6'bx1x10x ) || ( operation_status_20 ) != 7'b0101001 ) ) |-> sig_5 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_10 ) \n   6'bx01x1x : begin\n     err_3 = auth_6;\n   end\n   4'bx101 : begin\n     err_11 = sig_7;\n   end\n   3'h6 : begin\n     rst_3 = sig_18;\n   end\n   6'b0xxx0x : begin\n     rst_9 = auth_2;\n   end\n   7'b1001001 : begin\n     rst_6 = rst_15;\n   end\n   default : begin \n     rst_15 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_10 ) == ( 6'bx01x1x ) |-> err_3 == auth_6 ;endproperty \nproperty name: ( busy_signal_10 ) == ( 4'bx101 ) |-> err_11 == sig_7 ;endproperty \nproperty name: ( busy_signal_10 ) == ( 3'h6 ) |-> rst_3 == sig_18 ;endproperty \nproperty name: ( busy_signal_10 ) == ( 6'b0xxx0x ) |-> rst_9 == auth_2 ;endproperty \nproperty name: ( busy_signal_10 ) == ( 7'b1001001 ) |-> rst_6 == rst_15 ;endproperty \nproperty name; ( ( busy_signal_10 ) != 6'bx01x1x ) || ( ( busy_signal_10 ) != 4'bx101 ) || ( ( busy_signal_10 ) != 3'h6 ) || ( ( busy_signal_10 ) != 6'b0xxx0x ) || ( busy_signal_10 ) != 7'b1001001 ) ) |-> rst_15 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_3 ) \n   7'b10xxxxx : begin\n     auth_15 = err_10;\n   end\n   7'h19 : begin\n     clk_5 = chip_16;\n   end\n   default : begin \n     clk_12 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( counter_3 ) == ( 7'b10xxxxx ) |-> auth_15 == err_10 ;endproperty \nproperty name: ( counter_3 ) == ( 7'h19 ) |-> clk_5 == chip_16 ;endproperty \nproperty name; ( ( counter_3 ) != 7'b10xxxxx ) || ( counter_3 ) != 7'h19 ) ) |-> clk_12 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_16 ) \n   7'b110x0x0 : begin\n     cfg_3 = data_16;\n   end\n   5'b10010 : begin\n     auth_16 = sig_8;\n   end\n   5'b1xx0x : begin\n     sig_8 = fsm_15;\n   end\n   6'b001x11 : begin\n     cfg_11 = hw_2;\n   end\n   5'b0xxx0 : begin\n     reg_15 = core_11;\n   end\n   default : begin \n     sig_9 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_16 ) == ( 7'b110x0x0 ) |-> cfg_3 == data_16 ;endproperty \nproperty name: ( output_buffer_16 ) == ( 5'b10010 ) |-> auth_16 == sig_8 ;endproperty \nproperty name: ( output_buffer_16 ) == ( 5'b1xx0x ) |-> sig_8 == fsm_15 ;endproperty \nproperty name: ( output_buffer_16 ) == ( 6'b001x11 ) |-> cfg_11 == hw_2 ;endproperty \nproperty name: ( output_buffer_16 ) == ( 5'b0xxx0 ) |-> reg_15 == core_11 ;endproperty \nproperty name; ( ( output_buffer_16 ) != 7'b110x0x0 ) || ( ( output_buffer_16 ) != 5'b10010 ) || ( ( output_buffer_16 ) != 5'b1xx0x ) || ( ( output_buffer_16 ) != 6'b001x11 ) || ( output_buffer_16 ) != 5'b0xxx0 ) ) |-> sig_9 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_15 ) \n   7'b10x0x1x : begin\n     auth_10 = rx_7;\n   end\n   7'b0101xxx : begin\n     fsm_11 = tx_18;\n   end\n   7'b1xx011x : begin\n     sig_17 = err_12;\n   end\n   default : begin \n     hw_8 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_15 ) == ( 7'b10x0x1x ) |-> auth_10 == rx_7 ;endproperty \nproperty name: ( acknowledge_signal_15 ) == ( 7'b0101xxx ) |-> fsm_11 == tx_18 ;endproperty \nproperty name: ( acknowledge_signal_15 ) == ( 7'b1xx011x ) |-> sig_17 == err_12 ;endproperty \nproperty name; ( ( acknowledge_signal_15 ) != 7'b10x0x1x ) || ( ( acknowledge_signal_15 ) != 7'b0101xxx ) || ( acknowledge_signal_15 ) != 7'b1xx011x ) ) |-> hw_8 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_6 ) \n   7'bx00x0x0 : begin\n     reg_14 = clk_17;\n   end\n   6'b0xxx00 : begin\n     clk_20 = hw_13;\n   end\n   3'bxx0 : begin\n     core_3 = auth_15;\n   end\n   default : begin \n     err_1 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_6 ) == ( 7'bx00x0x0 ) |-> reg_14 == clk_17 ;endproperty \nproperty name: ( interrupt_flag_6 ) == ( 6'b0xxx00 ) |-> clk_20 == hw_13 ;endproperty \nproperty name: ( interrupt_flag_6 ) == ( 3'bxx0 ) |-> core_3 == auth_15 ;endproperty \nproperty name; ( ( interrupt_flag_6 ) != 7'bx00x0x0 ) || ( ( interrupt_flag_6 ) != 6'b0xxx00 ) || ( interrupt_flag_6 ) != 3'bxx0 ) ) |-> err_1 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_12 ) \n   6'b1xxx10 : begin\n     reg_10 = cfg_14;\n   end\n   7'h33 : begin\n     auth_18 = reg_3;\n   end\n   7'bx01x0xx : begin\n     hw_18 = cfg_20;\n   end\n   cfg_12 : begin\n     hw_20 = auth_17;\n   end\n   default : begin \n     tx_5 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_12 ) == ( 6'b1xxx10 ) |-> reg_10 == cfg_14 ;endproperty \nproperty name: ( start_signal_12 ) == ( 7'h33 ) |-> auth_18 == reg_3 ;endproperty \nproperty name: ( start_signal_12 ) == ( 7'bx01x0xx ) |-> hw_18 == cfg_20 ;endproperty \nproperty name: ( start_signal_12 ) == ( cfg_12 ) |-> hw_20 == auth_17 ;endproperty \nproperty name; ( ( start_signal_12 ) != 6'b1xxx10 ) || ( ( start_signal_12 ) != 7'h33 ) || ( ( start_signal_12 ) != 7'bx01x0xx ) || ( start_signal_12 ) != cfg_12 ) ) |-> tx_5 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_9 ) \n   7'h7a : begin\n     core_15 = err_13;\n   end\n   7'b0x1xxxx : begin\n     data_20 = err_18;\n   end\n   7'b01x10x0 : begin\n     clk_19 = core_12;\n   end\n   6'b01xxx0 : begin\n     auth_15 = sig_19;\n   end\n   default : begin \n     clk_7 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_9 ) == ( 7'h7a ) |-> core_15 == err_13 ;endproperty \nproperty name: ( instruction_9 ) == ( 7'b0x1xxxx ) |-> data_20 == err_18 ;endproperty \nproperty name: ( instruction_9 ) == ( 7'b01x10x0 ) |-> clk_19 == core_12 ;endproperty \nproperty name: ( instruction_9 ) == ( 6'b01xxx0 ) |-> auth_15 == sig_19 ;endproperty \nproperty name; ( ( instruction_9 ) != 7'h7a ) || ( ( instruction_9 ) != 7'b0x1xxxx ) || ( ( instruction_9 ) != 7'b01x10x0 ) || ( instruction_9 ) != 6'b01xxx0 ) ) |-> clk_7 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_15 ) \n   7'h1e : begin\n     rst_1 = core_4;\n   end\n   6'bx0xx00 : begin\n     err_15 = chip_14;\n   end\n   reg_9 : begin\n     hw_19 = auth_4;\n   end\n   7'b1000000 : begin\n     chip_1 = rx_1;\n   end\n   default : begin \n     err_6 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( command_status_15 ) == ( 7'h1e ) |-> rst_1 == core_4 ;endproperty \nproperty name: ( command_status_15 ) == ( 6'bx0xx00 ) |-> err_15 == chip_14 ;endproperty \nproperty name: ( command_status_15 ) == ( reg_9 ) |-> hw_19 == auth_4 ;endproperty \nproperty name: ( command_status_15 ) == ( 7'b1000000 ) |-> chip_1 == rx_1 ;endproperty \nproperty name; ( ( command_status_15 ) != 7'h1e ) || ( ( command_status_15 ) != 6'bx0xx00 ) || ( ( command_status_15 ) != reg_9 ) || ( command_status_15 ) != 7'b1000000 ) ) |-> err_6 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_20 ) \n   5'h19 : begin\n     rx_9 = rst_4;\n   end\n   default : begin \n     err_3 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_20 ) == ( 5'h19 ) |-> rx_9 == rst_4 ;endproperty \nproperty name; ( interrupt_flag_20 ) != 5'h19 ) ) |-> err_3 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_10 ) \n   7'b0111x0x : begin\n     rst_11 = hw_11;\n   end\n   default : begin \n     hw_9 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_10 ) == ( 7'b0111x0x ) |-> rst_11 == hw_11 ;endproperty \nproperty name; ( acknowledge_signal_10 ) != 7'b0111x0x ) ) |-> hw_9 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   6'h15 : begin\n     reg_16 = hw_18;\n   end\n   6'b0xxx0x : begin\n     rst_3 = err_6;\n   end\n   default : begin \n     core_7 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_5 ) == ( 6'h15 ) |-> reg_16 == hw_18 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 6'b0xxx0x ) |-> rst_3 == err_6 ;endproperty \nproperty name; ( ( acknowledge_5 ) != 6'h15 ) || ( acknowledge_5 ) != 6'b0xxx0x ) ) |-> core_7 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   5'b0010x : begin\n     cfg_16 = sig_19;\n   end\n   6'h8 : begin\n     reg_15 = tx_7;\n   end\n   6'h25 : begin\n     tx_4 = tx_12;\n   end\n   7'b1100x01 : begin\n     rx_11 = fsm_10;\n   end\n   default : begin \n     fsm_12 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_12 ) == ( 5'b0010x ) |-> cfg_16 == sig_19 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 6'h8 ) |-> reg_15 == tx_7 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 6'h25 ) |-> tx_4 == tx_12 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 7'b1100x01 ) |-> rx_11 == fsm_10 ;endproperty \nproperty name; ( ( status_output_buffer_12 ) != 5'b0010x ) || ( ( status_output_buffer_12 ) != 6'h8 ) || ( ( status_output_buffer_12 ) != 6'h25 ) || ( status_output_buffer_12 ) != 7'b1100x01 ) ) |-> fsm_12 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_19 ) \n   5'bxx1xx : begin\n     data_10 = rst_5;\n   end\n   7'b1xxx0x0 : begin\n     rx_1 = core_17;\n   end\n   6'b00xxx0 : begin\n     core_20 = rst_1;\n   end\n   5'h6 : begin\n     clk_18 = data_15;\n   end\n   5'b1x010 : begin\n     data_15 = clk_7;\n   end\n   default : begin \n     chip_14 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( output_status_19 ) == ( 5'bxx1xx ) |-> data_10 == rst_5 ;endproperty \nproperty name: ( output_status_19 ) == ( 7'b1xxx0x0 ) |-> rx_1 == core_17 ;endproperty \nproperty name: ( output_status_19 ) == ( 6'b00xxx0 ) |-> core_20 == rst_1 ;endproperty \nproperty name: ( output_status_19 ) == ( 5'h6 ) |-> clk_18 == data_15 ;endproperty \nproperty name: ( output_status_19 ) == ( 5'b1x010 ) |-> data_15 == clk_7 ;endproperty \nproperty name; ( ( output_status_19 ) != 5'bxx1xx ) || ( ( output_status_19 ) != 7'b1xxx0x0 ) || ( ( output_status_19 ) != 6'b00xxx0 ) || ( ( output_status_19 ) != 5'h6 ) || ( output_status_19 ) != 5'b1x010 ) ) |-> chip_14 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   7'h40 : begin\n     rst_2 = sig_18;\n   end\n   7'b1010111 : begin\n     chip_11 = core_6;\n   end\n   6'bx1011x : begin\n     chip_4 = sig_8;\n   end\n   err_4 : begin\n     fsm_17 = sig_10;\n   end\n   5'b100xx : begin\n     core_13 = reg_14;\n   end\n   default : begin \n     auth_4 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_10 ) == ( 7'h40 ) |-> rst_2 == sig_18 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 7'b1010111 ) |-> chip_11 == core_6 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 6'bx1011x ) |-> chip_4 == sig_8 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( err_4 ) |-> fsm_17 == sig_10 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 5'b100xx ) |-> core_13 == reg_14 ;endproperty \nproperty name; ( ( data_status_register_status_10 ) != 7'h40 ) || ( ( data_status_register_status_10 ) != 7'b1010111 ) || ( ( data_status_register_status_10 ) != 6'bx1011x ) || ( ( data_status_register_status_10 ) != err_4 ) || ( data_status_register_status_10 ) != 5'b100xx ) ) |-> auth_4 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_14 ) \n   5'b11100 : begin\n     auth_18 = hw_12;\n   end\n   7'b0x1xx0x : begin\n     core_20 = auth_19;\n   end\n   7'bxx0xxxx : begin\n     err_11 = core_3;\n   end\n   5'b00xx0 : begin\n     err_18 = reg_20;\n   end\n   default : begin \n     auth_19 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( address_14 ) == ( 5'b11100 ) |-> auth_18 == hw_12 ;endproperty \nproperty name: ( address_14 ) == ( 7'b0x1xx0x ) |-> core_20 == auth_19 ;endproperty \nproperty name: ( address_14 ) == ( 7'bxx0xxxx ) |-> err_11 == core_3 ;endproperty \nproperty name: ( address_14 ) == ( 5'b00xx0 ) |-> err_18 == reg_20 ;endproperty \nproperty name; ( ( address_14 ) != 5'b11100 ) || ( ( address_14 ) != 7'b0x1xx0x ) || ( ( address_14 ) != 7'bxx0xxxx ) || ( address_14 ) != 5'b00xx0 ) ) |-> auth_19 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_5 ) \n   7'h55 : begin\n     cfg_8 = tx_3;\n   end\n   4'b00x0 : begin\n     hw_1 = rx_18;\n   end\n   7'bxx11x00 : begin\n     sig_1 = sig_9;\n   end\n   7'b0011xxx : begin\n     reg_13 = cfg_10;\n   end\n   7'bx0011xx : begin\n     core_1 = core_11;\n   end\n   default : begin \n     hw_7 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_5 ) == ( 7'h55 ) |-> cfg_8 == tx_3 ;endproperty \nproperty name: ( data_buffer_5 ) == ( 4'b00x0 ) |-> hw_1 == rx_18 ;endproperty \nproperty name: ( data_buffer_5 ) == ( 7'bxx11x00 ) |-> sig_1 == sig_9 ;endproperty \nproperty name: ( data_buffer_5 ) == ( 7'b0011xxx ) |-> reg_13 == cfg_10 ;endproperty \nproperty name: ( data_buffer_5 ) == ( 7'bx0011xx ) |-> core_1 == core_11 ;endproperty \nproperty name; ( ( data_buffer_5 ) != 7'h55 ) || ( ( data_buffer_5 ) != 4'b00x0 ) || ( ( data_buffer_5 ) != 7'bxx11x00 ) || ( ( data_buffer_5 ) != 7'b0011xxx ) || ( data_buffer_5 ) != 7'bx0011xx ) ) |-> hw_7 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_10 ) \n   reg_18 : begin\n     data_10 = sig_19;\n   end\n   7'b101101x : begin\n     sig_5 = chip_7;\n   end\n   default : begin \n     clk_15 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( data_out_10 ) == ( reg_18 ) |-> data_10 == sig_19 ;endproperty \nproperty name: ( data_out_10 ) == ( 7'b101101x ) |-> sig_5 == chip_7 ;endproperty \nproperty name; ( ( data_out_10 ) != reg_18 ) || ( data_out_10 ) != 7'b101101x ) ) |-> clk_15 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_2 ) \n   6'bxxx010 : begin\n     reg_17 = fsm_9;\n   end\n   3'h6 : begin\n     auth_11 = err_11;\n   end\n   7'h21 : begin\n     sig_13 = rx_6;\n   end\n   3'h4 : begin\n     hw_19 = rst_7;\n   end\n   default : begin \n     data_9 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( start_address_2 ) == ( 6'bxxx010 ) |-> reg_17 == fsm_9 ;endproperty \nproperty name: ( start_address_2 ) == ( 3'h6 ) |-> auth_11 == err_11 ;endproperty \nproperty name: ( start_address_2 ) == ( 7'h21 ) |-> sig_13 == rx_6 ;endproperty \nproperty name: ( start_address_2 ) == ( 3'h4 ) |-> hw_19 == rst_7 ;endproperty \nproperty name; ( ( start_address_2 ) != 6'bxxx010 ) || ( ( start_address_2 ) != 3'h6 ) || ( ( start_address_2 ) != 7'h21 ) || ( start_address_2 ) != 3'h4 ) ) |-> data_9 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_16 ) \n   6'bx1xx0x : begin\n     tx_2 = clk_20;\n   end\n   7'bx10x0xx : begin\n     hw_3 = tx_4;\n   end\n   7'h2 : begin\n     chip_16 = core_20;\n   end\n   7'bx0xx001 : begin\n     fsm_19 = data_17;\n   end\n   6'b0101x1 : begin\n     fsm_10 = clk_6;\n   end\n   default : begin \n     reg_18 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_16 ) == ( 6'bx1xx0x ) |-> tx_2 == clk_20 ;endproperty \nproperty name: ( control_flag_register_16 ) == ( 7'bx10x0xx ) |-> hw_3 == tx_4 ;endproperty \nproperty name: ( control_flag_register_16 ) == ( 7'h2 ) |-> chip_16 == core_20 ;endproperty \nproperty name: ( control_flag_register_16 ) == ( 7'bx0xx001 ) |-> fsm_19 == data_17 ;endproperty \nproperty name: ( control_flag_register_16 ) == ( 6'b0101x1 ) |-> fsm_10 == clk_6 ;endproperty \nproperty name; ( ( control_flag_register_16 ) != 6'bx1xx0x ) || ( ( control_flag_register_16 ) != 7'bx10x0xx ) || ( ( control_flag_register_16 ) != 7'h2 ) || ( ( control_flag_register_16 ) != 7'bx0xx001 ) || ( control_flag_register_16 ) != 6'b0101x1 ) ) |-> reg_18 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_14 ) \n   4'bxx11 : begin\n     chip_17 = core_6;\n   end\n   7'bx011110 : begin\n     auth_10 = err_11;\n   end\n   7'b010xx10 : begin\n     auth_6 = data_6;\n   end\n   default : begin \n     hw_15 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_14 ) == ( 4'bxx11 ) |-> chip_17 == core_6 ;endproperty \nproperty name: ( control_input_status_14 ) == ( 7'bx011110 ) |-> auth_10 == err_11 ;endproperty \nproperty name: ( control_input_status_14 ) == ( 7'b010xx10 ) |-> auth_6 == data_6 ;endproperty \nproperty name; ( ( control_input_status_14 ) != 4'bxx11 ) || ( ( control_input_status_14 ) != 7'bx011110 ) || ( control_input_status_14 ) != 7'b010xx10 ) ) |-> hw_15 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_18 ) \n   6'h2b : begin\n     chip_9 = rst_5;\n   end\n   default : begin \n     clk_5 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_18 ) == ( 6'h2b ) |-> chip_9 == rst_5 ;endproperty \nproperty name; ( write_complete_18 ) != 6'h2b ) ) |-> clk_5 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   7'h20 : begin\n     auth_17 = fsm_14;\n   end\n   7'b00111x0 : begin\n     fsm_3 = chip_2;\n   end\n   default : begin \n     rx_19 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_20 ) == ( 7'h20 ) |-> auth_17 == fsm_14 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 7'b00111x0 ) |-> fsm_3 == chip_2 ;endproperty \nproperty name; ( ( interrupt_request_20 ) != 7'h20 ) || ( interrupt_request_20 ) != 7'b00111x0 ) ) |-> rx_19 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_8 ) \n   6'bxx0100 : begin\n     core_16 = err_20;\n   end\n   default : begin \n     rx_2 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_8 ) == ( 6'bxx0100 ) |-> core_16 == err_20 ;endproperty \nproperty name; ( control_register_status_8 ) != 6'bxx0100 ) ) |-> rx_2 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   7'h5x : begin\n     hw_5 = data_11;\n   end\n   default : begin \n     rst_20 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_2 ) == ( 7'h5x ) |-> hw_5 == data_11 ;endproperty \nproperty name; ( data_control_status_2 ) != 7'h5x ) ) |-> rst_20 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_4 ) \n   6'bx0xx00 : begin\n     rx_19 = data_15;\n   end\n   7'b01x0xx1 : begin\n     auth_5 = hw_2;\n   end\n   3'h1 : begin\n     clk_11 = tx_14;\n   end\n   default : begin \n     data_14 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_4 ) == ( 6'bx0xx00 ) |-> rx_19 == data_15 ;endproperty \nproperty name: ( control_valid_4 ) == ( 7'b01x0xx1 ) |-> auth_5 == hw_2 ;endproperty \nproperty name: ( control_valid_4 ) == ( 3'h1 ) |-> clk_11 == tx_14 ;endproperty \nproperty name; ( ( control_valid_4 ) != 6'bx0xx00 ) || ( ( control_valid_4 ) != 7'b01x0xx1 ) || ( control_valid_4 ) != 3'h1 ) ) |-> data_14 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_6 ) \n   6'h37 : begin\n     rx_5 = clk_1;\n   end\n   3'bxx1 : begin\n     chip_8 = err_14;\n   end\n   6'b1x1xx0 : begin\n     rst_9 = err_13;\n   end\n   6'b0000x1 : begin\n     hw_4 = cfg_7;\n   end\n   default : begin \n     err_10 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_6 ) == ( 6'h37 ) |-> rx_5 == clk_1 ;endproperty \nproperty name: ( instruction_6 ) == ( 3'bxx1 ) |-> chip_8 == err_14 ;endproperty \nproperty name: ( instruction_6 ) == ( 6'b1x1xx0 ) |-> rst_9 == err_13 ;endproperty \nproperty name: ( instruction_6 ) == ( 6'b0000x1 ) |-> hw_4 == cfg_7 ;endproperty \nproperty name; ( ( instruction_6 ) != 6'h37 ) || ( ( instruction_6 ) != 3'bxx1 ) || ( ( instruction_6 ) != 6'b1x1xx0 ) || ( instruction_6 ) != 6'b0000x1 ) ) |-> err_10 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_17 ) \n   3'b110 : begin\n     rx_6 = data_7;\n   end\n   default : begin \n     tx_1 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_17 ) == ( 3'b110 ) |-> rx_6 == data_7 ;endproperty \nproperty name; ( flag_control_status_17 ) != 3'b110 ) ) |-> tx_1 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_9 ) \n   tx_17 : begin\n     rx_9 = chip_11;\n   end\n   fsm_5 : begin\n     rx_19 = hw_6;\n   end\n   default : begin \n     clk_13 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_9 ) == ( tx_17 ) |-> rx_9 == chip_11 ;endproperty \nproperty name: ( flag_control_9 ) == ( fsm_5 ) |-> rx_19 == hw_6 ;endproperty \nproperty name; ( ( flag_control_9 ) != tx_17 ) || ( flag_control_9 ) != fsm_5 ) ) |-> clk_13 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_18 ) \n   6'h19 : begin\n     tx_2 = rst_2;\n   end\n   3'bxx1 : begin\n     auth_6 = cfg_12;\n   end\n   5'b01010 : begin\n     cfg_19 = rx_2;\n   end\n   4'b0101 : begin\n     sig_8 = chip_5;\n   end\n   default : begin \n     rst_7 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( control_input_18 ) == ( 6'h19 ) |-> tx_2 == rst_2 ;endproperty \nproperty name: ( control_input_18 ) == ( 3'bxx1 ) |-> auth_6 == cfg_12 ;endproperty \nproperty name: ( control_input_18 ) == ( 5'b01010 ) |-> cfg_19 == rx_2 ;endproperty \nproperty name: ( control_input_18 ) == ( 4'b0101 ) |-> sig_8 == chip_5 ;endproperty \nproperty name; ( ( control_input_18 ) != 6'h19 ) || ( ( control_input_18 ) != 3'bxx1 ) || ( ( control_input_18 ) != 5'b01010 ) || ( control_input_18 ) != 4'b0101 ) ) |-> rst_7 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_20 ) \n   6'bxx1xx1 : begin\n     cfg_17 = reg_2;\n   end\n   7'b0110101 : begin\n     data_12 = sig_20;\n   end\n   7'bx0x1x0x : begin\n     auth_17 = chip_15;\n   end\n   7'bxxxxxx0 : begin\n     auth_19 = auth_2;\n   end\n   default : begin \n     fsm_18 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( output_register_20 ) == ( 6'bxx1xx1 ) |-> cfg_17 == reg_2 ;endproperty \nproperty name: ( output_register_20 ) == ( 7'b0110101 ) |-> data_12 == sig_20 ;endproperty \nproperty name: ( output_register_20 ) == ( 7'bx0x1x0x ) |-> auth_17 == chip_15 ;endproperty \nproperty name: ( output_register_20 ) == ( 7'bxxxxxx0 ) |-> auth_19 == auth_2 ;endproperty \nproperty name; ( ( output_register_20 ) != 6'bxx1xx1 ) || ( ( output_register_20 ) != 7'b0110101 ) || ( ( output_register_20 ) != 7'bx0x1x0x ) || ( output_register_20 ) != 7'bxxxxxx0 ) ) |-> fsm_18 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_2 ) \n   6'bxxxx0x : begin\n     clk_18 = rx_13;\n   end\n   4'b0x10 : begin\n     hw_12 = reg_3;\n   end\n   5'b0xx00 : begin\n     sig_1 = data_2;\n   end\n   5'bx1101 : begin\n     reg_8 = rst_12;\n   end\n   7'h29 : begin\n     fsm_6 = chip_9;\n   end\n   default : begin \n     data_19 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( data_control_2 ) == ( 6'bxxxx0x ) |-> clk_18 == rx_13 ;endproperty \nproperty name: ( data_control_2 ) == ( 4'b0x10 ) |-> hw_12 == reg_3 ;endproperty \nproperty name: ( data_control_2 ) == ( 5'b0xx00 ) |-> sig_1 == data_2 ;endproperty \nproperty name: ( data_control_2 ) == ( 5'bx1101 ) |-> reg_8 == rst_12 ;endproperty \nproperty name: ( data_control_2 ) == ( 7'h29 ) |-> fsm_6 == chip_9 ;endproperty \nproperty name; ( ( data_control_2 ) != 6'bxxxx0x ) || ( ( data_control_2 ) != 4'b0x10 ) || ( ( data_control_2 ) != 5'b0xx00 ) || ( ( data_control_2 ) != 5'bx1101 ) || ( data_control_2 ) != 7'h29 ) ) |-> data_19 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_13 ) \n   6'b1xxx10 : begin\n     rst_2 = rst_19;\n   end\n   default : begin \n     err_13 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( command_word_13 ) == ( 6'b1xxx10 ) |-> rst_2 == rst_19 ;endproperty \nproperty name; ( command_word_13 ) != 6'b1xxx10 ) ) |-> err_13 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_3 ) \n   6'b00100x : begin\n     tx_15 = auth_3;\n   end\n   default : begin \n     fsm_18 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_3 ) == ( 6'b00100x ) |-> tx_15 == auth_3 ;endproperty \nproperty name; ( status_register_3 ) != 6'b00100x ) ) |-> fsm_18 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_19 ) \n   7'b00x110x : begin\n     tx_9 = err_10;\n   end\n   6'b10100x : begin\n     data_1 = reg_9;\n   end\n   5'b01110 : begin\n     tx_14 = core_5;\n   end\n   7'b10x01xx : begin\n     auth_14 = chip_1;\n   end\n   core_20 : begin\n     reg_15 = sig_11;\n   end\n   default : begin \n     auth_4 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( status_output_19 ) == ( 7'b00x110x ) |-> tx_9 == err_10 ;endproperty \nproperty name: ( status_output_19 ) == ( 6'b10100x ) |-> data_1 == reg_9 ;endproperty \nproperty name: ( status_output_19 ) == ( 5'b01110 ) |-> tx_14 == core_5 ;endproperty \nproperty name: ( status_output_19 ) == ( 7'b10x01xx ) |-> auth_14 == chip_1 ;endproperty \nproperty name: ( status_output_19 ) == ( core_20 ) |-> reg_15 == sig_11 ;endproperty \nproperty name; ( ( status_output_19 ) != 7'b00x110x ) || ( ( status_output_19 ) != 6'b10100x ) || ( ( status_output_19 ) != 5'b01110 ) || ( ( status_output_19 ) != 7'b10x01xx ) || ( status_output_19 ) != core_20 ) ) |-> auth_4 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_5 ) \n   7'bx010xx0 : begin\n     rst_4 = reg_1;\n   end\n   7'b11xx101 : begin\n     rx_4 = rst_20;\n   end\n   7'b0xxx010 : begin\n     rst_6 = auth_17;\n   end\n   7'h4e : begin\n     sig_4 = reg_3;\n   end\n   default : begin \n     core_18 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_5 ) == ( 7'bx010xx0 ) |-> rst_4 == reg_1 ;endproperty \nproperty name: ( data_control_status_5 ) == ( 7'b11xx101 ) |-> rx_4 == rst_20 ;endproperty \nproperty name: ( data_control_status_5 ) == ( 7'b0xxx010 ) |-> rst_6 == auth_17 ;endproperty \nproperty name: ( data_control_status_5 ) == ( 7'h4e ) |-> sig_4 == reg_3 ;endproperty \nproperty name; ( ( data_control_status_5 ) != 7'bx010xx0 ) || ( ( data_control_status_5 ) != 7'b11xx101 ) || ( ( data_control_status_5 ) != 7'b0xxx010 ) || ( data_control_status_5 ) != 7'h4e ) ) |-> core_18 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_13 ) \n   7'hc : begin\n     data_2 = reg_2;\n   end\n   6'bxx0xx0 : begin\n     clk_5 = reg_17;\n   end\n   7'b00000x0 : begin\n     chip_8 = cfg_13;\n   end\n   default : begin \n     tx_3 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_13 ) == ( 7'hc ) |-> data_2 == reg_2 ;endproperty \nproperty name: ( instruction_register_13 ) == ( 6'bxx0xx0 ) |-> clk_5 == reg_17 ;endproperty \nproperty name: ( instruction_register_13 ) == ( 7'b00000x0 ) |-> chip_8 == cfg_13 ;endproperty \nproperty name; ( ( instruction_register_13 ) != 7'hc ) || ( ( instruction_register_13 ) != 6'bxx0xx0 ) || ( instruction_register_13 ) != 7'b00000x0 ) ) |-> tx_3 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_10 ) \n   4'b01xx : begin\n     rx_3 = err_1;\n   end\n   7'b1x1x0xx : begin\n     fsm_7 = chip_13;\n   end\n   default : begin \n     auth_11 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_10 ) == ( 4'b01xx ) |-> rx_3 == err_1 ;endproperty \nproperty name: ( instruction_buffer_10 ) == ( 7'b1x1x0xx ) |-> fsm_7 == chip_13 ;endproperty \nproperty name; ( ( instruction_buffer_10 ) != 4'b01xx ) || ( instruction_buffer_10 ) != 7'b1x1x0xx ) ) |-> auth_11 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_6 ) \n   7'bx0xxx0x : begin\n     clk_8 = auth_2;\n   end\n   7'b10xxxxx : begin\n     reg_5 = sig_6;\n   end\n   6'b110x0x : begin\n     fsm_20 = core_10;\n   end\n   default : begin \n     err_7 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( status_output_6 ) == ( 7'bx0xxx0x ) |-> clk_8 == auth_2 ;endproperty \nproperty name: ( status_output_6 ) == ( 7'b10xxxxx ) |-> reg_5 == sig_6 ;endproperty \nproperty name: ( status_output_6 ) == ( 6'b110x0x ) |-> fsm_20 == core_10 ;endproperty \nproperty name; ( ( status_output_6 ) != 7'bx0xxx0x ) || ( ( status_output_6 ) != 7'b10xxxxx ) || ( status_output_6 ) != 6'b110x0x ) ) |-> err_7 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   6'hb : begin\n     tx_9 = fsm_12;\n   end\n   7'h38 : begin\n     cfg_6 = err_16;\n   end\n   6'b000x11 : begin\n     chip_4 = hw_2;\n   end\n   7'h4 : begin\n     chip_15 = hw_17;\n   end\n   7'b1x1x0xx : begin\n     clk_17 = err_2;\n   end\n   default : begin \n     hw_14 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_12 ) == ( 6'hb ) |-> tx_9 == fsm_12 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 7'h38 ) |-> cfg_6 == err_16 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 6'b000x11 ) |-> chip_4 == hw_2 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 7'h4 ) |-> chip_15 == hw_17 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 7'b1x1x0xx ) |-> clk_17 == err_2 ;endproperty \nproperty name; ( ( status_output_buffer_12 ) != 6'hb ) || ( ( status_output_buffer_12 ) != 7'h38 ) || ( ( status_output_buffer_12 ) != 6'b000x11 ) || ( ( status_output_buffer_12 ) != 7'h4 ) || ( status_output_buffer_12 ) != 7'b1x1x0xx ) ) |-> hw_14 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   7'ha : begin\n     err_16 = rst_17;\n   end\n   6'b00x101 : begin\n     rx_8 = data_16;\n   end\n   4'b11x1 : begin\n     reg_15 = rx_18;\n   end\n   6'b1010xx : begin\n     reg_13 = rst_6;\n   end\n   default : begin \n     core_2 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_6 ) == ( 7'ha ) |-> err_16 == rst_17 ;endproperty \nproperty name: ( control_register_status_6 ) == ( 6'b00x101 ) |-> rx_8 == data_16 ;endproperty \nproperty name: ( control_register_status_6 ) == ( 4'b11x1 ) |-> reg_15 == rx_18 ;endproperty \nproperty name: ( control_register_status_6 ) == ( 6'b1010xx ) |-> reg_13 == rst_6 ;endproperty \nproperty name; ( ( control_register_status_6 ) != 7'ha ) || ( ( control_register_status_6 ) != 6'b00x101 ) || ( ( control_register_status_6 ) != 4'b11x1 ) || ( control_register_status_6 ) != 6'b1010xx ) ) |-> core_2 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   7'b1101xx0 : begin\n     auth_7 = chip_10;\n   end\n   6'bx01011 : begin\n     core_15 = rst_10;\n   end\n   7'bx0x0x0x : begin\n     tx_18 = hw_1;\n   end\n   5'h0 : begin\n     sig_5 = core_17;\n   end\n   6'h7 : begin\n     rst_14 = reg_6;\n   end\n   default : begin \n     core_3 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_8 ) == ( 7'b1101xx0 ) |-> auth_7 == chip_10 ;endproperty \nproperty name: ( busy_signal_8 ) == ( 6'bx01011 ) |-> core_15 == rst_10 ;endproperty \nproperty name: ( busy_signal_8 ) == ( 7'bx0x0x0x ) |-> tx_18 == hw_1 ;endproperty \nproperty name: ( busy_signal_8 ) == ( 5'h0 ) |-> sig_5 == core_17 ;endproperty \nproperty name: ( busy_signal_8 ) == ( 6'h7 ) |-> rst_14 == reg_6 ;endproperty \nproperty name; ( ( busy_signal_8 ) != 7'b1101xx0 ) || ( ( busy_signal_8 ) != 6'bx01011 ) || ( ( busy_signal_8 ) != 7'bx0x0x0x ) || ( ( busy_signal_8 ) != 5'h0 ) || ( busy_signal_8 ) != 6'h7 ) ) |-> core_3 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_9 ) \n   5'h1 : begin\n     data_2 = reg_17;\n   end\n   7'b0011xxx : begin\n     rx_9 = rx_9;\n   end\n   default : begin \n     sig_17 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_9 ) == ( 5'h1 ) |-> data_2 == reg_17 ;endproperty \nproperty name: ( start_bit_9 ) == ( 7'b0011xxx ) |-> rx_9 == rx_9 ;endproperty \nproperty name; ( ( start_bit_9 ) != 5'h1 ) || ( start_bit_9 ) != 7'b0011xxx ) ) |-> sig_17 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   6'b1111xx : begin\n     tx_9 = core_14;\n   end\n   6'bxx0xx1 : begin\n     cfg_15 = rst_13;\n   end\n   5'h1d : begin\n     chip_5 = chip_8;\n   end\n   7'h2f : begin\n     cfg_19 = rst_11;\n   end\n   7'bx00110x : begin\n     reg_7 = rx_17;\n   end\n   default : begin \n     core_11 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_2 ) == ( 6'b1111xx ) |-> tx_9 == core_14 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 6'bxx0xx1 ) |-> cfg_15 == rst_13 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 5'h1d ) |-> chip_5 == chip_8 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 7'h2f ) |-> cfg_19 == rst_11 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 7'bx00110x ) |-> reg_7 == rx_17 ;endproperty \nproperty name; ( ( transfer_complete_2 ) != 6'b1111xx ) || ( ( transfer_complete_2 ) != 6'bxx0xx1 ) || ( ( transfer_complete_2 ) != 5'h1d ) || ( ( transfer_complete_2 ) != 7'h2f ) || ( transfer_complete_2 ) != 7'bx00110x ) ) |-> core_11 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_13 ) \n   6'b011001 : begin\n     clk_8 = reg_17;\n   end\n   7'b1x11x1x : begin\n     fsm_7 = clk_4;\n   end\n   3'h1 : begin\n     core_6 = clk_20;\n   end\n   6'b1xxxx1 : begin\n     chip_6 = fsm_3;\n   end\n   default : begin \n     chip_11 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_13 ) == ( 6'b011001 ) |-> clk_8 == reg_17 ;endproperty \nproperty name: ( input_ready_13 ) == ( 7'b1x11x1x ) |-> fsm_7 == clk_4 ;endproperty \nproperty name: ( input_ready_13 ) == ( 3'h1 ) |-> core_6 == clk_20 ;endproperty \nproperty name: ( input_ready_13 ) == ( 6'b1xxxx1 ) |-> chip_6 == fsm_3 ;endproperty \nproperty name; ( ( input_ready_13 ) != 6'b011001 ) || ( ( input_ready_13 ) != 7'b1x11x1x ) || ( ( input_ready_13 ) != 3'h1 ) || ( input_ready_13 ) != 6'b1xxxx1 ) ) |-> chip_11 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'bx1x0x1x : begin\n     fsm_4 = sig_12;\n   end\n   5'bx0110 : begin\n     hw_10 = tx_20;\n   end\n   6'b1x1xx0 : begin\n     hw_16 = data_15;\n   end\n   7'h42 : begin\n     reg_1 = fsm_8;\n   end\n   clk_8 : begin\n     hw_7 = sig_1;\n   end\n   default : begin \n     tx_15 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_16 ) == ( 7'bx1x0x1x ) |-> fsm_4 == sig_12 ;endproperty \nproperty name: ( flag_control_16 ) == ( 5'bx0110 ) |-> hw_10 == tx_20 ;endproperty \nproperty name: ( flag_control_16 ) == ( 6'b1x1xx0 ) |-> hw_16 == data_15 ;endproperty \nproperty name: ( flag_control_16 ) == ( 7'h42 ) |-> reg_1 == fsm_8 ;endproperty \nproperty name: ( flag_control_16 ) == ( clk_8 ) |-> hw_7 == sig_1 ;endproperty \nproperty name; ( ( flag_control_16 ) != 7'bx1x0x1x ) || ( ( flag_control_16 ) != 5'bx0110 ) || ( ( flag_control_16 ) != 6'b1x1xx0 ) || ( ( flag_control_16 ) != 7'h42 ) || ( flag_control_16 ) != clk_8 ) ) |-> tx_15 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_18 ) \n   7'b0101101 : begin\n     err_16 = rx_2;\n   end\n   7'h53 : begin\n     cfg_2 = fsm_20;\n   end\n   default : begin \n     fsm_10 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_18 ) == ( 7'b0101101 ) |-> err_16 == rx_2 ;endproperty \nproperty name: ( input_buffer_18 ) == ( 7'h53 ) |-> cfg_2 == fsm_20 ;endproperty \nproperty name; ( ( input_buffer_18 ) != 7'b0101101 ) || ( input_buffer_18 ) != 7'h53 ) ) |-> fsm_10 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_8 ) \n   7'h44 : begin\n     core_1 = rx_13;\n   end\n   5'bxx001 : begin\n     rst_1 = chip_16;\n   end\n   default : begin \n     sig_12 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( status_register_8 ) == ( 7'h44 ) |-> core_1 == rx_13 ;endproperty \nproperty name: ( status_register_8 ) == ( 5'bxx001 ) |-> rst_1 == chip_16 ;endproperty \nproperty name; ( ( status_register_8 ) != 7'h44 ) || ( status_register_8 ) != 5'bxx001 ) ) |-> sig_12 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_20 ) \n   7'b010x1x1 : begin\n     fsm_7 = cfg_1;\n   end\n   5'b0x100 : begin\n     rx_1 = hw_18;\n   end\n   5'h12 : begin\n     auth_8 = data_10;\n   end\n   4'b1x11 : begin\n     chip_13 = fsm_5;\n   end\n   7'bx101x00 : begin\n     fsm_8 = tx_20;\n   end\n   default : begin \n     tx_12 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_20 ) == ( 7'b010x1x1 ) |-> fsm_7 == cfg_1 ;endproperty \nproperty name: ( input_buffer_20 ) == ( 5'b0x100 ) |-> rx_1 == hw_18 ;endproperty \nproperty name: ( input_buffer_20 ) == ( 5'h12 ) |-> auth_8 == data_10 ;endproperty \nproperty name: ( input_buffer_20 ) == ( 4'b1x11 ) |-> chip_13 == fsm_5 ;endproperty \nproperty name: ( input_buffer_20 ) == ( 7'bx101x00 ) |-> fsm_8 == tx_20 ;endproperty \nproperty name; ( ( input_buffer_20 ) != 7'b010x1x1 ) || ( ( input_buffer_20 ) != 5'b0x100 ) || ( ( input_buffer_20 ) != 5'h12 ) || ( ( input_buffer_20 ) != 4'b1x11 ) || ( input_buffer_20 ) != 7'bx101x00 ) ) |-> tx_12 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   7'b0xx1x0x : begin\n     chip_14 = err_3;\n   end\n   4'b101x : begin\n     rst_17 = reg_16;\n   end\n   default : begin \n     reg_1 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_15 ) == ( 7'b0xx1x0x ) |-> chip_14 == err_3 ;endproperty \nproperty name: ( output_register_status_15 ) == ( 4'b101x ) |-> rst_17 == reg_16 ;endproperty \nproperty name; ( ( output_register_status_15 ) != 7'b0xx1x0x ) || ( output_register_status_15 ) != 4'b101x ) ) |-> reg_1 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_6 ) \n   6'b0000x1 : begin\n     sig_20 = rx_17;\n   end\n   default : begin \n     sig_8 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_6 ) == ( 6'b0000x1 ) |-> sig_20 == rx_17 ;endproperty \nproperty name; ( data_status_register_6 ) != 6'b0000x1 ) ) |-> sig_8 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_1 ) \n   6'hxx : begin\n     hw_3 = core_9;\n   end\n   4'bx000 : begin\n     chip_18 = core_6;\n   end\n   4'h9 : begin\n     chip_1 = cfg_15;\n   end\n   default : begin \n     clk_1 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_1 ) == ( 6'hxx ) |-> hw_3 == core_9 ;endproperty \nproperty name: ( input_buffer_1 ) == ( 4'bx000 ) |-> chip_18 == core_6 ;endproperty \nproperty name: ( input_buffer_1 ) == ( 4'h9 ) |-> chip_1 == cfg_15 ;endproperty \nproperty name; ( ( input_buffer_1 ) != 6'hxx ) || ( ( input_buffer_1 ) != 4'bx000 ) || ( input_buffer_1 ) != 4'h9 ) ) |-> clk_1 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_2 ) \n   6'hxx : begin\n     hw_8 = core_11;\n   end\n   rx_16 : begin\n     data_6 = hw_9;\n   end\n   4'bxxx1 : begin\n     tx_12 = rst_8;\n   end\n   7'b01xx0x1 : begin\n     reg_14 = err_18;\n   end\n   default : begin \n     chip_6 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_2 ) == ( 6'hxx ) |-> hw_8 == core_11 ;endproperty \nproperty name: ( write_complete_2 ) == ( rx_16 ) |-> data_6 == hw_9 ;endproperty \nproperty name: ( write_complete_2 ) == ( 4'bxxx1 ) |-> tx_12 == rst_8 ;endproperty \nproperty name: ( write_complete_2 ) == ( 7'b01xx0x1 ) |-> reg_14 == err_18 ;endproperty \nproperty name; ( ( write_complete_2 ) != 6'hxx ) || ( ( write_complete_2 ) != rx_16 ) || ( ( write_complete_2 ) != 4'bxxx1 ) || ( write_complete_2 ) != 7'b01xx0x1 ) ) |-> chip_6 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_3 ) \n   7'b110x1x0 : begin\n     core_12 = clk_3;\n   end\n   6'h37 : begin\n     hw_14 = auth_3;\n   end\n   5'b01011 : begin\n     rx_11 = hw_15;\n   end\n   7'b1001111 : begin\n     tx_10 = chip_13;\n   end\n   7'bxxxx111 : begin\n     tx_13 = rx_8;\n   end\n   default : begin \n     hw_8 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( output_control_3 ) == ( 7'b110x1x0 ) |-> core_12 == clk_3 ;endproperty \nproperty name: ( output_control_3 ) == ( 6'h37 ) |-> hw_14 == auth_3 ;endproperty \nproperty name: ( output_control_3 ) == ( 5'b01011 ) |-> rx_11 == hw_15 ;endproperty \nproperty name: ( output_control_3 ) == ( 7'b1001111 ) |-> tx_10 == chip_13 ;endproperty \nproperty name: ( output_control_3 ) == ( 7'bxxxx111 ) |-> tx_13 == rx_8 ;endproperty \nproperty name; ( ( output_control_3 ) != 7'b110x1x0 ) || ( ( output_control_3 ) != 6'h37 ) || ( ( output_control_3 ) != 5'b01011 ) || ( ( output_control_3 ) != 7'b1001111 ) || ( output_control_3 ) != 7'bxxxx111 ) ) |-> hw_8 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   core_7 : begin\n     core_2 = cfg_16;\n   end\n   7'bxxxx0x0 : begin\n     cfg_6 = core_11;\n   end\n   6'bxxxxx1 : begin\n     clk_9 = hw_16;\n   end\n   7'b0101000 : begin\n     sig_12 = rst_18;\n   end\n   tx_11 : begin\n     reg_15 = err_6;\n   end\n   default : begin \n     sig_16 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_17 ) == ( core_7 ) |-> core_2 == cfg_16 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( 7'bxxxx0x0 ) |-> cfg_6 == core_11 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( 6'bxxxxx1 ) |-> clk_9 == hw_16 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( 7'b0101000 ) |-> sig_12 == rst_18 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( tx_11 ) |-> reg_15 == err_6 ;endproperty \nproperty name; ( ( interrupt_control_status_17 ) != core_7 ) || ( ( interrupt_control_status_17 ) != 7'bxxxx0x0 ) || ( ( interrupt_control_status_17 ) != 6'bxxxxx1 ) || ( ( interrupt_control_status_17 ) != 7'b0101000 ) || ( interrupt_control_status_17 ) != tx_11 ) ) |-> sig_16 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_3 ) \n   7'bx100110 : begin\n     rx_8 = err_17;\n   end\n   5'h11 : begin\n     err_5 = fsm_7;\n   end\n   7'h1d : begin\n     rx_16 = err_12;\n   end\n   7'b0011000 : begin\n     reg_4 = chip_10;\n   end\n   default : begin \n     chip_8 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( status_output_3 ) == ( 7'bx100110 ) |-> rx_8 == err_17 ;endproperty \nproperty name: ( status_output_3 ) == ( 5'h11 ) |-> err_5 == fsm_7 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'h1d ) |-> rx_16 == err_12 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'b0011000 ) |-> reg_4 == chip_10 ;endproperty \nproperty name; ( ( status_output_3 ) != 7'bx100110 ) || ( ( status_output_3 ) != 5'h11 ) || ( ( status_output_3 ) != 7'h1d ) || ( status_output_3 ) != 7'b0011000 ) ) |-> chip_8 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_15 ) \n   7'b0101001 : begin\n     data_4 = core_15;\n   end\n   default : begin \n     clk_11 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( output_control_15 ) == ( 7'b0101001 ) |-> data_4 == core_15 ;endproperty \nproperty name; ( output_control_15 ) != 7'b0101001 ) ) |-> clk_11 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_17 ) \n   7'b10xxx01 : begin\n     auth_12 = auth_4;\n   end\n   2'h2 : begin\n     core_18 = reg_7;\n   end\n   7'h56 : begin\n     core_8 = cfg_9;\n   end\n   default : begin \n     rx_12 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_17 ) == ( 7'b10xxx01 ) |-> auth_12 == auth_4 ;endproperty \nproperty name: ( flag_control_status_17 ) == ( 2'h2 ) |-> core_18 == reg_7 ;endproperty \nproperty name: ( flag_control_status_17 ) == ( 7'h56 ) |-> core_8 == cfg_9 ;endproperty \nproperty name; ( ( flag_control_status_17 ) != 7'b10xxx01 ) || ( ( flag_control_status_17 ) != 2'h2 ) || ( flag_control_status_17 ) != 7'h56 ) ) |-> rx_12 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_9 ) \n   6'h17 : begin\n     data_3 = fsm_16;\n   end\n   7'b1100000 : begin\n     reg_11 = tx_7;\n   end\n   7'b0010101 : begin\n     err_9 = err_8;\n   end\n   5'b11x10 : begin\n     hw_10 = reg_10;\n   end\n   6'b0x1x11 : begin\n     chip_8 = rst_19;\n   end\n   default : begin \n     clk_3 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_9 ) == ( 6'h17 ) |-> data_3 == fsm_16 ;endproperty \nproperty name: ( write_enable_9 ) == ( 7'b1100000 ) |-> reg_11 == tx_7 ;endproperty \nproperty name: ( write_enable_9 ) == ( 7'b0010101 ) |-> err_9 == err_8 ;endproperty \nproperty name: ( write_enable_9 ) == ( 5'b11x10 ) |-> hw_10 == reg_10 ;endproperty \nproperty name: ( write_enable_9 ) == ( 6'b0x1x11 ) |-> chip_8 == rst_19 ;endproperty \nproperty name; ( ( write_enable_9 ) != 6'h17 ) || ( ( write_enable_9 ) != 7'b1100000 ) || ( ( write_enable_9 ) != 7'b0010101 ) || ( ( write_enable_9 ) != 5'b11x10 ) || ( write_enable_9 ) != 6'b0x1x11 ) ) |-> clk_3 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_9 ) \n   5'h1 : begin\n     reg_14 = chip_7;\n   end\n   7'bx1011xx : begin\n     rst_3 = rx_5;\n   end\n   5'h1f : begin\n     err_18 = cfg_7;\n   end\n   default : begin \n     rx_8 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_9 ) == ( 5'h1 ) |-> reg_14 == chip_7 ;endproperty \nproperty name: ( flag_status_9 ) == ( 7'bx1011xx ) |-> rst_3 == rx_5 ;endproperty \nproperty name: ( flag_status_9 ) == ( 5'h1f ) |-> err_18 == cfg_7 ;endproperty \nproperty name; ( ( flag_status_9 ) != 5'h1 ) || ( ( flag_status_9 ) != 7'bx1011xx ) || ( flag_status_9 ) != 5'h1f ) ) |-> rx_8 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_15 ) \n   7'b00010x0 : begin\n     tx_8 = tx_7;\n   end\n   7'b1xx11x1 : begin\n     tx_12 = err_12;\n   end\n   default : begin \n     clk_15 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_15 ) == ( 7'b00010x0 ) |-> tx_8 == tx_7 ;endproperty \nproperty name: ( interrupt_enable_15 ) == ( 7'b1xx11x1 ) |-> tx_12 == err_12 ;endproperty \nproperty name; ( ( interrupt_enable_15 ) != 7'b00010x0 ) || ( interrupt_enable_15 ) != 7'b1xx11x1 ) ) |-> clk_15 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_13 ) \n   7'bx110111 : begin\n     rx_6 = rx_4;\n   end\n   2'h1 : begin\n     tx_11 = rx_1;\n   end\n   7'b0xxxx1x : begin\n     hw_14 = hw_5;\n   end\n   default : begin \n     data_11 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_13 ) == ( 7'bx110111 ) |-> rx_6 == rx_4 ;endproperty \nproperty name: ( control_status_buffer_13 ) == ( 2'h1 ) |-> tx_11 == rx_1 ;endproperty \nproperty name: ( control_status_buffer_13 ) == ( 7'b0xxxx1x ) |-> hw_14 == hw_5 ;endproperty \nproperty name; ( ( control_status_buffer_13 ) != 7'bx110111 ) || ( ( control_status_buffer_13 ) != 2'h1 ) || ( control_status_buffer_13 ) != 7'b0xxxx1x ) ) |-> data_11 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_11 ) \n   3'b100 : begin\n     fsm_13 = reg_2;\n   end\n   default : begin \n     data_14 = auth_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_11 ) == ( 3'b100 ) |-> fsm_13 == reg_2 ;endproperty \nproperty name; ( data_buffer_status_11 ) != 3'b100 ) ) |-> data_14 == auth_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   5'bxx00x : begin\n     chip_15 = fsm_9;\n   end\n   7'bxx00101 : begin\n     core_10 = fsm_20;\n   end\n   4'b1x1x : begin\n     sig_10 = reg_11;\n   end\n   7'h40 : begin\n     reg_1 = sig_14;\n   end\n   4'h1 : begin\n     rst_2 = rst_5;\n   end\n   default : begin \n     err_10 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_5 ) == ( 5'bxx00x ) |-> chip_15 == fsm_9 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 7'bxx00101 ) |-> core_10 == fsm_20 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 4'b1x1x ) |-> sig_10 == reg_11 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 7'h40 ) |-> reg_1 == sig_14 ;endproperty \nproperty name: ( output_register_status_5 ) == ( 4'h1 ) |-> rst_2 == rst_5 ;endproperty \nproperty name; ( ( output_register_status_5 ) != 5'bxx00x ) || ( ( output_register_status_5 ) != 7'bxx00101 ) || ( ( output_register_status_5 ) != 4'b1x1x ) || ( ( output_register_status_5 ) != 7'h40 ) || ( output_register_status_5 ) != 4'h1 ) ) |-> err_10 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_16 ) \n   7'bx0xx11x : begin\n     core_10 = hw_8;\n   end\n   7'b01101x0 : begin\n     data_4 = rst_12;\n   end\n   5'bxx00x : begin\n     data_13 = auth_5;\n   end\n   6'b0x1x0x : begin\n     clk_14 = clk_2;\n   end\n   default : begin \n     clk_6 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_16 ) == ( 7'bx0xx11x ) |-> core_10 == hw_8 ;endproperty \nproperty name: ( write_complete_16 ) == ( 7'b01101x0 ) |-> data_4 == rst_12 ;endproperty \nproperty name: ( write_complete_16 ) == ( 5'bxx00x ) |-> data_13 == auth_5 ;endproperty \nproperty name: ( write_complete_16 ) == ( 6'b0x1x0x ) |-> clk_14 == clk_2 ;endproperty \nproperty name; ( ( write_complete_16 ) != 7'bx0xx11x ) || ( ( write_complete_16 ) != 7'b01101x0 ) || ( ( write_complete_16 ) != 5'bxx00x ) || ( write_complete_16 ) != 6'b0x1x0x ) ) |-> clk_6 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   6'h3d : begin\n     cfg_6 = core_8;\n   end\n   7'b1110x0x : begin\n     sig_3 = auth_5;\n   end\n   7'h51 : begin\n     auth_10 = data_6;\n   end\n   7'bx1x1x1x : begin\n     rst_15 = data_16;\n   end\n   default : begin \n     auth_9 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_12 ) == ( 6'h3d ) |-> cfg_6 == core_8 ;endproperty \nproperty name: ( input_status_register_12 ) == ( 7'b1110x0x ) |-> sig_3 == auth_5 ;endproperty \nproperty name: ( input_status_register_12 ) == ( 7'h51 ) |-> auth_10 == data_6 ;endproperty \nproperty name: ( input_status_register_12 ) == ( 7'bx1x1x1x ) |-> rst_15 == data_16 ;endproperty \nproperty name; ( ( input_status_register_12 ) != 6'h3d ) || ( ( input_status_register_12 ) != 7'b1110x0x ) || ( ( input_status_register_12 ) != 7'h51 ) || ( input_status_register_12 ) != 7'bx1x1x1x ) ) |-> auth_9 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_14 ) \n   7'bx0xxx0x : begin\n     sig_3 = rx_11;\n   end\n   6'hxx : begin\n     err_16 = hw_5;\n   end\n   7'h7x : begin\n     cfg_16 = sig_18;\n   end\n   err_13 : begin\n     hw_14 = chip_10;\n   end\n   default : begin \n     core_11 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( result_register_14 ) == ( 7'bx0xxx0x ) |-> sig_3 == rx_11 ;endproperty \nproperty name: ( result_register_14 ) == ( 6'hxx ) |-> err_16 == hw_5 ;endproperty \nproperty name: ( result_register_14 ) == ( 7'h7x ) |-> cfg_16 == sig_18 ;endproperty \nproperty name: ( result_register_14 ) == ( err_13 ) |-> hw_14 == chip_10 ;endproperty \nproperty name; ( ( result_register_14 ) != 7'bx0xxx0x ) || ( ( result_register_14 ) != 6'hxx ) || ( ( result_register_14 ) != 7'h7x ) || ( result_register_14 ) != err_13 ) ) |-> core_11 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_6 ) \n   7'h4e : begin\n     chip_19 = clk_13;\n   end\n   7'bxx1xx1x : begin\n     cfg_16 = cfg_15;\n   end\n   7'b00xx0x0 : begin\n     hw_12 = rx_18;\n   end\n   5'b00111 : begin\n     rx_19 = auth_17;\n   end\n   default : begin \n     fsm_11 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( status_register_6 ) == ( 7'h4e ) |-> chip_19 == clk_13 ;endproperty \nproperty name: ( status_register_6 ) == ( 7'bxx1xx1x ) |-> cfg_16 == cfg_15 ;endproperty \nproperty name: ( status_register_6 ) == ( 7'b00xx0x0 ) |-> hw_12 == rx_18 ;endproperty \nproperty name: ( status_register_6 ) == ( 5'b00111 ) |-> rx_19 == auth_17 ;endproperty \nproperty name; ( ( status_register_6 ) != 7'h4e ) || ( ( status_register_6 ) != 7'bxx1xx1x ) || ( ( status_register_6 ) != 7'b00xx0x0 ) || ( status_register_6 ) != 5'b00111 ) ) |-> fsm_11 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_16 ) \n   7'bx0xx000 : begin\n     clk_7 = hw_4;\n   end\n   core_6 : begin\n     rst_14 = hw_16;\n   end\n   default : begin \n     data_18 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( control_word_16 ) == ( 7'bx0xx000 ) |-> clk_7 == hw_4 ;endproperty \nproperty name: ( control_word_16 ) == ( core_6 ) |-> rst_14 == hw_16 ;endproperty \nproperty name; ( ( control_word_16 ) != 7'bx0xx000 ) || ( control_word_16 ) != core_6 ) ) |-> data_18 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_4 ) \n   5'b0x00x : begin\n     tx_14 = reg_13;\n   end\n   default : begin \n     rst_15 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( data_out_4 ) == ( 5'b0x00x ) |-> tx_14 == reg_13 ;endproperty \nproperty name; ( data_out_4 ) != 5'b0x00x ) ) |-> rst_15 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_20 ) \n   7'b0xxxxx1 : begin\n     rst_18 = core_6;\n   end\n   cfg_1 : begin\n     hw_7 = clk_6;\n   end\n   default : begin \n     rx_7 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( status_control_20 ) == ( 7'b0xxxxx1 ) |-> rst_18 == core_6 ;endproperty \nproperty name: ( status_control_20 ) == ( cfg_1 ) |-> hw_7 == clk_6 ;endproperty \nproperty name; ( ( status_control_20 ) != 7'b0xxxxx1 ) || ( status_control_20 ) != cfg_1 ) ) |-> rx_7 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_8 ) \n   7'h70 : begin\n     fsm_19 = cfg_15;\n   end\n   7'h26 : begin\n     err_6 = err_13;\n   end\n   6'h3 : begin\n     cfg_20 = hw_3;\n   end\n   5'bx1x01 : begin\n     reg_14 = auth_20;\n   end\n   default : begin \n     auth_4 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_8 ) == ( 7'h70 ) |-> fsm_19 == cfg_15 ;endproperty \nproperty name: ( data_ready_8 ) == ( 7'h26 ) |-> err_6 == err_13 ;endproperty \nproperty name: ( data_ready_8 ) == ( 6'h3 ) |-> cfg_20 == hw_3 ;endproperty \nproperty name: ( data_ready_8 ) == ( 5'bx1x01 ) |-> reg_14 == auth_20 ;endproperty \nproperty name; ( ( data_ready_8 ) != 7'h70 ) || ( ( data_ready_8 ) != 7'h26 ) || ( ( data_ready_8 ) != 6'h3 ) || ( data_ready_8 ) != 5'bx1x01 ) ) |-> auth_4 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   7'b0xx101x : begin\n     chip_13 = hw_1;\n   end\n   default : begin \n     sig_4 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_2 ) == ( 7'b0xx101x ) |-> chip_13 == hw_1 ;endproperty \nproperty name; ( status_output_buffer_2 ) != 7'b0xx101x ) ) |-> sig_4 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_20 ) \n   7'b00xx0xx : begin\n     tx_14 = chip_9;\n   end\n   3'b1xx : begin\n     core_2 = cfg_15;\n   end\n   6'bx10100 : begin\n     data_14 = chip_2;\n   end\n   7'bxx011x1 : begin\n     chip_9 = cfg_12;\n   end\n   default : begin \n     sig_13 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( status_register_20 ) == ( 7'b00xx0xx ) |-> tx_14 == chip_9 ;endproperty \nproperty name: ( status_register_20 ) == ( 3'b1xx ) |-> core_2 == cfg_15 ;endproperty \nproperty name: ( status_register_20 ) == ( 6'bx10100 ) |-> data_14 == chip_2 ;endproperty \nproperty name: ( status_register_20 ) == ( 7'bxx011x1 ) |-> chip_9 == cfg_12 ;endproperty \nproperty name; ( ( status_register_20 ) != 7'b00xx0xx ) || ( ( status_register_20 ) != 3'b1xx ) || ( ( status_register_20 ) != 6'bx10100 ) || ( status_register_20 ) != 7'bxx011x1 ) ) |-> sig_13 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_2 ) \n   6'b0x0x10 : begin\n     sig_4 = data_4;\n   end\n   cfg_12 : begin\n     auth_9 = sig_1;\n   end\n   4'hf : begin\n     err_17 = reg_14;\n   end\n   7'hf : begin\n     core_13 = clk_14;\n   end\n   default : begin \n     sig_14 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_2 ) == ( 6'b0x0x10 ) |-> sig_4 == data_4 ;endproperty \nproperty name: ( flag_register_2 ) == ( cfg_12 ) |-> auth_9 == sig_1 ;endproperty \nproperty name: ( flag_register_2 ) == ( 4'hf ) |-> err_17 == reg_14 ;endproperty \nproperty name: ( flag_register_2 ) == ( 7'hf ) |-> core_13 == clk_14 ;endproperty \nproperty name; ( ( flag_register_2 ) != 6'b0x0x10 ) || ( ( flag_register_2 ) != cfg_12 ) || ( ( flag_register_2 ) != 4'hf ) || ( flag_register_2 ) != 7'hf ) ) |-> sig_14 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_7 ) \n   7'b0x00100 : begin\n     chip_17 = data_10;\n   end\n   3'b0xx : begin\n     rst_16 = err_17;\n   end\n   6'bxx100x : begin\n     data_10 = reg_11;\n   end\n   6'bxxx1x1 : begin\n     chip_16 = reg_8;\n   end\n   7'h1d : begin\n     rst_1 = reg_9;\n   end\n   default : begin \n     data_9 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( data_control_7 ) == ( 7'b0x00100 ) |-> chip_17 == data_10 ;endproperty \nproperty name: ( data_control_7 ) == ( 3'b0xx ) |-> rst_16 == err_17 ;endproperty \nproperty name: ( data_control_7 ) == ( 6'bxx100x ) |-> data_10 == reg_11 ;endproperty \nproperty name: ( data_control_7 ) == ( 6'bxxx1x1 ) |-> chip_16 == reg_8 ;endproperty \nproperty name: ( data_control_7 ) == ( 7'h1d ) |-> rst_1 == reg_9 ;endproperty \nproperty name; ( ( data_control_7 ) != 7'b0x00100 ) || ( ( data_control_7 ) != 3'b0xx ) || ( ( data_control_7 ) != 6'bxx100x ) || ( ( data_control_7 ) != 6'bxxx1x1 ) || ( data_control_7 ) != 7'h1d ) ) |-> data_9 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_3 ) \n   7'h17 : begin\n     rst_9 = auth_3;\n   end\n   6'b101x11 : begin\n     reg_10 = clk_3;\n   end\n   7'bx1000x0 : begin\n     hw_6 = rst_5;\n   end\n   default : begin \n     core_16 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( input_data_3 ) == ( 7'h17 ) |-> rst_9 == auth_3 ;endproperty \nproperty name: ( input_data_3 ) == ( 6'b101x11 ) |-> reg_10 == clk_3 ;endproperty \nproperty name: ( input_data_3 ) == ( 7'bx1000x0 ) |-> hw_6 == rst_5 ;endproperty \nproperty name; ( ( input_data_3 ) != 7'h17 ) || ( ( input_data_3 ) != 6'b101x11 ) || ( input_data_3 ) != 7'bx1000x0 ) ) |-> core_16 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   5'b1x001 : begin\n     core_3 = rst_4;\n   end\n   7'b00x0111 : begin\n     core_1 = clk_19;\n   end\n   5'b11x11 : begin\n     rx_18 = tx_16;\n   end\n   4'bx0xx : begin\n     rx_16 = cfg_16;\n   end\n   6'h8 : begin\n     reg_19 = core_11;\n   end\n   default : begin \n     err_17 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_11 ) == ( 5'b1x001 ) |-> core_3 == rst_4 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 7'b00x0111 ) |-> core_1 == clk_19 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 5'b11x11 ) |-> rx_18 == tx_16 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 4'bx0xx ) |-> rx_16 == cfg_16 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 6'h8 ) |-> reg_19 == core_11 ;endproperty \nproperty name; ( ( output_buffer_11 ) != 5'b1x001 ) || ( ( output_buffer_11 ) != 7'b00x0111 ) || ( ( output_buffer_11 ) != 5'b11x11 ) || ( ( output_buffer_11 ) != 4'bx0xx ) || ( output_buffer_11 ) != 6'h8 ) ) |-> err_17 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_20 ) \n   7'b101xx00 : begin\n     err_5 = reg_9;\n   end\n   default : begin \n     chip_19 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_20 ) == ( 7'b101xx00 ) |-> err_5 == reg_9 ;endproperty \nproperty name; ( input_buffer_status_20 ) != 7'b101xx00 ) ) |-> chip_19 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_13 ) \n   err_8 : begin\n     fsm_3 = sig_1;\n   end\n   7'b1000101 : begin\n     clk_13 = data_2;\n   end\n   7'b1101000 : begin\n     hw_2 = chip_2;\n   end\n   default : begin \n     chip_20 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_13 ) == ( err_8 ) |-> fsm_3 == sig_1 ;endproperty \nproperty name: ( read_enable_13 ) == ( 7'b1000101 ) |-> clk_13 == data_2 ;endproperty \nproperty name: ( read_enable_13 ) == ( 7'b1101000 ) |-> hw_2 == chip_2 ;endproperty \nproperty name; ( ( read_enable_13 ) != err_8 ) || ( ( read_enable_13 ) != 7'b1000101 ) || ( read_enable_13 ) != 7'b1101000 ) ) |-> chip_20 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   7'b1x01x1x : begin\n     tx_11 = auth_17;\n   end\n   cfg_1 : begin\n     chip_11 = fsm_18;\n   end\n   6'h3e : begin\n     rx_10 = core_6;\n   end\n   7'b0100101 : begin\n     cfg_16 = hw_3;\n   end\n   default : begin \n     data_16 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_13 ) == ( 7'b1x01x1x ) |-> tx_11 == auth_17 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( cfg_1 ) |-> chip_11 == fsm_18 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 6'h3e ) |-> rx_10 == core_6 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 7'b0100101 ) |-> cfg_16 == hw_3 ;endproperty \nproperty name; ( ( interrupt_flag_13 ) != 7'b1x01x1x ) || ( ( interrupt_flag_13 ) != cfg_1 ) || ( ( interrupt_flag_13 ) != 6'h3e ) || ( interrupt_flag_13 ) != 7'b0100101 ) ) |-> data_16 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_4 ) \n   7'bx1x01x0 : begin\n     core_6 = rst_6;\n   end\n   5'h1c : begin\n     chip_5 = sig_1;\n   end\n   default : begin \n     chip_12 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_4 ) == ( 7'bx1x01x0 ) |-> core_6 == rst_6 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( 5'h1c ) |-> chip_5 == sig_1 ;endproperty \nproperty name; ( ( interrupt_control_4 ) != 7'bx1x01x0 ) || ( interrupt_control_4 ) != 5'h1c ) ) |-> chip_12 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_17 ) \n   7'b00x0xx1 : begin\n     reg_16 = clk_1;\n   end\n   6'h15 : begin\n     core_16 = chip_9;\n   end\n   6'bx0xx0x : begin\n     cfg_18 = rx_14;\n   end\n   err_8 : begin\n     sig_20 = rx_16;\n   end\n   fsm_15 : begin\n     fsm_2 = core_7;\n   end\n   default : begin \n     reg_5 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( status_register_17 ) == ( 7'b00x0xx1 ) |-> reg_16 == clk_1 ;endproperty \nproperty name: ( status_register_17 ) == ( 6'h15 ) |-> core_16 == chip_9 ;endproperty \nproperty name: ( status_register_17 ) == ( 6'bx0xx0x ) |-> cfg_18 == rx_14 ;endproperty \nproperty name: ( status_register_17 ) == ( err_8 ) |-> sig_20 == rx_16 ;endproperty \nproperty name: ( status_register_17 ) == ( fsm_15 ) |-> fsm_2 == core_7 ;endproperty \nproperty name; ( ( status_register_17 ) != 7'b00x0xx1 ) || ( ( status_register_17 ) != 6'h15 ) || ( ( status_register_17 ) != 6'bx0xx0x ) || ( ( status_register_17 ) != err_8 ) || ( status_register_17 ) != fsm_15 ) ) |-> reg_5 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_16 ) \n   7'bxx00xxx : begin\n     rx_16 = tx_7;\n   end\n   7'b0111x00 : begin\n     clk_20 = cfg_8;\n   end\n   5'bx0110 : begin\n     clk_11 = rst_15;\n   end\n   7'b0xxxxx1 : begin\n     data_12 = data_20;\n   end\n   fsm_15 : begin\n     hw_7 = sig_20;\n   end\n   default : begin \n     err_3 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( control_word_16 ) == ( 7'bxx00xxx ) |-> rx_16 == tx_7 ;endproperty \nproperty name: ( control_word_16 ) == ( 7'b0111x00 ) |-> clk_20 == cfg_8 ;endproperty \nproperty name: ( control_word_16 ) == ( 5'bx0110 ) |-> clk_11 == rst_15 ;endproperty \nproperty name: ( control_word_16 ) == ( 7'b0xxxxx1 ) |-> data_12 == data_20 ;endproperty \nproperty name: ( control_word_16 ) == ( fsm_15 ) |-> hw_7 == sig_20 ;endproperty \nproperty name; ( ( control_word_16 ) != 7'bxx00xxx ) || ( ( control_word_16 ) != 7'b0111x00 ) || ( ( control_word_16 ) != 5'bx0110 ) || ( ( control_word_16 ) != 7'b0xxxxx1 ) || ( control_word_16 ) != fsm_15 ) ) |-> err_3 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_9 ) \n   7'b0x10000 : begin\n     rst_7 = core_3;\n   end\n   6'bx0xx0x : begin\n     rx_10 = data_7;\n   end\n   7'b1x1x0xx : begin\n     data_9 = err_17;\n   end\n   4'b1000 : begin\n     fsm_9 = tx_10;\n   end\n   default : begin \n     fsm_13 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_9 ) == ( 7'b0x10000 ) |-> rst_7 == core_3 ;endproperty \nproperty name: ( ready_register_9 ) == ( 6'bx0xx0x ) |-> rx_10 == data_7 ;endproperty \nproperty name: ( ready_register_9 ) == ( 7'b1x1x0xx ) |-> data_9 == err_17 ;endproperty \nproperty name: ( ready_register_9 ) == ( 4'b1000 ) |-> fsm_9 == tx_10 ;endproperty \nproperty name; ( ( ready_register_9 ) != 7'b0x10000 ) || ( ( ready_register_9 ) != 6'bx0xx0x ) || ( ( ready_register_9 ) != 7'b1x1x0xx ) || ( ready_register_9 ) != 4'b1000 ) ) |-> fsm_13 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_11 ) \n   core_16 : begin\n     cfg_12 = reg_9;\n   end\n   7'b1xxx1xx : begin\n     data_12 = chip_20;\n   end\n   7'b0011x11 : begin\n     data_7 = cfg_16;\n   end\n   5'hx : begin\n     cfg_2 = reg_8;\n   end\n   6'b010100 : begin\n     cfg_6 = auth_5;\n   end\n   default : begin \n     sig_1 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_11 ) == ( core_16 ) |-> cfg_12 == reg_9 ;endproperty \nproperty name: ( interrupt_flag_11 ) == ( 7'b1xxx1xx ) |-> data_12 == chip_20 ;endproperty \nproperty name: ( interrupt_flag_11 ) == ( 7'b0011x11 ) |-> data_7 == cfg_16 ;endproperty \nproperty name: ( interrupt_flag_11 ) == ( 5'hx ) |-> cfg_2 == reg_8 ;endproperty \nproperty name: ( interrupt_flag_11 ) == ( 6'b010100 ) |-> cfg_6 == auth_5 ;endproperty \nproperty name; ( ( interrupt_flag_11 ) != core_16 ) || ( ( interrupt_flag_11 ) != 7'b1xxx1xx ) || ( ( interrupt_flag_11 ) != 7'b0011x11 ) || ( ( interrupt_flag_11 ) != 5'hx ) || ( interrupt_flag_11 ) != 6'b010100 ) ) |-> sig_1 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_8 ) \n   7'b00xx0xx : begin\n     auth_10 = fsm_20;\n   end\n   2'h2 : begin\n     auth_15 = tx_5;\n   end\n   6'bxxx101 : begin\n     rx_7 = clk_7;\n   end\n   4'b1xxx : begin\n     rx_16 = chip_15;\n   end\n   7'b0x1xx1x : begin\n     clk_17 = rx_12;\n   end\n   default : begin \n     auth_8 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_8 ) == ( 7'b00xx0xx ) |-> auth_10 == fsm_20 ;endproperty \nproperty name: ( control_signal_8 ) == ( 2'h2 ) |-> auth_15 == tx_5 ;endproperty \nproperty name: ( control_signal_8 ) == ( 6'bxxx101 ) |-> rx_7 == clk_7 ;endproperty \nproperty name: ( control_signal_8 ) == ( 4'b1xxx ) |-> rx_16 == chip_15 ;endproperty \nproperty name: ( control_signal_8 ) == ( 7'b0x1xx1x ) |-> clk_17 == rx_12 ;endproperty \nproperty name; ( ( control_signal_8 ) != 7'b00xx0xx ) || ( ( control_signal_8 ) != 2'h2 ) || ( ( control_signal_8 ) != 6'bxxx101 ) || ( ( control_signal_8 ) != 4'b1xxx ) || ( control_signal_8 ) != 7'b0x1xx1x ) ) |-> auth_8 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_1 ) \n   6'bx0xx1x : begin\n     rst_12 = tx_14;\n   end\n   7'bx100000 : begin\n     auth_8 = hw_15;\n   end\n   7'b0011101 : begin\n     chip_11 = cfg_12;\n   end\n   6'b00x1xx : begin\n     data_11 = cfg_14;\n   end\n   7'bx00xxxx : begin\n     hw_8 = auth_6;\n   end\n   default : begin \n     tx_1 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_1 ) == ( 6'bx0xx1x ) |-> rst_12 == tx_14 ;endproperty \nproperty name: ( control_register_status_1 ) == ( 7'bx100000 ) |-> auth_8 == hw_15 ;endproperty \nproperty name: ( control_register_status_1 ) == ( 7'b0011101 ) |-> chip_11 == cfg_12 ;endproperty \nproperty name: ( control_register_status_1 ) == ( 6'b00x1xx ) |-> data_11 == cfg_14 ;endproperty \nproperty name: ( control_register_status_1 ) == ( 7'bx00xxxx ) |-> hw_8 == auth_6 ;endproperty \nproperty name; ( ( control_register_status_1 ) != 6'bx0xx1x ) || ( ( control_register_status_1 ) != 7'bx100000 ) || ( ( control_register_status_1 ) != 7'b0011101 ) || ( ( control_register_status_1 ) != 6'b00x1xx ) || ( control_register_status_1 ) != 7'bx00xxxx ) ) |-> tx_1 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_4 ) \n   7'b100xx0x : begin\n     cfg_20 = auth_17;\n   end\n   5'hb : begin\n     auth_4 = rst_8;\n   end\n   default : begin \n     tx_20 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( command_status_4 ) == ( 7'b100xx0x ) |-> cfg_20 == auth_17 ;endproperty \nproperty name: ( command_status_4 ) == ( 5'hb ) |-> auth_4 == rst_8 ;endproperty \nproperty name; ( ( command_status_4 ) != 7'b100xx0x ) || ( command_status_4 ) != 5'hb ) ) |-> tx_20 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   7'b1010111 : begin\n     reg_8 = clk_4;\n   end\n   6'bxxx110 : begin\n     rst_18 = data_18;\n   end\n   default : begin \n     fsm_2 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_9 ) == ( 7'b1010111 ) |-> reg_8 == clk_4 ;endproperty \nproperty name: ( status_output_buffer_9 ) == ( 6'bxxx110 ) |-> rst_18 == data_18 ;endproperty \nproperty name; ( ( status_output_buffer_9 ) != 7'b1010111 ) || ( status_output_buffer_9 ) != 6'bxxx110 ) ) |-> fsm_2 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_18 ) \n   7'bx10xx0x : begin\n     data_2 = cfg_11;\n   end\n   7'b0x1xxxx : begin\n     sig_18 = tx_7;\n   end\n   default : begin \n     err_17 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_18 ) == ( 7'bx10xx0x ) |-> data_2 == cfg_11 ;endproperty \nproperty name: ( interrupt_control_18 ) == ( 7'b0x1xxxx ) |-> sig_18 == tx_7 ;endproperty \nproperty name; ( ( interrupt_control_18 ) != 7'bx10xx0x ) || ( interrupt_control_18 ) != 7'b0x1xxxx ) ) |-> err_17 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_4 ) \n   7'h5e : begin\n     fsm_4 = hw_4;\n   end\n   5'bxxx0x : begin\n     core_19 = reg_11;\n   end\n   7'b00x001x : begin\n     chip_18 = chip_1;\n   end\n   7'bx0xxxx0 : begin\n     cfg_4 = sig_10;\n   end\n   7'b1000001 : begin\n     tx_16 = hw_14;\n   end\n   default : begin \n     clk_5 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_4 ) == ( 7'h5e ) |-> fsm_4 == hw_4 ;endproperty \nproperty name: ( output_buffer_status_4 ) == ( 5'bxxx0x ) |-> core_19 == reg_11 ;endproperty \nproperty name: ( output_buffer_status_4 ) == ( 7'b00x001x ) |-> chip_18 == chip_1 ;endproperty \nproperty name: ( output_buffer_status_4 ) == ( 7'bx0xxxx0 ) |-> cfg_4 == sig_10 ;endproperty \nproperty name: ( output_buffer_status_4 ) == ( 7'b1000001 ) |-> tx_16 == hw_14 ;endproperty \nproperty name; ( ( output_buffer_status_4 ) != 7'h5e ) || ( ( output_buffer_status_4 ) != 5'bxxx0x ) || ( ( output_buffer_status_4 ) != 7'b00x001x ) || ( ( output_buffer_status_4 ) != 7'bx0xxxx0 ) || ( output_buffer_status_4 ) != 7'b1000001 ) ) |-> clk_5 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_10 ) \n   7'b10xx101 : begin\n     auth_10 = rst_11;\n   end\n   4'b1xxx : begin\n     sig_12 = cfg_3;\n   end\n   default : begin \n     auth_13 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_10 ) == ( 7'b10xx101 ) |-> auth_10 == rst_11 ;endproperty \nproperty name: ( ready_register_10 ) == ( 4'b1xxx ) |-> sig_12 == cfg_3 ;endproperty \nproperty name; ( ( ready_register_10 ) != 7'b10xx101 ) || ( ready_register_10 ) != 4'b1xxx ) ) |-> auth_13 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_14 ) \n   7'b1101110 : begin\n     sig_20 = cfg_20;\n   end\n   default : begin \n     tx_2 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( data_out_14 ) == ( 7'b1101110 ) |-> sig_20 == cfg_20 ;endproperty \nproperty name; ( data_out_14 ) != 7'b1101110 ) ) |-> tx_2 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   6'h29 : begin\n     rst_15 = err_17;\n   end\n   6'b111110 : begin\n     cfg_15 = fsm_15;\n   end\n   4'bxxxx : begin\n     rst_19 = err_4;\n   end\n   5'hx : begin\n     data_3 = reg_15;\n   end\n   7'b0011x00 : begin\n     clk_11 = cfg_17;\n   end\n   default : begin \n     auth_11 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_16 ) == ( 6'h29 ) |-> rst_15 == err_17 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 6'b111110 ) |-> cfg_15 == fsm_15 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 4'bxxxx ) |-> rst_19 == err_4 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 5'hx ) |-> data_3 == reg_15 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'b0011x00 ) |-> clk_11 == cfg_17 ;endproperty \nproperty name; ( ( output_buffer_status_16 ) != 6'h29 ) || ( ( output_buffer_status_16 ) != 6'b111110 ) || ( ( output_buffer_status_16 ) != 4'bxxxx ) || ( ( output_buffer_status_16 ) != 5'hx ) || ( output_buffer_status_16 ) != 7'b0011x00 ) ) |-> auth_11 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_1 ) \n   3'h6 : begin\n     chip_18 = fsm_9;\n   end\n   5'b0x1x1 : begin\n     sig_16 = clk_9;\n   end\n   7'b011xx10 : begin\n     rst_13 = clk_9;\n   end\n   default : begin \n     rst_16 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_1 ) == ( 3'h6 ) |-> chip_18 == fsm_9 ;endproperty \nproperty name: ( instruction_register_1 ) == ( 5'b0x1x1 ) |-> sig_16 == clk_9 ;endproperty \nproperty name: ( instruction_register_1 ) == ( 7'b011xx10 ) |-> rst_13 == clk_9 ;endproperty \nproperty name; ( ( instruction_register_1 ) != 3'h6 ) || ( ( instruction_register_1 ) != 5'b0x1x1 ) || ( instruction_register_1 ) != 7'b011xx10 ) ) |-> rst_16 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_7 ) \n   7'b001xxxx : begin\n     tx_2 = fsm_7;\n   end\n   7'b0001001 : begin\n     cfg_5 = data_18;\n   end\n   default : begin \n     rx_11 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( instruction_7 ) == ( 7'b001xxxx ) |-> tx_2 == fsm_7 ;endproperty \nproperty name: ( instruction_7 ) == ( 7'b0001001 ) |-> cfg_5 == data_18 ;endproperty \nproperty name; ( ( instruction_7 ) != 7'b001xxxx ) || ( instruction_7 ) != 7'b0001001 ) ) |-> rx_11 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   5'b111x0 : begin\n     rst_4 = auth_15;\n   end\n   7'h3f : begin\n     err_8 = reg_8;\n   end\n   sig_19 : begin\n     auth_7 = data_14;\n   end\n   default : begin \n     clk_2 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_4 ) == ( 5'b111x0 ) |-> rst_4 == auth_15 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'h3f ) |-> err_8 == reg_8 ;endproperty \nproperty name: ( data_status_register_4 ) == ( sig_19 ) |-> auth_7 == data_14 ;endproperty \nproperty name; ( ( data_status_register_4 ) != 5'b111x0 ) || ( ( data_status_register_4 ) != 7'h3f ) || ( data_status_register_4 ) != sig_19 ) ) |-> clk_2 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_19 ) \n   7'b1xxx10x : begin\n     chip_12 = err_3;\n   end\n   default : begin \n     clk_16 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( command_status_19 ) == ( 7'b1xxx10x ) |-> chip_12 == err_3 ;endproperty \nproperty name; ( command_status_19 ) != 7'b1xxx10x ) ) |-> clk_16 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_10 ) \n   6'b1101x1 : begin\n     cfg_7 = sig_18;\n   end\n   7'b0111x00 : begin\n     sig_19 = err_16;\n   end\n   7'b00xx10x : begin\n     hw_19 = cfg_11;\n   end\n   7'b01x000x : begin\n     data_6 = cfg_20;\n   end\n   5'b00100 : begin\n     data_8 = reg_1;\n   end\n   default : begin \n     hw_2 = rx_18;\n   end\nendcase",
        "Assertion": "property name: ( output_control_10 ) == ( 6'b1101x1 ) |-> cfg_7 == sig_18 ;endproperty \nproperty name: ( output_control_10 ) == ( 7'b0111x00 ) |-> sig_19 == err_16 ;endproperty \nproperty name: ( output_control_10 ) == ( 7'b00xx10x ) |-> hw_19 == cfg_11 ;endproperty \nproperty name: ( output_control_10 ) == ( 7'b01x000x ) |-> data_6 == cfg_20 ;endproperty \nproperty name: ( output_control_10 ) == ( 5'b00100 ) |-> data_8 == reg_1 ;endproperty \nproperty name; ( ( output_control_10 ) != 6'b1101x1 ) || ( ( output_control_10 ) != 7'b0111x00 ) || ( ( output_control_10 ) != 7'b00xx10x ) || ( ( output_control_10 ) != 7'b01x000x ) || ( output_control_10 ) != 5'b00100 ) ) |-> hw_2 == rx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_7 ) \n   7'bx000101 : begin\n     sig_9 = rx_9;\n   end\n   7'b0x01001 : begin\n     data_16 = rx_9;\n   end\n   4'h3 : begin\n     rx_6 = auth_4;\n   end\n   5'b01x01 : begin\n     err_10 = rx_5;\n   end\n   default : begin \n     chip_4 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( address_register_7 ) == ( 7'bx000101 ) |-> sig_9 == rx_9 ;endproperty \nproperty name: ( address_register_7 ) == ( 7'b0x01001 ) |-> data_16 == rx_9 ;endproperty \nproperty name: ( address_register_7 ) == ( 4'h3 ) |-> rx_6 == auth_4 ;endproperty \nproperty name: ( address_register_7 ) == ( 5'b01x01 ) |-> err_10 == rx_5 ;endproperty \nproperty name; ( ( address_register_7 ) != 7'bx000101 ) || ( ( address_register_7 ) != 7'b0x01001 ) || ( ( address_register_7 ) != 4'h3 ) || ( address_register_7 ) != 5'b01x01 ) ) |-> chip_4 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_5 ) \n   5'b1x010 : begin\n     chip_10 = auth_4;\n   end\n   6'b000000 : begin\n     tx_5 = auth_4;\n   end\n   default : begin \n     reg_8 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( output_data_5 ) == ( 5'b1x010 ) |-> chip_10 == auth_4 ;endproperty \nproperty name: ( output_data_5 ) == ( 6'b000000 ) |-> tx_5 == auth_4 ;endproperty \nproperty name; ( ( output_data_5 ) != 5'b1x010 ) || ( output_data_5 ) != 6'b000000 ) ) |-> reg_8 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_19 ) \n   7'bxx01011 : begin\n     rx_10 = err_10;\n   end\n   5'hf : begin\n     tx_16 = fsm_1;\n   end\n   default : begin \n     reg_6 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( data_control_19 ) == ( 7'bxx01011 ) |-> rx_10 == err_10 ;endproperty \nproperty name: ( data_control_19 ) == ( 5'hf ) |-> tx_16 == fsm_1 ;endproperty \nproperty name; ( ( data_control_19 ) != 7'bxx01011 ) || ( data_control_19 ) != 5'hf ) ) |-> reg_6 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_6 ) \n   7'bxxxx0xx : begin\n     err_16 = cfg_16;\n   end\n   7'bx01x10x : begin\n     data_11 = clk_1;\n   end\n   7'b1x1x1xx : begin\n     cfg_16 = err_17;\n   end\n   default : begin \n     hw_19 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_6 ) == ( 7'bxxxx0xx ) |-> err_16 == cfg_16 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 7'bx01x10x ) |-> data_11 == clk_1 ;endproperty \nproperty name: ( input_status_register_6 ) == ( 7'b1x1x1xx ) |-> cfg_16 == err_17 ;endproperty \nproperty name; ( ( input_status_register_6 ) != 7'bxxxx0xx ) || ( ( input_status_register_6 ) != 7'bx01x10x ) || ( input_status_register_6 ) != 7'b1x1x1xx ) ) |-> hw_19 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_10 ) \n   7'b1000101 : begin\n     fsm_18 = reg_10;\n   end\n   reg_1 : begin\n     fsm_8 = core_14;\n   end\n   7'bx110x01 : begin\n     chip_20 = auth_7;\n   end\n   default : begin \n     clk_14 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_10 ) == ( 7'b1000101 ) |-> fsm_18 == reg_10 ;endproperty \nproperty name: ( flag_control_10 ) == ( reg_1 ) |-> fsm_8 == core_14 ;endproperty \nproperty name: ( flag_control_10 ) == ( 7'bx110x01 ) |-> chip_20 == auth_7 ;endproperty \nproperty name; ( ( flag_control_10 ) != 7'b1000101 ) || ( ( flag_control_10 ) != reg_1 ) || ( flag_control_10 ) != 7'bx110x01 ) ) |-> clk_14 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_4 ) \n   7'b0x00x10 : begin\n     core_9 = clk_8;\n   end\n   default : begin \n     fsm_8 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_4 ) == ( 7'b0x00x10 ) |-> core_9 == clk_8 ;endproperty \nproperty name; ( status_buffer_4 ) != 7'b0x00x10 ) ) |-> fsm_8 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_7 ) \n   7'b0x10000 : begin\n     rst_15 = fsm_19;\n   end\n   4'b1110 : begin\n     fsm_19 = reg_5;\n   end\n   2'bxx : begin\n     core_15 = clk_8;\n   end\n   default : begin \n     cfg_11 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_7 ) == ( 7'b0x10000 ) |-> rst_15 == fsm_19 ;endproperty \nproperty name: ( operation_status_7 ) == ( 4'b1110 ) |-> fsm_19 == reg_5 ;endproperty \nproperty name: ( operation_status_7 ) == ( 2'bxx ) |-> core_15 == clk_8 ;endproperty \nproperty name; ( ( operation_status_7 ) != 7'b0x10000 ) || ( ( operation_status_7 ) != 4'b1110 ) || ( operation_status_7 ) != 2'bxx ) ) |-> cfg_11 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_1 ) \n   7'b1101xxx : begin\n     auth_11 = chip_20;\n   end\n   4'bx000 : begin\n     sig_2 = clk_13;\n   end\n   4'b1000 : begin\n     sig_10 = data_1;\n   end\n   7'h5f : begin\n     reg_9 = auth_10;\n   end\n   6'bx11001 : begin\n     rst_7 = rx_12;\n   end\n   default : begin \n     rx_6 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_1 ) == ( 7'b1101xxx ) |-> auth_11 == chip_20 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 4'bx000 ) |-> sig_2 == clk_13 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 4'b1000 ) |-> sig_10 == data_1 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 7'h5f ) |-> reg_9 == auth_10 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 6'bx11001 ) |-> rst_7 == rx_12 ;endproperty \nproperty name; ( ( data_status_register_1 ) != 7'b1101xxx ) || ( ( data_status_register_1 ) != 4'bx000 ) || ( ( data_status_register_1 ) != 4'b1000 ) || ( ( data_status_register_1 ) != 7'h5f ) || ( data_status_register_1 ) != 6'bx11001 ) ) |-> rx_6 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_8 ) \n   7'b1001111 : begin\n     clk_10 = hw_15;\n   end\n   7'bx0010x0 : begin\n     auth_14 = sig_1;\n   end\n   7'bx00x1xx : begin\n     cfg_20 = tx_7;\n   end\n   7'bx0xxxxx : begin\n     core_2 = cfg_5;\n   end\n   default : begin \n     reg_14 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_8 ) == ( 7'b1001111 ) |-> clk_10 == hw_15 ;endproperty \nproperty name: ( control_valid_8 ) == ( 7'bx0010x0 ) |-> auth_14 == sig_1 ;endproperty \nproperty name: ( control_valid_8 ) == ( 7'bx00x1xx ) |-> cfg_20 == tx_7 ;endproperty \nproperty name: ( control_valid_8 ) == ( 7'bx0xxxxx ) |-> core_2 == cfg_5 ;endproperty \nproperty name; ( ( control_valid_8 ) != 7'b1001111 ) || ( ( control_valid_8 ) != 7'bx0010x0 ) || ( ( control_valid_8 ) != 7'bx00x1xx ) || ( control_valid_8 ) != 7'bx0xxxxx ) ) |-> reg_14 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_16 ) \n   7'b00x1xxx : begin\n     chip_19 = chip_6;\n   end\n   5'h1e : begin\n     rx_15 = err_15;\n   end\n   5'h17 : begin\n     data_16 = tx_17;\n   end\n   6'ha : begin\n     auth_1 = sig_16;\n   end\n   default : begin \n     hw_14 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( error_status_16 ) == ( 7'b00x1xxx ) |-> chip_19 == chip_6 ;endproperty \nproperty name: ( error_status_16 ) == ( 5'h1e ) |-> rx_15 == err_15 ;endproperty \nproperty name: ( error_status_16 ) == ( 5'h17 ) |-> data_16 == tx_17 ;endproperty \nproperty name: ( error_status_16 ) == ( 6'ha ) |-> auth_1 == sig_16 ;endproperty \nproperty name; ( ( error_status_16 ) != 7'b00x1xxx ) || ( ( error_status_16 ) != 5'h1e ) || ( ( error_status_16 ) != 5'h17 ) || ( error_status_16 ) != 6'ha ) ) |-> hw_14 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_14 ) \n   7'bx11xxxx : begin\n     reg_7 = err_8;\n   end\n   sig_19 : begin\n     fsm_6 = reg_14;\n   end\n   2'h1 : begin\n     rx_12 = data_1;\n   end\n   7'h19 : begin\n     hw_14 = tx_8;\n   end\n   7'b0101xxx : begin\n     hw_6 = chip_17;\n   end\n   default : begin \n     rx_5 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( enable_14 ) == ( 7'bx11xxxx ) |-> reg_7 == err_8 ;endproperty \nproperty name: ( enable_14 ) == ( sig_19 ) |-> fsm_6 == reg_14 ;endproperty \nproperty name: ( enable_14 ) == ( 2'h1 ) |-> rx_12 == data_1 ;endproperty \nproperty name: ( enable_14 ) == ( 7'h19 ) |-> hw_14 == tx_8 ;endproperty \nproperty name: ( enable_14 ) == ( 7'b0101xxx ) |-> hw_6 == chip_17 ;endproperty \nproperty name; ( ( enable_14 ) != 7'bx11xxxx ) || ( ( enable_14 ) != sig_19 ) || ( ( enable_14 ) != 2'h1 ) || ( ( enable_14 ) != 7'h19 ) || ( enable_14 ) != 7'b0101xxx ) ) |-> rx_5 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_18 ) \n   6'h2d : begin\n     hw_12 = reg_10;\n   end\n   7'bx0xx1xx : begin\n     reg_14 = err_15;\n   end\n   default : begin \n     rx_10 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_18 ) == ( 6'h2d ) |-> hw_12 == reg_10 ;endproperty \nproperty name: ( control_status_18 ) == ( 7'bx0xx1xx ) |-> reg_14 == err_15 ;endproperty \nproperty name; ( ( control_status_18 ) != 6'h2d ) || ( control_status_18 ) != 7'bx0xx1xx ) ) |-> rx_10 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_3 ) \n   7'b1x0110x : begin\n     hw_8 = rx_8;\n   end\n   default : begin \n     reg_5 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_3 ) == ( 7'b1x0110x ) |-> hw_8 == rx_8 ;endproperty \nproperty name; ( mode_register_3 ) != 7'b1x0110x ) ) |-> reg_5 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_16 ) \n   7'bx1xx0xx : begin\n     core_7 = auth_20;\n   end\n   7'b01x00xx : begin\n     core_4 = chip_19;\n   end\n   7'bx011111 : begin\n     hw_3 = cfg_13;\n   end\n   default : begin \n     data_17 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( result_register_16 ) == ( 7'bx1xx0xx ) |-> core_7 == auth_20 ;endproperty \nproperty name: ( result_register_16 ) == ( 7'b01x00xx ) |-> core_4 == chip_19 ;endproperty \nproperty name: ( result_register_16 ) == ( 7'bx011111 ) |-> hw_3 == cfg_13 ;endproperty \nproperty name; ( ( result_register_16 ) != 7'bx1xx0xx ) || ( ( result_register_16 ) != 7'b01x00xx ) || ( result_register_16 ) != 7'bx011111 ) ) |-> data_17 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   6'bx000x0 : begin\n     rx_18 = clk_8;\n   end\n   3'bx0x : begin\n     err_13 = rst_6;\n   end\n   7'b0xxxxx0 : begin\n     chip_10 = rx_7;\n   end\n   5'b1x001 : begin\n     rx_14 = data_5;\n   end\n   7'b1x1x1xx : begin\n     auth_3 = rx_18;\n   end\n   default : begin \n     auth_7 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_15 ) == ( 6'bx000x0 ) |-> rx_18 == clk_8 ;endproperty \nproperty name: ( output_register_status_15 ) == ( 3'bx0x ) |-> err_13 == rst_6 ;endproperty \nproperty name: ( output_register_status_15 ) == ( 7'b0xxxxx0 ) |-> chip_10 == rx_7 ;endproperty \nproperty name: ( output_register_status_15 ) == ( 5'b1x001 ) |-> rx_14 == data_5 ;endproperty \nproperty name: ( output_register_status_15 ) == ( 7'b1x1x1xx ) |-> auth_3 == rx_18 ;endproperty \nproperty name; ( ( output_register_status_15 ) != 6'bx000x0 ) || ( ( output_register_status_15 ) != 3'bx0x ) || ( ( output_register_status_15 ) != 7'b0xxxxx0 ) || ( ( output_register_status_15 ) != 5'b1x001 ) || ( output_register_status_15 ) != 7'b1x1x1xx ) ) |-> auth_7 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_6 ) \n   core_15 : begin\n     tx_10 = tx_11;\n   end\n   default : begin \n     clk_3 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( data_control_6 ) == ( core_15 ) |-> tx_10 == tx_11 ;endproperty \nproperty name; ( data_control_6 ) != core_15 ) ) |-> clk_3 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_15 ) \n   7'b0xxx001 : begin\n     chip_17 = fsm_2;\n   end\n   7'b1x01x1x : begin\n     reg_18 = core_4;\n   end\n   6'bx000x0 : begin\n     tx_17 = data_1;\n   end\n   default : begin \n     hw_9 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_15 ) == ( 7'b0xxx001 ) |-> chip_17 == fsm_2 ;endproperty \nproperty name: ( mode_register_15 ) == ( 7'b1x01x1x ) |-> reg_18 == core_4 ;endproperty \nproperty name: ( mode_register_15 ) == ( 6'bx000x0 ) |-> tx_17 == data_1 ;endproperty \nproperty name; ( ( mode_register_15 ) != 7'b0xxx001 ) || ( ( mode_register_15 ) != 7'b1x01x1x ) || ( mode_register_15 ) != 6'bx000x0 ) ) |-> hw_9 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_2 ) \n   7'b1xxx1xx : begin\n     tx_1 = rx_19;\n   end\n   6'bx0x110 : begin\n     data_4 = auth_9;\n   end\n   default : begin \n     err_18 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( command_word_2 ) == ( 7'b1xxx1xx ) |-> tx_1 == rx_19 ;endproperty \nproperty name: ( command_word_2 ) == ( 6'bx0x110 ) |-> data_4 == auth_9 ;endproperty \nproperty name; ( ( command_word_2 ) != 7'b1xxx1xx ) || ( command_word_2 ) != 6'bx0x110 ) ) |-> err_18 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   6'bx00x0x : begin\n     err_6 = core_20;\n   end\n   default : begin \n     core_20 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_10 ) == ( 6'bx00x0x ) |-> err_6 == core_20 ;endproperty \nproperty name; ( data_status_register_status_10 ) != 6'bx00x0x ) ) |-> core_20 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_13 ) \n   5'b01110 : begin\n     data_6 = rx_13;\n   end\n   default : begin \n     data_8 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_13 ) == ( 5'b01110 ) |-> data_6 == rx_13 ;endproperty \nproperty name; ( input_buffer_status_13 ) != 5'b01110 ) ) |-> data_8 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_20 ) \n   rx_13 : begin\n     err_9 = tx_3;\n   end\n   7'b01x000x : begin\n     cfg_7 = err_20;\n   end\n   6'bxx1xx1 : begin\n     data_17 = cfg_4;\n   end\n   4'b1000 : begin\n     core_3 = data_1;\n   end\n   default : begin \n     chip_20 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( read_data_20 ) == ( rx_13 ) |-> err_9 == tx_3 ;endproperty \nproperty name: ( read_data_20 ) == ( 7'b01x000x ) |-> cfg_7 == err_20 ;endproperty \nproperty name: ( read_data_20 ) == ( 6'bxx1xx1 ) |-> data_17 == cfg_4 ;endproperty \nproperty name: ( read_data_20 ) == ( 4'b1000 ) |-> core_3 == data_1 ;endproperty \nproperty name; ( ( read_data_20 ) != rx_13 ) || ( ( read_data_20 ) != 7'b01x000x ) || ( ( read_data_20 ) != 6'bxx1xx1 ) || ( read_data_20 ) != 4'b1000 ) ) |-> chip_20 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_12 ) \n   7'b1101x10 : begin\n     clk_14 = rst_5;\n   end\n   7'h5d : begin\n     core_10 = fsm_8;\n   end\n   3'h7 : begin\n     core_7 = core_11;\n   end\n   default : begin \n     hw_17 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( counter_12 ) == ( 7'b1101x10 ) |-> clk_14 == rst_5 ;endproperty \nproperty name: ( counter_12 ) == ( 7'h5d ) |-> core_10 == fsm_8 ;endproperty \nproperty name: ( counter_12 ) == ( 3'h7 ) |-> core_7 == core_11 ;endproperty \nproperty name; ( ( counter_12 ) != 7'b1101x10 ) || ( ( counter_12 ) != 7'h5d ) || ( counter_12 ) != 3'h7 ) ) |-> hw_17 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_7 ) \n   7'h1e : begin\n     rx_2 = sig_12;\n   end\n   6'h2x : begin\n     fsm_5 = core_17;\n   end\n   4'b0100 : begin\n     core_19 = rx_12;\n   end\n   7'b1001x00 : begin\n     tx_18 = err_19;\n   end\n   5'bxx011 : begin\n     clk_6 = rx_1;\n   end\n   default : begin \n     data_8 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_7 ) == ( 7'h1e ) |-> rx_2 == sig_12 ;endproperty \nproperty name: ( interrupt_request_7 ) == ( 6'h2x ) |-> fsm_5 == core_17 ;endproperty \nproperty name: ( interrupt_request_7 ) == ( 4'b0100 ) |-> core_19 == rx_12 ;endproperty \nproperty name: ( interrupt_request_7 ) == ( 7'b1001x00 ) |-> tx_18 == err_19 ;endproperty \nproperty name: ( interrupt_request_7 ) == ( 5'bxx011 ) |-> clk_6 == rx_1 ;endproperty \nproperty name; ( ( interrupt_request_7 ) != 7'h1e ) || ( ( interrupt_request_7 ) != 6'h2x ) || ( ( interrupt_request_7 ) != 4'b0100 ) || ( ( interrupt_request_7 ) != 7'b1001x00 ) || ( interrupt_request_7 ) != 5'bxx011 ) ) |-> data_8 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_5 ) \n   6'bxxx1x0 : begin\n     core_4 = rx_9;\n   end\n   7'bx100100 : begin\n     hw_3 = reg_2;\n   end\n   6'b1x1001 : begin\n     reg_11 = cfg_10;\n   end\n   default : begin \n     clk_13 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( end_address_5 ) == ( 6'bxxx1x0 ) |-> core_4 == rx_9 ;endproperty \nproperty name: ( end_address_5 ) == ( 7'bx100100 ) |-> hw_3 == reg_2 ;endproperty \nproperty name: ( end_address_5 ) == ( 6'b1x1001 ) |-> reg_11 == cfg_10 ;endproperty \nproperty name; ( ( end_address_5 ) != 6'bxxx1x0 ) || ( ( end_address_5 ) != 7'bx100100 ) || ( end_address_5 ) != 6'b1x1001 ) ) |-> clk_13 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   6'b0x0xx1 : begin\n     core_5 = auth_19;\n   end\n   5'b11110 : begin\n     data_8 = core_8;\n   end\n   7'h47 : begin\n     clk_17 = hw_1;\n   end\n   5'bx1111 : begin\n     rx_2 = rst_4;\n   end\n   7'b0x1x110 : begin\n     hw_2 = fsm_14;\n   end\n   default : begin \n     cfg_16 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_11 ) == ( 6'b0x0xx1 ) |-> core_5 == auth_19 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 5'b11110 ) |-> data_8 == core_8 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 7'h47 ) |-> clk_17 == hw_1 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 5'bx1111 ) |-> rx_2 == rst_4 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 7'b0x1x110 ) |-> hw_2 == fsm_14 ;endproperty \nproperty name; ( ( transfer_complete_11 ) != 6'b0x0xx1 ) || ( ( transfer_complete_11 ) != 5'b11110 ) || ( ( transfer_complete_11 ) != 7'h47 ) || ( ( transfer_complete_11 ) != 5'bx1111 ) || ( transfer_complete_11 ) != 7'b0x1x110 ) ) |-> cfg_16 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_6 ) \n   6'h12 : begin\n     reg_16 = hw_2;\n   end\n   7'bxxx11xx : begin\n     auth_4 = auth_1;\n   end\n   6'b111010 : begin\n     fsm_18 = rst_13;\n   end\n   default : begin \n     data_15 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_6 ) == ( 6'h12 ) |-> reg_16 == hw_2 ;endproperty \nproperty name: ( write_enable_6 ) == ( 7'bxxx11xx ) |-> auth_4 == auth_1 ;endproperty \nproperty name: ( write_enable_6 ) == ( 6'b111010 ) |-> fsm_18 == rst_13 ;endproperty \nproperty name; ( ( write_enable_6 ) != 6'h12 ) || ( ( write_enable_6 ) != 7'bxxx11xx ) || ( write_enable_6 ) != 6'b111010 ) ) |-> data_15 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_6 ) \n   6'bx00111 : begin\n     fsm_4 = rst_8;\n   end\n   5'b01100 : begin\n     chip_3 = rx_13;\n   end\n   default : begin \n     rx_1 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( control_input_6 ) == ( 6'bx00111 ) |-> fsm_4 == rst_8 ;endproperty \nproperty name: ( control_input_6 ) == ( 5'b01100 ) |-> chip_3 == rx_13 ;endproperty \nproperty name; ( ( control_input_6 ) != 6'bx00111 ) || ( control_input_6 ) != 5'b01100 ) ) |-> rx_1 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   6'b000x1x : begin\n     reg_14 = chip_1;\n   end\n   7'bxxxxxx1 : begin\n     rx_9 = chip_1;\n   end\n   7'b0x0x1x1 : begin\n     hw_19 = chip_16;\n   end\n   5'h10 : begin\n     chip_3 = core_6;\n   end\n   default : begin \n     rx_10 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_1 ) == ( 6'b000x1x ) |-> reg_14 == chip_1 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 7'bxxxxxx1 ) |-> rx_9 == chip_1 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 7'b0x0x1x1 ) |-> hw_19 == chip_16 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 5'h10 ) |-> chip_3 == core_6 ;endproperty \nproperty name; ( ( interrupt_enable_1 ) != 6'b000x1x ) || ( ( interrupt_enable_1 ) != 7'bxxxxxx1 ) || ( ( interrupt_enable_1 ) != 7'b0x0x1x1 ) || ( interrupt_enable_1 ) != 5'h10 ) ) |-> rx_10 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_13 ) \n   7'h23 : begin\n     cfg_9 = chip_4;\n   end\n   5'b10xx1 : begin\n     cfg_10 = fsm_2;\n   end\n   6'bxx00x0 : begin\n     fsm_6 = rx_3;\n   end\n   default : begin \n     err_1 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( control_data_13 ) == ( 7'h23 ) |-> cfg_9 == chip_4 ;endproperty \nproperty name: ( control_data_13 ) == ( 5'b10xx1 ) |-> cfg_10 == fsm_2 ;endproperty \nproperty name: ( control_data_13 ) == ( 6'bxx00x0 ) |-> fsm_6 == rx_3 ;endproperty \nproperty name; ( ( control_data_13 ) != 7'h23 ) || ( ( control_data_13 ) != 5'b10xx1 ) || ( control_data_13 ) != 6'bxx00x0 ) ) |-> err_1 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_3 ) \n   7'b11x01x0 : begin\n     cfg_7 = chip_11;\n   end\n   default : begin \n     core_10 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_3 ) == ( 7'b11x01x0 ) |-> cfg_7 == chip_11 ;endproperty \nproperty name; ( output_buffer_status_3 ) != 7'b11x01x0 ) ) |-> core_10 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_3 ) \n   7'b0000001 : begin\n     tx_7 = hw_14;\n   end\n   default : begin \n     fsm_18 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_3 ) == ( 7'b0000001 ) |-> tx_7 == hw_14 ;endproperty \nproperty name; ( data_status_register_3 ) != 7'b0000001 ) ) |-> fsm_18 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_9 ) \n   4'b0xx1 : begin\n     cfg_14 = hw_20;\n   end\n   5'bx0111 : begin\n     rst_4 = hw_13;\n   end\n   7'bxxx0010 : begin\n     data_1 = data_13;\n   end\n   7'bx0x1xx1 : begin\n     core_10 = rx_17;\n   end\n   7'bx101xxx : begin\n     sig_9 = reg_9;\n   end\n   default : begin \n     data_2 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_9 ) == ( 4'b0xx1 ) |-> cfg_14 == hw_20 ;endproperty \nproperty name: ( control_signal_9 ) == ( 5'bx0111 ) |-> rst_4 == hw_13 ;endproperty \nproperty name: ( control_signal_9 ) == ( 7'bxxx0010 ) |-> data_1 == data_13 ;endproperty \nproperty name: ( control_signal_9 ) == ( 7'bx0x1xx1 ) |-> core_10 == rx_17 ;endproperty \nproperty name: ( control_signal_9 ) == ( 7'bx101xxx ) |-> sig_9 == reg_9 ;endproperty \nproperty name; ( ( control_signal_9 ) != 4'b0xx1 ) || ( ( control_signal_9 ) != 5'bx0111 ) || ( ( control_signal_9 ) != 7'bxxx0010 ) || ( ( control_signal_9 ) != 7'bx0x1xx1 ) || ( control_signal_9 ) != 7'bx101xxx ) ) |-> data_2 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_14 ) \n   7'b1xx1x11 : begin\n     fsm_1 = core_11;\n   end\n   6'h30 : begin\n     cfg_18 = tx_5;\n   end\n   7'h5b : begin\n     clk_8 = auth_16;\n   end\n   6'b1xx001 : begin\n     data_9 = err_5;\n   end\n   default : begin \n     auth_4 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( command_status_14 ) == ( 7'b1xx1x11 ) |-> fsm_1 == core_11 ;endproperty \nproperty name: ( command_status_14 ) == ( 6'h30 ) |-> cfg_18 == tx_5 ;endproperty \nproperty name: ( command_status_14 ) == ( 7'h5b ) |-> clk_8 == auth_16 ;endproperty \nproperty name: ( command_status_14 ) == ( 6'b1xx001 ) |-> data_9 == err_5 ;endproperty \nproperty name; ( ( command_status_14 ) != 7'b1xx1x11 ) || ( ( command_status_14 ) != 6'h30 ) || ( ( command_status_14 ) != 7'h5b ) || ( command_status_14 ) != 6'b1xx001 ) ) |-> auth_4 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   7'b1101xxx : begin\n     err_6 = reg_9;\n   end\n   6'h7 : begin\n     clk_6 = fsm_16;\n   end\n   default : begin \n     chip_9 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_11 ) == ( 7'b1101xxx ) |-> err_6 == reg_9 ;endproperty \nproperty name: ( control_register_status_status_11 ) == ( 6'h7 ) |-> clk_6 == fsm_16 ;endproperty \nproperty name; ( ( control_register_status_status_11 ) != 7'b1101xxx ) || ( control_register_status_status_11 ) != 6'h7 ) ) |-> chip_9 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_20 ) \n   7'bxxxxx11 : begin\n     rst_16 = err_20;\n   end\n   7'h0 : begin\n     reg_18 = data_19;\n   end\n   default : begin \n     rst_6 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_20 ) == ( 7'bxxxxx11 ) |-> rst_16 == err_20 ;endproperty \nproperty name: ( ready_register_20 ) == ( 7'h0 ) |-> reg_18 == data_19 ;endproperty \nproperty name; ( ( ready_register_20 ) != 7'bxxxxx11 ) || ( ready_register_20 ) != 7'h0 ) ) |-> rst_6 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_3 ) \n   7'bx0xxxx1 : begin\n     fsm_10 = sig_7;\n   end\n   7'b0x11001 : begin\n     rx_9 = fsm_1;\n   end\n   default : begin \n     core_12 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_3 ) == ( 7'bx0xxxx1 ) |-> fsm_10 == sig_7 ;endproperty \nproperty name: ( control_signal_3 ) == ( 7'b0x11001 ) |-> rx_9 == fsm_1 ;endproperty \nproperty name; ( ( control_signal_3 ) != 7'bx0xxxx1 ) || ( control_signal_3 ) != 7'b0x11001 ) ) |-> core_12 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_20 ) \n   6'b0xx101 : begin\n     chip_14 = auth_11;\n   end\n   default : begin \n     sig_11 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_20 ) == ( 6'b0xx101 ) |-> chip_14 == auth_11 ;endproperty \nproperty name; ( output_register_status_20 ) != 6'b0xx101 ) ) |-> sig_11 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_16 ) \n   6'bx01001 : begin\n     chip_19 = sig_5;\n   end\n   default : begin \n     chip_16 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_16 ) == ( 6'bx01001 ) |-> chip_19 == sig_5 ;endproperty \nproperty name; ( flag_control_16 ) != 6'bx01001 ) ) |-> chip_16 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_1 ) \n   7'h6f : begin\n     rst_2 = reg_4;\n   end\n   7'b1x01x0x : begin\n     cfg_15 = hw_15;\n   end\n   7'bxx1x0x1 : begin\n     clk_13 = sig_11;\n   end\n   default : begin \n     cfg_3 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( read_data_1 ) == ( 7'h6f ) |-> rst_2 == reg_4 ;endproperty \nproperty name: ( read_data_1 ) == ( 7'b1x01x0x ) |-> cfg_15 == hw_15 ;endproperty \nproperty name: ( read_data_1 ) == ( 7'bxx1x0x1 ) |-> clk_13 == sig_11 ;endproperty \nproperty name; ( ( read_data_1 ) != 7'h6f ) || ( ( read_data_1 ) != 7'b1x01x0x ) || ( read_data_1 ) != 7'bxx1x0x1 ) ) |-> cfg_3 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   6'bx1xx1x : begin\n     cfg_4 = hw_12;\n   end\n   7'h59 : begin\n     chip_3 = hw_18;\n   end\n   5'hxx : begin\n     chip_12 = fsm_8;\n   end\n   default : begin \n     data_11 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_15 ) == ( 6'bx1xx1x ) |-> cfg_4 == hw_12 ;endproperty \nproperty name: ( interrupt_control_status_15 ) == ( 7'h59 ) |-> chip_3 == hw_18 ;endproperty \nproperty name: ( interrupt_control_status_15 ) == ( 5'hxx ) |-> chip_12 == fsm_8 ;endproperty \nproperty name; ( ( interrupt_control_status_15 ) != 6'bx1xx1x ) || ( ( interrupt_control_status_15 ) != 7'h59 ) || ( interrupt_control_status_15 ) != 5'hxx ) ) |-> data_11 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_19 ) \n   5'bxx010 : begin\n     hw_13 = chip_18;\n   end\n   default : begin \n     chip_7 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_19 ) == ( 5'bxx010 ) |-> hw_13 == chip_18 ;endproperty \nproperty name; ( operation_code_19 ) != 5'bxx010 ) ) |-> chip_7 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_14 ) \n   6'bx1101x : begin\n     clk_1 = reg_1;\n   end\n   7'b01xxxxx : begin\n     core_8 = chip_8;\n   end\n   7'b010x000 : begin\n     rst_5 = rst_8;\n   end\n   default : begin \n     rst_4 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_14 ) == ( 6'bx1101x ) |-> clk_1 == reg_1 ;endproperty \nproperty name: ( interrupt_request_14 ) == ( 7'b01xxxxx ) |-> core_8 == chip_8 ;endproperty \nproperty name: ( interrupt_request_14 ) == ( 7'b010x000 ) |-> rst_5 == rst_8 ;endproperty \nproperty name; ( ( interrupt_request_14 ) != 6'bx1101x ) || ( ( interrupt_request_14 ) != 7'b01xxxxx ) || ( interrupt_request_14 ) != 7'b010x000 ) ) |-> rst_4 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_14 ) \n   7'b0111xx1 : begin\n     cfg_20 = sig_18;\n   end\n   6'b0xx101 : begin\n     chip_6 = rst_7;\n   end\n   7'h7e : begin\n     err_12 = reg_11;\n   end\n   7'b0x0xxxx : begin\n     cfg_7 = auth_17;\n   end\n   5'b0000x : begin\n     hw_3 = rx_8;\n   end\n   default : begin \n     data_7 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_14 ) == ( 7'b0111xx1 ) |-> cfg_20 == sig_18 ;endproperty \nproperty name: ( data_register_status_14 ) == ( 6'b0xx101 ) |-> chip_6 == rst_7 ;endproperty \nproperty name: ( data_register_status_14 ) == ( 7'h7e ) |-> err_12 == reg_11 ;endproperty \nproperty name: ( data_register_status_14 ) == ( 7'b0x0xxxx ) |-> cfg_7 == auth_17 ;endproperty \nproperty name: ( data_register_status_14 ) == ( 5'b0000x ) |-> hw_3 == rx_8 ;endproperty \nproperty name; ( ( data_register_status_14 ) != 7'b0111xx1 ) || ( ( data_register_status_14 ) != 6'b0xx101 ) || ( ( data_register_status_14 ) != 7'h7e ) || ( ( data_register_status_14 ) != 7'b0x0xxxx ) || ( data_register_status_14 ) != 5'b0000x ) ) |-> data_7 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_16 ) \n   7'b111000x : begin\n     data_17 = data_2;\n   end\n   default : begin \n     rx_11 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_16 ) == ( 7'b111000x ) |-> data_17 == data_2 ;endproperty \nproperty name; ( input_status_register_16 ) != 7'b111000x ) ) |-> rx_11 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_11 ) \n   7'bxx1xxx0 : begin\n     sig_3 = fsm_12;\n   end\n   7'b01xx010 : begin\n     err_17 = tx_8;\n   end\n   default : begin \n     rst_14 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( data_control_11 ) == ( 7'bxx1xxx0 ) |-> sig_3 == fsm_12 ;endproperty \nproperty name: ( data_control_11 ) == ( 7'b01xx010 ) |-> err_17 == tx_8 ;endproperty \nproperty name; ( ( data_control_11 ) != 7'bxx1xxx0 ) || ( data_control_11 ) != 7'b01xx010 ) ) |-> rst_14 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_6 ) \n   6'b0100xx : begin\n     cfg_12 = auth_19;\n   end\n   5'b1100x : begin\n     cfg_9 = chip_15;\n   end\n   7'b1001000 : begin\n     chip_16 = clk_5;\n   end\n   7'b10x01xx : begin\n     rst_11 = reg_5;\n   end\n   7'h12 : begin\n     auth_2 = chip_15;\n   end\n   default : begin \n     sig_3 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( output_data_6 ) == ( 6'b0100xx ) |-> cfg_12 == auth_19 ;endproperty \nproperty name: ( output_data_6 ) == ( 5'b1100x ) |-> cfg_9 == chip_15 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'b1001000 ) |-> chip_16 == clk_5 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'b10x01xx ) |-> rst_11 == reg_5 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'h12 ) |-> auth_2 == chip_15 ;endproperty \nproperty name; ( ( output_data_6 ) != 6'b0100xx ) || ( ( output_data_6 ) != 5'b1100x ) || ( ( output_data_6 ) != 7'b1001000 ) || ( ( output_data_6 ) != 7'b10x01xx ) || ( output_data_6 ) != 7'h12 ) ) |-> sig_3 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_18 ) \n   7'b00xxx00 : begin\n     err_15 = cfg_2;\n   end\n   5'b01x1x : begin\n     rst_9 = cfg_1;\n   end\n   6'b110000 : begin\n     cfg_15 = cfg_12;\n   end\n   default : begin \n     data_20 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_18 ) == ( 7'b00xxx00 ) |-> err_15 == cfg_2 ;endproperty \nproperty name: ( output_buffer_18 ) == ( 5'b01x1x ) |-> rst_9 == cfg_1 ;endproperty \nproperty name: ( output_buffer_18 ) == ( 6'b110000 ) |-> cfg_15 == cfg_12 ;endproperty \nproperty name; ( ( output_buffer_18 ) != 7'b00xxx00 ) || ( ( output_buffer_18 ) != 5'b01x1x ) || ( output_buffer_18 ) != 6'b110000 ) ) |-> data_20 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_17 ) \n   6'b11x001 : begin\n     core_6 = clk_1;\n   end\n   7'b1x01xx1 : begin\n     rx_12 = chip_1;\n   end\n   6'b101x1x : begin\n     chip_20 = clk_3;\n   end\n   7'b010101x : begin\n     chip_5 = rst_1;\n   end\n   4'bxx10 : begin\n     clk_20 = rst_5;\n   end\n   default : begin \n     tx_10 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_17 ) == ( 6'b11x001 ) |-> core_6 == clk_1 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'b1x01xx1 ) |-> rx_12 == chip_1 ;endproperty \nproperty name: ( status_flag_17 ) == ( 6'b101x1x ) |-> chip_20 == clk_3 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'b010101x ) |-> chip_5 == rst_1 ;endproperty \nproperty name: ( status_flag_17 ) == ( 4'bxx10 ) |-> clk_20 == rst_5 ;endproperty \nproperty name; ( ( status_flag_17 ) != 6'b11x001 ) || ( ( status_flag_17 ) != 7'b1x01xx1 ) || ( ( status_flag_17 ) != 6'b101x1x ) || ( ( status_flag_17 ) != 7'b010101x ) || ( status_flag_17 ) != 4'bxx10 ) ) |-> tx_10 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   6'bx0xxx1 : begin\n     core_17 = fsm_18;\n   end\n   7'bx1xx00x : begin\n     cfg_19 = data_6;\n   end\n   7'hf : begin\n     core_9 = sig_17;\n   end\n   6'b0xx1x1 : begin\n     core_10 = core_15;\n   end\n   default : begin \n     clk_11 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_16 ) == ( 6'bx0xxx1 ) |-> core_17 == fsm_18 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'bx1xx00x ) |-> cfg_19 == data_6 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'hf ) |-> core_9 == sig_17 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 6'b0xx1x1 ) |-> core_10 == core_15 ;endproperty \nproperty name; ( ( output_buffer_status_16 ) != 6'bx0xxx1 ) || ( ( output_buffer_status_16 ) != 7'bx1xx00x ) || ( ( output_buffer_status_16 ) != 7'hf ) || ( output_buffer_status_16 ) != 6'b0xx1x1 ) ) |-> clk_11 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'b110x0xx : begin\n     rx_5 = tx_12;\n   end\n   7'b01x0xx1 : begin\n     rx_9 = tx_3;\n   end\n   default : begin \n     clk_13 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_17 ) == ( 7'b110x0xx ) |-> rx_5 == tx_12 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( 7'b01x0xx1 ) |-> rx_9 == tx_3 ;endproperty \nproperty name; ( ( interrupt_control_status_17 ) != 7'b110x0xx ) || ( interrupt_control_status_17 ) != 7'b01x0xx1 ) ) |-> clk_13 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_4 ) \n   6'bx10101 : begin\n     tx_9 = clk_2;\n   end\n   5'b00001 : begin\n     data_20 = cfg_14;\n   end\n   6'b11x101 : begin\n     hw_12 = auth_20;\n   end\n   default : begin \n     rx_18 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_4 ) == ( 6'bx10101 ) |-> tx_9 == clk_2 ;endproperty \nproperty name: ( mode_register_4 ) == ( 5'b00001 ) |-> data_20 == cfg_14 ;endproperty \nproperty name: ( mode_register_4 ) == ( 6'b11x101 ) |-> hw_12 == auth_20 ;endproperty \nproperty name; ( ( mode_register_4 ) != 6'bx10101 ) || ( ( mode_register_4 ) != 5'b00001 ) || ( mode_register_4 ) != 6'b11x101 ) ) |-> rx_18 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_17 ) \n   7'bx100110 : begin\n     err_18 = clk_13;\n   end\n   7'b11x11x1 : begin\n     chip_18 = auth_7;\n   end\n   7'b1001011 : begin\n     rst_14 = rst_3;\n   end\n   7'b1xx11xx : begin\n     clk_4 = err_11;\n   end\n   5'b100x1 : begin\n     core_6 = clk_9;\n   end\n   default : begin \n     auth_11 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_17 ) == ( 7'bx100110 ) |-> err_18 == clk_13 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 7'b11x11x1 ) |-> chip_18 == auth_7 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 7'b1001011 ) |-> rst_14 == rst_3 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 7'b1xx11xx ) |-> clk_4 == err_11 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 5'b100x1 ) |-> core_6 == clk_9 ;endproperty \nproperty name; ( ( output_buffer_17 ) != 7'bx100110 ) || ( ( output_buffer_17 ) != 7'b11x11x1 ) || ( ( output_buffer_17 ) != 7'b1001011 ) || ( ( output_buffer_17 ) != 7'b1xx11xx ) || ( output_buffer_17 ) != 5'b100x1 ) ) |-> auth_11 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_11 ) \n   6'h16 : begin\n     reg_1 = rst_5;\n   end\n   reg_10 : begin\n     clk_7 = rst_19;\n   end\n   default : begin \n     cfg_5 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_11 ) == ( 6'h16 ) |-> reg_1 == rst_5 ;endproperty \nproperty name: ( status_register_status_11 ) == ( reg_10 ) |-> clk_7 == rst_19 ;endproperty \nproperty name; ( ( status_register_status_11 ) != 6'h16 ) || ( status_register_status_11 ) != reg_10 ) ) |-> cfg_5 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_16 ) \n   7'b0x10111 : begin\n     rx_17 = auth_9;\n   end\n   default : begin \n     chip_2 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_16 ) == ( 7'b0x10111 ) |-> rx_17 == auth_9 ;endproperty \nproperty name; ( operation_status_16 ) != 7'b0x10111 ) ) |-> chip_2 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_5 ) \n   7'b1xx11x1 : begin\n     tx_13 = fsm_18;\n   end\n   default : begin \n     hw_12 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( data_status_5 ) == ( 7'b1xx11x1 ) |-> tx_13 == fsm_18 ;endproperty \nproperty name; ( data_status_5 ) != 7'b1xx11x1 ) ) |-> hw_12 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_6 ) \n   7'bx1xxxx0 : begin\n     rx_9 = fsm_9;\n   end\n   default : begin \n     clk_8 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( start_address_6 ) == ( 7'bx1xxxx0 ) |-> rx_9 == fsm_9 ;endproperty \nproperty name; ( start_address_6 ) != 7'bx1xxxx0 ) ) |-> clk_8 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_8 ) \n   6'bxx1xx1 : begin\n     tx_8 = clk_12;\n   end\n   default : begin \n     cfg_3 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_8 ) == ( 6'bxx1xx1 ) |-> tx_8 == clk_12 ;endproperty \nproperty name; ( valid_input_8 ) != 6'bxx1xx1 ) ) |-> cfg_3 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_18 ) \n   2'b01 : begin\n     data_3 = err_14;\n   end\n   7'b11xx1x0 : begin\n     rst_6 = core_10;\n   end\n   7'bx0x1xx1 : begin\n     hw_1 = fsm_14;\n   end\n   7'bx1xx0x0 : begin\n     fsm_16 = hw_18;\n   end\n   6'bxxx00x : begin\n     cfg_4 = chip_13;\n   end\n   default : begin \n     sig_14 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_18 ) == ( 2'b01 ) |-> data_3 == err_14 ;endproperty \nproperty name: ( ready_register_18 ) == ( 7'b11xx1x0 ) |-> rst_6 == core_10 ;endproperty \nproperty name: ( ready_register_18 ) == ( 7'bx0x1xx1 ) |-> hw_1 == fsm_14 ;endproperty \nproperty name: ( ready_register_18 ) == ( 7'bx1xx0x0 ) |-> fsm_16 == hw_18 ;endproperty \nproperty name: ( ready_register_18 ) == ( 6'bxxx00x ) |-> cfg_4 == chip_13 ;endproperty \nproperty name; ( ( ready_register_18 ) != 2'b01 ) || ( ( ready_register_18 ) != 7'b11xx1x0 ) || ( ( ready_register_18 ) != 7'bx0x1xx1 ) || ( ( ready_register_18 ) != 7'bx1xx0x0 ) || ( ready_register_18 ) != 6'bxxx00x ) ) |-> sig_14 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_11 ) \n   7'b1x11xxx : begin\n     clk_5 = auth_7;\n   end\n   err_5 : begin\n     hw_10 = hw_10;\n   end\n   default : begin \n     data_16 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_11 ) == ( 7'b1x11xxx ) |-> clk_5 == auth_7 ;endproperty \nproperty name: ( ready_output_11 ) == ( err_5 ) |-> hw_10 == hw_10 ;endproperty \nproperty name; ( ( ready_output_11 ) != 7'b1x11xxx ) || ( ready_output_11 ) != err_5 ) ) |-> data_16 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_7 ) \n   7'bx101x11 : begin\n     sig_19 = chip_2;\n   end\n   7'b0111000 : begin\n     core_15 = cfg_6;\n   end\n   5'h1c : begin\n     hw_12 = rx_7;\n   end\n   default : begin \n     rx_14 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( address_7 ) == ( 7'bx101x11 ) |-> sig_19 == chip_2 ;endproperty \nproperty name: ( address_7 ) == ( 7'b0111000 ) |-> core_15 == cfg_6 ;endproperty \nproperty name: ( address_7 ) == ( 5'h1c ) |-> hw_12 == rx_7 ;endproperty \nproperty name; ( ( address_7 ) != 7'bx101x11 ) || ( ( address_7 ) != 7'b0111000 ) || ( address_7 ) != 5'h1c ) ) |-> rx_14 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_18 ) \n   7'b00x001x : begin\n     rst_4 = auth_15;\n   end\n   7'b1011xxx : begin\n     rx_6 = core_14;\n   end\n   default : begin \n     hw_5 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( input_data_18 ) == ( 7'b00x001x ) |-> rst_4 == auth_15 ;endproperty \nproperty name: ( input_data_18 ) == ( 7'b1011xxx ) |-> rx_6 == core_14 ;endproperty \nproperty name; ( ( input_data_18 ) != 7'b00x001x ) || ( input_data_18 ) != 7'b1011xxx ) ) |-> hw_5 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_3 ) \n   7'b0011000 : begin\n     err_3 = hw_2;\n   end\n   7'h5d : begin\n     sig_10 = err_3;\n   end\n   7'b0xxxx1x : begin\n     err_11 = auth_10;\n   end\n   7'b0xx1x0x : begin\n     chip_13 = err_11;\n   end\n   default : begin \n     hw_17 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( instruction_3 ) == ( 7'b0011000 ) |-> err_3 == hw_2 ;endproperty \nproperty name: ( instruction_3 ) == ( 7'h5d ) |-> sig_10 == err_3 ;endproperty \nproperty name: ( instruction_3 ) == ( 7'b0xxxx1x ) |-> err_11 == auth_10 ;endproperty \nproperty name: ( instruction_3 ) == ( 7'b0xx1x0x ) |-> chip_13 == err_11 ;endproperty \nproperty name; ( ( instruction_3 ) != 7'b0011000 ) || ( ( instruction_3 ) != 7'h5d ) || ( ( instruction_3 ) != 7'b0xxxx1x ) || ( instruction_3 ) != 7'b0xx1x0x ) ) |-> hw_17 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_11 ) \n   7'bx00x001 : begin\n     fsm_10 = tx_6;\n   end\n   data_15 : begin\n     rx_5 = auth_16;\n   end\n   3'b10x : begin\n     tx_11 = rst_20;\n   end\n   7'b1100101 : begin\n     data_3 = rx_20;\n   end\n   7'h48 : begin\n     tx_18 = hw_1;\n   end\n   default : begin \n     data_1 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( status_register_11 ) == ( 7'bx00x001 ) |-> fsm_10 == tx_6 ;endproperty \nproperty name: ( status_register_11 ) == ( data_15 ) |-> rx_5 == auth_16 ;endproperty \nproperty name: ( status_register_11 ) == ( 3'b10x ) |-> tx_11 == rst_20 ;endproperty \nproperty name: ( status_register_11 ) == ( 7'b1100101 ) |-> data_3 == rx_20 ;endproperty \nproperty name: ( status_register_11 ) == ( 7'h48 ) |-> tx_18 == hw_1 ;endproperty \nproperty name; ( ( status_register_11 ) != 7'bx00x001 ) || ( ( status_register_11 ) != data_15 ) || ( ( status_register_11 ) != 3'b10x ) || ( ( status_register_11 ) != 7'b1100101 ) || ( status_register_11 ) != 7'h48 ) ) |-> data_1 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_9 ) \n   6'bx110xx : begin\n     hw_11 = chip_14;\n   end\n   7'bxx0xxx0 : begin\n     auth_7 = chip_17;\n   end\n   7'h49 : begin\n     reg_18 = fsm_8;\n   end\n   6'b111110 : begin\n     fsm_16 = fsm_3;\n   end\n   4'bxxx1 : begin\n     fsm_2 = core_8;\n   end\n   default : begin \n     auth_16 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( data_status_9 ) == ( 6'bx110xx ) |-> hw_11 == chip_14 ;endproperty \nproperty name: ( data_status_9 ) == ( 7'bxx0xxx0 ) |-> auth_7 == chip_17 ;endproperty \nproperty name: ( data_status_9 ) == ( 7'h49 ) |-> reg_18 == fsm_8 ;endproperty \nproperty name: ( data_status_9 ) == ( 6'b111110 ) |-> fsm_16 == fsm_3 ;endproperty \nproperty name: ( data_status_9 ) == ( 4'bxxx1 ) |-> fsm_2 == core_8 ;endproperty \nproperty name; ( ( data_status_9 ) != 6'bx110xx ) || ( ( data_status_9 ) != 7'bxx0xxx0 ) || ( ( data_status_9 ) != 7'h49 ) || ( ( data_status_9 ) != 6'b111110 ) || ( data_status_9 ) != 4'bxxx1 ) ) |-> auth_16 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_12 ) \n   7'b10xxx0x : begin\n     auth_9 = hw_20;\n   end\n   7'h2 : begin\n     fsm_13 = core_11;\n   end\n   default : begin \n     rx_5 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_12 ) == ( 7'b10xxx0x ) |-> auth_9 == hw_20 ;endproperty \nproperty name: ( input_buffer_12 ) == ( 7'h2 ) |-> fsm_13 == core_11 ;endproperty \nproperty name; ( ( input_buffer_12 ) != 7'b10xxx0x ) || ( input_buffer_12 ) != 7'h2 ) ) |-> rx_5 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_4 ) \n   5'bx0xxx : begin\n     err_20 = sig_18;\n   end\n   6'bxx1xxx : begin\n     rst_16 = rx_18;\n   end\n   3'b1x0 : begin\n     hw_19 = chip_17;\n   end\n   7'b010xx10 : begin\n     hw_8 = clk_15;\n   end\n   default : begin \n     core_17 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( address_status_4 ) == ( 5'bx0xxx ) |-> err_20 == sig_18 ;endproperty \nproperty name: ( address_status_4 ) == ( 6'bxx1xxx ) |-> rst_16 == rx_18 ;endproperty \nproperty name: ( address_status_4 ) == ( 3'b1x0 ) |-> hw_19 == chip_17 ;endproperty \nproperty name: ( address_status_4 ) == ( 7'b010xx10 ) |-> hw_8 == clk_15 ;endproperty \nproperty name; ( ( address_status_4 ) != 5'bx0xxx ) || ( ( address_status_4 ) != 6'bxx1xxx ) || ( ( address_status_4 ) != 3'b1x0 ) || ( address_status_4 ) != 7'b010xx10 ) ) |-> core_17 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_8 ) \n   7'h76 : begin\n     rx_20 = sig_4;\n   end\n   6'b001x11 : begin\n     fsm_11 = auth_2;\n   end\n   7'h5d : begin\n     auth_5 = tx_20;\n   end\n   default : begin \n     clk_20 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_8 ) == ( 7'h76 ) |-> rx_20 == sig_4 ;endproperty \nproperty name: ( ready_signal_8 ) == ( 6'b001x11 ) |-> fsm_11 == auth_2 ;endproperty \nproperty name: ( ready_signal_8 ) == ( 7'h5d ) |-> auth_5 == tx_20 ;endproperty \nproperty name; ( ( ready_signal_8 ) != 7'h76 ) || ( ( ready_signal_8 ) != 6'b001x11 ) || ( ready_signal_8 ) != 7'h5d ) ) |-> clk_20 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_9 ) \n   6'bxxxx1x : begin\n     tx_6 = rx_9;\n   end\n   5'b0010x : begin\n     clk_3 = core_20;\n   end\n   default : begin \n     auth_9 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_9 ) == ( 6'bxxxx1x ) |-> tx_6 == rx_9 ;endproperty \nproperty name: ( transfer_complete_9 ) == ( 5'b0010x ) |-> clk_3 == core_20 ;endproperty \nproperty name; ( ( transfer_complete_9 ) != 6'bxxxx1x ) || ( transfer_complete_9 ) != 5'b0010x ) ) |-> auth_9 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_6 ) \n   7'b0x1x0xx : begin\n     cfg_20 = rx_2;\n   end\n   7'h14 : begin\n     fsm_1 = rx_10;\n   end\n   6'bx101x0 : begin\n     data_20 = sig_16;\n   end\n   7'bx111000 : begin\n     rst_5 = data_18;\n   end\n   7'b100110x : begin\n     fsm_18 = data_7;\n   end\n   default : begin \n     data_6 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( read_data_6 ) == ( 7'b0x1x0xx ) |-> cfg_20 == rx_2 ;endproperty \nproperty name: ( read_data_6 ) == ( 7'h14 ) |-> fsm_1 == rx_10 ;endproperty \nproperty name: ( read_data_6 ) == ( 6'bx101x0 ) |-> data_20 == sig_16 ;endproperty \nproperty name: ( read_data_6 ) == ( 7'bx111000 ) |-> rst_5 == data_18 ;endproperty \nproperty name: ( read_data_6 ) == ( 7'b100110x ) |-> fsm_18 == data_7 ;endproperty \nproperty name; ( ( read_data_6 ) != 7'b0x1x0xx ) || ( ( read_data_6 ) != 7'h14 ) || ( ( read_data_6 ) != 6'bx101x0 ) || ( ( read_data_6 ) != 7'bx111000 ) || ( read_data_6 ) != 7'b100110x ) ) |-> data_6 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_16 ) \n   3'h3 : begin\n     data_20 = chip_1;\n   end\n   7'h74 : begin\n     auth_19 = err_14;\n   end\n   7'hxb : begin\n     rst_2 = sig_20;\n   end\n   7'b1x11x00 : begin\n     rst_17 = hw_4;\n   end\n   7'h2c : begin\n     auth_1 = reg_12;\n   end\n   default : begin \n     cfg_15 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( command_status_16 ) == ( 3'h3 ) |-> data_20 == chip_1 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'h74 ) |-> auth_19 == err_14 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'hxb ) |-> rst_2 == sig_20 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'b1x11x00 ) |-> rst_17 == hw_4 ;endproperty \nproperty name: ( command_status_16 ) == ( 7'h2c ) |-> auth_1 == reg_12 ;endproperty \nproperty name; ( ( command_status_16 ) != 3'h3 ) || ( ( command_status_16 ) != 7'h74 ) || ( ( command_status_16 ) != 7'hxb ) || ( ( command_status_16 ) != 7'b1x11x00 ) || ( command_status_16 ) != 7'h2c ) ) |-> cfg_15 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_13 ) \n   7'b0x101x0 : begin\n     chip_1 = fsm_4;\n   end\n   6'h35 : begin\n     fsm_16 = rst_13;\n   end\n   default : begin \n     fsm_4 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( enable_13 ) == ( 7'b0x101x0 ) |-> chip_1 == fsm_4 ;endproperty \nproperty name: ( enable_13 ) == ( 6'h35 ) |-> fsm_16 == rst_13 ;endproperty \nproperty name; ( ( enable_13 ) != 7'b0x101x0 ) || ( enable_13 ) != 6'h35 ) ) |-> fsm_4 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   7'b101xxx0 : begin\n     sig_15 = core_20;\n   end\n   4'b111x : begin\n     rx_2 = err_14;\n   end\n   default : begin \n     sig_17 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_4 ) == ( 7'b101xxx0 ) |-> sig_15 == core_20 ;endproperty \nproperty name: ( control_buffer_4 ) == ( 4'b111x ) |-> rx_2 == err_14 ;endproperty \nproperty name; ( ( control_buffer_4 ) != 7'b101xxx0 ) || ( control_buffer_4 ) != 4'b111x ) ) |-> sig_17 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_6 ) \n   5'bx1x10 : begin\n     rx_17 = reg_13;\n   end\n   6'bx001xx : begin\n     clk_3 = clk_9;\n   end\n   default : begin \n     chip_5 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( status_output_6 ) == ( 5'bx1x10 ) |-> rx_17 == reg_13 ;endproperty \nproperty name: ( status_output_6 ) == ( 6'bx001xx ) |-> clk_3 == clk_9 ;endproperty \nproperty name; ( ( status_output_6 ) != 5'bx1x10 ) || ( status_output_6 ) != 6'bx001xx ) ) |-> chip_5 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_8 ) \n   7'bx001xxx : begin\n     fsm_15 = chip_19;\n   end\n   7'b1x01000 : begin\n     clk_18 = rst_12;\n   end\n   4'b001x : begin\n     sig_5 = reg_6;\n   end\n   default : begin \n     fsm_8 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( status_output_8 ) == ( 7'bx001xxx ) |-> fsm_15 == chip_19 ;endproperty \nproperty name: ( status_output_8 ) == ( 7'b1x01000 ) |-> clk_18 == rst_12 ;endproperty \nproperty name: ( status_output_8 ) == ( 4'b001x ) |-> sig_5 == reg_6 ;endproperty \nproperty name; ( ( status_output_8 ) != 7'bx001xxx ) || ( ( status_output_8 ) != 7'b1x01000 ) || ( status_output_8 ) != 4'b001x ) ) |-> fsm_8 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_7 ) \n   7'b00xxxxx : begin\n     tx_3 = data_19;\n   end\n   7'h4x : begin\n     tx_20 = data_17;\n   end\n   default : begin \n     cfg_13 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_7 ) == ( 7'b00xxxxx ) |-> tx_3 == data_19 ;endproperty \nproperty name: ( output_buffer_7 ) == ( 7'h4x ) |-> tx_20 == data_17 ;endproperty \nproperty name; ( ( output_buffer_7 ) != 7'b00xxxxx ) || ( output_buffer_7 ) != 7'h4x ) ) |-> cfg_13 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   7'b0x00xx1 : begin\n     tx_11 = fsm_9;\n   end\n   7'b0001x1x : begin\n     hw_5 = data_7;\n   end\n   7'h5d : begin\n     cfg_7 = auth_10;\n   end\n   default : begin \n     hw_15 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_2 ) == ( 7'b0x00xx1 ) |-> tx_11 == fsm_9 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'b0001x1x ) |-> hw_5 == data_7 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'h5d ) |-> cfg_7 == auth_10 ;endproperty \nproperty name; ( ( output_buffer_status_2 ) != 7'b0x00xx1 ) || ( ( output_buffer_status_2 ) != 7'b0001x1x ) || ( output_buffer_status_2 ) != 7'h5d ) ) |-> hw_15 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_19 ) \n   5'h6 : begin\n     err_16 = err_3;\n   end\n   default : begin \n     sig_6 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( end_address_19 ) == ( 5'h6 ) |-> err_16 == err_3 ;endproperty \nproperty name; ( end_address_19 ) != 5'h6 ) ) |-> sig_6 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_7 ) \n   5'bx1x01 : begin\n     core_4 = cfg_5;\n   end\n   7'b0101100 : begin\n     fsm_11 = hw_2;\n   end\n   7'h72 : begin\n     tx_2 = auth_16;\n   end\n   default : begin \n     tx_16 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_7 ) == ( 5'bx1x01 ) |-> core_4 == cfg_5 ;endproperty \nproperty name: ( data_status_register_7 ) == ( 7'b0101100 ) |-> fsm_11 == hw_2 ;endproperty \nproperty name: ( data_status_register_7 ) == ( 7'h72 ) |-> tx_2 == auth_16 ;endproperty \nproperty name; ( ( data_status_register_7 ) != 5'bx1x01 ) || ( ( data_status_register_7 ) != 7'b0101100 ) || ( data_status_register_7 ) != 7'h72 ) ) |-> tx_16 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   7'bxx1xx10 : begin\n     sig_5 = fsm_8;\n   end\n   default : begin \n     auth_4 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_8 ) == ( 7'bxx1xx10 ) |-> sig_5 == fsm_8 ;endproperty \nproperty name; ( interrupt_control_status_8 ) != 7'bxx1xx10 ) ) |-> auth_4 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_2 ) \n   7'b0xxxxx0 : begin\n     rx_8 = hw_10;\n   end\n   5'bxx01x : begin\n     fsm_5 = core_20;\n   end\n   5'b10x00 : begin\n     sig_7 = chip_5;\n   end\n   7'b00x11x0 : begin\n     hw_5 = auth_15;\n   end\n   6'b010001 : begin\n     rx_16 = auth_1;\n   end\n   default : begin \n     core_14 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( end_address_2 ) == ( 7'b0xxxxx0 ) |-> rx_8 == hw_10 ;endproperty \nproperty name: ( end_address_2 ) == ( 5'bxx01x ) |-> fsm_5 == core_20 ;endproperty \nproperty name: ( end_address_2 ) == ( 5'b10x00 ) |-> sig_7 == chip_5 ;endproperty \nproperty name: ( end_address_2 ) == ( 7'b00x11x0 ) |-> hw_5 == auth_15 ;endproperty \nproperty name: ( end_address_2 ) == ( 6'b010001 ) |-> rx_16 == auth_1 ;endproperty \nproperty name; ( ( end_address_2 ) != 7'b0xxxxx0 ) || ( ( end_address_2 ) != 5'bxx01x ) || ( ( end_address_2 ) != 5'b10x00 ) || ( ( end_address_2 ) != 7'b00x11x0 ) || ( end_address_2 ) != 6'b010001 ) ) |-> core_14 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   6'b1xx001 : begin\n     clk_18 = reg_8;\n   end\n   7'bx1xx01x : begin\n     rst_16 = chip_4;\n   end\n   7'b11100xx : begin\n     rx_12 = rst_15;\n   end\n   default : begin \n     tx_2 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 6'b1xx001 ) |-> clk_18 == reg_8 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 7'bx1xx01x ) |-> rst_16 == chip_4 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 7'b11100xx ) |-> rx_12 == rst_15 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 6'b1xx001 ) || ( ( status_register_buffer_11 ) != 7'bx1xx01x ) || ( status_register_buffer_11 ) != 7'b11100xx ) ) |-> tx_2 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_18 ) \n   7'bxx000x0 : begin\n     rx_11 = data_7;\n   end\n   6'b01xxx0 : begin\n     tx_6 = hw_16;\n   end\n   default : begin \n     rst_12 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_18 ) == ( 7'bxx000x0 ) |-> rx_11 == data_7 ;endproperty \nproperty name: ( data_status_register_status_18 ) == ( 6'b01xxx0 ) |-> tx_6 == hw_16 ;endproperty \nproperty name; ( ( data_status_register_status_18 ) != 7'bxx000x0 ) || ( data_status_register_status_18 ) != 6'b01xxx0 ) ) |-> rst_12 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_17 ) \n   7'bx00x0x0 : begin\n     chip_2 = auth_5;\n   end\n   7'b100111x : begin\n     sig_20 = hw_17;\n   end\n   data_16 : begin\n     chip_13 = rx_4;\n   end\n   6'hxx : begin\n     rx_11 = hw_15;\n   end\n   6'bx10x01 : begin\n     tx_10 = tx_7;\n   end\n   default : begin \n     rx_17 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_17 ) == ( 7'bx00x0x0 ) |-> chip_2 == auth_5 ;endproperty \nproperty name: ( flag_status_17 ) == ( 7'b100111x ) |-> sig_20 == hw_17 ;endproperty \nproperty name: ( flag_status_17 ) == ( data_16 ) |-> chip_13 == rx_4 ;endproperty \nproperty name: ( flag_status_17 ) == ( 6'hxx ) |-> rx_11 == hw_15 ;endproperty \nproperty name: ( flag_status_17 ) == ( 6'bx10x01 ) |-> tx_10 == tx_7 ;endproperty \nproperty name; ( ( flag_status_17 ) != 7'bx00x0x0 ) || ( ( flag_status_17 ) != 7'b100111x ) || ( ( flag_status_17 ) != data_16 ) || ( ( flag_status_17 ) != 6'hxx ) || ( flag_status_17 ) != 6'bx10x01 ) ) |-> rx_17 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   cfg_3 : begin\n     err_10 = rx_11;\n   end\n   7'h70 : begin\n     core_2 = hw_19;\n   end\n   7'h4x : begin\n     data_6 = auth_11;\n   end\n   default : begin \n     clk_5 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_13 ) == ( cfg_3 ) |-> err_10 == rx_11 ;endproperty \nproperty name: ( status_register_status_13 ) == ( 7'h70 ) |-> core_2 == hw_19 ;endproperty \nproperty name: ( status_register_status_13 ) == ( 7'h4x ) |-> data_6 == auth_11 ;endproperty \nproperty name; ( ( status_register_status_13 ) != cfg_3 ) || ( ( status_register_status_13 ) != 7'h70 ) || ( status_register_status_13 ) != 7'h4x ) ) |-> clk_5 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_11 ) \n   6'b1xxxx1 : begin\n     hw_5 = sig_9;\n   end\n   default : begin \n     hw_14 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_11 ) == ( 6'b1xxxx1 ) |-> hw_5 == sig_9 ;endproperty \nproperty name; ( data_register_status_11 ) != 6'b1xxxx1 ) ) |-> hw_14 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_9 ) \n   6'b1xxx0x : begin\n     rx_18 = cfg_8;\n   end\n   5'h5 : begin\n     cfg_17 = data_4;\n   end\n   default : begin \n     core_8 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( address_register_9 ) == ( 6'b1xxx0x ) |-> rx_18 == cfg_8 ;endproperty \nproperty name: ( address_register_9 ) == ( 5'h5 ) |-> cfg_17 == data_4 ;endproperty \nproperty name; ( ( address_register_9 ) != 6'b1xxx0x ) || ( address_register_9 ) != 5'h5 ) ) |-> core_8 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_8 ) \n   7'h2f : begin\n     auth_14 = fsm_7;\n   end\n   7'h1e : begin\n     fsm_7 = tx_4;\n   end\n   7'h66 : begin\n     clk_19 = data_8;\n   end\n   7'b110xxx0 : begin\n     hw_13 = tx_17;\n   end\n   4'hc : begin\n     cfg_11 = hw_16;\n   end\n   default : begin \n     reg_8 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_8 ) == ( 7'h2f ) |-> auth_14 == fsm_7 ;endproperty \nproperty name: ( read_enable_8 ) == ( 7'h1e ) |-> fsm_7 == tx_4 ;endproperty \nproperty name: ( read_enable_8 ) == ( 7'h66 ) |-> clk_19 == data_8 ;endproperty \nproperty name: ( read_enable_8 ) == ( 7'b110xxx0 ) |-> hw_13 == tx_17 ;endproperty \nproperty name: ( read_enable_8 ) == ( 4'hc ) |-> cfg_11 == hw_16 ;endproperty \nproperty name; ( ( read_enable_8 ) != 7'h2f ) || ( ( read_enable_8 ) != 7'h1e ) || ( ( read_enable_8 ) != 7'h66 ) || ( ( read_enable_8 ) != 7'b110xxx0 ) || ( read_enable_8 ) != 4'hc ) ) |-> reg_8 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_15 ) \n   6'b1111xx : begin\n     clk_14 = cfg_14;\n   end\n   7'h76 : begin\n     tx_10 = fsm_19;\n   end\n   6'b100000 : begin\n     reg_8 = cfg_3;\n   end\n   5'b01110 : begin\n     err_4 = auth_12;\n   end\n   5'b10x10 : begin\n     cfg_4 = auth_1;\n   end\n   default : begin \n     data_5 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_15 ) == ( 6'b1111xx ) |-> clk_14 == cfg_14 ;endproperty \nproperty name: ( output_status_register_15 ) == ( 7'h76 ) |-> tx_10 == fsm_19 ;endproperty \nproperty name: ( output_status_register_15 ) == ( 6'b100000 ) |-> reg_8 == cfg_3 ;endproperty \nproperty name: ( output_status_register_15 ) == ( 5'b01110 ) |-> err_4 == auth_12 ;endproperty \nproperty name: ( output_status_register_15 ) == ( 5'b10x10 ) |-> cfg_4 == auth_1 ;endproperty \nproperty name; ( ( output_status_register_15 ) != 6'b1111xx ) || ( ( output_status_register_15 ) != 7'h76 ) || ( ( output_status_register_15 ) != 6'b100000 ) || ( ( output_status_register_15 ) != 5'b01110 ) || ( output_status_register_15 ) != 5'b10x10 ) ) |-> data_5 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_13 ) \n   3'bxx1 : begin\n     fsm_9 = fsm_2;\n   end\n   default : begin \n     rx_18 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_13 ) == ( 3'bxx1 ) |-> fsm_9 == fsm_2 ;endproperty \nproperty name; ( control_status_buffer_13 ) != 3'bxx1 ) ) |-> rx_18 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_6 ) \n   7'b11x1x00 : begin\n     cfg_17 = hw_1;\n   end\n   7'b0xxx010 : begin\n     err_12 = sig_19;\n   end\n   6'hc : begin\n     hw_2 = auth_3;\n   end\n   7'b11000xx : begin\n     auth_15 = err_19;\n   end\n   6'bxx11x1 : begin\n     hw_6 = cfg_18;\n   end\n   default : begin \n     core_4 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( output_status_6 ) == ( 7'b11x1x00 ) |-> cfg_17 == hw_1 ;endproperty \nproperty name: ( output_status_6 ) == ( 7'b0xxx010 ) |-> err_12 == sig_19 ;endproperty \nproperty name: ( output_status_6 ) == ( 6'hc ) |-> hw_2 == auth_3 ;endproperty \nproperty name: ( output_status_6 ) == ( 7'b11000xx ) |-> auth_15 == err_19 ;endproperty \nproperty name: ( output_status_6 ) == ( 6'bxx11x1 ) |-> hw_6 == cfg_18 ;endproperty \nproperty name; ( ( output_status_6 ) != 7'b11x1x00 ) || ( ( output_status_6 ) != 7'b0xxx010 ) || ( ( output_status_6 ) != 6'hc ) || ( ( output_status_6 ) != 7'b11000xx ) || ( output_status_6 ) != 6'bxx11x1 ) ) |-> core_4 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   6'b10x10x : begin\n     rx_16 = chip_1;\n   end\n   5'h19 : begin\n     fsm_13 = rst_19;\n   end\n   default : begin \n     rx_5 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_1 ) == ( 6'b10x10x ) |-> rx_16 == chip_1 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 5'h19 ) |-> fsm_13 == rst_19 ;endproperty \nproperty name; ( ( interrupt_enable_1 ) != 6'b10x10x ) || ( interrupt_enable_1 ) != 5'h19 ) ) |-> rx_5 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_3 ) \n   6'b00xx1x : begin\n     err_8 = chip_9;\n   end\n   5'b0x00x : begin\n     data_20 = rx_17;\n   end\n   7'b1xxx0xx : begin\n     chip_8 = fsm_13;\n   end\n   6'b00x101 : begin\n     reg_14 = cfg_7;\n   end\n   default : begin \n     auth_7 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_3 ) == ( 6'b00xx1x ) |-> err_8 == chip_9 ;endproperty \nproperty name: ( write_enable_3 ) == ( 5'b0x00x ) |-> data_20 == rx_17 ;endproperty \nproperty name: ( write_enable_3 ) == ( 7'b1xxx0xx ) |-> chip_8 == fsm_13 ;endproperty \nproperty name: ( write_enable_3 ) == ( 6'b00x101 ) |-> reg_14 == cfg_7 ;endproperty \nproperty name; ( ( write_enable_3 ) != 6'b00xx1x ) || ( ( write_enable_3 ) != 5'b0x00x ) || ( ( write_enable_3 ) != 7'b1xxx0xx ) || ( write_enable_3 ) != 6'b00x101 ) ) |-> auth_7 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_12 ) \n   7'bxxxx01x : begin\n     err_5 = clk_17;\n   end\n   7'h41 : begin\n     tx_19 = reg_8;\n   end\n   6'b0xx1xx : begin\n     err_10 = clk_15;\n   end\n   7'b0110100 : begin\n     auth_6 = fsm_13;\n   end\n   default : begin \n     fsm_1 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_12 ) == ( 7'bxxxx01x ) |-> err_5 == clk_17 ;endproperty \nproperty name: ( status_register_12 ) == ( 7'h41 ) |-> tx_19 == reg_8 ;endproperty \nproperty name: ( status_register_12 ) == ( 6'b0xx1xx ) |-> err_10 == clk_15 ;endproperty \nproperty name: ( status_register_12 ) == ( 7'b0110100 ) |-> auth_6 == fsm_13 ;endproperty \nproperty name; ( ( status_register_12 ) != 7'bxxxx01x ) || ( ( status_register_12 ) != 7'h41 ) || ( ( status_register_12 ) != 6'b0xx1xx ) || ( status_register_12 ) != 7'b0110100 ) ) |-> fsm_1 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_10 ) \n   7'b1001000 : begin\n     cfg_1 = hw_11;\n   end\n   default : begin \n     data_9 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( output_status_10 ) == ( 7'b1001000 ) |-> cfg_1 == hw_11 ;endproperty \nproperty name; ( output_status_10 ) != 7'b1001000 ) ) |-> data_9 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_16 ) \n   7'bx100000 : begin\n     cfg_12 = err_10;\n   end\n   5'bxx000 : begin\n     rst_15 = hw_5;\n   end\n   7'b10x1100 : begin\n     hw_13 = chip_20;\n   end\n   default : begin \n     err_7 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_16 ) == ( 7'bx100000 ) |-> cfg_12 == err_10 ;endproperty \nproperty name: ( acknowledge_signal_16 ) == ( 5'bxx000 ) |-> rst_15 == hw_5 ;endproperty \nproperty name: ( acknowledge_signal_16 ) == ( 7'b10x1100 ) |-> hw_13 == chip_20 ;endproperty \nproperty name; ( ( acknowledge_signal_16 ) != 7'bx100000 ) || ( ( acknowledge_signal_16 ) != 5'bxx000 ) || ( acknowledge_signal_16 ) != 7'b10x1100 ) ) |-> err_7 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_2 ) \n   7'b1x1x0xx : begin\n     err_20 = data_15;\n   end\n   7'bxxxxxx0 : begin\n     err_16 = cfg_14;\n   end\n   7'h38 : begin\n     rx_4 = rst_7;\n   end\n   7'bxxx10xx : begin\n     chip_1 = chip_11;\n   end\n   default : begin \n     auth_12 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( command_status_2 ) == ( 7'b1x1x0xx ) |-> err_20 == data_15 ;endproperty \nproperty name: ( command_status_2 ) == ( 7'bxxxxxx0 ) |-> err_16 == cfg_14 ;endproperty \nproperty name: ( command_status_2 ) == ( 7'h38 ) |-> rx_4 == rst_7 ;endproperty \nproperty name: ( command_status_2 ) == ( 7'bxxx10xx ) |-> chip_1 == chip_11 ;endproperty \nproperty name; ( ( command_status_2 ) != 7'b1x1x0xx ) || ( ( command_status_2 ) != 7'bxxxxxx0 ) || ( ( command_status_2 ) != 7'h38 ) || ( command_status_2 ) != 7'bxxx10xx ) ) |-> auth_12 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_12 ) \n   7'b1xx01xx : begin\n     cfg_13 = fsm_2;\n   end\n   7'b1xxxxxx : begin\n     clk_13 = fsm_1;\n   end\n   default : begin \n     chip_4 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_12 ) == ( 7'b1xx01xx ) |-> cfg_13 == fsm_2 ;endproperty \nproperty name: ( output_buffer_status_12 ) == ( 7'b1xxxxxx ) |-> clk_13 == fsm_1 ;endproperty \nproperty name; ( ( output_buffer_status_12 ) != 7'b1xx01xx ) || ( output_buffer_status_12 ) != 7'b1xxxxxx ) ) |-> chip_4 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_12 ) \n   5'b11010 : begin\n     chip_3 = rx_10;\n   end\n   5'b0x100 : begin\n     rst_16 = cfg_8;\n   end\n   5'bxx001 : begin\n     reg_1 = data_20;\n   end\n   7'h5x : begin\n     fsm_18 = data_2;\n   end\n   default : begin \n     rst_12 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_12 ) == ( 5'b11010 ) |-> chip_3 == rx_10 ;endproperty \nproperty name: ( output_buffer_12 ) == ( 5'b0x100 ) |-> rst_16 == cfg_8 ;endproperty \nproperty name: ( output_buffer_12 ) == ( 5'bxx001 ) |-> reg_1 == data_20 ;endproperty \nproperty name: ( output_buffer_12 ) == ( 7'h5x ) |-> fsm_18 == data_2 ;endproperty \nproperty name; ( ( output_buffer_12 ) != 5'b11010 ) || ( ( output_buffer_12 ) != 5'b0x100 ) || ( ( output_buffer_12 ) != 5'bxx001 ) || ( output_buffer_12 ) != 7'h5x ) ) |-> rst_12 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_4 ) \n   data_12 : begin\n     chip_17 = chip_18;\n   end\n   default : begin \n     hw_8 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( end_address_4 ) == ( data_12 ) |-> chip_17 == chip_18 ;endproperty \nproperty name; ( end_address_4 ) != data_12 ) ) |-> hw_8 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_3 ) \n   7'bxxxx10x : begin\n     hw_20 = err_12;\n   end\n   rx_9 : begin\n     chip_10 = hw_2;\n   end\n   default : begin \n     clk_3 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_3 ) == ( 7'bxxxx10x ) |-> hw_20 == err_12 ;endproperty \nproperty name: ( control_flag_register_3 ) == ( rx_9 ) |-> chip_10 == hw_2 ;endproperty \nproperty name; ( ( control_flag_register_3 ) != 7'bxxxx10x ) || ( control_flag_register_3 ) != rx_9 ) ) |-> clk_3 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_4 ) \n   7'b1xx11x1 : begin\n     err_3 = data_3;\n   end\n   6'h23 : begin\n     rx_12 = data_4;\n   end\n   data_6 : begin\n     core_12 = fsm_19;\n   end\n   3'bx10 : begin\n     hw_1 = tx_16;\n   end\n   default : begin \n     tx_14 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_4 ) == ( 7'b1xx11x1 ) |-> err_3 == data_3 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 6'h23 ) |-> rx_12 == data_4 ;endproperty \nproperty name: ( acknowledge_4 ) == ( data_6 ) |-> core_12 == fsm_19 ;endproperty \nproperty name: ( acknowledge_4 ) == ( 3'bx10 ) |-> hw_1 == tx_16 ;endproperty \nproperty name; ( ( acknowledge_4 ) != 7'b1xx11x1 ) || ( ( acknowledge_4 ) != 6'h23 ) || ( ( acknowledge_4 ) != data_6 ) || ( acknowledge_4 ) != 3'bx10 ) ) |-> tx_14 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_13 ) \n   7'b01xxxx0 : begin\n     cfg_3 = clk_15;\n   end\n   default : begin \n     chip_6 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_13 ) == ( 7'b01xxxx0 ) |-> cfg_3 == clk_15 ;endproperty \nproperty name; ( control_status_buffer_13 ) != 7'b01xxxx0 ) ) |-> chip_6 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_3 ) \n   7'bxxx1001 : begin\n     reg_3 = core_17;\n   end\n   7'bxx0x100 : begin\n     tx_18 = tx_13;\n   end\n   6'hxb : begin\n     data_3 = reg_20;\n   end\n   7'b010000x : begin\n     rst_1 = rx_14;\n   end\n   5'b0010x : begin\n     err_14 = reg_3;\n   end\n   default : begin \n     data_5 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_3 ) == ( 7'bxxx1001 ) |-> reg_3 == core_17 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 7'bxx0x100 ) |-> tx_18 == tx_13 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 6'hxb ) |-> data_3 == reg_20 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 7'b010000x ) |-> rst_1 == rx_14 ;endproperty \nproperty name: ( interrupt_flag_3 ) == ( 5'b0010x ) |-> err_14 == reg_3 ;endproperty \nproperty name; ( ( interrupt_flag_3 ) != 7'bxxx1001 ) || ( ( interrupt_flag_3 ) != 7'bxx0x100 ) || ( ( interrupt_flag_3 ) != 6'hxb ) || ( ( interrupt_flag_3 ) != 7'b010000x ) || ( interrupt_flag_3 ) != 5'b0010x ) ) |-> data_5 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_9 ) \n   6'h38 : begin\n     tx_17 = tx_7;\n   end\n   default : begin \n     core_6 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_9 ) == ( 6'h38 ) |-> tx_17 == tx_7 ;endproperty \nproperty name; ( output_buffer_status_9 ) != 6'h38 ) ) |-> core_6 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   7'b1001001 : begin\n     fsm_10 = cfg_12;\n   end\n   tx_3 : begin\n     rx_4 = chip_8;\n   end\n   default : begin \n     auth_6 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_20 ) == ( 7'b1001001 ) |-> fsm_10 == cfg_12 ;endproperty \nproperty name: ( control_register_status_status_20 ) == ( tx_3 ) |-> rx_4 == chip_8 ;endproperty \nproperty name; ( ( control_register_status_status_20 ) != 7'b1001001 ) || ( control_register_status_status_20 ) != tx_3 ) ) |-> auth_6 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_7 ) \n   7'b1111110 : begin\n     reg_11 = reg_2;\n   end\n   7'bxx1x1xx : begin\n     err_9 = reg_18;\n   end\n   6'b110100 : begin\n     rx_7 = tx_14;\n   end\n   4'h1 : begin\n     rx_3 = err_11;\n   end\n   5'ha : begin\n     fsm_19 = clk_2;\n   end\n   default : begin \n     core_7 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_7 ) == ( 7'b1111110 ) |-> reg_11 == reg_2 ;endproperty \nproperty name: ( control_input_7 ) == ( 7'bxx1x1xx ) |-> err_9 == reg_18 ;endproperty \nproperty name: ( control_input_7 ) == ( 6'b110100 ) |-> rx_7 == tx_14 ;endproperty \nproperty name: ( control_input_7 ) == ( 4'h1 ) |-> rx_3 == err_11 ;endproperty \nproperty name: ( control_input_7 ) == ( 5'ha ) |-> fsm_19 == clk_2 ;endproperty \nproperty name; ( ( control_input_7 ) != 7'b1111110 ) || ( ( control_input_7 ) != 7'bxx1x1xx ) || ( ( control_input_7 ) != 6'b110100 ) || ( ( control_input_7 ) != 4'h1 ) || ( control_input_7 ) != 5'ha ) ) |-> core_7 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_3 ) \n   7'h42 : begin\n     fsm_17 = clk_13;\n   end\n   4'b00x1 : begin\n     auth_4 = err_15;\n   end\n   6'b10x000 : begin\n     core_12 = clk_7;\n   end\n   7'bx10x1xx : begin\n     auth_3 = data_9;\n   end\n   default : begin \n     clk_11 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( status_register_3 ) == ( 7'h42 ) |-> fsm_17 == clk_13 ;endproperty \nproperty name: ( status_register_3 ) == ( 4'b00x1 ) |-> auth_4 == err_15 ;endproperty \nproperty name: ( status_register_3 ) == ( 6'b10x000 ) |-> core_12 == clk_7 ;endproperty \nproperty name: ( status_register_3 ) == ( 7'bx10x1xx ) |-> auth_3 == data_9 ;endproperty \nproperty name; ( ( status_register_3 ) != 7'h42 ) || ( ( status_register_3 ) != 4'b00x1 ) || ( ( status_register_3 ) != 6'b10x000 ) || ( status_register_3 ) != 7'bx10x1xx ) ) |-> clk_11 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_2 ) \n   7'h4e : begin\n     tx_9 = reg_15;\n   end\n   7'b1010010 : begin\n     cfg_15 = hw_16;\n   end\n   rx_16 : begin\n     tx_8 = core_17;\n   end\n   7'bx00x1xx : begin\n     core_19 = clk_1;\n   end\n   default : begin \n     hw_12 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( control_input_2 ) == ( 7'h4e ) |-> tx_9 == reg_15 ;endproperty \nproperty name: ( control_input_2 ) == ( 7'b1010010 ) |-> cfg_15 == hw_16 ;endproperty \nproperty name: ( control_input_2 ) == ( rx_16 ) |-> tx_8 == core_17 ;endproperty \nproperty name: ( control_input_2 ) == ( 7'bx00x1xx ) |-> core_19 == clk_1 ;endproperty \nproperty name; ( ( control_input_2 ) != 7'h4e ) || ( ( control_input_2 ) != 7'b1010010 ) || ( ( control_input_2 ) != rx_16 ) || ( control_input_2 ) != 7'bx00x1xx ) ) |-> hw_12 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_9 ) \n   rx_14 : begin\n     fsm_12 = rst_15;\n   end\n   default : begin \n     auth_2 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_9 ) == ( rx_14 ) |-> fsm_12 == rst_15 ;endproperty \nproperty name; ( status_register_status_9 ) != rx_14 ) ) |-> auth_2 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_1 ) \n   4'b1110 : begin\n     reg_3 = data_9;\n   end\n   7'b1011x10 : begin\n     data_2 = rx_11;\n   end\n   default : begin \n     fsm_11 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( output_status_1 ) == ( 4'b1110 ) |-> reg_3 == data_9 ;endproperty \nproperty name: ( output_status_1 ) == ( 7'b1011x10 ) |-> data_2 == rx_11 ;endproperty \nproperty name; ( ( output_status_1 ) != 4'b1110 ) || ( output_status_1 ) != 7'b1011x10 ) ) |-> fsm_11 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_5 ) \n   7'h52 : begin\n     sig_17 = reg_7;\n   end\n   default : begin \n     sig_15 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_5 ) == ( 7'h52 ) |-> sig_17 == reg_7 ;endproperty \nproperty name; ( output_buffer_status_5 ) != 7'h52 ) ) |-> sig_15 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   7'b10x1010 : begin\n     tx_18 = rx_15;\n   end\n   4'b010x : begin\n     tx_8 = tx_15;\n   end\n   6'h2e : begin\n     reg_19 = tx_2;\n   end\n   7'b10x0xxx : begin\n     data_18 = chip_11;\n   end\n   6'b110000 : begin\n     chip_19 = fsm_2;\n   end\n   default : begin \n     tx_11 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_3 ) == ( 7'b10x1010 ) |-> tx_18 == rx_15 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 4'b010x ) |-> tx_8 == tx_15 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 6'h2e ) |-> reg_19 == tx_2 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 7'b10x0xxx ) |-> data_18 == chip_11 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 6'b110000 ) |-> chip_19 == fsm_2 ;endproperty \nproperty name; ( ( input_buffer_status_3 ) != 7'b10x1010 ) || ( ( input_buffer_status_3 ) != 4'b010x ) || ( ( input_buffer_status_3 ) != 6'h2e ) || ( ( input_buffer_status_3 ) != 7'b10x0xxx ) || ( input_buffer_status_3 ) != 6'b110000 ) ) |-> tx_11 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_2 ) \n   5'bxxxx0 : begin\n     chip_20 = cfg_3;\n   end\n   7'h76 : begin\n     clk_3 = err_1;\n   end\n   7'b1x00010 : begin\n     reg_13 = cfg_14;\n   end\n   default : begin \n     reg_12 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_2 ) == ( 5'bxxxx0 ) |-> chip_20 == cfg_3 ;endproperty \nproperty name: ( control_flag_register_2 ) == ( 7'h76 ) |-> clk_3 == err_1 ;endproperty \nproperty name: ( control_flag_register_2 ) == ( 7'b1x00010 ) |-> reg_13 == cfg_14 ;endproperty \nproperty name; ( ( control_flag_register_2 ) != 5'bxxxx0 ) || ( ( control_flag_register_2 ) != 7'h76 ) || ( control_flag_register_2 ) != 7'b1x00010 ) ) |-> reg_12 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_12 ) \n   7'b011xx10 : begin\n     sig_18 = fsm_9;\n   end\n   7'b0011xxx : begin\n     reg_3 = chip_1;\n   end\n   7'h8 : begin\n     sig_7 = chip_7;\n   end\n   7'b0x0101x : begin\n     auth_5 = hw_10;\n   end\n   default : begin \n     tx_12 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( control_output_12 ) == ( 7'b011xx10 ) |-> sig_18 == fsm_9 ;endproperty \nproperty name: ( control_output_12 ) == ( 7'b0011xxx ) |-> reg_3 == chip_1 ;endproperty \nproperty name: ( control_output_12 ) == ( 7'h8 ) |-> sig_7 == chip_7 ;endproperty \nproperty name: ( control_output_12 ) == ( 7'b0x0101x ) |-> auth_5 == hw_10 ;endproperty \nproperty name; ( ( control_output_12 ) != 7'b011xx10 ) || ( ( control_output_12 ) != 7'b0011xxx ) || ( ( control_output_12 ) != 7'h8 ) || ( control_output_12 ) != 7'b0x0101x ) ) |-> tx_12 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_2 ) \n   7'b1000101 : begin\n     cfg_3 = auth_12;\n   end\n   7'b110xxx0 : begin\n     clk_9 = core_9;\n   end\n   default : begin \n     cfg_2 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_2 ) == ( 7'b1000101 ) |-> cfg_3 == auth_12 ;endproperty \nproperty name: ( transfer_complete_2 ) == ( 7'b110xxx0 ) |-> clk_9 == core_9 ;endproperty \nproperty name; ( ( transfer_complete_2 ) != 7'b1000101 ) || ( transfer_complete_2 ) != 7'b110xxx0 ) ) |-> cfg_2 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_14 ) \n   5'b0101x : begin\n     hw_9 = chip_9;\n   end\n   4'hb : begin\n     sig_18 = tx_7;\n   end\n   7'b000x0x0 : begin\n     hw_11 = sig_10;\n   end\n   default : begin \n     err_16 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_14 ) == ( 5'b0101x ) |-> hw_9 == chip_9 ;endproperty \nproperty name: ( error_flag_14 ) == ( 4'hb ) |-> sig_18 == tx_7 ;endproperty \nproperty name: ( error_flag_14 ) == ( 7'b000x0x0 ) |-> hw_11 == sig_10 ;endproperty \nproperty name; ( ( error_flag_14 ) != 5'b0101x ) || ( ( error_flag_14 ) != 4'hb ) || ( error_flag_14 ) != 7'b000x0x0 ) ) |-> err_16 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_15 ) \n   5'bxx0x1 : begin\n     data_8 = tx_5;\n   end\n   default : begin \n     clk_1 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( output_status_15 ) == ( 5'bxx0x1 ) |-> data_8 == tx_5 ;endproperty \nproperty name; ( output_status_15 ) != 5'bxx0x1 ) ) |-> clk_1 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_8 ) \n   6'h6 : begin\n     data_16 = cfg_17;\n   end\n   cfg_4 : begin\n     rx_19 = rst_14;\n   end\n   default : begin \n     reg_2 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( enable_8 ) == ( 6'h6 ) |-> data_16 == cfg_17 ;endproperty \nproperty name: ( enable_8 ) == ( cfg_4 ) |-> rx_19 == rst_14 ;endproperty \nproperty name; ( ( enable_8 ) != 6'h6 ) || ( enable_8 ) != cfg_4 ) ) |-> reg_2 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_9 ) \n   7'b0x000x1 : begin\n     clk_2 = err_9;\n   end\n   6'b0xx101 : begin\n     auth_14 = auth_10;\n   end\n   7'b1xx11x1 : begin\n     data_1 = reg_4;\n   end\n   7'bxx1xxx1 : begin\n     rst_7 = reg_3;\n   end\n   default : begin \n     sig_3 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_9 ) == ( 7'b0x000x1 ) |-> clk_2 == err_9 ;endproperty \nproperty name: ( status_register_status_9 ) == ( 6'b0xx101 ) |-> auth_14 == auth_10 ;endproperty \nproperty name: ( status_register_status_9 ) == ( 7'b1xx11x1 ) |-> data_1 == reg_4 ;endproperty \nproperty name: ( status_register_status_9 ) == ( 7'bxx1xxx1 ) |-> rst_7 == reg_3 ;endproperty \nproperty name; ( ( status_register_status_9 ) != 7'b0x000x1 ) || ( ( status_register_status_9 ) != 6'b0xx101 ) || ( ( status_register_status_9 ) != 7'b1xx11x1 ) || ( status_register_status_9 ) != 7'bxx1xxx1 ) ) |-> sig_3 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_8 ) \n   6'h33 : begin\n     hw_9 = tx_18;\n   end\n   default : begin \n     sig_18 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( data_out_8 ) == ( 6'h33 ) |-> hw_9 == tx_18 ;endproperty \nproperty name; ( data_out_8 ) != 6'h33 ) ) |-> sig_18 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_1 ) \n   7'bx1x1xxx : begin\n     reg_1 = auth_5;\n   end\n   5'hb : begin\n     tx_4 = err_7;\n   end\n   7'bx100110 : begin\n     hw_4 = core_7;\n   end\n   6'bxxx010 : begin\n     err_3 = rst_8;\n   end\n   core_15 : begin\n     tx_1 = tx_18;\n   end\n   default : begin \n     reg_12 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_1 ) == ( 7'bx1x1xxx ) |-> reg_1 == auth_5 ;endproperty \nproperty name: ( error_flag_1 ) == ( 5'hb ) |-> tx_4 == err_7 ;endproperty \nproperty name: ( error_flag_1 ) == ( 7'bx100110 ) |-> hw_4 == core_7 ;endproperty \nproperty name: ( error_flag_1 ) == ( 6'bxxx010 ) |-> err_3 == rst_8 ;endproperty \nproperty name: ( error_flag_1 ) == ( core_15 ) |-> tx_1 == tx_18 ;endproperty \nproperty name; ( ( error_flag_1 ) != 7'bx1x1xxx ) || ( ( error_flag_1 ) != 5'hb ) || ( ( error_flag_1 ) != 7'bx100110 ) || ( ( error_flag_1 ) != 6'bxxx010 ) || ( error_flag_1 ) != core_15 ) ) |-> reg_12 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_5 ) \n   7'b0000110 : begin\n     cfg_7 = sig_1;\n   end\n   7'bx1011xx : begin\n     hw_1 = core_19;\n   end\n   default : begin \n     chip_10 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( output_data_5 ) == ( 7'b0000110 ) |-> cfg_7 == sig_1 ;endproperty \nproperty name: ( output_data_5 ) == ( 7'bx1011xx ) |-> hw_1 == core_19 ;endproperty \nproperty name; ( ( output_data_5 ) != 7'b0000110 ) || ( output_data_5 ) != 7'bx1011xx ) ) |-> chip_10 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_15 ) \n   5'h18 : begin\n     data_5 = rx_17;\n   end\n   default : begin \n     err_5 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_15 ) == ( 5'h18 ) |-> data_5 == rx_17 ;endproperty \nproperty name; ( interrupt_enable_15 ) != 5'h18 ) ) |-> err_5 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_19 ) \n   2'b11 : begin\n     err_16 = rst_13;\n   end\n   7'b1x0x110 : begin\n     auth_13 = cfg_2;\n   end\n   default : begin \n     hw_6 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( start_address_19 ) == ( 2'b11 ) |-> err_16 == rst_13 ;endproperty \nproperty name: ( start_address_19 ) == ( 7'b1x0x110 ) |-> auth_13 == cfg_2 ;endproperty \nproperty name; ( ( start_address_19 ) != 2'b11 ) || ( start_address_19 ) != 7'b1x0x110 ) ) |-> hw_6 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_17 ) \n   7'b0xx1111 : begin\n     rx_3 = clk_20;\n   end\n   7'h3a : begin\n     rst_18 = err_13;\n   end\n   4'bx000 : begin\n     cfg_9 = auth_12;\n   end\n   default : begin \n     rx_4 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( input_register_17 ) == ( 7'b0xx1111 ) |-> rx_3 == clk_20 ;endproperty \nproperty name: ( input_register_17 ) == ( 7'h3a ) |-> rst_18 == err_13 ;endproperty \nproperty name: ( input_register_17 ) == ( 4'bx000 ) |-> cfg_9 == auth_12 ;endproperty \nproperty name; ( ( input_register_17 ) != 7'b0xx1111 ) || ( ( input_register_17 ) != 7'h3a ) || ( input_register_17 ) != 4'bx000 ) ) |-> rx_4 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_2 ) \n   7'bx0x0xxx : begin\n     cfg_3 = err_16;\n   end\n   reg_5 : begin\n     err_14 = rx_4;\n   end\n   7'b0110110 : begin\n     auth_3 = rx_1;\n   end\n   7'b1101111 : begin\n     reg_10 = reg_13;\n   end\n   6'bx01001 : begin\n     tx_12 = data_1;\n   end\n   default : begin \n     rx_14 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_2 ) == ( 7'bx0x0xxx ) |-> cfg_3 == err_16 ;endproperty \nproperty name: ( control_input_status_2 ) == ( reg_5 ) |-> err_14 == rx_4 ;endproperty \nproperty name: ( control_input_status_2 ) == ( 7'b0110110 ) |-> auth_3 == rx_1 ;endproperty \nproperty name: ( control_input_status_2 ) == ( 7'b1101111 ) |-> reg_10 == reg_13 ;endproperty \nproperty name: ( control_input_status_2 ) == ( 6'bx01001 ) |-> tx_12 == data_1 ;endproperty \nproperty name; ( ( control_input_status_2 ) != 7'bx0x0xxx ) || ( ( control_input_status_2 ) != reg_5 ) || ( ( control_input_status_2 ) != 7'b0110110 ) || ( ( control_input_status_2 ) != 7'b1101111 ) || ( control_input_status_2 ) != 6'bx01001 ) ) |-> rx_14 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_1 ) \n   7'bx0xxxxx : begin\n     tx_10 = chip_3;\n   end\n   5'hd : begin\n     hw_8 = core_13;\n   end\n   default : begin \n     err_14 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_output_1 ) == ( 7'bx0xxxxx ) |-> tx_10 == chip_3 ;endproperty \nproperty name: ( control_output_1 ) == ( 5'hd ) |-> hw_8 == core_13 ;endproperty \nproperty name; ( ( control_output_1 ) != 7'bx0xxxxx ) || ( control_output_1 ) != 5'hd ) ) |-> err_14 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_11 ) \n   clk_8 : begin\n     data_13 = chip_17;\n   end\n   7'b1101xx0 : begin\n     cfg_9 = core_14;\n   end\n   7'b1x11111 : begin\n     core_6 = clk_15;\n   end\n   6'h24 : begin\n     rx_14 = tx_17;\n   end\n   default : begin \n     err_17 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( control_output_11 ) == ( clk_8 ) |-> data_13 == chip_17 ;endproperty \nproperty name: ( control_output_11 ) == ( 7'b1101xx0 ) |-> cfg_9 == core_14 ;endproperty \nproperty name: ( control_output_11 ) == ( 7'b1x11111 ) |-> core_6 == clk_15 ;endproperty \nproperty name: ( control_output_11 ) == ( 6'h24 ) |-> rx_14 == tx_17 ;endproperty \nproperty name; ( ( control_output_11 ) != clk_8 ) || ( ( control_output_11 ) != 7'b1101xx0 ) || ( ( control_output_11 ) != 7'b1x11111 ) || ( control_output_11 ) != 6'h24 ) ) |-> err_17 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_19 ) \n   5'b0xx00 : begin\n     clk_10 = hw_14;\n   end\n   5'h11 : begin\n     rx_2 = cfg_14;\n   end\n   7'bxxxx10x : begin\n     sig_15 = auth_18;\n   end\n   5'b0xxx0 : begin\n     err_20 = sig_17;\n   end\n   default : begin \n     sig_8 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( output_status_19 ) == ( 5'b0xx00 ) |-> clk_10 == hw_14 ;endproperty \nproperty name: ( output_status_19 ) == ( 5'h11 ) |-> rx_2 == cfg_14 ;endproperty \nproperty name: ( output_status_19 ) == ( 7'bxxxx10x ) |-> sig_15 == auth_18 ;endproperty \nproperty name: ( output_status_19 ) == ( 5'b0xxx0 ) |-> err_20 == sig_17 ;endproperty \nproperty name; ( ( output_status_19 ) != 5'b0xx00 ) || ( ( output_status_19 ) != 5'h11 ) || ( ( output_status_19 ) != 7'bxxxx10x ) || ( output_status_19 ) != 5'b0xxx0 ) ) |-> sig_8 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   7'h76 : begin\n     hw_18 = clk_12;\n   end\n   7'bx1xxx00 : begin\n     reg_15 = chip_1;\n   end\n   default : begin \n     tx_17 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_11 ) == ( 7'h76 ) |-> hw_18 == clk_12 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 7'bx1xxx00 ) |-> reg_15 == chip_1 ;endproperty \nproperty name; ( ( input_buffer_status_11 ) != 7'h76 ) || ( input_buffer_status_11 ) != 7'bx1xxx00 ) ) |-> tx_17 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   4'b0111 : begin\n     err_7 = sig_18;\n   end\n   7'h26 : begin\n     cfg_11 = data_8;\n   end\n   4'hc : begin\n     reg_18 = hw_18;\n   end\n   fsm_20 : begin\n     hw_10 = chip_17;\n   end\n   7'b11x0xxx : begin\n     core_12 = reg_8;\n   end\n   default : begin \n     err_5 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 4'b0111 ) |-> err_7 == sig_18 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'h26 ) |-> cfg_11 == data_8 ;endproperty \nproperty name: ( control_output_5 ) == ( 4'hc ) |-> reg_18 == hw_18 ;endproperty \nproperty name: ( control_output_5 ) == ( fsm_20 ) |-> hw_10 == chip_17 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'b11x0xxx ) |-> core_12 == reg_8 ;endproperty \nproperty name; ( ( control_output_5 ) != 4'b0111 ) || ( ( control_output_5 ) != 7'h26 ) || ( ( control_output_5 ) != 4'hc ) || ( ( control_output_5 ) != fsm_20 ) || ( control_output_5 ) != 7'b11x0xxx ) ) |-> err_5 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_3 ) \n   7'b0110110 : begin\n     fsm_14 = hw_6;\n   end\n   rst_6 : begin\n     data_14 = core_5;\n   end\n   data_16 : begin\n     auth_17 = clk_8;\n   end\n   default : begin \n     data_4 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_3 ) == ( 7'b0110110 ) |-> fsm_14 == hw_6 ;endproperty \nproperty name: ( error_flag_3 ) == ( rst_6 ) |-> data_14 == core_5 ;endproperty \nproperty name: ( error_flag_3 ) == ( data_16 ) |-> auth_17 == clk_8 ;endproperty \nproperty name; ( ( error_flag_3 ) != 7'b0110110 ) || ( ( error_flag_3 ) != rst_6 ) || ( error_flag_3 ) != data_16 ) ) |-> data_4 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_6 ) \n   6'b000x01 : begin\n     clk_12 = tx_5;\n   end\n   7'b1xx01xx : begin\n     rx_2 = chip_18;\n   end\n   default : begin \n     chip_3 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( address_status_6 ) == ( 6'b000x01 ) |-> clk_12 == tx_5 ;endproperty \nproperty name: ( address_status_6 ) == ( 7'b1xx01xx ) |-> rx_2 == chip_18 ;endproperty \nproperty name; ( ( address_status_6 ) != 6'b000x01 ) || ( address_status_6 ) != 7'b1xx01xx ) ) |-> chip_3 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_5 ) \n   5'b10x00 : begin\n     rx_11 = data_18;\n   end\n   7'bxxx1x01 : begin\n     fsm_18 = hw_8;\n   end\n   7'b100xx0x : begin\n     cfg_3 = tx_3;\n   end\n   err_12 : begin\n     hw_5 = core_3;\n   end\n   7'h55 : begin\n     tx_13 = fsm_13;\n   end\n   default : begin \n     data_2 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( control_input_5 ) == ( 5'b10x00 ) |-> rx_11 == data_18 ;endproperty \nproperty name: ( control_input_5 ) == ( 7'bxxx1x01 ) |-> fsm_18 == hw_8 ;endproperty \nproperty name: ( control_input_5 ) == ( 7'b100xx0x ) |-> cfg_3 == tx_3 ;endproperty \nproperty name: ( control_input_5 ) == ( err_12 ) |-> hw_5 == core_3 ;endproperty \nproperty name: ( control_input_5 ) == ( 7'h55 ) |-> tx_13 == fsm_13 ;endproperty \nproperty name; ( ( control_input_5 ) != 5'b10x00 ) || ( ( control_input_5 ) != 7'bxxx1x01 ) || ( ( control_input_5 ) != 7'b100xx0x ) || ( ( control_input_5 ) != err_12 ) || ( control_input_5 ) != 7'h55 ) ) |-> data_2 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_9 ) \n   7'bxxxx0x0 : begin\n     clk_9 = rx_13;\n   end\n   6'bx0x0xx : begin\n     reg_11 = rst_20;\n   end\n   3'bxxx : begin\n     rst_1 = core_7;\n   end\n   7'b00xxx01 : begin\n     auth_5 = clk_16;\n   end\n   4'h3 : begin\n     hw_15 = err_15;\n   end\n   default : begin \n     rst_14 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_9 ) == ( 7'bxxxx0x0 ) |-> clk_9 == rx_13 ;endproperty \nproperty name: ( flag_status_9 ) == ( 6'bx0x0xx ) |-> reg_11 == rst_20 ;endproperty \nproperty name: ( flag_status_9 ) == ( 3'bxxx ) |-> rst_1 == core_7 ;endproperty \nproperty name: ( flag_status_9 ) == ( 7'b00xxx01 ) |-> auth_5 == clk_16 ;endproperty \nproperty name: ( flag_status_9 ) == ( 4'h3 ) |-> hw_15 == err_15 ;endproperty \nproperty name; ( ( flag_status_9 ) != 7'bxxxx0x0 ) || ( ( flag_status_9 ) != 6'bx0x0xx ) || ( ( flag_status_9 ) != 3'bxxx ) || ( ( flag_status_9 ) != 7'b00xxx01 ) || ( flag_status_9 ) != 4'h3 ) ) |-> rst_14 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_5 ) \n   5'h1d : begin\n     fsm_7 = core_19;\n   end\n   7'b0100xxx : begin\n     core_15 = reg_17;\n   end\n   6'b110001 : begin\n     reg_12 = fsm_2;\n   end\n   7'bxx00101 : begin\n     fsm_1 = err_17;\n   end\n   clk_13 : begin\n     err_11 = sig_12;\n   end\n   default : begin \n     err_17 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( status_control_5 ) == ( 5'h1d ) |-> fsm_7 == core_19 ;endproperty \nproperty name: ( status_control_5 ) == ( 7'b0100xxx ) |-> core_15 == reg_17 ;endproperty \nproperty name: ( status_control_5 ) == ( 6'b110001 ) |-> reg_12 == fsm_2 ;endproperty \nproperty name: ( status_control_5 ) == ( 7'bxx00101 ) |-> fsm_1 == err_17 ;endproperty \nproperty name: ( status_control_5 ) == ( clk_13 ) |-> err_11 == sig_12 ;endproperty \nproperty name; ( ( status_control_5 ) != 5'h1d ) || ( ( status_control_5 ) != 7'b0100xxx ) || ( ( status_control_5 ) != 6'b110001 ) || ( ( status_control_5 ) != 7'bxx00101 ) || ( status_control_5 ) != clk_13 ) ) |-> err_17 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_8 ) \n   6'b001101 : begin\n     reg_4 = sig_18;\n   end\n   7'b0x00100 : begin\n     sig_12 = clk_9;\n   end\n   6'bx11100 : begin\n     rst_5 = err_14;\n   end\n   7'h10 : begin\n     reg_13 = cfg_16;\n   end\n   default : begin \n     clk_1 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_8 ) == ( 6'b001101 ) |-> reg_4 == sig_18 ;endproperty \nproperty name: ( control_valid_8 ) == ( 7'b0x00100 ) |-> sig_12 == clk_9 ;endproperty \nproperty name: ( control_valid_8 ) == ( 6'bx11100 ) |-> rst_5 == err_14 ;endproperty \nproperty name: ( control_valid_8 ) == ( 7'h10 ) |-> reg_13 == cfg_16 ;endproperty \nproperty name; ( ( control_valid_8 ) != 6'b001101 ) || ( ( control_valid_8 ) != 7'b0x00100 ) || ( ( control_valid_8 ) != 6'bx11100 ) || ( control_valid_8 ) != 7'h10 ) ) |-> clk_1 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_19 ) \n   6'b10x11x : begin\n     auth_7 = sig_9;\n   end\n   7'b10x011x : begin\n     rx_18 = tx_2;\n   end\n   default : begin \n     sig_16 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_in_19 ) == ( 6'b10x11x ) |-> auth_7 == sig_9 ;endproperty \nproperty name: ( data_in_19 ) == ( 7'b10x011x ) |-> rx_18 == tx_2 ;endproperty \nproperty name; ( ( data_in_19 ) != 6'b10x11x ) || ( data_in_19 ) != 7'b10x011x ) ) |-> sig_16 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_15 ) \n   7'h4c : begin\n     rx_20 = tx_10;\n   end\n   7'b00x0001 : begin\n     cfg_14 = cfg_6;\n   end\n   5'bxx0x1 : begin\n     clk_19 = err_18;\n   end\n   7'b0x0xxxx : begin\n     reg_6 = auth_8;\n   end\n   default : begin \n     reg_16 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_15 ) == ( 7'h4c ) |-> rx_20 == tx_10 ;endproperty \nproperty name: ( start_bit_15 ) == ( 7'b00x0001 ) |-> cfg_14 == cfg_6 ;endproperty \nproperty name: ( start_bit_15 ) == ( 5'bxx0x1 ) |-> clk_19 == err_18 ;endproperty \nproperty name: ( start_bit_15 ) == ( 7'b0x0xxxx ) |-> reg_6 == auth_8 ;endproperty \nproperty name; ( ( start_bit_15 ) != 7'h4c ) || ( ( start_bit_15 ) != 7'b00x0001 ) || ( ( start_bit_15 ) != 5'bxx0x1 ) || ( start_bit_15 ) != 7'b0x0xxxx ) ) |-> reg_16 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_11 ) \n   7'b0xx1xxx : begin\n     err_14 = rx_2;\n   end\n   7'b11101x1 : begin\n     cfg_15 = core_16;\n   end\n   default : begin \n     tx_15 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( address_status_11 ) == ( 7'b0xx1xxx ) |-> err_14 == rx_2 ;endproperty \nproperty name: ( address_status_11 ) == ( 7'b11101x1 ) |-> cfg_15 == core_16 ;endproperty \nproperty name; ( ( address_status_11 ) != 7'b0xx1xxx ) || ( address_status_11 ) != 7'b11101x1 ) ) |-> tx_15 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_18 ) \n   3'b001 : begin\n     reg_10 = rst_3;\n   end\n   6'b10100x : begin\n     err_3 = fsm_13;\n   end\n   7'h28 : begin\n     auth_5 = rst_12;\n   end\n   7'bxx01011 : begin\n     cfg_20 = core_14;\n   end\n   default : begin \n     auth_6 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_18 ) == ( 3'b001 ) |-> reg_10 == rst_3 ;endproperty \nproperty name: ( ready_output_18 ) == ( 6'b10100x ) |-> err_3 == fsm_13 ;endproperty \nproperty name: ( ready_output_18 ) == ( 7'h28 ) |-> auth_5 == rst_12 ;endproperty \nproperty name: ( ready_output_18 ) == ( 7'bxx01011 ) |-> cfg_20 == core_14 ;endproperty \nproperty name; ( ( ready_output_18 ) != 3'b001 ) || ( ( ready_output_18 ) != 6'b10100x ) || ( ( ready_output_18 ) != 7'h28 ) || ( ready_output_18 ) != 7'bxx01011 ) ) |-> auth_6 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_5 ) \n   6'b10100x : begin\n     rx_13 = clk_19;\n   end\n   6'b1x110x : begin\n     auth_7 = cfg_18;\n   end\n   5'b1x0xx : begin\n     sig_13 = core_20;\n   end\n   7'h61 : begin\n     rst_13 = data_14;\n   end\n   default : begin \n     clk_7 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( output_register_5 ) == ( 6'b10100x ) |-> rx_13 == clk_19 ;endproperty \nproperty name: ( output_register_5 ) == ( 6'b1x110x ) |-> auth_7 == cfg_18 ;endproperty \nproperty name: ( output_register_5 ) == ( 5'b1x0xx ) |-> sig_13 == core_20 ;endproperty \nproperty name: ( output_register_5 ) == ( 7'h61 ) |-> rst_13 == data_14 ;endproperty \nproperty name; ( ( output_register_5 ) != 6'b10100x ) || ( ( output_register_5 ) != 6'b1x110x ) || ( ( output_register_5 ) != 5'b1x0xx ) || ( output_register_5 ) != 7'h61 ) ) |-> clk_7 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_3 ) \n   7'b1x11xxx : begin\n     hw_19 = cfg_14;\n   end\n   default : begin \n     cfg_16 = data_10;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_3 ) == ( 7'b1x11xxx ) |-> hw_19 == cfg_14 ;endproperty \nproperty name; ( input_ready_3 ) != 7'b1x11xxx ) ) |-> cfg_16 == data_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   4'h9 : begin\n     auth_13 = auth_11;\n   end\n   7'h6x : begin\n     err_19 = rst_7;\n   end\n   7'b111x11x : begin\n     clk_15 = core_5;\n   end\n   6'b1x1xx0 : begin\n     hw_20 = cfg_20;\n   end\n   7'h1c : begin\n     reg_10 = reg_11;\n   end\n   default : begin \n     fsm_17 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_4 ) == ( 4'h9 ) |-> auth_13 == auth_11 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 7'h6x ) |-> err_19 == rst_7 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 7'b111x11x ) |-> clk_15 == core_5 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 6'b1x1xx0 ) |-> hw_20 == cfg_20 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 7'h1c ) |-> reg_10 == reg_11 ;endproperty \nproperty name; ( ( status_output_buffer_4 ) != 4'h9 ) || ( ( status_output_buffer_4 ) != 7'h6x ) || ( ( status_output_buffer_4 ) != 7'b111x11x ) || ( ( status_output_buffer_4 ) != 6'b1x1xx0 ) || ( status_output_buffer_4 ) != 7'h1c ) ) |-> fsm_17 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   7'b0x101xx : begin\n     err_11 = err_12;\n   end\n   7'bxx1x0xx : begin\n     clk_15 = auth_1;\n   end\n   default : begin \n     rst_16 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_19 ) == ( 7'b0x101xx ) |-> err_11 == err_12 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 7'bxx1x0xx ) |-> clk_15 == auth_1 ;endproperty \nproperty name; ( ( acknowledge_19 ) != 7'b0x101xx ) || ( acknowledge_19 ) != 7'bxx1x0xx ) ) |-> rst_16 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   6'b110001 : begin\n     data_3 = data_14;\n   end\n   5'bxx000 : begin\n     chip_11 = auth_9;\n   end\n   default : begin \n     core_7 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_5 ) == ( 6'b110001 ) |-> data_3 == data_14 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 5'bxx000 ) |-> chip_11 == auth_9 ;endproperty \nproperty name; ( ( acknowledge_5 ) != 6'b110001 ) || ( acknowledge_5 ) != 5'bxx000 ) ) |-> core_7 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_15 ) \n   7'b01x01xx : begin\n     data_5 = clk_19;\n   end\n   7'b1x00010 : begin\n     clk_15 = chip_15;\n   end\n   7'bxxxx11x : begin\n     auth_18 = tx_15;\n   end\n   default : begin \n     hw_19 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_15 ) == ( 7'b01x01xx ) |-> data_5 == clk_19 ;endproperty \nproperty name: ( write_complete_15 ) == ( 7'b1x00010 ) |-> clk_15 == chip_15 ;endproperty \nproperty name: ( write_complete_15 ) == ( 7'bxxxx11x ) |-> auth_18 == tx_15 ;endproperty \nproperty name; ( ( write_complete_15 ) != 7'b01x01xx ) || ( ( write_complete_15 ) != 7'b1x00010 ) || ( write_complete_15 ) != 7'bxxxx11x ) ) |-> hw_19 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_2 ) \n   6'b010010 : begin\n     data_13 = err_15;\n   end\n   7'b10xxx0x : begin\n     err_7 = fsm_18;\n   end\n   7'h60 : begin\n     data_1 = clk_1;\n   end\n   5'b0001x : begin\n     auth_5 = tx_5;\n   end\n   default : begin \n     sig_19 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( start_address_2 ) == ( 6'b010010 ) |-> data_13 == err_15 ;endproperty \nproperty name: ( start_address_2 ) == ( 7'b10xxx0x ) |-> err_7 == fsm_18 ;endproperty \nproperty name: ( start_address_2 ) == ( 7'h60 ) |-> data_1 == clk_1 ;endproperty \nproperty name: ( start_address_2 ) == ( 5'b0001x ) |-> auth_5 == tx_5 ;endproperty \nproperty name; ( ( start_address_2 ) != 6'b010010 ) || ( ( start_address_2 ) != 7'b10xxx0x ) || ( ( start_address_2 ) != 7'h60 ) || ( start_address_2 ) != 5'b0001x ) ) |-> sig_19 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_8 ) \n   7'b1101xx0 : begin\n     reg_6 = rx_3;\n   end\n   5'bxxxx1 : begin\n     hw_7 = clk_15;\n   end\n   7'bx010111 : begin\n     clk_4 = chip_8;\n   end\n   7'b11011xx : begin\n     err_17 = rx_1;\n   end\n   default : begin \n     hw_5 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_8 ) == ( 7'b1101xx0 ) |-> reg_6 == rx_3 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 5'bxxxx1 ) |-> hw_7 == clk_15 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 7'bx010111 ) |-> clk_4 == chip_8 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 7'b11011xx ) |-> err_17 == rx_1 ;endproperty \nproperty name; ( ( acknowledge_8 ) != 7'b1101xx0 ) || ( ( acknowledge_8 ) != 5'bxxxx1 ) || ( ( acknowledge_8 ) != 7'bx010111 ) || ( acknowledge_8 ) != 7'b11011xx ) ) |-> hw_5 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_10 ) \n   7'h3b : begin\n     fsm_17 = err_14;\n   end\n   6'b11x1xx : begin\n     reg_5 = clk_17;\n   end\n   7'b11xx1x0 : begin\n     rst_18 = rst_8;\n   end\n   default : begin \n     sig_1 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_10 ) == ( 7'h3b ) |-> fsm_17 == err_14 ;endproperty \nproperty name: ( status_register_status_10 ) == ( 6'b11x1xx ) |-> reg_5 == clk_17 ;endproperty \nproperty name: ( status_register_status_10 ) == ( 7'b11xx1x0 ) |-> rst_18 == rst_8 ;endproperty \nproperty name; ( ( status_register_status_10 ) != 7'h3b ) || ( ( status_register_status_10 ) != 6'b11x1xx ) || ( status_register_status_10 ) != 7'b11xx1x0 ) ) |-> sig_1 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_12 ) \n   4'b110x : begin\n     clk_9 = cfg_5;\n   end\n   7'b0100010 : begin\n     reg_18 = cfg_5;\n   end\n   6'h1c : begin\n     chip_12 = sig_6;\n   end\n   7'b1x1x0xx : begin\n     core_8 = fsm_18;\n   end\n   default : begin \n     err_5 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( control_register_12 ) == ( 4'b110x ) |-> clk_9 == cfg_5 ;endproperty \nproperty name: ( control_register_12 ) == ( 7'b0100010 ) |-> reg_18 == cfg_5 ;endproperty \nproperty name: ( control_register_12 ) == ( 6'h1c ) |-> chip_12 == sig_6 ;endproperty \nproperty name: ( control_register_12 ) == ( 7'b1x1x0xx ) |-> core_8 == fsm_18 ;endproperty \nproperty name; ( ( control_register_12 ) != 4'b110x ) || ( ( control_register_12 ) != 7'b0100010 ) || ( ( control_register_12 ) != 6'h1c ) || ( control_register_12 ) != 7'b1x1x0xx ) ) |-> err_5 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_6 ) \n   fsm_5 : begin\n     chip_10 = data_12;\n   end\n   7'b010xx10 : begin\n     chip_4 = err_7;\n   end\n   5'b1x1x1 : begin\n     fsm_1 = clk_19;\n   end\n   7'b1000x0x : begin\n     tx_2 = tx_5;\n   end\n   default : begin \n     auth_16 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_6 ) == ( fsm_5 ) |-> chip_10 == data_12 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 7'b010xx10 ) |-> chip_4 == err_7 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 5'b1x1x1 ) |-> fsm_1 == clk_19 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 7'b1000x0x ) |-> tx_2 == tx_5 ;endproperty \nproperty name; ( ( flag_control_status_6 ) != fsm_5 ) || ( ( flag_control_status_6 ) != 7'b010xx10 ) || ( ( flag_control_status_6 ) != 5'b1x1x1 ) || ( flag_control_status_6 ) != 7'b1000x0x ) ) |-> auth_16 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_2 ) \n   6'hxb : begin\n     clk_3 = clk_20;\n   end\n   4'h9 : begin\n     clk_7 = err_8;\n   end\n   5'b0000x : begin\n     tx_9 = sig_17;\n   end\n   6'b000000 : begin\n     tx_14 = cfg_8;\n   end\n   6'b100xx1 : begin\n     rst_17 = fsm_20;\n   end\n   default : begin \n     cfg_6 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_2 ) == ( 6'hxb ) |-> clk_3 == clk_20 ;endproperty \nproperty name: ( status_flag_2 ) == ( 4'h9 ) |-> clk_7 == err_8 ;endproperty \nproperty name: ( status_flag_2 ) == ( 5'b0000x ) |-> tx_9 == sig_17 ;endproperty \nproperty name: ( status_flag_2 ) == ( 6'b000000 ) |-> tx_14 == cfg_8 ;endproperty \nproperty name: ( status_flag_2 ) == ( 6'b100xx1 ) |-> rst_17 == fsm_20 ;endproperty \nproperty name; ( ( status_flag_2 ) != 6'hxb ) || ( ( status_flag_2 ) != 4'h9 ) || ( ( status_flag_2 ) != 5'b0000x ) || ( ( status_flag_2 ) != 6'b000000 ) || ( status_flag_2 ) != 6'b100xx1 ) ) |-> cfg_6 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_20 ) \n   7'b00011x0 : begin\n     core_2 = cfg_8;\n   end\n   7'bxxxxxx1 : begin\n     data_11 = data_3;\n   end\n   3'b10x : begin\n     cfg_1 = err_20;\n   end\n   7'bx01x000 : begin\n     tx_5 = auth_3;\n   end\n   7'b100x0x0 : begin\n     chip_13 = rst_1;\n   end\n   default : begin \n     auth_10 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_20 ) == ( 7'b00011x0 ) |-> core_2 == cfg_8 ;endproperty \nproperty name: ( flag_status_20 ) == ( 7'bxxxxxx1 ) |-> data_11 == data_3 ;endproperty \nproperty name: ( flag_status_20 ) == ( 3'b10x ) |-> cfg_1 == err_20 ;endproperty \nproperty name: ( flag_status_20 ) == ( 7'bx01x000 ) |-> tx_5 == auth_3 ;endproperty \nproperty name: ( flag_status_20 ) == ( 7'b100x0x0 ) |-> chip_13 == rst_1 ;endproperty \nproperty name; ( ( flag_status_20 ) != 7'b00011x0 ) || ( ( flag_status_20 ) != 7'bxxxxxx1 ) || ( ( flag_status_20 ) != 3'b10x ) || ( ( flag_status_20 ) != 7'bx01x000 ) || ( flag_status_20 ) != 7'b100x0x0 ) ) |-> auth_10 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_7 ) \n   6'h27 : begin\n     core_20 = data_1;\n   end\n   default : begin \n     sig_5 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_7 ) == ( 6'h27 ) |-> core_20 == data_1 ;endproperty \nproperty name; ( status_flag_7 ) != 6'h27 ) ) |-> sig_5 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_18 ) \n   7'hf : begin\n     chip_19 = hw_2;\n   end\n   6'b1111x1 : begin\n     hw_2 = reg_9;\n   end\n   7'b0100101 : begin\n     clk_11 = err_14;\n   end\n   4'b1xxx : begin\n     rst_18 = rst_15;\n   end\n   default : begin \n     core_13 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_18 ) == ( 7'hf ) |-> chip_19 == hw_2 ;endproperty \nproperty name: ( control_buffer_18 ) == ( 6'b1111x1 ) |-> hw_2 == reg_9 ;endproperty \nproperty name: ( control_buffer_18 ) == ( 7'b0100101 ) |-> clk_11 == err_14 ;endproperty \nproperty name: ( control_buffer_18 ) == ( 4'b1xxx ) |-> rst_18 == rst_15 ;endproperty \nproperty name; ( ( control_buffer_18 ) != 7'hf ) || ( ( control_buffer_18 ) != 6'b1111x1 ) || ( ( control_buffer_18 ) != 7'b0100101 ) || ( control_buffer_18 ) != 4'b1xxx ) ) |-> core_13 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_4 ) \n   4'bxx01 : begin\n     clk_15 = clk_16;\n   end\n   default : begin \n     rx_3 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( read_data_4 ) == ( 4'bxx01 ) |-> clk_15 == clk_16 ;endproperty \nproperty name; ( read_data_4 ) != 4'bxx01 ) ) |-> rx_3 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_9 ) \n   7'bx1xxx0x : begin\n     reg_9 = hw_11;\n   end\n   default : begin \n     tx_20 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_9 ) == ( 7'bx1xxx0x ) |-> reg_9 == hw_11 ;endproperty \nproperty name; ( flag_control_status_9 ) != 7'bx1xxx0x ) ) |-> tx_20 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_18 ) \n   6'bx1xx0x : begin\n     chip_18 = clk_17;\n   end\n   rst_6 : begin\n     cfg_18 = auth_3;\n   end\n   default : begin \n     auth_2 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_18 ) == ( 6'bx1xx0x ) |-> chip_18 == clk_17 ;endproperty \nproperty name: ( control_input_status_18 ) == ( rst_6 ) |-> cfg_18 == auth_3 ;endproperty \nproperty name; ( ( control_input_status_18 ) != 6'bx1xx0x ) || ( control_input_status_18 ) != rst_6 ) ) |-> auth_2 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_4 ) \n   7'bx101xxx : begin\n     cfg_9 = reg_1;\n   end\n   7'b0110x00 : begin\n     rx_18 = auth_3;\n   end\n   7'b010010x : begin\n     reg_14 = sig_9;\n   end\n   7'b0111x11 : begin\n     auth_15 = core_18;\n   end\n   7'b1001111 : begin\n     tx_8 = hw_4;\n   end\n   default : begin \n     reg_1 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( command_register_4 ) == ( 7'bx101xxx ) |-> cfg_9 == reg_1 ;endproperty \nproperty name: ( command_register_4 ) == ( 7'b0110x00 ) |-> rx_18 == auth_3 ;endproperty \nproperty name: ( command_register_4 ) == ( 7'b010010x ) |-> reg_14 == sig_9 ;endproperty \nproperty name: ( command_register_4 ) == ( 7'b0111x11 ) |-> auth_15 == core_18 ;endproperty \nproperty name: ( command_register_4 ) == ( 7'b1001111 ) |-> tx_8 == hw_4 ;endproperty \nproperty name; ( ( command_register_4 ) != 7'bx101xxx ) || ( ( command_register_4 ) != 7'b0110x00 ) || ( ( command_register_4 ) != 7'b010010x ) || ( ( command_register_4 ) != 7'b0111x11 ) || ( command_register_4 ) != 7'b1001111 ) ) |-> reg_1 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_9 ) \n   7'bx0xx0xx : begin\n     chip_4 = hw_16;\n   end\n   7'b00111x0 : begin\n     reg_15 = fsm_2;\n   end\n   6'b0xx001 : begin\n     rx_9 = fsm_18;\n   end\n   default : begin \n     err_19 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( status_control_9 ) == ( 7'bx0xx0xx ) |-> chip_4 == hw_16 ;endproperty \nproperty name: ( status_control_9 ) == ( 7'b00111x0 ) |-> reg_15 == fsm_2 ;endproperty \nproperty name: ( status_control_9 ) == ( 6'b0xx001 ) |-> rx_9 == fsm_18 ;endproperty \nproperty name; ( ( status_control_9 ) != 7'bx0xx0xx ) || ( ( status_control_9 ) != 7'b00111x0 ) || ( status_control_9 ) != 6'b0xx001 ) ) |-> err_19 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_7 ) \n   5'h8 : begin\n     err_6 = err_16;\n   end\n   default : begin \n     reg_6 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_7 ) == ( 5'h8 ) |-> err_6 == err_16 ;endproperty \nproperty name; ( operation_code_7 ) != 5'h8 ) ) |-> reg_6 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_11 ) \n   7'b01x01xx : begin\n     auth_8 = clk_3;\n   end\n   err_13 : begin\n     core_20 = rst_4;\n   end\n   4'b00xx : begin\n     hw_8 = sig_17;\n   end\n   default : begin \n     reg_10 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_11 ) == ( 7'b01x01xx ) |-> auth_8 == clk_3 ;endproperty \nproperty name: ( control_flag_register_11 ) == ( err_13 ) |-> core_20 == rst_4 ;endproperty \nproperty name: ( control_flag_register_11 ) == ( 4'b00xx ) |-> hw_8 == sig_17 ;endproperty \nproperty name; ( ( control_flag_register_11 ) != 7'b01x01xx ) || ( ( control_flag_register_11 ) != err_13 ) || ( control_flag_register_11 ) != 4'b00xx ) ) |-> reg_10 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_13 ) \n   6'b1x0001 : begin\n     reg_10 = rst_9;\n   end\n   default : begin \n     data_19 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( control_register_13 ) == ( 6'b1x0001 ) |-> reg_10 == rst_9 ;endproperty \nproperty name; ( control_register_13 ) != 6'b1x0001 ) ) |-> data_19 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_12 ) \n   6'b1x1111 : begin\n     chip_13 = clk_20;\n   end\n   7'bx010xx0 : begin\n     err_9 = sig_16;\n   end\n   7'b1x01xx0 : begin\n     data_20 = clk_5;\n   end\n   7'b11x100x : begin\n     hw_12 = core_12;\n   end\n   7'b1xxx10x : begin\n     data_5 = clk_3;\n   end\n   default : begin \n     hw_3 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_12 ) == ( 6'b1x1111 ) |-> chip_13 == clk_20 ;endproperty \nproperty name: ( ready_signal_12 ) == ( 7'bx010xx0 ) |-> err_9 == sig_16 ;endproperty \nproperty name: ( ready_signal_12 ) == ( 7'b1x01xx0 ) |-> data_20 == clk_5 ;endproperty \nproperty name: ( ready_signal_12 ) == ( 7'b11x100x ) |-> hw_12 == core_12 ;endproperty \nproperty name: ( ready_signal_12 ) == ( 7'b1xxx10x ) |-> data_5 == clk_3 ;endproperty \nproperty name; ( ( ready_signal_12 ) != 6'b1x1111 ) || ( ( ready_signal_12 ) != 7'bx010xx0 ) || ( ( ready_signal_12 ) != 7'b1x01xx0 ) || ( ( ready_signal_12 ) != 7'b11x100x ) || ( ready_signal_12 ) != 7'b1xxx10x ) ) |-> hw_3 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_4 ) \n   7'bxxxx1x1 : begin\n     auth_7 = auth_12;\n   end\n   7'hc : begin\n     hw_15 = auth_16;\n   end\n   7'bx001xxx : begin\n     tx_11 = data_11;\n   end\n   default : begin \n     clk_4 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_4 ) == ( 7'bxxxx1x1 ) |-> auth_7 == auth_12 ;endproperty \nproperty name: ( ready_register_4 ) == ( 7'hc ) |-> hw_15 == auth_16 ;endproperty \nproperty name: ( ready_register_4 ) == ( 7'bx001xxx ) |-> tx_11 == data_11 ;endproperty \nproperty name; ( ( ready_register_4 ) != 7'bxxxx1x1 ) || ( ( ready_register_4 ) != 7'hc ) || ( ready_register_4 ) != 7'bx001xxx ) ) |-> clk_4 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_10 ) \n   7'b10xx101 : begin\n     cfg_2 = rx_11;\n   end\n   7'b101011x : begin\n     hw_15 = data_6;\n   end\n   default : begin \n     rst_8 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_10 ) == ( 7'b10xx101 ) |-> cfg_2 == rx_11 ;endproperty \nproperty name: ( output_register_10 ) == ( 7'b101011x ) |-> hw_15 == data_6 ;endproperty \nproperty name; ( ( output_register_10 ) != 7'b10xx101 ) || ( output_register_10 ) != 7'b101011x ) ) |-> rst_8 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_3 ) \n   7'b0x01xxx : begin\n     sig_10 = sig_9;\n   end\n   7'bxx1xxx0 : begin\n     fsm_10 = fsm_13;\n   end\n   7'b100xx0x : begin\n     data_14 = cfg_17;\n   end\n   default : begin \n     cfg_4 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_3 ) == ( 7'b0x01xxx ) |-> sig_10 == sig_9 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 7'bxx1xxx0 ) |-> fsm_10 == fsm_13 ;endproperty \nproperty name: ( control_register_status_status_3 ) == ( 7'b100xx0x ) |-> data_14 == cfg_17 ;endproperty \nproperty name; ( ( control_register_status_status_3 ) != 7'b0x01xxx ) || ( ( control_register_status_status_3 ) != 7'bxx1xxx0 ) || ( control_register_status_status_3 ) != 7'b100xx0x ) ) |-> cfg_4 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_2 ) \n   6'bxxxx1x : begin\n     sig_10 = hw_12;\n   end\n   7'bx111000 : begin\n     rx_14 = rst_13;\n   end\n   default : begin \n     chip_7 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_2 ) == ( 6'bxxxx1x ) |-> sig_10 == hw_12 ;endproperty \nproperty name: ( instruction_buffer_2 ) == ( 7'bx111000 ) |-> rx_14 == rst_13 ;endproperty \nproperty name; ( ( instruction_buffer_2 ) != 6'bxxxx1x ) || ( instruction_buffer_2 ) != 7'bx111000 ) ) |-> chip_7 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_17 ) \n   6'bx01011 : begin\n     data_18 = hw_12;\n   end\n   6'bx0xxxx : begin\n     fsm_12 = cfg_5;\n   end\n   7'b0101101 : begin\n     sig_20 = fsm_6;\n   end\n   7'b0100100 : begin\n     clk_4 = rst_5;\n   end\n   default : begin \n     rx_15 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_17 ) == ( 6'bx01011 ) |-> data_18 == hw_12 ;endproperty \nproperty name: ( output_status_register_17 ) == ( 6'bx0xxxx ) |-> fsm_12 == cfg_5 ;endproperty \nproperty name: ( output_status_register_17 ) == ( 7'b0101101 ) |-> sig_20 == fsm_6 ;endproperty \nproperty name: ( output_status_register_17 ) == ( 7'b0100100 ) |-> clk_4 == rst_5 ;endproperty \nproperty name; ( ( output_status_register_17 ) != 6'bx01011 ) || ( ( output_status_register_17 ) != 6'bx0xxxx ) || ( ( output_status_register_17 ) != 7'b0101101 ) || ( output_status_register_17 ) != 7'b0100100 ) ) |-> rx_15 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_4 ) \n   4'b0xxx : begin\n     reg_10 = chip_16;\n   end\n   default : begin \n     data_8 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( command_register_4 ) == ( 4'b0xxx ) |-> reg_10 == chip_16 ;endproperty \nproperty name; ( command_register_4 ) != 4'b0xxx ) ) |-> data_8 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_16 ) \n   4'h4 : begin\n     sig_3 = rx_8;\n   end\n   default : begin \n     fsm_8 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_16 ) == ( 4'h4 ) |-> sig_3 == rx_8 ;endproperty \nproperty name; ( data_buffer_16 ) != 4'h4 ) ) |-> fsm_8 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_4 ) \n   6'bxx1x01 : begin\n     core_11 = hw_17;\n   end\n   6'b1x0x11 : begin\n     rx_11 = sig_14;\n   end\n   default : begin \n     tx_10 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_4 ) == ( 6'bxx1x01 ) |-> core_11 == hw_17 ;endproperty \nproperty name: ( data_status_4 ) == ( 6'b1x0x11 ) |-> rx_11 == sig_14 ;endproperty \nproperty name; ( ( data_status_4 ) != 6'bxx1x01 ) || ( data_status_4 ) != 6'b1x0x11 ) ) |-> tx_10 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_7 ) \n   7'b1111110 : begin\n     chip_18 = data_13;\n   end\n   5'b0x0xx : begin\n     chip_19 = core_18;\n   end\n   7'bx0x1xx1 : begin\n     rx_1 = clk_2;\n   end\n   5'b1x1x1 : begin\n     tx_5 = auth_19;\n   end\n   default : begin \n     core_19 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( output_data_7 ) == ( 7'b1111110 ) |-> chip_18 == data_13 ;endproperty \nproperty name: ( output_data_7 ) == ( 5'b0x0xx ) |-> chip_19 == core_18 ;endproperty \nproperty name: ( output_data_7 ) == ( 7'bx0x1xx1 ) |-> rx_1 == clk_2 ;endproperty \nproperty name: ( output_data_7 ) == ( 5'b1x1x1 ) |-> tx_5 == auth_19 ;endproperty \nproperty name; ( ( output_data_7 ) != 7'b1111110 ) || ( ( output_data_7 ) != 5'b0x0xx ) || ( ( output_data_7 ) != 7'bx0x1xx1 ) || ( output_data_7 ) != 5'b1x1x1 ) ) |-> core_19 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_9 ) \n   core_14 : begin\n     rx_16 = err_14;\n   end\n   4'b001x : begin\n     hw_15 = sig_1;\n   end\n   default : begin \n     clk_10 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_9 ) == ( core_14 ) |-> rx_16 == err_14 ;endproperty \nproperty name: ( control_buffer_9 ) == ( 4'b001x ) |-> hw_15 == sig_1 ;endproperty \nproperty name; ( ( control_buffer_9 ) != core_14 ) || ( control_buffer_9 ) != 4'b001x ) ) |-> clk_10 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_16 ) \n   5'b0101x : begin\n     chip_1 = sig_20;\n   end\n   6'bxxx101 : begin\n     sig_12 = auth_15;\n   end\n   default : begin \n     cfg_4 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_16 ) == ( 5'b0101x ) |-> chip_1 == sig_20 ;endproperty \nproperty name: ( data_status_16 ) == ( 6'bxxx101 ) |-> sig_12 == auth_15 ;endproperty \nproperty name; ( ( data_status_16 ) != 5'b0101x ) || ( data_status_16 ) != 6'bxxx101 ) ) |-> cfg_4 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   5'b0x100 : begin\n     reg_14 = sig_10;\n   end\n   5'b00x01 : begin\n     chip_6 = core_18;\n   end\n   7'b1x01001 : begin\n     tx_1 = sig_18;\n   end\n   default : begin \n     sig_1 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 5'b0x100 ) |-> reg_14 == sig_10 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 5'b00x01 ) |-> chip_6 == core_18 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'b1x01001 ) |-> tx_1 == sig_18 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 5'b0x100 ) || ( ( instruction_buffer_5 ) != 5'b00x01 ) || ( instruction_buffer_5 ) != 7'b1x01001 ) ) |-> sig_1 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_5 ) \n   5'bx1xxx : begin\n     rx_18 = data_13;\n   end\n   7'b010110x : begin\n     err_15 = fsm_3;\n   end\n   7'b00x0010 : begin\n     rst_11 = data_19;\n   end\n   default : begin \n     hw_7 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( data_in_5 ) == ( 5'bx1xxx ) |-> rx_18 == data_13 ;endproperty \nproperty name: ( data_in_5 ) == ( 7'b010110x ) |-> err_15 == fsm_3 ;endproperty \nproperty name: ( data_in_5 ) == ( 7'b00x0010 ) |-> rst_11 == data_19 ;endproperty \nproperty name; ( ( data_in_5 ) != 5'bx1xxx ) || ( ( data_in_5 ) != 7'b010110x ) || ( data_in_5 ) != 7'b00x0010 ) ) |-> hw_7 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'b10x0xxx : begin\n     chip_8 = rst_5;\n   end\n   default : begin \n     fsm_3 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( control_word_2 ) == ( 7'b10x0xxx ) |-> chip_8 == rst_5 ;endproperty \nproperty name; ( control_word_2 ) != 7'b10x0xxx ) ) |-> fsm_3 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_1 ) \n   7'b01x0010 : begin\n     fsm_16 = fsm_19;\n   end\n   default : begin \n     data_5 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_1 ) == ( 7'b01x0010 ) |-> fsm_16 == fsm_19 ;endproperty \nproperty name; ( status_output_buffer_1 ) != 7'b01x0010 ) ) |-> data_5 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_18 ) \n   5'b1100x : begin\n     clk_10 = tx_13;\n   end\n   3'b1x1 : begin\n     data_12 = auth_10;\n   end\n   default : begin \n     auth_6 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_18 ) == ( 5'b1100x ) |-> clk_10 == tx_13 ;endproperty \nproperty name: ( mode_register_18 ) == ( 3'b1x1 ) |-> data_12 == auth_10 ;endproperty \nproperty name; ( ( mode_register_18 ) != 5'b1100x ) || ( mode_register_18 ) != 3'b1x1 ) ) |-> auth_6 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_3 ) \n   7'h7 : begin\n     reg_4 = fsm_12;\n   end\n   default : begin \n     data_11 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_3 ) == ( 7'h7 ) |-> reg_4 == fsm_12 ;endproperty \nproperty name; ( control_status_buffer_3 ) != 7'h7 ) ) |-> data_11 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_3 ) \n   7'bxx1xxxx : begin\n     auth_13 = err_6;\n   end\n   7'b1111101 : begin\n     chip_20 = rst_15;\n   end\n   7'b10100x1 : begin\n     reg_15 = err_13;\n   end\n   7'b10x110x : begin\n     rx_12 = chip_7;\n   end\n   6'b011110 : begin\n     rst_15 = rst_13;\n   end\n   default : begin \n     fsm_11 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( output_status_3 ) == ( 7'bxx1xxxx ) |-> auth_13 == err_6 ;endproperty \nproperty name: ( output_status_3 ) == ( 7'b1111101 ) |-> chip_20 == rst_15 ;endproperty \nproperty name: ( output_status_3 ) == ( 7'b10100x1 ) |-> reg_15 == err_13 ;endproperty \nproperty name: ( output_status_3 ) == ( 7'b10x110x ) |-> rx_12 == chip_7 ;endproperty \nproperty name: ( output_status_3 ) == ( 6'b011110 ) |-> rst_15 == rst_13 ;endproperty \nproperty name; ( ( output_status_3 ) != 7'bxx1xxxx ) || ( ( output_status_3 ) != 7'b1111101 ) || ( ( output_status_3 ) != 7'b10100x1 ) || ( ( output_status_3 ) != 7'b10x110x ) || ( output_status_3 ) != 6'b011110 ) ) |-> fsm_11 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_12 ) \n   6'bx1100x : begin\n     hw_8 = fsm_18;\n   end\n   rx_14 : begin\n     rst_4 = auth_15;\n   end\n   default : begin \n     chip_17 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_12 ) == ( 6'bx1100x ) |-> hw_8 == fsm_18 ;endproperty \nproperty name: ( busy_signal_12 ) == ( rx_14 ) |-> rst_4 == auth_15 ;endproperty \nproperty name; ( ( busy_signal_12 ) != 6'bx1100x ) || ( busy_signal_12 ) != rx_14 ) ) |-> chip_17 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_16 ) \n   7'h1a : begin\n     err_7 = cfg_9;\n   end\n   7'bxx1x0x1 : begin\n     tx_19 = clk_20;\n   end\n   6'h2 : begin\n     sig_13 = reg_11;\n   end\n   default : begin \n     clk_3 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( start_address_16 ) == ( 7'h1a ) |-> err_7 == cfg_9 ;endproperty \nproperty name: ( start_address_16 ) == ( 7'bxx1x0x1 ) |-> tx_19 == clk_20 ;endproperty \nproperty name: ( start_address_16 ) == ( 6'h2 ) |-> sig_13 == reg_11 ;endproperty \nproperty name; ( ( start_address_16 ) != 7'h1a ) || ( ( start_address_16 ) != 7'bxx1x0x1 ) || ( start_address_16 ) != 6'h2 ) ) |-> clk_3 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_16 ) \n   7'b0x10111 : begin\n     rx_9 = rst_13;\n   end\n   default : begin \n     chip_7 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_16 ) == ( 7'b0x10111 ) |-> rx_9 == rst_13 ;endproperty \nproperty name; ( acknowledge_16 ) != 7'b0x10111 ) ) |-> chip_7 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'b1001010 : begin\n     chip_5 = chip_1;\n   end\n   5'b01110 : begin\n     auth_7 = chip_8;\n   end\n   6'b10x10x : begin\n     chip_2 = err_8;\n   end\n   default : begin \n     chip_4 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_6 ) == ( 7'b1001010 ) |-> chip_5 == chip_1 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 5'b01110 ) |-> auth_7 == chip_8 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 6'b10x10x ) |-> chip_2 == err_8 ;endproperty \nproperty name; ( ( status_output_buffer_6 ) != 7'b1001010 ) || ( ( status_output_buffer_6 ) != 5'b01110 ) || ( status_output_buffer_6 ) != 6'b10x10x ) ) |-> chip_4 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   6'b011x0x : begin\n     clk_14 = data_4;\n   end\n   7'b010x10x : begin\n     hw_2 = fsm_8;\n   end\n   6'h27 : begin\n     reg_7 = sig_16;\n   end\n   default : begin \n     core_8 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_8 ) == ( 6'b011x0x ) |-> clk_14 == data_4 ;endproperty \nproperty name: ( input_buffer_8 ) == ( 7'b010x10x ) |-> hw_2 == fsm_8 ;endproperty \nproperty name: ( input_buffer_8 ) == ( 6'h27 ) |-> reg_7 == sig_16 ;endproperty \nproperty name; ( ( input_buffer_8 ) != 6'b011x0x ) || ( ( input_buffer_8 ) != 7'b010x10x ) || ( input_buffer_8 ) != 6'h27 ) ) |-> core_8 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_4 ) \n   7'h4d : begin\n     err_12 = hw_18;\n   end\n   7'h5d : begin\n     sig_15 = err_17;\n   end\n   7'b00010xx : begin\n     core_10 = tx_20;\n   end\n   default : begin \n     err_17 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( enable_4 ) == ( 7'h4d ) |-> err_12 == hw_18 ;endproperty \nproperty name: ( enable_4 ) == ( 7'h5d ) |-> sig_15 == err_17 ;endproperty \nproperty name: ( enable_4 ) == ( 7'b00010xx ) |-> core_10 == tx_20 ;endproperty \nproperty name; ( ( enable_4 ) != 7'h4d ) || ( ( enable_4 ) != 7'h5d ) || ( enable_4 ) != 7'b00010xx ) ) |-> err_17 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_13 ) \n   7'b00010xx : begin\n     hw_5 = cfg_9;\n   end\n   7'bx101x11 : begin\n     chip_14 = rx_14;\n   end\n   5'b1x1xx : begin\n     hw_10 = err_1;\n   end\n   default : begin \n     data_13 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( control_input_13 ) == ( 7'b00010xx ) |-> hw_5 == cfg_9 ;endproperty \nproperty name: ( control_input_13 ) == ( 7'bx101x11 ) |-> chip_14 == rx_14 ;endproperty \nproperty name: ( control_input_13 ) == ( 5'b1x1xx ) |-> hw_10 == err_1 ;endproperty \nproperty name; ( ( control_input_13 ) != 7'b00010xx ) || ( ( control_input_13 ) != 7'bx101x11 ) || ( control_input_13 ) != 5'b1x1xx ) ) |-> data_13 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_12 ) \n   7'b11xxx01 : begin\n     rx_17 = fsm_11;\n   end\n   default : begin \n     cfg_8 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_12 ) == ( 7'b11xxx01 ) |-> rx_17 == fsm_11 ;endproperty \nproperty name; ( control_signal_12 ) != 7'b11xxx01 ) ) |-> cfg_8 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_8 ) \n   5'bxx0xx : begin\n     reg_10 = tx_13;\n   end\n   default : begin \n     rx_14 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( enable_8 ) == ( 5'bxx0xx ) |-> reg_10 == tx_13 ;endproperty \nproperty name; ( enable_8 ) != 5'bxx0xx ) ) |-> rx_14 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_18 ) \n   6'b1011xx : begin\n     data_19 = err_14;\n   end\n   7'bxxxxx1x : begin\n     tx_5 = err_12;\n   end\n   6'b011100 : begin\n     auth_6 = cfg_9;\n   end\n   7'bx1x10xx : begin\n     auth_16 = rx_13;\n   end\n   default : begin \n     err_7 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_18 ) == ( 6'b1011xx ) |-> data_19 == err_14 ;endproperty \nproperty name: ( read_enable_18 ) == ( 7'bxxxxx1x ) |-> tx_5 == err_12 ;endproperty \nproperty name: ( read_enable_18 ) == ( 6'b011100 ) |-> auth_6 == cfg_9 ;endproperty \nproperty name: ( read_enable_18 ) == ( 7'bx1x10xx ) |-> auth_16 == rx_13 ;endproperty \nproperty name; ( ( read_enable_18 ) != 6'b1011xx ) || ( ( read_enable_18 ) != 7'bxxxxx1x ) || ( ( read_enable_18 ) != 6'b011100 ) || ( read_enable_18 ) != 7'bx1x10xx ) ) |-> err_7 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_15 ) \n   6'b0101x1 : begin\n     rst_3 = rx_7;\n   end\n   7'h2b : begin\n     reg_3 = err_10;\n   end\n   5'bxx01x : begin\n     core_10 = hw_18;\n   end\n   default : begin \n     cfg_6 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( output_data_15 ) == ( 6'b0101x1 ) |-> rst_3 == rx_7 ;endproperty \nproperty name: ( output_data_15 ) == ( 7'h2b ) |-> reg_3 == err_10 ;endproperty \nproperty name: ( output_data_15 ) == ( 5'bxx01x ) |-> core_10 == hw_18 ;endproperty \nproperty name; ( ( output_data_15 ) != 6'b0101x1 ) || ( ( output_data_15 ) != 7'h2b ) || ( output_data_15 ) != 5'bxx01x ) ) |-> cfg_6 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_18 ) \n   7'b000x0x0 : begin\n     auth_11 = rx_10;\n   end\n   5'b11101 : begin\n     core_16 = rx_6;\n   end\n   default : begin \n     fsm_16 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( control_input_18 ) == ( 7'b000x0x0 ) |-> auth_11 == rx_10 ;endproperty \nproperty name: ( control_input_18 ) == ( 5'b11101 ) |-> core_16 == rx_6 ;endproperty \nproperty name; ( ( control_input_18 ) != 7'b000x0x0 ) || ( control_input_18 ) != 5'b11101 ) ) |-> fsm_16 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_13 ) \n   7'b01x0110 : begin\n     fsm_5 = clk_9;\n   end\n   default : begin \n     rx_8 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( command_register_13 ) == ( 7'b01x0110 ) |-> fsm_5 == clk_9 ;endproperty \nproperty name; ( command_register_13 ) != 7'b01x0110 ) ) |-> rx_8 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_6 ) \n   7'h15 : begin\n     tx_8 = sig_10;\n   end\n   default : begin \n     tx_19 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_6 ) == ( 7'h15 ) |-> tx_8 == sig_10 ;endproperty \nproperty name; ( instruction_buffer_6 ) != 7'h15 ) ) |-> tx_19 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_20 ) \n   2'b1x : begin\n     rx_5 = data_20;\n   end\n   7'b11000xx : begin\n     reg_4 = rx_17;\n   end\n   7'b00101x0 : begin\n     sig_18 = sig_7;\n   end\n   5'h13 : begin\n     core_5 = hw_17;\n   end\n   default : begin \n     sig_10 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( control_status_20 ) == ( 2'b1x ) |-> rx_5 == data_20 ;endproperty \nproperty name: ( control_status_20 ) == ( 7'b11000xx ) |-> reg_4 == rx_17 ;endproperty \nproperty name: ( control_status_20 ) == ( 7'b00101x0 ) |-> sig_18 == sig_7 ;endproperty \nproperty name: ( control_status_20 ) == ( 5'h13 ) |-> core_5 == hw_17 ;endproperty \nproperty name; ( ( control_status_20 ) != 2'b1x ) || ( ( control_status_20 ) != 7'b11000xx ) || ( ( control_status_20 ) != 7'b00101x0 ) || ( control_status_20 ) != 5'h13 ) ) |-> sig_10 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   7'h5 : begin\n     cfg_9 = rx_9;\n   end\n   7'b0xxxx0x : begin\n     reg_19 = chip_2;\n   end\n   rst_10 : begin\n     rx_3 = core_14;\n   end\n   default : begin \n     rst_17 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_20 ) == ( 7'h5 ) |-> cfg_9 == rx_9 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 7'b0xxxx0x ) |-> reg_19 == chip_2 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( rst_10 ) |-> rx_3 == core_14 ;endproperty \nproperty name; ( ( interrupt_request_20 ) != 7'h5 ) || ( ( interrupt_request_20 ) != 7'b0xxxx0x ) || ( interrupt_request_20 ) != rst_10 ) ) |-> rst_17 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_20 ) \n   7'b0011101 : begin\n     rx_15 = err_11;\n   end\n   7'b0110xx0 : begin\n     cfg_8 = cfg_17;\n   end\n   7'bx10x1xx : begin\n     rst_17 = err_13;\n   end\n   default : begin \n     auth_15 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_20 ) == ( 7'b0011101 ) |-> rx_15 == err_11 ;endproperty \nproperty name: ( error_flag_20 ) == ( 7'b0110xx0 ) |-> cfg_8 == cfg_17 ;endproperty \nproperty name: ( error_flag_20 ) == ( 7'bx10x1xx ) |-> rst_17 == err_13 ;endproperty \nproperty name; ( ( error_flag_20 ) != 7'b0011101 ) || ( ( error_flag_20 ) != 7'b0110xx0 ) || ( error_flag_20 ) != 7'bx10x1xx ) ) |-> auth_15 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_3 ) \n   5'b01001 : begin\n     clk_14 = tx_17;\n   end\n   7'h23 : begin\n     fsm_5 = tx_10;\n   end\n   7'bx11x1x1 : begin\n     tx_9 = tx_19;\n   end\n   default : begin \n     fsm_3 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_3 ) == ( 5'b01001 ) |-> clk_14 == tx_17 ;endproperty \nproperty name: ( acknowledge_3 ) == ( 7'h23 ) |-> fsm_5 == tx_10 ;endproperty \nproperty name: ( acknowledge_3 ) == ( 7'bx11x1x1 ) |-> tx_9 == tx_19 ;endproperty \nproperty name; ( ( acknowledge_3 ) != 5'b01001 ) || ( ( acknowledge_3 ) != 7'h23 ) || ( acknowledge_3 ) != 7'bx11x1x1 ) ) |-> fsm_3 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_8 ) \n   7'bx11xxxx : begin\n     rx_6 = rst_2;\n   end\n   6'b01100x : begin\n     clk_6 = fsm_19;\n   end\n   default : begin \n     chip_7 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_8 ) == ( 7'bx11xxxx ) |-> rx_6 == rst_2 ;endproperty \nproperty name: ( acknowledge_signal_8 ) == ( 6'b01100x ) |-> clk_6 == fsm_19 ;endproperty \nproperty name; ( ( acknowledge_signal_8 ) != 7'bx11xxxx ) || ( acknowledge_signal_8 ) != 6'b01100x ) ) |-> chip_7 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_2 ) \n   cfg_3 : begin\n     err_5 = sig_13;\n   end\n   7'bx00xxxx : begin\n     fsm_10 = hw_8;\n   end\n   6'bxx0110 : begin\n     cfg_2 = fsm_18;\n   end\n   6'b011111 : begin\n     auth_2 = cfg_20;\n   end\n   default : begin \n     rst_7 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( instruction_2 ) == ( cfg_3 ) |-> err_5 == sig_13 ;endproperty \nproperty name: ( instruction_2 ) == ( 7'bx00xxxx ) |-> fsm_10 == hw_8 ;endproperty \nproperty name: ( instruction_2 ) == ( 6'bxx0110 ) |-> cfg_2 == fsm_18 ;endproperty \nproperty name: ( instruction_2 ) == ( 6'b011111 ) |-> auth_2 == cfg_20 ;endproperty \nproperty name; ( ( instruction_2 ) != cfg_3 ) || ( ( instruction_2 ) != 7'bx00xxxx ) || ( ( instruction_2 ) != 6'bxx0110 ) || ( instruction_2 ) != 6'b011111 ) ) |-> rst_7 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_15 ) \n   5'b01100 : begin\n     clk_12 = chip_18;\n   end\n   7'b101111x : begin\n     err_13 = rst_7;\n   end\n   6'b100x0x : begin\n     chip_17 = fsm_14;\n   end\n   default : begin \n     clk_4 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_15 ) == ( 5'b01100 ) |-> clk_12 == chip_18 ;endproperty \nproperty name: ( start_signal_15 ) == ( 7'b101111x ) |-> err_13 == rst_7 ;endproperty \nproperty name: ( start_signal_15 ) == ( 6'b100x0x ) |-> chip_17 == fsm_14 ;endproperty \nproperty name; ( ( start_signal_15 ) != 5'b01100 ) || ( ( start_signal_15 ) != 7'b101111x ) || ( start_signal_15 ) != 6'b100x0x ) ) |-> clk_4 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_7 ) \n   3'b00x : begin\n     err_11 = reg_17;\n   end\n   2'h3 : begin\n     clk_11 = hw_1;\n   end\n   7'bxx0xx11 : begin\n     data_3 = chip_3;\n   end\n   7'b0011101 : begin\n     sig_1 = auth_17;\n   end\n   default : begin \n     clk_15 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_7 ) == ( 3'b00x ) |-> err_11 == reg_17 ;endproperty \nproperty name: ( start_signal_7 ) == ( 2'h3 ) |-> clk_11 == hw_1 ;endproperty \nproperty name: ( start_signal_7 ) == ( 7'bxx0xx11 ) |-> data_3 == chip_3 ;endproperty \nproperty name: ( start_signal_7 ) == ( 7'b0011101 ) |-> sig_1 == auth_17 ;endproperty \nproperty name; ( ( start_signal_7 ) != 3'b00x ) || ( ( start_signal_7 ) != 2'h3 ) || ( ( start_signal_7 ) != 7'bxx0xx11 ) || ( start_signal_7 ) != 7'b0011101 ) ) |-> clk_15 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_4 ) \n   6'b0xx0x0 : begin\n     fsm_15 = fsm_1;\n   end\n   7'bx1xxx1x : begin\n     cfg_20 = rst_18;\n   end\n   default : begin \n     core_5 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( enable_4 ) == ( 6'b0xx0x0 ) |-> fsm_15 == fsm_1 ;endproperty \nproperty name: ( enable_4 ) == ( 7'bx1xxx1x ) |-> cfg_20 == rst_18 ;endproperty \nproperty name; ( ( enable_4 ) != 6'b0xx0x0 ) || ( enable_4 ) != 7'bx1xxx1x ) ) |-> core_5 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_8 ) \n   7'b01xx0x1 : begin\n     core_18 = tx_5;\n   end\n   default : begin \n     fsm_12 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_8 ) == ( 7'b01xx0x1 ) |-> core_18 == tx_5 ;endproperty \nproperty name; ( data_status_8 ) != 7'b01xx0x1 ) ) |-> fsm_12 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_13 ) \n   7'bxx10x10 : begin\n     hw_19 = sig_14;\n   end\n   7'b1x0x1x0 : begin\n     sig_4 = core_20;\n   end\n   default : begin \n     cfg_10 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( address_register_13 ) == ( 7'bxx10x10 ) |-> hw_19 == sig_14 ;endproperty \nproperty name: ( address_register_13 ) == ( 7'b1x0x1x0 ) |-> sig_4 == core_20 ;endproperty \nproperty name; ( ( address_register_13 ) != 7'bxx10x10 ) || ( address_register_13 ) != 7'b1x0x1x0 ) ) |-> cfg_10 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_14 ) \n   7'bxx1x000 : begin\n     data_17 = data_13;\n   end\n   7'b10x10xx : begin\n     fsm_14 = clk_4;\n   end\n   7'b1x0x1x0 : begin\n     rx_15 = hw_16;\n   end\n   7'b0000x01 : begin\n     tx_19 = sig_11;\n   end\n   5'hxb : begin\n     auth_1 = tx_1;\n   end\n   default : begin \n     rx_9 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( data_control_14 ) == ( 7'bxx1x000 ) |-> data_17 == data_13 ;endproperty \nproperty name: ( data_control_14 ) == ( 7'b10x10xx ) |-> fsm_14 == clk_4 ;endproperty \nproperty name: ( data_control_14 ) == ( 7'b1x0x1x0 ) |-> rx_15 == hw_16 ;endproperty \nproperty name: ( data_control_14 ) == ( 7'b0000x01 ) |-> tx_19 == sig_11 ;endproperty \nproperty name: ( data_control_14 ) == ( 5'hxb ) |-> auth_1 == tx_1 ;endproperty \nproperty name; ( ( data_control_14 ) != 7'bxx1x000 ) || ( ( data_control_14 ) != 7'b10x10xx ) || ( ( data_control_14 ) != 7'b1x0x1x0 ) || ( ( data_control_14 ) != 7'b0000x01 ) || ( data_control_14 ) != 5'hxb ) ) |-> rx_9 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_19 ) \n   5'b1xx11 : begin\n     rx_2 = chip_12;\n   end\n   7'b0110xx0 : begin\n     err_15 = hw_15;\n   end\n   default : begin \n     err_14 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_19 ) == ( 5'b1xx11 ) |-> rx_2 == chip_12 ;endproperty \nproperty name: ( status_output_19 ) == ( 7'b0110xx0 ) |-> err_15 == hw_15 ;endproperty \nproperty name; ( ( status_output_19 ) != 5'b1xx11 ) || ( status_output_19 ) != 7'b0110xx0 ) ) |-> err_14 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_12 ) \n   5'b10x00 : begin\n     sig_5 = auth_4;\n   end\n   default : begin \n     core_16 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_12 ) == ( 5'b10x00 ) |-> sig_5 == auth_4 ;endproperty \nproperty name; ( ready_register_12 ) != 5'b10x00 ) ) |-> core_16 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_6 ) \n   core_8 : begin\n     chip_10 = err_8;\n   end\n   6'h2c : begin\n     rst_7 = hw_20;\n   end\n   default : begin \n     core_17 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_6 ) == ( core_8 ) |-> chip_10 == err_8 ;endproperty \nproperty name: ( read_enable_6 ) == ( 6'h2c ) |-> rst_7 == hw_20 ;endproperty \nproperty name; ( ( read_enable_6 ) != core_8 ) || ( read_enable_6 ) != 6'h2c ) ) |-> core_17 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_13 ) \n   4'b01x0 : begin\n     reg_18 = data_3;\n   end\n   7'b1xx0x0x : begin\n     chip_8 = rx_12;\n   end\n   default : begin \n     sig_6 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_13 ) == ( 4'b01x0 ) |-> reg_18 == data_3 ;endproperty \nproperty name: ( control_signal_13 ) == ( 7'b1xx0x0x ) |-> chip_8 == rx_12 ;endproperty \nproperty name; ( ( control_signal_13 ) != 4'b01x0 ) || ( control_signal_13 ) != 7'b1xx0x0x ) ) |-> sig_6 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_7 ) \n   7'h56 : begin\n     rx_10 = clk_9;\n   end\n   7'b10x110x : begin\n     hw_9 = hw_10;\n   end\n   5'b0xx00 : begin\n     fsm_14 = sig_13;\n   end\n   7'bx10x0xx : begin\n     auth_12 = rx_1;\n   end\n   clk_2 : begin\n     clk_1 = auth_3;\n   end\n   default : begin \n     cfg_3 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( output_register_7 ) == ( 7'h56 ) |-> rx_10 == clk_9 ;endproperty \nproperty name: ( output_register_7 ) == ( 7'b10x110x ) |-> hw_9 == hw_10 ;endproperty \nproperty name: ( output_register_7 ) == ( 5'b0xx00 ) |-> fsm_14 == sig_13 ;endproperty \nproperty name: ( output_register_7 ) == ( 7'bx10x0xx ) |-> auth_12 == rx_1 ;endproperty \nproperty name: ( output_register_7 ) == ( clk_2 ) |-> clk_1 == auth_3 ;endproperty \nproperty name; ( ( output_register_7 ) != 7'h56 ) || ( ( output_register_7 ) != 7'b10x110x ) || ( ( output_register_7 ) != 5'b0xx00 ) || ( ( output_register_7 ) != 7'bx10x0xx ) || ( output_register_7 ) != clk_2 ) ) |-> cfg_3 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_9 ) \n   7'b1x0x001 : begin\n     clk_1 = err_12;\n   end\n   6'b00xxxx : begin\n     tx_20 = rst_1;\n   end\n   4'b1x1x : begin\n     sig_12 = chip_18;\n   end\n   7'b1x1x001 : begin\n     fsm_3 = rx_8;\n   end\n   default : begin \n     hw_17 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_9 ) == ( 7'b1x0x001 ) |-> clk_1 == err_12 ;endproperty \nproperty name: ( instruction_buffer_9 ) == ( 6'b00xxxx ) |-> tx_20 == rst_1 ;endproperty \nproperty name: ( instruction_buffer_9 ) == ( 4'b1x1x ) |-> sig_12 == chip_18 ;endproperty \nproperty name: ( instruction_buffer_9 ) == ( 7'b1x1x001 ) |-> fsm_3 == rx_8 ;endproperty \nproperty name; ( ( instruction_buffer_9 ) != 7'b1x0x001 ) || ( ( instruction_buffer_9 ) != 6'b00xxxx ) || ( ( instruction_buffer_9 ) != 4'b1x1x ) || ( instruction_buffer_9 ) != 7'b1x1x001 ) ) |-> hw_17 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_15 ) \n   7'bx1x01x0 : begin\n     reg_11 = auth_18;\n   end\n   5'b0000x : begin\n     cfg_14 = tx_7;\n   end\n   7'bxx1xxx1 : begin\n     err_11 = reg_14;\n   end\n   default : begin \n     reg_19 = rst_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_15 ) == ( 7'bx1x01x0 ) |-> reg_11 == auth_18 ;endproperty \nproperty name: ( flag_register_15 ) == ( 5'b0000x ) |-> cfg_14 == tx_7 ;endproperty \nproperty name: ( flag_register_15 ) == ( 7'bxx1xxx1 ) |-> err_11 == reg_14 ;endproperty \nproperty name; ( ( flag_register_15 ) != 7'bx1x01x0 ) || ( ( flag_register_15 ) != 5'b0000x ) || ( flag_register_15 ) != 7'bxx1xxx1 ) ) |-> reg_19 == rst_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_11 ) \n   3'h6 : begin\n     reg_14 = clk_15;\n   end\n   clk_3 : begin\n     core_7 = clk_17;\n   end\n   default : begin \n     chip_17 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( output_control_11 ) == ( 3'h6 ) |-> reg_14 == clk_15 ;endproperty \nproperty name: ( output_control_11 ) == ( clk_3 ) |-> core_7 == clk_17 ;endproperty \nproperty name; ( ( output_control_11 ) != 3'h6 ) || ( output_control_11 ) != clk_3 ) ) |-> chip_17 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_19 ) \n   5'b00100 : begin\n     rst_13 = reg_9;\n   end\n   6'bxx0101 : begin\n     auth_13 = tx_4;\n   end\n   default : begin \n     hw_1 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_19 ) == ( 5'b00100 ) |-> rst_13 == reg_9 ;endproperty \nproperty name: ( control_register_status_status_19 ) == ( 6'bxx0101 ) |-> auth_13 == tx_4 ;endproperty \nproperty name; ( ( control_register_status_status_19 ) != 5'b00100 ) || ( control_register_status_status_19 ) != 6'bxx0101 ) ) |-> hw_1 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   3'b01x : begin\n     rst_17 = reg_9;\n   end\n   6'bxxx1x0 : begin\n     hw_17 = rx_12;\n   end\n   7'b110011x : begin\n     auth_10 = hw_19;\n   end\n   default : begin \n     data_15 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_20 ) == ( 3'b01x ) |-> rst_17 == reg_9 ;endproperty \nproperty name: ( data_status_register_status_20 ) == ( 6'bxxx1x0 ) |-> hw_17 == rx_12 ;endproperty \nproperty name: ( data_status_register_status_20 ) == ( 7'b110011x ) |-> auth_10 == hw_19 ;endproperty \nproperty name; ( ( data_status_register_status_20 ) != 3'b01x ) || ( ( data_status_register_status_20 ) != 6'bxxx1x0 ) || ( data_status_register_status_20 ) != 7'b110011x ) ) |-> data_15 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_7 ) \n   7'bx101x11 : begin\n     sig_10 = sig_17;\n   end\n   default : begin \n     reg_7 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_7 ) == ( 7'bx101x11 ) |-> sig_10 == sig_17 ;endproperty \nproperty name; ( data_ready_7 ) != 7'bx101x11 ) ) |-> reg_7 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_3 ) \n   7'b00101x0 : begin\n     hw_13 = auth_16;\n   end\n   5'bx01xx : begin\n     reg_2 = tx_8;\n   end\n   5'bx0x0x : begin\n     chip_1 = core_1;\n   end\n   default : begin \n     sig_6 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( address_3 ) == ( 7'b00101x0 ) |-> hw_13 == auth_16 ;endproperty \nproperty name: ( address_3 ) == ( 5'bx01xx ) |-> reg_2 == tx_8 ;endproperty \nproperty name: ( address_3 ) == ( 5'bx0x0x ) |-> chip_1 == core_1 ;endproperty \nproperty name; ( ( address_3 ) != 7'b00101x0 ) || ( ( address_3 ) != 5'bx01xx ) || ( address_3 ) != 5'bx0x0x ) ) |-> sig_6 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_14 ) \n   7'h44 : begin\n     auth_5 = rst_19;\n   end\n   5'b01xxx : begin\n     cfg_18 = cfg_9;\n   end\n   default : begin \n     clk_10 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( input_register_14 ) == ( 7'h44 ) |-> auth_5 == rst_19 ;endproperty \nproperty name: ( input_register_14 ) == ( 5'b01xxx ) |-> cfg_18 == cfg_9 ;endproperty \nproperty name; ( ( input_register_14 ) != 7'h44 ) || ( input_register_14 ) != 5'b01xxx ) ) |-> clk_10 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_5 ) \n   6'b1xx11x : begin\n     core_15 = core_8;\n   end\n   default : begin \n     sig_17 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_5 ) == ( 6'b1xx11x ) |-> core_15 == core_8 ;endproperty \nproperty name; ( ready_output_5 ) != 6'b1xx11x ) ) |-> sig_17 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_14 ) \n   6'bx01x11 : begin\n     rx_13 = rst_9;\n   end\n   default : begin \n     core_14 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( end_address_14 ) == ( 6'bx01x11 ) |-> rx_13 == rst_9 ;endproperty \nproperty name; ( end_address_14 ) != 6'bx01x11 ) ) |-> core_14 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_3 ) \n   6'bxxxxxx : begin\n     core_14 = reg_15;\n   end\n   5'bx1x10 : begin\n     chip_18 = sig_8;\n   end\n   7'bx00110x : begin\n     data_18 = clk_10;\n   end\n   data_15 : begin\n     core_4 = auth_7;\n   end\n   default : begin \n     sig_17 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( counter_3 ) == ( 6'bxxxxxx ) |-> core_14 == reg_15 ;endproperty \nproperty name: ( counter_3 ) == ( 5'bx1x10 ) |-> chip_18 == sig_8 ;endproperty \nproperty name: ( counter_3 ) == ( 7'bx00110x ) |-> data_18 == clk_10 ;endproperty \nproperty name: ( counter_3 ) == ( data_15 ) |-> core_4 == auth_7 ;endproperty \nproperty name; ( ( counter_3 ) != 6'bxxxxxx ) || ( ( counter_3 ) != 5'bx1x10 ) || ( ( counter_3 ) != 7'bx00110x ) || ( counter_3 ) != data_15 ) ) |-> sig_17 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_12 ) \n   7'b0x0xx1x : begin\n     tx_3 = data_15;\n   end\n   data_20 : begin\n     tx_13 = sig_18;\n   end\n   7'bxx10xxx : begin\n     reg_9 = rx_6;\n   end\n   7'b0x00xx1 : begin\n     auth_20 = tx_17;\n   end\n   7'b1001x10 : begin\n     chip_4 = data_14;\n   end\n   default : begin \n     hw_18 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_12 ) == ( 7'b0x0xx1x ) |-> tx_3 == data_15 ;endproperty \nproperty name: ( operation_code_12 ) == ( data_20 ) |-> tx_13 == sig_18 ;endproperty \nproperty name: ( operation_code_12 ) == ( 7'bxx10xxx ) |-> reg_9 == rx_6 ;endproperty \nproperty name: ( operation_code_12 ) == ( 7'b0x00xx1 ) |-> auth_20 == tx_17 ;endproperty \nproperty name: ( operation_code_12 ) == ( 7'b1001x10 ) |-> chip_4 == data_14 ;endproperty \nproperty name; ( ( operation_code_12 ) != 7'b0x0xx1x ) || ( ( operation_code_12 ) != data_20 ) || ( ( operation_code_12 ) != 7'bxx10xxx ) || ( ( operation_code_12 ) != 7'b0x00xx1 ) || ( operation_code_12 ) != 7'b1001x10 ) ) |-> hw_18 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_13 ) \n   6'bx00xxx : begin\n     clk_10 = data_18;\n   end\n   7'h2 : begin\n     hw_15 = core_8;\n   end\n   5'h1x : begin\n     auth_16 = sig_19;\n   end\n   7'h50 : begin\n     tx_10 = auth_17;\n   end\n   default : begin \n     rx_14 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_13 ) == ( 6'bx00xxx ) |-> clk_10 == data_18 ;endproperty \nproperty name: ( data_status_register_13 ) == ( 7'h2 ) |-> hw_15 == core_8 ;endproperty \nproperty name: ( data_status_register_13 ) == ( 5'h1x ) |-> auth_16 == sig_19 ;endproperty \nproperty name: ( data_status_register_13 ) == ( 7'h50 ) |-> tx_10 == auth_17 ;endproperty \nproperty name; ( ( data_status_register_13 ) != 6'bx00xxx ) || ( ( data_status_register_13 ) != 7'h2 ) || ( ( data_status_register_13 ) != 5'h1x ) || ( data_status_register_13 ) != 7'h50 ) ) |-> rx_14 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_15 ) \n   6'bx00100 : begin\n     fsm_14 = fsm_6;\n   end\n   7'b1101000 : begin\n     hw_5 = rx_11;\n   end\n   default : begin \n     fsm_13 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_15 ) == ( 6'bx00100 ) |-> fsm_14 == fsm_6 ;endproperty \nproperty name: ( output_buffer_status_15 ) == ( 7'b1101000 ) |-> hw_5 == rx_11 ;endproperty \nproperty name; ( ( output_buffer_status_15 ) != 6'bx00100 ) || ( output_buffer_status_15 ) != 7'b1101000 ) ) |-> fsm_13 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_4 ) \n   5'h2 : begin\n     hw_10 = tx_19;\n   end\n   default : begin \n     reg_6 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_4 ) == ( 5'h2 ) |-> hw_10 == tx_19 ;endproperty \nproperty name; ( start_signal_4 ) != 5'h2 ) ) |-> reg_6 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_16 ) \n   7'bxx0x1x0 : begin\n     hw_4 = tx_15;\n   end\n   6'b000101 : begin\n     chip_13 = fsm_4;\n   end\n   4'hc : begin\n     cfg_9 = err_4;\n   end\n   default : begin \n     err_2 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_16 ) == ( 7'bxx0x1x0 ) |-> hw_4 == tx_15 ;endproperty \nproperty name: ( control_register_status_status_16 ) == ( 6'b000101 ) |-> chip_13 == fsm_4 ;endproperty \nproperty name: ( control_register_status_status_16 ) == ( 4'hc ) |-> cfg_9 == err_4 ;endproperty \nproperty name; ( ( control_register_status_status_16 ) != 7'bxx0x1x0 ) || ( ( control_register_status_status_16 ) != 6'b000101 ) || ( control_register_status_status_16 ) != 4'hc ) ) |-> err_2 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_14 ) \n   6'h3c : begin\n     reg_8 = reg_6;\n   end\n   7'b0111111 : begin\n     cfg_18 = fsm_8;\n   end\n   7'bxxxx100 : begin\n     clk_9 = err_1;\n   end\n   default : begin \n     tx_1 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( command_word_14 ) == ( 6'h3c ) |-> reg_8 == reg_6 ;endproperty \nproperty name: ( command_word_14 ) == ( 7'b0111111 ) |-> cfg_18 == fsm_8 ;endproperty \nproperty name: ( command_word_14 ) == ( 7'bxxxx100 ) |-> clk_9 == err_1 ;endproperty \nproperty name; ( ( command_word_14 ) != 6'h3c ) || ( ( command_word_14 ) != 7'b0111111 ) || ( command_word_14 ) != 7'bxxxx100 ) ) |-> tx_1 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_14 ) \n   4'b1x11 : begin\n     sig_13 = fsm_20;\n   end\n   7'b1x11111 : begin\n     rx_12 = cfg_19;\n   end\n   default : begin \n     sig_18 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_14 ) == ( 4'b1x11 ) |-> sig_13 == fsm_20 ;endproperty \nproperty name: ( output_buffer_status_14 ) == ( 7'b1x11111 ) |-> rx_12 == cfg_19 ;endproperty \nproperty name; ( ( output_buffer_status_14 ) != 4'b1x11 ) || ( output_buffer_status_14 ) != 7'b1x11111 ) ) |-> sig_18 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_6 ) \n   6'b1x0000 : begin\n     clk_20 = data_2;\n   end\n   6'b01x100 : begin\n     chip_14 = cfg_3;\n   end\n   7'b110011x : begin\n     core_13 = tx_17;\n   end\n   default : begin \n     fsm_20 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( input_register_6 ) == ( 6'b1x0000 ) |-> clk_20 == data_2 ;endproperty \nproperty name: ( input_register_6 ) == ( 6'b01x100 ) |-> chip_14 == cfg_3 ;endproperty \nproperty name: ( input_register_6 ) == ( 7'b110011x ) |-> core_13 == tx_17 ;endproperty \nproperty name; ( ( input_register_6 ) != 6'b1x0000 ) || ( ( input_register_6 ) != 6'b01x100 ) || ( input_register_6 ) != 7'b110011x ) ) |-> fsm_20 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_15 ) \n   6'b1xx11x : begin\n     rx_17 = data_7;\n   end\n   5'b01100 : begin\n     rst_11 = core_17;\n   end\n   6'b1x1000 : begin\n     clk_17 = auth_6;\n   end\n   7'b00xxx01 : begin\n     fsm_7 = sig_3;\n   end\n   7'b1x01xx1 : begin\n     sig_4 = rst_18;\n   end\n   default : begin \n     data_7 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_15 ) == ( 6'b1xx11x ) |-> rx_17 == data_7 ;endproperty \nproperty name: ( control_flag_15 ) == ( 5'b01100 ) |-> rst_11 == core_17 ;endproperty \nproperty name: ( control_flag_15 ) == ( 6'b1x1000 ) |-> clk_17 == auth_6 ;endproperty \nproperty name: ( control_flag_15 ) == ( 7'b00xxx01 ) |-> fsm_7 == sig_3 ;endproperty \nproperty name: ( control_flag_15 ) == ( 7'b1x01xx1 ) |-> sig_4 == rst_18 ;endproperty \nproperty name; ( ( control_flag_15 ) != 6'b1xx11x ) || ( ( control_flag_15 ) != 5'b01100 ) || ( ( control_flag_15 ) != 6'b1x1000 ) || ( ( control_flag_15 ) != 7'b00xxx01 ) || ( control_flag_15 ) != 7'b1x01xx1 ) ) |-> data_7 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_3 ) \n   7'h7a : begin\n     cfg_20 = cfg_15;\n   end\n   7'b0x10101 : begin\n     fsm_7 = cfg_8;\n   end\n   6'b0xx001 : begin\n     tx_12 = rst_1;\n   end\n   7'bx01x000 : begin\n     clk_18 = rst_1;\n   end\n   7'b1101111 : begin\n     sig_11 = data_9;\n   end\n   default : begin \n     rx_4 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_3 ) == ( 7'h7a ) |-> cfg_20 == cfg_15 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'b0x10101 ) |-> fsm_7 == cfg_8 ;endproperty \nproperty name: ( flag_register_3 ) == ( 6'b0xx001 ) |-> tx_12 == rst_1 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'bx01x000 ) |-> clk_18 == rst_1 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'b1101111 ) |-> sig_11 == data_9 ;endproperty \nproperty name; ( ( flag_register_3 ) != 7'h7a ) || ( ( flag_register_3 ) != 7'b0x10101 ) || ( ( flag_register_3 ) != 6'b0xx001 ) || ( ( flag_register_3 ) != 7'bx01x000 ) || ( flag_register_3 ) != 7'b1101111 ) ) |-> rx_4 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   2'b01 : begin\n     sig_17 = chip_9;\n   end\n   7'h2 : begin\n     rx_20 = chip_15;\n   end\n   default : begin \n     chip_12 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_2 ) == ( 2'b01 ) |-> sig_17 == chip_9 ;endproperty \nproperty name: ( data_buffer_status_2 ) == ( 7'h2 ) |-> rx_20 == chip_15 ;endproperty \nproperty name; ( ( data_buffer_status_2 ) != 2'b01 ) || ( data_buffer_status_2 ) != 7'h2 ) ) |-> chip_12 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   6'h11 : begin\n     err_18 = sig_8;\n   end\n   7'bx00x001 : begin\n     data_9 = rst_15;\n   end\n   7'b1110000 : begin\n     core_7 = data_5;\n   end\n   7'h3e : begin\n     err_8 = rst_3;\n   end\n   7'h66 : begin\n     clk_12 = cfg_10;\n   end\n   default : begin \n     core_20 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_12 ) == ( 6'h11 ) |-> err_18 == sig_8 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'bx00x001 ) |-> data_9 == rst_15 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'b1110000 ) |-> core_7 == data_5 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'h3e ) |-> err_8 == rst_3 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'h66 ) |-> clk_12 == cfg_10 ;endproperty \nproperty name; ( ( data_status_register_status_12 ) != 6'h11 ) || ( ( data_status_register_status_12 ) != 7'bx00x001 ) || ( ( data_status_register_status_12 ) != 7'b1110000 ) || ( ( data_status_register_status_12 ) != 7'h3e ) || ( data_status_register_status_12 ) != 7'h66 ) ) |-> core_20 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_2 ) \n   7'bxx0xxxx : begin\n     fsm_18 = reg_11;\n   end\n   5'bx0110 : begin\n     data_18 = tx_13;\n   end\n   default : begin \n     hw_18 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_2 ) == ( 7'bxx0xxxx ) |-> fsm_18 == reg_11 ;endproperty \nproperty name: ( input_ready_2 ) == ( 5'bx0110 ) |-> data_18 == tx_13 ;endproperty \nproperty name; ( ( input_ready_2 ) != 7'bxx0xxxx ) || ( input_ready_2 ) != 5'bx0110 ) ) |-> hw_18 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_20 ) \n   6'h3c : begin\n     rx_3 = hw_1;\n   end\n   5'b0xx00 : begin\n     fsm_14 = auth_11;\n   end\n   6'h33 : begin\n     core_8 = tx_3;\n   end\n   7'h65 : begin\n     rst_19 = cfg_11;\n   end\n   7'h79 : begin\n     auth_12 = fsm_9;\n   end\n   default : begin \n     rx_18 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_20 ) == ( 6'h3c ) |-> rx_3 == hw_1 ;endproperty \nproperty name: ( status_buffer_20 ) == ( 5'b0xx00 ) |-> fsm_14 == auth_11 ;endproperty \nproperty name: ( status_buffer_20 ) == ( 6'h33 ) |-> core_8 == tx_3 ;endproperty \nproperty name: ( status_buffer_20 ) == ( 7'h65 ) |-> rst_19 == cfg_11 ;endproperty \nproperty name: ( status_buffer_20 ) == ( 7'h79 ) |-> auth_12 == fsm_9 ;endproperty \nproperty name; ( ( status_buffer_20 ) != 6'h3c ) || ( ( status_buffer_20 ) != 5'b0xx00 ) || ( ( status_buffer_20 ) != 6'h33 ) || ( ( status_buffer_20 ) != 7'h65 ) || ( status_buffer_20 ) != 7'h79 ) ) |-> rx_18 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_18 ) \n   6'b110111 : begin\n     rx_4 = fsm_13;\n   end\n   6'b111x11 : begin\n     cfg_17 = auth_9;\n   end\n   tx_3 : begin\n     hw_2 = core_14;\n   end\n   7'b1101xxx : begin\n     data_12 = clk_15;\n   end\n   default : begin \n     core_9 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_18 ) == ( 6'b110111 ) |-> rx_4 == fsm_13 ;endproperty \nproperty name: ( write_complete_18 ) == ( 6'b111x11 ) |-> cfg_17 == auth_9 ;endproperty \nproperty name: ( write_complete_18 ) == ( tx_3 ) |-> hw_2 == core_14 ;endproperty \nproperty name: ( write_complete_18 ) == ( 7'b1101xxx ) |-> data_12 == clk_15 ;endproperty \nproperty name; ( ( write_complete_18 ) != 6'b110111 ) || ( ( write_complete_18 ) != 6'b111x11 ) || ( ( write_complete_18 ) != tx_3 ) || ( write_complete_18 ) != 7'b1101xxx ) ) |-> core_9 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_3 ) \n   7'b11xx001 : begin\n     rst_12 = rx_16;\n   end\n   7'bxxxxx00 : begin\n     core_15 = auth_19;\n   end\n   7'b1xxxx1x : begin\n     reg_10 = sig_17;\n   end\n   7'bx01xxx0 : begin\n     rst_17 = rst_14;\n   end\n   default : begin \n     rst_2 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_3 ) == ( 7'b11xx001 ) |-> rst_12 == rx_16 ;endproperty \nproperty name: ( status_buffer_3 ) == ( 7'bxxxxx00 ) |-> core_15 == auth_19 ;endproperty \nproperty name: ( status_buffer_3 ) == ( 7'b1xxxx1x ) |-> reg_10 == sig_17 ;endproperty \nproperty name: ( status_buffer_3 ) == ( 7'bx01xxx0 ) |-> rst_17 == rst_14 ;endproperty \nproperty name; ( ( status_buffer_3 ) != 7'b11xx001 ) || ( ( status_buffer_3 ) != 7'bxxxxx00 ) || ( ( status_buffer_3 ) != 7'b1xxxx1x ) || ( status_buffer_3 ) != 7'bx01xxx0 ) ) |-> rst_2 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_14 ) \n   6'h1d : begin\n     tx_13 = tx_17;\n   end\n   6'b001001 : begin\n     sig_5 = err_8;\n   end\n   7'bxx0x0xx : begin\n     err_18 = clk_20;\n   end\n   rx_4 : begin\n     chip_18 = sig_20;\n   end\n   7'b11100xx : begin\n     fsm_15 = rx_7;\n   end\n   default : begin \n     auth_5 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_14 ) == ( 6'h1d ) |-> tx_13 == tx_17 ;endproperty \nproperty name: ( output_register_status_14 ) == ( 6'b001001 ) |-> sig_5 == err_8 ;endproperty \nproperty name: ( output_register_status_14 ) == ( 7'bxx0x0xx ) |-> err_18 == clk_20 ;endproperty \nproperty name: ( output_register_status_14 ) == ( rx_4 ) |-> chip_18 == sig_20 ;endproperty \nproperty name: ( output_register_status_14 ) == ( 7'b11100xx ) |-> fsm_15 == rx_7 ;endproperty \nproperty name; ( ( output_register_status_14 ) != 6'h1d ) || ( ( output_register_status_14 ) != 6'b001001 ) || ( ( output_register_status_14 ) != 7'bxx0x0xx ) || ( ( output_register_status_14 ) != rx_4 ) || ( output_register_status_14 ) != 7'b11100xx ) ) |-> auth_5 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_6 ) \n   7'b0x11001 : begin\n     core_4 = tx_4;\n   end\n   err_1 : begin\n     tx_2 = reg_9;\n   end\n   default : begin \n     data_6 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( end_address_6 ) == ( 7'b0x11001 ) |-> core_4 == tx_4 ;endproperty \nproperty name: ( end_address_6 ) == ( err_1 ) |-> tx_2 == reg_9 ;endproperty \nproperty name; ( ( end_address_6 ) != 7'b0x11001 ) || ( end_address_6 ) != err_1 ) ) |-> data_6 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_12 ) \n   err_13 : begin\n     sig_15 = clk_3;\n   end\n   7'b11xx101 : begin\n     chip_1 = clk_17;\n   end\n   err_4 : begin\n     clk_7 = data_13;\n   end\n   default : begin \n     reg_19 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_12 ) == ( err_13 ) |-> sig_15 == clk_3 ;endproperty \nproperty name: ( ready_register_12 ) == ( 7'b11xx101 ) |-> chip_1 == clk_17 ;endproperty \nproperty name: ( ready_register_12 ) == ( err_4 ) |-> clk_7 == data_13 ;endproperty \nproperty name; ( ( ready_register_12 ) != err_13 ) || ( ( ready_register_12 ) != 7'b11xx101 ) || ( ready_register_12 ) != err_4 ) ) |-> reg_19 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_10 ) \n   7'h17 : begin\n     reg_4 = data_16;\n   end\n   default : begin \n     cfg_11 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( data_in_10 ) == ( 7'h17 ) |-> reg_4 == data_16 ;endproperty \nproperty name; ( data_in_10 ) != 7'h17 ) ) |-> cfg_11 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_8 ) \n   7'b111000x : begin\n     sig_13 = data_13;\n   end\n   7'b1xx0011 : begin\n     auth_2 = rst_10;\n   end\n   6'bxxx1x0 : begin\n     reg_7 = hw_13;\n   end\n   default : begin \n     tx_3 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( address_8 ) == ( 7'b111000x ) |-> sig_13 == data_13 ;endproperty \nproperty name: ( address_8 ) == ( 7'b1xx0011 ) |-> auth_2 == rst_10 ;endproperty \nproperty name: ( address_8 ) == ( 6'bxxx1x0 ) |-> reg_7 == hw_13 ;endproperty \nproperty name; ( ( address_8 ) != 7'b111000x ) || ( ( address_8 ) != 7'b1xx0011 ) || ( address_8 ) != 6'bxxx1x0 ) ) |-> tx_3 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_1 ) \n   7'bx1011xx : begin\n     data_9 = data_12;\n   end\n   clk_1 : begin\n     fsm_8 = reg_5;\n   end\n   6'b100x0x : begin\n     chip_14 = rst_20;\n   end\n   7'b10xx0x1 : begin\n     reg_8 = rst_6;\n   end\n   7'bx01x000 : begin\n     rx_12 = sig_18;\n   end\n   default : begin \n     data_2 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( end_address_1 ) == ( 7'bx1011xx ) |-> data_9 == data_12 ;endproperty \nproperty name: ( end_address_1 ) == ( clk_1 ) |-> fsm_8 == reg_5 ;endproperty \nproperty name: ( end_address_1 ) == ( 6'b100x0x ) |-> chip_14 == rst_20 ;endproperty \nproperty name: ( end_address_1 ) == ( 7'b10xx0x1 ) |-> reg_8 == rst_6 ;endproperty \nproperty name: ( end_address_1 ) == ( 7'bx01x000 ) |-> rx_12 == sig_18 ;endproperty \nproperty name; ( ( end_address_1 ) != 7'bx1011xx ) || ( ( end_address_1 ) != clk_1 ) || ( ( end_address_1 ) != 6'b100x0x ) || ( ( end_address_1 ) != 7'b10xx0x1 ) || ( end_address_1 ) != 7'bx01x000 ) ) |-> data_2 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   6'bxxxx1x : begin\n     rst_16 = rst_7;\n   end\n   default : begin \n     reg_13 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_19 ) == ( 6'bxxxx1x ) |-> rst_16 == rst_7 ;endproperty \nproperty name; ( status_register_status_19 ) != 6'bxxxx1x ) ) |-> reg_13 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   5'b10011 : begin\n     fsm_15 = hw_11;\n   end\n   default : begin \n     core_7 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_12 ) == ( 5'b10011 ) |-> fsm_15 == hw_11 ;endproperty \nproperty name; ( control_buffer_12 ) != 5'b10011 ) ) |-> core_7 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_13 ) \n   7'b1x0x110 : begin\n     core_9 = reg_13;\n   end\n   7'b1x001x1 : begin\n     auth_11 = data_13;\n   end\n   data_8 : begin\n     core_4 = core_16;\n   end\n   default : begin \n     chip_5 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_13 ) == ( 7'b1x0x110 ) |-> core_9 == reg_13 ;endproperty \nproperty name: ( data_status_register_status_13 ) == ( 7'b1x001x1 ) |-> auth_11 == data_13 ;endproperty \nproperty name: ( data_status_register_status_13 ) == ( data_8 ) |-> core_4 == core_16 ;endproperty \nproperty name; ( ( data_status_register_status_13 ) != 7'b1x0x110 ) || ( ( data_status_register_status_13 ) != 7'b1x001x1 ) || ( data_status_register_status_13 ) != data_8 ) ) |-> chip_5 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_20 ) \n   7'bxxx0101 : begin\n     core_3 = auth_6;\n   end\n   7'bx000100 : begin\n     clk_19 = data_20;\n   end\n   7'b1x101x1 : begin\n     err_13 = cfg_18;\n   end\n   default : begin \n     rst_18 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_20 ) == ( 7'bxxx0101 ) |-> core_3 == auth_6 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'bx000100 ) |-> clk_19 == data_20 ;endproperty \nproperty name: ( input_ready_20 ) == ( 7'b1x101x1 ) |-> err_13 == cfg_18 ;endproperty \nproperty name; ( ( input_ready_20 ) != 7'bxxx0101 ) || ( ( input_ready_20 ) != 7'bx000100 ) || ( input_ready_20 ) != 7'b1x101x1 ) ) |-> rst_18 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_12 ) \n   7'bxx00xxx : begin\n     sig_17 = fsm_9;\n   end\n   7'b101111x : begin\n     tx_9 = hw_2;\n   end\n   7'h1c : begin\n     hw_2 = rx_18;\n   end\n   6'b0x1x11 : begin\n     hw_3 = reg_4;\n   end\n   default : begin \n     err_10 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( start_address_12 ) == ( 7'bxx00xxx ) |-> sig_17 == fsm_9 ;endproperty \nproperty name: ( start_address_12 ) == ( 7'b101111x ) |-> tx_9 == hw_2 ;endproperty \nproperty name: ( start_address_12 ) == ( 7'h1c ) |-> hw_2 == rx_18 ;endproperty \nproperty name: ( start_address_12 ) == ( 6'b0x1x11 ) |-> hw_3 == reg_4 ;endproperty \nproperty name; ( ( start_address_12 ) != 7'bxx00xxx ) || ( ( start_address_12 ) != 7'b101111x ) || ( ( start_address_12 ) != 7'h1c ) || ( start_address_12 ) != 6'b0x1x11 ) ) |-> err_10 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   7'b0001x1x : begin\n     err_1 = err_8;\n   end\n   6'b000x1x : begin\n     hw_15 = chip_7;\n   end\n   5'bx0000 : begin\n     rst_17 = clk_20;\n   end\n   5'bxx1x0 : begin\n     sig_3 = hw_12;\n   end\n   7'bx0xxxx1 : begin\n     clk_2 = err_12;\n   end\n   default : begin \n     rx_17 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_10 ) == ( 7'b0001x1x ) |-> err_1 == err_8 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 6'b000x1x ) |-> hw_15 == chip_7 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 5'bx0000 ) |-> rst_17 == clk_20 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 5'bxx1x0 ) |-> sig_3 == hw_12 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 7'bx0xxxx1 ) |-> clk_2 == err_12 ;endproperty \nproperty name; ( ( status_register_buffer_10 ) != 7'b0001x1x ) || ( ( status_register_buffer_10 ) != 6'b000x1x ) || ( ( status_register_buffer_10 ) != 5'bx0000 ) || ( ( status_register_buffer_10 ) != 5'bxx1x0 ) || ( status_register_buffer_10 ) != 7'bx0xxxx1 ) ) |-> rx_17 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_15 ) \n   7'h31 : begin\n     sig_9 = reg_15;\n   end\n   7'b110x0x0 : begin\n     fsm_5 = auth_7;\n   end\n   7'b1xx0000 : begin\n     auth_6 = cfg_13;\n   end\n   default : begin \n     hw_11 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( enable_15 ) == ( 7'h31 ) |-> sig_9 == reg_15 ;endproperty \nproperty name: ( enable_15 ) == ( 7'b110x0x0 ) |-> fsm_5 == auth_7 ;endproperty \nproperty name: ( enable_15 ) == ( 7'b1xx0000 ) |-> auth_6 == cfg_13 ;endproperty \nproperty name; ( ( enable_15 ) != 7'h31 ) || ( ( enable_15 ) != 7'b110x0x0 ) || ( enable_15 ) != 7'b1xx0000 ) ) |-> hw_11 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_7 ) \n   6'b0x0x1x : begin\n     sig_2 = hw_12;\n   end\n   5'b10xx1 : begin\n     core_1 = chip_11;\n   end\n   sig_19 : begin\n     reg_1 = sig_9;\n   end\n   7'bx101x11 : begin\n     sig_19 = chip_15;\n   end\n   6'b000x11 : begin\n     clk_2 = tx_19;\n   end\n   default : begin \n     core_3 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_word_7 ) == ( 6'b0x0x1x ) |-> sig_2 == hw_12 ;endproperty \nproperty name: ( control_word_7 ) == ( 5'b10xx1 ) |-> core_1 == chip_11 ;endproperty \nproperty name: ( control_word_7 ) == ( sig_19 ) |-> reg_1 == sig_9 ;endproperty \nproperty name: ( control_word_7 ) == ( 7'bx101x11 ) |-> sig_19 == chip_15 ;endproperty \nproperty name: ( control_word_7 ) == ( 6'b000x11 ) |-> clk_2 == tx_19 ;endproperty \nproperty name; ( ( control_word_7 ) != 6'b0x0x1x ) || ( ( control_word_7 ) != 5'b10xx1 ) || ( ( control_word_7 ) != sig_19 ) || ( ( control_word_7 ) != 7'bx101x11 ) || ( control_word_7 ) != 6'b000x11 ) ) |-> core_3 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_13 ) \n   6'bx00010 : begin\n     rst_6 = cfg_16;\n   end\n   4'ha : begin\n     hw_7 = cfg_20;\n   end\n   7'bxx1x000 : begin\n     rst_18 = hw_11;\n   end\n   7'bx11xxx1 : begin\n     core_2 = err_11;\n   end\n   7'bxxx1101 : begin\n     cfg_10 = data_10;\n   end\n   default : begin \n     rx_2 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_13 ) == ( 6'bx00010 ) |-> rst_6 == cfg_16 ;endproperty \nproperty name: ( control_register_status_status_13 ) == ( 4'ha ) |-> hw_7 == cfg_20 ;endproperty \nproperty name: ( control_register_status_status_13 ) == ( 7'bxx1x000 ) |-> rst_18 == hw_11 ;endproperty \nproperty name: ( control_register_status_status_13 ) == ( 7'bx11xxx1 ) |-> core_2 == err_11 ;endproperty \nproperty name: ( control_register_status_status_13 ) == ( 7'bxxx1101 ) |-> cfg_10 == data_10 ;endproperty \nproperty name; ( ( control_register_status_status_13 ) != 6'bx00010 ) || ( ( control_register_status_status_13 ) != 4'ha ) || ( ( control_register_status_status_13 ) != 7'bxx1x000 ) || ( ( control_register_status_status_13 ) != 7'bx11xxx1 ) || ( control_register_status_status_13 ) != 7'bxxx1101 ) ) |-> rx_2 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_11 ) \n   7'bx100110 : begin\n     sig_6 = clk_4;\n   end\n   default : begin \n     reg_11 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_11 ) == ( 7'bx100110 ) |-> sig_6 == clk_4 ;endproperty \nproperty name; ( data_status_register_status_11 ) != 7'bx100110 ) ) |-> reg_11 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_20 ) \n   6'h2x : begin\n     err_6 = hw_2;\n   end\n   6'h7 : begin\n     chip_6 = hw_18;\n   end\n   7'b10x011x : begin\n     data_5 = tx_18;\n   end\n   6'b011x01 : begin\n     hw_20 = data_17;\n   end\n   default : begin \n     cfg_6 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_20 ) == ( 6'h2x ) |-> err_6 == hw_2 ;endproperty \nproperty name: ( operation_code_20 ) == ( 6'h7 ) |-> chip_6 == hw_18 ;endproperty \nproperty name: ( operation_code_20 ) == ( 7'b10x011x ) |-> data_5 == tx_18 ;endproperty \nproperty name: ( operation_code_20 ) == ( 6'b011x01 ) |-> hw_20 == data_17 ;endproperty \nproperty name; ( ( operation_code_20 ) != 6'h2x ) || ( ( operation_code_20 ) != 6'h7 ) || ( ( operation_code_20 ) != 7'b10x011x ) || ( operation_code_20 ) != 6'b011x01 ) ) |-> cfg_6 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   core_6 : begin\n     cfg_14 = core_19;\n   end\n   default : begin \n     clk_1 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_11 ) == ( core_6 ) |-> cfg_14 == core_19 ;endproperty \nproperty name; ( data_control_status_11 ) != core_6 ) ) |-> clk_1 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_8 ) \n   7'h12 : begin\n     err_19 = err_7;\n   end\n   3'b0x0 : begin\n     tx_12 = fsm_8;\n   end\n   6'bx010x1 : begin\n     chip_14 = core_1;\n   end\n   5'h8 : begin\n     tx_16 = rst_4;\n   end\n   default : begin \n     hw_10 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_8 ) == ( 7'h12 ) |-> err_19 == err_7 ;endproperty \nproperty name: ( error_flag_8 ) == ( 3'b0x0 ) |-> tx_12 == fsm_8 ;endproperty \nproperty name: ( error_flag_8 ) == ( 6'bx010x1 ) |-> chip_14 == core_1 ;endproperty \nproperty name: ( error_flag_8 ) == ( 5'h8 ) |-> tx_16 == rst_4 ;endproperty \nproperty name; ( ( error_flag_8 ) != 7'h12 ) || ( ( error_flag_8 ) != 3'b0x0 ) || ( ( error_flag_8 ) != 6'bx010x1 ) || ( error_flag_8 ) != 5'h8 ) ) |-> hw_10 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_3 ) \n   4'bxxx0 : begin\n     data_12 = auth_20;\n   end\n   5'b000x0 : begin\n     rx_15 = err_15;\n   end\n   7'b11x100x : begin\n     tx_3 = cfg_5;\n   end\n   7'h6a : begin\n     hw_14 = clk_17;\n   end\n   default : begin \n     fsm_16 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( start_address_3 ) == ( 4'bxxx0 ) |-> data_12 == auth_20 ;endproperty \nproperty name: ( start_address_3 ) == ( 5'b000x0 ) |-> rx_15 == err_15 ;endproperty \nproperty name: ( start_address_3 ) == ( 7'b11x100x ) |-> tx_3 == cfg_5 ;endproperty \nproperty name: ( start_address_3 ) == ( 7'h6a ) |-> hw_14 == clk_17 ;endproperty \nproperty name; ( ( start_address_3 ) != 4'bxxx0 ) || ( ( start_address_3 ) != 5'b000x0 ) || ( ( start_address_3 ) != 7'b11x100x ) || ( start_address_3 ) != 7'h6a ) ) |-> fsm_16 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'b0x01010 : begin\n     sig_20 = sig_18;\n   end\n   6'bxx0x0x : begin\n     cfg_18 = data_20;\n   end\n   7'h7e : begin\n     fsm_16 = core_3;\n   end\n   6'b010x1x : begin\n     core_3 = chip_1;\n   end\n   6'h1f : begin\n     chip_16 = chip_3;\n   end\n   default : begin \n     hw_12 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 7'b0x01010 ) |-> sig_20 == sig_18 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'bxx0x0x ) |-> cfg_18 == data_20 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'h7e ) |-> fsm_16 == core_3 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'b010x1x ) |-> core_3 == chip_1 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'h1f ) |-> chip_16 == chip_3 ;endproperty \nproperty name; ( ( control_data_8 ) != 7'b0x01010 ) || ( ( control_data_8 ) != 6'bxx0x0x ) || ( ( control_data_8 ) != 7'h7e ) || ( ( control_data_8 ) != 6'b010x1x ) || ( control_data_8 ) != 6'h1f ) ) |-> hw_12 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_6 ) \n   6'bx1111x : begin\n     rst_11 = data_11;\n   end\n   6'b0011x1 : begin\n     core_19 = data_1;\n   end\n   7'b1x11xxx : begin\n     auth_19 = rx_16;\n   end\n   default : begin \n     data_6 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( address_6 ) == ( 6'bx1111x ) |-> rst_11 == data_11 ;endproperty \nproperty name: ( address_6 ) == ( 6'b0011x1 ) |-> core_19 == data_1 ;endproperty \nproperty name: ( address_6 ) == ( 7'b1x11xxx ) |-> auth_19 == rx_16 ;endproperty \nproperty name; ( ( address_6 ) != 6'bx1111x ) || ( ( address_6 ) != 6'b0011x1 ) || ( address_6 ) != 7'b1x11xxx ) ) |-> data_6 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_7 ) \n   7'h1f : begin\n     rst_6 = sig_9;\n   end\n   6'bx101x0 : begin\n     chip_20 = tx_20;\n   end\n   7'b1x0x1x0 : begin\n     core_17 = rx_7;\n   end\n   6'bx01xx1 : begin\n     rx_10 = err_4;\n   end\n   7'b0x10000 : begin\n     sig_6 = rst_7;\n   end\n   default : begin \n     auth_12 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( start_address_7 ) == ( 7'h1f ) |-> rst_6 == sig_9 ;endproperty \nproperty name: ( start_address_7 ) == ( 6'bx101x0 ) |-> chip_20 == tx_20 ;endproperty \nproperty name: ( start_address_7 ) == ( 7'b1x0x1x0 ) |-> core_17 == rx_7 ;endproperty \nproperty name: ( start_address_7 ) == ( 6'bx01xx1 ) |-> rx_10 == err_4 ;endproperty \nproperty name: ( start_address_7 ) == ( 7'b0x10000 ) |-> sig_6 == rst_7 ;endproperty \nproperty name; ( ( start_address_7 ) != 7'h1f ) || ( ( start_address_7 ) != 6'bx101x0 ) || ( ( start_address_7 ) != 7'b1x0x1x0 ) || ( ( start_address_7 ) != 6'bx01xx1 ) || ( start_address_7 ) != 7'b0x10000 ) ) |-> auth_12 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_13 ) \n   7'b110x0xx : begin\n     rst_15 = reg_8;\n   end\n   6'he : begin\n     core_19 = data_5;\n   end\n   6'h35 : begin\n     cfg_8 = err_6;\n   end\n   4'bxx10 : begin\n     core_14 = data_11;\n   end\n   6'h1 : begin\n     tx_18 = sig_13;\n   end\n   default : begin \n     rst_8 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( output_status_13 ) == ( 7'b110x0xx ) |-> rst_15 == reg_8 ;endproperty \nproperty name: ( output_status_13 ) == ( 6'he ) |-> core_19 == data_5 ;endproperty \nproperty name: ( output_status_13 ) == ( 6'h35 ) |-> cfg_8 == err_6 ;endproperty \nproperty name: ( output_status_13 ) == ( 4'bxx10 ) |-> core_14 == data_11 ;endproperty \nproperty name: ( output_status_13 ) == ( 6'h1 ) |-> tx_18 == sig_13 ;endproperty \nproperty name; ( ( output_status_13 ) != 7'b110x0xx ) || ( ( output_status_13 ) != 6'he ) || ( ( output_status_13 ) != 6'h35 ) || ( ( output_status_13 ) != 4'bxx10 ) || ( output_status_13 ) != 6'h1 ) ) |-> rst_8 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_15 ) \n   7'bxxx0010 : begin\n     rst_1 = auth_19;\n   end\n   default : begin \n     err_5 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_15 ) == ( 7'bxxx0010 ) |-> rst_1 == auth_19 ;endproperty \nproperty name; ( write_enable_15 ) != 7'bxxx0010 ) ) |-> err_5 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_13 ) \n   4'bx1x1 : begin\n     hw_3 = chip_15;\n   end\n   rst_8 : begin\n     err_1 = clk_8;\n   end\n   default : begin \n     hw_14 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_13 ) == ( 4'bx1x1 ) |-> hw_3 == chip_15 ;endproperty \nproperty name: ( status_flag_13 ) == ( rst_8 ) |-> err_1 == clk_8 ;endproperty \nproperty name; ( ( status_flag_13 ) != 4'bx1x1 ) || ( status_flag_13 ) != rst_8 ) ) |-> hw_14 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_9 ) \n   7'bx0010x1 : begin\n     reg_9 = data_4;\n   end\n   7'b11x01x0 : begin\n     reg_20 = hw_11;\n   end\n   5'b000xx : begin\n     clk_11 = sig_19;\n   end\n   6'b0x0x00 : begin\n     rst_10 = clk_2;\n   end\n   default : begin \n     fsm_13 = rx_18;\n   end\nendcase",
        "Assertion": "property name: ( data_out_9 ) == ( 7'bx0010x1 ) |-> reg_9 == data_4 ;endproperty \nproperty name: ( data_out_9 ) == ( 7'b11x01x0 ) |-> reg_20 == hw_11 ;endproperty \nproperty name: ( data_out_9 ) == ( 5'b000xx ) |-> clk_11 == sig_19 ;endproperty \nproperty name: ( data_out_9 ) == ( 6'b0x0x00 ) |-> rst_10 == clk_2 ;endproperty \nproperty name; ( ( data_out_9 ) != 7'bx0010x1 ) || ( ( data_out_9 ) != 7'b11x01x0 ) || ( ( data_out_9 ) != 5'b000xx ) || ( data_out_9 ) != 6'b0x0x00 ) ) |-> fsm_13 == rx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_1 ) \n   7'b01101x0 : begin\n     err_8 = rst_2;\n   end\n   7'h31 : begin\n     auth_17 = chip_19;\n   end\n   5'bxx0x1 : begin\n     sig_18 = chip_4;\n   end\n   default : begin \n     chip_2 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_1 ) == ( 7'b01101x0 ) |-> err_8 == rst_2 ;endproperty \nproperty name: ( control_register_status_status_1 ) == ( 7'h31 ) |-> auth_17 == chip_19 ;endproperty \nproperty name: ( control_register_status_status_1 ) == ( 5'bxx0x1 ) |-> sig_18 == chip_4 ;endproperty \nproperty name; ( ( control_register_status_status_1 ) != 7'b01101x0 ) || ( ( control_register_status_status_1 ) != 7'h31 ) || ( control_register_status_status_1 ) != 5'bxx0x1 ) ) |-> chip_2 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_20 ) \n   7'b0000110 : begin\n     auth_16 = reg_16;\n   end\n   default : begin \n     rx_11 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( result_register_20 ) == ( 7'b0000110 ) |-> auth_16 == reg_16 ;endproperty \nproperty name; ( result_register_20 ) != 7'b0000110 ) ) |-> rx_11 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   6'h1a : begin\n     rx_9 = fsm_20;\n   end\n   7'bxx0xxx0 : begin\n     sig_3 = cfg_16;\n   end\n   7'h64 : begin\n     reg_12 = clk_8;\n   end\n   default : begin \n     clk_14 = auth_19;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_16 ) == ( 6'h1a ) |-> rx_9 == fsm_20 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 7'bxx0xxx0 ) |-> sig_3 == cfg_16 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 7'h64 ) |-> reg_12 == clk_8 ;endproperty \nproperty name; ( ( control_input_status_16 ) != 6'h1a ) || ( ( control_input_status_16 ) != 7'bxx0xxx0 ) || ( control_input_status_16 ) != 7'h64 ) ) |-> clk_14 == auth_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   5'bx1111 : begin\n     core_12 = core_19;\n   end\n   5'bxxx0x : begin\n     auth_2 = cfg_17;\n   end\n   6'bxxx101 : begin\n     sig_16 = fsm_18;\n   end\n   6'b1xx1xx : begin\n     reg_14 = clk_9;\n   end\n   7'b1xxx0x0 : begin\n     hw_13 = data_5;\n   end\n   default : begin \n     rx_6 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_15 ) == ( 5'bx1111 ) |-> core_12 == core_19 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 5'bxxx0x ) |-> auth_2 == cfg_17 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 6'bxxx101 ) |-> sig_16 == fsm_18 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 6'b1xx1xx ) |-> reg_14 == clk_9 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'b1xxx0x0 ) |-> hw_13 == data_5 ;endproperty \nproperty name; ( ( status_output_buffer_15 ) != 5'bx1111 ) || ( ( status_output_buffer_15 ) != 5'bxxx0x ) || ( ( status_output_buffer_15 ) != 6'bxxx101 ) || ( ( status_output_buffer_15 ) != 6'b1xx1xx ) || ( status_output_buffer_15 ) != 7'b1xxx0x0 ) ) |-> rx_6 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_1 ) \n   6'h38 : begin\n     hw_9 = data_16;\n   end\n   default : begin \n     cfg_16 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( output_status_1 ) == ( 6'h38 ) |-> hw_9 == data_16 ;endproperty \nproperty name; ( output_status_1 ) != 6'h38 ) ) |-> cfg_16 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_19 ) \n   7'b11xx101 : begin\n     hw_19 = rx_16;\n   end\n   7'h4x : begin\n     sig_9 = chip_4;\n   end\n   7'bx00110x : begin\n     hw_2 = core_16;\n   end\n   default : begin \n     sig_7 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_19 ) == ( 7'b11xx101 ) |-> hw_19 == rx_16 ;endproperty \nproperty name: ( operation_status_19 ) == ( 7'h4x ) |-> sig_9 == chip_4 ;endproperty \nproperty name: ( operation_status_19 ) == ( 7'bx00110x ) |-> hw_2 == core_16 ;endproperty \nproperty name; ( ( operation_status_19 ) != 7'b11xx101 ) || ( ( operation_status_19 ) != 7'h4x ) || ( operation_status_19 ) != 7'bx00110x ) ) |-> sig_7 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_1 ) \n   6'h20 : begin\n     clk_2 = chip_11;\n   end\n   7'bx0x0x0x : begin\n     hw_5 = sig_1;\n   end\n   default : begin \n     auth_8 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_1 ) == ( 6'h20 ) |-> clk_2 == chip_11 ;endproperty \nproperty name: ( write_complete_1 ) == ( 7'bx0x0x0x ) |-> hw_5 == sig_1 ;endproperty \nproperty name; ( ( write_complete_1 ) != 6'h20 ) || ( write_complete_1 ) != 7'bx0x0x0x ) ) |-> auth_8 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_16 ) \n   5'b011x1 : begin\n     sig_12 = data_19;\n   end\n   7'h5 : begin\n     core_19 = tx_3;\n   end\n   7'bxxx01x0 : begin\n     auth_2 = rst_4;\n   end\n   default : begin \n     err_8 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_16 ) == ( 5'b011x1 ) |-> sig_12 == data_19 ;endproperty \nproperty name: ( instruction_register_16 ) == ( 7'h5 ) |-> core_19 == tx_3 ;endproperty \nproperty name: ( instruction_register_16 ) == ( 7'bxxx01x0 ) |-> auth_2 == rst_4 ;endproperty \nproperty name; ( ( instruction_register_16 ) != 5'b011x1 ) || ( ( instruction_register_16 ) != 7'h5 ) || ( instruction_register_16 ) != 7'bxxx01x0 ) ) |-> err_8 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_8 ) \n   6'h13 : begin\n     rst_3 = hw_3;\n   end\n   6'b0x0x10 : begin\n     fsm_12 = reg_7;\n   end\n   6'b0xxxx1 : begin\n     data_12 = cfg_6;\n   end\n   default : begin \n     reg_9 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_8 ) == ( 6'h13 ) |-> rst_3 == hw_3 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 6'b0x0x10 ) |-> fsm_12 == reg_7 ;endproperty \nproperty name: ( transfer_complete_8 ) == ( 6'b0xxxx1 ) |-> data_12 == cfg_6 ;endproperty \nproperty name; ( ( transfer_complete_8 ) != 6'h13 ) || ( ( transfer_complete_8 ) != 6'b0x0x10 ) || ( transfer_complete_8 ) != 6'b0xxxx1 ) ) |-> reg_9 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_9 ) \n   5'b11100 : begin\n     hw_8 = rst_10;\n   end\n   7'h2f : begin\n     core_10 = clk_18;\n   end\n   7'bxx0x1x0 : begin\n     data_15 = chip_3;\n   end\n   6'b101110 : begin\n     cfg_2 = data_5;\n   end\n   6'bxxx0x1 : begin\n     rst_15 = core_16;\n   end\n   default : begin \n     reg_10 = tx_15;\n   end\nendcase",
        "Assertion": "property name: ( control_word_9 ) == ( 5'b11100 ) |-> hw_8 == rst_10 ;endproperty \nproperty name: ( control_word_9 ) == ( 7'h2f ) |-> core_10 == clk_18 ;endproperty \nproperty name: ( control_word_9 ) == ( 7'bxx0x1x0 ) |-> data_15 == chip_3 ;endproperty \nproperty name: ( control_word_9 ) == ( 6'b101110 ) |-> cfg_2 == data_5 ;endproperty \nproperty name: ( control_word_9 ) == ( 6'bxxx0x1 ) |-> rst_15 == core_16 ;endproperty \nproperty name; ( ( control_word_9 ) != 5'b11100 ) || ( ( control_word_9 ) != 7'h2f ) || ( ( control_word_9 ) != 7'bxx0x1x0 ) || ( ( control_word_9 ) != 6'b101110 ) || ( control_word_9 ) != 6'bxxx0x1 ) ) |-> reg_10 == tx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_11 ) \n   err_5 : begin\n     clk_14 = rx_13;\n   end\n   7'b011xx00 : begin\n     data_19 = err_7;\n   end\n   default : begin \n     err_1 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_11 ) == ( err_5 ) |-> clk_14 == rx_13 ;endproperty \nproperty name: ( flag_register_11 ) == ( 7'b011xx00 ) |-> data_19 == err_7 ;endproperty \nproperty name; ( ( flag_register_11 ) != err_5 ) || ( flag_register_11 ) != 7'b011xx00 ) ) |-> err_1 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_12 ) \n   7'bxxx1001 : begin\n     reg_11 = data_9;\n   end\n   default : begin \n     chip_18 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_12 ) == ( 7'bxxx1001 ) |-> reg_11 == data_9 ;endproperty \nproperty name; ( instruction_buffer_12 ) != 7'bxxx1001 ) ) |-> chip_18 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_19 ) \n   6'h2x : begin\n     sig_3 = rx_14;\n   end\n   5'h19 : begin\n     rst_2 = tx_20;\n   end\n   default : begin \n     rx_11 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_19 ) == ( 6'h2x ) |-> sig_3 == rx_14 ;endproperty \nproperty name: ( control_input_19 ) == ( 5'h19 ) |-> rst_2 == tx_20 ;endproperty \nproperty name; ( ( control_input_19 ) != 6'h2x ) || ( control_input_19 ) != 5'h19 ) ) |-> rx_11 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_4 ) \n   7'b010110x : begin\n     rst_19 = clk_9;\n   end\n   6'b0x010x : begin\n     chip_14 = clk_3;\n   end\n   6'bx0x11x : begin\n     reg_3 = core_2;\n   end\n   7'b1x1001x : begin\n     fsm_14 = clk_18;\n   end\n   default : begin \n     fsm_13 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_4 ) == ( 7'b010110x ) |-> rst_19 == clk_9 ;endproperty \nproperty name: ( control_input_status_4 ) == ( 6'b0x010x ) |-> chip_14 == clk_3 ;endproperty \nproperty name: ( control_input_status_4 ) == ( 6'bx0x11x ) |-> reg_3 == core_2 ;endproperty \nproperty name: ( control_input_status_4 ) == ( 7'b1x1001x ) |-> fsm_14 == clk_18 ;endproperty \nproperty name; ( ( control_input_status_4 ) != 7'b010110x ) || ( ( control_input_status_4 ) != 6'b0x010x ) || ( ( control_input_status_4 ) != 6'bx0x11x ) || ( control_input_status_4 ) != 7'b1x1001x ) ) |-> fsm_13 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_7 ) \n   5'b000x0 : begin\n     rx_3 = auth_3;\n   end\n   7'b1x1001x : begin\n     auth_7 = reg_19;\n   end\n   clk_2 : begin\n     tx_19 = rst_19;\n   end\n   7'h3e : begin\n     sig_4 = auth_10;\n   end\n   default : begin \n     data_6 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_7 ) == ( 5'b000x0 ) |-> rx_3 == auth_3 ;endproperty \nproperty name: ( data_ready_7 ) == ( 7'b1x1001x ) |-> auth_7 == reg_19 ;endproperty \nproperty name: ( data_ready_7 ) == ( clk_2 ) |-> tx_19 == rst_19 ;endproperty \nproperty name: ( data_ready_7 ) == ( 7'h3e ) |-> sig_4 == auth_10 ;endproperty \nproperty name; ( ( data_ready_7 ) != 5'b000x0 ) || ( ( data_ready_7 ) != 7'b1x1001x ) || ( ( data_ready_7 ) != clk_2 ) || ( data_ready_7 ) != 7'h3e ) ) |-> data_6 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_2 ) \n   6'bxx1x00 : begin\n     tx_16 = clk_1;\n   end\n   6'h28 : begin\n     chip_9 = fsm_8;\n   end\n   6'b111100 : begin\n     rx_11 = clk_3;\n   end\n   7'bx00x1xx : begin\n     fsm_8 = data_5;\n   end\n   default : begin \n     sig_19 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( control_status_2 ) == ( 6'bxx1x00 ) |-> tx_16 == clk_1 ;endproperty \nproperty name: ( control_status_2 ) == ( 6'h28 ) |-> chip_9 == fsm_8 ;endproperty \nproperty name: ( control_status_2 ) == ( 6'b111100 ) |-> rx_11 == clk_3 ;endproperty \nproperty name: ( control_status_2 ) == ( 7'bx00x1xx ) |-> fsm_8 == data_5 ;endproperty \nproperty name; ( ( control_status_2 ) != 6'bxx1x00 ) || ( ( control_status_2 ) != 6'h28 ) || ( ( control_status_2 ) != 6'b111100 ) || ( control_status_2 ) != 7'bx00x1xx ) ) |-> sig_19 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_4 ) \n   7'bx001100 : begin\n     rst_2 = tx_1;\n   end\n   3'b0xx : begin\n     sig_4 = data_12;\n   end\n   default : begin \n     chip_14 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_4 ) == ( 7'bx001100 ) |-> rst_2 == tx_1 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 3'b0xx ) |-> sig_4 == data_12 ;endproperty \nproperty name; ( ( control_register_status_4 ) != 7'bx001100 ) || ( control_register_status_4 ) != 3'b0xx ) ) |-> chip_14 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_15 ) \n   5'b11x11 : begin\n     rst_6 = cfg_8;\n   end\n   7'b0010110 : begin\n     clk_16 = err_1;\n   end\n   6'hf : begin\n     rst_3 = data_9;\n   end\n   7'b0111000 : begin\n     auth_19 = tx_14;\n   end\n   default : begin \n     hw_12 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( start_address_15 ) == ( 5'b11x11 ) |-> rst_6 == cfg_8 ;endproperty \nproperty name: ( start_address_15 ) == ( 7'b0010110 ) |-> clk_16 == err_1 ;endproperty \nproperty name: ( start_address_15 ) == ( 6'hf ) |-> rst_3 == data_9 ;endproperty \nproperty name: ( start_address_15 ) == ( 7'b0111000 ) |-> auth_19 == tx_14 ;endproperty \nproperty name; ( ( start_address_15 ) != 5'b11x11 ) || ( ( start_address_15 ) != 7'b0010110 ) || ( ( start_address_15 ) != 6'hf ) || ( start_address_15 ) != 7'b0111000 ) ) |-> hw_12 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_18 ) \n   5'bx110x : begin\n     err_17 = core_13;\n   end\n   6'b111x11 : begin\n     reg_8 = clk_18;\n   end\n   default : begin \n     reg_15 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_18 ) == ( 5'bx110x ) |-> err_17 == core_13 ;endproperty \nproperty name: ( input_status_register_18 ) == ( 6'b111x11 ) |-> reg_8 == clk_18 ;endproperty \nproperty name; ( ( input_status_register_18 ) != 5'bx110x ) || ( input_status_register_18 ) != 6'b111x11 ) ) |-> reg_15 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_19 ) \n   7'h41 : begin\n     rst_10 = clk_13;\n   end\n   6'b011x0x : begin\n     sig_8 = cfg_18;\n   end\n   7'b0101100 : begin\n     cfg_8 = cfg_2;\n   end\n   6'b11x1xx : begin\n     rx_2 = auth_1;\n   end\n   default : begin \n     core_13 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( control_status_19 ) == ( 7'h41 ) |-> rst_10 == clk_13 ;endproperty \nproperty name: ( control_status_19 ) == ( 6'b011x0x ) |-> sig_8 == cfg_18 ;endproperty \nproperty name: ( control_status_19 ) == ( 7'b0101100 ) |-> cfg_8 == cfg_2 ;endproperty \nproperty name: ( control_status_19 ) == ( 6'b11x1xx ) |-> rx_2 == auth_1 ;endproperty \nproperty name; ( ( control_status_19 ) != 7'h41 ) || ( ( control_status_19 ) != 6'b011x0x ) || ( ( control_status_19 ) != 7'b0101100 ) || ( control_status_19 ) != 6'b11x1xx ) ) |-> core_13 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_9 ) \n   6'b000x1x : begin\n     rx_7 = chip_18;\n   end\n   6'b0x1x01 : begin\n     auth_5 = cfg_14;\n   end\n   7'b1xx011x : begin\n     data_10 = sig_3;\n   end\n   5'bx1111 : begin\n     auth_9 = rst_4;\n   end\n   5'bx101x : begin\n     cfg_3 = hw_3;\n   end\n   default : begin \n     chip_7 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( control_input_9 ) == ( 6'b000x1x ) |-> rx_7 == chip_18 ;endproperty \nproperty name: ( control_input_9 ) == ( 6'b0x1x01 ) |-> auth_5 == cfg_14 ;endproperty \nproperty name: ( control_input_9 ) == ( 7'b1xx011x ) |-> data_10 == sig_3 ;endproperty \nproperty name: ( control_input_9 ) == ( 5'bx1111 ) |-> auth_9 == rst_4 ;endproperty \nproperty name: ( control_input_9 ) == ( 5'bx101x ) |-> cfg_3 == hw_3 ;endproperty \nproperty name; ( ( control_input_9 ) != 6'b000x1x ) || ( ( control_input_9 ) != 6'b0x1x01 ) || ( ( control_input_9 ) != 7'b1xx011x ) || ( ( control_input_9 ) != 5'bx1111 ) || ( control_input_9 ) != 5'bx101x ) ) |-> chip_7 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_19 ) \n   7'b111xxxx : begin\n     rst_13 = chip_4;\n   end\n   6'b1xx0xx : begin\n     err_5 = rst_12;\n   end\n   7'bxxxx101 : begin\n     tx_1 = clk_7;\n   end\n   default : begin \n     clk_17 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( command_status_19 ) == ( 7'b111xxxx ) |-> rst_13 == chip_4 ;endproperty \nproperty name: ( command_status_19 ) == ( 6'b1xx0xx ) |-> err_5 == rst_12 ;endproperty \nproperty name: ( command_status_19 ) == ( 7'bxxxx101 ) |-> tx_1 == clk_7 ;endproperty \nproperty name; ( ( command_status_19 ) != 7'b111xxxx ) || ( ( command_status_19 ) != 6'b1xx0xx ) || ( command_status_19 ) != 7'bxxxx101 ) ) |-> clk_17 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_6 ) \n   7'h5b : begin\n     core_18 = reg_17;\n   end\n   5'b000x0 : begin\n     chip_9 = hw_1;\n   end\n   6'b11xx10 : begin\n     core_17 = tx_15;\n   end\n   7'h42 : begin\n     clk_6 = core_15;\n   end\n   default : begin \n     fsm_15 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_6 ) == ( 7'h5b ) |-> core_18 == reg_17 ;endproperty \nproperty name: ( instruction_6 ) == ( 5'b000x0 ) |-> chip_9 == hw_1 ;endproperty \nproperty name: ( instruction_6 ) == ( 6'b11xx10 ) |-> core_17 == tx_15 ;endproperty \nproperty name: ( instruction_6 ) == ( 7'h42 ) |-> clk_6 == core_15 ;endproperty \nproperty name; ( ( instruction_6 ) != 7'h5b ) || ( ( instruction_6 ) != 5'b000x0 ) || ( ( instruction_6 ) != 6'b11xx10 ) || ( instruction_6 ) != 7'h42 ) ) |-> fsm_15 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_14 ) \n   5'bx1000 : begin\n     reg_20 = hw_7;\n   end\n   6'hd : begin\n     clk_11 = chip_17;\n   end\n   3'b100 : begin\n     auth_7 = cfg_8;\n   end\n   6'b0x1x0x : begin\n     clk_15 = sig_8;\n   end\n   4'bxx01 : begin\n     rst_7 = fsm_1;\n   end\n   default : begin \n     chip_11 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_14 ) == ( 5'bx1000 ) |-> reg_20 == hw_7 ;endproperty \nproperty name: ( output_buffer_14 ) == ( 6'hd ) |-> clk_11 == chip_17 ;endproperty \nproperty name: ( output_buffer_14 ) == ( 3'b100 ) |-> auth_7 == cfg_8 ;endproperty \nproperty name: ( output_buffer_14 ) == ( 6'b0x1x0x ) |-> clk_15 == sig_8 ;endproperty \nproperty name: ( output_buffer_14 ) == ( 4'bxx01 ) |-> rst_7 == fsm_1 ;endproperty \nproperty name; ( ( output_buffer_14 ) != 5'bx1000 ) || ( ( output_buffer_14 ) != 6'hd ) || ( ( output_buffer_14 ) != 3'b100 ) || ( ( output_buffer_14 ) != 6'b0x1x0x ) || ( output_buffer_14 ) != 4'bxx01 ) ) |-> chip_11 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_20 ) \n   5'bxxxx1 : begin\n     tx_2 = chip_13;\n   end\n   6'b00x000 : begin\n     rx_3 = chip_8;\n   end\n   6'h22 : begin\n     data_18 = rst_4;\n   end\n   default : begin \n     clk_4 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_20 ) == ( 5'bxxxx1 ) |-> tx_2 == chip_13 ;endproperty \nproperty name: ( operation_code_20 ) == ( 6'b00x000 ) |-> rx_3 == chip_8 ;endproperty \nproperty name: ( operation_code_20 ) == ( 6'h22 ) |-> data_18 == rst_4 ;endproperty \nproperty name; ( ( operation_code_20 ) != 5'bxxxx1 ) || ( ( operation_code_20 ) != 6'b00x000 ) || ( operation_code_20 ) != 6'h22 ) ) |-> clk_4 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_19 ) \n   7'b1001xx1 : begin\n     hw_15 = reg_19;\n   end\n   7'b0x1x0xx : begin\n     chip_15 = chip_18;\n   end\n   7'he : begin\n     hw_7 = err_13;\n   end\n   7'b010101x : begin\n     hw_4 = hw_19;\n   end\n   7'bxxx1xx1 : begin\n     core_3 = data_11;\n   end\n   default : begin \n     rx_12 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( address_19 ) == ( 7'b1001xx1 ) |-> hw_15 == reg_19 ;endproperty \nproperty name: ( address_19 ) == ( 7'b0x1x0xx ) |-> chip_15 == chip_18 ;endproperty \nproperty name: ( address_19 ) == ( 7'he ) |-> hw_7 == err_13 ;endproperty \nproperty name: ( address_19 ) == ( 7'b010101x ) |-> hw_4 == hw_19 ;endproperty \nproperty name: ( address_19 ) == ( 7'bxxx1xx1 ) |-> core_3 == data_11 ;endproperty \nproperty name; ( ( address_19 ) != 7'b1001xx1 ) || ( ( address_19 ) != 7'b0x1x0xx ) || ( ( address_19 ) != 7'he ) || ( ( address_19 ) != 7'b010101x ) || ( address_19 ) != 7'bxxx1xx1 ) ) |-> rx_12 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_18 ) \n   5'b01010 : begin\n     hw_1 = fsm_13;\n   end\n   7'b1000100 : begin\n     sig_7 = data_16;\n   end\n   default : begin \n     auth_14 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( output_control_18 ) == ( 5'b01010 ) |-> hw_1 == fsm_13 ;endproperty \nproperty name: ( output_control_18 ) == ( 7'b1000100 ) |-> sig_7 == data_16 ;endproperty \nproperty name; ( ( output_control_18 ) != 5'b01010 ) || ( output_control_18 ) != 7'b1000100 ) ) |-> auth_14 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_11 ) \n   6'b0010xx : begin\n     fsm_8 = sig_1;\n   end\n   5'b100x1 : begin\n     rx_10 = data_3;\n   end\n   default : begin \n     sig_8 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_11 ) == ( 6'b0010xx ) |-> fsm_8 == sig_1 ;endproperty \nproperty name: ( input_ready_11 ) == ( 5'b100x1 ) |-> rx_10 == data_3 ;endproperty \nproperty name; ( ( input_ready_11 ) != 6'b0010xx ) || ( input_ready_11 ) != 5'b100x1 ) ) |-> sig_8 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_7 ) \n   7'b0001001 : begin\n     rx_13 = sig_2;\n   end\n   7'b1011xxx : begin\n     clk_2 = tx_7;\n   end\n   6'b110x0x : begin\n     core_17 = cfg_9;\n   end\n   default : begin \n     fsm_7 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( read_data_7 ) == ( 7'b0001001 ) |-> rx_13 == sig_2 ;endproperty \nproperty name: ( read_data_7 ) == ( 7'b1011xxx ) |-> clk_2 == tx_7 ;endproperty \nproperty name: ( read_data_7 ) == ( 6'b110x0x ) |-> core_17 == cfg_9 ;endproperty \nproperty name; ( ( read_data_7 ) != 7'b0001001 ) || ( ( read_data_7 ) != 7'b1011xxx ) || ( read_data_7 ) != 6'b110x0x ) ) |-> fsm_7 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_15 ) \n   7'h3b : begin\n     sig_16 = reg_20;\n   end\n   5'bx11xx : begin\n     clk_2 = data_14;\n   end\n   default : begin \n     clk_9 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_15 ) == ( 7'h3b ) |-> sig_16 == reg_20 ;endproperty \nproperty name: ( output_register_status_15 ) == ( 5'bx11xx ) |-> clk_2 == data_14 ;endproperty \nproperty name; ( ( output_register_status_15 ) != 7'h3b ) || ( output_register_status_15 ) != 5'bx11xx ) ) |-> clk_9 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   6'ha : begin\n     fsm_8 = hw_3;\n   end\n   default : begin \n     auth_14 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_20 ) == ( 6'ha ) |-> fsm_8 == hw_3 ;endproperty \nproperty name; ( control_register_status_status_20 ) != 6'ha ) ) |-> auth_14 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_3 ) \n   7'h44 : begin\n     err_16 = rst_7;\n   end\n   3'h3 : begin\n     rst_2 = hw_9;\n   end\n   7'h4d : begin\n     chip_20 = core_14;\n   end\n   7'h1e : begin\n     auth_3 = reg_18;\n   end\n   7'bxx0xxx1 : begin\n     data_17 = rst_15;\n   end\n   default : begin \n     cfg_14 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_3 ) == ( 7'h44 ) |-> err_16 == rst_7 ;endproperty \nproperty name: ( ready_output_3 ) == ( 3'h3 ) |-> rst_2 == hw_9 ;endproperty \nproperty name: ( ready_output_3 ) == ( 7'h4d ) |-> chip_20 == core_14 ;endproperty \nproperty name: ( ready_output_3 ) == ( 7'h1e ) |-> auth_3 == reg_18 ;endproperty \nproperty name: ( ready_output_3 ) == ( 7'bxx0xxx1 ) |-> data_17 == rst_15 ;endproperty \nproperty name; ( ( ready_output_3 ) != 7'h44 ) || ( ( ready_output_3 ) != 3'h3 ) || ( ( ready_output_3 ) != 7'h4d ) || ( ( ready_output_3 ) != 7'h1e ) || ( ready_output_3 ) != 7'bxx0xxx1 ) ) |-> cfg_14 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_20 ) \n   7'bxx11110 : begin\n     tx_12 = cfg_17;\n   end\n   7'bx0x0x0x : begin\n     fsm_10 = err_14;\n   end\n   7'b0x0xx0x : begin\n     hw_14 = data_12;\n   end\n   5'bx001x : begin\n     err_16 = rx_10;\n   end\n   chip : begin\n     err_4 = fsm_13;\n   end\n   default : begin \n     hw_7 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_20 ) == ( 7'bxx11110 ) |-> tx_12 == cfg_17 ;endproperty \nproperty name: ( transfer_complete_20 ) == ( 7'bx0x0x0x ) |-> fsm_10 == err_14 ;endproperty \nproperty name: ( transfer_complete_20 ) == ( 7'b0x0xx0x ) |-> hw_14 == data_12 ;endproperty \nproperty name: ( transfer_complete_20 ) == ( 5'bx001x ) |-> err_16 == rx_10 ;endproperty \nproperty name: ( transfer_complete_20 ) == ( chip ) |-> err_4 == fsm_13 ;endproperty \nproperty name; ( ( transfer_complete_20 ) != 7'bxx11110 ) || ( ( transfer_complete_20 ) != 7'bx0x0x0x ) || ( ( transfer_complete_20 ) != 7'b0x0xx0x ) || ( ( transfer_complete_20 ) != 5'bx001x ) || ( transfer_complete_20 ) != chip ) ) |-> hw_7 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'b1x0x101 : begin\n     reg_13 = core_14;\n   end\n   7'b01x0100 : begin\n     fsm_20 = err_13;\n   end\n   default : begin \n     data_8 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_11 ) == ( 7'b1x0x101 ) |-> reg_13 == core_14 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 7'b01x0100 ) |-> fsm_20 == err_13 ;endproperty \nproperty name; ( ( control_register_status_11 ) != 7'b1x0x101 ) || ( control_register_status_11 ) != 7'b01x0100 ) ) |-> data_8 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_7 ) \n   6'bx01011 : begin\n     err_17 = cfg_14;\n   end\n   6'b100110 : begin\n     err_9 = rx_11;\n   end\n   7'b0010100 : begin\n     err_4 = err_16;\n   end\n   7'b0xxxx0x : begin\n     chip_2 = auth_3;\n   end\n   default : begin \n     hw_16 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( end_address_7 ) == ( 6'bx01011 ) |-> err_17 == cfg_14 ;endproperty \nproperty name: ( end_address_7 ) == ( 6'b100110 ) |-> err_9 == rx_11 ;endproperty \nproperty name: ( end_address_7 ) == ( 7'b0010100 ) |-> err_4 == err_16 ;endproperty \nproperty name: ( end_address_7 ) == ( 7'b0xxxx0x ) |-> chip_2 == auth_3 ;endproperty \nproperty name; ( ( end_address_7 ) != 6'bx01011 ) || ( ( end_address_7 ) != 6'b100110 ) || ( ( end_address_7 ) != 7'b0010100 ) || ( end_address_7 ) != 7'b0xxxx0x ) ) |-> hw_16 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_4 ) \n   7'b010x10x : begin\n     cfg_13 = hw_11;\n   end\n   cfg_1 : begin\n     chip_5 = cfg_19;\n   end\n   6'bx001xx : begin\n     rst_11 = auth_11;\n   end\n   6'b0xxxxx : begin\n     data_4 = err_19;\n   end\n   7'b11x1x0x : begin\n     chip_18 = rst_16;\n   end\n   default : begin \n     chip_14 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( status_control_4 ) == ( 7'b010x10x ) |-> cfg_13 == hw_11 ;endproperty \nproperty name: ( status_control_4 ) == ( cfg_1 ) |-> chip_5 == cfg_19 ;endproperty \nproperty name: ( status_control_4 ) == ( 6'bx001xx ) |-> rst_11 == auth_11 ;endproperty \nproperty name: ( status_control_4 ) == ( 6'b0xxxxx ) |-> data_4 == err_19 ;endproperty \nproperty name: ( status_control_4 ) == ( 7'b11x1x0x ) |-> chip_18 == rst_16 ;endproperty \nproperty name; ( ( status_control_4 ) != 7'b010x10x ) || ( ( status_control_4 ) != cfg_1 ) || ( ( status_control_4 ) != 6'bx001xx ) || ( ( status_control_4 ) != 6'b0xxxxx ) || ( status_control_4 ) != 7'b11x1x0x ) ) |-> chip_14 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_19 ) \n   6'b010x1x : begin\n     fsm_5 = err_18;\n   end\n   7'b1101000 : begin\n     err_17 = core_7;\n   end\n   5'b1xx11 : begin\n     core_19 = tx_16;\n   end\n   default : begin \n     sig_4 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_19 ) == ( 6'b010x1x ) |-> fsm_5 == err_18 ;endproperty \nproperty name: ( flag_control_status_19 ) == ( 7'b1101000 ) |-> err_17 == core_7 ;endproperty \nproperty name: ( flag_control_status_19 ) == ( 5'b1xx11 ) |-> core_19 == tx_16 ;endproperty \nproperty name; ( ( flag_control_status_19 ) != 6'b010x1x ) || ( ( flag_control_status_19 ) != 7'b1101000 ) || ( flag_control_status_19 ) != 5'b1xx11 ) ) |-> sig_4 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_3 ) \n   2'h2 : begin\n     tx_19 = chip_6;\n   end\n   default : begin \n     tx_13 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_3 ) == ( 2'h2 ) |-> tx_19 == chip_6 ;endproperty \nproperty name; ( instruction_register_3 ) != 2'h2 ) ) |-> tx_13 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_1 ) \n   6'b010001 : begin\n     err_12 = fsm_4;\n   end\n   7'bx101x0x : begin\n     auth_12 = fsm_19;\n   end\n   7'b0xx1xxx : begin\n     clk_4 = auth_15;\n   end\n   default : begin \n     fsm_16 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_1 ) == ( 6'b010001 ) |-> err_12 == fsm_4 ;endproperty \nproperty name: ( start_bit_1 ) == ( 7'bx101x0x ) |-> auth_12 == fsm_19 ;endproperty \nproperty name: ( start_bit_1 ) == ( 7'b0xx1xxx ) |-> clk_4 == auth_15 ;endproperty \nproperty name; ( ( start_bit_1 ) != 6'b010001 ) || ( ( start_bit_1 ) != 7'bx101x0x ) || ( start_bit_1 ) != 7'b0xx1xxx ) ) |-> fsm_16 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_1 ) \n   6'bx10x01 : begin\n     auth_6 = tx_5;\n   end\n   7'h41 : begin\n     chip_10 = core_7;\n   end\n   6'b11xx1x : begin\n     fsm_15 = clk_3;\n   end\n   7'bxx1x00x : begin\n     err_10 = rx_2;\n   end\n   5'bx11xx : begin\n     data_11 = clk_20;\n   end\n   default : begin \n     sig_17 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_1 ) == ( 6'bx10x01 ) |-> auth_6 == tx_5 ;endproperty \nproperty name: ( input_ready_1 ) == ( 7'h41 ) |-> chip_10 == core_7 ;endproperty \nproperty name: ( input_ready_1 ) == ( 6'b11xx1x ) |-> fsm_15 == clk_3 ;endproperty \nproperty name: ( input_ready_1 ) == ( 7'bxx1x00x ) |-> err_10 == rx_2 ;endproperty \nproperty name: ( input_ready_1 ) == ( 5'bx11xx ) |-> data_11 == clk_20 ;endproperty \nproperty name; ( ( input_ready_1 ) != 6'bx10x01 ) || ( ( input_ready_1 ) != 7'h41 ) || ( ( input_ready_1 ) != 6'b11xx1x ) || ( ( input_ready_1 ) != 7'bxx1x00x ) || ( input_ready_1 ) != 5'bx11xx ) ) |-> sig_17 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_13 ) \n   5'hf : begin\n     tx_18 = err_17;\n   end\n   7'h40 : begin\n     hw_16 = core_18;\n   end\n   default : begin \n     data_8 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( read_data_13 ) == ( 5'hf ) |-> tx_18 == err_17 ;endproperty \nproperty name: ( read_data_13 ) == ( 7'h40 ) |-> hw_16 == core_18 ;endproperty \nproperty name; ( ( read_data_13 ) != 5'hf ) || ( read_data_13 ) != 7'h40 ) ) |-> data_8 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_19 ) \n   6'bxx1xxx : begin\n     fsm_4 = clk_7;\n   end\n   default : begin \n     fsm_6 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( address_register_19 ) == ( 6'bxx1xxx ) |-> fsm_4 == clk_7 ;endproperty \nproperty name; ( address_register_19 ) != 6'bxx1xxx ) ) |-> fsm_6 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_17 ) \n   cfg_8 : begin\n     rst_12 = hw_11;\n   end\n   4'hf : begin\n     rx_8 = hw_6;\n   end\n   7'bxxx1101 : begin\n     sig_15 = rst_4;\n   end\n   default : begin \n     core_18 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_17 ) == ( cfg_8 ) |-> rst_12 == hw_11 ;endproperty \nproperty name: ( status_register_buffer_17 ) == ( 4'hf ) |-> rx_8 == hw_6 ;endproperty \nproperty name: ( status_register_buffer_17 ) == ( 7'bxxx1101 ) |-> sig_15 == rst_4 ;endproperty \nproperty name; ( ( status_register_buffer_17 ) != cfg_8 ) || ( ( status_register_buffer_17 ) != 4'hf ) || ( status_register_buffer_17 ) != 7'bxxx1101 ) ) |-> core_18 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   7'b1x01x0x : begin\n     err_18 = sig_1;\n   end\n   4'h6 : begin\n     clk_13 = sig_1;\n   end\n   7'b1100101 : begin\n     auth_3 = sig_19;\n   end\n   6'h2 : begin\n     err_10 = err_3;\n   end\n   7'b00xxx11 : begin\n     rx_11 = tx_8;\n   end\n   default : begin \n     rst_7 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_3 ) == ( 7'b1x01x0x ) |-> err_18 == sig_1 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 4'h6 ) |-> clk_13 == sig_1 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 7'b1100101 ) |-> auth_3 == sig_19 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 6'h2 ) |-> err_10 == err_3 ;endproperty \nproperty name: ( output_status_register_3 ) == ( 7'b00xxx11 ) |-> rx_11 == tx_8 ;endproperty \nproperty name; ( ( output_status_register_3 ) != 7'b1x01x0x ) || ( ( output_status_register_3 ) != 4'h6 ) || ( ( output_status_register_3 ) != 7'b1100101 ) || ( ( output_status_register_3 ) != 6'h2 ) || ( output_status_register_3 ) != 7'b00xxx11 ) ) |-> rst_7 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_11 ) \n   7'b0000010 : begin\n     auth_19 = reg_9;\n   end\n   7'b1xx1xxx : begin\n     sig_12 = core_4;\n   end\n   default : begin \n     tx_3 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( counter_11 ) == ( 7'b0000010 ) |-> auth_19 == reg_9 ;endproperty \nproperty name: ( counter_11 ) == ( 7'b1xx1xxx ) |-> sig_12 == core_4 ;endproperty \nproperty name; ( ( counter_11 ) != 7'b0000010 ) || ( counter_11 ) != 7'b1xx1xxx ) ) |-> tx_3 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'bxx1101x : begin\n     fsm_3 = reg_2;\n   end\n   6'bx1010x : begin\n     tx_5 = sig_2;\n   end\n   default : begin \n     tx_3 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( control_word_2 ) == ( 7'bxx1101x ) |-> fsm_3 == reg_2 ;endproperty \nproperty name: ( control_word_2 ) == ( 6'bx1010x ) |-> tx_5 == sig_2 ;endproperty \nproperty name; ( ( control_word_2 ) != 7'bxx1101x ) || ( control_word_2 ) != 6'bx1010x ) ) |-> tx_3 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_13 ) \n   7'b01101xx : begin\n     rst_20 = clk_6;\n   end\n   7'bxx0x0xx : begin\n     clk_19 = auth_9;\n   end\n   7'b0110x00 : begin\n     data_5 = reg_5;\n   end\n   6'b00xxx1 : begin\n     err_1 = tx_20;\n   end\n   default : begin \n     rst_9 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_13 ) == ( 7'b01101xx ) |-> rst_20 == clk_6 ;endproperty \nproperty name: ( status_register_13 ) == ( 7'bxx0x0xx ) |-> clk_19 == auth_9 ;endproperty \nproperty name: ( status_register_13 ) == ( 7'b0110x00 ) |-> data_5 == reg_5 ;endproperty \nproperty name: ( status_register_13 ) == ( 6'b00xxx1 ) |-> err_1 == tx_20 ;endproperty \nproperty name; ( ( status_register_13 ) != 7'b01101xx ) || ( ( status_register_13 ) != 7'bxx0x0xx ) || ( ( status_register_13 ) != 7'b0110x00 ) || ( status_register_13 ) != 6'b00xxx1 ) ) |-> rst_9 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_12 ) \n   7'b10x0x10 : begin\n     tx_19 = reg_15;\n   end\n   7'b11101x1 : begin\n     err_2 = sig_20;\n   end\n   7'b000xxx1 : begin\n     chip_15 = fsm_19;\n   end\n   4'b01x0 : begin\n     rx_14 = rst_7;\n   end\n   7'b111000x : begin\n     reg_13 = core_19;\n   end\n   default : begin \n     hw_5 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( output_status_12 ) == ( 7'b10x0x10 ) |-> tx_19 == reg_15 ;endproperty \nproperty name: ( output_status_12 ) == ( 7'b11101x1 ) |-> err_2 == sig_20 ;endproperty \nproperty name: ( output_status_12 ) == ( 7'b000xxx1 ) |-> chip_15 == fsm_19 ;endproperty \nproperty name: ( output_status_12 ) == ( 4'b01x0 ) |-> rx_14 == rst_7 ;endproperty \nproperty name: ( output_status_12 ) == ( 7'b111000x ) |-> reg_13 == core_19 ;endproperty \nproperty name; ( ( output_status_12 ) != 7'b10x0x10 ) || ( ( output_status_12 ) != 7'b11101x1 ) || ( ( output_status_12 ) != 7'b000xxx1 ) || ( ( output_status_12 ) != 4'b01x0 ) || ( output_status_12 ) != 7'b111000x ) ) |-> hw_5 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_9 ) \n   7'b1xx011x : begin\n     reg_4 = clk_14;\n   end\n   6'bxx1x1x : begin\n     rst_5 = sig_1;\n   end\n   7'b00x1001 : begin\n     hw_5 = auth_3;\n   end\n   default : begin \n     core_8 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_9 ) == ( 7'b1xx011x ) |-> reg_4 == clk_14 ;endproperty \nproperty name: ( error_flag_9 ) == ( 6'bxx1x1x ) |-> rst_5 == sig_1 ;endproperty \nproperty name: ( error_flag_9 ) == ( 7'b00x1001 ) |-> hw_5 == auth_3 ;endproperty \nproperty name; ( ( error_flag_9 ) != 7'b1xx011x ) || ( ( error_flag_9 ) != 6'bxx1x1x ) || ( error_flag_9 ) != 7'b00x1001 ) ) |-> core_8 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   7'b00100x0 : begin\n     rst_6 = rx_19;\n   end\n   default : begin \n     auth_12 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_5 ) == ( 7'b00100x0 ) |-> rst_6 == rx_19 ;endproperty \nproperty name; ( acknowledge_5 ) != 7'b00100x0 ) ) |-> auth_12 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_6 ) \n   7'h3c : begin\n     err_10 = chip_5;\n   end\n   default : begin \n     sig_3 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( error_status_6 ) == ( 7'h3c ) |-> err_10 == chip_5 ;endproperty \nproperty name; ( error_status_6 ) != 7'h3c ) ) |-> sig_3 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   6'bx00010 : begin\n     data_11 = core_13;\n   end\n   7'b00x110x : begin\n     tx_4 = auth_17;\n   end\n   7'bx1x1xxx : begin\n     chip_1 = rx_11;\n   end\n   6'bx10101 : begin\n     rst_13 = sig_18;\n   end\n   default : begin \n     rx_19 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_9 ) == ( 6'bx00010 ) |-> data_11 == core_13 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 7'b00x110x ) |-> tx_4 == auth_17 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 7'bx1x1xxx ) |-> chip_1 == rx_11 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 6'bx10101 ) |-> rst_13 == sig_18 ;endproperty \nproperty name; ( ( control_input_status_9 ) != 6'bx00010 ) || ( ( control_input_status_9 ) != 7'b00x110x ) || ( ( control_input_status_9 ) != 7'bx1x1xxx ) || ( control_input_status_9 ) != 6'bx10101 ) ) |-> rx_19 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_18 ) \n   7'bxx1xxx1 : begin\n     rst_11 = hw_2;\n   end\n   6'h31 : begin\n     data_3 = fsm_3;\n   end\n   default : begin \n     hw_19 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_18 ) == ( 7'bxx1xxx1 ) |-> rst_11 == hw_2 ;endproperty \nproperty name: ( data_status_register_18 ) == ( 6'h31 ) |-> data_3 == fsm_3 ;endproperty \nproperty name; ( ( data_status_register_18 ) != 7'bxx1xxx1 ) || ( data_status_register_18 ) != 6'h31 ) ) |-> hw_19 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_17 ) \n   7'b1000010 : begin\n     auth_19 = reg_18;\n   end\n   7'bx11x1x1 : begin\n     fsm_4 = sig_13;\n   end\n   5'b0x1x1 : begin\n     cfg_10 = reg_10;\n   end\n   4'b0x10 : begin\n     core_13 = auth_5;\n   end\n   default : begin \n     clk_14 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_17 ) == ( 7'b1000010 ) |-> auth_19 == reg_18 ;endproperty \nproperty name: ( data_status_register_status_17 ) == ( 7'bx11x1x1 ) |-> fsm_4 == sig_13 ;endproperty \nproperty name: ( data_status_register_status_17 ) == ( 5'b0x1x1 ) |-> cfg_10 == reg_10 ;endproperty \nproperty name: ( data_status_register_status_17 ) == ( 4'b0x10 ) |-> core_13 == auth_5 ;endproperty \nproperty name; ( ( data_status_register_status_17 ) != 7'b1000010 ) || ( ( data_status_register_status_17 ) != 7'bx11x1x1 ) || ( ( data_status_register_status_17 ) != 5'b0x1x1 ) || ( data_status_register_status_17 ) != 4'b0x10 ) ) |-> clk_14 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_15 ) \n   7'hxb : begin\n     tx_7 = rx_2;\n   end\n   3'b1xx : begin\n     fsm_2 = clk_8;\n   end\n   5'b1x01x : begin\n     rst_9 = sig_13;\n   end\n   7'b0111111 : begin\n     hw_4 = auth_1;\n   end\n   tx_16 : begin\n     clk_19 = chip_3;\n   end\n   default : begin \n     reg_1 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_15 ) == ( 7'hxb ) |-> tx_7 == rx_2 ;endproperty \nproperty name: ( input_buffer_status_15 ) == ( 3'b1xx ) |-> fsm_2 == clk_8 ;endproperty \nproperty name: ( input_buffer_status_15 ) == ( 5'b1x01x ) |-> rst_9 == sig_13 ;endproperty \nproperty name: ( input_buffer_status_15 ) == ( 7'b0111111 ) |-> hw_4 == auth_1 ;endproperty \nproperty name: ( input_buffer_status_15 ) == ( tx_16 ) |-> clk_19 == chip_3 ;endproperty \nproperty name; ( ( input_buffer_status_15 ) != 7'hxb ) || ( ( input_buffer_status_15 ) != 3'b1xx ) || ( ( input_buffer_status_15 ) != 5'b1x01x ) || ( ( input_buffer_status_15 ) != 7'b0111111 ) || ( input_buffer_status_15 ) != tx_16 ) ) |-> reg_1 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_11 ) \n   7'b0111x11 : begin\n     core_15 = rx_13;\n   end\n   6'bx10100 : begin\n     err_16 = sig_10;\n   end\n   default : begin \n     chip_7 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( counter_11 ) == ( 7'b0111x11 ) |-> core_15 == rx_13 ;endproperty \nproperty name: ( counter_11 ) == ( 6'bx10100 ) |-> err_16 == sig_10 ;endproperty \nproperty name; ( ( counter_11 ) != 7'b0111x11 ) || ( counter_11 ) != 6'bx10100 ) ) |-> chip_7 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_16 ) \n   6'hc : begin\n     err_17 = rst_8;\n   end\n   default : begin \n     data_12 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_16 ) == ( 6'hc ) |-> err_17 == rst_8 ;endproperty \nproperty name; ( start_bit_16 ) != 6'hc ) ) |-> data_12 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_9 ) \n   6'b1x0x11 : begin\n     reg_9 = reg_8;\n   end\n   default : begin \n     auth_20 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( result_register_9 ) == ( 6'b1x0x11 ) |-> reg_9 == reg_8 ;endproperty \nproperty name; ( result_register_9 ) != 6'b1x0x11 ) ) |-> auth_20 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_11 ) \n   7'b0x0x1x1 : begin\n     reg_7 = tx_20;\n   end\n   6'bx0x0xx : begin\n     auth_7 = err_5;\n   end\n   default : begin \n     cfg_16 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_11 ) == ( 7'b0x0x1x1 ) |-> reg_7 == tx_20 ;endproperty \nproperty name: ( flag_status_11 ) == ( 6'bx0x0xx ) |-> auth_7 == err_5 ;endproperty \nproperty name; ( ( flag_status_11 ) != 7'b0x0x1x1 ) || ( flag_status_11 ) != 6'bx0x0xx ) ) |-> cfg_16 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   7'bxxx0010 : begin\n     sig_8 = rx_9;\n   end\n   7'b11xx001 : begin\n     cfg_15 = chip_5;\n   end\n   7'h21 : begin\n     reg_20 = cfg_1;\n   end\n   default : begin \n     core_4 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_1 ) == ( 7'bxxx0010 ) |-> sig_8 == rx_9 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'b11xx001 ) |-> cfg_15 == chip_5 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'h21 ) |-> reg_20 == cfg_1 ;endproperty \nproperty name; ( ( status_register_status_1 ) != 7'bxxx0010 ) || ( ( status_register_status_1 ) != 7'b11xx001 ) || ( status_register_status_1 ) != 7'h21 ) ) |-> core_4 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_20 ) \n   6'b110001 : begin\n     err_8 = clk_2;\n   end\n   7'b0x00xxx : begin\n     data_20 = core_1;\n   end\n   7'b010101x : begin\n     core_13 = auth_19;\n   end\n   default : begin \n     fsm_14 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_20 ) == ( 6'b110001 ) |-> err_8 == clk_2 ;endproperty \nproperty name: ( write_enable_20 ) == ( 7'b0x00xxx ) |-> data_20 == core_1 ;endproperty \nproperty name: ( write_enable_20 ) == ( 7'b010101x ) |-> core_13 == auth_19 ;endproperty \nproperty name; ( ( write_enable_20 ) != 6'b110001 ) || ( ( write_enable_20 ) != 7'b0x00xxx ) || ( write_enable_20 ) != 7'b010101x ) ) |-> fsm_14 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_6 ) \n   7'bx011111 : begin\n     fsm_4 = auth_2;\n   end\n   6'b010x0x : begin\n     clk_5 = hw_2;\n   end\n   7'h78 : begin\n     tx_15 = rst_8;\n   end\n   6'b0xx001 : begin\n     hw_2 = clk_8;\n   end\n   7'bx01xxx0 : begin\n     reg_1 = hw_9;\n   end\n   default : begin \n     rst_11 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( input_register_6 ) == ( 7'bx011111 ) |-> fsm_4 == auth_2 ;endproperty \nproperty name: ( input_register_6 ) == ( 6'b010x0x ) |-> clk_5 == hw_2 ;endproperty \nproperty name: ( input_register_6 ) == ( 7'h78 ) |-> tx_15 == rst_8 ;endproperty \nproperty name: ( input_register_6 ) == ( 6'b0xx001 ) |-> hw_2 == clk_8 ;endproperty \nproperty name: ( input_register_6 ) == ( 7'bx01xxx0 ) |-> reg_1 == hw_9 ;endproperty \nproperty name; ( ( input_register_6 ) != 7'bx011111 ) || ( ( input_register_6 ) != 6'b010x0x ) || ( ( input_register_6 ) != 7'h78 ) || ( ( input_register_6 ) != 6'b0xx001 ) || ( input_register_6 ) != 7'bx01xxx0 ) ) |-> rst_11 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_12 ) \n   7'bx010x11 : begin\n     core_14 = sig_16;\n   end\n   7'b01x00xx : begin\n     sig_20 = tx_10;\n   end\n   5'bxx11x : begin\n     reg_4 = err_12;\n   end\n   7'b0000x01 : begin\n     err_5 = rst_16;\n   end\n   7'h5x : begin\n     auth_10 = cfg_9;\n   end\n   default : begin \n     err_6 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_12 ) == ( 7'bx010x11 ) |-> core_14 == sig_16 ;endproperty \nproperty name: ( read_enable_12 ) == ( 7'b01x00xx ) |-> sig_20 == tx_10 ;endproperty \nproperty name: ( read_enable_12 ) == ( 5'bxx11x ) |-> reg_4 == err_12 ;endproperty \nproperty name: ( read_enable_12 ) == ( 7'b0000x01 ) |-> err_5 == rst_16 ;endproperty \nproperty name: ( read_enable_12 ) == ( 7'h5x ) |-> auth_10 == cfg_9 ;endproperty \nproperty name; ( ( read_enable_12 ) != 7'bx010x11 ) || ( ( read_enable_12 ) != 7'b01x00xx ) || ( ( read_enable_12 ) != 5'bxx11x ) || ( ( read_enable_12 ) != 7'b0000x01 ) || ( read_enable_12 ) != 7'h5x ) ) |-> err_6 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   7'b1x1001x : begin\n     data_9 = tx_7;\n   end\n   default : begin \n     clk_9 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_6 ) == ( 7'b1x1001x ) |-> data_9 == tx_7 ;endproperty \nproperty name; ( control_register_status_6 ) != 7'b1x1001x ) ) |-> clk_9 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_5 ) \n   5'bx0000 : begin\n     core_9 = hw_3;\n   end\n   6'b111x01 : begin\n     clk_14 = chip_16;\n   end\n   3'h2 : begin\n     sig_1 = tx_3;\n   end\n   default : begin \n     clk_4 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( counter_5 ) == ( 5'bx0000 ) |-> core_9 == hw_3 ;endproperty \nproperty name: ( counter_5 ) == ( 6'b111x01 ) |-> clk_14 == chip_16 ;endproperty \nproperty name: ( counter_5 ) == ( 3'h2 ) |-> sig_1 == tx_3 ;endproperty \nproperty name; ( ( counter_5 ) != 5'bx0000 ) || ( ( counter_5 ) != 6'b111x01 ) || ( counter_5 ) != 3'h2 ) ) |-> clk_4 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_6 ) \n   5'h18 : begin\n     core_6 = rst_4;\n   end\n   7'h47 : begin\n     sig_16 = hw_2;\n   end\n   5'b11x11 : begin\n     err_1 = hw_17;\n   end\n   7'h12 : begin\n     clk_8 = core_11;\n   end\n   default : begin \n     rst_9 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_6 ) == ( 5'h18 ) |-> core_6 == rst_4 ;endproperty \nproperty name: ( control_register_status_6 ) == ( 7'h47 ) |-> sig_16 == hw_2 ;endproperty \nproperty name: ( control_register_status_6 ) == ( 5'b11x11 ) |-> err_1 == hw_17 ;endproperty \nproperty name: ( control_register_status_6 ) == ( 7'h12 ) |-> clk_8 == core_11 ;endproperty \nproperty name; ( ( control_register_status_6 ) != 5'h18 ) || ( ( control_register_status_6 ) != 7'h47 ) || ( ( control_register_status_6 ) != 5'b11x11 ) || ( control_register_status_6 ) != 7'h12 ) ) |-> rst_9 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_3 ) \n   6'bx11001 : begin\n     cfg_9 = auth_2;\n   end\n   6'b0011x1 : begin\n     err_14 = tx_18;\n   end\n   tx_16 : begin\n     hw_6 = auth_7;\n   end\n   7'b0x1x110 : begin\n     tx_16 = core_10;\n   end\n   default : begin \n     err_19 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_3 ) == ( 6'bx11001 ) |-> cfg_9 == auth_2 ;endproperty \nproperty name: ( data_buffer_3 ) == ( 6'b0011x1 ) |-> err_14 == tx_18 ;endproperty \nproperty name: ( data_buffer_3 ) == ( tx_16 ) |-> hw_6 == auth_7 ;endproperty \nproperty name: ( data_buffer_3 ) == ( 7'b0x1x110 ) |-> tx_16 == core_10 ;endproperty \nproperty name; ( ( data_buffer_3 ) != 6'bx11001 ) || ( ( data_buffer_3 ) != 6'b0011x1 ) || ( ( data_buffer_3 ) != tx_16 ) || ( data_buffer_3 ) != 7'b0x1x110 ) ) |-> err_19 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   7'b0011x00 : begin\n     cfg_12 = cfg_9;\n   end\n   6'b1x1000 : begin\n     reg_16 = data_8;\n   end\n   6'b01xx10 : begin\n     rst_7 = chip_15;\n   end\n   6'b000011 : begin\n     chip_17 = rst_7;\n   end\n   7'b1101xxx : begin\n     sig_2 = hw_10;\n   end\n   default : begin \n     tx_8 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_2 ) == ( 7'b0011x00 ) |-> cfg_12 == cfg_9 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 6'b1x1000 ) |-> reg_16 == data_8 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 6'b01xx10 ) |-> rst_7 == chip_15 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 6'b000011 ) |-> chip_17 == rst_7 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 7'b1101xxx ) |-> sig_2 == hw_10 ;endproperty \nproperty name; ( ( control_status_buffer_2 ) != 7'b0011x00 ) || ( ( control_status_buffer_2 ) != 6'b1x1000 ) || ( ( control_status_buffer_2 ) != 6'b01xx10 ) || ( ( control_status_buffer_2 ) != 6'b000011 ) || ( control_status_buffer_2 ) != 7'b1101xxx ) ) |-> tx_8 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_6 ) \n   7'b1100010 : begin\n     data_16 = sig_10;\n   end\n   7'b10x1010 : begin\n     rst_5 = core_15;\n   end\n   6'h8 : begin\n     tx_20 = cfg_15;\n   end\n   6'b11xx10 : begin\n     clk_10 = fsm_6;\n   end\n   7'h5e : begin\n     err_10 = core_16;\n   end\n   default : begin \n     auth_15 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( read_data_6 ) == ( 7'b1100010 ) |-> data_16 == sig_10 ;endproperty \nproperty name: ( read_data_6 ) == ( 7'b10x1010 ) |-> rst_5 == core_15 ;endproperty \nproperty name: ( read_data_6 ) == ( 6'h8 ) |-> tx_20 == cfg_15 ;endproperty \nproperty name: ( read_data_6 ) == ( 6'b11xx10 ) |-> clk_10 == fsm_6 ;endproperty \nproperty name: ( read_data_6 ) == ( 7'h5e ) |-> err_10 == core_16 ;endproperty \nproperty name; ( ( read_data_6 ) != 7'b1100010 ) || ( ( read_data_6 ) != 7'b10x1010 ) || ( ( read_data_6 ) != 6'h8 ) || ( ( read_data_6 ) != 6'b11xx10 ) || ( read_data_6 ) != 7'h5e ) ) |-> auth_15 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_18 ) \n   reg_9 : begin\n     clk_18 = sig_19;\n   end\n   default : begin \n     sig_8 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_18 ) == ( reg_9 ) |-> clk_18 == sig_19 ;endproperty \nproperty name; ( instruction_buffer_18 ) != reg_9 ) ) |-> sig_8 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_8 ) \n   7'h16 : begin\n     sig_14 = sig_8;\n   end\n   7'b00xxxxx : begin\n     auth_5 = auth_10;\n   end\n   default : begin \n     err_17 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_8 ) == ( 7'h16 ) |-> sig_14 == sig_8 ;endproperty \nproperty name: ( control_flag_register_8 ) == ( 7'b00xxxxx ) |-> auth_5 == auth_10 ;endproperty \nproperty name; ( ( control_flag_register_8 ) != 7'h16 ) || ( control_flag_register_8 ) != 7'b00xxxxx ) ) |-> err_17 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_10 ) \n   6'b100110 : begin\n     auth_9 = chip_13;\n   end\n   6'b010x0x : begin\n     err_11 = sig_4;\n   end\n   6'b110111 : begin\n     auth_12 = rx_12;\n   end\n   6'h17 : begin\n     hw_20 = tx_10;\n   end\n   rx_18 : begin\n     tx_13 = clk_12;\n   end\n   default : begin \n     chip_10 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_10 ) == ( 6'b100110 ) |-> auth_9 == chip_13 ;endproperty \nproperty name: ( acknowledge_10 ) == ( 6'b010x0x ) |-> err_11 == sig_4 ;endproperty \nproperty name: ( acknowledge_10 ) == ( 6'b110111 ) |-> auth_12 == rx_12 ;endproperty \nproperty name: ( acknowledge_10 ) == ( 6'h17 ) |-> hw_20 == tx_10 ;endproperty \nproperty name: ( acknowledge_10 ) == ( rx_18 ) |-> tx_13 == clk_12 ;endproperty \nproperty name; ( ( acknowledge_10 ) != 6'b100110 ) || ( ( acknowledge_10 ) != 6'b010x0x ) || ( ( acknowledge_10 ) != 6'b110111 ) || ( ( acknowledge_10 ) != 6'h17 ) || ( acknowledge_10 ) != rx_18 ) ) |-> chip_10 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_10 ) \n   5'b0101x : begin\n     core_16 = clk_15;\n   end\n   7'b11xx101 : begin\n     reg_17 = err_20;\n   end\n   6'b001000 : begin\n     rst_5 = err_3;\n   end\n   default : begin \n     rx_1 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_10 ) == ( 5'b0101x ) |-> core_16 == clk_15 ;endproperty \nproperty name: ( control_flag_register_10 ) == ( 7'b11xx101 ) |-> reg_17 == err_20 ;endproperty \nproperty name: ( control_flag_register_10 ) == ( 6'b001000 ) |-> rst_5 == err_3 ;endproperty \nproperty name; ( ( control_flag_register_10 ) != 5'b0101x ) || ( ( control_flag_register_10 ) != 7'b11xx101 ) || ( control_flag_register_10 ) != 6'b001000 ) ) |-> rx_1 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_8 ) \n   6'b0010xx : begin\n     core_8 = auth_15;\n   end\n   7'b0xxxxx0 : begin\n     rst_8 = cfg_4;\n   end\n   default : begin \n     rx_11 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_8 ) == ( 6'b0010xx ) |-> core_8 == auth_15 ;endproperty \nproperty name: ( interrupt_enable_8 ) == ( 7'b0xxxxx0 ) |-> rst_8 == cfg_4 ;endproperty \nproperty name; ( ( interrupt_enable_8 ) != 6'b0010xx ) || ( interrupt_enable_8 ) != 7'b0xxxxx0 ) ) |-> rx_11 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_13 ) \n   6'h20 : begin\n     rx_11 = core_4;\n   end\n   7'h1e : begin\n     tx_16 = sig_9;\n   end\n   default : begin \n     tx_10 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_13 ) == ( 6'h20 ) |-> rx_11 == core_4 ;endproperty \nproperty name: ( interrupt_request_13 ) == ( 7'h1e ) |-> tx_16 == sig_9 ;endproperty \nproperty name; ( ( interrupt_request_13 ) != 6'h20 ) || ( interrupt_request_13 ) != 7'h1e ) ) |-> tx_10 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_13 ) \n   5'b11x10 : begin\n     rx_1 = clk_8;\n   end\n   7'bxxx1x11 : begin\n     data_8 = core_6;\n   end\n   6'bx11xxx : begin\n     reg_12 = core_5;\n   end\n   6'h1x : begin\n     chip_4 = sig_18;\n   end\n   default : begin \n     rx_3 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_13 ) == ( 5'b11x10 ) |-> rx_1 == clk_8 ;endproperty \nproperty name: ( interrupt_control_status_13 ) == ( 7'bxxx1x11 ) |-> data_8 == core_6 ;endproperty \nproperty name: ( interrupt_control_status_13 ) == ( 6'bx11xxx ) |-> reg_12 == core_5 ;endproperty \nproperty name: ( interrupt_control_status_13 ) == ( 6'h1x ) |-> chip_4 == sig_18 ;endproperty \nproperty name; ( ( interrupt_control_status_13 ) != 5'b11x10 ) || ( ( interrupt_control_status_13 ) != 7'bxxx1x11 ) || ( ( interrupt_control_status_13 ) != 6'bx11xxx ) || ( interrupt_control_status_13 ) != 6'h1x ) ) |-> rx_3 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_20 ) \n   7'h3c : begin\n     hw_6 = auth_12;\n   end\n   7'bx101xxx : begin\n     rx_12 = rst_11;\n   end\n   5'b10010 : begin\n     cfg_3 = tx_12;\n   end\n   7'h2c : begin\n     core_2 = core_3;\n   end\n   default : begin \n     data_10 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_20 ) == ( 7'h3c ) |-> hw_6 == auth_12 ;endproperty \nproperty name: ( valid_input_20 ) == ( 7'bx101xxx ) |-> rx_12 == rst_11 ;endproperty \nproperty name: ( valid_input_20 ) == ( 5'b10010 ) |-> cfg_3 == tx_12 ;endproperty \nproperty name: ( valid_input_20 ) == ( 7'h2c ) |-> core_2 == core_3 ;endproperty \nproperty name; ( ( valid_input_20 ) != 7'h3c ) || ( ( valid_input_20 ) != 7'bx101xxx ) || ( ( valid_input_20 ) != 5'b10010 ) || ( valid_input_20 ) != 7'h2c ) ) |-> data_10 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_18 ) \n   6'b11x1xx : begin\n     hw_13 = rx_17;\n   end\n   3'b000 : begin\n     cfg_19 = hw_2;\n   end\n   default : begin \n     chip_11 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_18 ) == ( 6'b11x1xx ) |-> hw_13 == rx_17 ;endproperty \nproperty name: ( status_output_buffer_18 ) == ( 3'b000 ) |-> cfg_19 == hw_2 ;endproperty \nproperty name; ( ( status_output_buffer_18 ) != 6'b11x1xx ) || ( status_output_buffer_18 ) != 3'b000 ) ) |-> chip_11 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_4 ) \n   7'bxx1xx1x : begin\n     clk_1 = cfg_5;\n   end\n   default : begin \n     data_9 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_4 ) == ( 7'bxx1xx1x ) |-> clk_1 == cfg_5 ;endproperty \nproperty name; ( acknowledge_signal_4 ) != 7'bxx1xx1x ) ) |-> data_9 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_18 ) \n   7'bxxx0100 : begin\n     core_4 = sig_16;\n   end\n   7'b100110x : begin\n     rx_9 = err_12;\n   end\n   default : begin \n     hw_13 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( command_register_18 ) == ( 7'bxxx0100 ) |-> core_4 == sig_16 ;endproperty \nproperty name: ( command_register_18 ) == ( 7'b100110x ) |-> rx_9 == err_12 ;endproperty \nproperty name; ( ( command_register_18 ) != 7'bxxx0100 ) || ( command_register_18 ) != 7'b100110x ) ) |-> hw_13 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_6 ) \n   7'bx0xx0xx : begin\n     rst_3 = chip_5;\n   end\n   5'h8 : begin\n     data_8 = auth_2;\n   end\n   7'b1001011 : begin\n     auth_9 = reg_11;\n   end\n   7'b0111100 : begin\n     hw_18 = chip_13;\n   end\n   default : begin \n     core_5 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_6 ) == ( 7'bx0xx0xx ) |-> rst_3 == chip_5 ;endproperty \nproperty name: ( ready_signal_6 ) == ( 5'h8 ) |-> data_8 == auth_2 ;endproperty \nproperty name: ( ready_signal_6 ) == ( 7'b1001011 ) |-> auth_9 == reg_11 ;endproperty \nproperty name: ( ready_signal_6 ) == ( 7'b0111100 ) |-> hw_18 == chip_13 ;endproperty \nproperty name; ( ( ready_signal_6 ) != 7'bx0xx0xx ) || ( ( ready_signal_6 ) != 5'h8 ) || ( ( ready_signal_6 ) != 7'b1001011 ) || ( ready_signal_6 ) != 7'b0111100 ) ) |-> core_5 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'h7e : begin\n     rx_16 = rst_15;\n   end\n   7'b00xxx00 : begin\n     sig_18 = sig_3;\n   end\n   3'h0 : begin\n     chip_10 = fsm_15;\n   end\n   7'b00xxxxx : begin\n     hw_14 = cfg_4;\n   end\n   7'h2c : begin\n     cfg_17 = chip_14;\n   end\n   default : begin \n     cfg_9 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( read_data_9 ) == ( 7'h7e ) |-> rx_16 == rst_15 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'b00xxx00 ) |-> sig_18 == sig_3 ;endproperty \nproperty name: ( read_data_9 ) == ( 3'h0 ) |-> chip_10 == fsm_15 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'b00xxxxx ) |-> hw_14 == cfg_4 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'h2c ) |-> cfg_17 == chip_14 ;endproperty \nproperty name; ( ( read_data_9 ) != 7'h7e ) || ( ( read_data_9 ) != 7'b00xxx00 ) || ( ( read_data_9 ) != 3'h0 ) || ( ( read_data_9 ) != 7'b00xxxxx ) || ( read_data_9 ) != 7'h2c ) ) |-> cfg_9 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_3 ) \n   5'bxx101 : begin\n     rst_12 = core_1;\n   end\n   6'b101000 : begin\n     fsm_1 = reg_4;\n   end\n   7'bx000101 : begin\n     rst_15 = rst_4;\n   end\n   default : begin \n     chip_14 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_3 ) == ( 5'bxx101 ) |-> rst_12 == core_1 ;endproperty \nproperty name: ( ready_output_3 ) == ( 6'b101000 ) |-> fsm_1 == reg_4 ;endproperty \nproperty name: ( ready_output_3 ) == ( 7'bx000101 ) |-> rst_15 == rst_4 ;endproperty \nproperty name; ( ( ready_output_3 ) != 5'bxx101 ) || ( ( ready_output_3 ) != 6'b101000 ) || ( ready_output_3 ) != 7'bx000101 ) ) |-> chip_14 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   5'bxx11x : begin\n     clk_11 = sig_12;\n   end\n   6'h27 : begin\n     core_18 = reg_18;\n   end\n   sig_1 : begin\n     reg_10 = rx_16;\n   end\n   default : begin \n     chip_8 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_11 ) == ( 5'bxx11x ) |-> clk_11 == sig_12 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 6'h27 ) |-> core_18 == reg_18 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( sig_1 ) |-> reg_10 == rx_16 ;endproperty \nproperty name; ( ( input_buffer_status_11 ) != 5'bxx11x ) || ( ( input_buffer_status_11 ) != 6'h27 ) || ( input_buffer_status_11 ) != sig_1 ) ) |-> chip_8 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_2 ) \n   7'bxxx1101 : begin\n     rst_3 = cfg_9;\n   end\n   7'bx011x00 : begin\n     tx_20 = rst_6;\n   end\n   7'b1011100 : begin\n     err_16 = rx_17;\n   end\n   6'bx01x1x : begin\n     sig_18 = data_13;\n   end\n   4'h8 : begin\n     sig_1 = data_12;\n   end\n   default : begin \n     rst_15 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( error_status_2 ) == ( 7'bxxx1101 ) |-> rst_3 == cfg_9 ;endproperty \nproperty name: ( error_status_2 ) == ( 7'bx011x00 ) |-> tx_20 == rst_6 ;endproperty \nproperty name: ( error_status_2 ) == ( 7'b1011100 ) |-> err_16 == rx_17 ;endproperty \nproperty name: ( error_status_2 ) == ( 6'bx01x1x ) |-> sig_18 == data_13 ;endproperty \nproperty name: ( error_status_2 ) == ( 4'h8 ) |-> sig_1 == data_12 ;endproperty \nproperty name; ( ( error_status_2 ) != 7'bxxx1101 ) || ( ( error_status_2 ) != 7'bx011x00 ) || ( ( error_status_2 ) != 7'b1011100 ) || ( ( error_status_2 ) != 6'bx01x1x ) || ( error_status_2 ) != 4'h8 ) ) |-> rst_15 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_13 ) \n   7'b10x000x : begin\n     reg_17 = tx_6;\n   end\n   6'b001000 : begin\n     chip_4 = cfg_16;\n   end\n   5'b10011 : begin\n     clk_6 = sig_9;\n   end\n   default : begin \n     err_15 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_13 ) == ( 7'b10x000x ) |-> reg_17 == tx_6 ;endproperty \nproperty name: ( instruction_13 ) == ( 6'b001000 ) |-> chip_4 == cfg_16 ;endproperty \nproperty name: ( instruction_13 ) == ( 5'b10011 ) |-> clk_6 == sig_9 ;endproperty \nproperty name; ( ( instruction_13 ) != 7'b10x000x ) || ( ( instruction_13 ) != 6'b001000 ) || ( instruction_13 ) != 5'b10011 ) ) |-> err_15 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_11 ) \n   7'bx11x1xx : begin\n     reg_10 = data_8;\n   end\n   7'h45 : begin\n     err_1 = err_5;\n   end\n   7'b0111001 : begin\n     fsm_4 = data_5;\n   end\n   7'bx001000 : begin\n     sig_19 = rx_20;\n   end\n   7'b1100x11 : begin\n     rx_2 = fsm_20;\n   end\n   default : begin \n     auth_6 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( output_data_11 ) == ( 7'bx11x1xx ) |-> reg_10 == data_8 ;endproperty \nproperty name: ( output_data_11 ) == ( 7'h45 ) |-> err_1 == err_5 ;endproperty \nproperty name: ( output_data_11 ) == ( 7'b0111001 ) |-> fsm_4 == data_5 ;endproperty \nproperty name: ( output_data_11 ) == ( 7'bx001000 ) |-> sig_19 == rx_20 ;endproperty \nproperty name: ( output_data_11 ) == ( 7'b1100x11 ) |-> rx_2 == fsm_20 ;endproperty \nproperty name; ( ( output_data_11 ) != 7'bx11x1xx ) || ( ( output_data_11 ) != 7'h45 ) || ( ( output_data_11 ) != 7'b0111001 ) || ( ( output_data_11 ) != 7'bx001000 ) || ( output_data_11 ) != 7'b1100x11 ) ) |-> auth_6 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   7'b1x01x0x : begin\n     tx_10 = clk_17;\n   end\n   default : begin \n     chip_18 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 7'b1x01x0x ) |-> tx_10 == clk_17 ;endproperty \nproperty name; ( control_data_8 ) != 7'b1x01x0x ) ) |-> chip_18 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_14 ) \n   2'b11 : begin\n     clk_3 = reg_2;\n   end\n   7'bx11x0xx : begin\n     hw_19 = clk_15;\n   end\n   default : begin \n     cfg_12 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( output_register_14 ) == ( 2'b11 ) |-> clk_3 == reg_2 ;endproperty \nproperty name: ( output_register_14 ) == ( 7'bx11x0xx ) |-> hw_19 == clk_15 ;endproperty \nproperty name; ( ( output_register_14 ) != 2'b11 ) || ( output_register_14 ) != 7'bx11x0xx ) ) |-> cfg_12 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_18 ) \n   7'h3e : begin\n     hw_5 = rx_14;\n   end\n   7'bx1111xx : begin\n     tx_19 = data_18;\n   end\n   default : begin \n     chip_12 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( command_word_18 ) == ( 7'h3e ) |-> hw_5 == rx_14 ;endproperty \nproperty name: ( command_word_18 ) == ( 7'bx1111xx ) |-> tx_19 == data_18 ;endproperty \nproperty name; ( ( command_word_18 ) != 7'h3e ) || ( command_word_18 ) != 7'bx1111xx ) ) |-> chip_12 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_5 ) \n   5'b111x0 : begin\n     cfg_17 = hw_20;\n   end\n   4'b110x : begin\n     cfg_20 = clk_20;\n   end\n   6'b100101 : begin\n     tx_16 = auth_19;\n   end\n   7'bxx1x000 : begin\n     sig_8 = tx_15;\n   end\n   5'bx0xxx : begin\n     core_13 = clk_14;\n   end\n   default : begin \n     tx_8 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_5 ) == ( 5'b111x0 ) |-> cfg_17 == hw_20 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 4'b110x ) |-> cfg_20 == clk_20 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 6'b100101 ) |-> tx_16 == auth_19 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 7'bxx1x000 ) |-> sig_8 == tx_15 ;endproperty \nproperty name: ( instruction_buffer_5 ) == ( 5'bx0xxx ) |-> core_13 == clk_14 ;endproperty \nproperty name; ( ( instruction_buffer_5 ) != 5'b111x0 ) || ( ( instruction_buffer_5 ) != 4'b110x ) || ( ( instruction_buffer_5 ) != 6'b100101 ) || ( ( instruction_buffer_5 ) != 7'bxx1x000 ) || ( instruction_buffer_5 ) != 5'bx0xxx ) ) |-> tx_8 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_6 ) \n   6'h3c : begin\n     sig_15 = tx_10;\n   end\n   7'b1x0x1xx : begin\n     err_1 = reg_14;\n   end\n   default : begin \n     rx_4 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( control_register_6 ) == ( 6'h3c ) |-> sig_15 == tx_10 ;endproperty \nproperty name: ( control_register_6 ) == ( 7'b1x0x1xx ) |-> err_1 == reg_14 ;endproperty \nproperty name; ( ( control_register_6 ) != 6'h3c ) || ( control_register_6 ) != 7'b1x0x1xx ) ) |-> rx_4 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_17 ) \n   7'h20 : begin\n     reg_16 = cfg_10;\n   end\n   7'b1100000 : begin\n     chip_4 = err_3;\n   end\n   7'b1111101 : begin\n     data_6 = auth_10;\n   end\n   5'b1x11x : begin\n     err_16 = tx_14;\n   end\n   7'bx01xxx0 : begin\n     tx_11 = err_16;\n   end\n   default : begin \n     auth_13 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( data_status_17 ) == ( 7'h20 ) |-> reg_16 == cfg_10 ;endproperty \nproperty name: ( data_status_17 ) == ( 7'b1100000 ) |-> chip_4 == err_3 ;endproperty \nproperty name: ( data_status_17 ) == ( 7'b1111101 ) |-> data_6 == auth_10 ;endproperty \nproperty name: ( data_status_17 ) == ( 5'b1x11x ) |-> err_16 == tx_14 ;endproperty \nproperty name: ( data_status_17 ) == ( 7'bx01xxx0 ) |-> tx_11 == err_16 ;endproperty \nproperty name; ( ( data_status_17 ) != 7'h20 ) || ( ( data_status_17 ) != 7'b1100000 ) || ( ( data_status_17 ) != 7'b1111101 ) || ( ( data_status_17 ) != 5'b1x11x ) || ( data_status_17 ) != 7'bx01xxx0 ) ) |-> auth_13 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_3 ) \n   7'h59 : begin\n     core_3 = core_14;\n   end\n   6'h15 : begin\n     core_18 = data_16;\n   end\n   4'h0 : begin\n     data_5 = chip_11;\n   end\n   default : begin \n     core_20 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_3 ) == ( 7'h59 ) |-> core_3 == core_14 ;endproperty \nproperty name: ( control_buffer_3 ) == ( 6'h15 ) |-> core_18 == data_16 ;endproperty \nproperty name: ( control_buffer_3 ) == ( 4'h0 ) |-> data_5 == chip_11 ;endproperty \nproperty name; ( ( control_buffer_3 ) != 7'h59 ) || ( ( control_buffer_3 ) != 6'h15 ) || ( control_buffer_3 ) != 4'h0 ) ) |-> core_20 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_3 ) \n   7'b1xxxxxx : begin\n     data_10 = sig_16;\n   end\n   rx_17 : begin\n     sig_14 = reg_5;\n   end\n   6'b010001 : begin\n     sig_2 = chip_12;\n   end\n   7'b0011x11 : begin\n     fsm_12 = chip_7;\n   end\n   default : begin \n     fsm_20 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_3 ) == ( 7'b1xxxxxx ) |-> data_10 == sig_16 ;endproperty \nproperty name: ( operation_status_3 ) == ( rx_17 ) |-> sig_14 == reg_5 ;endproperty \nproperty name: ( operation_status_3 ) == ( 6'b010001 ) |-> sig_2 == chip_12 ;endproperty \nproperty name: ( operation_status_3 ) == ( 7'b0011x11 ) |-> fsm_12 == chip_7 ;endproperty \nproperty name; ( ( operation_status_3 ) != 7'b1xxxxxx ) || ( ( operation_status_3 ) != rx_17 ) || ( ( operation_status_3 ) != 6'b010001 ) || ( operation_status_3 ) != 7'b0011x11 ) ) |-> fsm_20 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_20 ) \n   7'b0xx1x0x : begin\n     cfg_6 = rst_10;\n   end\n   4'bxxx0 : begin\n     core_6 = rst_20;\n   end\n   7'bxxx0x00 : begin\n     data_20 = tx_10;\n   end\n   6'bx1xx00 : begin\n     clk_16 = auth_18;\n   end\n   default : begin \n     tx_14 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_20 ) == ( 7'b0xx1x0x ) |-> cfg_6 == rst_10 ;endproperty \nproperty name: ( error_flag_20 ) == ( 4'bxxx0 ) |-> core_6 == rst_20 ;endproperty \nproperty name: ( error_flag_20 ) == ( 7'bxxx0x00 ) |-> data_20 == tx_10 ;endproperty \nproperty name: ( error_flag_20 ) == ( 6'bx1xx00 ) |-> clk_16 == auth_18 ;endproperty \nproperty name; ( ( error_flag_20 ) != 7'b0xx1x0x ) || ( ( error_flag_20 ) != 4'bxxx0 ) || ( ( error_flag_20 ) != 7'bxxx0x00 ) || ( error_flag_20 ) != 6'bx1xx00 ) ) |-> tx_14 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_14 ) \n   4'b1x11 : begin\n     chip_10 = rst_9;\n   end\n   7'b1xxxx1x : begin\n     auth_4 = rst_17;\n   end\n   6'b1x110x : begin\n     fsm_9 = auth_3;\n   end\n   4'b0100 : begin\n     fsm_20 = hw_6;\n   end\n   default : begin \n     hw_18 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_14 ) == ( 4'b1x11 ) |-> chip_10 == rst_9 ;endproperty \nproperty name: ( ready_signal_14 ) == ( 7'b1xxxx1x ) |-> auth_4 == rst_17 ;endproperty \nproperty name: ( ready_signal_14 ) == ( 6'b1x110x ) |-> fsm_9 == auth_3 ;endproperty \nproperty name: ( ready_signal_14 ) == ( 4'b0100 ) |-> fsm_20 == hw_6 ;endproperty \nproperty name; ( ( ready_signal_14 ) != 4'b1x11 ) || ( ( ready_signal_14 ) != 7'b1xxxx1x ) || ( ( ready_signal_14 ) != 6'b1x110x ) || ( ready_signal_14 ) != 4'b0100 ) ) |-> hw_18 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_19 ) \n   7'h14 : begin\n     fsm_11 = auth_2;\n   end\n   7'b1xx11xx : begin\n     rst_11 = sig_18;\n   end\n   7'h8 : begin\n     chip_8 = cfg_18;\n   end\n   6'b01000x : begin\n     hw_1 = auth_20;\n   end\n   7'bx1xxx00 : begin\n     fsm_9 = data_12;\n   end\n   default : begin \n     sig_16 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_19 ) == ( 7'h14 ) |-> fsm_11 == auth_2 ;endproperty \nproperty name: ( mode_register_19 ) == ( 7'b1xx11xx ) |-> rst_11 == sig_18 ;endproperty \nproperty name: ( mode_register_19 ) == ( 7'h8 ) |-> chip_8 == cfg_18 ;endproperty \nproperty name: ( mode_register_19 ) == ( 6'b01000x ) |-> hw_1 == auth_20 ;endproperty \nproperty name: ( mode_register_19 ) == ( 7'bx1xxx00 ) |-> fsm_9 == data_12 ;endproperty \nproperty name; ( ( mode_register_19 ) != 7'h14 ) || ( ( mode_register_19 ) != 7'b1xx11xx ) || ( ( mode_register_19 ) != 7'h8 ) || ( ( mode_register_19 ) != 6'b01000x ) || ( mode_register_19 ) != 7'bx1xxx00 ) ) |-> sig_16 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_2 ) \n   2'b01 : begin\n     hw_14 = chip_4;\n   end\n   3'h4 : begin\n     chip_3 = reg_17;\n   end\n   7'bx010x00 : begin\n     rx_17 = hw_20;\n   end\n   6'hxx : begin\n     hw_19 = clk_2;\n   end\n   6'b100x01 : begin\n     rx_2 = rx_2;\n   end\n   default : begin \n     sig_15 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_out_2 ) == ( 2'b01 ) |-> hw_14 == chip_4 ;endproperty \nproperty name: ( data_out_2 ) == ( 3'h4 ) |-> chip_3 == reg_17 ;endproperty \nproperty name: ( data_out_2 ) == ( 7'bx010x00 ) |-> rx_17 == hw_20 ;endproperty \nproperty name: ( data_out_2 ) == ( 6'hxx ) |-> hw_19 == clk_2 ;endproperty \nproperty name: ( data_out_2 ) == ( 6'b100x01 ) |-> rx_2 == rx_2 ;endproperty \nproperty name; ( ( data_out_2 ) != 2'b01 ) || ( ( data_out_2 ) != 3'h4 ) || ( ( data_out_2 ) != 7'bx010x00 ) || ( ( data_out_2 ) != 6'hxx ) || ( data_out_2 ) != 6'b100x01 ) ) |-> sig_15 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_18 ) \n   5'bxx10x : begin\n     cfg_2 = chip_7;\n   end\n   7'b0101000 : begin\n     auth_12 = cfg_11;\n   end\n   7'b011xx10 : begin\n     hw_11 = data_17;\n   end\n   default : begin \n     reg_14 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( read_data_18 ) == ( 5'bxx10x ) |-> cfg_2 == chip_7 ;endproperty \nproperty name: ( read_data_18 ) == ( 7'b0101000 ) |-> auth_12 == cfg_11 ;endproperty \nproperty name: ( read_data_18 ) == ( 7'b011xx10 ) |-> hw_11 == data_17 ;endproperty \nproperty name; ( ( read_data_18 ) != 5'bxx10x ) || ( ( read_data_18 ) != 7'b0101000 ) || ( read_data_18 ) != 7'b011xx10 ) ) |-> reg_14 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_8 ) \n   7'hb : begin\n     reg_12 = data_6;\n   end\n   7'b1100x1x : begin\n     rst_11 = rx_7;\n   end\n   6'ha : begin\n     data_10 = chip_10;\n   end\n   4'h8 : begin\n     clk_4 = tx_2;\n   end\n   7'hxx : begin\n     rst_1 = cfg_18;\n   end\n   default : begin \n     reg_17 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_8 ) == ( 7'hb ) |-> reg_12 == data_6 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 7'b1100x1x ) |-> rst_11 == rx_7 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 6'ha ) |-> data_10 == chip_10 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 4'h8 ) |-> clk_4 == tx_2 ;endproperty \nproperty name: ( input_status_register_8 ) == ( 7'hxx ) |-> rst_1 == cfg_18 ;endproperty \nproperty name; ( ( input_status_register_8 ) != 7'hb ) || ( ( input_status_register_8 ) != 7'b1100x1x ) || ( ( input_status_register_8 ) != 6'ha ) || ( ( input_status_register_8 ) != 4'h8 ) || ( input_status_register_8 ) != 7'hxx ) ) |-> reg_17 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_2 ) \n   4'bx000 : begin\n     sig_15 = core_18;\n   end\n   default : begin \n     auth_20 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( counter_2 ) == ( 4'bx000 ) |-> sig_15 == core_18 ;endproperty \nproperty name; ( counter_2 ) != 4'bx000 ) ) |-> auth_20 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_11 ) \n   5'b01011 : begin\n     data_17 = tx_6;\n   end\n   7'bxxx011x : begin\n     fsm_4 = core_15;\n   end\n   5'b0x000 : begin\n     chip_16 = tx_19;\n   end\n   7'b1x1111x : begin\n     core_7 = reg_8;\n   end\n   default : begin \n     core_12 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( input_data_11 ) == ( 5'b01011 ) |-> data_17 == tx_6 ;endproperty \nproperty name: ( input_data_11 ) == ( 7'bxxx011x ) |-> fsm_4 == core_15 ;endproperty \nproperty name: ( input_data_11 ) == ( 5'b0x000 ) |-> chip_16 == tx_19 ;endproperty \nproperty name: ( input_data_11 ) == ( 7'b1x1111x ) |-> core_7 == reg_8 ;endproperty \nproperty name; ( ( input_data_11 ) != 5'b01011 ) || ( ( input_data_11 ) != 7'bxxx011x ) || ( ( input_data_11 ) != 5'b0x000 ) || ( input_data_11 ) != 7'b1x1111x ) ) |-> core_12 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_5 ) \n   5'h1c : begin\n     core_9 = data_7;\n   end\n   5'b11x11 : begin\n     cfg_12 = rst_4;\n   end\n   7'b00x0x1x : begin\n     rx_18 = tx_8;\n   end\n   default : begin \n     hw_13 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( address_register_5 ) == ( 5'h1c ) |-> core_9 == data_7 ;endproperty \nproperty name: ( address_register_5 ) == ( 5'b11x11 ) |-> cfg_12 == rst_4 ;endproperty \nproperty name: ( address_register_5 ) == ( 7'b00x0x1x ) |-> rx_18 == tx_8 ;endproperty \nproperty name; ( ( address_register_5 ) != 5'h1c ) || ( ( address_register_5 ) != 5'b11x11 ) || ( address_register_5 ) != 7'b00x0x1x ) ) |-> hw_13 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_3 ) \n   7'bx010x11 : begin\n     cfg_11 = clk_7;\n   end\n   7'b00x0x1x : begin\n     hw_6 = hw_11;\n   end\n   default : begin \n     data_13 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( data_out_3 ) == ( 7'bx010x11 ) |-> cfg_11 == clk_7 ;endproperty \nproperty name: ( data_out_3 ) == ( 7'b00x0x1x ) |-> hw_6 == hw_11 ;endproperty \nproperty name; ( ( data_out_3 ) != 7'bx010x11 ) || ( data_out_3 ) != 7'b00x0x1x ) ) |-> data_13 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_5 ) \n   7'h1c : begin\n     data_8 = core_18;\n   end\n   default : begin \n     rx_15 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( status_control_5 ) == ( 7'h1c ) |-> data_8 == core_18 ;endproperty \nproperty name; ( status_control_5 ) != 7'h1c ) ) |-> rx_15 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_6 ) \n   3'b01x : begin\n     data_3 = err_3;\n   end\n   7'bx1xx00x : begin\n     rst_10 = auth_14;\n   end\n   7'b11x0xxx : begin\n     chip_1 = rst_6;\n   end\n   6'h3e : begin\n     core_15 = clk_7;\n   end\n   5'bxx1xx : begin\n     auth_12 = data_3;\n   end\n   default : begin \n     cfg_11 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( control_output_6 ) == ( 3'b01x ) |-> data_3 == err_3 ;endproperty \nproperty name: ( control_output_6 ) == ( 7'bx1xx00x ) |-> rst_10 == auth_14 ;endproperty \nproperty name: ( control_output_6 ) == ( 7'b11x0xxx ) |-> chip_1 == rst_6 ;endproperty \nproperty name: ( control_output_6 ) == ( 6'h3e ) |-> core_15 == clk_7 ;endproperty \nproperty name: ( control_output_6 ) == ( 5'bxx1xx ) |-> auth_12 == data_3 ;endproperty \nproperty name; ( ( control_output_6 ) != 3'b01x ) || ( ( control_output_6 ) != 7'bx1xx00x ) || ( ( control_output_6 ) != 7'b11x0xxx ) || ( ( control_output_6 ) != 6'h3e ) || ( control_output_6 ) != 5'bxx1xx ) ) |-> cfg_11 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_11 ) \n   6'b001x11 : begin\n     sig_9 = cfg_2;\n   end\n   7'b010x000 : begin\n     hw_9 = auth_3;\n   end\n   7'h6e : begin\n     core_13 = core_12;\n   end\n   7'b1x10010 : begin\n     tx_15 = chip_14;\n   end\n   default : begin \n     reg_8 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_11 ) == ( 6'b001x11 ) |-> sig_9 == cfg_2 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 7'b010x000 ) |-> hw_9 == auth_3 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 7'h6e ) |-> core_13 == core_12 ;endproperty \nproperty name: ( output_buffer_11 ) == ( 7'b1x10010 ) |-> tx_15 == chip_14 ;endproperty \nproperty name; ( ( output_buffer_11 ) != 6'b001x11 ) || ( ( output_buffer_11 ) != 7'b010x000 ) || ( ( output_buffer_11 ) != 7'h6e ) || ( output_buffer_11 ) != 7'b1x10010 ) ) |-> reg_8 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_13 ) \n   7'h62 : begin\n     chip_10 = cfg_17;\n   end\n   7'b01x0010 : begin\n     cfg_8 = core_5;\n   end\n   6'b01xxx0 : begin\n     chip_13 = reg_2;\n   end\n   default : begin \n     hw_17 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_13 ) == ( 7'h62 ) |-> chip_10 == cfg_17 ;endproperty \nproperty name: ( read_enable_13 ) == ( 7'b01x0010 ) |-> cfg_8 == core_5 ;endproperty \nproperty name: ( read_enable_13 ) == ( 6'b01xxx0 ) |-> chip_13 == reg_2 ;endproperty \nproperty name; ( ( read_enable_13 ) != 7'h62 ) || ( ( read_enable_13 ) != 7'b01x0010 ) || ( read_enable_13 ) != 6'b01xxx0 ) ) |-> hw_17 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_8 ) \n   2'b1x : begin\n     auth_8 = core_7;\n   end\n   7'bx101x0x : begin\n     err_6 = data_9;\n   end\n   7'h52 : begin\n     data_8 = rx_17;\n   end\n   7'b00x110x : begin\n     cfg_20 = reg_9;\n   end\n   default : begin \n     clk_3 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_8 ) == ( 2'b1x ) |-> auth_8 == core_7 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'bx101x0x ) |-> err_6 == data_9 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'h52 ) |-> data_8 == rx_17 ;endproperty \nproperty name: ( interrupt_control_status_8 ) == ( 7'b00x110x ) |-> cfg_20 == reg_9 ;endproperty \nproperty name; ( ( interrupt_control_status_8 ) != 2'b1x ) || ( ( interrupt_control_status_8 ) != 7'bx101x0x ) || ( ( interrupt_control_status_8 ) != 7'h52 ) || ( interrupt_control_status_8 ) != 7'b00x110x ) ) |-> clk_3 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   7'h12 : begin\n     reg_19 = hw_17;\n   end\n   6'b011001 : begin\n     chip_16 = data_10;\n   end\n   7'b001xxx1 : begin\n     cfg_8 = cfg_11;\n   end\n   7'bx0010x0 : begin\n     fsm_13 = auth_20;\n   end\n   default : begin \n     auth_3 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_11 ) == ( 7'h12 ) |-> reg_19 == hw_17 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 6'b011001 ) |-> chip_16 == data_10 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 7'b001xxx1 ) |-> cfg_8 == cfg_11 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 7'bx0010x0 ) |-> fsm_13 == auth_20 ;endproperty \nproperty name; ( ( flag_control_status_11 ) != 7'h12 ) || ( ( flag_control_status_11 ) != 6'b011001 ) || ( ( flag_control_status_11 ) != 7'b001xxx1 ) || ( flag_control_status_11 ) != 7'bx0010x0 ) ) |-> auth_3 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   7'h63 : begin\n     core_11 = sig_18;\n   end\n   7'b1x1000x : begin\n     sig_12 = auth_5;\n   end\n   6'bx101x0 : begin\n     reg_16 = fsm_19;\n   end\n   default : begin \n     rx_18 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_14 ) == ( 7'h63 ) |-> core_11 == sig_18 ;endproperty \nproperty name: ( control_register_status_status_14 ) == ( 7'b1x1000x ) |-> sig_12 == auth_5 ;endproperty \nproperty name: ( control_register_status_status_14 ) == ( 6'bx101x0 ) |-> reg_16 == fsm_19 ;endproperty \nproperty name; ( ( control_register_status_status_14 ) != 7'h63 ) || ( ( control_register_status_status_14 ) != 7'b1x1000x ) || ( control_register_status_status_14 ) != 6'bx101x0 ) ) |-> rx_18 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_16 ) \n   5'b00100 : begin\n     reg_4 = clk_17;\n   end\n   6'bx01x10 : begin\n     rx_10 = reg_16;\n   end\n   7'b1101000 : begin\n     hw_4 = tx_9;\n   end\n   7'b0011101 : begin\n     auth_18 = data_8;\n   end\n   default : begin \n     core_8 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_16 ) == ( 5'b00100 ) |-> reg_4 == clk_17 ;endproperty \nproperty name: ( valid_input_16 ) == ( 6'bx01x10 ) |-> rx_10 == reg_16 ;endproperty \nproperty name: ( valid_input_16 ) == ( 7'b1101000 ) |-> hw_4 == tx_9 ;endproperty \nproperty name: ( valid_input_16 ) == ( 7'b0011101 ) |-> auth_18 == data_8 ;endproperty \nproperty name; ( ( valid_input_16 ) != 5'b00100 ) || ( ( valid_input_16 ) != 6'bx01x10 ) || ( ( valid_input_16 ) != 7'b1101000 ) || ( valid_input_16 ) != 7'b0011101 ) ) |-> core_8 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_11 ) \n   7'bx000100 : begin\n     auth_6 = clk_5;\n   end\n   7'bxx1xx1x : begin\n     fsm_18 = cfg_14;\n   end\n   5'bxx1xx : begin\n     err_14 = reg_3;\n   end\n   7'b1x0x110 : begin\n     tx_11 = core_19;\n   end\n   7'b10x110x : begin\n     fsm_8 = fsm_14;\n   end\n   default : begin \n     data_9 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( data_register_11 ) == ( 7'bx000100 ) |-> auth_6 == clk_5 ;endproperty \nproperty name: ( data_register_11 ) == ( 7'bxx1xx1x ) |-> fsm_18 == cfg_14 ;endproperty \nproperty name: ( data_register_11 ) == ( 5'bxx1xx ) |-> err_14 == reg_3 ;endproperty \nproperty name: ( data_register_11 ) == ( 7'b1x0x110 ) |-> tx_11 == core_19 ;endproperty \nproperty name: ( data_register_11 ) == ( 7'b10x110x ) |-> fsm_8 == fsm_14 ;endproperty \nproperty name; ( ( data_register_11 ) != 7'bx000100 ) || ( ( data_register_11 ) != 7'bxx1xx1x ) || ( ( data_register_11 ) != 5'bxx1xx ) || ( ( data_register_11 ) != 7'b1x0x110 ) || ( data_register_11 ) != 7'b10x110x ) ) |-> data_9 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_16 ) \n   7'b10xx010 : begin\n     tx_14 = fsm_2;\n   end\n   6'bx0xx00 : begin\n     chip_7 = sig_15;\n   end\n   default : begin \n     tx_18 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_16 ) == ( 7'b10xx010 ) |-> tx_14 == fsm_2 ;endproperty \nproperty name: ( control_flag_16 ) == ( 6'bx0xx00 ) |-> chip_7 == sig_15 ;endproperty \nproperty name; ( ( control_flag_16 ) != 7'b10xx010 ) || ( control_flag_16 ) != 6'bx0xx00 ) ) |-> tx_18 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_2 ) \n   7'b1x1xxxx : begin\n     rx_7 = rx_13;\n   end\n   7'b00x0000 : begin\n     fsm_16 = err_7;\n   end\n   7'h7d : begin\n     fsm_12 = cfg_9;\n   end\n   default : begin \n     err_4 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_2 ) == ( 7'b1x1xxxx ) |-> rx_7 == rx_13 ;endproperty \nproperty name: ( control_flag_register_2 ) == ( 7'b00x0000 ) |-> fsm_16 == err_7 ;endproperty \nproperty name: ( control_flag_register_2 ) == ( 7'h7d ) |-> fsm_12 == cfg_9 ;endproperty \nproperty name; ( ( control_flag_register_2 ) != 7'b1x1xxxx ) || ( ( control_flag_register_2 ) != 7'b00x0000 ) || ( control_flag_register_2 ) != 7'h7d ) ) |-> err_4 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_12 ) \n   7'bx00110x : begin\n     rst_7 = core_1;\n   end\n   7'b01101xx : begin\n     clk_10 = data_10;\n   end\n   6'b1xx001 : begin\n     hw_11 = data_4;\n   end\n   default : begin \n     hw_3 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_12 ) == ( 7'bx00110x ) |-> rst_7 == core_1 ;endproperty \nproperty name: ( flag_control_12 ) == ( 7'b01101xx ) |-> clk_10 == data_10 ;endproperty \nproperty name: ( flag_control_12 ) == ( 6'b1xx001 ) |-> hw_11 == data_4 ;endproperty \nproperty name; ( ( flag_control_12 ) != 7'bx00110x ) || ( ( flag_control_12 ) != 7'b01101xx ) || ( flag_control_12 ) != 6'b1xx001 ) ) |-> hw_3 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_7 ) \n   7'bxxxx100 : begin\n     rx_17 = err_12;\n   end\n   7'h4d : begin\n     fsm_2 = hw_13;\n   end\n   default : begin \n     cfg_3 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_7 ) == ( 7'bxxxx100 ) |-> rx_17 == err_12 ;endproperty \nproperty name: ( flag_control_7 ) == ( 7'h4d ) |-> fsm_2 == hw_13 ;endproperty \nproperty name; ( ( flag_control_7 ) != 7'bxxxx100 ) || ( flag_control_7 ) != 7'h4d ) ) |-> cfg_3 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_6 ) \n   7'b0x1x110 : begin\n     tx_16 = reg_17;\n   end\n   6'h2e : begin\n     chip_14 = hw_14;\n   end\n   7'b0000010 : begin\n     clk_4 = hw_20;\n   end\n   5'b101x0 : begin\n     cfg_16 = cfg_9;\n   end\n   default : begin \n     auth_4 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_6 ) == ( 7'b0x1x110 ) |-> tx_16 == reg_17 ;endproperty \nproperty name: ( start_signal_6 ) == ( 6'h2e ) |-> chip_14 == hw_14 ;endproperty \nproperty name: ( start_signal_6 ) == ( 7'b0000010 ) |-> clk_4 == hw_20 ;endproperty \nproperty name: ( start_signal_6 ) == ( 5'b101x0 ) |-> cfg_16 == cfg_9 ;endproperty \nproperty name; ( ( start_signal_6 ) != 7'b0x1x110 ) || ( ( start_signal_6 ) != 6'h2e ) || ( ( start_signal_6 ) != 7'b0000010 ) || ( start_signal_6 ) != 5'b101x0 ) ) |-> auth_4 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_14 ) \n   6'h4 : begin\n     core_10 = fsm_6;\n   end\n   default : begin \n     data_4 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_14 ) == ( 6'h4 ) |-> core_10 == fsm_6 ;endproperty \nproperty name; ( input_ready_14 ) != 6'h4 ) ) |-> data_4 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_7 ) \n   7'b00111xx : begin\n     tx_1 = rst_6;\n   end\n   5'h18 : begin\n     fsm_8 = rx_3;\n   end\n   4'b0100 : begin\n     clk_10 = auth_9;\n   end\n   6'h21 : begin\n     fsm_6 = fsm_6;\n   end\n   4'h0 : begin\n     cfg_10 = data_14;\n   end\n   default : begin \n     hw_8 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_7 ) == ( 7'b00111xx ) |-> tx_1 == rst_6 ;endproperty \nproperty name: ( control_buffer_7 ) == ( 5'h18 ) |-> fsm_8 == rx_3 ;endproperty \nproperty name: ( control_buffer_7 ) == ( 4'b0100 ) |-> clk_10 == auth_9 ;endproperty \nproperty name: ( control_buffer_7 ) == ( 6'h21 ) |-> fsm_6 == fsm_6 ;endproperty \nproperty name: ( control_buffer_7 ) == ( 4'h0 ) |-> cfg_10 == data_14 ;endproperty \nproperty name; ( ( control_buffer_7 ) != 7'b00111xx ) || ( ( control_buffer_7 ) != 5'h18 ) || ( ( control_buffer_7 ) != 4'b0100 ) || ( ( control_buffer_7 ) != 6'h21 ) || ( control_buffer_7 ) != 4'h0 ) ) |-> hw_8 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   6'b1101x1 : begin\n     auth_4 = auth_17;\n   end\n   6'h19 : begin\n     reg_9 = fsm_1;\n   end\n   default : begin \n     auth_18 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_20 ) == ( 6'b1101x1 ) |-> auth_4 == auth_17 ;endproperty \nproperty name: ( data_buffer_20 ) == ( 6'h19 ) |-> reg_9 == fsm_1 ;endproperty \nproperty name; ( ( data_buffer_20 ) != 6'b1101x1 ) || ( data_buffer_20 ) != 6'h19 ) ) |-> auth_18 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_20 ) \n   5'bx0101 : begin\n     data_1 = err_6;\n   end\n   7'b0110x11 : begin\n     core_12 = chip_9;\n   end\n   6'bx10x01 : begin\n     chip_9 = cfg_15;\n   end\n   7'b00000x0 : begin\n     sig_13 = clk_15;\n   end\n   default : begin \n     tx_19 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_20 ) == ( 5'bx0101 ) |-> data_1 == err_6 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 7'b0110x11 ) |-> core_12 == chip_9 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 6'bx10x01 ) |-> chip_9 == cfg_15 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 7'b00000x0 ) |-> sig_13 == clk_15 ;endproperty \nproperty name; ( ( interrupt_control_20 ) != 5'bx0101 ) || ( ( interrupt_control_20 ) != 7'b0110x11 ) || ( ( interrupt_control_20 ) != 6'bx10x01 ) || ( interrupt_control_20 ) != 7'b00000x0 ) ) |-> tx_19 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_12 ) \n   5'bxx110 : begin\n     rx_20 = auth_13;\n   end\n   rx_9 : begin\n     reg_11 = sig_7;\n   end\n   7'h1f : begin\n     sig_17 = chip_4;\n   end\n   6'b1xx001 : begin\n     auth_6 = err_17;\n   end\n   2'bx0 : begin\n     auth_12 = auth_18;\n   end\n   default : begin \n     fsm_4 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_12 ) == ( 5'bxx110 ) |-> rx_20 == auth_13 ;endproperty \nproperty name: ( control_register_status_12 ) == ( rx_9 ) |-> reg_11 == sig_7 ;endproperty \nproperty name: ( control_register_status_12 ) == ( 7'h1f ) |-> sig_17 == chip_4 ;endproperty \nproperty name: ( control_register_status_12 ) == ( 6'b1xx001 ) |-> auth_6 == err_17 ;endproperty \nproperty name: ( control_register_status_12 ) == ( 2'bx0 ) |-> auth_12 == auth_18 ;endproperty \nproperty name; ( ( control_register_status_12 ) != 5'bxx110 ) || ( ( control_register_status_12 ) != rx_9 ) || ( ( control_register_status_12 ) != 7'h1f ) || ( ( control_register_status_12 ) != 6'b1xx001 ) || ( control_register_status_12 ) != 2'bx0 ) ) |-> fsm_4 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_5 ) \n   7'bxx0xxx0 : begin\n     core_18 = auth_12;\n   end\n   default : begin \n     sig_17 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_5 ) == ( 7'bxx0xxx0 ) |-> core_18 == auth_12 ;endproperty \nproperty name; ( error_flag_5 ) != 7'bxx0xxx0 ) ) |-> sig_17 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_16 ) \n   7'bx1x1x11 : begin\n     reg_8 = rx_17;\n   end\n   6'h37 : begin\n     sig_10 = rx_11;\n   end\n   default : begin \n     err_11 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_16 ) == ( 7'bx1x1x11 ) |-> reg_8 == rx_17 ;endproperty \nproperty name: ( instruction_16 ) == ( 6'h37 ) |-> sig_10 == rx_11 ;endproperty \nproperty name; ( ( instruction_16 ) != 7'bx1x1x11 ) || ( instruction_16 ) != 6'h37 ) ) |-> err_11 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_16 ) \n   7'h27 : begin\n     data_11 = hw_8;\n   end\n   6'b0xxx0x : begin\n     rst_8 = rx_14;\n   end\n   7'b110x00x : begin\n     rx_8 = clk_13;\n   end\n   default : begin \n     core_5 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_16 ) == ( 7'h27 ) |-> data_11 == hw_8 ;endproperty \nproperty name: ( output_register_status_16 ) == ( 6'b0xxx0x ) |-> rst_8 == rx_14 ;endproperty \nproperty name: ( output_register_status_16 ) == ( 7'b110x00x ) |-> rx_8 == clk_13 ;endproperty \nproperty name; ( ( output_register_status_16 ) != 7'h27 ) || ( ( output_register_status_16 ) != 6'b0xxx0x ) || ( output_register_status_16 ) != 7'b110x00x ) ) |-> core_5 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_1 ) \n   4'b001x : begin\n     hw_3 = chip_2;\n   end\n   7'bxx0xxx1 : begin\n     rst_5 = fsm_19;\n   end\n   6'h8 : begin\n     data_2 = data_3;\n   end\n   6'bxx1xxx : begin\n     reg_12 = data_17;\n   end\n   7'b1xxxx0x : begin\n     data_3 = chip_12;\n   end\n   default : begin \n     tx_19 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_1 ) == ( 4'b001x ) |-> hw_3 == chip_2 ;endproperty \nproperty name: ( output_buffer_status_1 ) == ( 7'bxx0xxx1 ) |-> rst_5 == fsm_19 ;endproperty \nproperty name: ( output_buffer_status_1 ) == ( 6'h8 ) |-> data_2 == data_3 ;endproperty \nproperty name: ( output_buffer_status_1 ) == ( 6'bxx1xxx ) |-> reg_12 == data_17 ;endproperty \nproperty name: ( output_buffer_status_1 ) == ( 7'b1xxxx0x ) |-> data_3 == chip_12 ;endproperty \nproperty name; ( ( output_buffer_status_1 ) != 4'b001x ) || ( ( output_buffer_status_1 ) != 7'bxx0xxx1 ) || ( ( output_buffer_status_1 ) != 6'h8 ) || ( ( output_buffer_status_1 ) != 6'bxx1xxx ) || ( output_buffer_status_1 ) != 7'b1xxxx0x ) ) |-> tx_19 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_16 ) \n   6'h29 : begin\n     data_3 = tx_14;\n   end\n   7'bx0x01x1 : begin\n     rst_1 = tx_13;\n   end\n   5'bxx11x : begin\n     auth_6 = hw_2;\n   end\n   6'bx11001 : begin\n     data_11 = data_3;\n   end\n   6'b010x0x : begin\n     sig_14 = rst_13;\n   end\n   default : begin \n     err_10 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_16 ) == ( 6'h29 ) |-> data_3 == tx_14 ;endproperty \nproperty name: ( flag_register_16 ) == ( 7'bx0x01x1 ) |-> rst_1 == tx_13 ;endproperty \nproperty name: ( flag_register_16 ) == ( 5'bxx11x ) |-> auth_6 == hw_2 ;endproperty \nproperty name: ( flag_register_16 ) == ( 6'bx11001 ) |-> data_11 == data_3 ;endproperty \nproperty name: ( flag_register_16 ) == ( 6'b010x0x ) |-> sig_14 == rst_13 ;endproperty \nproperty name; ( ( flag_register_16 ) != 6'h29 ) || ( ( flag_register_16 ) != 7'bx0x01x1 ) || ( ( flag_register_16 ) != 5'bxx11x ) || ( ( flag_register_16 ) != 6'bx11001 ) || ( flag_register_16 ) != 6'b010x0x ) ) |-> err_10 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_19 ) \n   7'h2f : begin\n     reg_20 = clk_20;\n   end\n   default : begin \n     reg_9 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_19 ) == ( 7'h2f ) |-> reg_20 == clk_20 ;endproperty \nproperty name; ( flag_status_19 ) != 7'h2f ) ) |-> reg_9 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_11 ) \n   7'b01x0x0x : begin\n     rx_6 = data_14;\n   end\n   6'h35 : begin\n     fsm_5 = chip_12;\n   end\n   3'bx0x : begin\n     hw_3 = data_5;\n   end\n   default : begin \n     err_15 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_11 ) == ( 7'b01x0x0x ) |-> rx_6 == data_14 ;endproperty \nproperty name: ( data_register_status_11 ) == ( 6'h35 ) |-> fsm_5 == chip_12 ;endproperty \nproperty name: ( data_register_status_11 ) == ( 3'bx0x ) |-> hw_3 == data_5 ;endproperty \nproperty name; ( ( data_register_status_11 ) != 7'b01x0x0x ) || ( ( data_register_status_11 ) != 6'h35 ) || ( data_register_status_11 ) != 3'bx0x ) ) |-> err_15 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_20 ) \n   err_13 : begin\n     chip_20 = err_15;\n   end\n   default : begin \n     err_16 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( data_out_20 ) == ( err_13 ) |-> chip_20 == err_15 ;endproperty \nproperty name; ( data_out_20 ) != err_13 ) ) |-> err_16 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_12 ) \n   6'bxxxx10 : begin\n     sig_7 = data_15;\n   end\n   4'b0101 : begin\n     rx_14 = data_20;\n   end\n   err_1 : begin\n     core_11 = core_18;\n   end\n   5'b11111 : begin\n     cfg_16 = cfg_1;\n   end\n   6'b110xxx : begin\n     reg_13 = rx_9;\n   end\n   default : begin \n     core_9 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( status_register_12 ) == ( 6'bxxxx10 ) |-> sig_7 == data_15 ;endproperty \nproperty name: ( status_register_12 ) == ( 4'b0101 ) |-> rx_14 == data_20 ;endproperty \nproperty name: ( status_register_12 ) == ( err_1 ) |-> core_11 == core_18 ;endproperty \nproperty name: ( status_register_12 ) == ( 5'b11111 ) |-> cfg_16 == cfg_1 ;endproperty \nproperty name: ( status_register_12 ) == ( 6'b110xxx ) |-> reg_13 == rx_9 ;endproperty \nproperty name; ( ( status_register_12 ) != 6'bxxxx10 ) || ( ( status_register_12 ) != 4'b0101 ) || ( ( status_register_12 ) != err_1 ) || ( ( status_register_12 ) != 5'b11111 ) || ( status_register_12 ) != 6'b110xxx ) ) |-> core_9 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_6 ) \n   5'b1x11x : begin\n     auth_18 = clk_8;\n   end\n   6'b111011 : begin\n     core_17 = rx_8;\n   end\n   6'h27 : begin\n     fsm_13 = rst_7;\n   end\n   default : begin \n     auth_10 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_6 ) == ( 5'b1x11x ) |-> auth_18 == clk_8 ;endproperty \nproperty name: ( read_enable_6 ) == ( 6'b111011 ) |-> core_17 == rx_8 ;endproperty \nproperty name: ( read_enable_6 ) == ( 6'h27 ) |-> fsm_13 == rst_7 ;endproperty \nproperty name; ( ( read_enable_6 ) != 5'b1x11x ) || ( ( read_enable_6 ) != 6'b111011 ) || ( read_enable_6 ) != 6'h27 ) ) |-> auth_10 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_6 ) \n   7'h7c : begin\n     tx_1 = clk_1;\n   end\n   default : begin \n     hw_20 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( address_register_6 ) == ( 7'h7c ) |-> tx_1 == clk_1 ;endproperty \nproperty name; ( address_register_6 ) != 7'h7c ) ) |-> hw_20 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_4 ) \n   5'b1xx1x : begin\n     core_16 = core_16;\n   end\n   default : begin \n     reg_10 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( control_status_4 ) == ( 5'b1xx1x ) |-> core_16 == core_16 ;endproperty \nproperty name; ( control_status_4 ) != 5'b1xx1x ) ) |-> reg_10 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_15 ) \n   7'bxxxxx00 : begin\n     auth_20 = reg_5;\n   end\n   7'h75 : begin\n     sig_4 = core_3;\n   end\n   6'b01100x : begin\n     auth_18 = reg_20;\n   end\n   6'b1x0x00 : begin\n     cfg_17 = data_2;\n   end\n   default : begin \n     cfg_1 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_15 ) == ( 7'bxxxxx00 ) |-> auth_20 == reg_5 ;endproperty \nproperty name: ( write_complete_15 ) == ( 7'h75 ) |-> sig_4 == core_3 ;endproperty \nproperty name: ( write_complete_15 ) == ( 6'b01100x ) |-> auth_18 == reg_20 ;endproperty \nproperty name: ( write_complete_15 ) == ( 6'b1x0x00 ) |-> cfg_17 == data_2 ;endproperty \nproperty name; ( ( write_complete_15 ) != 7'bxxxxx00 ) || ( ( write_complete_15 ) != 7'h75 ) || ( ( write_complete_15 ) != 6'b01100x ) || ( write_complete_15 ) != 6'b1x0x00 ) ) |-> cfg_1 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_19 ) \n   4'b000x : begin\n     data_2 = fsm_6;\n   end\n   7'bxxxx100 : begin\n     cfg_13 = core_6;\n   end\n   6'bx1xx00 : begin\n     hw_15 = rx_13;\n   end\n   5'bxx10x : begin\n     hw_13 = err_4;\n   end\n   7'bx11100x : begin\n     reg_10 = rx_8;\n   end\n   default : begin \n     rx_14 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_19 ) == ( 4'b000x ) |-> data_2 == fsm_6 ;endproperty \nproperty name: ( data_status_register_19 ) == ( 7'bxxxx100 ) |-> cfg_13 == core_6 ;endproperty \nproperty name: ( data_status_register_19 ) == ( 6'bx1xx00 ) |-> hw_15 == rx_13 ;endproperty \nproperty name: ( data_status_register_19 ) == ( 5'bxx10x ) |-> hw_13 == err_4 ;endproperty \nproperty name: ( data_status_register_19 ) == ( 7'bx11100x ) |-> reg_10 == rx_8 ;endproperty \nproperty name; ( ( data_status_register_19 ) != 4'b000x ) || ( ( data_status_register_19 ) != 7'bxxxx100 ) || ( ( data_status_register_19 ) != 6'bx1xx00 ) || ( ( data_status_register_19 ) != 5'bxx10x ) || ( data_status_register_19 ) != 7'bx11100x ) ) |-> rx_14 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_15 ) \n   6'b01100x : begin\n     chip_6 = rst_4;\n   end\n   5'bxxx0x : begin\n     core_16 = fsm_4;\n   end\n   default : begin \n     rst_11 = rst_15;\n   end\nendcase",
        "Assertion": "property name: ( end_address_15 ) == ( 6'b01100x ) |-> chip_6 == rst_4 ;endproperty \nproperty name: ( end_address_15 ) == ( 5'bxxx0x ) |-> core_16 == fsm_4 ;endproperty \nproperty name; ( ( end_address_15 ) != 6'b01100x ) || ( end_address_15 ) != 5'bxxx0x ) ) |-> rst_11 == rst_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_6 ) \n   7'bxxx0101 : begin\n     data_5 = auth_9;\n   end\n   7'b1101xxx : begin\n     rst_19 = err_11;\n   end\n   default : begin \n     rx_3 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_6 ) == ( 7'bxxx0101 ) |-> data_5 == auth_9 ;endproperty \nproperty name: ( read_enable_6 ) == ( 7'b1101xxx ) |-> rst_19 == err_11 ;endproperty \nproperty name; ( ( read_enable_6 ) != 7'bxxx0101 ) || ( read_enable_6 ) != 7'b1101xxx ) ) |-> rx_3 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_6 ) \n   7'b0x1xxxx : begin\n     data_9 = core_20;\n   end\n   7'b1000000 : begin\n     err_14 = tx_12;\n   end\n   default : begin \n     chip_4 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( data_status_6 ) == ( 7'b0x1xxxx ) |-> data_9 == core_20 ;endproperty \nproperty name: ( data_status_6 ) == ( 7'b1000000 ) |-> err_14 == tx_12 ;endproperty \nproperty name; ( ( data_status_6 ) != 7'b0x1xxxx ) || ( data_status_6 ) != 7'b1000000 ) ) |-> chip_4 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_18 ) \n   6'b1xx0xx : begin\n     hw_16 = auth_7;\n   end\n   default : begin \n     auth_17 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( input_register_18 ) == ( 6'b1xx0xx ) |-> hw_16 == auth_7 ;endproperty \nproperty name; ( input_register_18 ) != 6'b1xx0xx ) ) |-> auth_17 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_11 ) \n   7'b1xxx1xx : begin\n     rst_7 = core_20;\n   end\n   default : begin \n     data_4 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_11 ) == ( 7'b1xxx1xx ) |-> rst_7 == core_20 ;endproperty \nproperty name; ( control_flag_11 ) != 7'b1xxx1xx ) ) |-> data_4 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_9 ) \n   7'bx1110x0 : begin\n     data_17 = tx_18;\n   end\n   7'b1000101 : begin\n     data_15 = chip_12;\n   end\n   7'b11xx001 : begin\n     hw_20 = fsm_20;\n   end\n   default : begin \n     fsm_1 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( control_data_9 ) == ( 7'bx1110x0 ) |-> data_17 == tx_18 ;endproperty \nproperty name: ( control_data_9 ) == ( 7'b1000101 ) |-> data_15 == chip_12 ;endproperty \nproperty name: ( control_data_9 ) == ( 7'b11xx001 ) |-> hw_20 == fsm_20 ;endproperty \nproperty name; ( ( control_data_9 ) != 7'bx1110x0 ) || ( ( control_data_9 ) != 7'b1000101 ) || ( control_data_9 ) != 7'b11xx001 ) ) |-> fsm_1 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_2 ) \n   err_13 : begin\n     cfg_1 = auth_9;\n   end\n   default : begin \n     auth_10 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_2 ) == ( err_13 ) |-> cfg_1 == auth_9 ;endproperty \nproperty name; ( data_buffer_2 ) != err_13 ) ) |-> auth_10 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_6 ) \n   7'b0xxxxx0 : begin\n     fsm_15 = chip_20;\n   end\n   6'bx11001 : begin\n     rst_15 = err_2;\n   end\n   default : begin \n     err_19 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( input_data_6 ) == ( 7'b0xxxxx0 ) |-> fsm_15 == chip_20 ;endproperty \nproperty name: ( input_data_6 ) == ( 6'bx11001 ) |-> rst_15 == err_2 ;endproperty \nproperty name; ( ( input_data_6 ) != 7'b0xxxxx0 ) || ( input_data_6 ) != 6'bx11001 ) ) |-> err_19 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_5 ) \n   6'b0xxx0x : begin\n     cfg_5 = tx_10;\n   end\n   7'bx11110x : begin\n     chip_10 = auth_20;\n   end\n   6'b1011xx : begin\n     err_19 = fsm_13;\n   end\n   7'b01x10x0 : begin\n     reg_19 = tx_5;\n   end\n   default : begin \n     err_15 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( output_data_5 ) == ( 6'b0xxx0x ) |-> cfg_5 == tx_10 ;endproperty \nproperty name: ( output_data_5 ) == ( 7'bx11110x ) |-> chip_10 == auth_20 ;endproperty \nproperty name: ( output_data_5 ) == ( 6'b1011xx ) |-> err_19 == fsm_13 ;endproperty \nproperty name: ( output_data_5 ) == ( 7'b01x10x0 ) |-> reg_19 == tx_5 ;endproperty \nproperty name; ( ( output_data_5 ) != 6'b0xxx0x ) || ( ( output_data_5 ) != 7'bx11110x ) || ( ( output_data_5 ) != 6'b1011xx ) || ( output_data_5 ) != 7'b01x10x0 ) ) |-> err_15 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_19 ) \n   6'h2e : begin\n     auth_1 = core_13;\n   end\n   3'h2 : begin\n     tx_1 = clk_20;\n   end\n   default : begin \n     hw_1 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( input_status_19 ) == ( 6'h2e ) |-> auth_1 == core_13 ;endproperty \nproperty name: ( input_status_19 ) == ( 3'h2 ) |-> tx_1 == clk_20 ;endproperty \nproperty name; ( ( input_status_19 ) != 6'h2e ) || ( input_status_19 ) != 3'h2 ) ) |-> hw_1 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_1 ) \n   6'b100100 : begin\n     hw_12 = core_3;\n   end\n   3'bx0x : begin\n     data_1 = tx_19;\n   end\n   default : begin \n     sig_6 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( output_control_1 ) == ( 6'b100100 ) |-> hw_12 == core_3 ;endproperty \nproperty name: ( output_control_1 ) == ( 3'bx0x ) |-> data_1 == tx_19 ;endproperty \nproperty name; ( ( output_control_1 ) != 6'b100100 ) || ( output_control_1 ) != 3'bx0x ) ) |-> sig_6 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_4 ) \n   err_1 : begin\n     sig_4 = tx_10;\n   end\n   7'b0xx1011 : begin\n     reg_11 = core_11;\n   end\n   7'bx100100 : begin\n     reg_14 = auth_4;\n   end\n   default : begin \n     chip_20 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( output_status_4 ) == ( err_1 ) |-> sig_4 == tx_10 ;endproperty \nproperty name: ( output_status_4 ) == ( 7'b0xx1011 ) |-> reg_11 == core_11 ;endproperty \nproperty name: ( output_status_4 ) == ( 7'bx100100 ) |-> reg_14 == auth_4 ;endproperty \nproperty name; ( ( output_status_4 ) != err_1 ) || ( ( output_status_4 ) != 7'b0xx1011 ) || ( output_status_4 ) != 7'bx100100 ) ) |-> chip_20 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_19 ) \n   6'bx01011 : begin\n     data_8 = fsm_20;\n   end\n   default : begin \n     core_4 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_19 ) == ( 6'bx01011 ) |-> data_8 == fsm_20 ;endproperty \nproperty name; ( ready_signal_19 ) != 6'bx01011 ) ) |-> core_4 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_3 ) \n   6'b0000x1 : begin\n     sig_1 = reg_8;\n   end\n   7'bxx1x0xx : begin\n     tx_9 = rst_18;\n   end\n   rx_14 : begin\n     hw_20 = auth_3;\n   end\n   7'bxx0xx1x : begin\n     data_9 = auth_14;\n   end\n   default : begin \n     rx_11 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_3 ) == ( 6'b0000x1 ) |-> sig_1 == reg_8 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'bxx1x0xx ) |-> tx_9 == rst_18 ;endproperty \nproperty name: ( flag_register_3 ) == ( rx_14 ) |-> hw_20 == auth_3 ;endproperty \nproperty name: ( flag_register_3 ) == ( 7'bxx0xx1x ) |-> data_9 == auth_14 ;endproperty \nproperty name; ( ( flag_register_3 ) != 6'b0000x1 ) || ( ( flag_register_3 ) != 7'bxx1x0xx ) || ( ( flag_register_3 ) != rx_14 ) || ( flag_register_3 ) != 7'bxx0xx1x ) ) |-> rx_11 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_15 ) \n   7'b1100x01 : begin\n     auth_3 = auth_15;\n   end\n   5'b10011 : begin\n     cfg_3 = err_7;\n   end\n   7'b00001x1 : begin\n     sig_12 = data_12;\n   end\n   cfg_14 : begin\n     clk_1 = chip_19;\n   end\n   default : begin \n     hw_12 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( start_address_15 ) == ( 7'b1100x01 ) |-> auth_3 == auth_15 ;endproperty \nproperty name: ( start_address_15 ) == ( 5'b10011 ) |-> cfg_3 == err_7 ;endproperty \nproperty name: ( start_address_15 ) == ( 7'b00001x1 ) |-> sig_12 == data_12 ;endproperty \nproperty name: ( start_address_15 ) == ( cfg_14 ) |-> clk_1 == chip_19 ;endproperty \nproperty name; ( ( start_address_15 ) != 7'b1100x01 ) || ( ( start_address_15 ) != 5'b10011 ) || ( ( start_address_15 ) != 7'b00001x1 ) || ( start_address_15 ) != cfg_14 ) ) |-> hw_12 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_9 ) \n   5'bxx1x0 : begin\n     core_17 = rx_16;\n   end\n   7'b11x1x0x : begin\n     fsm_2 = data_13;\n   end\n   6'b011x01 : begin\n     rx_12 = rst_15;\n   end\n   7'bxx1x10x : begin\n     clk_12 = err_7;\n   end\n   7'b01x0100 : begin\n     cfg_14 = err_17;\n   end\n   default : begin \n     cfg_13 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( input_status_9 ) == ( 5'bxx1x0 ) |-> core_17 == rx_16 ;endproperty \nproperty name: ( input_status_9 ) == ( 7'b11x1x0x ) |-> fsm_2 == data_13 ;endproperty \nproperty name: ( input_status_9 ) == ( 6'b011x01 ) |-> rx_12 == rst_15 ;endproperty \nproperty name: ( input_status_9 ) == ( 7'bxx1x10x ) |-> clk_12 == err_7 ;endproperty \nproperty name: ( input_status_9 ) == ( 7'b01x0100 ) |-> cfg_14 == err_17 ;endproperty \nproperty name; ( ( input_status_9 ) != 5'bxx1x0 ) || ( ( input_status_9 ) != 7'b11x1x0x ) || ( ( input_status_9 ) != 6'b011x01 ) || ( ( input_status_9 ) != 7'bxx1x10x ) || ( input_status_9 ) != 7'b01x0100 ) ) |-> cfg_13 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_14 ) \n   6'b10100x : begin\n     rst_6 = err_5;\n   end\n   default : begin \n     rx_12 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_14 ) == ( 6'b10100x ) |-> rst_6 == err_5 ;endproperty \nproperty name; ( read_enable_14 ) != 6'b10100x ) ) |-> rx_12 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   tx_2 : begin\n     sig_7 = rst_5;\n   end\n   7'h4f : begin\n     core_5 = hw_5;\n   end\n   7'h15 : begin\n     fsm_16 = auth_2;\n   end\n   default : begin \n     tx_19 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_9 ) == ( tx_2 ) |-> sig_7 == rst_5 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( 7'h4f ) |-> core_5 == hw_5 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( 7'h15 ) |-> fsm_16 == auth_2 ;endproperty \nproperty name; ( ( interrupt_enable_9 ) != tx_2 ) || ( ( interrupt_enable_9 ) != 7'h4f ) || ( interrupt_enable_9 ) != 7'h15 ) ) |-> tx_19 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_12 ) \n   7'b0x1x110 : begin\n     rst_10 = reg_18;\n   end\n   default : begin \n     clk_4 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( read_data_12 ) == ( 7'b0x1x110 ) |-> rst_10 == reg_18 ;endproperty \nproperty name; ( read_data_12 ) != 7'b0x1x110 ) ) |-> clk_4 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_3 ) \n   clk_6 : begin\n     auth_2 = core_20;\n   end\n   7'bx00100x : begin\n     auth_7 = chip_10;\n   end\n   7'h4d : begin\n     chip_2 = fsm_7;\n   end\n   7'h31 : begin\n     clk_13 = core_6;\n   end\n   default : begin \n     chip_5 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( address_register_3 ) == ( clk_6 ) |-> auth_2 == core_20 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'bx00100x ) |-> auth_7 == chip_10 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'h4d ) |-> chip_2 == fsm_7 ;endproperty \nproperty name: ( address_register_3 ) == ( 7'h31 ) |-> clk_13 == core_6 ;endproperty \nproperty name; ( ( address_register_3 ) != clk_6 ) || ( ( address_register_3 ) != 7'bx00100x ) || ( ( address_register_3 ) != 7'h4d ) || ( address_register_3 ) != 7'h31 ) ) |-> chip_5 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_9 ) \n   7'b0x101x0 : begin\n     reg_16 = fsm_7;\n   end\n   default : begin \n     rx_19 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_9 ) == ( 7'b0x101x0 ) |-> reg_16 == fsm_7 ;endproperty \nproperty name; ( control_flag_register_9 ) != 7'b0x101x0 ) ) |-> rx_19 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_18 ) \n   6'bx1011x : begin\n     err_19 = cfg_15;\n   end\n   default : begin \n     rst_14 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_18 ) == ( 6'bx1011x ) |-> err_19 == cfg_15 ;endproperty \nproperty name; ( control_flag_18 ) != 6'bx1011x ) ) |-> rst_14 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   7'bx10x00x : begin\n     sig_4 = chip_15;\n   end\n   7'b0xxx00x : begin\n     core_16 = auth_13;\n   end\n   default : begin \n     clk_10 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_13 ) == ( 7'bx10x00x ) |-> sig_4 == chip_15 ;endproperty \nproperty name: ( busy_signal_13 ) == ( 7'b0xxx00x ) |-> core_16 == auth_13 ;endproperty \nproperty name; ( ( busy_signal_13 ) != 7'bx10x00x ) || ( busy_signal_13 ) != 7'b0xxx00x ) ) |-> clk_10 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_19 ) \n   7'b1010010 : begin\n     tx_17 = rst_8;\n   end\n   default : begin \n     sig_5 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( input_data_19 ) == ( 7'b1010010 ) |-> tx_17 == rst_8 ;endproperty \nproperty name; ( input_data_19 ) != 7'b1010010 ) ) |-> sig_5 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_10 ) \n   7'b1101001 : begin\n     sig_14 = chip_13;\n   end\n   5'b00x01 : begin\n     cfg_2 = cfg_3;\n   end\n   5'h9 : begin\n     data_7 = rst_12;\n   end\n   default : begin \n     rst_7 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_10 ) == ( 7'b1101001 ) |-> sig_14 == chip_13 ;endproperty \nproperty name: ( busy_signal_10 ) == ( 5'b00x01 ) |-> cfg_2 == cfg_3 ;endproperty \nproperty name: ( busy_signal_10 ) == ( 5'h9 ) |-> data_7 == rst_12 ;endproperty \nproperty name; ( ( busy_signal_10 ) != 7'b1101001 ) || ( ( busy_signal_10 ) != 5'b00x01 ) || ( busy_signal_10 ) != 5'h9 ) ) |-> rst_7 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_5 ) \n   6'bx1x0xx : begin\n     err_13 = core_14;\n   end\n   7'bx1xxx0x : begin\n     sig_10 = rst_16;\n   end\n   7'bx00x1x1 : begin\n     core_7 = clk_11;\n   end\n   7'bx100000 : begin\n     clk_8 = data_3;\n   end\n   default : begin \n     data_16 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( output_register_5 ) == ( 6'bx1x0xx ) |-> err_13 == core_14 ;endproperty \nproperty name: ( output_register_5 ) == ( 7'bx1xxx0x ) |-> sig_10 == rst_16 ;endproperty \nproperty name: ( output_register_5 ) == ( 7'bx00x1x1 ) |-> core_7 == clk_11 ;endproperty \nproperty name: ( output_register_5 ) == ( 7'bx100000 ) |-> clk_8 == data_3 ;endproperty \nproperty name; ( ( output_register_5 ) != 6'bx1x0xx ) || ( ( output_register_5 ) != 7'bx1xxx0x ) || ( ( output_register_5 ) != 7'bx00x1x1 ) || ( output_register_5 ) != 7'bx100000 ) ) |-> data_16 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_5 ) \n   5'bxx011 : begin\n     clk_1 = auth_11;\n   end\n   6'b111100 : begin\n     rst_2 = hw_1;\n   end\n   5'h1c : begin\n     rst_18 = rx_6;\n   end\n   5'b10111 : begin\n     hw_10 = chip_2;\n   end\n   default : begin \n     auth_19 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_5 ) == ( 5'bxx011 ) |-> clk_1 == auth_11 ;endproperty \nproperty name: ( transfer_complete_5 ) == ( 6'b111100 ) |-> rst_2 == hw_1 ;endproperty \nproperty name: ( transfer_complete_5 ) == ( 5'h1c ) |-> rst_18 == rx_6 ;endproperty \nproperty name: ( transfer_complete_5 ) == ( 5'b10111 ) |-> hw_10 == chip_2 ;endproperty \nproperty name; ( ( transfer_complete_5 ) != 5'bxx011 ) || ( ( transfer_complete_5 ) != 6'b111100 ) || ( ( transfer_complete_5 ) != 5'h1c ) || ( transfer_complete_5 ) != 5'b10111 ) ) |-> auth_19 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_13 ) \n   5'b1xxxx : begin\n     rx_7 = sig_14;\n   end\n   5'bx1100 : begin\n     fsm_18 = chip_18;\n   end\n   7'b00x001x : begin\n     tx_11 = err_4;\n   end\n   default : begin \n     rst_4 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_13 ) == ( 5'b1xxxx ) |-> rx_7 == sig_14 ;endproperty \nproperty name: ( data_register_status_13 ) == ( 5'bx1100 ) |-> fsm_18 == chip_18 ;endproperty \nproperty name: ( data_register_status_13 ) == ( 7'b00x001x ) |-> tx_11 == err_4 ;endproperty \nproperty name; ( ( data_register_status_13 ) != 5'b1xxxx ) || ( ( data_register_status_13 ) != 5'bx1100 ) || ( data_register_status_13 ) != 7'b00x001x ) ) |-> rst_4 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_20 ) \n   6'b1xxx10 : begin\n     core_2 = rx_14;\n   end\n   6'b01100x : begin\n     auth_1 = chip_7;\n   end\n   5'b11xx1 : begin\n     fsm_15 = clk_14;\n   end\n   7'bxx00101 : begin\n     hw_13 = auth_10;\n   end\n   default : begin \n     reg_4 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_20 ) == ( 6'b1xxx10 ) |-> core_2 == rx_14 ;endproperty \nproperty name: ( data_control_status_20 ) == ( 6'b01100x ) |-> auth_1 == chip_7 ;endproperty \nproperty name: ( data_control_status_20 ) == ( 5'b11xx1 ) |-> fsm_15 == clk_14 ;endproperty \nproperty name: ( data_control_status_20 ) == ( 7'bxx00101 ) |-> hw_13 == auth_10 ;endproperty \nproperty name; ( ( data_control_status_20 ) != 6'b1xxx10 ) || ( ( data_control_status_20 ) != 6'b01100x ) || ( ( data_control_status_20 ) != 5'b11xx1 ) || ( data_control_status_20 ) != 7'bxx00101 ) ) |-> reg_4 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_7 ) \n   7'h20 : begin\n     data_5 = cfg_11;\n   end\n   5'bx0000 : begin\n     core_1 = cfg_8;\n   end\n   6'h2x : begin\n     data_8 = clk_1;\n   end\n   5'b0xxx0 : begin\n     hw_12 = chip_4;\n   end\n   2'b11 : begin\n     chip_3 = rx_14;\n   end\n   default : begin \n     data_2 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( command_status_7 ) == ( 7'h20 ) |-> data_5 == cfg_11 ;endproperty \nproperty name: ( command_status_7 ) == ( 5'bx0000 ) |-> core_1 == cfg_8 ;endproperty \nproperty name: ( command_status_7 ) == ( 6'h2x ) |-> data_8 == clk_1 ;endproperty \nproperty name: ( command_status_7 ) == ( 5'b0xxx0 ) |-> hw_12 == chip_4 ;endproperty \nproperty name: ( command_status_7 ) == ( 2'b11 ) |-> chip_3 == rx_14 ;endproperty \nproperty name; ( ( command_status_7 ) != 7'h20 ) || ( ( command_status_7 ) != 5'bx0000 ) || ( ( command_status_7 ) != 6'h2x ) || ( ( command_status_7 ) != 5'b0xxx0 ) || ( command_status_7 ) != 2'b11 ) ) |-> data_2 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_11 ) \n   6'bxxx1x0 : begin\n     auth_16 = cfg_17;\n   end\n   6'b0010xx : begin\n     hw_4 = data_13;\n   end\n   7'bx00101x : begin\n     sig_1 = hw_8;\n   end\n   7'bxx0xxxx : begin\n     cfg_9 = cfg_16;\n   end\n   7'bxxx11xx : begin\n     core_14 = chip_17;\n   end\n   default : begin \n     fsm_7 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_11 ) == ( 6'bxxx1x0 ) |-> auth_16 == cfg_17 ;endproperty \nproperty name: ( status_register_status_11 ) == ( 6'b0010xx ) |-> hw_4 == data_13 ;endproperty \nproperty name: ( status_register_status_11 ) == ( 7'bx00101x ) |-> sig_1 == hw_8 ;endproperty \nproperty name: ( status_register_status_11 ) == ( 7'bxx0xxxx ) |-> cfg_9 == cfg_16 ;endproperty \nproperty name: ( status_register_status_11 ) == ( 7'bxxx11xx ) |-> core_14 == chip_17 ;endproperty \nproperty name; ( ( status_register_status_11 ) != 6'bxxx1x0 ) || ( ( status_register_status_11 ) != 6'b0010xx ) || ( ( status_register_status_11 ) != 7'bx00101x ) || ( ( status_register_status_11 ) != 7'bxx0xxxx ) || ( status_register_status_11 ) != 7'bxxx11xx ) ) |-> fsm_7 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_19 ) \n   7'b0001010 : begin\n     tx_3 = rx_19;\n   end\n   7'b1000x0x : begin\n     sig_1 = hw_19;\n   end\n   7'b00x0111 : begin\n     clk_14 = chip_7;\n   end\n   default : begin \n     clk_5 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( control_word_19 ) == ( 7'b0001010 ) |-> tx_3 == rx_19 ;endproperty \nproperty name: ( control_word_19 ) == ( 7'b1000x0x ) |-> sig_1 == hw_19 ;endproperty \nproperty name: ( control_word_19 ) == ( 7'b00x0111 ) |-> clk_14 == chip_7 ;endproperty \nproperty name; ( ( control_word_19 ) != 7'b0001010 ) || ( ( control_word_19 ) != 7'b1000x0x ) || ( control_word_19 ) != 7'b00x0111 ) ) |-> clk_5 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_20 ) \n   7'bxx000x0 : begin\n     cfg_7 = rst_1;\n   end\n   6'bx1x1x0 : begin\n     err_1 = tx_17;\n   end\n   7'b11x1010 : begin\n     chip_15 = reg_11;\n   end\n   default : begin \n     auth_1 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_20 ) == ( 7'bxx000x0 ) |-> cfg_7 == rst_1 ;endproperty \nproperty name: ( output_register_status_20 ) == ( 6'bx1x1x0 ) |-> err_1 == tx_17 ;endproperty \nproperty name: ( output_register_status_20 ) == ( 7'b11x1010 ) |-> chip_15 == reg_11 ;endproperty \nproperty name; ( ( output_register_status_20 ) != 7'bxx000x0 ) || ( ( output_register_status_20 ) != 6'bx1x1x0 ) || ( output_register_status_20 ) != 7'b11x1010 ) ) |-> auth_1 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   6'b0x1x11 : begin\n     chip_7 = core_12;\n   end\n   6'b01x101 : begin\n     rx_5 = cfg_9;\n   end\n   7'b0xx10x0 : begin\n     core_12 = auth_10;\n   end\n   default : begin \n     cfg_9 = rst_11;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_11 ) == ( 6'b0x1x11 ) |-> chip_7 == core_12 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 6'b01x101 ) |-> rx_5 == cfg_9 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 7'b0xx10x0 ) |-> core_12 == auth_10 ;endproperty \nproperty name; ( ( transfer_complete_11 ) != 6'b0x1x11 ) || ( ( transfer_complete_11 ) != 6'b01x101 ) || ( transfer_complete_11 ) != 7'b0xx10x0 ) ) |-> cfg_9 == rst_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_16 ) \n   6'b101x11 : begin\n     core_6 = sig_19;\n   end\n   7'bxxxx101 : begin\n     clk_12 = core_2;\n   end\n   6'bxx1x00 : begin\n     core_10 = cfg_11;\n   end\n   5'b0x01x : begin\n     rx_19 = clk_3;\n   end\n   default : begin \n     rx_17 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_16 ) == ( 6'b101x11 ) |-> core_6 == sig_19 ;endproperty \nproperty name: ( read_enable_16 ) == ( 7'bxxxx101 ) |-> clk_12 == core_2 ;endproperty \nproperty name: ( read_enable_16 ) == ( 6'bxx1x00 ) |-> core_10 == cfg_11 ;endproperty \nproperty name: ( read_enable_16 ) == ( 5'b0x01x ) |-> rx_19 == clk_3 ;endproperty \nproperty name; ( ( read_enable_16 ) != 6'b101x11 ) || ( ( read_enable_16 ) != 7'bxxxx101 ) || ( ( read_enable_16 ) != 6'bxx1x00 ) || ( read_enable_16 ) != 5'b0x01x ) ) |-> rx_17 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_13 ) \n   7'h38 : begin\n     clk_7 = err_13;\n   end\n   7'b00x0xx1 : begin\n     err_3 = cfg_6;\n   end\n   6'h3a : begin\n     sig_10 = data_4;\n   end\n   7'b00000x0 : begin\n     rst_11 = reg_8;\n   end\n   default : begin \n     data_19 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_13 ) == ( 7'h38 ) |-> clk_7 == err_13 ;endproperty \nproperty name: ( control_register_13 ) == ( 7'b00x0xx1 ) |-> err_3 == cfg_6 ;endproperty \nproperty name: ( control_register_13 ) == ( 6'h3a ) |-> sig_10 == data_4 ;endproperty \nproperty name: ( control_register_13 ) == ( 7'b00000x0 ) |-> rst_11 == reg_8 ;endproperty \nproperty name; ( ( control_register_13 ) != 7'h38 ) || ( ( control_register_13 ) != 7'b00x0xx1 ) || ( ( control_register_13 ) != 6'h3a ) || ( control_register_13 ) != 7'b00000x0 ) ) |-> data_19 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_3 ) \n   7'h7d : begin\n     hw_18 = fsm_7;\n   end\n   7'b1x100x0 : begin\n     reg_16 = rst_2;\n   end\n   6'b00x101 : begin\n     tx_13 = sig_4;\n   end\n   4'b1x1x : begin\n     data_7 = rx_14;\n   end\n   default : begin \n     fsm_16 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_3 ) == ( 7'h7d ) |-> hw_18 == fsm_7 ;endproperty \nproperty name: ( instruction_buffer_3 ) == ( 7'b1x100x0 ) |-> reg_16 == rst_2 ;endproperty \nproperty name: ( instruction_buffer_3 ) == ( 6'b00x101 ) |-> tx_13 == sig_4 ;endproperty \nproperty name: ( instruction_buffer_3 ) == ( 4'b1x1x ) |-> data_7 == rx_14 ;endproperty \nproperty name; ( ( instruction_buffer_3 ) != 7'h7d ) || ( ( instruction_buffer_3 ) != 7'b1x100x0 ) || ( ( instruction_buffer_3 ) != 6'b00x101 ) || ( instruction_buffer_3 ) != 4'b1x1x ) ) |-> fsm_16 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_14 ) \n   7'bxxxxxxx : begin\n     rx_19 = sig_11;\n   end\n   7'b1x0110x : begin\n     rx_3 = err_18;\n   end\n   6'b10100x : begin\n     sig_2 = rst_13;\n   end\n   7'bxxx1xxx : begin\n     clk_20 = hw_18;\n   end\n   default : begin \n     tx_14 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_14 ) == ( 7'bxxxxxxx ) |-> rx_19 == sig_11 ;endproperty \nproperty name: ( control_input_14 ) == ( 7'b1x0110x ) |-> rx_3 == err_18 ;endproperty \nproperty name: ( control_input_14 ) == ( 6'b10100x ) |-> sig_2 == rst_13 ;endproperty \nproperty name: ( control_input_14 ) == ( 7'bxxx1xxx ) |-> clk_20 == hw_18 ;endproperty \nproperty name; ( ( control_input_14 ) != 7'bxxxxxxx ) || ( ( control_input_14 ) != 7'b1x0110x ) || ( ( control_input_14 ) != 6'b10100x ) || ( control_input_14 ) != 7'bxxx1xxx ) ) |-> tx_14 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_4 ) \n   4'b0110 : begin\n     chip_8 = clk_16;\n   end\n   7'b1101101 : begin\n     sig_13 = tx_16;\n   end\n   default : begin \n     auth_17 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_4 ) == ( 4'b0110 ) |-> chip_8 == clk_16 ;endproperty \nproperty name: ( control_status_buffer_4 ) == ( 7'b1101101 ) |-> sig_13 == tx_16 ;endproperty \nproperty name; ( ( control_status_buffer_4 ) != 4'b0110 ) || ( control_status_buffer_4 ) != 7'b1101101 ) ) |-> auth_17 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_19 ) \n   2'bx0 : begin\n     rst_8 = clk_17;\n   end\n   7'b1x01xx1 : begin\n     cfg_15 = data_11;\n   end\n   default : begin \n     tx_12 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_19 ) == ( 2'bx0 ) |-> rst_8 == clk_17 ;endproperty \nproperty name: ( operation_code_19 ) == ( 7'b1x01xx1 ) |-> cfg_15 == data_11 ;endproperty \nproperty name; ( ( operation_code_19 ) != 2'bx0 ) || ( operation_code_19 ) != 7'b1x01xx1 ) ) |-> tx_12 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   7'b11x11x1 : begin\n     tx_5 = core_20;\n   end\n   7'b0011x11 : begin\n     core_16 = rx_17;\n   end\n   7'b0xxxx1x : begin\n     fsm_18 = fsm_10;\n   end\n   7'b00xxx0x : begin\n     sig_1 = clk_18;\n   end\n   default : begin \n     reg_12 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_11 ) == ( 7'b11x11x1 ) |-> tx_5 == core_20 ;endproperty \nproperty name: ( control_register_status_status_11 ) == ( 7'b0011x11 ) |-> core_16 == rx_17 ;endproperty \nproperty name: ( control_register_status_status_11 ) == ( 7'b0xxxx1x ) |-> fsm_18 == fsm_10 ;endproperty \nproperty name: ( control_register_status_status_11 ) == ( 7'b00xxx0x ) |-> sig_1 == clk_18 ;endproperty \nproperty name; ( ( control_register_status_status_11 ) != 7'b11x11x1 ) || ( ( control_register_status_status_11 ) != 7'b0011x11 ) || ( ( control_register_status_status_11 ) != 7'b0xxxx1x ) || ( control_register_status_status_11 ) != 7'b00xxx0x ) ) |-> reg_12 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   6'b0100xx : begin\n     fsm_1 = rst_8;\n   end\n   4'hf : begin\n     auth_20 = clk_10;\n   end\n   default : begin \n     data_4 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_13 ) == ( 6'b0100xx ) |-> fsm_1 == rst_8 ;endproperty \nproperty name: ( acknowledge_signal_13 ) == ( 4'hf ) |-> auth_20 == clk_10 ;endproperty \nproperty name; ( ( acknowledge_signal_13 ) != 6'b0100xx ) || ( acknowledge_signal_13 ) != 4'hf ) ) |-> data_4 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   4'h3 : begin\n     reg_5 = auth_16;\n   end\n   7'h70 : begin\n     data_5 = core_7;\n   end\n   6'bxx1x0x : begin\n     chip_11 = reg_10;\n   end\n   default : begin \n     tx_2 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_17 ) == ( 4'h3 ) |-> reg_5 == auth_16 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 7'h70 ) |-> data_5 == core_7 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 6'bxx1x0x ) |-> chip_11 == reg_10 ;endproperty \nproperty name; ( ( input_status_register_17 ) != 4'h3 ) || ( ( input_status_register_17 ) != 7'h70 ) || ( input_status_register_17 ) != 6'bxx1x0x ) ) |-> tx_2 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_19 ) \n   3'bx01 : begin\n     fsm_10 = rx_4;\n   end\n   default : begin \n     rst_13 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_19 ) == ( 3'bx01 ) |-> fsm_10 == rx_4 ;endproperty \nproperty name; ( data_control_status_19 ) != 3'bx01 ) ) |-> rst_13 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_15 ) \n   7'b1101111 : begin\n     clk_15 = rst_11;\n   end\n   default : begin \n     cfg_20 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_15 ) == ( 7'b1101111 ) |-> clk_15 == rst_11 ;endproperty \nproperty name; ( output_status_register_15 ) != 7'b1101111 ) ) |-> cfg_20 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_20 ) \n   6'b100110 : begin\n     rst_4 = chip_2;\n   end\n   7'b1x1x001 : begin\n     rst_7 = cfg_2;\n   end\n   default : begin \n     chip_7 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( start_address_20 ) == ( 6'b100110 ) |-> rst_4 == chip_2 ;endproperty \nproperty name: ( start_address_20 ) == ( 7'b1x1x001 ) |-> rst_7 == cfg_2 ;endproperty \nproperty name; ( ( start_address_20 ) != 6'b100110 ) || ( start_address_20 ) != 7'b1x1x001 ) ) |-> chip_7 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_8 ) \n   7'b111xxxx : begin\n     fsm_3 = auth_17;\n   end\n   7'bx10xx0x : begin\n     data_4 = data_17;\n   end\n   default : begin \n     rx_2 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_8 ) == ( 7'b111xxxx ) |-> fsm_3 == auth_17 ;endproperty \nproperty name: ( error_flag_8 ) == ( 7'bx10xx0x ) |-> data_4 == data_17 ;endproperty \nproperty name; ( ( error_flag_8 ) != 7'b111xxxx ) || ( error_flag_8 ) != 7'bx10xx0x ) ) |-> rx_2 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_11 ) \n   7'bxxxx10x : begin\n     chip_4 = clk_17;\n   end\n   6'b010x0x : begin\n     err_17 = cfg_10;\n   end\n   rst_8 : begin\n     clk_17 = reg_1;\n   end\n   7'bxx0xx1x : begin\n     sig_20 = err_11;\n   end\n   default : begin \n     data_7 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( address_status_11 ) == ( 7'bxxxx10x ) |-> chip_4 == clk_17 ;endproperty \nproperty name: ( address_status_11 ) == ( 6'b010x0x ) |-> err_17 == cfg_10 ;endproperty \nproperty name: ( address_status_11 ) == ( rst_8 ) |-> clk_17 == reg_1 ;endproperty \nproperty name: ( address_status_11 ) == ( 7'bxx0xx1x ) |-> sig_20 == err_11 ;endproperty \nproperty name; ( ( address_status_11 ) != 7'bxxxx10x ) || ( ( address_status_11 ) != 6'b010x0x ) || ( ( address_status_11 ) != rst_8 ) || ( address_status_11 ) != 7'bxx0xx1x ) ) |-> data_7 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   4'h6 : begin\n     cfg_4 = rst_4;\n   end\n   7'b0xxxx0x : begin\n     fsm_15 = chip_8;\n   end\n   7'b0x000x1 : begin\n     rx_15 = sig_13;\n   end\n   6'h1a : begin\n     chip_6 = data_12;\n   end\n   default : begin \n     err_11 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_13 ) == ( 4'h6 ) |-> cfg_4 == rst_4 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 7'b0xxxx0x ) |-> fsm_15 == chip_8 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 7'b0x000x1 ) |-> rx_15 == sig_13 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 6'h1a ) |-> chip_6 == data_12 ;endproperty \nproperty name; ( ( interrupt_flag_13 ) != 4'h6 ) || ( ( interrupt_flag_13 ) != 7'b0xxxx0x ) || ( ( interrupt_flag_13 ) != 7'b0x000x1 ) || ( interrupt_flag_13 ) != 6'h1a ) ) |-> err_11 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_17 ) \n   clk_10 : begin\n     sig_9 = core_3;\n   end\n   6'bxx111x : begin\n     err_20 = core_12;\n   end\n   default : begin \n     tx_17 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( address_register_17 ) == ( clk_10 ) |-> sig_9 == core_3 ;endproperty \nproperty name: ( address_register_17 ) == ( 6'bxx111x ) |-> err_20 == core_12 ;endproperty \nproperty name; ( ( address_register_17 ) != clk_10 ) || ( address_register_17 ) != 6'bxx111x ) ) |-> tx_17 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_13 ) \n   6'bxx1x0x : begin\n     rx_3 = sig_20;\n   end\n   7'bxx0x0xx : begin\n     sig_8 = clk_7;\n   end\n   7'bxxx1101 : begin\n     rx_11 = fsm_9;\n   end\n   7'b100xx0x : begin\n     rx_18 = cfg_18;\n   end\n   7'b01100x1 : begin\n     core_5 = cfg_13;\n   end\n   default : begin \n     reg_15 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( command_status_13 ) == ( 6'bxx1x0x ) |-> rx_3 == sig_20 ;endproperty \nproperty name: ( command_status_13 ) == ( 7'bxx0x0xx ) |-> sig_8 == clk_7 ;endproperty \nproperty name: ( command_status_13 ) == ( 7'bxxx1101 ) |-> rx_11 == fsm_9 ;endproperty \nproperty name: ( command_status_13 ) == ( 7'b100xx0x ) |-> rx_18 == cfg_18 ;endproperty \nproperty name: ( command_status_13 ) == ( 7'b01100x1 ) |-> core_5 == cfg_13 ;endproperty \nproperty name; ( ( command_status_13 ) != 6'bxx1x0x ) || ( ( command_status_13 ) != 7'bxx0x0xx ) || ( ( command_status_13 ) != 7'bxxx1101 ) || ( ( command_status_13 ) != 7'b100xx0x ) || ( command_status_13 ) != 7'b01100x1 ) ) |-> reg_15 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_19 ) \n   7'b1001010 : begin\n     rx_11 = data_3;\n   end\n   7'bx00100x : begin\n     reg_10 = auth_9;\n   end\n   7'bx111111 : begin\n     tx_9 = data_17;\n   end\n   4'b1x0x : begin\n     rx_17 = fsm_20;\n   end\n   5'b000xx : begin\n     auth_2 = clk_15;\n   end\n   default : begin \n     clk_1 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( data_register_19 ) == ( 7'b1001010 ) |-> rx_11 == data_3 ;endproperty \nproperty name: ( data_register_19 ) == ( 7'bx00100x ) |-> reg_10 == auth_9 ;endproperty \nproperty name: ( data_register_19 ) == ( 7'bx111111 ) |-> tx_9 == data_17 ;endproperty \nproperty name: ( data_register_19 ) == ( 4'b1x0x ) |-> rx_17 == fsm_20 ;endproperty \nproperty name: ( data_register_19 ) == ( 5'b000xx ) |-> auth_2 == clk_15 ;endproperty \nproperty name; ( ( data_register_19 ) != 7'b1001010 ) || ( ( data_register_19 ) != 7'bx00100x ) || ( ( data_register_19 ) != 7'bx111111 ) || ( ( data_register_19 ) != 4'b1x0x ) || ( data_register_19 ) != 5'b000xx ) ) |-> clk_1 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_19 ) \n   7'b1001x00 : begin\n     fsm_16 = rx_11;\n   end\n   default : begin \n     cfg_16 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_19 ) == ( 7'b1001x00 ) |-> fsm_16 == rx_11 ;endproperty \nproperty name; ( operation_status_19 ) != 7'b1001x00 ) ) |-> cfg_16 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_12 ) \n   5'bxx1x0 : begin\n     data_10 = fsm_8;\n   end\n   7'bxx0xxx1 : begin\n     err_7 = chip_5;\n   end\n   5'b00111 : begin\n     core_3 = auth_18;\n   end\n   4'bxxx0 : begin\n     rx_7 = cfg_4;\n   end\n   6'h2e : begin\n     sig_3 = data_3;\n   end\n   default : begin \n     fsm_19 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_12 ) == ( 5'bxx1x0 ) |-> data_10 == fsm_8 ;endproperty \nproperty name: ( interrupt_control_status_12 ) == ( 7'bxx0xxx1 ) |-> err_7 == chip_5 ;endproperty \nproperty name: ( interrupt_control_status_12 ) == ( 5'b00111 ) |-> core_3 == auth_18 ;endproperty \nproperty name: ( interrupt_control_status_12 ) == ( 4'bxxx0 ) |-> rx_7 == cfg_4 ;endproperty \nproperty name: ( interrupt_control_status_12 ) == ( 6'h2e ) |-> sig_3 == data_3 ;endproperty \nproperty name; ( ( interrupt_control_status_12 ) != 5'bxx1x0 ) || ( ( interrupt_control_status_12 ) != 7'bxx0xxx1 ) || ( ( interrupt_control_status_12 ) != 5'b00111 ) || ( ( interrupt_control_status_12 ) != 4'bxxx0 ) || ( interrupt_control_status_12 ) != 6'h2e ) ) |-> fsm_19 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_18 ) \n   6'b00x101 : begin\n     data_18 = sig_10;\n   end\n   6'b010110 : begin\n     data_16 = err_10;\n   end\n   default : begin \n     core_14 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_18 ) == ( 6'b00x101 ) |-> data_18 == sig_10 ;endproperty \nproperty name: ( flag_status_18 ) == ( 6'b010110 ) |-> data_16 == err_10 ;endproperty \nproperty name; ( ( flag_status_18 ) != 6'b00x101 ) || ( flag_status_18 ) != 6'b010110 ) ) |-> core_14 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'b01xx01x : begin\n     fsm_17 = rx_19;\n   end\n   7'b110x00x : begin\n     data_18 = core_10;\n   end\n   default : begin \n     auth_6 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_6 ) == ( 7'b01xx01x ) |-> fsm_17 == rx_19 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'b110x00x ) |-> data_18 == core_10 ;endproperty \nproperty name; ( ( status_output_buffer_6 ) != 7'b01xx01x ) || ( status_output_buffer_6 ) != 7'b110x00x ) ) |-> auth_6 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_16 ) \n   4'bx00x : begin\n     hw_15 = tx_2;\n   end\n   7'b1000011 : begin\n     core_10 = core_9;\n   end\n   default : begin \n     err_17 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( end_address_16 ) == ( 4'bx00x ) |-> hw_15 == tx_2 ;endproperty \nproperty name: ( end_address_16 ) == ( 7'b1000011 ) |-> core_10 == core_9 ;endproperty \nproperty name; ( ( end_address_16 ) != 4'bx00x ) || ( end_address_16 ) != 7'b1000011 ) ) |-> err_17 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_2 ) \n   tx_17 : begin\n     clk_1 = tx_8;\n   end\n   7'b0101xxx : begin\n     cfg_20 = auth_14;\n   end\n   default : begin \n     fsm_11 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_2 ) == ( tx_17 ) |-> clk_1 == tx_8 ;endproperty \nproperty name: ( control_data_2 ) == ( 7'b0101xxx ) |-> cfg_20 == auth_14 ;endproperty \nproperty name; ( ( control_data_2 ) != tx_17 ) || ( control_data_2 ) != 7'b0101xxx ) ) |-> fsm_11 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_9 ) \n   6'h10 : begin\n     err_2 = rx_2;\n   end\n   default : begin \n     cfg_14 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( command_word_9 ) == ( 6'h10 ) |-> err_2 == rx_2 ;endproperty \nproperty name; ( command_word_9 ) != 6'h10 ) ) |-> cfg_14 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_17 ) \n   7'b0101xxx : begin\n     rst_16 = reg_8;\n   end\n   7'h43 : begin\n     rst_9 = clk_18;\n   end\n   3'h1 : begin\n     fsm_10 = clk_16;\n   end\n   default : begin \n     cfg_12 = data_10;\n   end\nendcase",
        "Assertion": "property name: ( address_17 ) == ( 7'b0101xxx ) |-> rst_16 == reg_8 ;endproperty \nproperty name: ( address_17 ) == ( 7'h43 ) |-> rst_9 == clk_18 ;endproperty \nproperty name: ( address_17 ) == ( 3'h1 ) |-> fsm_10 == clk_16 ;endproperty \nproperty name; ( ( address_17 ) != 7'b0101xxx ) || ( ( address_17 ) != 7'h43 ) || ( address_17 ) != 3'h1 ) ) |-> cfg_12 == data_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_3 ) \n   6'h1f : begin\n     data_13 = data_3;\n   end\n   7'h7 : begin\n     fsm_17 = err_2;\n   end\n   4'h1 : begin\n     err_19 = chip_11;\n   end\n   6'bx1x10x : begin\n     tx_11 = sig_4;\n   end\n   7'b1000x0x : begin\n     tx_1 = fsm_1;\n   end\n   default : begin \n     cfg_18 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( control_register_3 ) == ( 6'h1f ) |-> data_13 == data_3 ;endproperty \nproperty name: ( control_register_3 ) == ( 7'h7 ) |-> fsm_17 == err_2 ;endproperty \nproperty name: ( control_register_3 ) == ( 4'h1 ) |-> err_19 == chip_11 ;endproperty \nproperty name: ( control_register_3 ) == ( 6'bx1x10x ) |-> tx_11 == sig_4 ;endproperty \nproperty name: ( control_register_3 ) == ( 7'b1000x0x ) |-> tx_1 == fsm_1 ;endproperty \nproperty name; ( ( control_register_3 ) != 6'h1f ) || ( ( control_register_3 ) != 7'h7 ) || ( ( control_register_3 ) != 4'h1 ) || ( ( control_register_3 ) != 6'bx1x10x ) || ( control_register_3 ) != 7'b1000x0x ) ) |-> cfg_18 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_5 ) \n   6'b1111x1 : begin\n     data_13 = sig_1;\n   end\n   7'b1x0xx0x : begin\n     auth_7 = clk_3;\n   end\n   err_12 : begin\n     cfg_7 = rx_17;\n   end\n   fsm_6 : begin\n     cfg_12 = tx_7;\n   end\n   default : begin \n     rx_14 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_5 ) == ( 6'b1111x1 ) |-> data_13 == sig_1 ;endproperty \nproperty name: ( interrupt_control_status_5 ) == ( 7'b1x0xx0x ) |-> auth_7 == clk_3 ;endproperty \nproperty name: ( interrupt_control_status_5 ) == ( err_12 ) |-> cfg_7 == rx_17 ;endproperty \nproperty name: ( interrupt_control_status_5 ) == ( fsm_6 ) |-> cfg_12 == tx_7 ;endproperty \nproperty name; ( ( interrupt_control_status_5 ) != 6'b1111x1 ) || ( ( interrupt_control_status_5 ) != 7'b1x0xx0x ) || ( ( interrupt_control_status_5 ) != err_12 ) || ( interrupt_control_status_5 ) != fsm_6 ) ) |-> rx_14 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_2 ) \n   6'b1111x1 : begin\n     fsm_3 = err_11;\n   end\n   7'b0x00xx1 : begin\n     clk_1 = rst_3;\n   end\n   6'b101110 : begin\n     fsm_2 = err_6;\n   end\n   7'bx00x1xx : begin\n     tx_1 = fsm_19;\n   end\n   default : begin \n     core_15 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( output_status_2 ) == ( 6'b1111x1 ) |-> fsm_3 == err_11 ;endproperty \nproperty name: ( output_status_2 ) == ( 7'b0x00xx1 ) |-> clk_1 == rst_3 ;endproperty \nproperty name: ( output_status_2 ) == ( 6'b101110 ) |-> fsm_2 == err_6 ;endproperty \nproperty name: ( output_status_2 ) == ( 7'bx00x1xx ) |-> tx_1 == fsm_19 ;endproperty \nproperty name; ( ( output_status_2 ) != 6'b1111x1 ) || ( ( output_status_2 ) != 7'b0x00xx1 ) || ( ( output_status_2 ) != 6'b101110 ) || ( output_status_2 ) != 7'bx00x1xx ) ) |-> core_15 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_16 ) \n   6'h24 : begin\n     err_11 = cfg_14;\n   end\n   sig_19 : begin\n     hw_5 = rst_19;\n   end\n   6'h28 : begin\n     err_10 = chip_12;\n   end\n   default : begin \n     reg_10 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( data_register_16 ) == ( 6'h24 ) |-> err_11 == cfg_14 ;endproperty \nproperty name: ( data_register_16 ) == ( sig_19 ) |-> hw_5 == rst_19 ;endproperty \nproperty name: ( data_register_16 ) == ( 6'h28 ) |-> err_10 == chip_12 ;endproperty \nproperty name; ( ( data_register_16 ) != 6'h24 ) || ( ( data_register_16 ) != sig_19 ) || ( data_register_16 ) != 6'h28 ) ) |-> reg_10 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_1 ) \n   7'b101x001 : begin\n     rx_11 = chip_18;\n   end\n   7'b001xxxx : begin\n     clk_9 = err_20;\n   end\n   5'bx11xx : begin\n     tx_10 = rx_1;\n   end\n   7'b1010x00 : begin\n     chip_20 = tx_19;\n   end\n   7'b00xxx0x : begin\n     data_20 = rx_18;\n   end\n   default : begin \n     chip_5 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_1 ) == ( 7'b101x001 ) |-> rx_11 == chip_18 ;endproperty \nproperty name: ( start_bit_1 ) == ( 7'b001xxxx ) |-> clk_9 == err_20 ;endproperty \nproperty name: ( start_bit_1 ) == ( 5'bx11xx ) |-> tx_10 == rx_1 ;endproperty \nproperty name: ( start_bit_1 ) == ( 7'b1010x00 ) |-> chip_20 == tx_19 ;endproperty \nproperty name: ( start_bit_1 ) == ( 7'b00xxx0x ) |-> data_20 == rx_18 ;endproperty \nproperty name; ( ( start_bit_1 ) != 7'b101x001 ) || ( ( start_bit_1 ) != 7'b001xxxx ) || ( ( start_bit_1 ) != 5'bx11xx ) || ( ( start_bit_1 ) != 7'b1010x00 ) || ( start_bit_1 ) != 7'b00xxx0x ) ) |-> chip_5 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_14 ) \n   clk_13 : begin\n     cfg_7 = reg_16;\n   end\n   7'b01x0010 : begin\n     auth_20 = core_1;\n   end\n   default : begin \n     data_7 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_14 ) == ( clk_13 ) |-> cfg_7 == reg_16 ;endproperty \nproperty name: ( control_flag_register_14 ) == ( 7'b01x0010 ) |-> auth_20 == core_1 ;endproperty \nproperty name; ( ( control_flag_register_14 ) != clk_13 ) || ( control_flag_register_14 ) != 7'b01x0010 ) ) |-> data_7 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_10 ) \n   7'b0000x01 : begin\n     err_17 = fsm_14;\n   end\n   default : begin \n     data_1 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_10 ) == ( 7'b0000x01 ) |-> err_17 == fsm_14 ;endproperty \nproperty name; ( flag_control_status_10 ) != 7'b0000x01 ) ) |-> data_1 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_8 ) \n   7'h1d : begin\n     sig_13 = auth_4;\n   end\n   6'bxx100x : begin\n     data_4 = sig_9;\n   end\n   7'b0110110 : begin\n     cfg_7 = clk_5;\n   end\n   7'bx001111 : begin\n     clk_5 = rx_14;\n   end\n   default : begin \n     err_15 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_8 ) == ( 7'h1d ) |-> sig_13 == auth_4 ;endproperty \nproperty name: ( instruction_register_8 ) == ( 6'bxx100x ) |-> data_4 == sig_9 ;endproperty \nproperty name: ( instruction_register_8 ) == ( 7'b0110110 ) |-> cfg_7 == clk_5 ;endproperty \nproperty name: ( instruction_register_8 ) == ( 7'bx001111 ) |-> clk_5 == rx_14 ;endproperty \nproperty name; ( ( instruction_register_8 ) != 7'h1d ) || ( ( instruction_register_8 ) != 6'bxx100x ) || ( ( instruction_register_8 ) != 7'b0110110 ) || ( instruction_register_8 ) != 7'bx001111 ) ) |-> err_15 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_16 ) \n   6'b11xx10 : begin\n     rx_11 = fsm_19;\n   end\n   7'bx10x1xx : begin\n     cfg_2 = rx_19;\n   end\n   7'bx0x01x1 : begin\n     reg_2 = cfg_3;\n   end\n   7'b0110110 : begin\n     reg_1 = hw_17;\n   end\n   default : begin \n     tx_19 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_16 ) == ( 6'b11xx10 ) |-> rx_11 == fsm_19 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'bx10x1xx ) |-> cfg_2 == rx_19 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'bx0x01x1 ) |-> reg_2 == cfg_3 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'b0110110 ) |-> reg_1 == hw_17 ;endproperty \nproperty name; ( ( data_control_status_16 ) != 6'b11xx10 ) || ( ( data_control_status_16 ) != 7'bx10x1xx ) || ( ( data_control_status_16 ) != 7'bx0x01x1 ) || ( data_control_status_16 ) != 7'b0110110 ) ) |-> tx_19 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_12 ) \n   6'b11xxxx : begin\n     sig_20 = rx_17;\n   end\n   7'b1101x10 : begin\n     cfg_10 = tx_10;\n   end\n   5'bx1000 : begin\n     rx_8 = reg_12;\n   end\n   6'b011111 : begin\n     hw_2 = clk_20;\n   end\n   6'h28 : begin\n     err_12 = auth_19;\n   end\n   default : begin \n     rx_3 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_12 ) == ( 6'b11xxxx ) |-> sig_20 == rx_17 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 7'b1101x10 ) |-> cfg_10 == tx_10 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 5'bx1000 ) |-> rx_8 == reg_12 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 6'b011111 ) |-> hw_2 == clk_20 ;endproperty \nproperty name: ( control_buffer_12 ) == ( 6'h28 ) |-> err_12 == auth_19 ;endproperty \nproperty name; ( ( control_buffer_12 ) != 6'b11xxxx ) || ( ( control_buffer_12 ) != 7'b1101x10 ) || ( ( control_buffer_12 ) != 5'bx1000 ) || ( ( control_buffer_12 ) != 6'b011111 ) || ( control_buffer_12 ) != 6'h28 ) ) |-> rx_3 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_16 ) \n   6'b0x0x0x : begin\n     fsm_20 = core_16;\n   end\n   default : begin \n     sig_11 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_16 ) == ( 6'b0x0x0x ) |-> fsm_20 == core_16 ;endproperty \nproperty name; ( busy_signal_16 ) != 6'b0x0x0x ) ) |-> sig_11 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_16 ) \n   6'b1x0x11 : begin\n     err_17 = rst_7;\n   end\n   7'bxxxx0x0 : begin\n     err_4 = clk_11;\n   end\n   6'b0xx1xx : begin\n     sig_3 = reg_20;\n   end\n   default : begin \n     core_17 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_16 ) == ( 6'b1x0x11 ) |-> err_17 == rst_7 ;endproperty \nproperty name: ( status_flag_16 ) == ( 7'bxxxx0x0 ) |-> err_4 == clk_11 ;endproperty \nproperty name: ( status_flag_16 ) == ( 6'b0xx1xx ) |-> sig_3 == reg_20 ;endproperty \nproperty name; ( ( status_flag_16 ) != 6'b1x0x11 ) || ( ( status_flag_16 ) != 7'bxxxx0x0 ) || ( status_flag_16 ) != 6'b0xx1xx ) ) |-> core_17 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_16 ) \n   6'b011110 : begin\n     reg_20 = rx_5;\n   end\n   5'b01xxx : begin\n     chip_18 = fsm_4;\n   end\n   4'b0111 : begin\n     rx_1 = reg_2;\n   end\n   default : begin \n     hw_11 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( status_control_16 ) == ( 6'b011110 ) |-> reg_20 == rx_5 ;endproperty \nproperty name: ( status_control_16 ) == ( 5'b01xxx ) |-> chip_18 == fsm_4 ;endproperty \nproperty name: ( status_control_16 ) == ( 4'b0111 ) |-> rx_1 == reg_2 ;endproperty \nproperty name; ( ( status_control_16 ) != 6'b011110 ) || ( ( status_control_16 ) != 5'b01xxx ) || ( status_control_16 ) != 4'b0111 ) ) |-> hw_11 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_8 ) \n   6'b0xx1xx : begin\n     tx_18 = rx_10;\n   end\n   5'bxx0x1 : begin\n     rst_15 = sig_4;\n   end\n   4'bxx10 : begin\n     clk_19 = chip_16;\n   end\n   6'bx00001 : begin\n     clk_12 = rx_13;\n   end\n   7'bxx00xxx : begin\n     clk_17 = rst_10;\n   end\n   default : begin \n     clk_10 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( command_word_8 ) == ( 6'b0xx1xx ) |-> tx_18 == rx_10 ;endproperty \nproperty name: ( command_word_8 ) == ( 5'bxx0x1 ) |-> rst_15 == sig_4 ;endproperty \nproperty name: ( command_word_8 ) == ( 4'bxx10 ) |-> clk_19 == chip_16 ;endproperty \nproperty name: ( command_word_8 ) == ( 6'bx00001 ) |-> clk_12 == rx_13 ;endproperty \nproperty name: ( command_word_8 ) == ( 7'bxx00xxx ) |-> clk_17 == rst_10 ;endproperty \nproperty name; ( ( command_word_8 ) != 6'b0xx1xx ) || ( ( command_word_8 ) != 5'bxx0x1 ) || ( ( command_word_8 ) != 4'bxx10 ) || ( ( command_word_8 ) != 6'bx00001 ) || ( command_word_8 ) != 7'bxx00xxx ) ) |-> clk_10 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   7'b1xx0x0x : begin\n     clk_7 = hw_15;\n   end\n   6'b1x11x0 : begin\n     hw_14 = err_16;\n   end\n   default : begin \n     tx_1 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_16 ) == ( 7'b1xx0x0x ) |-> clk_7 == hw_15 ;endproperty \nproperty name: ( control_buffer_16 ) == ( 6'b1x11x0 ) |-> hw_14 == err_16 ;endproperty \nproperty name; ( ( control_buffer_16 ) != 7'b1xx0x0x ) || ( control_buffer_16 ) != 6'b1x11x0 ) ) |-> tx_1 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_12 ) \n   7'hxb : begin\n     clk_2 = auth_15;\n   end\n   6'h1d : begin\n     auth_7 = fsm_19;\n   end\n   6'h25 : begin\n     cfg_6 = core_19;\n   end\n   7'bx101010 : begin\n     cfg_20 = sig_11;\n   end\n   default : begin \n     fsm_1 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_12 ) == ( 7'hxb ) |-> clk_2 == auth_15 ;endproperty \nproperty name: ( data_status_12 ) == ( 6'h1d ) |-> auth_7 == fsm_19 ;endproperty \nproperty name: ( data_status_12 ) == ( 6'h25 ) |-> cfg_6 == core_19 ;endproperty \nproperty name: ( data_status_12 ) == ( 7'bx101010 ) |-> cfg_20 == sig_11 ;endproperty \nproperty name; ( ( data_status_12 ) != 7'hxb ) || ( ( data_status_12 ) != 6'h1d ) || ( ( data_status_12 ) != 6'h25 ) || ( data_status_12 ) != 7'bx101010 ) ) |-> fsm_1 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_1 ) \n   5'hf : begin\n     err_16 = data_5;\n   end\n   7'b111xxxx : begin\n     chip_2 = clk_1;\n   end\n   default : begin \n     hw_9 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_1 ) == ( 5'hf ) |-> err_16 == data_5 ;endproperty \nproperty name: ( ready_signal_1 ) == ( 7'b111xxxx ) |-> chip_2 == clk_1 ;endproperty \nproperty name; ( ( ready_signal_1 ) != 5'hf ) || ( ready_signal_1 ) != 7'b111xxxx ) ) |-> hw_9 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_2 ) \n   7'b0xxx001 : begin\n     reg_20 = cfg_18;\n   end\n   6'b001110 : begin\n     auth_14 = rx_12;\n   end\n   5'b0001x : begin\n     auth_7 = sig_18;\n   end\n   default : begin \n     data_7 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( data_control_2 ) == ( 7'b0xxx001 ) |-> reg_20 == cfg_18 ;endproperty \nproperty name: ( data_control_2 ) == ( 6'b001110 ) |-> auth_14 == rx_12 ;endproperty \nproperty name: ( data_control_2 ) == ( 5'b0001x ) |-> auth_7 == sig_18 ;endproperty \nproperty name; ( ( data_control_2 ) != 7'b0xxx001 ) || ( ( data_control_2 ) != 6'b001110 ) || ( data_control_2 ) != 5'b0001x ) ) |-> data_7 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_9 ) \n   5'b01xxx : begin\n     auth_11 = data_6;\n   end\n   default : begin \n     rx_5 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_9 ) == ( 5'b01xxx ) |-> auth_11 == data_6 ;endproperty \nproperty name; ( data_ready_9 ) != 5'b01xxx ) ) |-> rx_5 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_14 ) \n   7'h1d : begin\n     core_18 = data_8;\n   end\n   7'bxxx0x00 : begin\n     sig_15 = auth_18;\n   end\n   default : begin \n     rx_17 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( instruction_14 ) == ( 7'h1d ) |-> core_18 == data_8 ;endproperty \nproperty name: ( instruction_14 ) == ( 7'bxxx0x00 ) |-> sig_15 == auth_18 ;endproperty \nproperty name; ( ( instruction_14 ) != 7'h1d ) || ( instruction_14 ) != 7'bxxx0x00 ) ) |-> rx_17 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   7'b1101xx0 : begin\n     hw_5 = hw_16;\n   end\n   7'bx0111x0 : begin\n     rx_3 = data_6;\n   end\n   6'b00xxxx : begin\n     fsm_19 = chip_12;\n   end\n   default : begin \n     cfg_17 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 7'b1101xx0 ) |-> hw_5 == hw_16 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'bx0111x0 ) |-> rx_3 == data_6 ;endproperty \nproperty name: ( control_output_5 ) == ( 6'b00xxxx ) |-> fsm_19 == chip_12 ;endproperty \nproperty name; ( ( control_output_5 ) != 7'b1101xx0 ) || ( ( control_output_5 ) != 7'bx0111x0 ) || ( control_output_5 ) != 6'b00xxxx ) ) |-> cfg_17 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_13 ) \n   6'bxx0100 : begin\n     err_12 = fsm_3;\n   end\n   7'h78 : begin\n     reg_15 = chip_20;\n   end\n   4'b1110 : begin\n     auth_19 = tx_14;\n   end\n   3'b0x1 : begin\n     auth_12 = clk_7;\n   end\n   6'ha : begin\n     auth_6 = data_19;\n   end\n   default : begin \n     err_3 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_13 ) == ( 6'bxx0100 ) |-> err_12 == fsm_3 ;endproperty \nproperty name: ( control_buffer_13 ) == ( 7'h78 ) |-> reg_15 == chip_20 ;endproperty \nproperty name: ( control_buffer_13 ) == ( 4'b1110 ) |-> auth_19 == tx_14 ;endproperty \nproperty name: ( control_buffer_13 ) == ( 3'b0x1 ) |-> auth_12 == clk_7 ;endproperty \nproperty name: ( control_buffer_13 ) == ( 6'ha ) |-> auth_6 == data_19 ;endproperty \nproperty name; ( ( control_buffer_13 ) != 6'bxx0100 ) || ( ( control_buffer_13 ) != 7'h78 ) || ( ( control_buffer_13 ) != 4'b1110 ) || ( ( control_buffer_13 ) != 3'b0x1 ) || ( control_buffer_13 ) != 6'ha ) ) |-> err_3 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_3 ) \n   6'b1x111x : begin\n     tx_8 = fsm_9;\n   end\n   7'b10x01xx : begin\n     err_15 = reg_2;\n   end\n   default : begin \n     chip_19 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_3 ) == ( 6'b1x111x ) |-> tx_8 == fsm_9 ;endproperty \nproperty name: ( output_buffer_3 ) == ( 7'b10x01xx ) |-> err_15 == reg_2 ;endproperty \nproperty name; ( ( output_buffer_3 ) != 6'b1x111x ) || ( output_buffer_3 ) != 7'b10x01xx ) ) |-> chip_19 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_5 ) \n   7'h7d : begin\n     reg_17 = hw_6;\n   end\n   7'b0101xxx : begin\n     tx_14 = core_17;\n   end\n   default : begin \n     reg_12 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_5 ) == ( 7'h7d ) |-> reg_17 == hw_6 ;endproperty \nproperty name: ( ready_output_5 ) == ( 7'b0101xxx ) |-> tx_14 == core_17 ;endproperty \nproperty name; ( ( ready_output_5 ) != 7'h7d ) || ( ready_output_5 ) != 7'b0101xxx ) ) |-> reg_12 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   3'b000 : begin\n     sig_5 = clk_20;\n   end\n   7'b0x1x0xx : begin\n     data_5 = chip_1;\n   end\n   default : begin \n     rx_11 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_4 ) == ( 3'b000 ) |-> sig_5 == clk_20 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'b0x1x0xx ) |-> data_5 == chip_1 ;endproperty \nproperty name; ( ( data_status_register_4 ) != 3'b000 ) || ( data_status_register_4 ) != 7'b0x1x0xx ) ) |-> rx_11 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_9 ) \n   tx_16 : begin\n     fsm_15 = data_12;\n   end\n   7'b10x1x00 : begin\n     chip_20 = rst_16;\n   end\n   default : begin \n     hw_20 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_9 ) == ( tx_16 ) |-> fsm_15 == data_12 ;endproperty \nproperty name: ( status_register_buffer_9 ) == ( 7'b10x1x00 ) |-> chip_20 == rst_16 ;endproperty \nproperty name; ( ( status_register_buffer_9 ) != tx_16 ) || ( status_register_buffer_9 ) != 7'b10x1x00 ) ) |-> hw_20 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_10 ) \n   6'b1xx1xx : begin\n     err_9 = core_6;\n   end\n   7'b101011x : begin\n     hw_2 = hw_17;\n   end\n   7'b1xxxx10 : begin\n     sig_17 = fsm_9;\n   end\n   7'bx0x0x0x : begin\n     clk_3 = rst_2;\n   end\n   default : begin \n     rst_17 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_10 ) == ( 6'b1xx1xx ) |-> err_9 == core_6 ;endproperty \nproperty name: ( status_buffer_10 ) == ( 7'b101011x ) |-> hw_2 == hw_17 ;endproperty \nproperty name: ( status_buffer_10 ) == ( 7'b1xxxx10 ) |-> sig_17 == fsm_9 ;endproperty \nproperty name: ( status_buffer_10 ) == ( 7'bx0x0x0x ) |-> clk_3 == rst_2 ;endproperty \nproperty name; ( ( status_buffer_10 ) != 6'b1xx1xx ) || ( ( status_buffer_10 ) != 7'b101011x ) || ( ( status_buffer_10 ) != 7'b1xxxx10 ) || ( status_buffer_10 ) != 7'bx0x0x0x ) ) |-> rst_17 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_18 ) \n   7'b0x10111 : begin\n     reg_9 = hw_10;\n   end\n   5'bxx010 : begin\n     err_14 = chip_11;\n   end\n   6'b1x1x10 : begin\n     fsm_3 = err_7;\n   end\n   7'b00100x0 : begin\n     core_3 = err_13;\n   end\n   default : begin \n     chip_20 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( start_address_18 ) == ( 7'b0x10111 ) |-> reg_9 == hw_10 ;endproperty \nproperty name: ( start_address_18 ) == ( 5'bxx010 ) |-> err_14 == chip_11 ;endproperty \nproperty name: ( start_address_18 ) == ( 6'b1x1x10 ) |-> fsm_3 == err_7 ;endproperty \nproperty name: ( start_address_18 ) == ( 7'b00100x0 ) |-> core_3 == err_13 ;endproperty \nproperty name; ( ( start_address_18 ) != 7'b0x10111 ) || ( ( start_address_18 ) != 5'bxx010 ) || ( ( start_address_18 ) != 6'b1x1x10 ) || ( start_address_18 ) != 7'b00100x0 ) ) |-> chip_20 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_5 ) \n   6'h22 : begin\n     clk_4 = rx_4;\n   end\n   default : begin \n     hw_16 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( enable_5 ) == ( 6'h22 ) |-> clk_4 == rx_4 ;endproperty \nproperty name; ( enable_5 ) != 6'h22 ) ) |-> hw_16 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_13 ) \n   6'h1 : begin\n     hw_8 = rx_18;\n   end\n   default : begin \n     tx_5 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( control_data_13 ) == ( 6'h1 ) |-> hw_8 == rx_18 ;endproperty \nproperty name; ( control_data_13 ) != 6'h1 ) ) |-> tx_5 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_12 ) \n   5'h4 : begin\n     clk_5 = tx_15;\n   end\n   2'bx0 : begin\n     reg_6 = reg_19;\n   end\n   5'bxxx1x : begin\n     err_4 = data_9;\n   end\n   7'b10x0x10 : begin\n     chip_17 = rx_12;\n   end\n   default : begin \n     auth_5 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( end_address_12 ) == ( 5'h4 ) |-> clk_5 == tx_15 ;endproperty \nproperty name: ( end_address_12 ) == ( 2'bx0 ) |-> reg_6 == reg_19 ;endproperty \nproperty name: ( end_address_12 ) == ( 5'bxxx1x ) |-> err_4 == data_9 ;endproperty \nproperty name: ( end_address_12 ) == ( 7'b10x0x10 ) |-> chip_17 == rx_12 ;endproperty \nproperty name; ( ( end_address_12 ) != 5'h4 ) || ( ( end_address_12 ) != 2'bx0 ) || ( ( end_address_12 ) != 5'bxxx1x ) || ( end_address_12 ) != 7'b10x0x10 ) ) |-> auth_5 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_10 ) \n   7'h2c : begin\n     reg_14 = reg_18;\n   end\n   7'b1100110 : begin\n     hw_16 = fsm_18;\n   end\n   7'b1xx1xxx : begin\n     cfg_13 = sig_2;\n   end\n   6'bx01001 : begin\n     rst_2 = core_1;\n   end\n   5'bx0110 : begin\n     data_10 = hw_1;\n   end\n   default : begin \n     sig_11 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( start_address_10 ) == ( 7'h2c ) |-> reg_14 == reg_18 ;endproperty \nproperty name: ( start_address_10 ) == ( 7'b1100110 ) |-> hw_16 == fsm_18 ;endproperty \nproperty name: ( start_address_10 ) == ( 7'b1xx1xxx ) |-> cfg_13 == sig_2 ;endproperty \nproperty name: ( start_address_10 ) == ( 6'bx01001 ) |-> rst_2 == core_1 ;endproperty \nproperty name: ( start_address_10 ) == ( 5'bx0110 ) |-> data_10 == hw_1 ;endproperty \nproperty name; ( ( start_address_10 ) != 7'h2c ) || ( ( start_address_10 ) != 7'b1100110 ) || ( ( start_address_10 ) != 7'b1xx1xxx ) || ( ( start_address_10 ) != 6'bx01001 ) || ( start_address_10 ) != 5'bx0110 ) ) |-> sig_11 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_5 ) \n   6'bx01100 : begin\n     tx_17 = chip_9;\n   end\n   3'bx1x : begin\n     core_8 = cfg_9;\n   end\n   6'bx00001 : begin\n     rx_5 = fsm_10;\n   end\n   5'b101x0 : begin\n     reg_20 = auth_19;\n   end\n   default : begin \n     fsm_9 = hw_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_5 ) == ( 6'bx01100 ) |-> tx_17 == chip_9 ;endproperty \nproperty name: ( control_register_status_status_5 ) == ( 3'bx1x ) |-> core_8 == cfg_9 ;endproperty \nproperty name: ( control_register_status_status_5 ) == ( 6'bx00001 ) |-> rx_5 == fsm_10 ;endproperty \nproperty name: ( control_register_status_status_5 ) == ( 5'b101x0 ) |-> reg_20 == auth_19 ;endproperty \nproperty name; ( ( control_register_status_status_5 ) != 6'bx01100 ) || ( ( control_register_status_status_5 ) != 3'bx1x ) || ( ( control_register_status_status_5 ) != 6'bx00001 ) || ( control_register_status_status_5 ) != 5'b101x0 ) ) |-> fsm_9 == hw_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_18 ) \n   6'bxx0110 : begin\n     fsm_13 = cfg_10;\n   end\n   7'b100110x : begin\n     tx_4 = clk_2;\n   end\n   7'bx100110 : begin\n     rst_6 = chip_12;\n   end\n   6'bxxx110 : begin\n     fsm_10 = rst_5;\n   end\n   7'b011xx10 : begin\n     reg_6 = hw_11;\n   end\n   default : begin \n     clk_1 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( control_data_18 ) == ( 6'bxx0110 ) |-> fsm_13 == cfg_10 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'b100110x ) |-> tx_4 == clk_2 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'bx100110 ) |-> rst_6 == chip_12 ;endproperty \nproperty name: ( control_data_18 ) == ( 6'bxxx110 ) |-> fsm_10 == rst_5 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'b011xx10 ) |-> reg_6 == hw_11 ;endproperty \nproperty name; ( ( control_data_18 ) != 6'bxx0110 ) || ( ( control_data_18 ) != 7'b100110x ) || ( ( control_data_18 ) != 7'bx100110 ) || ( ( control_data_18 ) != 6'bxxx110 ) || ( control_data_18 ) != 7'b011xx10 ) ) |-> clk_1 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_8 ) \n   5'b0010x : begin\n     rx_10 = clk_7;\n   end\n   7'bx110x01 : begin\n     fsm_6 = auth_3;\n   end\n   7'b11x0xxx : begin\n     core_16 = tx_11;\n   end\n   default : begin \n     rx_4 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_8 ) == ( 5'b0010x ) |-> rx_10 == clk_7 ;endproperty \nproperty name: ( control_register_8 ) == ( 7'bx110x01 ) |-> fsm_6 == auth_3 ;endproperty \nproperty name: ( control_register_8 ) == ( 7'b11x0xxx ) |-> core_16 == tx_11 ;endproperty \nproperty name; ( ( control_register_8 ) != 5'b0010x ) || ( ( control_register_8 ) != 7'bx110x01 ) || ( control_register_8 ) != 7'b11x0xxx ) ) |-> rx_4 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_5 ) \n   2'h2 : begin\n     chip_12 = hw_9;\n   end\n   5'bxxxx1 : begin\n     err_8 = fsm_19;\n   end\n   7'b0x0x1x1 : begin\n     rx_12 = data_4;\n   end\n   cfg_14 : begin\n     core_20 = auth_11;\n   end\n   7'b1001xx1 : begin\n     rx_20 = hw_13;\n   end\n   default : begin \n     auth_11 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_5 ) == ( 2'h2 ) |-> chip_12 == hw_9 ;endproperty \nproperty name: ( control_buffer_5 ) == ( 5'bxxxx1 ) |-> err_8 == fsm_19 ;endproperty \nproperty name: ( control_buffer_5 ) == ( 7'b0x0x1x1 ) |-> rx_12 == data_4 ;endproperty \nproperty name: ( control_buffer_5 ) == ( cfg_14 ) |-> core_20 == auth_11 ;endproperty \nproperty name: ( control_buffer_5 ) == ( 7'b1001xx1 ) |-> rx_20 == hw_13 ;endproperty \nproperty name; ( ( control_buffer_5 ) != 2'h2 ) || ( ( control_buffer_5 ) != 5'bxxxx1 ) || ( ( control_buffer_5 ) != 7'b0x0x1x1 ) || ( ( control_buffer_5 ) != cfg_14 ) || ( control_buffer_5 ) != 7'b1001xx1 ) ) |-> auth_11 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_14 ) \n   7'b0x1011x : begin\n     rst_1 = err_17;\n   end\n   6'b10x000 : begin\n     core_12 = clk_6;\n   end\n   default : begin \n     clk_7 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_14 ) == ( 7'b0x1011x ) |-> rst_1 == err_17 ;endproperty \nproperty name: ( input_buffer_status_14 ) == ( 6'b10x000 ) |-> core_12 == clk_6 ;endproperty \nproperty name; ( ( input_buffer_status_14 ) != 7'b0x1011x ) || ( input_buffer_status_14 ) != 6'b10x000 ) ) |-> clk_7 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_10 ) \n   7'bxxxxx11 : begin\n     rx_1 = tx_10;\n   end\n   default : begin \n     core_4 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_10 ) == ( 7'bxxxxx11 ) |-> rx_1 == tx_10 ;endproperty \nproperty name; ( flag_register_10 ) != 7'bxxxxx11 ) ) |-> core_4 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_20 ) \n   2'h3 : begin\n     fsm_14 = rx_20;\n   end\n   6'h15 : begin\n     chip_5 = clk_20;\n   end\n   7'bxxx1xx1 : begin\n     clk_19 = tx_15;\n   end\n   6'b0x0x1x : begin\n     data_18 = tx_14;\n   end\n   default : begin \n     data_4 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( end_address_20 ) == ( 2'h3 ) |-> fsm_14 == rx_20 ;endproperty \nproperty name: ( end_address_20 ) == ( 6'h15 ) |-> chip_5 == clk_20 ;endproperty \nproperty name: ( end_address_20 ) == ( 7'bxxx1xx1 ) |-> clk_19 == tx_15 ;endproperty \nproperty name: ( end_address_20 ) == ( 6'b0x0x1x ) |-> data_18 == tx_14 ;endproperty \nproperty name; ( ( end_address_20 ) != 2'h3 ) || ( ( end_address_20 ) != 6'h15 ) || ( ( end_address_20 ) != 7'bxxx1xx1 ) || ( end_address_20 ) != 6'b0x0x1x ) ) |-> data_4 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_10 ) \n   6'b1x1xxx : begin\n     rx_6 = fsm_7;\n   end\n   7'b1x000xx : begin\n     hw_20 = cfg_11;\n   end\n   rx_16 : begin\n     chip_13 = auth_7;\n   end\n   7'h69 : begin\n     rst_5 = err_1;\n   end\n   default : begin \n     rx_10 = auth_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_10 ) == ( 6'b1x1xxx ) |-> rx_6 == fsm_7 ;endproperty \nproperty name: ( data_buffer_10 ) == ( 7'b1x000xx ) |-> hw_20 == cfg_11 ;endproperty \nproperty name: ( data_buffer_10 ) == ( rx_16 ) |-> chip_13 == auth_7 ;endproperty \nproperty name: ( data_buffer_10 ) == ( 7'h69 ) |-> rst_5 == err_1 ;endproperty \nproperty name; ( ( data_buffer_10 ) != 6'b1x1xxx ) || ( ( data_buffer_10 ) != 7'b1x000xx ) || ( ( data_buffer_10 ) != rx_16 ) || ( data_buffer_10 ) != 7'h69 ) ) |-> rx_10 == auth_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_10 ) \n   5'bxxxx1 : begin\n     hw_12 = tx_9;\n   end\n   4'b0101 : begin\n     rst_18 = err_16;\n   end\n   3'bx10 : begin\n     core_9 = auth_19;\n   end\n   hw : begin\n     tx_2 = rx_16;\n   end\n   5'b0x0xx : begin\n     hw_7 = err_10;\n   end\n   default : begin \n     data_10 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( command_status_10 ) == ( 5'bxxxx1 ) |-> hw_12 == tx_9 ;endproperty \nproperty name: ( command_status_10 ) == ( 4'b0101 ) |-> rst_18 == err_16 ;endproperty \nproperty name: ( command_status_10 ) == ( 3'bx10 ) |-> core_9 == auth_19 ;endproperty \nproperty name: ( command_status_10 ) == ( hw ) |-> tx_2 == rx_16 ;endproperty \nproperty name: ( command_status_10 ) == ( 5'b0x0xx ) |-> hw_7 == err_10 ;endproperty \nproperty name; ( ( command_status_10 ) != 5'bxxxx1 ) || ( ( command_status_10 ) != 4'b0101 ) || ( ( command_status_10 ) != 3'bx10 ) || ( ( command_status_10 ) != hw ) || ( command_status_10 ) != 5'b0x0xx ) ) |-> data_10 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_11 ) \n   7'b1xxxx0x : begin\n     auth_4 = clk_18;\n   end\n   6'h29 : begin\n     err_12 = err_5;\n   end\n   6'b1xx001 : begin\n     fsm_7 = auth_16;\n   end\n   7'b1x00010 : begin\n     hw_7 = hw_6;\n   end\n   default : begin \n     err_6 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( data_in_11 ) == ( 7'b1xxxx0x ) |-> auth_4 == clk_18 ;endproperty \nproperty name: ( data_in_11 ) == ( 6'h29 ) |-> err_12 == err_5 ;endproperty \nproperty name: ( data_in_11 ) == ( 6'b1xx001 ) |-> fsm_7 == auth_16 ;endproperty \nproperty name: ( data_in_11 ) == ( 7'b1x00010 ) |-> hw_7 == hw_6 ;endproperty \nproperty name; ( ( data_in_11 ) != 7'b1xxxx0x ) || ( ( data_in_11 ) != 6'h29 ) || ( ( data_in_11 ) != 6'b1xx001 ) || ( data_in_11 ) != 7'b1x00010 ) ) |-> err_6 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_4 ) \n   5'b11100 : begin\n     reg_4 = data_9;\n   end\n   7'b00x11x0 : begin\n     tx_1 = chip_16;\n   end\n   7'b1x101x1 : begin\n     fsm_9 = err_5;\n   end\n   default : begin \n     fsm_3 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( start_address_4 ) == ( 5'b11100 ) |-> reg_4 == data_9 ;endproperty \nproperty name: ( start_address_4 ) == ( 7'b00x11x0 ) |-> tx_1 == chip_16 ;endproperty \nproperty name: ( start_address_4 ) == ( 7'b1x101x1 ) |-> fsm_9 == err_5 ;endproperty \nproperty name; ( ( start_address_4 ) != 5'b11100 ) || ( ( start_address_4 ) != 7'b00x11x0 ) || ( start_address_4 ) != 7'b1x101x1 ) ) |-> fsm_3 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_9 ) \n   4'bxxxx : begin\n     fsm_2 = core_15;\n   end\n   default : begin \n     tx_5 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_9 ) == ( 4'bxxxx ) |-> fsm_2 == core_15 ;endproperty \nproperty name; ( data_status_register_status_9 ) != 4'bxxxx ) ) |-> tx_5 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_18 ) \n   tx_3 : begin\n     fsm_15 = rx_19;\n   end\n   7'h51 : begin\n     rx_11 = cfg_14;\n   end\n   7'b111111x : begin\n     tx_1 = tx_18;\n   end\n   7'bx01xxx0 : begin\n     chip_1 = rst_16;\n   end\n   4'b000x : begin\n     sig_19 = fsm_4;\n   end\n   default : begin \n     err_5 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_18 ) == ( tx_3 ) |-> fsm_15 == rx_19 ;endproperty \nproperty name: ( input_buffer_status_18 ) == ( 7'h51 ) |-> rx_11 == cfg_14 ;endproperty \nproperty name: ( input_buffer_status_18 ) == ( 7'b111111x ) |-> tx_1 == tx_18 ;endproperty \nproperty name: ( input_buffer_status_18 ) == ( 7'bx01xxx0 ) |-> chip_1 == rst_16 ;endproperty \nproperty name: ( input_buffer_status_18 ) == ( 4'b000x ) |-> sig_19 == fsm_4 ;endproperty \nproperty name; ( ( input_buffer_status_18 ) != tx_3 ) || ( ( input_buffer_status_18 ) != 7'h51 ) || ( ( input_buffer_status_18 ) != 7'b111111x ) || ( ( input_buffer_status_18 ) != 7'bx01xxx0 ) || ( input_buffer_status_18 ) != 4'b000x ) ) |-> err_5 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_4 ) \n   cfg_14 : begin\n     err_7 = reg_12;\n   end\n   6'bx11001 : begin\n     auth_13 = rst_15;\n   end\n   3'b11x : begin\n     rst_10 = clk_8;\n   end\n   default : begin \n     clk_20 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( control_output_4 ) == ( cfg_14 ) |-> err_7 == reg_12 ;endproperty \nproperty name: ( control_output_4 ) == ( 6'bx11001 ) |-> auth_13 == rst_15 ;endproperty \nproperty name: ( control_output_4 ) == ( 3'b11x ) |-> rst_10 == clk_8 ;endproperty \nproperty name; ( ( control_output_4 ) != cfg_14 ) || ( ( control_output_4 ) != 6'bx11001 ) || ( control_output_4 ) != 3'b11x ) ) |-> clk_20 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_16 ) \n   7'h2b : begin\n     fsm_10 = tx_3;\n   end\n   5'bxxxx1 : begin\n     clk_3 = rst_17;\n   end\n   default : begin \n     rx_15 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( result_register_16 ) == ( 7'h2b ) |-> fsm_10 == tx_3 ;endproperty \nproperty name: ( result_register_16 ) == ( 5'bxxxx1 ) |-> clk_3 == rst_17 ;endproperty \nproperty name; ( ( result_register_16 ) != 7'h2b ) || ( result_register_16 ) != 5'bxxxx1 ) ) |-> rx_15 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_18 ) \n   7'h28 : begin\n     hw_18 = data_4;\n   end\n   default : begin \n     err_7 = auth_14;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_18 ) == ( 7'h28 ) |-> hw_18 == data_4 ;endproperty \nproperty name; ( data_buffer_18 ) != 7'h28 ) ) |-> err_7 == auth_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_8 ) \n   6'bxx100x : begin\n     reg_4 = auth_2;\n   end\n   default : begin \n     data_11 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_8 ) == ( 6'bxx100x ) |-> reg_4 == auth_2 ;endproperty \nproperty name; ( status_register_status_8 ) != 6'bxx100x ) ) |-> data_11 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   7'b11x0xxx : begin\n     cfg_1 = chip_7;\n   end\n   default : begin \n     reg_11 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_13 ) == ( 7'b11x0xxx ) |-> cfg_1 == chip_7 ;endproperty \nproperty name; ( input_status_register_13 ) != 7'b11x0xxx ) ) |-> reg_11 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   7'h65 : begin\n     tx_8 = reg_3;\n   end\n   6'b0x0x10 : begin\n     cfg_17 = sig_13;\n   end\n   default : begin \n     rst_6 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_6 ) == ( 7'h65 ) |-> tx_8 == reg_3 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 6'b0x0x10 ) |-> cfg_17 == sig_13 ;endproperty \nproperty name; ( ( busy_signal_6 ) != 7'h65 ) || ( busy_signal_6 ) != 6'b0x0x10 ) ) |-> rst_6 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_15 ) \n   7'bxxx10xx : begin\n     err_1 = cfg_13;\n   end\n   6'b100x01 : begin\n     chip_14 = data_4;\n   end\n   6'bx11000 : begin\n     cfg_12 = data_12;\n   end\n   default : begin \n     core_20 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_15 ) == ( 7'bxxx10xx ) |-> err_1 == cfg_13 ;endproperty \nproperty name: ( data_status_register_status_15 ) == ( 6'b100x01 ) |-> chip_14 == data_4 ;endproperty \nproperty name: ( data_status_register_status_15 ) == ( 6'bx11000 ) |-> cfg_12 == data_12 ;endproperty \nproperty name; ( ( data_status_register_status_15 ) != 7'bxxx10xx ) || ( ( data_status_register_status_15 ) != 6'b100x01 ) || ( data_status_register_status_15 ) != 6'bx11000 ) ) |-> core_20 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_4 ) \n   7'b11101x1 : begin\n     rst_1 = hw_11;\n   end\n   4'b00x0 : begin\n     cfg_11 = clk_13;\n   end\n   7'bx0xx001 : begin\n     fsm_4 = fsm_19;\n   end\n   7'b1x1x1xx : begin\n     rst_15 = hw_18;\n   end\n   default : begin \n     hw_16 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_4 ) == ( 7'b11101x1 ) |-> rst_1 == hw_11 ;endproperty \nproperty name: ( status_buffer_4 ) == ( 4'b00x0 ) |-> cfg_11 == clk_13 ;endproperty \nproperty name: ( status_buffer_4 ) == ( 7'bx0xx001 ) |-> fsm_4 == fsm_19 ;endproperty \nproperty name: ( status_buffer_4 ) == ( 7'b1x1x1xx ) |-> rst_15 == hw_18 ;endproperty \nproperty name; ( ( status_buffer_4 ) != 7'b11101x1 ) || ( ( status_buffer_4 ) != 4'b00x0 ) || ( ( status_buffer_4 ) != 7'bx0xx001 ) || ( status_buffer_4 ) != 7'b1x1x1xx ) ) |-> hw_16 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_8 ) \n   err_12 : begin\n     rst_18 = clk_19;\n   end\n   7'b0x000x0 : begin\n     chip_8 = chip_10;\n   end\n   3'b001 : begin\n     hw_8 = fsm_18;\n   end\n   7'b011xx10 : begin\n     clk_1 = core_17;\n   end\n   default : begin \n     rx_14 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_8 ) == ( err_12 ) |-> rst_18 == clk_19 ;endproperty \nproperty name: ( status_flag_8 ) == ( 7'b0x000x0 ) |-> chip_8 == chip_10 ;endproperty \nproperty name: ( status_flag_8 ) == ( 3'b001 ) |-> hw_8 == fsm_18 ;endproperty \nproperty name: ( status_flag_8 ) == ( 7'b011xx10 ) |-> clk_1 == core_17 ;endproperty \nproperty name; ( ( status_flag_8 ) != err_12 ) || ( ( status_flag_8 ) != 7'b0x000x0 ) || ( ( status_flag_8 ) != 3'b001 ) || ( status_flag_8 ) != 7'b011xx10 ) ) |-> rx_14 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_13 ) \n   6'b1x0x00 : begin\n     rst_4 = sig_4;\n   end\n   7'bxxxxx01 : begin\n     hw_19 = sig_14;\n   end\n   5'b1101x : begin\n     auth_20 = chip_19;\n   end\n   7'h7e : begin\n     chip_10 = hw_2;\n   end\n   5'b10x11 : begin\n     core_14 = data_11;\n   end\n   default : begin \n     chip_16 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( command_word_13 ) == ( 6'b1x0x00 ) |-> rst_4 == sig_4 ;endproperty \nproperty name: ( command_word_13 ) == ( 7'bxxxxx01 ) |-> hw_19 == sig_14 ;endproperty \nproperty name: ( command_word_13 ) == ( 5'b1101x ) |-> auth_20 == chip_19 ;endproperty \nproperty name: ( command_word_13 ) == ( 7'h7e ) |-> chip_10 == hw_2 ;endproperty \nproperty name: ( command_word_13 ) == ( 5'b10x11 ) |-> core_14 == data_11 ;endproperty \nproperty name; ( ( command_word_13 ) != 6'b1x0x00 ) || ( ( command_word_13 ) != 7'bxxxxx01 ) || ( ( command_word_13 ) != 5'b1101x ) || ( ( command_word_13 ) != 7'h7e ) || ( command_word_13 ) != 5'b10x11 ) ) |-> chip_16 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   5'bxx010 : begin\n     rst_1 = clk_1;\n   end\n   4'h2 : begin\n     cfg_8 = hw_13;\n   end\n   7'bx1x1x1x : begin\n     reg_9 = cfg_17;\n   end\n   7'b1011x11 : begin\n     rst_3 = data_13;\n   end\n   6'bx110x0 : begin\n     rx_7 = fsm_8;\n   end\n   default : begin \n     chip_9 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_20 ) == ( 5'bxx010 ) |-> rst_1 == clk_1 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 4'h2 ) |-> cfg_8 == hw_13 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 7'bx1x1x1x ) |-> reg_9 == cfg_17 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 7'b1011x11 ) |-> rst_3 == data_13 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 6'bx110x0 ) |-> rx_7 == fsm_8 ;endproperty \nproperty name; ( ( status_register_status_20 ) != 5'bxx010 ) || ( ( status_register_status_20 ) != 4'h2 ) || ( ( status_register_status_20 ) != 7'bx1x1x1x ) || ( ( status_register_status_20 ) != 7'b1011x11 ) || ( status_register_status_20 ) != 6'bx110x0 ) ) |-> chip_9 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_6 ) \n   6'bx1010x : begin\n     err_18 = clk_18;\n   end\n   7'h6 : begin\n     clk_14 = clk_17;\n   end\n   6'b00xxxx : begin\n     auth_3 = auth_14;\n   end\n   6'h20 : begin\n     clk_16 = reg_14;\n   end\n   default : begin \n     core_11 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( data_out_6 ) == ( 6'bx1010x ) |-> err_18 == clk_18 ;endproperty \nproperty name: ( data_out_6 ) == ( 7'h6 ) |-> clk_14 == clk_17 ;endproperty \nproperty name: ( data_out_6 ) == ( 6'b00xxxx ) |-> auth_3 == auth_14 ;endproperty \nproperty name: ( data_out_6 ) == ( 6'h20 ) |-> clk_16 == reg_14 ;endproperty \nproperty name; ( ( data_out_6 ) != 6'bx1010x ) || ( ( data_out_6 ) != 7'h6 ) || ( ( data_out_6 ) != 6'b00xxxx ) || ( data_out_6 ) != 6'h20 ) ) |-> core_11 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   6'b101x1x : begin\n     rst_15 = rx_14;\n   end\n   default : begin \n     data_2 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_8 ) == ( 6'b101x1x ) |-> rst_15 == rx_14 ;endproperty \nproperty name; ( instruction_buffer_8 ) != 6'b101x1x ) ) |-> data_2 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_2 ) \n   6'b100100 : begin\n     tx_15 = rx_5;\n   end\n   default : begin \n     tx_3 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( enable_2 ) == ( 6'b100100 ) |-> tx_15 == rx_5 ;endproperty \nproperty name; ( enable_2 ) != 6'b100100 ) ) |-> tx_3 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_12 ) \n   6'b1x110x : begin\n     tx_9 = auth_15;\n   end\n   7'b1x01000 : begin\n     data_13 = rst_14;\n   end\n   5'h7 : begin\n     reg_12 = err_10;\n   end\n   7'b0110001 : begin\n     rst_18 = rst_14;\n   end\n   default : begin \n     chip_15 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_12 ) == ( 6'b1x110x ) |-> tx_9 == auth_15 ;endproperty \nproperty name: ( write_enable_12 ) == ( 7'b1x01000 ) |-> data_13 == rst_14 ;endproperty \nproperty name: ( write_enable_12 ) == ( 5'h7 ) |-> reg_12 == err_10 ;endproperty \nproperty name: ( write_enable_12 ) == ( 7'b0110001 ) |-> rst_18 == rst_14 ;endproperty \nproperty name; ( ( write_enable_12 ) != 6'b1x110x ) || ( ( write_enable_12 ) != 7'b1x01000 ) || ( ( write_enable_12 ) != 5'h7 ) || ( write_enable_12 ) != 7'b0110001 ) ) |-> chip_15 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_9 ) \n   5'h10 : begin\n     fsm_11 = tx_3;\n   end\n   7'b0010101 : begin\n     rst_8 = rx_8;\n   end\n   6'bx001xx : begin\n     tx_13 = data_19;\n   end\n   clk_2 : begin\n     cfg_13 = rx_9;\n   end\n   7'hd : begin\n     sig_4 = rx_8;\n   end\n   default : begin \n     rx_14 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_9 ) == ( 5'h10 ) |-> fsm_11 == tx_3 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( 7'b0010101 ) |-> rst_8 == rx_8 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( 6'bx001xx ) |-> tx_13 == data_19 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( clk_2 ) |-> cfg_13 == rx_9 ;endproperty \nproperty name: ( interrupt_enable_9 ) == ( 7'hd ) |-> sig_4 == rx_8 ;endproperty \nproperty name; ( ( interrupt_enable_9 ) != 5'h10 ) || ( ( interrupt_enable_9 ) != 7'b0010101 ) || ( ( interrupt_enable_9 ) != 6'bx001xx ) || ( ( interrupt_enable_9 ) != clk_2 ) || ( interrupt_enable_9 ) != 7'hd ) ) |-> rx_14 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_20 ) \n   5'b01111 : begin\n     cfg_8 = clk_13;\n   end\n   default : begin \n     tx_3 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_20 ) == ( 5'b01111 ) |-> cfg_8 == clk_13 ;endproperty \nproperty name; ( operation_status_20 ) != 5'b01111 ) ) |-> tx_3 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_19 ) \n   7'bx0xx0xx : begin\n     data_9 = tx_14;\n   end\n   7'b1x000xx : begin\n     chip_20 = core_20;\n   end\n   core_8 : begin\n     rx_2 = data_2;\n   end\n   7'h25 : begin\n     fsm_7 = hw_6;\n   end\n   default : begin \n     hw_3 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( output_data_19 ) == ( 7'bx0xx0xx ) |-> data_9 == tx_14 ;endproperty \nproperty name: ( output_data_19 ) == ( 7'b1x000xx ) |-> chip_20 == core_20 ;endproperty \nproperty name: ( output_data_19 ) == ( core_8 ) |-> rx_2 == data_2 ;endproperty \nproperty name: ( output_data_19 ) == ( 7'h25 ) |-> fsm_7 == hw_6 ;endproperty \nproperty name; ( ( output_data_19 ) != 7'bx0xx0xx ) || ( ( output_data_19 ) != 7'b1x000xx ) || ( ( output_data_19 ) != core_8 ) || ( output_data_19 ) != 7'h25 ) ) |-> hw_3 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   7'h70 : begin\n     sig_1 = rst_2;\n   end\n   7'bx000100 : begin\n     rst_17 = clk_3;\n   end\n   7'b0111010 : begin\n     tx_19 = rx_2;\n   end\n   7'bxxxx11x : begin\n     auth_11 = tx_12;\n   end\n   default : begin \n     fsm_13 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_10 ) == ( 7'h70 ) |-> sig_1 == rst_2 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 7'bx000100 ) |-> rst_17 == clk_3 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 7'b0111010 ) |-> tx_19 == rx_2 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 7'bxxxx11x ) |-> auth_11 == tx_12 ;endproperty \nproperty name; ( ( input_status_register_10 ) != 7'h70 ) || ( ( input_status_register_10 ) != 7'bx000100 ) || ( ( input_status_register_10 ) != 7'b0111010 ) || ( input_status_register_10 ) != 7'bxxxx11x ) ) |-> fsm_13 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_18 ) \n   5'b0x1xx : begin\n     cfg_13 = auth_10;\n   end\n   default : begin \n     core_16 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_18 ) == ( 5'b0x1xx ) |-> cfg_13 == auth_10 ;endproperty \nproperty name; ( control_signal_18 ) != 5'b0x1xx ) ) |-> core_16 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_13 ) \n   4'b1x1x : begin\n     chip_9 = rx_18;\n   end\n   err_4 : begin\n     auth_6 = data_15;\n   end\n   core_15 : begin\n     core_3 = hw_12;\n   end\n   6'bx0x11x : begin\n     data_4 = fsm_12;\n   end\n   default : begin \n     cfg_13 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_13 ) == ( 4'b1x1x ) |-> chip_9 == rx_18 ;endproperty \nproperty name: ( ready_output_13 ) == ( err_4 ) |-> auth_6 == data_15 ;endproperty \nproperty name: ( ready_output_13 ) == ( core_15 ) |-> core_3 == hw_12 ;endproperty \nproperty name: ( ready_output_13 ) == ( 6'bx0x11x ) |-> data_4 == fsm_12 ;endproperty \nproperty name; ( ( ready_output_13 ) != 4'b1x1x ) || ( ( ready_output_13 ) != err_4 ) || ( ( ready_output_13 ) != core_15 ) || ( ready_output_13 ) != 6'bx0x11x ) ) |-> cfg_13 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_4 ) \n   7'h9 : begin\n     hw_13 = auth_9;\n   end\n   6'bxxx01x : begin\n     reg_4 = data_16;\n   end\n   7'h40 : begin\n     chip_1 = data_19;\n   end\n   2'bx1 : begin\n     auth_19 = auth_10;\n   end\n   default : begin \n     rx_14 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_4 ) == ( 7'h9 ) |-> hw_13 == auth_9 ;endproperty \nproperty name: ( error_flag_4 ) == ( 6'bxxx01x ) |-> reg_4 == data_16 ;endproperty \nproperty name: ( error_flag_4 ) == ( 7'h40 ) |-> chip_1 == data_19 ;endproperty \nproperty name: ( error_flag_4 ) == ( 2'bx1 ) |-> auth_19 == auth_10 ;endproperty \nproperty name; ( ( error_flag_4 ) != 7'h9 ) || ( ( error_flag_4 ) != 6'bxxx01x ) || ( ( error_flag_4 ) != 7'h40 ) || ( error_flag_4 ) != 2'bx1 ) ) |-> rx_14 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_15 ) \n   3'b10x : begin\n     cfg_14 = clk_17;\n   end\n   default : begin \n     auth_19 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( status_control_15 ) == ( 3'b10x ) |-> cfg_14 == clk_17 ;endproperty \nproperty name; ( status_control_15 ) != 3'b10x ) ) |-> auth_19 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_10 ) \n   7'h2c : begin\n     auth_10 = clk_11;\n   end\n   7'h5e : begin\n     data_10 = auth_13;\n   end\n   6'b1100xx : begin\n     rx_20 = data_8;\n   end\n   7'b11x11x1 : begin\n     reg_9 = core_8;\n   end\n   7'b000x0x0 : begin\n     auth_8 = auth_15;\n   end\n   default : begin \n     hw_4 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_10 ) == ( 7'h2c ) |-> auth_10 == clk_11 ;endproperty \nproperty name: ( output_status_register_10 ) == ( 7'h5e ) |-> data_10 == auth_13 ;endproperty \nproperty name: ( output_status_register_10 ) == ( 6'b1100xx ) |-> rx_20 == data_8 ;endproperty \nproperty name: ( output_status_register_10 ) == ( 7'b11x11x1 ) |-> reg_9 == core_8 ;endproperty \nproperty name: ( output_status_register_10 ) == ( 7'b000x0x0 ) |-> auth_8 == auth_15 ;endproperty \nproperty name; ( ( output_status_register_10 ) != 7'h2c ) || ( ( output_status_register_10 ) != 7'h5e ) || ( ( output_status_register_10 ) != 6'b1100xx ) || ( ( output_status_register_10 ) != 7'b11x11x1 ) || ( output_status_register_10 ) != 7'b000x0x0 ) ) |-> hw_4 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   7'bxx11010 : begin\n     err_20 = rx_17;\n   end\n   7'h54 : begin\n     clk_17 = auth_15;\n   end\n   7'bx010111 : begin\n     core_9 = data_12;\n   end\n   default : begin \n     rx_4 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_9 ) == ( 7'bxx11010 ) |-> err_20 == rx_17 ;endproperty \nproperty name: ( status_output_buffer_9 ) == ( 7'h54 ) |-> clk_17 == auth_15 ;endproperty \nproperty name: ( status_output_buffer_9 ) == ( 7'bx010111 ) |-> core_9 == data_12 ;endproperty \nproperty name; ( ( status_output_buffer_9 ) != 7'bxx11010 ) || ( ( status_output_buffer_9 ) != 7'h54 ) || ( status_output_buffer_9 ) != 7'bx010111 ) ) |-> rx_4 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_19 ) \n   4'b0xxx : begin\n     rst_3 = rst_11;\n   end\n   default : begin \n     tx_6 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( control_word_19 ) == ( 4'b0xxx ) |-> rst_3 == rst_11 ;endproperty \nproperty name; ( control_word_19 ) != 4'b0xxx ) ) |-> tx_6 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_9 ) \n   6'b011xx1 : begin\n     sig_8 = reg_19;\n   end\n   7'bxxxx111 : begin\n     rst_5 = auth_17;\n   end\n   7'b101xxx1 : begin\n     clk_15 = reg_10;\n   end\n   4'b10x1 : begin\n     sig_14 = clk_10;\n   end\n   7'b1x0x1x1 : begin\n     data_7 = auth_11;\n   end\n   default : begin \n     chip_2 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_9 ) == ( 6'b011xx1 ) |-> sig_8 == reg_19 ;endproperty \nproperty name: ( status_register_9 ) == ( 7'bxxxx111 ) |-> rst_5 == auth_17 ;endproperty \nproperty name: ( status_register_9 ) == ( 7'b101xxx1 ) |-> clk_15 == reg_10 ;endproperty \nproperty name: ( status_register_9 ) == ( 4'b10x1 ) |-> sig_14 == clk_10 ;endproperty \nproperty name: ( status_register_9 ) == ( 7'b1x0x1x1 ) |-> data_7 == auth_11 ;endproperty \nproperty name; ( ( status_register_9 ) != 6'b011xx1 ) || ( ( status_register_9 ) != 7'bxxxx111 ) || ( ( status_register_9 ) != 7'b101xxx1 ) || ( ( status_register_9 ) != 4'b10x1 ) || ( status_register_9 ) != 7'b1x0x1x1 ) ) |-> chip_2 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_13 ) \n   6'bx1011x : begin\n     fsm_13 = cfg_1;\n   end\n   7'bx11x1xx : begin\n     clk_10 = auth_11;\n   end\n   default : begin \n     auth_13 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( end_address_13 ) == ( 6'bx1011x ) |-> fsm_13 == cfg_1 ;endproperty \nproperty name: ( end_address_13 ) == ( 7'bx11x1xx ) |-> clk_10 == auth_11 ;endproperty \nproperty name; ( ( end_address_13 ) != 6'bx1011x ) || ( end_address_13 ) != 7'bx11x1xx ) ) |-> auth_13 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   5'bx1xx1 : begin\n     clk_2 = chip_8;\n   end\n   6'b10100x : begin\n     tx_19 = core_10;\n   end\n   default : begin \n     clk_5 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_17 ) == ( 5'bx1xx1 ) |-> clk_2 == chip_8 ;endproperty \nproperty name: ( acknowledge_17 ) == ( 6'b10100x ) |-> tx_19 == core_10 ;endproperty \nproperty name; ( ( acknowledge_17 ) != 5'bx1xx1 ) || ( acknowledge_17 ) != 6'b10100x ) ) |-> clk_5 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_15 ) \n   data_15 : begin\n     core_8 = rx_1;\n   end\n   7'b0110101 : begin\n     tx_14 = err_16;\n   end\n   7'b0x000x1 : begin\n     clk_19 = clk_19;\n   end\n   default : begin \n     auth_11 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_15 ) == ( data_15 ) |-> core_8 == rx_1 ;endproperty \nproperty name: ( data_status_15 ) == ( 7'b0110101 ) |-> tx_14 == err_16 ;endproperty \nproperty name: ( data_status_15 ) == ( 7'b0x000x1 ) |-> clk_19 == clk_19 ;endproperty \nproperty name; ( ( data_status_15 ) != data_15 ) || ( ( data_status_15 ) != 7'b0110101 ) || ( data_status_15 ) != 7'b0x000x1 ) ) |-> auth_11 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_10 ) \n   7'b0110100 : begin\n     cfg_14 = fsm_1;\n   end\n   5'hb : begin\n     cfg_7 = hw_15;\n   end\n   default : begin \n     reg_19 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( data_status_10 ) == ( 7'b0110100 ) |-> cfg_14 == fsm_1 ;endproperty \nproperty name: ( data_status_10 ) == ( 5'hb ) |-> cfg_7 == hw_15 ;endproperty \nproperty name; ( ( data_status_10 ) != 7'b0110100 ) || ( data_status_10 ) != 5'hb ) ) |-> reg_19 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_4 ) \n   7'b0000110 : begin\n     core_1 = core_8;\n   end\n   7'b1011x11 : begin\n     clk_13 = fsm_9;\n   end\n   7'bx0x01x1 : begin\n     cfg_6 = reg_5;\n   end\n   6'b0xx0x0 : begin\n     rx_3 = hw_4;\n   end\n   6'h37 : begin\n     clk_10 = tx_9;\n   end\n   default : begin \n     tx_18 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_4 ) == ( 7'b0000110 ) |-> core_1 == core_8 ;endproperty \nproperty name: ( interrupt_request_4 ) == ( 7'b1011x11 ) |-> clk_13 == fsm_9 ;endproperty \nproperty name: ( interrupt_request_4 ) == ( 7'bx0x01x1 ) |-> cfg_6 == reg_5 ;endproperty \nproperty name: ( interrupt_request_4 ) == ( 6'b0xx0x0 ) |-> rx_3 == hw_4 ;endproperty \nproperty name: ( interrupt_request_4 ) == ( 6'h37 ) |-> clk_10 == tx_9 ;endproperty \nproperty name; ( ( interrupt_request_4 ) != 7'b0000110 ) || ( ( interrupt_request_4 ) != 7'b1011x11 ) || ( ( interrupt_request_4 ) != 7'bx0x01x1 ) || ( ( interrupt_request_4 ) != 6'b0xx0x0 ) || ( interrupt_request_4 ) != 6'h37 ) ) |-> tx_18 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_10 ) \n   7'b0x0101x : begin\n     sig_12 = hw_8;\n   end\n   6'b0xxx0x : begin\n     clk_13 = cfg_12;\n   end\n   5'h8 : begin\n     hw_14 = cfg_20;\n   end\n   5'h9 : begin\n     clk_15 = chip_9;\n   end\n   default : begin \n     core_11 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_10 ) == ( 7'b0x0101x ) |-> sig_12 == hw_8 ;endproperty \nproperty name: ( flag_control_status_10 ) == ( 6'b0xxx0x ) |-> clk_13 == cfg_12 ;endproperty \nproperty name: ( flag_control_status_10 ) == ( 5'h8 ) |-> hw_14 == cfg_20 ;endproperty \nproperty name: ( flag_control_status_10 ) == ( 5'h9 ) |-> clk_15 == chip_9 ;endproperty \nproperty name; ( ( flag_control_status_10 ) != 7'b0x0101x ) || ( ( flag_control_status_10 ) != 6'b0xxx0x ) || ( ( flag_control_status_10 ) != 5'h8 ) || ( flag_control_status_10 ) != 5'h9 ) ) |-> core_11 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_20 ) \n   6'bxx0xx1 : begin\n     cfg_19 = auth_20;\n   end\n   6'bx01x1x : begin\n     clk_12 = err_2;\n   end\n   default : begin \n     fsm_19 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_20 ) == ( 6'bxx0xx1 ) |-> cfg_19 == auth_20 ;endproperty \nproperty name: ( input_status_20 ) == ( 6'bx01x1x ) |-> clk_12 == err_2 ;endproperty \nproperty name; ( ( input_status_20 ) != 6'bxx0xx1 ) || ( input_status_20 ) != 6'bx01x1x ) ) |-> fsm_19 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_5 ) \n   7'bxx0xx11 : begin\n     sig_20 = hw_19;\n   end\n   7'b00111xx : begin\n     hw_13 = clk_18;\n   end\n   5'bx0111 : begin\n     core_8 = sig_18;\n   end\n   7'h5c : begin\n     clk_2 = cfg_3;\n   end\n   7'b0111111 : begin\n     rst_6 = fsm_5;\n   end\n   default : begin \n     hw_5 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_5 ) == ( 7'bxx0xx11 ) |-> sig_20 == hw_19 ;endproperty \nproperty name: ( status_buffer_5 ) == ( 7'b00111xx ) |-> hw_13 == clk_18 ;endproperty \nproperty name: ( status_buffer_5 ) == ( 5'bx0111 ) |-> core_8 == sig_18 ;endproperty \nproperty name: ( status_buffer_5 ) == ( 7'h5c ) |-> clk_2 == cfg_3 ;endproperty \nproperty name: ( status_buffer_5 ) == ( 7'b0111111 ) |-> rst_6 == fsm_5 ;endproperty \nproperty name; ( ( status_buffer_5 ) != 7'bxx0xx11 ) || ( ( status_buffer_5 ) != 7'b00111xx ) || ( ( status_buffer_5 ) != 5'bx0111 ) || ( ( status_buffer_5 ) != 7'h5c ) || ( status_buffer_5 ) != 7'b0111111 ) ) |-> hw_5 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_6 ) \n   6'bx1111x : begin\n     auth_3 = reg_9;\n   end\n   6'b010001 : begin\n     rst_7 = sig_13;\n   end\n   6'b0101x1 : begin\n     err_20 = data_8;\n   end\n   default : begin \n     hw_14 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( instruction_6 ) == ( 6'bx1111x ) |-> auth_3 == reg_9 ;endproperty \nproperty name: ( instruction_6 ) == ( 6'b010001 ) |-> rst_7 == sig_13 ;endproperty \nproperty name: ( instruction_6 ) == ( 6'b0101x1 ) |-> err_20 == data_8 ;endproperty \nproperty name; ( ( instruction_6 ) != 6'bx1111x ) || ( ( instruction_6 ) != 6'b010001 ) || ( instruction_6 ) != 6'b0101x1 ) ) |-> hw_14 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_16 ) \n   6'h29 : begin\n     reg_7 = core_5;\n   end\n   7'b00111xx : begin\n     tx_14 = tx_5;\n   end\n   7'b01x0xx1 : begin\n     core_16 = sig_14;\n   end\n   7'b00xxxxx : begin\n     clk_20 = auth_5;\n   end\n   default : begin \n     err_1 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( output_data_16 ) == ( 6'h29 ) |-> reg_7 == core_5 ;endproperty \nproperty name: ( output_data_16 ) == ( 7'b00111xx ) |-> tx_14 == tx_5 ;endproperty \nproperty name: ( output_data_16 ) == ( 7'b01x0xx1 ) |-> core_16 == sig_14 ;endproperty \nproperty name: ( output_data_16 ) == ( 7'b00xxxxx ) |-> clk_20 == auth_5 ;endproperty \nproperty name; ( ( output_data_16 ) != 6'h29 ) || ( ( output_data_16 ) != 7'b00111xx ) || ( ( output_data_16 ) != 7'b01x0xx1 ) || ( output_data_16 ) != 7'b00xxxxx ) ) |-> err_1 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_1 ) \n   6'h10 : begin\n     rst_16 = reg_13;\n   end\n   7'b00x0000 : begin\n     err_16 = core_5;\n   end\n   7'h71 : begin\n     hw_2 = cfg_16;\n   end\n   default : begin \n     rx_5 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_1 ) == ( 6'h10 ) |-> rst_16 == reg_13 ;endproperty \nproperty name: ( data_register_status_1 ) == ( 7'b00x0000 ) |-> err_16 == core_5 ;endproperty \nproperty name: ( data_register_status_1 ) == ( 7'h71 ) |-> hw_2 == cfg_16 ;endproperty \nproperty name; ( ( data_register_status_1 ) != 6'h10 ) || ( ( data_register_status_1 ) != 7'b00x0000 ) || ( data_register_status_1 ) != 7'h71 ) ) |-> rx_5 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_14 ) \n   6'b100x0x : begin\n     core_8 = hw_19;\n   end\n   7'b1x1011x : begin\n     tx_18 = err_1;\n   end\n   fsm_2 : begin\n     tx_11 = hw_18;\n   end\n   default : begin \n     rx_2 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_14 ) == ( 6'b100x0x ) |-> core_8 == hw_19 ;endproperty \nproperty name: ( input_ready_14 ) == ( 7'b1x1011x ) |-> tx_18 == err_1 ;endproperty \nproperty name: ( input_ready_14 ) == ( fsm_2 ) |-> tx_11 == hw_18 ;endproperty \nproperty name; ( ( input_ready_14 ) != 6'b100x0x ) || ( ( input_ready_14 ) != 7'b1x1011x ) || ( input_ready_14 ) != fsm_2 ) ) |-> rx_2 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_7 ) \n   7'b0111011 : begin\n     cfg_5 = hw_13;\n   end\n   7'h26 : begin\n     auth_19 = clk_9;\n   end\n   7'b1xxx10x : begin\n     rst_10 = rx_1;\n   end\n   7'b01x0100 : begin\n     chip_8 = core_9;\n   end\n   default : begin \n     data_3 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_7 ) == ( 7'b0111011 ) |-> cfg_5 == hw_13 ;endproperty \nproperty name: ( valid_input_7 ) == ( 7'h26 ) |-> auth_19 == clk_9 ;endproperty \nproperty name: ( valid_input_7 ) == ( 7'b1xxx10x ) |-> rst_10 == rx_1 ;endproperty \nproperty name: ( valid_input_7 ) == ( 7'b01x0100 ) |-> chip_8 == core_9 ;endproperty \nproperty name; ( ( valid_input_7 ) != 7'b0111011 ) || ( ( valid_input_7 ) != 7'h26 ) || ( ( valid_input_7 ) != 7'b1xxx10x ) || ( valid_input_7 ) != 7'b01x0100 ) ) |-> data_3 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_12 ) \n   7'b1x0x1x1 : begin\n     clk_5 = rx_7;\n   end\n   5'bx1100 : begin\n     chip_17 = rx_5;\n   end\n   4'h0 : begin\n     data_5 = tx_6;\n   end\n   7'b1111101 : begin\n     cfg_11 = rx_8;\n   end\n   default : begin \n     clk_4 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_12 ) == ( 7'b1x0x1x1 ) |-> clk_5 == rx_7 ;endproperty \nproperty name: ( control_signal_12 ) == ( 5'bx1100 ) |-> chip_17 == rx_5 ;endproperty \nproperty name: ( control_signal_12 ) == ( 4'h0 ) |-> data_5 == tx_6 ;endproperty \nproperty name: ( control_signal_12 ) == ( 7'b1111101 ) |-> cfg_11 == rx_8 ;endproperty \nproperty name; ( ( control_signal_12 ) != 7'b1x0x1x1 ) || ( ( control_signal_12 ) != 5'bx1100 ) || ( ( control_signal_12 ) != 4'h0 ) || ( control_signal_12 ) != 7'b1111101 ) ) |-> clk_4 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_9 ) \n   7'b0x1xx0x : begin\n     core_11 = err_11;\n   end\n   7'bx1xx1xx : begin\n     rx_10 = clk_7;\n   end\n   default : begin \n     sig_3 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_9 ) == ( 7'b0x1xx0x ) |-> core_11 == err_11 ;endproperty \nproperty name: ( interrupt_control_status_9 ) == ( 7'bx1xx1xx ) |-> rx_10 == clk_7 ;endproperty \nproperty name; ( ( interrupt_control_status_9 ) != 7'b0x1xx0x ) || ( interrupt_control_status_9 ) != 7'bx1xx1xx ) ) |-> sig_3 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_13 ) \n   7'bx0xxxx1 : begin\n     fsm_17 = fsm_13;\n   end\n   6'bx1x0xx : begin\n     rx_6 = err_8;\n   end\n   rx_14 : begin\n     data_17 = data_13;\n   end\n   7'b1001001 : begin\n     reg_14 = err_14;\n   end\n   default : begin \n     data_5 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( status_output_13 ) == ( 7'bx0xxxx1 ) |-> fsm_17 == fsm_13 ;endproperty \nproperty name: ( status_output_13 ) == ( 6'bx1x0xx ) |-> rx_6 == err_8 ;endproperty \nproperty name: ( status_output_13 ) == ( rx_14 ) |-> data_17 == data_13 ;endproperty \nproperty name: ( status_output_13 ) == ( 7'b1001001 ) |-> reg_14 == err_14 ;endproperty \nproperty name; ( ( status_output_13 ) != 7'bx0xxxx1 ) || ( ( status_output_13 ) != 6'bx1x0xx ) || ( ( status_output_13 ) != rx_14 ) || ( status_output_13 ) != 7'b1001001 ) ) |-> data_5 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_18 ) \n   7'b00xx01x : begin\n     cfg_13 = rst_10;\n   end\n   default : begin \n     hw_9 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( address_status_18 ) == ( 7'b00xx01x ) |-> cfg_13 == rst_10 ;endproperty \nproperty name; ( address_status_18 ) != 7'b00xx01x ) ) |-> hw_9 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_14 ) \n   7'b1111100 : begin\n     fsm_19 = cfg_17;\n   end\n   7'b1000101 : begin\n     fsm_18 = rst_10;\n   end\n   6'b110xxx : begin\n     core_16 = cfg_1;\n   end\n   7'bx10101x : begin\n     cfg_8 = sig_6;\n   end\n   4'h5 : begin\n     hw_15 = reg_16;\n   end\n   default : begin \n     rx_13 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_14 ) == ( 7'b1111100 ) |-> fsm_19 == cfg_17 ;endproperty \nproperty name: ( ready_output_14 ) == ( 7'b1000101 ) |-> fsm_18 == rst_10 ;endproperty \nproperty name: ( ready_output_14 ) == ( 6'b110xxx ) |-> core_16 == cfg_1 ;endproperty \nproperty name: ( ready_output_14 ) == ( 7'bx10101x ) |-> cfg_8 == sig_6 ;endproperty \nproperty name: ( ready_output_14 ) == ( 4'h5 ) |-> hw_15 == reg_16 ;endproperty \nproperty name; ( ( ready_output_14 ) != 7'b1111100 ) || ( ( ready_output_14 ) != 7'b1000101 ) || ( ( ready_output_14 ) != 6'b110xxx ) || ( ( ready_output_14 ) != 7'bx10101x ) || ( ready_output_14 ) != 4'h5 ) ) |-> rx_13 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_5 ) \n   5'b0x110 : begin\n     core_13 = auth_9;\n   end\n   7'bx1x010x : begin\n     err_1 = fsm_19;\n   end\n   default : begin \n     hw_9 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( counter_5 ) == ( 5'b0x110 ) |-> core_13 == auth_9 ;endproperty \nproperty name: ( counter_5 ) == ( 7'bx1x010x ) |-> err_1 == fsm_19 ;endproperty \nproperty name; ( ( counter_5 ) != 5'b0x110 ) || ( counter_5 ) != 7'bx1x010x ) ) |-> hw_9 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_2 ) \n   7'b0xx101x : begin\n     hw_12 = tx_8;\n   end\n   6'bxx1xxx : begin\n     reg_9 = hw_3;\n   end\n   default : begin \n     rx_20 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_2 ) == ( 7'b0xx101x ) |-> hw_12 == tx_8 ;endproperty \nproperty name: ( interrupt_request_2 ) == ( 6'bxx1xxx ) |-> reg_9 == hw_3 ;endproperty \nproperty name; ( ( interrupt_request_2 ) != 7'b0xx101x ) || ( interrupt_request_2 ) != 6'bxx1xxx ) ) |-> rx_20 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_1 ) \n   6'b010x1x : begin\n     err_18 = sig_4;\n   end\n   7'h2 : begin\n     reg_14 = sig_14;\n   end\n   7'bxxx0101 : begin\n     clk_6 = data_16;\n   end\n   2'b00 : begin\n     tx_18 = rst_17;\n   end\n   default : begin \n     rx_1 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_1 ) == ( 6'b010x1x ) |-> err_18 == sig_4 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'h2 ) |-> reg_14 == sig_14 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 7'bxxx0101 ) |-> clk_6 == data_16 ;endproperty \nproperty name: ( status_register_status_1 ) == ( 2'b00 ) |-> tx_18 == rst_17 ;endproperty \nproperty name; ( ( status_register_status_1 ) != 6'b010x1x ) || ( ( status_register_status_1 ) != 7'h2 ) || ( ( status_register_status_1 ) != 7'bxxx0101 ) || ( status_register_status_1 ) != 2'b00 ) ) |-> rx_1 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_7 ) \n   7'b101xx00 : begin\n     auth_1 = hw_3;\n   end\n   5'bx1100 : begin\n     err_14 = data_7;\n   end\n   default : begin \n     hw_11 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_7 ) == ( 7'b101xx00 ) |-> auth_1 == hw_3 ;endproperty \nproperty name: ( data_status_7 ) == ( 5'bx1100 ) |-> err_14 == data_7 ;endproperty \nproperty name; ( ( data_status_7 ) != 7'b101xx00 ) || ( data_status_7 ) != 5'bx1100 ) ) |-> hw_11 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_20 ) \n   6'b0x0xx0 : begin\n     rst_19 = data_15;\n   end\n   7'h60 : begin\n     fsm_18 = cfg_15;\n   end\n   default : begin \n     cfg_10 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_20 ) == ( 6'b0x0xx0 ) |-> rst_19 == data_15 ;endproperty \nproperty name: ( instruction_register_20 ) == ( 7'h60 ) |-> fsm_18 == cfg_15 ;endproperty \nproperty name; ( ( instruction_register_20 ) != 6'b0x0xx0 ) || ( instruction_register_20 ) != 7'h60 ) ) |-> cfg_10 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'bx0110x1 : begin\n     reg_4 = cfg_19;\n   end\n   6'b011010 : begin\n     clk_15 = hw_17;\n   end\n   default : begin \n     chip_1 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_11 ) == ( 7'bx0110x1 ) |-> reg_4 == cfg_19 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 6'b011010 ) |-> clk_15 == hw_17 ;endproperty \nproperty name; ( ( control_register_status_11 ) != 7'bx0110x1 ) || ( control_register_status_11 ) != 6'b011010 ) ) |-> chip_1 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_17 ) \n   4'hf : begin\n     err_12 = rst_15;\n   end\n   6'b110x0x : begin\n     reg_3 = rx_17;\n   end\n   6'b011100 : begin\n     chip_11 = hw_12;\n   end\n   default : begin \n     core_9 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_17 ) == ( 4'hf ) |-> err_12 == rst_15 ;endproperty \nproperty name: ( instruction_register_17 ) == ( 6'b110x0x ) |-> reg_3 == rx_17 ;endproperty \nproperty name: ( instruction_register_17 ) == ( 6'b011100 ) |-> chip_11 == hw_12 ;endproperty \nproperty name; ( ( instruction_register_17 ) != 4'hf ) || ( ( instruction_register_17 ) != 6'b110x0x ) || ( instruction_register_17 ) != 6'b011100 ) ) |-> core_9 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_14 ) \n   7'hf : begin\n     rst_18 = rst_4;\n   end\n   default : begin \n     core_15 = rx_10;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_14 ) == ( 7'hf ) |-> rst_18 == rst_4 ;endproperty \nproperty name; ( data_buffer_status_14 ) != 7'hf ) ) |-> core_15 == rx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_5 ) \n   7'h58 : begin\n     core_20 = tx_15;\n   end\n   7'h17 : begin\n     cfg_6 = cfg_17;\n   end\n   7'b1x1x001 : begin\n     hw_19 = err_1;\n   end\n   7'b000x0x0 : begin\n     clk_4 = err_15;\n   end\n   7'b101101x : begin\n     core_17 = rx_7;\n   end\n   default : begin \n     reg_16 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_5 ) == ( 7'h58 ) |-> core_20 == tx_15 ;endproperty \nproperty name: ( ready_register_5 ) == ( 7'h17 ) |-> cfg_6 == cfg_17 ;endproperty \nproperty name: ( ready_register_5 ) == ( 7'b1x1x001 ) |-> hw_19 == err_1 ;endproperty \nproperty name: ( ready_register_5 ) == ( 7'b000x0x0 ) |-> clk_4 == err_15 ;endproperty \nproperty name: ( ready_register_5 ) == ( 7'b101101x ) |-> core_17 == rx_7 ;endproperty \nproperty name; ( ( ready_register_5 ) != 7'h58 ) || ( ( ready_register_5 ) != 7'h17 ) || ( ( ready_register_5 ) != 7'b1x1x001 ) || ( ( ready_register_5 ) != 7'b000x0x0 ) || ( ready_register_5 ) != 7'b101101x ) ) |-> reg_16 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_5 ) \n   7'b10xx1x0 : begin\n     core_13 = tx_10;\n   end\n   7'b00000x0 : begin\n     reg_12 = clk_14;\n   end\n   5'b11x0x : begin\n     sig_19 = tx_3;\n   end\n   5'hx : begin\n     tx_8 = err_3;\n   end\n   3'bx0x : begin\n     reg_1 = chip_11;\n   end\n   default : begin \n     hw_14 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_5 ) == ( 7'b10xx1x0 ) |-> core_13 == tx_10 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 7'b00000x0 ) |-> reg_12 == clk_14 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 5'b11x0x ) |-> sig_19 == tx_3 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 5'hx ) |-> tx_8 == err_3 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 3'bx0x ) |-> reg_1 == chip_11 ;endproperty \nproperty name; ( ( input_buffer_5 ) != 7'b10xx1x0 ) || ( ( input_buffer_5 ) != 7'b00000x0 ) || ( ( input_buffer_5 ) != 5'b11x0x ) || ( ( input_buffer_5 ) != 5'hx ) || ( input_buffer_5 ) != 3'bx0x ) ) |-> hw_14 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_7 ) \n   4'b1001 : begin\n     clk_8 = sig_8;\n   end\n   7'h73 : begin\n     rx_4 = rst_12;\n   end\n   default : begin \n     reg_3 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_7 ) == ( 4'b1001 ) |-> clk_8 == sig_8 ;endproperty \nproperty name: ( write_complete_7 ) == ( 7'h73 ) |-> rx_4 == rst_12 ;endproperty \nproperty name; ( ( write_complete_7 ) != 4'b1001 ) || ( write_complete_7 ) != 7'h73 ) ) |-> reg_3 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_18 ) \n   7'b1xx0xxx : begin\n     auth_12 = rst_4;\n   end\n   7'h1a : begin\n     rx_13 = data_8;\n   end\n   rst_4 : begin\n     reg_10 = chip_8;\n   end\n   7'bx11xxx1 : begin\n     tx_11 = cfg_1;\n   end\n   reg_18 : begin\n     auth_16 = cfg_8;\n   end\n   default : begin \n     hw_17 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_18 ) == ( 7'b1xx0xxx ) |-> auth_12 == rst_4 ;endproperty \nproperty name: ( control_flag_register_18 ) == ( 7'h1a ) |-> rx_13 == data_8 ;endproperty \nproperty name: ( control_flag_register_18 ) == ( rst_4 ) |-> reg_10 == chip_8 ;endproperty \nproperty name: ( control_flag_register_18 ) == ( 7'bx11xxx1 ) |-> tx_11 == cfg_1 ;endproperty \nproperty name: ( control_flag_register_18 ) == ( reg_18 ) |-> auth_16 == cfg_8 ;endproperty \nproperty name; ( ( control_flag_register_18 ) != 7'b1xx0xxx ) || ( ( control_flag_register_18 ) != 7'h1a ) || ( ( control_flag_register_18 ) != rst_4 ) || ( ( control_flag_register_18 ) != 7'bx11xxx1 ) || ( control_flag_register_18 ) != reg_18 ) ) |-> hw_17 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_9 ) \n   7'bx0xx0xx : begin\n     err_6 = sig_8;\n   end\n   4'b11x0 : begin\n     auth_8 = hw_13;\n   end\n   6'bx1101x : begin\n     err_8 = clk_10;\n   end\n   default : begin \n     sig_7 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_9 ) == ( 7'bx0xx0xx ) |-> err_6 == sig_8 ;endproperty \nproperty name: ( instruction_9 ) == ( 4'b11x0 ) |-> auth_8 == hw_13 ;endproperty \nproperty name: ( instruction_9 ) == ( 6'bx1101x ) |-> err_8 == clk_10 ;endproperty \nproperty name; ( ( instruction_9 ) != 7'bx0xx0xx ) || ( ( instruction_9 ) != 4'b11x0 ) || ( instruction_9 ) != 6'bx1101x ) ) |-> sig_7 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'bx00x0x0 : begin\n     core_2 = sig_1;\n   end\n   7'b1100101 : begin\n     rx_1 = rx_13;\n   end\n   7'b01xxxxx : begin\n     cfg_1 = sig_4;\n   end\n   3'bx10 : begin\n     reg_14 = rst_13;\n   end\n   7'b101xxx1 : begin\n     err_17 = rst_15;\n   end\n   default : begin \n     tx_18 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( control_data_18 ) == ( 7'bx00x0x0 ) |-> core_2 == sig_1 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'b1100101 ) |-> rx_1 == rx_13 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'b01xxxxx ) |-> cfg_1 == sig_4 ;endproperty \nproperty name: ( control_data_18 ) == ( 3'bx10 ) |-> reg_14 == rst_13 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'b101xxx1 ) |-> err_17 == rst_15 ;endproperty \nproperty name; ( ( control_data_18 ) != 7'bx00x0x0 ) || ( ( control_data_18 ) != 7'b1100101 ) || ( ( control_data_18 ) != 7'b01xxxxx ) || ( ( control_data_18 ) != 3'bx10 ) || ( control_data_18 ) != 7'b101xxx1 ) ) |-> tx_18 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_8 ) \n   5'bxx011 : begin\n     fsm_2 = data_1;\n   end\n   6'b100100 : begin\n     tx_15 = data_4;\n   end\n   6'bx0x111 : begin\n     auth_3 = hw_1;\n   end\n   7'h23 : begin\n     fsm_5 = reg_1;\n   end\n   7'bx01x011 : begin\n     clk_5 = data_14;\n   end\n   default : begin \n     fsm_9 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_8 ) == ( 5'bxx011 ) |-> fsm_2 == data_1 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 6'b100100 ) |-> tx_15 == data_4 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 6'bx0x111 ) |-> auth_3 == hw_1 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 7'h23 ) |-> fsm_5 == reg_1 ;endproperty \nproperty name: ( acknowledge_8 ) == ( 7'bx01x011 ) |-> clk_5 == data_14 ;endproperty \nproperty name; ( ( acknowledge_8 ) != 5'bxx011 ) || ( ( acknowledge_8 ) != 6'b100100 ) || ( ( acknowledge_8 ) != 6'bx0x111 ) || ( ( acknowledge_8 ) != 7'h23 ) || ( acknowledge_8 ) != 7'bx01x011 ) ) |-> fsm_9 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_12 ) \n   6'b101x11 : begin\n     rx_20 = chip_6;\n   end\n   default : begin \n     sig_1 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_12 ) == ( 6'b101x11 ) |-> rx_20 == chip_6 ;endproperty \nproperty name; ( control_status_buffer_12 ) != 6'b101x11 ) ) |-> sig_1 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_15 ) \n   7'bx1111xx : begin\n     auth_11 = err_1;\n   end\n   6'b1x0x11 : begin\n     chip_1 = sig_16;\n   end\n   hw : begin\n     rx_1 = tx_5;\n   end\n   default : begin \n     auth_4 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( control_register_15 ) == ( 7'bx1111xx ) |-> auth_11 == err_1 ;endproperty \nproperty name: ( control_register_15 ) == ( 6'b1x0x11 ) |-> chip_1 == sig_16 ;endproperty \nproperty name: ( control_register_15 ) == ( hw ) |-> rx_1 == tx_5 ;endproperty \nproperty name; ( ( control_register_15 ) != 7'bx1111xx ) || ( ( control_register_15 ) != 6'b1x0x11 ) || ( control_register_15 ) != hw ) ) |-> auth_4 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   6'b1xxxx1 : begin\n     fsm_9 = auth_15;\n   end\n   7'b0xxxx11 : begin\n     hw_2 = fsm_3;\n   end\n   7'b10110x1 : begin\n     rx_2 = cfg_12;\n   end\n   6'h27 : begin\n     data_13 = fsm_17;\n   end\n   default : begin \n     data_12 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 6'b1xxxx1 ) |-> fsm_9 == auth_15 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'b0xxxx11 ) |-> hw_2 == fsm_3 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'b10110x1 ) |-> rx_2 == cfg_12 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'h27 ) |-> data_13 == fsm_17 ;endproperty \nproperty name; ( ( control_data_8 ) != 6'b1xxxx1 ) || ( ( control_data_8 ) != 7'b0xxxx11 ) || ( ( control_data_8 ) != 7'b10110x1 ) || ( control_data_8 ) != 6'h27 ) ) |-> data_12 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_9 ) \n   3'h3 : begin\n     fsm_4 = chip_15;\n   end\n   default : begin \n     sig_7 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( address_status_9 ) == ( 3'h3 ) |-> fsm_4 == chip_15 ;endproperty \nproperty name; ( address_status_9 ) != 3'h3 ) ) |-> sig_7 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_10 ) \n   6'bxx1x1x : begin\n     rst_9 = rst_13;\n   end\n   default : begin \n     sig_9 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_10 ) == ( 6'bxx1x1x ) |-> rst_9 == rst_13 ;endproperty \nproperty name; ( output_buffer_status_10 ) != 6'bxx1x1x ) ) |-> sig_9 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_18 ) \n   7'b10xxxxx : begin\n     rst_11 = tx_9;\n   end\n   5'h1 : begin\n     auth_3 = chip_13;\n   end\n   7'b0000001 : begin\n     reg_9 = reg_8;\n   end\n   5'b101xx : begin\n     err_9 = err_8;\n   end\n   default : begin \n     data_15 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( result_register_18 ) == ( 7'b10xxxxx ) |-> rst_11 == tx_9 ;endproperty \nproperty name: ( result_register_18 ) == ( 5'h1 ) |-> auth_3 == chip_13 ;endproperty \nproperty name: ( result_register_18 ) == ( 7'b0000001 ) |-> reg_9 == reg_8 ;endproperty \nproperty name: ( result_register_18 ) == ( 5'b101xx ) |-> err_9 == err_8 ;endproperty \nproperty name; ( ( result_register_18 ) != 7'b10xxxxx ) || ( ( result_register_18 ) != 5'h1 ) || ( ( result_register_18 ) != 7'b0000001 ) || ( result_register_18 ) != 5'b101xx ) ) |-> data_15 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_5 ) \n   7'b11xx101 : begin\n     err_11 = auth_2;\n   end\n   6'b1011xx : begin\n     tx_9 = reg_18;\n   end\n   5'b1x11x : begin\n     tx_11 = sig_7;\n   end\n   6'b111x1x : begin\n     fsm_17 = cfg_5;\n   end\n   default : begin \n     data_6 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_5 ) == ( 7'b11xx101 ) |-> err_11 == auth_2 ;endproperty \nproperty name: ( control_register_status_status_5 ) == ( 6'b1011xx ) |-> tx_9 == reg_18 ;endproperty \nproperty name: ( control_register_status_status_5 ) == ( 5'b1x11x ) |-> tx_11 == sig_7 ;endproperty \nproperty name: ( control_register_status_status_5 ) == ( 6'b111x1x ) |-> fsm_17 == cfg_5 ;endproperty \nproperty name; ( ( control_register_status_status_5 ) != 7'b11xx101 ) || ( ( control_register_status_status_5 ) != 6'b1011xx ) || ( ( control_register_status_status_5 ) != 5'b1x11x ) || ( control_register_status_status_5 ) != 6'b111x1x ) ) |-> data_6 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_3 ) \n   7'b1xxxxxx : begin\n     fsm_9 = auth_10;\n   end\n   core_8 : begin\n     fsm_14 = rst_16;\n   end\n   7'b0111010 : begin\n     fsm_4 = cfg_10;\n   end\n   7'bx010x00 : begin\n     reg_14 = hw_11;\n   end\n   7'b11011xx : begin\n     tx_3 = rst_13;\n   end\n   default : begin \n     hw_7 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_3 ) == ( 7'b1xxxxxx ) |-> fsm_9 == auth_10 ;endproperty \nproperty name: ( control_valid_3 ) == ( core_8 ) |-> fsm_14 == rst_16 ;endproperty \nproperty name: ( control_valid_3 ) == ( 7'b0111010 ) |-> fsm_4 == cfg_10 ;endproperty \nproperty name: ( control_valid_3 ) == ( 7'bx010x00 ) |-> reg_14 == hw_11 ;endproperty \nproperty name: ( control_valid_3 ) == ( 7'b11011xx ) |-> tx_3 == rst_13 ;endproperty \nproperty name; ( ( control_valid_3 ) != 7'b1xxxxxx ) || ( ( control_valid_3 ) != core_8 ) || ( ( control_valid_3 ) != 7'b0111010 ) || ( ( control_valid_3 ) != 7'bx010x00 ) || ( control_valid_3 ) != 7'b11011xx ) ) |-> hw_7 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_20 ) \n   3'bx1x : begin\n     tx_4 = clk_19;\n   end\n   7'h70 : begin\n     hw_3 = cfg_12;\n   end\n   default : begin \n     clk_11 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( control_register_20 ) == ( 3'bx1x ) |-> tx_4 == clk_19 ;endproperty \nproperty name: ( control_register_20 ) == ( 7'h70 ) |-> hw_3 == cfg_12 ;endproperty \nproperty name; ( ( control_register_20 ) != 3'bx1x ) || ( control_register_20 ) != 7'h70 ) ) |-> clk_11 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_2 ) \n   5'b1100x : begin\n     rst_18 = reg_17;\n   end\n   7'b0xx11xx : begin\n     rx_11 = chip_2;\n   end\n   6'b111x11 : begin\n     sig_4 = data_5;\n   end\n   6'bx1111x : begin\n     cfg_1 = tx_4;\n   end\n   default : begin \n     sig_6 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_2 ) == ( 5'b1100x ) |-> rst_18 == reg_17 ;endproperty \nproperty name: ( control_valid_2 ) == ( 7'b0xx11xx ) |-> rx_11 == chip_2 ;endproperty \nproperty name: ( control_valid_2 ) == ( 6'b111x11 ) |-> sig_4 == data_5 ;endproperty \nproperty name: ( control_valid_2 ) == ( 6'bx1111x ) |-> cfg_1 == tx_4 ;endproperty \nproperty name; ( ( control_valid_2 ) != 5'b1100x ) || ( ( control_valid_2 ) != 7'b0xx11xx ) || ( ( control_valid_2 ) != 6'b111x11 ) || ( control_valid_2 ) != 6'bx1111x ) ) |-> sig_6 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_19 ) \n   7'b0xxxxx1 : begin\n     rst_8 = core_10;\n   end\n   default : begin \n     chip_15 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( instruction_19 ) == ( 7'b0xxxxx1 ) |-> rst_8 == core_10 ;endproperty \nproperty name; ( instruction_19 ) != 7'b0xxxxx1 ) ) |-> chip_15 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_15 ) \n   5'b10x00 : begin\n     sig_9 = cfg_18;\n   end\n   7'b10x01xx : begin\n     hw_7 = sig_3;\n   end\n   2'bx0 : begin\n     auth_3 = chip_20;\n   end\n   default : begin \n     sig_4 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_15 ) == ( 5'b10x00 ) |-> sig_9 == cfg_18 ;endproperty \nproperty name: ( status_register_buffer_15 ) == ( 7'b10x01xx ) |-> hw_7 == sig_3 ;endproperty \nproperty name: ( status_register_buffer_15 ) == ( 2'bx0 ) |-> auth_3 == chip_20 ;endproperty \nproperty name; ( ( status_register_buffer_15 ) != 5'b10x00 ) || ( ( status_register_buffer_15 ) != 7'b10x01xx ) || ( status_register_buffer_15 ) != 2'bx0 ) ) |-> sig_4 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_8 ) \n   7'b1101101 : begin\n     reg_10 = fsm_13;\n   end\n   6'b010110 : begin\n     auth_5 = err_12;\n   end\n   7'bx110x01 : begin\n     rx_7 = fsm_19;\n   end\n   5'b00x1x : begin\n     hw_1 = sig_5;\n   end\n   default : begin \n     sig_9 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_input_8 ) == ( 7'b1101101 ) |-> reg_10 == fsm_13 ;endproperty \nproperty name: ( control_input_8 ) == ( 6'b010110 ) |-> auth_5 == err_12 ;endproperty \nproperty name: ( control_input_8 ) == ( 7'bx110x01 ) |-> rx_7 == fsm_19 ;endproperty \nproperty name: ( control_input_8 ) == ( 5'b00x1x ) |-> hw_1 == sig_5 ;endproperty \nproperty name; ( ( control_input_8 ) != 7'b1101101 ) || ( ( control_input_8 ) != 6'b010110 ) || ( ( control_input_8 ) != 7'bx110x01 ) || ( control_input_8 ) != 5'b00x1x ) ) |-> sig_9 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_15 ) \n   6'h2 : begin\n     cfg_14 = sig_3;\n   end\n   7'bxxx11xx : begin\n     hw_4 = auth_11;\n   end\n   6'bx0xx00 : begin\n     tx_13 = cfg_11;\n   end\n   5'b0xxxx : begin\n     chip_7 = fsm_14;\n   end\n   default : begin \n     sig_5 = hw_7;\n   end\nendcase",
        "Assertion": "property name: ( command_status_15 ) == ( 6'h2 ) |-> cfg_14 == sig_3 ;endproperty \nproperty name: ( command_status_15 ) == ( 7'bxxx11xx ) |-> hw_4 == auth_11 ;endproperty \nproperty name: ( command_status_15 ) == ( 6'bx0xx00 ) |-> tx_13 == cfg_11 ;endproperty \nproperty name: ( command_status_15 ) == ( 5'b0xxxx ) |-> chip_7 == fsm_14 ;endproperty \nproperty name; ( ( command_status_15 ) != 6'h2 ) || ( ( command_status_15 ) != 7'bxxx11xx ) || ( ( command_status_15 ) != 6'bx0xx00 ) || ( command_status_15 ) != 5'b0xxxx ) ) |-> sig_5 == hw_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_7 ) \n   7'b1001x10 : begin\n     clk_13 = data_7;\n   end\n   default : begin \n     reg_14 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_7 ) == ( 7'b1001x10 ) |-> clk_13 == data_7 ;endproperty \nproperty name; ( data_buffer_7 ) != 7'b1001x10 ) ) |-> reg_14 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_11 ) \n   7'b1110000 : begin\n     chip_3 = cfg_19;\n   end\n   default : begin \n     data_11 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_11 ) == ( 7'b1110000 ) |-> chip_3 == cfg_19 ;endproperty \nproperty name; ( data_buffer_11 ) != 7'b1110000 ) ) |-> data_11 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_10 ) \n   7'h34 : begin\n     hw_18 = chip_13;\n   end\n   default : begin \n     err_10 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( output_data_10 ) == ( 7'h34 ) |-> hw_18 == chip_13 ;endproperty \nproperty name; ( output_data_10 ) != 7'h34 ) ) |-> err_10 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_18 ) \n   6'b111010 : begin\n     cfg_17 = fsm_9;\n   end\n   7'b0x00100 : begin\n     fsm_15 = hw_15;\n   end\n   6'h1f : begin\n     cfg_16 = tx_4;\n   end\n   default : begin \n     sig_16 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( enable_18 ) == ( 6'b111010 ) |-> cfg_17 == fsm_9 ;endproperty \nproperty name: ( enable_18 ) == ( 7'b0x00100 ) |-> fsm_15 == hw_15 ;endproperty \nproperty name: ( enable_18 ) == ( 6'h1f ) |-> cfg_16 == tx_4 ;endproperty \nproperty name; ( ( enable_18 ) != 6'b111010 ) || ( ( enable_18 ) != 7'b0x00100 ) || ( enable_18 ) != 6'h1f ) ) |-> sig_16 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_11 ) \n   6'h18 : begin\n     auth_14 = sig_17;\n   end\n   5'b11010 : begin\n     data_1 = chip_3;\n   end\n   default : begin \n     hw_20 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( end_address_11 ) == ( 6'h18 ) |-> auth_14 == sig_17 ;endproperty \nproperty name: ( end_address_11 ) == ( 5'b11010 ) |-> data_1 == chip_3 ;endproperty \nproperty name; ( ( end_address_11 ) != 6'h18 ) || ( end_address_11 ) != 5'b11010 ) ) |-> hw_20 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_18 ) \n   6'h3 : begin\n     reg_17 = sig_8;\n   end\n   6'b011110 : begin\n     hw_11 = clk_15;\n   end\n   default : begin \n     sig_18 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_18 ) == ( 6'h3 ) |-> reg_17 == sig_8 ;endproperty \nproperty name: ( write_complete_18 ) == ( 6'b011110 ) |-> hw_11 == clk_15 ;endproperty \nproperty name; ( ( write_complete_18 ) != 6'h3 ) || ( write_complete_18 ) != 6'b011110 ) ) |-> sig_18 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_8 ) \n   6'b1111x1 : begin\n     rx_4 = core_6;\n   end\n   6'b1x10x0 : begin\n     sig_3 = hw_15;\n   end\n   7'b111x11x : begin\n     core_9 = chip_8;\n   end\n   default : begin \n     auth_9 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_8 ) == ( 6'b1111x1 ) |-> rx_4 == core_6 ;endproperty \nproperty name: ( ready_output_8 ) == ( 6'b1x10x0 ) |-> sig_3 == hw_15 ;endproperty \nproperty name: ( ready_output_8 ) == ( 7'b111x11x ) |-> core_9 == chip_8 ;endproperty \nproperty name; ( ( ready_output_8 ) != 6'b1111x1 ) || ( ( ready_output_8 ) != 6'b1x10x0 ) || ( ready_output_8 ) != 7'b111x11x ) ) |-> auth_9 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_18 ) \n   7'bxx1xxxx : begin\n     hw_6 = auth_8;\n   end\n   6'h28 : begin\n     hw_19 = tx_14;\n   end\n   default : begin \n     sig_3 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( status_control_18 ) == ( 7'bxx1xxxx ) |-> hw_6 == auth_8 ;endproperty \nproperty name: ( status_control_18 ) == ( 6'h28 ) |-> hw_19 == tx_14 ;endproperty \nproperty name; ( ( status_control_18 ) != 7'bxx1xxxx ) || ( status_control_18 ) != 6'h28 ) ) |-> sig_3 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   6'bx01xxx : begin\n     auth_3 = hw_10;\n   end\n   7'b1110000 : begin\n     auth_8 = tx_5;\n   end\n   7'b001x0xx : begin\n     clk_17 = core_15;\n   end\n   6'b0xxx00 : begin\n     fsm_4 = fsm_12;\n   end\n   5'b0001x : begin\n     reg_15 = core_12;\n   end\n   default : begin \n     tx_15 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_2 ) == ( 6'bx01xxx ) |-> auth_3 == hw_10 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'b1110000 ) |-> auth_8 == tx_5 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'b001x0xx ) |-> clk_17 == core_15 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 6'b0xxx00 ) |-> fsm_4 == fsm_12 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 5'b0001x ) |-> reg_15 == core_12 ;endproperty \nproperty name; ( ( output_buffer_status_2 ) != 6'bx01xxx ) || ( ( output_buffer_status_2 ) != 7'b1110000 ) || ( ( output_buffer_status_2 ) != 7'b001x0xx ) || ( ( output_buffer_status_2 ) != 6'b0xxx00 ) || ( output_buffer_status_2 ) != 5'b0001x ) ) |-> tx_15 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_6 ) \n   6'b10x11x : begin\n     core_14 = core_12;\n   end\n   7'h16 : begin\n     cfg_13 = clk_5;\n   end\n   7'bx00100x : begin\n     clk_16 = cfg_15;\n   end\n   7'bx101x0x : begin\n     data_3 = reg_6;\n   end\n   data_16 : begin\n     auth_1 = clk_14;\n   end\n   default : begin \n     tx_3 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_6 ) == ( 6'b10x11x ) |-> core_14 == core_12 ;endproperty \nproperty name: ( input_buffer_6 ) == ( 7'h16 ) |-> cfg_13 == clk_5 ;endproperty \nproperty name: ( input_buffer_6 ) == ( 7'bx00100x ) |-> clk_16 == cfg_15 ;endproperty \nproperty name: ( input_buffer_6 ) == ( 7'bx101x0x ) |-> data_3 == reg_6 ;endproperty \nproperty name: ( input_buffer_6 ) == ( data_16 ) |-> auth_1 == clk_14 ;endproperty \nproperty name; ( ( input_buffer_6 ) != 6'b10x11x ) || ( ( input_buffer_6 ) != 7'h16 ) || ( ( input_buffer_6 ) != 7'bx00100x ) || ( ( input_buffer_6 ) != 7'bx101x0x ) || ( input_buffer_6 ) != data_16 ) ) |-> tx_3 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_6 ) \n   rx_13 : begin\n     sig_2 = data_11;\n   end\n   7'b110x1x0 : begin\n     reg_20 = tx_13;\n   end\n   default : begin \n     hw_6 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_6 ) == ( rx_13 ) |-> sig_2 == data_11 ;endproperty \nproperty name: ( data_register_status_6 ) == ( 7'b110x1x0 ) |-> reg_20 == tx_13 ;endproperty \nproperty name; ( ( data_register_status_6 ) != rx_13 ) || ( data_register_status_6 ) != 7'b110x1x0 ) ) |-> hw_6 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_12 ) \n   6'h2e : begin\n     reg_3 = sig_8;\n   end\n   7'bx100100 : begin\n     hw_2 = auth_17;\n   end\n   7'bx101x00 : begin\n     core_2 = clk_18;\n   end\n   6'h8 : begin\n     err_10 = rx_16;\n   end\n   default : begin \n     chip_9 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_12 ) == ( 6'h2e ) |-> reg_3 == sig_8 ;endproperty \nproperty name: ( control_status_buffer_12 ) == ( 7'bx100100 ) |-> hw_2 == auth_17 ;endproperty \nproperty name: ( control_status_buffer_12 ) == ( 7'bx101x00 ) |-> core_2 == clk_18 ;endproperty \nproperty name: ( control_status_buffer_12 ) == ( 6'h8 ) |-> err_10 == rx_16 ;endproperty \nproperty name; ( ( control_status_buffer_12 ) != 6'h2e ) || ( ( control_status_buffer_12 ) != 7'bx100100 ) || ( ( control_status_buffer_12 ) != 7'bx101x00 ) || ( control_status_buffer_12 ) != 6'h8 ) ) |-> chip_9 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_9 ) \n   5'b10011 : begin\n     core_18 = reg_6;\n   end\n   err_8 : begin\n     data_5 = sig_16;\n   end\n   default : begin \n     chip_4 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_9 ) == ( 5'b10011 ) |-> core_18 == reg_6 ;endproperty \nproperty name: ( data_status_register_9 ) == ( err_8 ) |-> data_5 == sig_16 ;endproperty \nproperty name; ( ( data_status_register_9 ) != 5'b10011 ) || ( data_status_register_9 ) != err_8 ) ) |-> chip_4 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_16 ) \n   7'h34 : begin\n     rst_17 = data_18;\n   end\n   default : begin \n     sig_18 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_16 ) == ( 7'h34 ) |-> rst_17 == data_18 ;endproperty \nproperty name; ( flag_register_16 ) != 7'h34 ) ) |-> sig_18 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_15 ) \n   6'bxx0110 : begin\n     cfg_10 = fsm_9;\n   end\n   default : begin \n     chip_15 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_15 ) == ( 6'bxx0110 ) |-> cfg_10 == fsm_9 ;endproperty \nproperty name; ( control_register_status_status_15 ) != 6'bxx0110 ) ) |-> chip_15 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_11 ) \n   6'b000000 : begin\n     chip_7 = chip_16;\n   end\n   5'bxx000 : begin\n     hw_14 = sig_6;\n   end\n   default : begin \n     clk_8 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_11 ) == ( 6'b000000 ) |-> chip_7 == chip_16 ;endproperty \nproperty name: ( mode_register_11 ) == ( 5'bxx000 ) |-> hw_14 == sig_6 ;endproperty \nproperty name; ( ( mode_register_11 ) != 6'b000000 ) || ( mode_register_11 ) != 5'bxx000 ) ) |-> clk_8 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_8 ) \n   clk_18 : begin\n     clk_9 = rst_6;\n   end\n   default : begin \n     err_20 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_8 ) == ( clk_18 ) |-> clk_9 == rst_6 ;endproperty \nproperty name; ( flag_status_8 ) != clk_18 ) ) |-> err_20 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   6'b1xx11x : begin\n     hw_6 = tx_12;\n   end\n   5'hb : begin\n     err_2 = core_19;\n   end\n   2'h3 : begin\n     chip_15 = chip_1;\n   end\n   7'b0100110 : begin\n     sig_3 = hw_8;\n   end\n   fsm_6 : begin\n     clk_17 = fsm_12;\n   end\n   default : begin \n     core_20 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_18 ) == ( 6'b1xx11x ) |-> hw_6 == tx_12 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 5'hb ) |-> err_2 == core_19 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 2'h3 ) |-> chip_15 == chip_1 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 7'b0100110 ) |-> sig_3 == hw_8 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( fsm_6 ) |-> clk_17 == fsm_12 ;endproperty \nproperty name; ( ( transfer_complete_18 ) != 6'b1xx11x ) || ( ( transfer_complete_18 ) != 5'hb ) || ( ( transfer_complete_18 ) != 2'h3 ) || ( ( transfer_complete_18 ) != 7'b0100110 ) || ( transfer_complete_18 ) != fsm_6 ) ) |-> core_20 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_5 ) \n   7'h20 : begin\n     clk_13 = tx_7;\n   end\n   default : begin \n     tx_13 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_5 ) == ( 7'h20 ) |-> clk_13 == tx_7 ;endproperty \nproperty name; ( data_control_status_5 ) != 7'h20 ) ) |-> tx_13 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_4 ) \n   6'b0xxx00 : begin\n     core_9 = reg_4;\n   end\n   default : begin \n     auth_13 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( command_status_4 ) == ( 6'b0xxx00 ) |-> core_9 == reg_4 ;endproperty \nproperty name; ( command_status_4 ) != 6'b0xxx00 ) ) |-> auth_13 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   6'h23 : begin\n     clk_20 = reg_7;\n   end\n   default : begin \n     data_19 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_13 ) == ( 6'h23 ) |-> clk_20 == reg_7 ;endproperty \nproperty name; ( acknowledge_signal_13 ) != 6'h23 ) ) |-> data_19 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_4 ) \n   4'h0 : begin\n     rx_20 = chip_12;\n   end\n   6'b0x0x00 : begin\n     auth_17 = core_3;\n   end\n   7'h7b : begin\n     hw_8 = auth_6;\n   end\n   6'bx10xxx : begin\n     sig_12 = tx_15;\n   end\n   default : begin \n     reg_9 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_4 ) == ( 4'h0 ) |-> rx_20 == chip_12 ;endproperty \nproperty name: ( transfer_complete_4 ) == ( 6'b0x0x00 ) |-> auth_17 == core_3 ;endproperty \nproperty name: ( transfer_complete_4 ) == ( 7'h7b ) |-> hw_8 == auth_6 ;endproperty \nproperty name: ( transfer_complete_4 ) == ( 6'bx10xxx ) |-> sig_12 == tx_15 ;endproperty \nproperty name; ( ( transfer_complete_4 ) != 4'h0 ) || ( ( transfer_complete_4 ) != 6'b0x0x00 ) || ( ( transfer_complete_4 ) != 7'h7b ) || ( transfer_complete_4 ) != 6'bx10xxx ) ) |-> reg_9 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_7 ) \n   2'h3 : begin\n     reg_13 = fsm_9;\n   end\n   6'b000101 : begin\n     reg_6 = chip_18;\n   end\n   6'b000x11 : begin\n     tx_8 = chip_15;\n   end\n   7'bxxx11xx : begin\n     rst_9 = sig_6;\n   end\n   default : begin \n     clk_2 = core_5;\n   end\nendcase",
        "Assertion": "property name: ( data_in_7 ) == ( 2'h3 ) |-> reg_13 == fsm_9 ;endproperty \nproperty name: ( data_in_7 ) == ( 6'b000101 ) |-> reg_6 == chip_18 ;endproperty \nproperty name: ( data_in_7 ) == ( 6'b000x11 ) |-> tx_8 == chip_15 ;endproperty \nproperty name: ( data_in_7 ) == ( 7'bxxx11xx ) |-> rst_9 == sig_6 ;endproperty \nproperty name; ( ( data_in_7 ) != 2'h3 ) || ( ( data_in_7 ) != 6'b000101 ) || ( ( data_in_7 ) != 6'b000x11 ) || ( data_in_7 ) != 7'bxxx11xx ) ) |-> clk_2 == core_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_1 ) \n   6'bx110x0 : begin\n     rx_14 = sig_20;\n   end\n   3'b000 : begin\n     chip_1 = fsm_2;\n   end\n   default : begin \n     chip_13 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_1 ) == ( 6'bx110x0 ) |-> rx_14 == sig_20 ;endproperty \nproperty name: ( interrupt_flag_1 ) == ( 3'b000 ) |-> chip_1 == fsm_2 ;endproperty \nproperty name; ( ( interrupt_flag_1 ) != 6'bx110x0 ) || ( interrupt_flag_1 ) != 3'b000 ) ) |-> chip_13 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_1 ) \n   cfg_14 : begin\n     sig_10 = sig_18;\n   end\n   7'bx0111x0 : begin\n     sig_1 = cfg_15;\n   end\n   5'h11 : begin\n     tx_7 = rx_2;\n   end\n   default : begin \n     reg_8 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_1 ) == ( cfg_14 ) |-> sig_10 == sig_18 ;endproperty \nproperty name: ( data_status_1 ) == ( 7'bx0111x0 ) |-> sig_1 == cfg_15 ;endproperty \nproperty name: ( data_status_1 ) == ( 5'h11 ) |-> tx_7 == rx_2 ;endproperty \nproperty name; ( ( data_status_1 ) != cfg_14 ) || ( ( data_status_1 ) != 7'bx0111x0 ) || ( data_status_1 ) != 5'h11 ) ) |-> reg_8 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_11 ) \n   7'bx01xx0x : begin\n     auth_20 = cfg_12;\n   end\n   7'bxx1101x : begin\n     tx_13 = auth_9;\n   end\n   7'bxx1111x : begin\n     fsm_9 = reg_1;\n   end\n   4'b0xxx : begin\n     reg_4 = sig_11;\n   end\n   default : begin \n     sig_19 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_11 ) == ( 7'bx01xx0x ) |-> auth_20 == cfg_12 ;endproperty \nproperty name: ( data_ready_11 ) == ( 7'bxx1101x ) |-> tx_13 == auth_9 ;endproperty \nproperty name: ( data_ready_11 ) == ( 7'bxx1111x ) |-> fsm_9 == reg_1 ;endproperty \nproperty name: ( data_ready_11 ) == ( 4'b0xxx ) |-> reg_4 == sig_11 ;endproperty \nproperty name; ( ( data_ready_11 ) != 7'bx01xx0x ) || ( ( data_ready_11 ) != 7'bxx1101x ) || ( ( data_ready_11 ) != 7'bxx1111x ) || ( data_ready_11 ) != 4'b0xxx ) ) |-> sig_19 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_13 ) \n   6'hx : begin\n     reg_17 = rst_4;\n   end\n   7'h21 : begin\n     cfg_20 = chip_11;\n   end\n   default : begin \n     chip_2 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( control_status_13 ) == ( 6'hx ) |-> reg_17 == rst_4 ;endproperty \nproperty name: ( control_status_13 ) == ( 7'h21 ) |-> cfg_20 == chip_11 ;endproperty \nproperty name; ( ( control_status_13 ) != 6'hx ) || ( control_status_13 ) != 7'h21 ) ) |-> chip_2 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_5 ) \n   6'h26 : begin\n     tx_19 = rst_10;\n   end\n   7'b0101001 : begin\n     chip_10 = data_19;\n   end\n   default : begin \n     auth_16 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( address_5 ) == ( 6'h26 ) |-> tx_19 == rst_10 ;endproperty \nproperty name: ( address_5 ) == ( 7'b0101001 ) |-> chip_10 == data_19 ;endproperty \nproperty name; ( ( address_5 ) != 6'h26 ) || ( address_5 ) != 7'b0101001 ) ) |-> auth_16 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_4 ) \n   5'bxxxx0 : begin\n     core_7 = tx_3;\n   end\n   default : begin \n     rst_3 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_4 ) == ( 5'bxxxx0 ) |-> core_7 == tx_3 ;endproperty \nproperty name; ( interrupt_flag_4 ) != 5'bxxxx0 ) ) |-> rst_3 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_19 ) \n   7'bxxx1xxx : begin\n     err_4 = cfg_5;\n   end\n   7'b01x10x1 : begin\n     err_18 = clk_17;\n   end\n   6'bxx0100 : begin\n     reg_10 = data_19;\n   end\n   7'b0111000 : begin\n     tx_13 = data_16;\n   end\n   default : begin \n     rst_20 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_19 ) == ( 7'bxxx1xxx ) |-> err_4 == cfg_5 ;endproperty \nproperty name: ( write_complete_19 ) == ( 7'b01x10x1 ) |-> err_18 == clk_17 ;endproperty \nproperty name: ( write_complete_19 ) == ( 6'bxx0100 ) |-> reg_10 == data_19 ;endproperty \nproperty name: ( write_complete_19 ) == ( 7'b0111000 ) |-> tx_13 == data_16 ;endproperty \nproperty name; ( ( write_complete_19 ) != 7'bxxx1xxx ) || ( ( write_complete_19 ) != 7'b01x10x1 ) || ( ( write_complete_19 ) != 6'bxx0100 ) || ( write_complete_19 ) != 7'b0111000 ) ) |-> rst_20 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_12 ) \n   6'b01xxxx : begin\n     rst_13 = core_3;\n   end\n   default : begin \n     rst_10 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_12 ) == ( 6'b01xxxx ) |-> rst_13 == core_3 ;endproperty \nproperty name; ( instruction_register_12 ) != 6'b01xxxx ) ) |-> rst_10 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_17 ) \n   3'bx00 : begin\n     cfg_3 = reg_7;\n   end\n   5'h13 : begin\n     fsm_11 = auth_11;\n   end\n   6'b1111x1 : begin\n     rst_6 = chip_17;\n   end\n   7'h6e : begin\n     auth_9 = tx_14;\n   end\n   default : begin \n     core_2 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_17 ) == ( 3'bx00 ) |-> cfg_3 == reg_7 ;endproperty \nproperty name: ( interrupt_flag_17 ) == ( 5'h13 ) |-> fsm_11 == auth_11 ;endproperty \nproperty name: ( interrupt_flag_17 ) == ( 6'b1111x1 ) |-> rst_6 == chip_17 ;endproperty \nproperty name: ( interrupt_flag_17 ) == ( 7'h6e ) |-> auth_9 == tx_14 ;endproperty \nproperty name; ( ( interrupt_flag_17 ) != 3'bx00 ) || ( ( interrupt_flag_17 ) != 5'h13 ) || ( ( interrupt_flag_17 ) != 6'b1111x1 ) || ( interrupt_flag_17 ) != 7'h6e ) ) |-> core_2 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_2 ) \n   6'bxxxx10 : begin\n     auth_3 = rst_13;\n   end\n   5'bx1100 : begin\n     err_7 = core_8;\n   end\n   6'b00xx10 : begin\n     err_1 = data_14;\n   end\n   7'b0x1xxxx : begin\n     sig_19 = chip_9;\n   end\n   default : begin \n     tx_14 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_2 ) == ( 6'bxxxx10 ) |-> auth_3 == rst_13 ;endproperty \nproperty name: ( flag_status_2 ) == ( 5'bx1100 ) |-> err_7 == core_8 ;endproperty \nproperty name: ( flag_status_2 ) == ( 6'b00xx10 ) |-> err_1 == data_14 ;endproperty \nproperty name: ( flag_status_2 ) == ( 7'b0x1xxxx ) |-> sig_19 == chip_9 ;endproperty \nproperty name; ( ( flag_status_2 ) != 6'bxxxx10 ) || ( ( flag_status_2 ) != 5'bx1100 ) || ( ( flag_status_2 ) != 6'b00xx10 ) || ( flag_status_2 ) != 7'b0x1xxxx ) ) |-> tx_14 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_17 ) \n   6'b01xx10 : begin\n     rx_10 = tx_7;\n   end\n   7'h6a : begin\n     auth_13 = tx_18;\n   end\n   5'b1010x : begin\n     auth_11 = err_3;\n   end\n   7'b00xxxxx : begin\n     sig_12 = tx_19;\n   end\n   default : begin \n     rx_6 = chip_9;\n   end\nendcase",
        "Assertion": "property name: ( control_output_17 ) == ( 6'b01xx10 ) |-> rx_10 == tx_7 ;endproperty \nproperty name: ( control_output_17 ) == ( 7'h6a ) |-> auth_13 == tx_18 ;endproperty \nproperty name: ( control_output_17 ) == ( 5'b1010x ) |-> auth_11 == err_3 ;endproperty \nproperty name: ( control_output_17 ) == ( 7'b00xxxxx ) |-> sig_12 == tx_19 ;endproperty \nproperty name; ( ( control_output_17 ) != 6'b01xx10 ) || ( ( control_output_17 ) != 7'h6a ) || ( ( control_output_17 ) != 5'b1010x ) || ( control_output_17 ) != 7'b00xxxxx ) ) |-> rx_6 == chip_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   7'bxxxxx01 : begin\n     auth_11 = hw_3;\n   end\n   7'b100111x : begin\n     chip_6 = chip_14;\n   end\n   default : begin \n     clk_16 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_4 ) == ( 7'bxxxxx01 ) |-> auth_11 == hw_3 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 7'b100111x ) |-> chip_6 == chip_14 ;endproperty \nproperty name; ( ( status_output_buffer_4 ) != 7'bxxxxx01 ) || ( status_output_buffer_4 ) != 7'b100111x ) ) |-> clk_16 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_6 ) \n   4'hx : begin\n     cfg_6 = tx_20;\n   end\n   7'b0x101xx : begin\n     chip_13 = clk_5;\n   end\n   6'b110100 : begin\n     cfg_7 = hw_10;\n   end\n   7'bxxxxxxx : begin\n     fsm_20 = rst_12;\n   end\n   default : begin \n     clk_4 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_6 ) == ( 4'hx ) |-> cfg_6 == tx_20 ;endproperty \nproperty name: ( mode_register_6 ) == ( 7'b0x101xx ) |-> chip_13 == clk_5 ;endproperty \nproperty name: ( mode_register_6 ) == ( 6'b110100 ) |-> cfg_7 == hw_10 ;endproperty \nproperty name: ( mode_register_6 ) == ( 7'bxxxxxxx ) |-> fsm_20 == rst_12 ;endproperty \nproperty name; ( ( mode_register_6 ) != 4'hx ) || ( ( mode_register_6 ) != 7'b0x101xx ) || ( ( mode_register_6 ) != 6'b110100 ) || ( mode_register_6 ) != 7'bxxxxxxx ) ) |-> clk_4 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_9 ) \n   2'b0x : begin\n     hw_17 = rst_20;\n   end\n   7'bxx0100x : begin\n     reg_5 = sig_14;\n   end\n   6'bxx1x01 : begin\n     rst_9 = chip_17;\n   end\n   7'bx011xx0 : begin\n     data_15 = cfg_17;\n   end\n   default : begin \n     clk_2 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( control_status_9 ) == ( 2'b0x ) |-> hw_17 == rst_20 ;endproperty \nproperty name: ( control_status_9 ) == ( 7'bxx0100x ) |-> reg_5 == sig_14 ;endproperty \nproperty name: ( control_status_9 ) == ( 6'bxx1x01 ) |-> rst_9 == chip_17 ;endproperty \nproperty name: ( control_status_9 ) == ( 7'bx011xx0 ) |-> data_15 == cfg_17 ;endproperty \nproperty name; ( ( control_status_9 ) != 2'b0x ) || ( ( control_status_9 ) != 7'bxx0100x ) || ( ( control_status_9 ) != 6'bxx1x01 ) || ( control_status_9 ) != 7'bx011xx0 ) ) |-> clk_2 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_14 ) \n   6'bx1xxxx : begin\n     reg_9 = clk_20;\n   end\n   5'b00111 : begin\n     fsm_13 = err_3;\n   end\n   7'bxx10xxx : begin\n     clk_2 = fsm_19;\n   end\n   7'bx011x00 : begin\n     clk_5 = rst_1;\n   end\n   7'b01xx0x1 : begin\n     chip_6 = sig_2;\n   end\n   default : begin \n     rst_13 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( data_in_14 ) == ( 6'bx1xxxx ) |-> reg_9 == clk_20 ;endproperty \nproperty name: ( data_in_14 ) == ( 5'b00111 ) |-> fsm_13 == err_3 ;endproperty \nproperty name: ( data_in_14 ) == ( 7'bxx10xxx ) |-> clk_2 == fsm_19 ;endproperty \nproperty name: ( data_in_14 ) == ( 7'bx011x00 ) |-> clk_5 == rst_1 ;endproperty \nproperty name: ( data_in_14 ) == ( 7'b01xx0x1 ) |-> chip_6 == sig_2 ;endproperty \nproperty name; ( ( data_in_14 ) != 6'bx1xxxx ) || ( ( data_in_14 ) != 5'b00111 ) || ( ( data_in_14 ) != 7'bxx10xxx ) || ( ( data_in_14 ) != 7'bx011x00 ) || ( data_in_14 ) != 7'b01xx0x1 ) ) |-> rst_13 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_18 ) \n   7'bx0xxxx1 : begin\n     clk_16 = fsm_17;\n   end\n   7'h11 : begin\n     clk_3 = rx_11;\n   end\n   7'b1010x00 : begin\n     err_8 = rx_14;\n   end\n   default : begin \n     core_7 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_18 ) == ( 7'bx0xxxx1 ) |-> clk_16 == fsm_17 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'h11 ) |-> clk_3 == rx_11 ;endproperty \nproperty name: ( interrupt_control_status_18 ) == ( 7'b1010x00 ) |-> err_8 == rx_14 ;endproperty \nproperty name; ( ( interrupt_control_status_18 ) != 7'bx0xxxx1 ) || ( ( interrupt_control_status_18 ) != 7'h11 ) || ( interrupt_control_status_18 ) != 7'b1010x00 ) ) |-> core_7 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_20 ) \n   5'b11001 : begin\n     clk_16 = fsm_7;\n   end\n   7'bx00110x : begin\n     fsm_9 = err_12;\n   end\n   data_16 : begin\n     clk_1 = rst_20;\n   end\n   default : begin \n     reg_13 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_20 ) == ( 5'b11001 ) |-> clk_16 == fsm_7 ;endproperty \nproperty name: ( input_buffer_status_20 ) == ( 7'bx00110x ) |-> fsm_9 == err_12 ;endproperty \nproperty name: ( input_buffer_status_20 ) == ( data_16 ) |-> clk_1 == rst_20 ;endproperty \nproperty name; ( ( input_buffer_status_20 ) != 5'b11001 ) || ( ( input_buffer_status_20 ) != 7'bx00110x ) || ( input_buffer_status_20 ) != data_16 ) ) |-> reg_13 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_4 ) \n   7'b10xx1x0 : begin\n     chip_19 = sig_1;\n   end\n   7'bxxx0x1x : begin\n     reg_2 = fsm_6;\n   end\n   7'b101011x : begin\n     fsm_16 = rst_4;\n   end\n   6'b000x11 : begin\n     data_19 = clk_10;\n   end\n   2'h2 : begin\n     cfg_8 = hw_20;\n   end\n   default : begin \n     hw_20 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_4 ) == ( 7'b10xx1x0 ) |-> chip_19 == sig_1 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 7'bxxx0x1x ) |-> reg_2 == fsm_6 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 7'b101011x ) |-> fsm_16 == rst_4 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 6'b000x11 ) |-> data_19 == clk_10 ;endproperty \nproperty name: ( output_register_status_4 ) == ( 2'h2 ) |-> cfg_8 == hw_20 ;endproperty \nproperty name; ( ( output_register_status_4 ) != 7'b10xx1x0 ) || ( ( output_register_status_4 ) != 7'bxxx0x1x ) || ( ( output_register_status_4 ) != 7'b101011x ) || ( ( output_register_status_4 ) != 6'b000x11 ) || ( output_register_status_4 ) != 2'h2 ) ) |-> hw_20 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_17 ) \n   7'b0x1x01x : begin\n     auth_10 = cfg_10;\n   end\n   6'b0x010x : begin\n     rx_8 = sig_14;\n   end\n   err_12 : begin\n     core_20 = clk_10;\n   end\n   6'b111010 : begin\n     cfg_1 = tx_7;\n   end\n   default : begin \n     rx_15 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( output_control_17 ) == ( 7'b0x1x01x ) |-> auth_10 == cfg_10 ;endproperty \nproperty name: ( output_control_17 ) == ( 6'b0x010x ) |-> rx_8 == sig_14 ;endproperty \nproperty name: ( output_control_17 ) == ( err_12 ) |-> core_20 == clk_10 ;endproperty \nproperty name: ( output_control_17 ) == ( 6'b111010 ) |-> cfg_1 == tx_7 ;endproperty \nproperty name; ( ( output_control_17 ) != 7'b0x1x01x ) || ( ( output_control_17 ) != 6'b0x010x ) || ( ( output_control_17 ) != err_12 ) || ( output_control_17 ) != 6'b111010 ) ) |-> rx_15 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_18 ) \n   6'h29 : begin\n     sig_18 = rst_8;\n   end\n   default : begin \n     chip_1 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_18 ) == ( 6'h29 ) |-> sig_18 == rst_8 ;endproperty \nproperty name; ( instruction_register_18 ) != 6'h29 ) ) |-> chip_1 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_8 ) \n   4'bxx1x : begin\n     reg_5 = fsm_8;\n   end\n   default : begin \n     rst_6 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_8 ) == ( 4'bxx1x ) |-> reg_5 == fsm_8 ;endproperty \nproperty name; ( instruction_register_8 ) != 4'bxx1x ) ) |-> rst_6 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   6'h3 : begin\n     err_1 = tx_18;\n   end\n   default : begin \n     tx_14 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_18 ) == ( 6'h3 ) |-> err_1 == tx_18 ;endproperty \nproperty name; ( output_buffer_status_18 ) != 6'h3 ) ) |-> tx_14 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_2 ) \n   6'h1x : begin\n     rx_18 = auth_2;\n   end\n   5'bx11xx : begin\n     reg_1 = cfg_19;\n   end\n   7'bx011xx0 : begin\n     tx_19 = rx_4;\n   end\n   default : begin \n     reg_2 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_2 ) == ( 6'h1x ) |-> rx_18 == auth_2 ;endproperty \nproperty name: ( control_register_2 ) == ( 5'bx11xx ) |-> reg_1 == cfg_19 ;endproperty \nproperty name: ( control_register_2 ) == ( 7'bx011xx0 ) |-> tx_19 == rx_4 ;endproperty \nproperty name; ( ( control_register_2 ) != 6'h1x ) || ( ( control_register_2 ) != 5'bx11xx ) || ( control_register_2 ) != 7'bx011xx0 ) ) |-> reg_2 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_7 ) \n   7'bx01xxx0 : begin\n     tx_10 = fsm_20;\n   end\n   7'b11xx101 : begin\n     cfg_15 = fsm_20;\n   end\n   7'b11x0xxx : begin\n     hw_6 = core_19;\n   end\n   6'b10100x : begin\n     clk_8 = tx_6;\n   end\n   default : begin \n     auth_13 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_7 ) == ( 7'bx01xxx0 ) |-> tx_10 == fsm_20 ;endproperty \nproperty name: ( control_input_status_7 ) == ( 7'b11xx101 ) |-> cfg_15 == fsm_20 ;endproperty \nproperty name: ( control_input_status_7 ) == ( 7'b11x0xxx ) |-> hw_6 == core_19 ;endproperty \nproperty name: ( control_input_status_7 ) == ( 6'b10100x ) |-> clk_8 == tx_6 ;endproperty \nproperty name; ( ( control_input_status_7 ) != 7'bx01xxx0 ) || ( ( control_input_status_7 ) != 7'b11xx101 ) || ( ( control_input_status_7 ) != 7'b11x0xxx ) || ( control_input_status_7 ) != 6'b10100x ) ) |-> auth_13 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_1 ) \n   7'bx000101 : begin\n     data_14 = reg_15;\n   end\n   6'h14 : begin\n     cfg_16 = clk_20;\n   end\n   7'hxb : begin\n     reg_10 = sig_7;\n   end\n   2'h2 : begin\n     reg_3 = clk_5;\n   end\n   5'b0x1x1 : begin\n     auth_14 = fsm_20;\n   end\n   default : begin \n     clk_17 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_1 ) == ( 7'bx000101 ) |-> data_14 == reg_15 ;endproperty \nproperty name: ( read_enable_1 ) == ( 6'h14 ) |-> cfg_16 == clk_20 ;endproperty \nproperty name: ( read_enable_1 ) == ( 7'hxb ) |-> reg_10 == sig_7 ;endproperty \nproperty name: ( read_enable_1 ) == ( 2'h2 ) |-> reg_3 == clk_5 ;endproperty \nproperty name: ( read_enable_1 ) == ( 5'b0x1x1 ) |-> auth_14 == fsm_20 ;endproperty \nproperty name; ( ( read_enable_1 ) != 7'bx000101 ) || ( ( read_enable_1 ) != 6'h14 ) || ( ( read_enable_1 ) != 7'hxb ) || ( ( read_enable_1 ) != 2'h2 ) || ( read_enable_1 ) != 5'b0x1x1 ) ) |-> clk_17 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_15 ) \n   7'bx111111 : begin\n     auth_9 = tx_10;\n   end\n   7'bxxx1xxx : begin\n     sig_8 = data_7;\n   end\n   7'h13 : begin\n     hw_19 = cfg_1;\n   end\n   default : begin \n     fsm_1 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( control_status_15 ) == ( 7'bx111111 ) |-> auth_9 == tx_10 ;endproperty \nproperty name: ( control_status_15 ) == ( 7'bxxx1xxx ) |-> sig_8 == data_7 ;endproperty \nproperty name: ( control_status_15 ) == ( 7'h13 ) |-> hw_19 == cfg_1 ;endproperty \nproperty name; ( ( control_status_15 ) != 7'bx111111 ) || ( ( control_status_15 ) != 7'bxxx1xxx ) || ( control_status_15 ) != 7'h13 ) ) |-> fsm_1 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   data_6 : begin\n     hw_9 = err_1;\n   end\n   7'b0000110 : begin\n     hw_3 = clk_2;\n   end\n   7'h0 : begin\n     rx_12 = sig_3;\n   end\n   default : begin \n     reg_16 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_19 ) == ( data_6 ) |-> hw_9 == err_1 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 7'b0000110 ) |-> hw_3 == clk_2 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 7'h0 ) |-> rx_12 == sig_3 ;endproperty \nproperty name; ( ( instruction_register_19 ) != data_6 ) || ( ( instruction_register_19 ) != 7'b0000110 ) || ( instruction_register_19 ) != 7'h0 ) ) |-> reg_16 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   6'b010x1x : begin\n     auth_4 = core_18;\n   end\n   5'b0010x : begin\n     tx_4 = fsm_15;\n   end\n   6'h35 : begin\n     cfg_14 = core_20;\n   end\n   default : begin \n     reg_8 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 6'b010x1x ) |-> auth_4 == core_18 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 5'b0010x ) |-> tx_4 == fsm_15 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 6'h35 ) |-> cfg_14 == core_20 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 6'b010x1x ) || ( ( status_register_buffer_11 ) != 5'b0010x ) || ( status_register_buffer_11 ) != 6'h35 ) ) |-> reg_8 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_14 ) \n   7'b01xxxx0 : begin\n     cfg_14 = fsm_15;\n   end\n   default : begin \n     tx_14 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( input_data_14 ) == ( 7'b01xxxx0 ) |-> cfg_14 == fsm_15 ;endproperty \nproperty name; ( input_data_14 ) != 7'b01xxxx0 ) ) |-> tx_14 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_17 ) \n   7'bx0010x1 : begin\n     data_14 = sig_20;\n   end\n   3'bx11 : begin\n     data_16 = cfg_9;\n   end\n   7'bx11xx1x : begin\n     reg_11 = clk_17;\n   end\n   7'b111010x : begin\n     cfg_10 = data_20;\n   end\n   6'bx00111 : begin\n     auth_8 = cfg_18;\n   end\n   default : begin \n     reg_15 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_17 ) == ( 7'bx0010x1 ) |-> data_14 == sig_20 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 3'bx11 ) |-> data_16 == cfg_9 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 7'bx11xx1x ) |-> reg_11 == clk_17 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 7'b111010x ) |-> cfg_10 == data_20 ;endproperty \nproperty name: ( interrupt_control_17 ) == ( 6'bx00111 ) |-> auth_8 == cfg_18 ;endproperty \nproperty name; ( ( interrupt_control_17 ) != 7'bx0010x1 ) || ( ( interrupt_control_17 ) != 3'bx11 ) || ( ( interrupt_control_17 ) != 7'bx11xx1x ) || ( ( interrupt_control_17 ) != 7'b111010x ) || ( interrupt_control_17 ) != 6'bx00111 ) ) |-> reg_15 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_1 ) \n   5'b1x010 : begin\n     rst_6 = data_19;\n   end\n   7'bxxxx0xx : begin\n     tx_11 = rx_2;\n   end\n   5'b10x11 : begin\n     sig_12 = clk_4;\n   end\n   6'b000x01 : begin\n     clk_10 = tx_2;\n   end\n   7'b101x001 : begin\n     err_15 = tx_1;\n   end\n   default : begin \n     rx_7 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_1 ) == ( 5'b1x010 ) |-> rst_6 == data_19 ;endproperty \nproperty name: ( ready_signal_1 ) == ( 7'bxxxx0xx ) |-> tx_11 == rx_2 ;endproperty \nproperty name: ( ready_signal_1 ) == ( 5'b10x11 ) |-> sig_12 == clk_4 ;endproperty \nproperty name: ( ready_signal_1 ) == ( 6'b000x01 ) |-> clk_10 == tx_2 ;endproperty \nproperty name: ( ready_signal_1 ) == ( 7'b101x001 ) |-> err_15 == tx_1 ;endproperty \nproperty name; ( ( ready_signal_1 ) != 5'b1x010 ) || ( ( ready_signal_1 ) != 7'bxxxx0xx ) || ( ( ready_signal_1 ) != 5'b10x11 ) || ( ( ready_signal_1 ) != 6'b000x01 ) || ( ready_signal_1 ) != 7'b101x001 ) ) |-> rx_7 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_5 ) \n   7'bxx1xx1x : begin\n     core_15 = reg_9;\n   end\n   default : begin \n     core_6 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( output_status_5 ) == ( 7'bxx1xx1x ) |-> core_15 == reg_9 ;endproperty \nproperty name; ( output_status_5 ) != 7'bxx1xx1x ) ) |-> core_6 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_18 ) \n   7'b0xx1111 : begin\n     chip_16 = rx_8;\n   end\n   default : begin \n     rx_2 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_18 ) == ( 7'b0xx1111 ) |-> chip_16 == rx_8 ;endproperty \nproperty name; ( interrupt_enable_18 ) != 7'b0xx1111 ) ) |-> rx_2 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_19 ) \n   5'b0x000 : begin\n     hw_15 = reg_13;\n   end\n   default : begin \n     clk_3 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( control_data_19 ) == ( 5'b0x000 ) |-> hw_15 == reg_13 ;endproperty \nproperty name; ( control_data_19 ) != 5'b0x000 ) ) |-> clk_3 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_12 ) \n   5'bx10x1 : begin\n     rst_1 = rst_13;\n   end\n   6'bxxx111 : begin\n     chip_17 = tx_17;\n   end\n   default : begin \n     rst_9 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_12 ) == ( 5'bx10x1 ) |-> rst_1 == rst_13 ;endproperty \nproperty name: ( output_buffer_status_12 ) == ( 6'bxxx111 ) |-> chip_17 == tx_17 ;endproperty \nproperty name; ( ( output_buffer_status_12 ) != 5'bx10x1 ) || ( output_buffer_status_12 ) != 6'bxxx111 ) ) |-> rst_9 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   6'ha : begin\n     rst_8 = clk_14;\n   end\n   7'bxxxxxx0 : begin\n     sig_15 = clk_2;\n   end\n   7'b1x01xx1 : begin\n     cfg_17 = sig_17;\n   end\n   3'bx11 : begin\n     sig_9 = err_16;\n   end\n   7'b0xxx000 : begin\n     err_6 = auth_20;\n   end\n   default : begin \n     auth_3 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_20 ) == ( 6'ha ) |-> rst_8 == clk_14 ;endproperty \nproperty name: ( data_buffer_20 ) == ( 7'bxxxxxx0 ) |-> sig_15 == clk_2 ;endproperty \nproperty name: ( data_buffer_20 ) == ( 7'b1x01xx1 ) |-> cfg_17 == sig_17 ;endproperty \nproperty name: ( data_buffer_20 ) == ( 3'bx11 ) |-> sig_9 == err_16 ;endproperty \nproperty name: ( data_buffer_20 ) == ( 7'b0xxx000 ) |-> err_6 == auth_20 ;endproperty \nproperty name; ( ( data_buffer_20 ) != 6'ha ) || ( ( data_buffer_20 ) != 7'bxxxxxx0 ) || ( ( data_buffer_20 ) != 7'b1x01xx1 ) || ( ( data_buffer_20 ) != 3'bx11 ) || ( data_buffer_20 ) != 7'b0xxx000 ) ) |-> auth_3 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_1 ) \n   7'b00101x0 : begin\n     core_12 = hw_15;\n   end\n   default : begin \n     rst_15 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( control_data_1 ) == ( 7'b00101x0 ) |-> core_12 == hw_15 ;endproperty \nproperty name; ( control_data_1 ) != 7'b00101x0 ) ) |-> rst_15 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_14 ) \n   7'h4x : begin\n     rst_9 = reg_16;\n   end\n   7'b1xx011x : begin\n     sig_12 = chip_14;\n   end\n   default : begin \n     rst_1 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_14 ) == ( 7'h4x ) |-> rst_9 == reg_16 ;endproperty \nproperty name: ( control_valid_14 ) == ( 7'b1xx011x ) |-> sig_12 == chip_14 ;endproperty \nproperty name; ( ( control_valid_14 ) != 7'h4x ) || ( control_valid_14 ) != 7'b1xx011x ) ) |-> rst_1 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_16 ) \n   6'bx1x10x : begin\n     auth_11 = rx_13;\n   end\n   6'b111010 : begin\n     cfg_3 = err_19;\n   end\n   7'b1101x10 : begin\n     tx_14 = tx_20;\n   end\n   7'bx0xx11x : begin\n     clk_12 = sig_1;\n   end\n   default : begin \n     data_5 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_16 ) == ( 6'bx1x10x ) |-> auth_11 == rx_13 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 6'b111010 ) |-> cfg_3 == err_19 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 7'b1101x10 ) |-> tx_14 == tx_20 ;endproperty \nproperty name: ( control_input_status_16 ) == ( 7'bx0xx11x ) |-> clk_12 == sig_1 ;endproperty \nproperty name; ( ( control_input_status_16 ) != 6'bx1x10x ) || ( ( control_input_status_16 ) != 6'b111010 ) || ( ( control_input_status_16 ) != 7'b1101x10 ) || ( control_input_status_16 ) != 7'bx0xx11x ) ) |-> data_5 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_4 ) \n   6'b101x11 : begin\n     rst_12 = auth_20;\n   end\n   default : begin \n     data_16 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_4 ) == ( 6'b101x11 ) |-> rst_12 == auth_20 ;endproperty \nproperty name; ( output_buffer_4 ) != 6'b101x11 ) ) |-> data_16 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_6 ) \n   rx_14 : begin\n     data_7 = fsm_5;\n   end\n   7'b1xx0011 : begin\n     fsm_18 = auth_18;\n   end\n   7'bx0xxx0x : begin\n     reg_20 = reg_17;\n   end\n   7'b0xx1xxx : begin\n     cfg_10 = rx_16;\n   end\n   7'h69 : begin\n     fsm_12 = sig_15;\n   end\n   default : begin \n     cfg_4 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( output_data_6 ) == ( rx_14 ) |-> data_7 == fsm_5 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'b1xx0011 ) |-> fsm_18 == auth_18 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'bx0xxx0x ) |-> reg_20 == reg_17 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'b0xx1xxx ) |-> cfg_10 == rx_16 ;endproperty \nproperty name: ( output_data_6 ) == ( 7'h69 ) |-> fsm_12 == sig_15 ;endproperty \nproperty name; ( ( output_data_6 ) != rx_14 ) || ( ( output_data_6 ) != 7'b1xx0011 ) || ( ( output_data_6 ) != 7'bx0xxx0x ) || ( ( output_data_6 ) != 7'b0xx1xxx ) || ( output_data_6 ) != 7'h69 ) ) |-> cfg_4 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_9 ) \n   7'b1x10x0x : begin\n     data_10 = chip_6;\n   end\n   7'b1110110 : begin\n     hw_10 = clk_14;\n   end\n   default : begin \n     clk_9 = auth_11;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_9 ) == ( 7'b1x10x0x ) |-> data_10 == chip_6 ;endproperty \nproperty name: ( data_register_status_9 ) == ( 7'b1110110 ) |-> hw_10 == clk_14 ;endproperty \nproperty name; ( ( data_register_status_9 ) != 7'b1x10x0x ) || ( data_register_status_9 ) != 7'b1110110 ) ) |-> clk_9 == auth_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_16 ) \n   clk_8 : begin\n     auth_14 = sig_14;\n   end\n   7'bxxx1x01 : begin\n     cfg_13 = chip_1;\n   end\n   7'bx0011xx : begin\n     core_7 = tx_14;\n   end\n   7'b11010x0 : begin\n     core_12 = data_16;\n   end\n   default : begin \n     core_20 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_16 ) == ( clk_8 ) |-> auth_14 == sig_14 ;endproperty \nproperty name: ( data_status_16 ) == ( 7'bxxx1x01 ) |-> cfg_13 == chip_1 ;endproperty \nproperty name: ( data_status_16 ) == ( 7'bx0011xx ) |-> core_7 == tx_14 ;endproperty \nproperty name: ( data_status_16 ) == ( 7'b11010x0 ) |-> core_12 == data_16 ;endproperty \nproperty name; ( ( data_status_16 ) != clk_8 ) || ( ( data_status_16 ) != 7'bxxx1x01 ) || ( ( data_status_16 ) != 7'bx0011xx ) || ( data_status_16 ) != 7'b11010x0 ) ) |-> core_20 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_2 ) \n   6'bx0xxx1 : begin\n     err_10 = auth_3;\n   end\n   5'b00110 : begin\n     hw_18 = rst_18;\n   end\n   7'b01x1x0x : begin\n     cfg_1 = rx_19;\n   end\n   7'b10x1100 : begin\n     auth_17 = tx_15;\n   end\n   default : begin \n     data_11 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_2 ) == ( 6'bx0xxx1 ) |-> err_10 == auth_3 ;endproperty \nproperty name: ( acknowledge_signal_2 ) == ( 5'b00110 ) |-> hw_18 == rst_18 ;endproperty \nproperty name: ( acknowledge_signal_2 ) == ( 7'b01x1x0x ) |-> cfg_1 == rx_19 ;endproperty \nproperty name: ( acknowledge_signal_2 ) == ( 7'b10x1100 ) |-> auth_17 == tx_15 ;endproperty \nproperty name; ( ( acknowledge_signal_2 ) != 6'bx0xxx1 ) || ( ( acknowledge_signal_2 ) != 5'b00110 ) || ( ( acknowledge_signal_2 ) != 7'b01x1x0x ) || ( acknowledge_signal_2 ) != 7'b10x1100 ) ) |-> data_11 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_18 ) \n   3'b001 : begin\n     hw_5 = rst_3;\n   end\n   4'bx00x : begin\n     data_8 = chip_20;\n   end\n   default : begin \n     hw_11 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_18 ) == ( 3'b001 ) |-> hw_5 == rst_3 ;endproperty \nproperty name: ( control_input_status_18 ) == ( 4'bx00x ) |-> data_8 == chip_20 ;endproperty \nproperty name; ( ( control_input_status_18 ) != 3'b001 ) || ( control_input_status_18 ) != 4'bx00x ) ) |-> hw_11 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_2 ) \n   6'b0x1011 : begin\n     tx_12 = hw_7;\n   end\n   6'h10 : begin\n     rx_19 = core_15;\n   end\n   reg_10 : begin\n     sig_6 = auth_3;\n   end\n   default : begin \n     core_13 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_2 ) == ( 6'b0x1011 ) |-> tx_12 == hw_7 ;endproperty \nproperty name: ( write_complete_2 ) == ( 6'h10 ) |-> rx_19 == core_15 ;endproperty \nproperty name: ( write_complete_2 ) == ( reg_10 ) |-> sig_6 == auth_3 ;endproperty \nproperty name; ( ( write_complete_2 ) != 6'b0x1011 ) || ( ( write_complete_2 ) != 6'h10 ) || ( write_complete_2 ) != reg_10 ) ) |-> core_13 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_4 ) \n   3'bx11 : begin\n     data_2 = data_18;\n   end\n   6'bxx0xx1 : begin\n     rst_11 = chip_1;\n   end\n   default : begin \n     data_9 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_4 ) == ( 3'bx11 ) |-> data_2 == data_18 ;endproperty \nproperty name: ( mode_register_4 ) == ( 6'bxx0xx1 ) |-> rst_11 == chip_1 ;endproperty \nproperty name; ( ( mode_register_4 ) != 3'bx11 ) || ( mode_register_4 ) != 6'bxx0xx1 ) ) |-> data_9 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_3 ) \n   7'bx1xx1xx : begin\n     clk_3 = auth_17;\n   end\n   default : begin \n     data_4 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_3 ) == ( 7'bx1xx1xx ) |-> clk_3 == auth_17 ;endproperty \nproperty name; ( control_buffer_3 ) != 7'bx1xx1xx ) ) |-> data_4 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_18 ) \n   7'b0xx11xx : begin\n     data_13 = err_16;\n   end\n   6'h19 : begin\n     reg_10 = sig_20;\n   end\n   default : begin \n     sig_18 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( command_word_18 ) == ( 7'b0xx11xx ) |-> data_13 == err_16 ;endproperty \nproperty name: ( command_word_18 ) == ( 6'h19 ) |-> reg_10 == sig_20 ;endproperty \nproperty name; ( ( command_word_18 ) != 7'b0xx11xx ) || ( command_word_18 ) != 6'h19 ) ) |-> sig_18 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_17 ) \n   7'bx001xx0 : begin\n     rx_6 = tx_10;\n   end\n   6'bx11001 : begin\n     clk_9 = sig_16;\n   end\n   default : begin \n     sig_15 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_17 ) == ( 7'bx001xx0 ) |-> rx_6 == tx_10 ;endproperty \nproperty name: ( start_signal_17 ) == ( 6'bx11001 ) |-> clk_9 == sig_16 ;endproperty \nproperty name; ( ( start_signal_17 ) != 7'bx001xx0 ) || ( start_signal_17 ) != 6'bx11001 ) ) |-> sig_15 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_5 ) \n   7'b10x01xx : begin\n     tx_16 = rst_15;\n   end\n   7'h32 : begin\n     cfg_16 = chip_2;\n   end\n   7'b01x000x : begin\n     auth_4 = tx_7;\n   end\n   7'h16 : begin\n     core_2 = rx_4;\n   end\n   7'bxx00xxx : begin\n     core_8 = rx_10;\n   end\n   default : begin \n     rx_20 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_5 ) == ( 7'b10x01xx ) |-> tx_16 == rst_15 ;endproperty \nproperty name: ( write_enable_5 ) == ( 7'h32 ) |-> cfg_16 == chip_2 ;endproperty \nproperty name: ( write_enable_5 ) == ( 7'b01x000x ) |-> auth_4 == tx_7 ;endproperty \nproperty name: ( write_enable_5 ) == ( 7'h16 ) |-> core_2 == rx_4 ;endproperty \nproperty name: ( write_enable_5 ) == ( 7'bxx00xxx ) |-> core_8 == rx_10 ;endproperty \nproperty name; ( ( write_enable_5 ) != 7'b10x01xx ) || ( ( write_enable_5 ) != 7'h32 ) || ( ( write_enable_5 ) != 7'b01x000x ) || ( ( write_enable_5 ) != 7'h16 ) || ( write_enable_5 ) != 7'bxx00xxx ) ) |-> rx_20 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   7'h1f : begin\n     auth_10 = data_4;\n   end\n   5'bx1xxx : begin\n     data_13 = auth_3;\n   end\n   6'bx01x11 : begin\n     hw_14 = cfg_10;\n   end\n   5'h12 : begin\n     hw_12 = fsm_14;\n   end\n   6'b1xx00x : begin\n     reg_6 = reg_8;\n   end\n   default : begin \n     data_5 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_11 ) == ( 7'h1f ) |-> auth_10 == data_4 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 5'bx1xxx ) |-> data_13 == auth_3 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 6'bx01x11 ) |-> hw_14 == cfg_10 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 5'h12 ) |-> hw_12 == fsm_14 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 6'b1xx00x ) |-> reg_6 == reg_8 ;endproperty \nproperty name; ( ( instruction_buffer_11 ) != 7'h1f ) || ( ( instruction_buffer_11 ) != 5'bx1xxx ) || ( ( instruction_buffer_11 ) != 6'bx01x11 ) || ( ( instruction_buffer_11 ) != 5'h12 ) || ( instruction_buffer_11 ) != 6'b1xx00x ) ) |-> data_5 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   data_15 : begin\n     clk_6 = data_17;\n   end\n   7'b0x1xx0x : begin\n     sig_4 = reg_8;\n   end\n   default : begin \n     chip_5 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_20 ) == ( data_15 ) |-> clk_6 == data_17 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 7'b0x1xx0x ) |-> sig_4 == reg_8 ;endproperty \nproperty name; ( ( interrupt_request_20 ) != data_15 ) || ( interrupt_request_20 ) != 7'b0x1xx0x ) ) |-> chip_5 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_9 ) \n   6'bxxxxxx : begin\n     cfg_19 = fsm_9;\n   end\n   6'bxx01x1 : begin\n     chip_8 = hw_8;\n   end\n   default : begin \n     auth_2 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( command_word_9 ) == ( 6'bxxxxxx ) |-> cfg_19 == fsm_9 ;endproperty \nproperty name: ( command_word_9 ) == ( 6'bxx01x1 ) |-> chip_8 == hw_8 ;endproperty \nproperty name; ( ( command_word_9 ) != 6'bxxxxxx ) || ( command_word_9 ) != 6'bxx01x1 ) ) |-> auth_2 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_7 ) \n   rx_13 : begin\n     err_18 = tx_8;\n   end\n   7'b01xxxxx : begin\n     sig_9 = fsm_9;\n   end\n   data_16 : begin\n     fsm_3 = auth_4;\n   end\n   7'b11000xx : begin\n     chip_2 = clk_14;\n   end\n   default : begin \n     err_2 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( control_output_7 ) == ( rx_13 ) |-> err_18 == tx_8 ;endproperty \nproperty name: ( control_output_7 ) == ( 7'b01xxxxx ) |-> sig_9 == fsm_9 ;endproperty \nproperty name: ( control_output_7 ) == ( data_16 ) |-> fsm_3 == auth_4 ;endproperty \nproperty name: ( control_output_7 ) == ( 7'b11000xx ) |-> chip_2 == clk_14 ;endproperty \nproperty name; ( ( control_output_7 ) != rx_13 ) || ( ( control_output_7 ) != 7'b01xxxxx ) || ( ( control_output_7 ) != data_16 ) || ( control_output_7 ) != 7'b11000xx ) ) |-> err_2 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_11 ) \n   3'bxxx : begin\n     sig_14 = err_14;\n   end\n   7'bx10101x : begin\n     hw_4 = cfg_3;\n   end\n   5'h1f : begin\n     auth_2 = tx_1;\n   end\n   7'bxx01xxx : begin\n     fsm_3 = rx_17;\n   end\n   6'b000000 : begin\n     fsm_15 = fsm_14;\n   end\n   default : begin \n     data_9 = rx_12;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_11 ) == ( 3'bxxx ) |-> sig_14 == err_14 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 7'bx10101x ) |-> hw_4 == cfg_3 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 5'h1f ) |-> auth_2 == tx_1 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 7'bxx01xxx ) |-> fsm_3 == rx_17 ;endproperty \nproperty name: ( flag_control_status_11 ) == ( 6'b000000 ) |-> fsm_15 == fsm_14 ;endproperty \nproperty name; ( ( flag_control_status_11 ) != 3'bxxx ) || ( ( flag_control_status_11 ) != 7'bx10101x ) || ( ( flag_control_status_11 ) != 5'h1f ) || ( ( flag_control_status_11 ) != 7'bxx01xxx ) || ( flag_control_status_11 ) != 6'b000000 ) ) |-> data_9 == rx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_18 ) \n   7'b010x1x1 : begin\n     hw_19 = chip_5;\n   end\n   default : begin \n     hw_11 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_18 ) == ( 7'b010x1x1 ) |-> hw_19 == chip_5 ;endproperty \nproperty name; ( data_buffer_18 ) != 7'b010x1x1 ) ) |-> hw_11 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_12 ) \n   7'bxx10xxx : begin\n     sig_18 = reg_8;\n   end\n   6'b011110 : begin\n     fsm_8 = cfg_6;\n   end\n   default : begin \n     rst_20 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_12 ) == ( 7'bxx10xxx ) |-> sig_18 == reg_8 ;endproperty \nproperty name: ( flag_control_status_12 ) == ( 6'b011110 ) |-> fsm_8 == cfg_6 ;endproperty \nproperty name; ( ( flag_control_status_12 ) != 7'bxx10xxx ) || ( flag_control_status_12 ) != 6'b011110 ) ) |-> rst_20 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_1 ) \n   7'b10x000x : begin\n     core_17 = data_19;\n   end\n   5'b0000x : begin\n     tx_18 = rx_8;\n   end\n   default : begin \n     chip_9 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( command_register_1 ) == ( 7'b10x000x ) |-> core_17 == data_19 ;endproperty \nproperty name: ( command_register_1 ) == ( 5'b0000x ) |-> tx_18 == rx_8 ;endproperty \nproperty name; ( ( command_register_1 ) != 7'b10x000x ) || ( command_register_1 ) != 5'b0000x ) ) |-> chip_9 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   7'b1xx111x : begin\n     reg_4 = rst_6;\n   end\n   6'b0x0x00 : begin\n     clk_3 = clk_1;\n   end\n   7'h1d : begin\n     hw_16 = hw_1;\n   end\n   6'bx00010 : begin\n     clk_8 = tx_11;\n   end\n   default : begin \n     auth_10 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_11 ) == ( 7'b1xx111x ) |-> reg_4 == rst_6 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 6'b0x0x00 ) |-> clk_3 == clk_1 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 7'h1d ) |-> hw_16 == hw_1 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 6'bx00010 ) |-> clk_8 == tx_11 ;endproperty \nproperty name; ( ( instruction_buffer_11 ) != 7'b1xx111x ) || ( ( instruction_buffer_11 ) != 6'b0x0x00 ) || ( ( instruction_buffer_11 ) != 7'h1d ) || ( instruction_buffer_11 ) != 6'bx00010 ) ) |-> auth_10 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   6'b111110 : begin\n     clk_20 = reg_18;\n   end\n   6'h9 : begin\n     err_4 = hw_17;\n   end\n   6'b111xx0 : begin\n     tx_13 = rx_10;\n   end\n   6'bx10x01 : begin\n     err_1 = err_11;\n   end\n   5'b0x100 : begin\n     core_2 = rst_18;\n   end\n   default : begin \n     tx_15 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_19 ) == ( 6'b111110 ) |-> clk_20 == reg_18 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 6'h9 ) |-> err_4 == hw_17 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 6'b111xx0 ) |-> tx_13 == rx_10 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 6'bx10x01 ) |-> err_1 == err_11 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 5'b0x100 ) |-> core_2 == rst_18 ;endproperty \nproperty name; ( ( acknowledge_19 ) != 6'b111110 ) || ( ( acknowledge_19 ) != 6'h9 ) || ( ( acknowledge_19 ) != 6'b111xx0 ) || ( ( acknowledge_19 ) != 6'bx10x01 ) || ( acknowledge_19 ) != 5'b0x100 ) ) |-> tx_15 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_5 ) \n   4'b0xxx : begin\n     auth_14 = fsm_8;\n   end\n   6'bxxx111 : begin\n     cfg_9 = sig_16;\n   end\n   7'h31 : begin\n     sig_8 = auth_20;\n   end\n   7'b1000011 : begin\n     chip_2 = core_20;\n   end\n   7'b1000x0x : begin\n     rst_9 = cfg_5;\n   end\n   default : begin \n     data_9 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_5 ) == ( 4'b0xxx ) |-> auth_14 == fsm_8 ;endproperty \nproperty name: ( mode_register_5 ) == ( 6'bxxx111 ) |-> cfg_9 == sig_16 ;endproperty \nproperty name: ( mode_register_5 ) == ( 7'h31 ) |-> sig_8 == auth_20 ;endproperty \nproperty name: ( mode_register_5 ) == ( 7'b1000011 ) |-> chip_2 == core_20 ;endproperty \nproperty name: ( mode_register_5 ) == ( 7'b1000x0x ) |-> rst_9 == cfg_5 ;endproperty \nproperty name; ( ( mode_register_5 ) != 4'b0xxx ) || ( ( mode_register_5 ) != 6'bxxx111 ) || ( ( mode_register_5 ) != 7'h31 ) || ( ( mode_register_5 ) != 7'b1000011 ) || ( mode_register_5 ) != 7'b1000x0x ) ) |-> data_9 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_4 ) \n   7'h67 : begin\n     reg_12 = sig_18;\n   end\n   7'h51 : begin\n     reg_3 = err_5;\n   end\n   default : begin \n     cfg_1 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_4 ) == ( 7'h67 ) |-> reg_12 == sig_18 ;endproperty \nproperty name: ( data_status_4 ) == ( 7'h51 ) |-> reg_3 == err_5 ;endproperty \nproperty name; ( ( data_status_4 ) != 7'h67 ) || ( data_status_4 ) != 7'h51 ) ) |-> cfg_1 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_16 ) \n   data_1 : begin\n     auth_19 = auth_7;\n   end\n   7'b0x10101 : begin\n     tx_10 = fsm_8;\n   end\n   default : begin \n     auth_7 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_16 ) == ( data_1 ) |-> auth_19 == auth_7 ;endproperty \nproperty name: ( control_buffer_16 ) == ( 7'b0x10101 ) |-> tx_10 == fsm_8 ;endproperty \nproperty name; ( ( control_buffer_16 ) != data_1 ) || ( control_buffer_16 ) != 7'b0x10101 ) ) |-> auth_7 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_13 ) \n   7'bxxx0xx1 : begin\n     core_4 = tx_6;\n   end\n   6'b1010xx : begin\n     err_10 = data_3;\n   end\n   7'b1101x10 : begin\n     clk_15 = err_14;\n   end\n   6'bx01x10 : begin\n     data_1 = tx_12;\n   end\n   default : begin \n     data_2 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_13 ) == ( 7'bxxx0xx1 ) |-> core_4 == tx_6 ;endproperty \nproperty name: ( control_valid_13 ) == ( 6'b1010xx ) |-> err_10 == data_3 ;endproperty \nproperty name: ( control_valid_13 ) == ( 7'b1101x10 ) |-> clk_15 == err_14 ;endproperty \nproperty name: ( control_valid_13 ) == ( 6'bx01x10 ) |-> data_1 == tx_12 ;endproperty \nproperty name; ( ( control_valid_13 ) != 7'bxxx0xx1 ) || ( ( control_valid_13 ) != 6'b1010xx ) || ( ( control_valid_13 ) != 7'b1101x10 ) || ( control_valid_13 ) != 6'bx01x10 ) ) |-> data_2 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_12 ) \n   6'bxx1xx1 : begin\n     clk_12 = chip_8;\n   end\n   6'b101110 : begin\n     clk_8 = sig_3;\n   end\n   default : begin \n     cfg_8 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_12 ) == ( 6'bxx1xx1 ) |-> clk_12 == chip_8 ;endproperty \nproperty name: ( operation_status_12 ) == ( 6'b101110 ) |-> clk_8 == sig_3 ;endproperty \nproperty name; ( ( operation_status_12 ) != 6'bxx1xx1 ) || ( operation_status_12 ) != 6'b101110 ) ) |-> cfg_8 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   5'bxx010 : begin\n     clk_15 = core_13;\n   end\n   6'bx10x01 : begin\n     chip_4 = sig_18;\n   end\n   4'b001x : begin\n     clk_10 = core_1;\n   end\n   4'b1110 : begin\n     chip_8 = fsm_16;\n   end\n   default : begin \n     err_15 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_7 ) == ( 5'bxx010 ) |-> clk_15 == core_13 ;endproperty \nproperty name: ( busy_signal_7 ) == ( 6'bx10x01 ) |-> chip_4 == sig_18 ;endproperty \nproperty name: ( busy_signal_7 ) == ( 4'b001x ) |-> clk_10 == core_1 ;endproperty \nproperty name: ( busy_signal_7 ) == ( 4'b1110 ) |-> chip_8 == fsm_16 ;endproperty \nproperty name; ( ( busy_signal_7 ) != 5'bxx010 ) || ( ( busy_signal_7 ) != 6'bx10x01 ) || ( ( busy_signal_7 ) != 4'b001x ) || ( busy_signal_7 ) != 4'b1110 ) ) |-> err_15 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   6'h19 : begin\n     tx_17 = data_4;\n   end\n   default : begin \n     data_6 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_16 ) == ( 6'h19 ) |-> tx_17 == data_4 ;endproperty \nproperty name; ( interrupt_request_16 ) != 6'h19 ) ) |-> data_6 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_4 ) \n   7'h50 : begin\n     data_9 = reg_8;\n   end\n   2'b01 : begin\n     clk_18 = tx_10;\n   end\n   5'bx10x1 : begin\n     hw_12 = tx_8;\n   end\n   7'bx1x0xx0 : begin\n     reg_10 = core_13;\n   end\n   7'b01x0x0x : begin\n     core_9 = core_3;\n   end\n   default : begin \n     reg_3 = auth_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_4 ) == ( 7'h50 ) |-> data_9 == reg_8 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 2'b01 ) |-> clk_18 == tx_10 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 5'bx10x1 ) |-> hw_12 == tx_8 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 7'bx1x0xx0 ) |-> reg_10 == core_13 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 7'b01x0x0x ) |-> core_9 == core_3 ;endproperty \nproperty name; ( ( data_status_register_status_4 ) != 7'h50 ) || ( ( data_status_register_status_4 ) != 2'b01 ) || ( ( data_status_register_status_4 ) != 5'bx10x1 ) || ( ( data_status_register_status_4 ) != 7'bx1x0xx0 ) || ( data_status_register_status_4 ) != 7'b01x0x0x ) ) |-> reg_3 == auth_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_17 ) \n   4'b1x1x : begin\n     hw_13 = cfg_11;\n   end\n   6'b100101 : begin\n     core_8 = cfg_14;\n   end\n   default : begin \n     hw_12 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_17 ) == ( 4'b1x1x ) |-> hw_13 == cfg_11 ;endproperty \nproperty name: ( interrupt_enable_17 ) == ( 6'b100101 ) |-> core_8 == cfg_14 ;endproperty \nproperty name; ( ( interrupt_enable_17 ) != 4'b1x1x ) || ( interrupt_enable_17 ) != 6'b100101 ) ) |-> hw_12 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_17 ) \n   7'b1xxx1x1 : begin\n     rx_7 = chip_1;\n   end\n   7'b1xxxx10 : begin\n     hw_5 = data_11;\n   end\n   default : begin \n     tx_11 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_17 ) == ( 7'b1xxx1x1 ) |-> rx_7 == chip_1 ;endproperty \nproperty name: ( start_bit_17 ) == ( 7'b1xxxx10 ) |-> hw_5 == data_11 ;endproperty \nproperty name; ( ( start_bit_17 ) != 7'b1xxx1x1 ) || ( start_bit_17 ) != 7'b1xxxx10 ) ) |-> tx_11 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_11 ) \n   7'b11x11x1 : begin\n     sig_20 = clk_2;\n   end\n   6'h1x : begin\n     auth_3 = rst_5;\n   end\n   7'b10x000x : begin\n     err_16 = tx_1;\n   end\n   default : begin \n     fsm_11 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( command_register_11 ) == ( 7'b11x11x1 ) |-> sig_20 == clk_2 ;endproperty \nproperty name: ( command_register_11 ) == ( 6'h1x ) |-> auth_3 == rst_5 ;endproperty \nproperty name: ( command_register_11 ) == ( 7'b10x000x ) |-> err_16 == tx_1 ;endproperty \nproperty name; ( ( command_register_11 ) != 7'b11x11x1 ) || ( ( command_register_11 ) != 6'h1x ) || ( command_register_11 ) != 7'b10x000x ) ) |-> fsm_11 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_6 ) \n   5'bxx101 : begin\n     tx_11 = cfg_20;\n   end\n   5'b00000 : begin\n     chip_6 = core_17;\n   end\n   7'bx01xxx0 : begin\n     fsm_18 = reg_16;\n   end\n   7'bx0x1x0x : begin\n     sig_13 = hw_16;\n   end\n   6'b0011x1 : begin\n     rst_7 = fsm_17;\n   end\n   default : begin \n     tx_18 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_6 ) == ( 5'bxx101 ) |-> tx_11 == cfg_20 ;endproperty \nproperty name: ( control_flag_6 ) == ( 5'b00000 ) |-> chip_6 == core_17 ;endproperty \nproperty name: ( control_flag_6 ) == ( 7'bx01xxx0 ) |-> fsm_18 == reg_16 ;endproperty \nproperty name: ( control_flag_6 ) == ( 7'bx0x1x0x ) |-> sig_13 == hw_16 ;endproperty \nproperty name: ( control_flag_6 ) == ( 6'b0011x1 ) |-> rst_7 == fsm_17 ;endproperty \nproperty name; ( ( control_flag_6 ) != 5'bxx101 ) || ( ( control_flag_6 ) != 5'b00000 ) || ( ( control_flag_6 ) != 7'bx01xxx0 ) || ( ( control_flag_6 ) != 7'bx0x1x0x ) || ( control_flag_6 ) != 6'b0011x1 ) ) |-> tx_18 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_3 ) \n   7'b111011x : begin\n     err_8 = rst_12;\n   end\n   4'bx101 : begin\n     rx_15 = err_5;\n   end\n   6'b011100 : begin\n     err_10 = tx_14;\n   end\n   6'bx1111x : begin\n     reg_20 = core_13;\n   end\n   4'b10xx : begin\n     auth_7 = rx_17;\n   end\n   default : begin \n     err_5 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_3 ) == ( 7'b111011x ) |-> err_8 == rst_12 ;endproperty \nproperty name: ( acknowledge_3 ) == ( 4'bx101 ) |-> rx_15 == err_5 ;endproperty \nproperty name: ( acknowledge_3 ) == ( 6'b011100 ) |-> err_10 == tx_14 ;endproperty \nproperty name: ( acknowledge_3 ) == ( 6'bx1111x ) |-> reg_20 == core_13 ;endproperty \nproperty name: ( acknowledge_3 ) == ( 4'b10xx ) |-> auth_7 == rx_17 ;endproperty \nproperty name; ( ( acknowledge_3 ) != 7'b111011x ) || ( ( acknowledge_3 ) != 4'bx101 ) || ( ( acknowledge_3 ) != 6'b011100 ) || ( ( acknowledge_3 ) != 6'bx1111x ) || ( acknowledge_3 ) != 4'b10xx ) ) |-> err_5 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_7 ) \n   7'h2 : begin\n     auth_6 = chip_20;\n   end\n   7'b1xxx0x0 : begin\n     rst_17 = tx_20;\n   end\n   7'b1x11x00 : begin\n     clk_4 = data_1;\n   end\n   7'bxxxx10x : begin\n     clk_7 = chip_3;\n   end\n   6'bx110xx : begin\n     reg_16 = reg_13;\n   end\n   default : begin \n     rx_4 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_7 ) == ( 7'h2 ) |-> auth_6 == chip_20 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 7'b1xxx0x0 ) |-> rst_17 == tx_20 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 7'b1x11x00 ) |-> clk_4 == data_1 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 7'bxxxx10x ) |-> clk_7 == chip_3 ;endproperty \nproperty name: ( interrupt_control_7 ) == ( 6'bx110xx ) |-> reg_16 == reg_13 ;endproperty \nproperty name; ( ( interrupt_control_7 ) != 7'h2 ) || ( ( interrupt_control_7 ) != 7'b1xxx0x0 ) || ( ( interrupt_control_7 ) != 7'b1x11x00 ) || ( ( interrupt_control_7 ) != 7'bxxxx10x ) || ( interrupt_control_7 ) != 6'bx110xx ) ) |-> rx_4 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_6 ) \n   7'b1x1001x : begin\n     rst_4 = rx_14;\n   end\n   7'bx0x0x0x : begin\n     core_8 = clk_5;\n   end\n   7'bx101x1x : begin\n     core_16 = data_4;\n   end\n   default : begin \n     chip_18 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_6 ) == ( 7'b1x1001x ) |-> rst_4 == rx_14 ;endproperty \nproperty name: ( valid_input_6 ) == ( 7'bx0x0x0x ) |-> core_8 == clk_5 ;endproperty \nproperty name: ( valid_input_6 ) == ( 7'bx101x1x ) |-> core_16 == data_4 ;endproperty \nproperty name; ( ( valid_input_6 ) != 7'b1x1001x ) || ( ( valid_input_6 ) != 7'bx0x0x0x ) || ( valid_input_6 ) != 7'bx101x1x ) ) |-> chip_18 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_14 ) \n   2'h0 : begin\n     fsm_8 = reg_13;\n   end\n   7'b11x1x0x : begin\n     data_12 = fsm_17;\n   end\n   5'b01010 : begin\n     reg_4 = err_3;\n   end\n   default : begin \n     err_3 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_14 ) == ( 2'h0 ) |-> fsm_8 == reg_13 ;endproperty \nproperty name: ( ready_register_14 ) == ( 7'b11x1x0x ) |-> data_12 == fsm_17 ;endproperty \nproperty name: ( ready_register_14 ) == ( 5'b01010 ) |-> reg_4 == err_3 ;endproperty \nproperty name; ( ( ready_register_14 ) != 2'h0 ) || ( ( ready_register_14 ) != 7'b11x1x0x ) || ( ready_register_14 ) != 5'b01010 ) ) |-> err_3 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_11 ) \n   6'h12 : begin\n     data_13 = err_7;\n   end\n   default : begin \n     fsm_15 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_11 ) == ( 6'h12 ) |-> data_13 == err_7 ;endproperty \nproperty name; ( control_flag_11 ) != 6'h12 ) ) |-> fsm_15 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_20 ) \n   6'b0010xx : begin\n     reg_11 = data_1;\n   end\n   default : begin \n     data_12 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_20 ) == ( 6'b0010xx ) |-> reg_11 == data_1 ;endproperty \nproperty name; ( output_buffer_20 ) != 6'b0010xx ) ) |-> data_12 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_18 ) \n   7'b0011x00 : begin\n     rx_11 = hw_15;\n   end\n   6'bx10110 : begin\n     fsm_12 = rst_16;\n   end\n   default : begin \n     data_6 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_18 ) == ( 7'b0011x00 ) |-> rx_11 == hw_15 ;endproperty \nproperty name: ( status_buffer_18 ) == ( 6'bx10110 ) |-> fsm_12 == rst_16 ;endproperty \nproperty name; ( ( status_buffer_18 ) != 7'b0011x00 ) || ( status_buffer_18 ) != 6'bx10110 ) ) |-> data_6 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_7 ) \n   5'h14 : begin\n     hw_19 = err_2;\n   end\n   7'b1x1000x : begin\n     cfg_17 = auth_7;\n   end\n   7'b00x0x0x : begin\n     err_19 = clk_1;\n   end\n   5'b01x0x : begin\n     auth_11 = tx_4;\n   end\n   7'b000xxx1 : begin\n     hw_18 = rx_3;\n   end\n   default : begin \n     err_1 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_7 ) == ( 5'h14 ) |-> hw_19 == err_2 ;endproperty \nproperty name: ( operation_status_7 ) == ( 7'b1x1000x ) |-> cfg_17 == auth_7 ;endproperty \nproperty name: ( operation_status_7 ) == ( 7'b00x0x0x ) |-> err_19 == clk_1 ;endproperty \nproperty name: ( operation_status_7 ) == ( 5'b01x0x ) |-> auth_11 == tx_4 ;endproperty \nproperty name: ( operation_status_7 ) == ( 7'b000xxx1 ) |-> hw_18 == rx_3 ;endproperty \nproperty name; ( ( operation_status_7 ) != 5'h14 ) || ( ( operation_status_7 ) != 7'b1x1000x ) || ( ( operation_status_7 ) != 7'b00x0x0x ) || ( ( operation_status_7 ) != 5'b01x0x ) || ( operation_status_7 ) != 7'b000xxx1 ) ) |-> err_1 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_12 ) \n   7'b0110001 : begin\n     rx_16 = cfg_7;\n   end\n   7'b0xxxx1x : begin\n     err_1 = chip_19;\n   end\n   default : begin \n     reg_7 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_12 ) == ( 7'b0110001 ) |-> rx_16 == cfg_7 ;endproperty \nproperty name: ( instruction_buffer_12 ) == ( 7'b0xxxx1x ) |-> err_1 == chip_19 ;endproperty \nproperty name; ( ( instruction_buffer_12 ) != 7'b0110001 ) || ( instruction_buffer_12 ) != 7'b0xxxx1x ) ) |-> reg_7 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_9 ) \n   7'h1d : begin\n     chip_10 = rx_18;\n   end\n   6'b01x101 : begin\n     chip_18 = data_13;\n   end\n   err_5 : begin\n     core_18 = cfg_15;\n   end\n   6'b0xx0x0 : begin\n     clk_16 = chip_14;\n   end\n   default : begin \n     chip_17 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( end_address_9 ) == ( 7'h1d ) |-> chip_10 == rx_18 ;endproperty \nproperty name: ( end_address_9 ) == ( 6'b01x101 ) |-> chip_18 == data_13 ;endproperty \nproperty name: ( end_address_9 ) == ( err_5 ) |-> core_18 == cfg_15 ;endproperty \nproperty name: ( end_address_9 ) == ( 6'b0xx0x0 ) |-> clk_16 == chip_14 ;endproperty \nproperty name; ( ( end_address_9 ) != 7'h1d ) || ( ( end_address_9 ) != 6'b01x101 ) || ( ( end_address_9 ) != err_5 ) || ( end_address_9 ) != 6'b0xx0x0 ) ) |-> chip_17 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   7'b0011000 : begin\n     clk_16 = hw_8;\n   end\n   default : begin \n     cfg_18 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_20 ) == ( 7'b0011000 ) |-> clk_16 == hw_8 ;endproperty \nproperty name; ( control_register_status_status_20 ) != 7'b0011000 ) ) |-> cfg_18 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_15 ) \n   6'b110100 : begin\n     data_17 = chip_1;\n   end\n   7'b011x00x : begin\n     hw_11 = reg_18;\n   end\n   default : begin \n     cfg_19 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_15 ) == ( 6'b110100 ) |-> data_17 == chip_1 ;endproperty \nproperty name: ( ready_output_15 ) == ( 7'b011x00x ) |-> hw_11 == reg_18 ;endproperty \nproperty name; ( ( ready_output_15 ) != 6'b110100 ) || ( ready_output_15 ) != 7'b011x00x ) ) |-> cfg_19 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_3 ) \n   clk_8 : begin\n     auth_12 = reg_3;\n   end\n   7'h3 : begin\n     err_13 = hw_9;\n   end\n   7'b01x10x1 : begin\n     rx_15 = auth_15;\n   end\n   default : begin \n     hw_8 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_3 ) == ( clk_8 ) |-> auth_12 == reg_3 ;endproperty \nproperty name: ( control_flag_3 ) == ( 7'h3 ) |-> err_13 == hw_9 ;endproperty \nproperty name: ( control_flag_3 ) == ( 7'b01x10x1 ) |-> rx_15 == auth_15 ;endproperty \nproperty name; ( ( control_flag_3 ) != clk_8 ) || ( ( control_flag_3 ) != 7'h3 ) || ( control_flag_3 ) != 7'b01x10x1 ) ) |-> hw_8 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_19 ) \n   5'h10 : begin\n     sig_19 = clk_10;\n   end\n   data_16 : begin\n     auth_6 = rst_15;\n   end\n   default : begin \n     fsm_14 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( data_control_19 ) == ( 5'h10 ) |-> sig_19 == clk_10 ;endproperty \nproperty name: ( data_control_19 ) == ( data_16 ) |-> auth_6 == rst_15 ;endproperty \nproperty name; ( ( data_control_19 ) != 5'h10 ) || ( data_control_19 ) != data_16 ) ) |-> fsm_14 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_2 ) \n   tx_2 : begin\n     tx_20 = rst_6;\n   end\n   data_8 : begin\n     reg_17 = data_2;\n   end\n   7'b10x000x : begin\n     auth_10 = rx_5;\n   end\n   7'b0x0x1x1 : begin\n     err_18 = tx_16;\n   end\n   default : begin \n     chip_5 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_2 ) == ( tx_2 ) |-> tx_20 == rst_6 ;endproperty \nproperty name: ( ready_output_2 ) == ( data_8 ) |-> reg_17 == data_2 ;endproperty \nproperty name: ( ready_output_2 ) == ( 7'b10x000x ) |-> auth_10 == rx_5 ;endproperty \nproperty name: ( ready_output_2 ) == ( 7'b0x0x1x1 ) |-> err_18 == tx_16 ;endproperty \nproperty name; ( ( ready_output_2 ) != tx_2 ) || ( ( ready_output_2 ) != data_8 ) || ( ( ready_output_2 ) != 7'b10x000x ) || ( ready_output_2 ) != 7'b0x0x1x1 ) ) |-> chip_5 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_16 ) \n   4'bxxx1 : begin\n     reg_18 = chip_8;\n   end\n   7'b0x10000 : begin\n     reg_4 = rx_17;\n   end\n   default : begin \n     auth_6 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_16 ) == ( 4'bxxx1 ) |-> reg_18 == chip_8 ;endproperty \nproperty name: ( operation_code_16 ) == ( 7'b0x10000 ) |-> reg_4 == rx_17 ;endproperty \nproperty name; ( ( operation_code_16 ) != 4'bxxx1 ) || ( operation_code_16 ) != 7'b0x10000 ) ) |-> auth_6 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_3 ) \n   7'h39 : begin\n     clk_12 = err_11;\n   end\n   default : begin \n     core_7 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( data_control_3 ) == ( 7'h39 ) |-> clk_12 == err_11 ;endproperty \nproperty name; ( data_control_3 ) != 7'h39 ) ) |-> core_7 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_16 ) \n   data_12 : begin\n     rst_15 = tx_14;\n   end\n   default : begin \n     chip_13 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( data_register_16 ) == ( data_12 ) |-> rst_15 == tx_14 ;endproperty \nproperty name; ( data_register_16 ) != data_12 ) ) |-> chip_13 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_9 ) \n   3'b10x : begin\n     auth_18 = hw_13;\n   end\n   7'b010x000 : begin\n     err_20 = fsm_20;\n   end\n   7'bx010xx0 : begin\n     hw_14 = rst_8;\n   end\n   6'b010001 : begin\n     rst_1 = cfg_11;\n   end\n   default : begin \n     chip_6 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_9 ) == ( 3'b10x ) |-> auth_18 == hw_13 ;endproperty \nproperty name: ( interrupt_control_9 ) == ( 7'b010x000 ) |-> err_20 == fsm_20 ;endproperty \nproperty name: ( interrupt_control_9 ) == ( 7'bx010xx0 ) |-> hw_14 == rst_8 ;endproperty \nproperty name: ( interrupt_control_9 ) == ( 6'b010001 ) |-> rst_1 == cfg_11 ;endproperty \nproperty name; ( ( interrupt_control_9 ) != 3'b10x ) || ( ( interrupt_control_9 ) != 7'b010x000 ) || ( ( interrupt_control_9 ) != 7'bx010xx0 ) || ( interrupt_control_9 ) != 6'b010001 ) ) |-> chip_6 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_11 ) \n   6'bx010x1 : begin\n     cfg_9 = tx_1;\n   end\n   7'bx010x00 : begin\n     chip_5 = reg_20;\n   end\n   7'bx110x01 : begin\n     chip_14 = clk_2;\n   end\n   6'bx10111 : begin\n     data_5 = rx_18;\n   end\n   default : begin \n     rx_13 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( data_status_11 ) == ( 6'bx010x1 ) |-> cfg_9 == tx_1 ;endproperty \nproperty name: ( data_status_11 ) == ( 7'bx010x00 ) |-> chip_5 == reg_20 ;endproperty \nproperty name: ( data_status_11 ) == ( 7'bx110x01 ) |-> chip_14 == clk_2 ;endproperty \nproperty name: ( data_status_11 ) == ( 6'bx10111 ) |-> data_5 == rx_18 ;endproperty \nproperty name; ( ( data_status_11 ) != 6'bx010x1 ) || ( ( data_status_11 ) != 7'bx010x00 ) || ( ( data_status_11 ) != 7'bx110x01 ) || ( data_status_11 ) != 6'bx10111 ) ) |-> rx_13 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_7 ) \n   3'b111 : begin\n     hw_6 = tx_17;\n   end\n   default : begin \n     clk_7 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_7 ) == ( 3'b111 ) |-> hw_6 == tx_17 ;endproperty \nproperty name; ( error_flag_7 ) != 3'b111 ) ) |-> clk_7 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   6'bxx00x0 : begin\n     rx_16 = chip_20;\n   end\n   6'bx0x0xx : begin\n     rx_10 = err_13;\n   end\n   default : begin \n     clk_13 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_8 ) == ( 6'bxx00x0 ) |-> rx_16 == chip_20 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 6'bx0x0xx ) |-> rx_10 == err_13 ;endproperty \nproperty name; ( ( instruction_buffer_8 ) != 6'bxx00x0 ) || ( instruction_buffer_8 ) != 6'bx0x0xx ) ) |-> clk_13 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_9 ) \n   7'b1010x00 : begin\n     auth_15 = hw_20;\n   end\n   default : begin \n     err_19 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_9 ) == ( 7'b1010x00 ) |-> auth_15 == hw_20 ;endproperty \nproperty name; ( input_ready_9 ) != 7'b1010x00 ) ) |-> err_19 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_6 ) \n   7'bx010x00 : begin\n     tx_12 = rst_10;\n   end\n   6'bx0xxx0 : begin\n     chip_3 = err_7;\n   end\n   4'bx1x1 : begin\n     core_19 = auth_2;\n   end\n   7'h70 : begin\n     hw_6 = clk_15;\n   end\n   5'bx0x00 : begin\n     rst_19 = hw_4;\n   end\n   default : begin \n     rx_5 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_6 ) == ( 7'bx010x00 ) |-> tx_12 == rst_10 ;endproperty \nproperty name: ( write_complete_6 ) == ( 6'bx0xxx0 ) |-> chip_3 == err_7 ;endproperty \nproperty name: ( write_complete_6 ) == ( 4'bx1x1 ) |-> core_19 == auth_2 ;endproperty \nproperty name: ( write_complete_6 ) == ( 7'h70 ) |-> hw_6 == clk_15 ;endproperty \nproperty name: ( write_complete_6 ) == ( 5'bx0x00 ) |-> rst_19 == hw_4 ;endproperty \nproperty name; ( ( write_complete_6 ) != 7'bx010x00 ) || ( ( write_complete_6 ) != 6'bx0xxx0 ) || ( ( write_complete_6 ) != 4'bx1x1 ) || ( ( write_complete_6 ) != 7'h70 ) || ( write_complete_6 ) != 5'bx0x00 ) ) |-> rx_5 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_14 ) \n   3'h0 : begin\n     clk_7 = sig_7;\n   end\n   7'b0x001x0 : begin\n     sig_9 = clk_15;\n   end\n   6'b0011xx : begin\n     fsm_12 = sig_14;\n   end\n   7'h42 : begin\n     data_8 = tx_6;\n   end\n   default : begin \n     core_20 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_14 ) == ( 3'h0 ) |-> clk_7 == sig_7 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'b0x001x0 ) |-> sig_9 == clk_15 ;endproperty \nproperty name: ( control_signal_14 ) == ( 6'b0011xx ) |-> fsm_12 == sig_14 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'h42 ) |-> data_8 == tx_6 ;endproperty \nproperty name; ( ( control_signal_14 ) != 3'h0 ) || ( ( control_signal_14 ) != 7'b0x001x0 ) || ( ( control_signal_14 ) != 6'b0011xx ) || ( control_signal_14 ) != 7'h42 ) ) |-> core_20 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_19 ) \n   5'bx1x01 : begin\n     tx_10 = tx_1;\n   end\n   7'b010000x : begin\n     auth_2 = tx_7;\n   end\n   rx_9 : begin\n     clk_9 = auth_11;\n   end\n   7'b1x1x001 : begin\n     reg_12 = cfg_20;\n   end\n   core_14 : begin\n     fsm_9 = data_13;\n   end\n   default : begin \n     cfg_11 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_19 ) == ( 5'bx1x01 ) |-> tx_10 == tx_1 ;endproperty \nproperty name: ( ready_output_19 ) == ( 7'b010000x ) |-> auth_2 == tx_7 ;endproperty \nproperty name: ( ready_output_19 ) == ( rx_9 ) |-> clk_9 == auth_11 ;endproperty \nproperty name: ( ready_output_19 ) == ( 7'b1x1x001 ) |-> reg_12 == cfg_20 ;endproperty \nproperty name: ( ready_output_19 ) == ( core_14 ) |-> fsm_9 == data_13 ;endproperty \nproperty name; ( ( ready_output_19 ) != 5'bx1x01 ) || ( ( ready_output_19 ) != 7'b010000x ) || ( ( ready_output_19 ) != rx_9 ) || ( ( ready_output_19 ) != 7'b1x1x001 ) || ( ready_output_19 ) != core_14 ) ) |-> cfg_11 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_2 ) \n   cfg_1 : begin\n     hw_5 = auth_4;\n   end\n   7'b0xx11xx : begin\n     hw_10 = cfg_18;\n   end\n   7'b1001000 : begin\n     hw_2 = rst_18;\n   end\n   7'b0x11001 : begin\n     tx_1 = hw_2;\n   end\n   default : begin \n     sig_3 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_2 ) == ( cfg_1 ) |-> hw_5 == auth_4 ;endproperty \nproperty name: ( ready_output_2 ) == ( 7'b0xx11xx ) |-> hw_10 == cfg_18 ;endproperty \nproperty name: ( ready_output_2 ) == ( 7'b1001000 ) |-> hw_2 == rst_18 ;endproperty \nproperty name: ( ready_output_2 ) == ( 7'b0x11001 ) |-> tx_1 == hw_2 ;endproperty \nproperty name; ( ( ready_output_2 ) != cfg_1 ) || ( ( ready_output_2 ) != 7'b0xx11xx ) || ( ( ready_output_2 ) != 7'b1001000 ) || ( ready_output_2 ) != 7'b0x11001 ) ) |-> sig_3 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_17 ) \n   7'b01x0010 : begin\n     chip_6 = core_14;\n   end\n   7'b1111101 : begin\n     rst_9 = reg_11;\n   end\n   7'b11100xx : begin\n     hw_15 = clk_20;\n   end\n   7'b0111001 : begin\n     clk_18 = clk_11;\n   end\n   default : begin \n     cfg_20 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_17 ) == ( 7'b01x0010 ) |-> chip_6 == core_14 ;endproperty \nproperty name: ( control_register_status_17 ) == ( 7'b1111101 ) |-> rst_9 == reg_11 ;endproperty \nproperty name: ( control_register_status_17 ) == ( 7'b11100xx ) |-> hw_15 == clk_20 ;endproperty \nproperty name: ( control_register_status_17 ) == ( 7'b0111001 ) |-> clk_18 == clk_11 ;endproperty \nproperty name; ( ( control_register_status_17 ) != 7'b01x0010 ) || ( ( control_register_status_17 ) != 7'b1111101 ) || ( ( control_register_status_17 ) != 7'b11100xx ) || ( control_register_status_17 ) != 7'b0111001 ) ) |-> cfg_20 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_2 ) \n   5'b00000 : begin\n     rst_15 = reg_14;\n   end\n   7'b0110x00 : begin\n     cfg_13 = tx_1;\n   end\n   6'b111010 : begin\n     cfg_3 = sig_8;\n   end\n   7'bx00101x : begin\n     chip_8 = auth_13;\n   end\n   default : begin \n     err_12 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( enable_2 ) == ( 5'b00000 ) |-> rst_15 == reg_14 ;endproperty \nproperty name: ( enable_2 ) == ( 7'b0110x00 ) |-> cfg_13 == tx_1 ;endproperty \nproperty name: ( enable_2 ) == ( 6'b111010 ) |-> cfg_3 == sig_8 ;endproperty \nproperty name: ( enable_2 ) == ( 7'bx00101x ) |-> chip_8 == auth_13 ;endproperty \nproperty name; ( ( enable_2 ) != 5'b00000 ) || ( ( enable_2 ) != 7'b0110x00 ) || ( ( enable_2 ) != 6'b111010 ) || ( enable_2 ) != 7'bx00101x ) ) |-> err_12 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_16 ) \n   5'bx0xxx : begin\n     cfg_8 = chip_12;\n   end\n   6'bx00x0x : begin\n     reg_6 = auth_10;\n   end\n   6'b010010 : begin\n     chip_12 = chip_7;\n   end\n   default : begin \n     rst_5 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_16 ) == ( 5'bx0xxx ) |-> cfg_8 == chip_12 ;endproperty \nproperty name: ( operation_code_16 ) == ( 6'bx00x0x ) |-> reg_6 == auth_10 ;endproperty \nproperty name: ( operation_code_16 ) == ( 6'b010010 ) |-> chip_12 == chip_7 ;endproperty \nproperty name; ( ( operation_code_16 ) != 5'bx0xxx ) || ( ( operation_code_16 ) != 6'bx00x0x ) || ( operation_code_16 ) != 6'b010010 ) ) |-> rst_5 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_15 ) \n   4'b11xx : begin\n     rx_13 = chip_6;\n   end\n   7'h55 : begin\n     data_7 = core_3;\n   end\n   3'bxx1 : begin\n     cfg_3 = auth_20;\n   end\n   6'b000000 : begin\n     data_6 = core_11;\n   end\n   6'b101x1x : begin\n     err_11 = rst_19;\n   end\n   default : begin \n     sig_11 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_15 ) == ( 4'b11xx ) |-> rx_13 == chip_6 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 7'h55 ) |-> data_7 == core_3 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 3'bxx1 ) |-> cfg_3 == auth_20 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 6'b000000 ) |-> data_6 == core_11 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 6'b101x1x ) |-> err_11 == rst_19 ;endproperty \nproperty name; ( ( interrupt_flag_15 ) != 4'b11xx ) || ( ( interrupt_flag_15 ) != 7'h55 ) || ( ( interrupt_flag_15 ) != 3'bxx1 ) || ( ( interrupt_flag_15 ) != 6'b000000 ) || ( interrupt_flag_15 ) != 6'b101x1x ) ) |-> sig_11 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   7'b1x1001x : begin\n     fsm_11 = auth_10;\n   end\n   6'bx1001x : begin\n     auth_1 = hw_4;\n   end\n   default : begin \n     clk_18 = auth_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_5 ) == ( 7'b1x1001x ) |-> fsm_11 == auth_10 ;endproperty \nproperty name: ( status_register_buffer_5 ) == ( 6'bx1001x ) |-> auth_1 == hw_4 ;endproperty \nproperty name; ( ( status_register_buffer_5 ) != 7'b1x1001x ) || ( status_register_buffer_5 ) != 6'bx1001x ) ) |-> clk_18 == auth_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_11 ) \n   7'h37 : begin\n     rx_13 = data_14;\n   end\n   7'bx1xxxx0 : begin\n     auth_14 = rst_9;\n   end\n   default : begin \n     chip_5 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_status_11 ) == ( 7'h37 ) |-> rx_13 == data_14 ;endproperty \nproperty name: ( control_status_11 ) == ( 7'bx1xxxx0 ) |-> auth_14 == rst_9 ;endproperty \nproperty name; ( ( control_status_11 ) != 7'h37 ) || ( control_status_11 ) != 7'bx1xxxx0 ) ) |-> chip_5 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_6 ) \n   core_15 : begin\n     fsm_2 = reg_10;\n   end\n   7'b0xx0xx1 : begin\n     clk_19 = reg_8;\n   end\n   default : begin \n     auth_1 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_6 ) == ( core_15 ) |-> fsm_2 == reg_10 ;endproperty \nproperty name: ( start_signal_6 ) == ( 7'b0xx0xx1 ) |-> clk_19 == reg_8 ;endproperty \nproperty name; ( ( start_signal_6 ) != core_15 ) || ( start_signal_6 ) != 7'b0xx0xx1 ) ) |-> auth_1 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_9 ) \n   6'b10xxxx : begin\n     err_20 = chip_18;\n   end\n   cfg_4 : begin\n     reg_14 = auth_7;\n   end\n   7'b000x0x0 : begin\n     rx_14 = fsm_19;\n   end\n   6'b1x0xxx : begin\n     sig_13 = rst_5;\n   end\n   default : begin \n     data_16 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_9 ) == ( 6'b10xxxx ) |-> err_20 == chip_18 ;endproperty \nproperty name: ( control_signal_9 ) == ( cfg_4 ) |-> reg_14 == auth_7 ;endproperty \nproperty name: ( control_signal_9 ) == ( 7'b000x0x0 ) |-> rx_14 == fsm_19 ;endproperty \nproperty name: ( control_signal_9 ) == ( 6'b1x0xxx ) |-> sig_13 == rst_5 ;endproperty \nproperty name; ( ( control_signal_9 ) != 6'b10xxxx ) || ( ( control_signal_9 ) != cfg_4 ) || ( ( control_signal_9 ) != 7'b000x0x0 ) || ( control_signal_9 ) != 6'b1x0xxx ) ) |-> data_16 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_19 ) \n   7'bxxx1x01 : begin\n     rx_16 = rst_5;\n   end\n   6'b1x0xxx : begin\n     chip_19 = err_20;\n   end\n   6'bx000x0 : begin\n     err_17 = rx_8;\n   end\n   6'h3d : begin\n     core_16 = auth_15;\n   end\n   default : begin \n     auth_4 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_19 ) == ( 7'bxxx1x01 ) |-> rx_16 == rst_5 ;endproperty \nproperty name: ( error_flag_19 ) == ( 6'b1x0xxx ) |-> chip_19 == err_20 ;endproperty \nproperty name: ( error_flag_19 ) == ( 6'bx000x0 ) |-> err_17 == rx_8 ;endproperty \nproperty name: ( error_flag_19 ) == ( 6'h3d ) |-> core_16 == auth_15 ;endproperty \nproperty name; ( ( error_flag_19 ) != 7'bxxx1x01 ) || ( ( error_flag_19 ) != 6'b1x0xxx ) || ( ( error_flag_19 ) != 6'bx000x0 ) || ( error_flag_19 ) != 6'h3d ) ) |-> auth_4 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_20 ) \n   7'b0x1x000 : begin\n     clk_17 = cfg_16;\n   end\n   default : begin \n     err_13 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( output_control_20 ) == ( 7'b0x1x000 ) |-> clk_17 == cfg_16 ;endproperty \nproperty name; ( output_control_20 ) != 7'b0x1x000 ) ) |-> err_13 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   7'h3e : begin\n     cfg_20 = tx_14;\n   end\n   6'bx0x0xx : begin\n     clk_13 = chip_16;\n   end\n   7'h2b : begin\n     hw_17 = cfg_5;\n   end\n   7'b0xxx00x : begin\n     clk_15 = fsm_13;\n   end\n   default : begin \n     fsm_13 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_11 ) == ( 7'h3e ) |-> cfg_20 == tx_14 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 6'bx0x0xx ) |-> clk_13 == chip_16 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 7'h2b ) |-> hw_17 == cfg_5 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 7'b0xxx00x ) |-> clk_15 == fsm_13 ;endproperty \nproperty name; ( ( input_buffer_status_11 ) != 7'h3e ) || ( ( input_buffer_status_11 ) != 6'bx0x0xx ) || ( ( input_buffer_status_11 ) != 7'h2b ) || ( input_buffer_status_11 ) != 7'b0xxx00x ) ) |-> fsm_13 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_4 ) \n   7'bxxx0010 : begin\n     chip_20 = rst_9;\n   end\n   default : begin \n     err_6 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_4 ) == ( 7'bxxx0010 ) |-> chip_20 == rst_9 ;endproperty \nproperty name; ( ready_register_4 ) != 7'bxxx0010 ) ) |-> err_6 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_19 ) \n   7'b1xx0x0x : begin\n     reg_7 = cfg_3;\n   end\n   7'b0011xxx : begin\n     rx_1 = chip_19;\n   end\n   6'b1x0001 : begin\n     core_17 = chip_11;\n   end\n   7'b0101001 : begin\n     core_7 = auth_10;\n   end\n   default : begin \n     rst_10 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_19 ) == ( 7'b1xx0x0x ) |-> reg_7 == cfg_3 ;endproperty \nproperty name: ( input_ready_19 ) == ( 7'b0011xxx ) |-> rx_1 == chip_19 ;endproperty \nproperty name: ( input_ready_19 ) == ( 6'b1x0001 ) |-> core_17 == chip_11 ;endproperty \nproperty name: ( input_ready_19 ) == ( 7'b0101001 ) |-> core_7 == auth_10 ;endproperty \nproperty name; ( ( input_ready_19 ) != 7'b1xx0x0x ) || ( ( input_ready_19 ) != 7'b0011xxx ) || ( ( input_ready_19 ) != 6'b1x0001 ) || ( input_ready_19 ) != 7'b0101001 ) ) |-> rst_10 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_19 ) \n   7'bx1xxx00 : begin\n     core_18 = data_17;\n   end\n   7'bx1x1x11 : begin\n     core_13 = data_14;\n   end\n   default : begin \n     rst_14 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_19 ) == ( 7'bx1xxx00 ) |-> core_18 == data_17 ;endproperty \nproperty name: ( input_buffer_19 ) == ( 7'bx1x1x11 ) |-> core_13 == data_14 ;endproperty \nproperty name; ( ( input_buffer_19 ) != 7'bx1xxx00 ) || ( input_buffer_19 ) != 7'bx1x1x11 ) ) |-> rst_14 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_17 ) \n   4'b1x1x : begin\n     rst_20 = tx_1;\n   end\n   default : begin \n     cfg_3 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_17 ) == ( 4'b1x1x ) |-> rst_20 == tx_1 ;endproperty \nproperty name; ( status_buffer_17 ) != 4'b1x1x ) ) |-> cfg_3 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_20 ) \n   sig_10 : begin\n     auth_18 = auth_17;\n   end\n   7'bxx1101x : begin\n     rst_16 = hw_2;\n   end\n   7'b1x101x1 : begin\n     reg_16 = sig_11;\n   end\n   7'h1c : begin\n     err_1 = rx_14;\n   end\n   7'bxxxxx01 : begin\n     sig_6 = auth_10;\n   end\n   default : begin \n     rx_17 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_20 ) == ( sig_10 ) |-> auth_18 == auth_17 ;endproperty \nproperty name: ( data_status_register_20 ) == ( 7'bxx1101x ) |-> rst_16 == hw_2 ;endproperty \nproperty name: ( data_status_register_20 ) == ( 7'b1x101x1 ) |-> reg_16 == sig_11 ;endproperty \nproperty name: ( data_status_register_20 ) == ( 7'h1c ) |-> err_1 == rx_14 ;endproperty \nproperty name: ( data_status_register_20 ) == ( 7'bxxxxx01 ) |-> sig_6 == auth_10 ;endproperty \nproperty name; ( ( data_status_register_20 ) != sig_10 ) || ( ( data_status_register_20 ) != 7'bxx1101x ) || ( ( data_status_register_20 ) != 7'b1x101x1 ) || ( ( data_status_register_20 ) != 7'h1c ) || ( data_status_register_20 ) != 7'bxxxxx01 ) ) |-> rx_17 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_15 ) \n   7'b1100010 : begin\n     auth_18 = rst_17;\n   end\n   7'bxx1xxxx : begin\n     rx_11 = chip_15;\n   end\n   6'h12 : begin\n     clk_13 = sig_5;\n   end\n   err_8 : begin\n     fsm_13 = tx_11;\n   end\n   7'bx1011xx : begin\n     data_7 = fsm_9;\n   end\n   default : begin \n     clk_5 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_15 ) == ( 7'b1100010 ) |-> auth_18 == rst_17 ;endproperty \nproperty name: ( control_input_status_15 ) == ( 7'bxx1xxxx ) |-> rx_11 == chip_15 ;endproperty \nproperty name: ( control_input_status_15 ) == ( 6'h12 ) |-> clk_13 == sig_5 ;endproperty \nproperty name: ( control_input_status_15 ) == ( err_8 ) |-> fsm_13 == tx_11 ;endproperty \nproperty name: ( control_input_status_15 ) == ( 7'bx1011xx ) |-> data_7 == fsm_9 ;endproperty \nproperty name; ( ( control_input_status_15 ) != 7'b1100010 ) || ( ( control_input_status_15 ) != 7'bxx1xxxx ) || ( ( control_input_status_15 ) != 6'h12 ) || ( ( control_input_status_15 ) != err_8 ) || ( control_input_status_15 ) != 7'bx1011xx ) ) |-> clk_5 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_16 ) \n   5'bx01xx : begin\n     clk_8 = cfg_8;\n   end\n   7'bxxx1101 : begin\n     clk_4 = auth_14;\n   end\n   6'h13 : begin\n     fsm_11 = data_6;\n   end\n   7'bx1xx01x : begin\n     tx_14 = rx_17;\n   end\n   default : begin \n     chip_12 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_16 ) == ( 5'bx01xx ) |-> clk_8 == cfg_8 ;endproperty \nproperty name: ( interrupt_request_16 ) == ( 7'bxxx1101 ) |-> clk_4 == auth_14 ;endproperty \nproperty name: ( interrupt_request_16 ) == ( 6'h13 ) |-> fsm_11 == data_6 ;endproperty \nproperty name: ( interrupt_request_16 ) == ( 7'bx1xx01x ) |-> tx_14 == rx_17 ;endproperty \nproperty name; ( ( interrupt_request_16 ) != 5'bx01xx ) || ( ( interrupt_request_16 ) != 7'bxxx1101 ) || ( ( interrupt_request_16 ) != 6'h13 ) || ( interrupt_request_16 ) != 7'bx1xx01x ) ) |-> chip_12 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_12 ) \n   6'bx00100 : begin\n     hw_3 = cfg_1;\n   end\n   7'hxb : begin\n     rst_13 = chip_18;\n   end\n   7'b11x11x1 : begin\n     fsm_6 = data_19;\n   end\n   default : begin \n     sig_8 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_12 ) == ( 6'bx00100 ) |-> hw_3 == cfg_1 ;endproperty \nproperty name: ( data_buffer_status_12 ) == ( 7'hxb ) |-> rst_13 == chip_18 ;endproperty \nproperty name: ( data_buffer_status_12 ) == ( 7'b11x11x1 ) |-> fsm_6 == data_19 ;endproperty \nproperty name; ( ( data_buffer_status_12 ) != 6'bx00100 ) || ( ( data_buffer_status_12 ) != 7'hxb ) || ( data_buffer_status_12 ) != 7'b11x11x1 ) ) |-> sig_8 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_16 ) \n   7'h29 : begin\n     sig_15 = rst_11;\n   end\n   default : begin \n     cfg_11 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( address_register_16 ) == ( 7'h29 ) |-> sig_15 == rst_11 ;endproperty \nproperty name; ( address_register_16 ) != 7'h29 ) ) |-> cfg_11 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_10 ) \n   6'bx101x0 : begin\n     err_5 = cfg_5;\n   end\n   default : begin \n     rx_15 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( address_10 ) == ( 6'bx101x0 ) |-> err_5 == cfg_5 ;endproperty \nproperty name; ( address_10 ) != 6'bx101x0 ) ) |-> rx_15 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_11 ) \n   6'bx01xx1 : begin\n     hw_4 = reg_3;\n   end\n   7'h33 : begin\n     fsm_1 = fsm_14;\n   end\n   7'b0x10x11 : begin\n     rx_3 = auth_11;\n   end\n   7'h1b : begin\n     core_2 = cfg_9;\n   end\n   default : begin \n     core_20 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_11 ) == ( 6'bx01xx1 ) |-> hw_4 == reg_3 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 7'h33 ) |-> fsm_1 == fsm_14 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 7'b0x10x11 ) |-> rx_3 == auth_11 ;endproperty \nproperty name: ( transfer_complete_11 ) == ( 7'h1b ) |-> core_2 == cfg_9 ;endproperty \nproperty name; ( ( transfer_complete_11 ) != 6'bx01xx1 ) || ( ( transfer_complete_11 ) != 7'h33 ) || ( ( transfer_complete_11 ) != 7'b0x10x11 ) || ( transfer_complete_11 ) != 7'h1b ) ) |-> core_20 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_10 ) \n   6'b0xx0x0 : begin\n     core_20 = data_9;\n   end\n   7'bxxxx01x : begin\n     data_4 = cfg_8;\n   end\n   default : begin \n     clk_19 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( read_data_10 ) == ( 6'b0xx0x0 ) |-> core_20 == data_9 ;endproperty \nproperty name: ( read_data_10 ) == ( 7'bxxxx01x ) |-> data_4 == cfg_8 ;endproperty \nproperty name; ( ( read_data_10 ) != 6'b0xx0x0 ) || ( read_data_10 ) != 7'bxxxx01x ) ) |-> clk_19 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   7'b01000xx : begin\n     tx_17 = tx_14;\n   end\n   6'h4 : begin\n     sig_9 = chip_1;\n   end\n   7'bx0011xx : begin\n     sig_16 = clk_6;\n   end\n   6'b0011x1 : begin\n     core_18 = chip_19;\n   end\n   6'bxxx110 : begin\n     cfg_7 = hw_9;\n   end\n   default : begin \n     rx_18 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_16 ) == ( 7'b01000xx ) |-> tx_17 == tx_14 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 6'h4 ) |-> sig_9 == chip_1 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'bx0011xx ) |-> sig_16 == clk_6 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 6'b0011x1 ) |-> core_18 == chip_19 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 6'bxxx110 ) |-> cfg_7 == hw_9 ;endproperty \nproperty name; ( ( output_buffer_status_16 ) != 7'b01000xx ) || ( ( output_buffer_status_16 ) != 6'h4 ) || ( ( output_buffer_status_16 ) != 7'bx0011xx ) || ( ( output_buffer_status_16 ) != 6'b0011x1 ) || ( output_buffer_status_16 ) != 6'bxxx110 ) ) |-> rx_18 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_13 ) \n   7'b0xxxxxx : begin\n     cfg_19 = data_8;\n   end\n   7'bx01x10x : begin\n     reg_15 = rst_7;\n   end\n   core_15 : begin\n     clk_2 = fsm_14;\n   end\n   default : begin \n     data_2 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_13 ) == ( 7'b0xxxxxx ) |-> cfg_19 == data_8 ;endproperty \nproperty name: ( flag_register_13 ) == ( 7'bx01x10x ) |-> reg_15 == rst_7 ;endproperty \nproperty name: ( flag_register_13 ) == ( core_15 ) |-> clk_2 == fsm_14 ;endproperty \nproperty name; ( ( flag_register_13 ) != 7'b0xxxxxx ) || ( ( flag_register_13 ) != 7'bx01x10x ) || ( flag_register_13 ) != core_15 ) ) |-> data_2 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_2 ) \n   7'bx1x1xxx : begin\n     data_10 = rx_12;\n   end\n   5'hb : begin\n     err_3 = rst_11;\n   end\n   default : begin \n     core_6 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_2 ) == ( 7'bx1x1xxx ) |-> data_10 == rx_12 ;endproperty \nproperty name: ( status_buffer_2 ) == ( 5'hb ) |-> err_3 == rst_11 ;endproperty \nproperty name; ( ( status_buffer_2 ) != 7'bx1x1xxx ) || ( status_buffer_2 ) != 5'hb ) ) |-> core_6 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_8 ) \n   7'h35 : begin\n     rx_7 = rst_13;\n   end\n   7'bxxx10xx : begin\n     cfg_9 = clk_2;\n   end\n   7'b11x0111 : begin\n     core_1 = fsm_10;\n   end\n   fsm_20 : begin\n     hw_7 = clk_20;\n   end\n   default : begin \n     chip_10 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_8 ) == ( 7'h35 ) |-> rx_7 == rst_13 ;endproperty \nproperty name: ( error_flag_8 ) == ( 7'bxxx10xx ) |-> cfg_9 == clk_2 ;endproperty \nproperty name: ( error_flag_8 ) == ( 7'b11x0111 ) |-> core_1 == fsm_10 ;endproperty \nproperty name: ( error_flag_8 ) == ( fsm_20 ) |-> hw_7 == clk_20 ;endproperty \nproperty name; ( ( error_flag_8 ) != 7'h35 ) || ( ( error_flag_8 ) != 7'bxxx10xx ) || ( ( error_flag_8 ) != 7'b11x0111 ) || ( error_flag_8 ) != fsm_20 ) ) |-> chip_10 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_5 ) \n   6'bx0xx10 : begin\n     sig_17 = err_1;\n   end\n   default : begin \n     chip_3 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( status_register_5 ) == ( 6'bx0xx10 ) |-> sig_17 == err_1 ;endproperty \nproperty name; ( status_register_5 ) != 6'bx0xx10 ) ) |-> chip_3 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_6 ) \n   5'bxx1x0 : begin\n     auth_13 = chip_9;\n   end\n   7'bx101x11 : begin\n     core_6 = fsm_19;\n   end\n   7'b101111x : begin\n     auth_3 = fsm_9;\n   end\n   7'bx1000x0 : begin\n     chip_14 = rx_11;\n   end\n   reg_10 : begin\n     reg_10 = rx_14;\n   end\n   default : begin \n     auth_1 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( input_register_6 ) == ( 5'bxx1x0 ) |-> auth_13 == chip_9 ;endproperty \nproperty name: ( input_register_6 ) == ( 7'bx101x11 ) |-> core_6 == fsm_19 ;endproperty \nproperty name: ( input_register_6 ) == ( 7'b101111x ) |-> auth_3 == fsm_9 ;endproperty \nproperty name: ( input_register_6 ) == ( 7'bx1000x0 ) |-> chip_14 == rx_11 ;endproperty \nproperty name: ( input_register_6 ) == ( reg_10 ) |-> reg_10 == rx_14 ;endproperty \nproperty name; ( ( input_register_6 ) != 5'bxx1x0 ) || ( ( input_register_6 ) != 7'bx101x11 ) || ( ( input_register_6 ) != 7'b101111x ) || ( ( input_register_6 ) != 7'bx1000x0 ) || ( input_register_6 ) != reg_10 ) ) |-> auth_1 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_6 ) \n   7'b0x00xxx : begin\n     fsm_8 = core_17;\n   end\n   7'b11xx010 : begin\n     rst_15 = tx_16;\n   end\n   7'bxxx0x00 : begin\n     auth_8 = cfg_6;\n   end\n   7'b1xx1xxx : begin\n     reg_17 = chip_17;\n   end\n   default : begin \n     tx_7 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( output_control_6 ) == ( 7'b0x00xxx ) |-> fsm_8 == core_17 ;endproperty \nproperty name: ( output_control_6 ) == ( 7'b11xx010 ) |-> rst_15 == tx_16 ;endproperty \nproperty name: ( output_control_6 ) == ( 7'bxxx0x00 ) |-> auth_8 == cfg_6 ;endproperty \nproperty name: ( output_control_6 ) == ( 7'b1xx1xxx ) |-> reg_17 == chip_17 ;endproperty \nproperty name; ( ( output_control_6 ) != 7'b0x00xxx ) || ( ( output_control_6 ) != 7'b11xx010 ) || ( ( output_control_6 ) != 7'bxxx0x00 ) || ( output_control_6 ) != 7'b1xx1xxx ) ) |-> tx_7 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_9 ) \n   7'b10xxxxx : begin\n     err_11 = auth_3;\n   end\n   5'b10111 : begin\n     err_6 = clk_19;\n   end\n   default : begin \n     rx_20 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( control_input_9 ) == ( 7'b10xxxxx ) |-> err_11 == auth_3 ;endproperty \nproperty name: ( control_input_9 ) == ( 5'b10111 ) |-> err_6 == clk_19 ;endproperty \nproperty name; ( ( control_input_9 ) != 7'b10xxxxx ) || ( control_input_9 ) != 5'b10111 ) ) |-> rx_20 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   rx_13 : begin\n     core_13 = clk_1;\n   end\n   7'b1xxx1x1 : begin\n     chip_5 = err_8;\n   end\n   7'bxxxx111 : begin\n     chip_12 = err_5;\n   end\n   6'b1x1xx0 : begin\n     reg_14 = err_12;\n   end\n   6'b111x1x : begin\n     rx_2 = rx_9;\n   end\n   default : begin \n     cfg_20 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_6 ) == ( rx_13 ) |-> core_13 == clk_1 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 7'b1xxx1x1 ) |-> chip_5 == err_8 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 7'bxxxx111 ) |-> chip_12 == err_5 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 6'b1x1xx0 ) |-> reg_14 == err_12 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 6'b111x1x ) |-> rx_2 == rx_9 ;endproperty \nproperty name; ( ( output_register_status_6 ) != rx_13 ) || ( ( output_register_status_6 ) != 7'b1xxx1x1 ) || ( ( output_register_status_6 ) != 7'bxxxx111 ) || ( ( output_register_status_6 ) != 6'b1x1xx0 ) || ( output_register_status_6 ) != 6'b111x1x ) ) |-> cfg_20 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_1 ) \n   4'b101x : begin\n     hw_13 = cfg_16;\n   end\n   7'bx1x1x1x : begin\n     cfg_16 = clk_16;\n   end\n   6'b1xx11x : begin\n     sig_20 = chip_19;\n   end\n   default : begin \n     auth_5 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_1 ) == ( 4'b101x ) |-> hw_13 == cfg_16 ;endproperty \nproperty name: ( output_buffer_1 ) == ( 7'bx1x1x1x ) |-> cfg_16 == clk_16 ;endproperty \nproperty name: ( output_buffer_1 ) == ( 6'b1xx11x ) |-> sig_20 == chip_19 ;endproperty \nproperty name; ( ( output_buffer_1 ) != 4'b101x ) || ( ( output_buffer_1 ) != 7'bx1x1x1x ) || ( output_buffer_1 ) != 6'b1xx11x ) ) |-> auth_5 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_17 ) \n   7'h6c : begin\n     sig_19 = auth_18;\n   end\n   default : begin \n     sig_6 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( command_word_17 ) == ( 7'h6c ) |-> sig_19 == auth_18 ;endproperty \nproperty name; ( command_word_17 ) != 7'h6c ) ) |-> sig_6 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_4 ) \n   7'b111000x : begin\n     data_3 = data_7;\n   end\n   7'bx110111 : begin\n     data_20 = fsm_14;\n   end\n   7'b0x1xx1x : begin\n     err_2 = err_13;\n   end\n   default : begin \n     tx_4 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_4 ) == ( 7'b111000x ) |-> data_3 == data_7 ;endproperty \nproperty name: ( data_buffer_4 ) == ( 7'bx110111 ) |-> data_20 == fsm_14 ;endproperty \nproperty name: ( data_buffer_4 ) == ( 7'b0x1xx1x ) |-> err_2 == err_13 ;endproperty \nproperty name; ( ( data_buffer_4 ) != 7'b111000x ) || ( ( data_buffer_4 ) != 7'bx110111 ) || ( data_buffer_4 ) != 7'b0x1xx1x ) ) |-> tx_4 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_12 ) \n   6'bx1010x : begin\n     fsm_18 = rst_6;\n   end\n   default : begin \n     fsm_4 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_12 ) == ( 6'bx1010x ) |-> fsm_18 == rst_6 ;endproperty \nproperty name; ( output_status_register_12 ) != 6'bx1010x ) ) |-> fsm_4 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_1 ) \n   7'h39 : begin\n     tx_10 = core_10;\n   end\n   7'bx0x01xx : begin\n     reg_20 = rx_3;\n   end\n   7'b00x1xxx : begin\n     tx_16 = fsm_20;\n   end\n   default : begin \n     clk_14 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( error_status_1 ) == ( 7'h39 ) |-> tx_10 == core_10 ;endproperty \nproperty name: ( error_status_1 ) == ( 7'bx0x01xx ) |-> reg_20 == rx_3 ;endproperty \nproperty name: ( error_status_1 ) == ( 7'b00x1xxx ) |-> tx_16 == fsm_20 ;endproperty \nproperty name; ( ( error_status_1 ) != 7'h39 ) || ( ( error_status_1 ) != 7'bx0x01xx ) || ( error_status_1 ) != 7'b00x1xxx ) ) |-> clk_14 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   7'bx1xx0x0 : begin\n     tx_7 = rx_19;\n   end\n   7'hxb : begin\n     reg_12 = clk_7;\n   end\n   6'b111x1x : begin\n     hw_8 = fsm_7;\n   end\n   default : begin \n     auth_11 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_1 ) == ( 7'bx1xx0x0 ) |-> tx_7 == rx_19 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 7'hxb ) |-> reg_12 == clk_7 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 6'b111x1x ) |-> hw_8 == fsm_7 ;endproperty \nproperty name; ( ( interrupt_enable_1 ) != 7'bx1xx0x0 ) || ( ( interrupt_enable_1 ) != 7'hxb ) || ( interrupt_enable_1 ) != 6'b111x1x ) ) |-> auth_11 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_1 ) \n   7'h62 : begin\n     cfg_10 = chip_15;\n   end\n   7'h2a : begin\n     sig_12 = rst_20;\n   end\n   default : begin \n     cfg_8 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_1 ) == ( 7'h62 ) |-> cfg_10 == chip_15 ;endproperty \nproperty name: ( status_output_buffer_1 ) == ( 7'h2a ) |-> sig_12 == rst_20 ;endproperty \nproperty name; ( ( status_output_buffer_1 ) != 7'h62 ) || ( status_output_buffer_1 ) != 7'h2a ) ) |-> cfg_8 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_20 ) \n   3'bxxx : begin\n     cfg_12 = hw_1;\n   end\n   7'bx111111 : begin\n     cfg_13 = hw_20;\n   end\n   default : begin \n     reg_14 = core_2;\n   end\nendcase",
        "Assertion": "property name: ( input_data_20 ) == ( 3'bxxx ) |-> cfg_12 == hw_1 ;endproperty \nproperty name: ( input_data_20 ) == ( 7'bx111111 ) |-> cfg_13 == hw_20 ;endproperty \nproperty name; ( ( input_data_20 ) != 3'bxxx ) || ( input_data_20 ) != 7'bx111111 ) ) |-> reg_14 == core_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_20 ) \n   rst_8 : begin\n     core_17 = auth_15;\n   end\n   cfg_9 : begin\n     cfg_17 = cfg_14;\n   end\n   default : begin \n     rst_7 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( input_data_20 ) == ( rst_8 ) |-> core_17 == auth_15 ;endproperty \nproperty name: ( input_data_20 ) == ( cfg_9 ) |-> cfg_17 == cfg_14 ;endproperty \nproperty name; ( ( input_data_20 ) != rst_8 ) || ( input_data_20 ) != cfg_9 ) ) |-> rst_7 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_1 ) \n   7'b0000010 : begin\n     rst_8 = rst_18;\n   end\n   default : begin \n     rst_5 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_1 ) == ( 7'b0000010 ) |-> rst_8 == rst_18 ;endproperty \nproperty name; ( status_output_buffer_1 ) != 7'b0000010 ) ) |-> rst_5 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_4 ) \n   7'bx1x01x0 : begin\n     chip_5 = hw_1;\n   end\n   6'b1x0xx0 : begin\n     cfg_18 = cfg_7;\n   end\n   5'b0x1x1 : begin\n     auth_4 = auth_5;\n   end\n   7'bxx0xxx1 : begin\n     reg_1 = data_1;\n   end\n   5'h3 : begin\n     fsm_19 = core_18;\n   end\n   default : begin \n     core_17 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( address_register_4 ) == ( 7'bx1x01x0 ) |-> chip_5 == hw_1 ;endproperty \nproperty name: ( address_register_4 ) == ( 6'b1x0xx0 ) |-> cfg_18 == cfg_7 ;endproperty \nproperty name: ( address_register_4 ) == ( 5'b0x1x1 ) |-> auth_4 == auth_5 ;endproperty \nproperty name: ( address_register_4 ) == ( 7'bxx0xxx1 ) |-> reg_1 == data_1 ;endproperty \nproperty name: ( address_register_4 ) == ( 5'h3 ) |-> fsm_19 == core_18 ;endproperty \nproperty name; ( ( address_register_4 ) != 7'bx1x01x0 ) || ( ( address_register_4 ) != 6'b1x0xx0 ) || ( ( address_register_4 ) != 5'b0x1x1 ) || ( ( address_register_4 ) != 7'bxx0xxx1 ) || ( address_register_4 ) != 5'h3 ) ) |-> core_17 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_17 ) \n   7'h5e : begin\n     chip_11 = hw_13;\n   end\n   7'h46 : begin\n     sig_6 = clk_16;\n   end\n   7'h43 : begin\n     chip_19 = sig_9;\n   end\n   5'b10101 : begin\n     fsm_5 = tx_6;\n   end\n   7'h1d : begin\n     data_16 = clk_1;\n   end\n   default : begin \n     fsm_19 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_17 ) == ( 7'h5e ) |-> chip_11 == hw_13 ;endproperty \nproperty name: ( operation_code_17 ) == ( 7'h46 ) |-> sig_6 == clk_16 ;endproperty \nproperty name: ( operation_code_17 ) == ( 7'h43 ) |-> chip_19 == sig_9 ;endproperty \nproperty name: ( operation_code_17 ) == ( 5'b10101 ) |-> fsm_5 == tx_6 ;endproperty \nproperty name: ( operation_code_17 ) == ( 7'h1d ) |-> data_16 == clk_1 ;endproperty \nproperty name; ( ( operation_code_17 ) != 7'h5e ) || ( ( operation_code_17 ) != 7'h46 ) || ( ( operation_code_17 ) != 7'h43 ) || ( ( operation_code_17 ) != 5'b10101 ) || ( operation_code_17 ) != 7'h1d ) ) |-> fsm_19 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_14 ) \n   6'h31 : begin\n     data_1 = chip_13;\n   end\n   7'b11x100x : begin\n     cfg_5 = auth_3;\n   end\n   default : begin \n     fsm_10 = clk_7;\n   end\nendcase",
        "Assertion": "property name: ( control_input_14 ) == ( 6'h31 ) |-> data_1 == chip_13 ;endproperty \nproperty name: ( control_input_14 ) == ( 7'b11x100x ) |-> cfg_5 == auth_3 ;endproperty \nproperty name; ( ( control_input_14 ) != 6'h31 ) || ( control_input_14 ) != 7'b11x100x ) ) |-> fsm_10 == clk_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_7 ) \n   7'b0000x01 : begin\n     data_6 = core_14;\n   end\n   7'bxxx0xx1 : begin\n     fsm_16 = clk_1;\n   end\n   7'b0101110 : begin\n     chip_10 = auth_13;\n   end\n   default : begin \n     sig_3 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_7 ) == ( 7'b0000x01 ) |-> data_6 == core_14 ;endproperty \nproperty name: ( control_register_7 ) == ( 7'bxxx0xx1 ) |-> fsm_16 == clk_1 ;endproperty \nproperty name: ( control_register_7 ) == ( 7'b0101110 ) |-> chip_10 == auth_13 ;endproperty \nproperty name; ( ( control_register_7 ) != 7'b0000x01 ) || ( ( control_register_7 ) != 7'bxxx0xx1 ) || ( control_register_7 ) != 7'b0101110 ) ) |-> sig_3 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_12 ) \n   7'h5b : begin\n     fsm_7 = err_13;\n   end\n   cfg_1 : begin\n     hw_20 = reg_15;\n   end\n   default : begin \n     auth_4 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( input_register_12 ) == ( 7'h5b ) |-> fsm_7 == err_13 ;endproperty \nproperty name: ( input_register_12 ) == ( cfg_1 ) |-> hw_20 == reg_15 ;endproperty \nproperty name; ( ( input_register_12 ) != 7'h5b ) || ( input_register_12 ) != cfg_1 ) ) |-> auth_4 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_17 ) \n   7'bx110x01 : begin\n     chip_3 = hw_12;\n   end\n   7'bx1x0xx0 : begin\n     fsm_20 = rst_11;\n   end\n   default : begin \n     err_5 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_17 ) == ( 7'bx110x01 ) |-> chip_3 == hw_12 ;endproperty \nproperty name: ( interrupt_control_status_17 ) == ( 7'bx1x0xx0 ) |-> fsm_20 == rst_11 ;endproperty \nproperty name; ( ( interrupt_control_status_17 ) != 7'bx110x01 ) || ( interrupt_control_status_17 ) != 7'bx1x0xx0 ) ) |-> err_5 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_11 ) \n   6'bx0x110 : begin\n     clk_17 = core_7;\n   end\n   6'b10010x : begin\n     auth_14 = reg_13;\n   end\n   6'bxx1x10 : begin\n     auth_8 = hw_18;\n   end\n   7'h76 : begin\n     chip_10 = fsm_19;\n   end\n   7'bx0010x1 : begin\n     tx_18 = fsm_18;\n   end\n   default : begin \n     chip_20 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_11 ) == ( 6'bx0x110 ) |-> clk_17 == core_7 ;endproperty \nproperty name: ( instruction_11 ) == ( 6'b10010x ) |-> auth_14 == reg_13 ;endproperty \nproperty name: ( instruction_11 ) == ( 6'bxx1x10 ) |-> auth_8 == hw_18 ;endproperty \nproperty name: ( instruction_11 ) == ( 7'h76 ) |-> chip_10 == fsm_19 ;endproperty \nproperty name: ( instruction_11 ) == ( 7'bx0010x1 ) |-> tx_18 == fsm_18 ;endproperty \nproperty name; ( ( instruction_11 ) != 6'bx0x110 ) || ( ( instruction_11 ) != 6'b10010x ) || ( ( instruction_11 ) != 6'bxx1x10 ) || ( ( instruction_11 ) != 7'h76 ) || ( instruction_11 ) != 7'bx0010x1 ) ) |-> chip_20 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_2 ) \n   6'b1x11x0 : begin\n     sig_12 = reg_2;\n   end\n   5'bxx010 : begin\n     rx_12 = rx_2;\n   end\n   7'h27 : begin\n     auth_10 = clk_8;\n   end\n   default : begin \n     cfg_4 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_2 ) == ( 6'b1x11x0 ) |-> sig_12 == reg_2 ;endproperty \nproperty name: ( instruction_buffer_2 ) == ( 5'bxx010 ) |-> rx_12 == rx_2 ;endproperty \nproperty name: ( instruction_buffer_2 ) == ( 7'h27 ) |-> auth_10 == clk_8 ;endproperty \nproperty name; ( ( instruction_buffer_2 ) != 6'b1x11x0 ) || ( ( instruction_buffer_2 ) != 5'bxx010 ) || ( instruction_buffer_2 ) != 7'h27 ) ) |-> cfg_4 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_8 ) \n   6'b000x11 : begin\n     reg_5 = rst_5;\n   end\n   6'b1xx001 : begin\n     chip_11 = reg_17;\n   end\n   default : begin \n     clk_3 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_8 ) == ( 6'b000x11 ) |-> reg_5 == rst_5 ;endproperty \nproperty name: ( control_input_status_8 ) == ( 6'b1xx001 ) |-> chip_11 == reg_17 ;endproperty \nproperty name; ( ( control_input_status_8 ) != 6'b000x11 ) || ( control_input_status_8 ) != 6'b1xx001 ) ) |-> clk_3 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_16 ) \n   6'h3d : begin\n     core_3 = clk_3;\n   end\n   7'b0x101xx : begin\n     core_1 = clk_15;\n   end\n   7'b1110x0x : begin\n     cfg_6 = core_20;\n   end\n   default : begin \n     sig_18 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_16 ) == ( 6'h3d ) |-> core_3 == clk_3 ;endproperty \nproperty name: ( control_status_buffer_16 ) == ( 7'b0x101xx ) |-> core_1 == clk_15 ;endproperty \nproperty name: ( control_status_buffer_16 ) == ( 7'b1110x0x ) |-> cfg_6 == core_20 ;endproperty \nproperty name; ( ( control_status_buffer_16 ) != 6'h3d ) || ( ( control_status_buffer_16 ) != 7'b0x101xx ) || ( control_status_buffer_16 ) != 7'b1110x0x ) ) |-> sig_18 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_10 ) \n   fsm_14 : begin\n     err_4 = core_6;\n   end\n   7'bx1xxx1x : begin\n     tx_17 = err_20;\n   end\n   7'bx000101 : begin\n     hw_11 = core_13;\n   end\n   3'b01x : begin\n     chip_14 = err_15;\n   end\n   default : begin \n     chip_11 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_10 ) == ( fsm_14 ) |-> err_4 == core_6 ;endproperty \nproperty name: ( interrupt_control_10 ) == ( 7'bx1xxx1x ) |-> tx_17 == err_20 ;endproperty \nproperty name: ( interrupt_control_10 ) == ( 7'bx000101 ) |-> hw_11 == core_13 ;endproperty \nproperty name: ( interrupt_control_10 ) == ( 3'b01x ) |-> chip_14 == err_15 ;endproperty \nproperty name; ( ( interrupt_control_10 ) != fsm_14 ) || ( ( interrupt_control_10 ) != 7'bx1xxx1x ) || ( ( interrupt_control_10 ) != 7'bx000101 ) || ( interrupt_control_10 ) != 3'b01x ) ) |-> chip_11 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   core_14 : begin\n     err_13 = reg_20;\n   end\n   6'bxx1x01 : begin\n     rst_6 = rx_13;\n   end\n   6'b10x000 : begin\n     sig_11 = auth_9;\n   end\n   default : begin \n     clk_10 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_19 ) == ( core_14 ) |-> err_13 == reg_20 ;endproperty \nproperty name: ( interrupt_control_19 ) == ( 6'bxx1x01 ) |-> rst_6 == rx_13 ;endproperty \nproperty name: ( interrupt_control_19 ) == ( 6'b10x000 ) |-> sig_11 == auth_9 ;endproperty \nproperty name; ( ( interrupt_control_19 ) != core_14 ) || ( ( interrupt_control_19 ) != 6'bxx1x01 ) || ( interrupt_control_19 ) != 6'b10x000 ) ) |-> clk_10 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   4'bx1x1 : begin\n     auth_3 = clk_6;\n   end\n   7'b0x00100 : begin\n     reg_18 = hw_15;\n   end\n   default : begin \n     data_8 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_5 ) == ( 4'bx1x1 ) |-> auth_3 == clk_6 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 7'b0x00100 ) |-> reg_18 == hw_15 ;endproperty \nproperty name; ( ( ready_signal_5 ) != 4'bx1x1 ) || ( ready_signal_5 ) != 7'b0x00100 ) ) |-> data_8 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_8 ) \n   tx_16 : begin\n     core_2 = data_5;\n   end\n   7'bx0110x1 : begin\n     data_14 = hw_1;\n   end\n   7'h4c : begin\n     rx_7 = sig_2;\n   end\n   default : begin \n     sig_1 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( instruction_8 ) == ( tx_16 ) |-> core_2 == data_5 ;endproperty \nproperty name: ( instruction_8 ) == ( 7'bx0110x1 ) |-> data_14 == hw_1 ;endproperty \nproperty name: ( instruction_8 ) == ( 7'h4c ) |-> rx_7 == sig_2 ;endproperty \nproperty name; ( ( instruction_8 ) != tx_16 ) || ( ( instruction_8 ) != 7'bx0110x1 ) || ( instruction_8 ) != 7'h4c ) ) |-> sig_1 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_7 ) \n   7'b0x10111 : begin\n     cfg_16 = fsm_14;\n   end\n   default : begin \n     core_18 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_7 ) == ( 7'b0x10111 ) |-> cfg_16 == fsm_14 ;endproperty \nproperty name; ( input_status_register_7 ) != 7'b0x10111 ) ) |-> core_18 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_9 ) \n   7'bxxx0x1x : begin\n     sig_14 = data_18;\n   end\n   6'bxx0x01 : begin\n     core_5 = err_2;\n   end\n   6'bx01010 : begin\n     hw_8 = chip_19;\n   end\n   7'b1001011 : begin\n     err_12 = data_7;\n   end\n   default : begin \n     core_2 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( start_address_9 ) == ( 7'bxxx0x1x ) |-> sig_14 == data_18 ;endproperty \nproperty name: ( start_address_9 ) == ( 6'bxx0x01 ) |-> core_5 == err_2 ;endproperty \nproperty name: ( start_address_9 ) == ( 6'bx01010 ) |-> hw_8 == chip_19 ;endproperty \nproperty name: ( start_address_9 ) == ( 7'b1001011 ) |-> err_12 == data_7 ;endproperty \nproperty name; ( ( start_address_9 ) != 7'bxxx0x1x ) || ( ( start_address_9 ) != 6'bxx0x01 ) || ( ( start_address_9 ) != 6'bx01010 ) || ( start_address_9 ) != 7'b1001011 ) ) |-> core_2 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_17 ) \n   5'bxxx0x : begin\n     chip_9 = hw_4;\n   end\n   default : begin \n     auth_17 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( input_register_17 ) == ( 5'bxxx0x ) |-> chip_9 == hw_4 ;endproperty \nproperty name; ( input_register_17 ) != 5'bxxx0x ) ) |-> auth_17 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_20 ) \n   6'b1x10x0 : begin\n     reg_18 = auth_5;\n   end\n   6'b010000 : begin\n     rst_9 = fsm_4;\n   end\n   7'b10x0110 : begin\n     cfg_6 = reg_2;\n   end\n   6'bxx01x1 : begin\n     hw_10 = hw_1;\n   end\n   7'b010x1x1 : begin\n     err_12 = reg_8;\n   end\n   default : begin \n     rx_9 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_20 ) == ( 6'b1x10x0 ) |-> reg_18 == auth_5 ;endproperty \nproperty name: ( ready_output_20 ) == ( 6'b010000 ) |-> rst_9 == fsm_4 ;endproperty \nproperty name: ( ready_output_20 ) == ( 7'b10x0110 ) |-> cfg_6 == reg_2 ;endproperty \nproperty name: ( ready_output_20 ) == ( 6'bxx01x1 ) |-> hw_10 == hw_1 ;endproperty \nproperty name: ( ready_output_20 ) == ( 7'b010x1x1 ) |-> err_12 == reg_8 ;endproperty \nproperty name; ( ( ready_output_20 ) != 6'b1x10x0 ) || ( ( ready_output_20 ) != 6'b010000 ) || ( ( ready_output_20 ) != 7'b10x0110 ) || ( ( ready_output_20 ) != 6'bxx01x1 ) || ( ready_output_20 ) != 7'b010x1x1 ) ) |-> rx_9 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_9 ) \n   7'h60 : begin\n     sig_14 = clk_7;\n   end\n   default : begin \n     reg_13 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( input_status_9 ) == ( 7'h60 ) |-> sig_14 == clk_7 ;endproperty \nproperty name; ( input_status_9 ) != 7'h60 ) ) |-> reg_13 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_8 ) \n   5'bx0110 : begin\n     tx_7 = cfg_12;\n   end\n   core_8 : begin\n     rst_12 = chip_3;\n   end\n   7'b100x0x0 : begin\n     data_13 = rst_17;\n   end\n   7'b1x01xx0 : begin\n     chip_9 = core_19;\n   end\n   default : begin \n     clk_15 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_8 ) == ( 5'bx0110 ) |-> tx_7 == cfg_12 ;endproperty \nproperty name: ( data_buffer_8 ) == ( core_8 ) |-> rst_12 == chip_3 ;endproperty \nproperty name: ( data_buffer_8 ) == ( 7'b100x0x0 ) |-> data_13 == rst_17 ;endproperty \nproperty name: ( data_buffer_8 ) == ( 7'b1x01xx0 ) |-> chip_9 == core_19 ;endproperty \nproperty name; ( ( data_buffer_8 ) != 5'bx0110 ) || ( ( data_buffer_8 ) != core_8 ) || ( ( data_buffer_8 ) != 7'b100x0x0 ) || ( data_buffer_8 ) != 7'b1x01xx0 ) ) |-> clk_15 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_20 ) \n   7'b110011x : begin\n     sig_7 = err_3;\n   end\n   7'b110x1x0 : begin\n     reg_11 = data_17;\n   end\n   default : begin \n     err_11 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_20 ) == ( 7'b110011x ) |-> sig_7 == err_3 ;endproperty \nproperty name: ( output_status_register_20 ) == ( 7'b110x1x0 ) |-> reg_11 == data_17 ;endproperty \nproperty name; ( ( output_status_register_20 ) != 7'b110011x ) || ( output_status_register_20 ) != 7'b110x1x0 ) ) |-> err_11 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_1 ) \n   clk_6 : begin\n     chip_3 = tx_16;\n   end\n   5'b10x11 : begin\n     cfg_13 = core_4;\n   end\n   clk_3 : begin\n     rst_20 = auth_9;\n   end\n   5'bx0000 : begin\n     fsm_6 = clk_3;\n   end\n   6'b0110x1 : begin\n     fsm_3 = chip_11;\n   end\n   default : begin \n     err_3 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_1 ) == ( clk_6 ) |-> chip_3 == tx_16 ;endproperty \nproperty name: ( status_buffer_1 ) == ( 5'b10x11 ) |-> cfg_13 == core_4 ;endproperty \nproperty name: ( status_buffer_1 ) == ( clk_3 ) |-> rst_20 == auth_9 ;endproperty \nproperty name: ( status_buffer_1 ) == ( 5'bx0000 ) |-> fsm_6 == clk_3 ;endproperty \nproperty name: ( status_buffer_1 ) == ( 6'b0110x1 ) |-> fsm_3 == chip_11 ;endproperty \nproperty name; ( ( status_buffer_1 ) != clk_6 ) || ( ( status_buffer_1 ) != 5'b10x11 ) || ( ( status_buffer_1 ) != clk_3 ) || ( ( status_buffer_1 ) != 5'bx0000 ) || ( status_buffer_1 ) != 6'b0110x1 ) ) |-> err_3 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_19 ) \n   7'b10x1100 : begin\n     reg_6 = tx_14;\n   end\n   default : begin \n     tx_8 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_19 ) == ( 7'b10x1100 ) |-> reg_6 == tx_14 ;endproperty \nproperty name; ( status_flag_19 ) != 7'b10x1100 ) ) |-> tx_8 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_4 ) \n   5'b1xx0x : begin\n     clk_13 = data_11;\n   end\n   5'bxx0x1 : begin\n     chip_8 = err_9;\n   end\n   default : begin \n     reg_10 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_4 ) == ( 5'b1xx0x ) |-> clk_13 == data_11 ;endproperty \nproperty name: ( flag_register_4 ) == ( 5'bxx0x1 ) |-> chip_8 == err_9 ;endproperty \nproperty name; ( ( flag_register_4 ) != 5'b1xx0x ) || ( flag_register_4 ) != 5'bxx0x1 ) ) |-> reg_10 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   5'b00x01 : begin\n     auth_9 = cfg_19;\n   end\n   default : begin \n     rst_10 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_3 ) == ( 5'b00x01 ) |-> auth_9 == cfg_19 ;endproperty \nproperty name; ( input_buffer_status_3 ) != 5'b00x01 ) ) |-> rst_10 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_7 ) \n   rx_17 : begin\n     err_6 = tx_1;\n   end\n   7'bxxxx1xx : begin\n     rx_20 = auth_3;\n   end\n   7'h55 : begin\n     chip_2 = chip_9;\n   end\n   default : begin \n     core_4 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_7 ) == ( rx_17 ) |-> err_6 == tx_1 ;endproperty \nproperty name: ( operation_code_7 ) == ( 7'bxxxx1xx ) |-> rx_20 == auth_3 ;endproperty \nproperty name: ( operation_code_7 ) == ( 7'h55 ) |-> chip_2 == chip_9 ;endproperty \nproperty name; ( ( operation_code_7 ) != rx_17 ) || ( ( operation_code_7 ) != 7'bxxxx1xx ) || ( operation_code_7 ) != 7'h55 ) ) |-> core_4 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_6 ) \n   7'b00xxx01 : begin\n     chip_7 = err_5;\n   end\n   7'b0xx1111 : begin\n     data_15 = fsm_9;\n   end\n   7'bx011100 : begin\n     clk_10 = sig_20;\n   end\n   default : begin \n     chip_1 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_6 ) == ( 7'b00xxx01 ) |-> chip_7 == err_5 ;endproperty \nproperty name: ( control_input_6 ) == ( 7'b0xx1111 ) |-> data_15 == fsm_9 ;endproperty \nproperty name: ( control_input_6 ) == ( 7'bx011100 ) |-> clk_10 == sig_20 ;endproperty \nproperty name; ( ( control_input_6 ) != 7'b00xxx01 ) || ( ( control_input_6 ) != 7'b0xx1111 ) || ( control_input_6 ) != 7'bx011100 ) ) |-> chip_1 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_7 ) \n   6'b0x010x : begin\n     core_17 = sig_9;\n   end\n   3'b0x1 : begin\n     clk_4 = rx_6;\n   end\n   4'b00xx : begin\n     rst_2 = fsm_4;\n   end\n   7'b00x001x : begin\n     reg_7 = tx_15;\n   end\n   default : begin \n     sig_17 = tx_8;\n   end\nendcase",
        "Assertion": "property name: ( enable_7 ) == ( 6'b0x010x ) |-> core_17 == sig_9 ;endproperty \nproperty name: ( enable_7 ) == ( 3'b0x1 ) |-> clk_4 == rx_6 ;endproperty \nproperty name: ( enable_7 ) == ( 4'b00xx ) |-> rst_2 == fsm_4 ;endproperty \nproperty name: ( enable_7 ) == ( 7'b00x001x ) |-> reg_7 == tx_15 ;endproperty \nproperty name; ( ( enable_7 ) != 6'b0x010x ) || ( ( enable_7 ) != 3'b0x1 ) || ( ( enable_7 ) != 4'b00xx ) || ( enable_7 ) != 7'b00x001x ) ) |-> sig_17 == tx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_15 ) \n   7'bx11x01x : begin\n     core_13 = err_6;\n   end\n   default : begin \n     auth_11 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_15 ) == ( 7'bx11x01x ) |-> core_13 == err_6 ;endproperty \nproperty name; ( mode_register_15 ) != 7'bx11x01x ) ) |-> auth_11 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_10 ) \n   7'bx1x1x11 : begin\n     fsm_20 = sig_10;\n   end\n   7'b1100110 : begin\n     reg_20 = cfg_15;\n   end\n   4'b1001 : begin\n     reg_18 = cfg_8;\n   end\n   6'b01x11x : begin\n     auth_14 = reg_13;\n   end\n   default : begin \n     sig_13 = err_4;\n   end\nendcase",
        "Assertion": "property name: ( control_output_10 ) == ( 7'bx1x1x11 ) |-> fsm_20 == sig_10 ;endproperty \nproperty name: ( control_output_10 ) == ( 7'b1100110 ) |-> reg_20 == cfg_15 ;endproperty \nproperty name: ( control_output_10 ) == ( 4'b1001 ) |-> reg_18 == cfg_8 ;endproperty \nproperty name: ( control_output_10 ) == ( 6'b01x11x ) |-> auth_14 == reg_13 ;endproperty \nproperty name; ( ( control_output_10 ) != 7'bx1x1x11 ) || ( ( control_output_10 ) != 7'b1100110 ) || ( ( control_output_10 ) != 4'b1001 ) || ( control_output_10 ) != 6'b01x11x ) ) |-> sig_13 == err_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_9 ) \n   6'b00xxx0 : begin\n     tx_10 = auth_2;\n   end\n   default : begin \n     rx_8 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_9 ) == ( 6'b00xxx0 ) |-> tx_10 == auth_2 ;endproperty \nproperty name; ( valid_input_9 ) != 6'b00xxx0 ) ) |-> rx_8 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_17 ) \n   7'b1x0x1x0 : begin\n     err_19 = clk_7;\n   end\n   5'bxx110 : begin\n     sig_12 = cfg_18;\n   end\n   default : begin \n     tx_19 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( error_status_17 ) == ( 7'b1x0x1x0 ) |-> err_19 == clk_7 ;endproperty \nproperty name: ( error_status_17 ) == ( 5'bxx110 ) |-> sig_12 == cfg_18 ;endproperty \nproperty name; ( ( error_status_17 ) != 7'b1x0x1x0 ) || ( error_status_17 ) != 5'bxx110 ) ) |-> tx_19 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_2 ) \n   4'bxxxx : begin\n     tx_20 = hw_6;\n   end\n   7'h73 : begin\n     tx_8 = cfg_1;\n   end\n   default : begin \n     data_7 = auth_14;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_2 ) == ( 4'bxxxx ) |-> tx_20 == hw_6 ;endproperty \nproperty name: ( data_buffer_status_2 ) == ( 7'h73 ) |-> tx_8 == cfg_1 ;endproperty \nproperty name; ( ( data_buffer_status_2 ) != 4'bxxxx ) || ( data_buffer_status_2 ) != 7'h73 ) ) |-> data_7 == auth_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_4 ) \n   3'b111 : begin\n     clk_5 = reg_12;\n   end\n   5'h1e : begin\n     chip_8 = hw_15;\n   end\n   7'b11010x0 : begin\n     hw_9 = data_1;\n   end\n   5'bxx011 : begin\n     cfg_15 = err_4;\n   end\n   5'b0x1x1 : begin\n     reg_7 = rx_1;\n   end\n   default : begin \n     clk_7 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( output_control_4 ) == ( 3'b111 ) |-> clk_5 == reg_12 ;endproperty \nproperty name: ( output_control_4 ) == ( 5'h1e ) |-> chip_8 == hw_15 ;endproperty \nproperty name: ( output_control_4 ) == ( 7'b11010x0 ) |-> hw_9 == data_1 ;endproperty \nproperty name: ( output_control_4 ) == ( 5'bxx011 ) |-> cfg_15 == err_4 ;endproperty \nproperty name: ( output_control_4 ) == ( 5'b0x1x1 ) |-> reg_7 == rx_1 ;endproperty \nproperty name; ( ( output_control_4 ) != 3'b111 ) || ( ( output_control_4 ) != 5'h1e ) || ( ( output_control_4 ) != 7'b11010x0 ) || ( ( output_control_4 ) != 5'bxx011 ) || ( output_control_4 ) != 5'b0x1x1 ) ) |-> clk_7 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_10 ) \n   7'b1xx0011 : begin\n     core_3 = rx_2;\n   end\n   default : begin \n     rx_16 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_10 ) == ( 7'b1xx0011 ) |-> core_3 == rx_2 ;endproperty \nproperty name; ( interrupt_request_10 ) != 7'b1xx0011 ) ) |-> rx_16 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_9 ) \n   3'b100 : begin\n     tx_20 = fsm_9;\n   end\n   7'b01xx0x1 : begin\n     clk_13 = rst_9;\n   end\n   6'bx110x0 : begin\n     reg_4 = hw_18;\n   end\n   7'b101101x : begin\n     core_5 = clk_11;\n   end\n   7'b0110100 : begin\n     data_1 = fsm_13;\n   end\n   default : begin \n     rst_10 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( data_control_9 ) == ( 3'b100 ) |-> tx_20 == fsm_9 ;endproperty \nproperty name: ( data_control_9 ) == ( 7'b01xx0x1 ) |-> clk_13 == rst_9 ;endproperty \nproperty name: ( data_control_9 ) == ( 6'bx110x0 ) |-> reg_4 == hw_18 ;endproperty \nproperty name: ( data_control_9 ) == ( 7'b101101x ) |-> core_5 == clk_11 ;endproperty \nproperty name: ( data_control_9 ) == ( 7'b0110100 ) |-> data_1 == fsm_13 ;endproperty \nproperty name; ( ( data_control_9 ) != 3'b100 ) || ( ( data_control_9 ) != 7'b01xx0x1 ) || ( ( data_control_9 ) != 6'bx110x0 ) || ( ( data_control_9 ) != 7'b101101x ) || ( data_control_9 ) != 7'b0110100 ) ) |-> rst_10 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_12 ) \n   6'bx00010 : begin\n     rst_11 = err_13;\n   end\n   default : begin \n     tx_19 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_12 ) == ( 6'bx00010 ) |-> rst_11 == err_13 ;endproperty \nproperty name; ( start_bit_12 ) != 6'bx00010 ) ) |-> tx_19 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_15 ) \n   7'bxx11110 : begin\n     auth_20 = chip_1;\n   end\n   7'bxx1x00x : begin\n     reg_2 = hw_5;\n   end\n   7'b10xxx01 : begin\n     hw_1 = auth_11;\n   end\n   7'bx1x0x1x : begin\n     cfg_9 = tx_19;\n   end\n   7'h20 : begin\n     hw_7 = rx_7;\n   end\n   default : begin \n     rx_12 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_15 ) == ( 7'bxx11110 ) |-> auth_20 == chip_1 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 7'bxx1x00x ) |-> reg_2 == hw_5 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 7'b10xxx01 ) |-> hw_1 == auth_11 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 7'bx1x0x1x ) |-> cfg_9 == tx_19 ;endproperty \nproperty name: ( interrupt_control_15 ) == ( 7'h20 ) |-> hw_7 == rx_7 ;endproperty \nproperty name; ( ( interrupt_control_15 ) != 7'bxx11110 ) || ( ( interrupt_control_15 ) != 7'bxx1x00x ) || ( ( interrupt_control_15 ) != 7'b10xxx01 ) || ( ( interrupt_control_15 ) != 7'bx1x0x1x ) || ( interrupt_control_15 ) != 7'h20 ) ) |-> rx_12 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_5 ) \n   5'h13 : begin\n     fsm_13 = fsm_16;\n   end\n   7'h1a : begin\n     rst_20 = auth_18;\n   end\n   5'h4 : begin\n     sig_18 = tx_13;\n   end\n   5'h1x : begin\n     hw_4 = core_13;\n   end\n   default : begin \n     rx_9 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( control_output_5 ) == ( 5'h13 ) |-> fsm_13 == fsm_16 ;endproperty \nproperty name: ( control_output_5 ) == ( 7'h1a ) |-> rst_20 == auth_18 ;endproperty \nproperty name: ( control_output_5 ) == ( 5'h4 ) |-> sig_18 == tx_13 ;endproperty \nproperty name: ( control_output_5 ) == ( 5'h1x ) |-> hw_4 == core_13 ;endproperty \nproperty name; ( ( control_output_5 ) != 5'h13 ) || ( ( control_output_5 ) != 7'h1a ) || ( ( control_output_5 ) != 5'h4 ) || ( control_output_5 ) != 5'h1x ) ) |-> rx_9 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_19 ) \n   7'b11x100x : begin\n     cfg_5 = reg_17;\n   end\n   default : begin \n     reg_6 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( data_control_19 ) == ( 7'b11x100x ) |-> cfg_5 == reg_17 ;endproperty \nproperty name; ( data_control_19 ) != 7'b11x100x ) ) |-> reg_6 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_18 ) \n   7'b0101101 : begin\n     clk_5 = reg_8;\n   end\n   6'bx01001 : begin\n     tx_10 = sig_4;\n   end\n   6'bxx0101 : begin\n     hw_12 = chip_1;\n   end\n   default : begin \n     sig_20 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_18 ) == ( 7'b0101101 ) |-> clk_5 == reg_8 ;endproperty \nproperty name: ( output_register_status_18 ) == ( 6'bx01001 ) |-> tx_10 == sig_4 ;endproperty \nproperty name: ( output_register_status_18 ) == ( 6'bxx0101 ) |-> hw_12 == chip_1 ;endproperty \nproperty name; ( ( output_register_status_18 ) != 7'b0101101 ) || ( ( output_register_status_18 ) != 6'bx01001 ) || ( output_register_status_18 ) != 6'bxx0101 ) ) |-> sig_20 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_11 ) \n   6'h1d : begin\n     fsm_3 = fsm_14;\n   end\n   7'bx10x00x : begin\n     rst_6 = err_12;\n   end\n   7'b10xx011 : begin\n     err_11 = rx_18;\n   end\n   default : begin \n     core_11 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_11 ) == ( 6'h1d ) |-> fsm_3 == fsm_14 ;endproperty \nproperty name: ( data_control_status_11 ) == ( 7'bx10x00x ) |-> rst_6 == err_12 ;endproperty \nproperty name: ( data_control_status_11 ) == ( 7'b10xx011 ) |-> err_11 == rx_18 ;endproperty \nproperty name; ( ( data_control_status_11 ) != 6'h1d ) || ( ( data_control_status_11 ) != 7'bx10x00x ) || ( data_control_status_11 ) != 7'b10xx011 ) ) |-> core_11 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_20 ) \n   7'b10100x1 : begin\n     fsm_14 = rst_1;\n   end\n   4'he : begin\n     sig_17 = rx_1;\n   end\n   6'hx : begin\n     data_10 = sig_2;\n   end\n   4'b111x : begin\n     core_5 = hw_20;\n   end\n   6'b01x101 : begin\n     tx_18 = sig_4;\n   end\n   default : begin \n     data_14 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_20 ) == ( 7'b10100x1 ) |-> fsm_14 == rst_1 ;endproperty \nproperty name: ( control_valid_20 ) == ( 4'he ) |-> sig_17 == rx_1 ;endproperty \nproperty name: ( control_valid_20 ) == ( 6'hx ) |-> data_10 == sig_2 ;endproperty \nproperty name: ( control_valid_20 ) == ( 4'b111x ) |-> core_5 == hw_20 ;endproperty \nproperty name: ( control_valid_20 ) == ( 6'b01x101 ) |-> tx_18 == sig_4 ;endproperty \nproperty name; ( ( control_valid_20 ) != 7'b10100x1 ) || ( ( control_valid_20 ) != 4'he ) || ( ( control_valid_20 ) != 6'hx ) || ( ( control_valid_20 ) != 4'b111x ) || ( control_valid_20 ) != 6'b01x101 ) ) |-> data_14 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_5 ) \n   4'b001x : begin\n     hw_1 = data_10;\n   end\n   7'bx0xx1xx : begin\n     err_16 = reg_5;\n   end\n   default : begin \n     reg_4 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_5 ) == ( 4'b001x ) |-> hw_1 == data_10 ;endproperty \nproperty name: ( ready_signal_5 ) == ( 7'bx0xx1xx ) |-> err_16 == reg_5 ;endproperty \nproperty name; ( ( ready_signal_5 ) != 4'b001x ) || ( ready_signal_5 ) != 7'bx0xx1xx ) ) |-> reg_4 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_1 ) \n   fsm_2 : begin\n     tx_5 = fsm_1;\n   end\n   7'b010101x : begin\n     auth_18 = cfg_5;\n   end\n   5'bxx101 : begin\n     tx_6 = sig_6;\n   end\n   default : begin \n     core_10 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_word_1 ) == ( fsm_2 ) |-> tx_5 == fsm_1 ;endproperty \nproperty name: ( control_word_1 ) == ( 7'b010101x ) |-> auth_18 == cfg_5 ;endproperty \nproperty name: ( control_word_1 ) == ( 5'bxx101 ) |-> tx_6 == sig_6 ;endproperty \nproperty name; ( ( control_word_1 ) != fsm_2 ) || ( ( control_word_1 ) != 7'b010101x ) || ( control_word_1 ) != 5'bxx101 ) ) |-> core_10 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_17 ) \n   4'b0100 : begin\n     sig_12 = data_15;\n   end\n   6'b0x1x0x : begin\n     err_11 = core_20;\n   end\n   5'bxx010 : begin\n     chip_8 = rst_20;\n   end\n   default : begin \n     hw_11 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_17 ) == ( 4'b0100 ) |-> sig_12 == data_15 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 6'b0x1x0x ) |-> err_11 == core_20 ;endproperty \nproperty name: ( status_output_buffer_17 ) == ( 5'bxx010 ) |-> chip_8 == rst_20 ;endproperty \nproperty name; ( ( status_output_buffer_17 ) != 4'b0100 ) || ( ( status_output_buffer_17 ) != 6'b0x1x0x ) || ( status_output_buffer_17 ) != 5'bxx010 ) ) |-> hw_11 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_17 ) \n   6'bx1001x : begin\n     auth_2 = rst_11;\n   end\n   7'h75 : begin\n     hw_1 = rst_3;\n   end\n   5'bx001x : begin\n     core_17 = core_2;\n   end\n   default : begin \n     cfg_14 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( address_17 ) == ( 6'bx1001x ) |-> auth_2 == rst_11 ;endproperty \nproperty name: ( address_17 ) == ( 7'h75 ) |-> hw_1 == rst_3 ;endproperty \nproperty name: ( address_17 ) == ( 5'bx001x ) |-> core_17 == core_2 ;endproperty \nproperty name; ( ( address_17 ) != 6'bx1001x ) || ( ( address_17 ) != 7'h75 ) || ( address_17 ) != 5'bx001x ) ) |-> cfg_14 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_6 ) \n   4'bxx01 : begin\n     rst_6 = data_4;\n   end\n   default : begin \n     auth_17 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_6 ) == ( 4'bxx01 ) |-> rst_6 == data_4 ;endproperty \nproperty name; ( status_buffer_6 ) != 4'bxx01 ) ) |-> auth_17 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_6 ) \n   7'b00x0111 : begin\n     core_12 = chip_15;\n   end\n   default : begin \n     fsm_4 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_6 ) == ( 7'b00x0111 ) |-> core_12 == chip_15 ;endproperty \nproperty name; ( mode_register_6 ) != 7'b00x0111 ) ) |-> fsm_4 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   6'bx0x000 : begin\n     rst_3 = chip_16;\n   end\n   4'h2 : begin\n     clk_17 = clk_1;\n   end\n   7'b1x001x1 : begin\n     cfg_19 = reg_18;\n   end\n   data_12 : begin\n     reg_17 = rx_17;\n   end\n   default : begin \n     reg_14 = auth_14;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_3 ) == ( 6'bx0x000 ) |-> rst_3 == chip_16 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 4'h2 ) |-> clk_17 == clk_1 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 7'b1x001x1 ) |-> cfg_19 == reg_18 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( data_12 ) |-> reg_17 == rx_17 ;endproperty \nproperty name; ( ( transfer_complete_3 ) != 6'bx0x000 ) || ( ( transfer_complete_3 ) != 4'h2 ) || ( ( transfer_complete_3 ) != 7'b1x001x1 ) || ( transfer_complete_3 ) != data_12 ) ) |-> reg_14 == auth_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_8 ) \n   7'b01x01xx : begin\n     rx_10 = tx_8;\n   end\n   7'b01x1010 : begin\n     rst_1 = rst_15;\n   end\n   5'b00111 : begin\n     hw_14 = data_10;\n   end\n   default : begin \n     core_12 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( data_out_8 ) == ( 7'b01x01xx ) |-> rx_10 == tx_8 ;endproperty \nproperty name: ( data_out_8 ) == ( 7'b01x1010 ) |-> rst_1 == rst_15 ;endproperty \nproperty name: ( data_out_8 ) == ( 5'b00111 ) |-> hw_14 == data_10 ;endproperty \nproperty name; ( ( data_out_8 ) != 7'b01x01xx ) || ( ( data_out_8 ) != 7'b01x1010 ) || ( data_out_8 ) != 5'b00111 ) ) |-> core_12 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_18 ) \n   6'b010101 : begin\n     fsm_19 = rst_3;\n   end\n   reg_11 : begin\n     data_1 = hw_1;\n   end\n   6'b111x1x : begin\n     tx_3 = cfg_11;\n   end\n   7'b011x00x : begin\n     auth_11 = rst_8;\n   end\n   default : begin \n     reg_15 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_18 ) == ( 6'b010101 ) |-> fsm_19 == rst_3 ;endproperty \nproperty name: ( flag_control_status_18 ) == ( reg_11 ) |-> data_1 == hw_1 ;endproperty \nproperty name: ( flag_control_status_18 ) == ( 6'b111x1x ) |-> tx_3 == cfg_11 ;endproperty \nproperty name: ( flag_control_status_18 ) == ( 7'b011x00x ) |-> auth_11 == rst_8 ;endproperty \nproperty name; ( ( flag_control_status_18 ) != 6'b010101 ) || ( ( flag_control_status_18 ) != reg_11 ) || ( ( flag_control_status_18 ) != 6'b111x1x ) || ( flag_control_status_18 ) != 7'b011x00x ) ) |-> reg_15 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_12 ) \n   7'b1xx1x11 : begin\n     reg_17 = rst_7;\n   end\n   7'b00x0001 : begin\n     rst_15 = core_8;\n   end\n   6'bxx0xx0 : begin\n     rx_15 = chip_5;\n   end\n   default : begin \n     auth_5 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_12 ) == ( 7'b1xx1x11 ) |-> reg_17 == rst_7 ;endproperty \nproperty name: ( start_bit_12 ) == ( 7'b00x0001 ) |-> rst_15 == core_8 ;endproperty \nproperty name: ( start_bit_12 ) == ( 6'bxx0xx0 ) |-> rx_15 == chip_5 ;endproperty \nproperty name; ( ( start_bit_12 ) != 7'b1xx1x11 ) || ( ( start_bit_12 ) != 7'b00x0001 ) || ( start_bit_12 ) != 6'bxx0xx0 ) ) |-> auth_5 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_18 ) \n   4'h8 : begin\n     auth_5 = hw_6;\n   end\n   7'h2b : begin\n     sig_19 = data_17;\n   end\n   default : begin \n     fsm_16 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_18 ) == ( 4'h8 ) |-> auth_5 == hw_6 ;endproperty \nproperty name: ( interrupt_enable_18 ) == ( 7'h2b ) |-> sig_19 == data_17 ;endproperty \nproperty name; ( ( interrupt_enable_18 ) != 4'h8 ) || ( interrupt_enable_18 ) != 7'h2b ) ) |-> fsm_16 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_15 ) \n   4'b111x : begin\n     rx_17 = rx_9;\n   end\n   6'b000110 : begin\n     auth_12 = chip_14;\n   end\n   default : begin \n     err_2 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_15 ) == ( 4'b111x ) |-> rx_17 == rx_9 ;endproperty \nproperty name: ( valid_input_15 ) == ( 6'b000110 ) |-> auth_12 == chip_14 ;endproperty \nproperty name; ( ( valid_input_15 ) != 4'b111x ) || ( valid_input_15 ) != 6'b000110 ) ) |-> err_2 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_2 ) \n   6'b0x010x : begin\n     hw_1 = rx_20;\n   end\n   7'h6f : begin\n     tx_18 = core_19;\n   end\n   default : begin \n     data_1 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_2 ) == ( 6'b0x010x ) |-> hw_1 == rx_20 ;endproperty \nproperty name: ( data_register_status_2 ) == ( 7'h6f ) |-> tx_18 == core_19 ;endproperty \nproperty name; ( ( data_register_status_2 ) != 6'b0x010x ) || ( data_register_status_2 ) != 7'h6f ) ) |-> data_1 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   6'b1x11x0 : begin\n     rx_5 = sig_16;\n   end\n   7'bx01x10x : begin\n     core_19 = hw_3;\n   end\n   4'bxx00 : begin\n     tx_3 = rx_3;\n   end\n   7'h72 : begin\n     sig_7 = cfg_10;\n   end\n   default : begin \n     auth_6 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_2 ) == ( 6'b1x11x0 ) |-> rx_5 == sig_16 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'bx01x10x ) |-> core_19 == hw_3 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 4'bxx00 ) |-> tx_3 == rx_3 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'h72 ) |-> sig_7 == cfg_10 ;endproperty \nproperty name; ( ( output_buffer_status_2 ) != 6'b1x11x0 ) || ( ( output_buffer_status_2 ) != 7'bx01x10x ) || ( ( output_buffer_status_2 ) != 4'bxx00 ) || ( output_buffer_status_2 ) != 7'h72 ) ) |-> auth_6 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_18 ) \n   7'b10x0x1x : begin\n     core_12 = core_14;\n   end\n   6'bxxx010 : begin\n     auth_12 = fsm_13;\n   end\n   core_14 : begin\n     rx_4 = data_10;\n   end\n   6'b11xxxx : begin\n     chip_14 = auth_14;\n   end\n   7'b00101x0 : begin\n     clk_13 = fsm_13;\n   end\n   default : begin \n     clk_18 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( result_register_18 ) == ( 7'b10x0x1x ) |-> core_12 == core_14 ;endproperty \nproperty name: ( result_register_18 ) == ( 6'bxxx010 ) |-> auth_12 == fsm_13 ;endproperty \nproperty name: ( result_register_18 ) == ( core_14 ) |-> rx_4 == data_10 ;endproperty \nproperty name: ( result_register_18 ) == ( 6'b11xxxx ) |-> chip_14 == auth_14 ;endproperty \nproperty name: ( result_register_18 ) == ( 7'b00101x0 ) |-> clk_13 == fsm_13 ;endproperty \nproperty name; ( ( result_register_18 ) != 7'b10x0x1x ) || ( ( result_register_18 ) != 6'bxxx010 ) || ( ( result_register_18 ) != core_14 ) || ( ( result_register_18 ) != 6'b11xxxx ) || ( result_register_18 ) != 7'b00101x0 ) ) |-> clk_18 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_6 ) \n   7'b1101111 : begin\n     hw_14 = data_1;\n   end\n   default : begin \n     fsm_2 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_6 ) == ( 7'b1101111 ) |-> hw_14 == data_1 ;endproperty \nproperty name; ( data_status_6 ) != 7'b1101111 ) ) |-> fsm_2 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_9 ) \n   5'h17 : begin\n     rst_3 = auth_4;\n   end\n   6'b100101 : begin\n     auth_11 = rx_16;\n   end\n   6'b01x101 : begin\n     rst_11 = chip_5;\n   end\n   2'h0 : begin\n     err_19 = core_1;\n   end\n   default : begin \n     rx_15 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_9 ) == ( 5'h17 ) |-> rst_3 == auth_4 ;endproperty \nproperty name: ( input_ready_9 ) == ( 6'b100101 ) |-> auth_11 == rx_16 ;endproperty \nproperty name: ( input_ready_9 ) == ( 6'b01x101 ) |-> rst_11 == chip_5 ;endproperty \nproperty name: ( input_ready_9 ) == ( 2'h0 ) |-> err_19 == core_1 ;endproperty \nproperty name; ( ( input_ready_9 ) != 5'h17 ) || ( ( input_ready_9 ) != 6'b100101 ) || ( ( input_ready_9 ) != 6'b01x101 ) || ( input_ready_9 ) != 2'h0 ) ) |-> rx_15 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_2 ) \n   6'h2c : begin\n     fsm_13 = hw_1;\n   end\n   default : begin \n     reg_1 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_2 ) == ( 6'h2c ) |-> fsm_13 == hw_1 ;endproperty \nproperty name; ( error_flag_2 ) != 6'h2c ) ) |-> reg_1 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_13 ) \n   7'b1xx011x : begin\n     data_5 = rst_4;\n   end\n   7'h18 : begin\n     clk_15 = core_20;\n   end\n   default : begin \n     data_2 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_13 ) == ( 7'b1xx011x ) |-> data_5 == rst_4 ;endproperty \nproperty name: ( status_flag_13 ) == ( 7'h18 ) |-> clk_15 == core_20 ;endproperty \nproperty name; ( ( status_flag_13 ) != 7'b1xx011x ) || ( status_flag_13 ) != 7'h18 ) ) |-> data_2 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_16 ) \n   5'b00x00 : begin\n     data_10 = core_9;\n   end\n   4'b111x : begin\n     clk_1 = sig_3;\n   end\n   7'b0011x11 : begin\n     rst_5 = hw_11;\n   end\n   3'h3 : begin\n     clk_20 = sig_5;\n   end\n   default : begin \n     tx_3 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( control_input_16 ) == ( 5'b00x00 ) |-> data_10 == core_9 ;endproperty \nproperty name: ( control_input_16 ) == ( 4'b111x ) |-> clk_1 == sig_3 ;endproperty \nproperty name: ( control_input_16 ) == ( 7'b0011x11 ) |-> rst_5 == hw_11 ;endproperty \nproperty name: ( control_input_16 ) == ( 3'h3 ) |-> clk_20 == sig_5 ;endproperty \nproperty name; ( ( control_input_16 ) != 5'b00x00 ) || ( ( control_input_16 ) != 4'b111x ) || ( ( control_input_16 ) != 7'b0011x11 ) || ( control_input_16 ) != 3'h3 ) ) |-> tx_3 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_8 ) \n   7'b01x10x1 : begin\n     err_4 = rx_16;\n   end\n   7'b100x0x0 : begin\n     auth_19 = rx_7;\n   end\n   6'b000000 : begin\n     clk_12 = err_14;\n   end\n   7'b1xx1x1x : begin\n     sig_2 = chip_14;\n   end\n   7'b1011x10 : begin\n     sig_4 = cfg_20;\n   end\n   default : begin \n     cfg_12 = hw_12;\n   end\nendcase",
        "Assertion": "property name: ( input_status_8 ) == ( 7'b01x10x1 ) |-> err_4 == rx_16 ;endproperty \nproperty name: ( input_status_8 ) == ( 7'b100x0x0 ) |-> auth_19 == rx_7 ;endproperty \nproperty name: ( input_status_8 ) == ( 6'b000000 ) |-> clk_12 == err_14 ;endproperty \nproperty name: ( input_status_8 ) == ( 7'b1xx1x1x ) |-> sig_2 == chip_14 ;endproperty \nproperty name: ( input_status_8 ) == ( 7'b1011x10 ) |-> sig_4 == cfg_20 ;endproperty \nproperty name; ( ( input_status_8 ) != 7'b01x10x1 ) || ( ( input_status_8 ) != 7'b100x0x0 ) || ( ( input_status_8 ) != 6'b000000 ) || ( ( input_status_8 ) != 7'b1xx1x1x ) || ( input_status_8 ) != 7'b1011x10 ) ) |-> cfg_12 == hw_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_18 ) \n   6'b0x1xxx : begin\n     fsm_15 = err_18;\n   end\n   7'b00101x0 : begin\n     core_9 = rst_5;\n   end\n   rx_4 : begin\n     reg_8 = data_6;\n   end\n   default : begin \n     rx_20 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_18 ) == ( 6'b0x1xxx ) |-> fsm_15 == err_18 ;endproperty \nproperty name: ( control_input_status_18 ) == ( 7'b00101x0 ) |-> core_9 == rst_5 ;endproperty \nproperty name: ( control_input_status_18 ) == ( rx_4 ) |-> reg_8 == data_6 ;endproperty \nproperty name; ( ( control_input_status_18 ) != 6'b0x1xxx ) || ( ( control_input_status_18 ) != 7'b00101x0 ) || ( control_input_status_18 ) != rx_4 ) ) |-> rx_20 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_18 ) \n   7'b00x0010 : begin\n     sig_8 = reg_6;\n   end\n   7'b1010x11 : begin\n     cfg_18 = tx_11;\n   end\n   7'b1110x0x : begin\n     reg_20 = chip_6;\n   end\n   6'b100010 : begin\n     reg_16 = chip_9;\n   end\n   5'h17 : begin\n     clk_16 = auth_3;\n   end\n   default : begin \n     rst_20 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_18 ) == ( 7'b00x0010 ) |-> sig_8 == reg_6 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 7'b1010x11 ) |-> cfg_18 == tx_11 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 7'b1110x0x ) |-> reg_20 == chip_6 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 6'b100010 ) |-> reg_16 == chip_9 ;endproperty \nproperty name: ( transfer_complete_18 ) == ( 5'h17 ) |-> clk_16 == auth_3 ;endproperty \nproperty name; ( ( transfer_complete_18 ) != 7'b00x0010 ) || ( ( transfer_complete_18 ) != 7'b1010x11 ) || ( ( transfer_complete_18 ) != 7'b1110x0x ) || ( ( transfer_complete_18 ) != 6'b100010 ) || ( transfer_complete_18 ) != 5'h17 ) ) |-> rst_20 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_4 ) \n   6'h3e : begin\n     tx_1 = data_2;\n   end\n   err_1 : begin\n     cfg_9 = sig_2;\n   end\n   5'h1a : begin\n     rx_17 = reg_13;\n   end\n   7'b00000x0 : begin\n     data_11 = hw_17;\n   end\n   default : begin \n     auth_1 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_4 ) == ( 6'h3e ) |-> tx_1 == data_2 ;endproperty \nproperty name: ( operation_status_4 ) == ( err_1 ) |-> cfg_9 == sig_2 ;endproperty \nproperty name: ( operation_status_4 ) == ( 5'h1a ) |-> rx_17 == reg_13 ;endproperty \nproperty name: ( operation_status_4 ) == ( 7'b00000x0 ) |-> data_11 == hw_17 ;endproperty \nproperty name; ( ( operation_status_4 ) != 6'h3e ) || ( ( operation_status_4 ) != err_1 ) || ( ( operation_status_4 ) != 5'h1a ) || ( operation_status_4 ) != 7'b00000x0 ) ) |-> auth_1 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_12 ) \n   7'b0xxxx01 : begin\n     core_18 = chip_20;\n   end\n   7'b01101x0 : begin\n     rst_19 = cfg_9;\n   end\n   7'h2d : begin\n     fsm_6 = err_3;\n   end\n   default : begin \n     sig_17 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_12 ) == ( 7'b0xxxx01 ) |-> core_18 == chip_20 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'b01101x0 ) |-> rst_19 == cfg_9 ;endproperty \nproperty name: ( data_status_register_status_12 ) == ( 7'h2d ) |-> fsm_6 == err_3 ;endproperty \nproperty name; ( ( data_status_register_status_12 ) != 7'b0xxxx01 ) || ( ( data_status_register_status_12 ) != 7'b01101x0 ) || ( data_status_register_status_12 ) != 7'h2d ) ) |-> sig_17 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_2 ) \n   5'b101xx : begin\n     rst_11 = sig_7;\n   end\n   default : begin \n     core_7 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_2 ) == ( 5'b101xx ) |-> rst_11 == sig_7 ;endproperty \nproperty name; ( write_complete_2 ) != 5'b101xx ) ) |-> core_7 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_3 ) \n   7'b0x1x110 : begin\n     chip_19 = reg_8;\n   end\n   7'bxx0xxxx : begin\n     rst_12 = hw_17;\n   end\n   6'b010001 : begin\n     cfg_4 = cfg_16;\n   end\n   6'b001110 : begin\n     auth_5 = data_2;\n   end\n   default : begin \n     auth_11 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( data_in_3 ) == ( 7'b0x1x110 ) |-> chip_19 == reg_8 ;endproperty \nproperty name: ( data_in_3 ) == ( 7'bxx0xxxx ) |-> rst_12 == hw_17 ;endproperty \nproperty name: ( data_in_3 ) == ( 6'b010001 ) |-> cfg_4 == cfg_16 ;endproperty \nproperty name: ( data_in_3 ) == ( 6'b001110 ) |-> auth_5 == data_2 ;endproperty \nproperty name; ( ( data_in_3 ) != 7'b0x1x110 ) || ( ( data_in_3 ) != 7'bxx0xxxx ) || ( ( data_in_3 ) != 6'b010001 ) || ( data_in_3 ) != 6'b001110 ) ) |-> auth_11 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_2 ) \n   7'b101xxx1 : begin\n     tx_18 = chip_7;\n   end\n   chip : begin\n     data_17 = data_11;\n   end\n   7'b0x1x000 : begin\n     sig_15 = tx_12;\n   end\n   4'bxx1x : begin\n     fsm_5 = rx_2;\n   end\n   default : begin \n     rst_19 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_2 ) == ( 7'b101xxx1 ) |-> tx_18 == chip_7 ;endproperty \nproperty name: ( control_register_status_2 ) == ( chip ) |-> data_17 == data_11 ;endproperty \nproperty name: ( control_register_status_2 ) == ( 7'b0x1x000 ) |-> sig_15 == tx_12 ;endproperty \nproperty name: ( control_register_status_2 ) == ( 4'bxx1x ) |-> fsm_5 == rx_2 ;endproperty \nproperty name; ( ( control_register_status_2 ) != 7'b101xxx1 ) || ( ( control_register_status_2 ) != chip ) || ( ( control_register_status_2 ) != 7'b0x1x000 ) || ( control_register_status_2 ) != 4'bxx1x ) ) |-> rst_19 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   5'he : begin\n     rx_12 = err_4;\n   end\n   7'bx0xx001 : begin\n     fsm_5 = hw_4;\n   end\n   default : begin \n     reg_4 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_15 ) == ( 5'he ) |-> rx_12 == err_4 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'bx0xx001 ) |-> fsm_5 == hw_4 ;endproperty \nproperty name; ( ( status_output_buffer_15 ) != 5'he ) || ( status_output_buffer_15 ) != 7'bx0xx001 ) ) |-> reg_4 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_8 ) \n   7'b1001x10 : begin\n     clk_12 = err_3;\n   end\n   default : begin \n     tx_19 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_8 ) == ( 7'b1001x10 ) |-> clk_12 == err_3 ;endproperty \nproperty name; ( status_flag_8 ) != 7'b1001x10 ) ) |-> tx_19 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_16 ) \n   7'bxxx0x00 : begin\n     fsm_11 = reg_1;\n   end\n   7'b0110x00 : begin\n     err_8 = tx_16;\n   end\n   default : begin \n     cfg_20 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_16 ) == ( 7'bxxx0x00 ) |-> fsm_11 == reg_1 ;endproperty \nproperty name: ( mode_register_16 ) == ( 7'b0110x00 ) |-> err_8 == tx_16 ;endproperty \nproperty name; ( ( mode_register_16 ) != 7'bxxx0x00 ) || ( mode_register_16 ) != 7'b0110x00 ) ) |-> cfg_20 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_17 ) \n   5'b000xx : begin\n     cfg_5 = rx_1;\n   end\n   5'h0 : begin\n     sig_12 = fsm_9;\n   end\n   7'b0110101 : begin\n     fsm_7 = rst_3;\n   end\n   default : begin \n     chip_2 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( address_17 ) == ( 5'b000xx ) |-> cfg_5 == rx_1 ;endproperty \nproperty name: ( address_17 ) == ( 5'h0 ) |-> sig_12 == fsm_9 ;endproperty \nproperty name: ( address_17 ) == ( 7'b0110101 ) |-> fsm_7 == rst_3 ;endproperty \nproperty name; ( ( address_17 ) != 5'b000xx ) || ( ( address_17 ) != 5'h0 ) || ( address_17 ) != 7'b0110101 ) ) |-> chip_2 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_6 ) \n   7'bx00x001 : begin\n     reg_13 = cfg_1;\n   end\n   5'h19 : begin\n     chip_20 = fsm_7;\n   end\n   5'b11111 : begin\n     fsm_19 = rx_20;\n   end\n   7'h5e : begin\n     chip_4 = clk_14;\n   end\n   6'bx0x110 : begin\n     auth_1 = tx_20;\n   end\n   default : begin \n     sig_11 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_6 ) == ( 7'bx00x001 ) |-> reg_13 == cfg_1 ;endproperty \nproperty name: ( output_buffer_6 ) == ( 5'h19 ) |-> chip_20 == fsm_7 ;endproperty \nproperty name: ( output_buffer_6 ) == ( 5'b11111 ) |-> fsm_19 == rx_20 ;endproperty \nproperty name: ( output_buffer_6 ) == ( 7'h5e ) |-> chip_4 == clk_14 ;endproperty \nproperty name: ( output_buffer_6 ) == ( 6'bx0x110 ) |-> auth_1 == tx_20 ;endproperty \nproperty name; ( ( output_buffer_6 ) != 7'bx00x001 ) || ( ( output_buffer_6 ) != 5'h19 ) || ( ( output_buffer_6 ) != 5'b11111 ) || ( ( output_buffer_6 ) != 7'h5e ) || ( output_buffer_6 ) != 6'bx0x110 ) ) |-> sig_11 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_7 ) \n   7'h4f : begin\n     auth_2 = err_1;\n   end\n   7'b0xx1111 : begin\n     chip_15 = reg_10;\n   end\n   7'bxxx1x1x : begin\n     auth_12 = sig_10;\n   end\n   default : begin \n     tx_7 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_7 ) == ( 7'h4f ) |-> auth_2 == err_1 ;endproperty \nproperty name: ( instruction_7 ) == ( 7'b0xx1111 ) |-> chip_15 == reg_10 ;endproperty \nproperty name: ( instruction_7 ) == ( 7'bxxx1x1x ) |-> auth_12 == sig_10 ;endproperty \nproperty name; ( ( instruction_7 ) != 7'h4f ) || ( ( instruction_7 ) != 7'b0xx1111 ) || ( instruction_7 ) != 7'bxxx1x1x ) ) |-> tx_7 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_3 ) \n   7'b1011110 : begin\n     tx_11 = err_6;\n   end\n   7'bx0x1xx1 : begin\n     data_6 = rx_13;\n   end\n   7'b110111x : begin\n     hw_17 = reg_2;\n   end\n   4'b0x11 : begin\n     cfg_14 = core_7;\n   end\n   7'bx110x01 : begin\n     auth_5 = tx_17;\n   end\n   default : begin \n     sig_3 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( output_data_3 ) == ( 7'b1011110 ) |-> tx_11 == err_6 ;endproperty \nproperty name: ( output_data_3 ) == ( 7'bx0x1xx1 ) |-> data_6 == rx_13 ;endproperty \nproperty name: ( output_data_3 ) == ( 7'b110111x ) |-> hw_17 == reg_2 ;endproperty \nproperty name: ( output_data_3 ) == ( 4'b0x11 ) |-> cfg_14 == core_7 ;endproperty \nproperty name: ( output_data_3 ) == ( 7'bx110x01 ) |-> auth_5 == tx_17 ;endproperty \nproperty name; ( ( output_data_3 ) != 7'b1011110 ) || ( ( output_data_3 ) != 7'bx0x1xx1 ) || ( ( output_data_3 ) != 7'b110111x ) || ( ( output_data_3 ) != 4'b0x11 ) || ( output_data_3 ) != 7'bx110x01 ) ) |-> sig_3 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_18 ) \n   3'bx0x : begin\n     sig_5 = fsm_2;\n   end\n   core_19 : begin\n     cfg_9 = reg_20;\n   end\n   6'b0x010x : begin\n     chip_17 = hw_6;\n   end\n   6'b0xx1xx : begin\n     auth_16 = tx_2;\n   end\n   default : begin \n     data_18 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_18 ) == ( 3'bx0x ) |-> sig_5 == fsm_2 ;endproperty \nproperty name: ( read_enable_18 ) == ( core_19 ) |-> cfg_9 == reg_20 ;endproperty \nproperty name: ( read_enable_18 ) == ( 6'b0x010x ) |-> chip_17 == hw_6 ;endproperty \nproperty name: ( read_enable_18 ) == ( 6'b0xx1xx ) |-> auth_16 == tx_2 ;endproperty \nproperty name; ( ( read_enable_18 ) != 3'bx0x ) || ( ( read_enable_18 ) != core_19 ) || ( ( read_enable_18 ) != 6'b0x010x ) || ( read_enable_18 ) != 6'b0xx1xx ) ) |-> data_18 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_14 ) \n   7'b0000110 : begin\n     sig_9 = auth_17;\n   end\n   5'bxx011 : begin\n     sig_1 = auth_20;\n   end\n   7'b00xxx0x : begin\n     hw_1 = hw_15;\n   end\n   7'b10x000x : begin\n     fsm_13 = hw_20;\n   end\n   rx_18 : begin\n     rx_1 = rx_7;\n   end\n   default : begin \n     data_7 = hw_4;\n   end\nendcase",
        "Assertion": "property name: ( command_register_14 ) == ( 7'b0000110 ) |-> sig_9 == auth_17 ;endproperty \nproperty name: ( command_register_14 ) == ( 5'bxx011 ) |-> sig_1 == auth_20 ;endproperty \nproperty name: ( command_register_14 ) == ( 7'b00xxx0x ) |-> hw_1 == hw_15 ;endproperty \nproperty name: ( command_register_14 ) == ( 7'b10x000x ) |-> fsm_13 == hw_20 ;endproperty \nproperty name: ( command_register_14 ) == ( rx_18 ) |-> rx_1 == rx_7 ;endproperty \nproperty name; ( ( command_register_14 ) != 7'b0000110 ) || ( ( command_register_14 ) != 5'bxx011 ) || ( ( command_register_14 ) != 7'b00xxx0x ) || ( ( command_register_14 ) != 7'b10x000x ) || ( command_register_14 ) != rx_18 ) ) |-> data_7 == hw_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   7'h3a : begin\n     core_10 = core_2;\n   end\n   5'hxb : begin\n     core_11 = auth_10;\n   end\n   7'b1001x00 : begin\n     tx_17 = auth_11;\n   end\n   7'b0100010 : begin\n     core_6 = tx_14;\n   end\n   default : begin \n     reg_19 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_5 ) == ( 7'h3a ) |-> core_10 == core_2 ;endproperty \nproperty name: ( data_buffer_status_5 ) == ( 5'hxb ) |-> core_11 == auth_10 ;endproperty \nproperty name: ( data_buffer_status_5 ) == ( 7'b1001x00 ) |-> tx_17 == auth_11 ;endproperty \nproperty name: ( data_buffer_status_5 ) == ( 7'b0100010 ) |-> core_6 == tx_14 ;endproperty \nproperty name; ( ( data_buffer_status_5 ) != 7'h3a ) || ( ( data_buffer_status_5 ) != 5'hxb ) || ( ( data_buffer_status_5 ) != 7'b1001x00 ) || ( data_buffer_status_5 ) != 7'b0100010 ) ) |-> reg_19 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_13 ) \n   7'b1x1000x : begin\n     fsm_4 = hw_3;\n   end\n   7'bxxx1xxx : begin\n     clk_4 = tx_7;\n   end\n   sig_19 : begin\n     core_15 = auth_17;\n   end\n   7'b01xxx01 : begin\n     rx_6 = tx_19;\n   end\n   default : begin \n     sig_4 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_13 ) == ( 7'b1x1000x ) |-> fsm_4 == hw_3 ;endproperty \nproperty name: ( control_input_status_13 ) == ( 7'bxxx1xxx ) |-> clk_4 == tx_7 ;endproperty \nproperty name: ( control_input_status_13 ) == ( sig_19 ) |-> core_15 == auth_17 ;endproperty \nproperty name: ( control_input_status_13 ) == ( 7'b01xxx01 ) |-> rx_6 == tx_19 ;endproperty \nproperty name; ( ( control_input_status_13 ) != 7'b1x1000x ) || ( ( control_input_status_13 ) != 7'bxxx1xxx ) || ( ( control_input_status_13 ) != sig_19 ) || ( control_input_status_13 ) != 7'b01xxx01 ) ) |-> sig_4 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_7 ) \n   6'b0xxx00 : begin\n     auth_7 = rx_10;\n   end\n   7'h4f : begin\n     reg_19 = fsm_11;\n   end\n   6'h13 : begin\n     chip_6 = core_10;\n   end\n   4'b0110 : begin\n     data_19 = cfg_19;\n   end\n   rx_4 : begin\n     reg_9 = rst_16;\n   end\n   default : begin \n     hw_6 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( command_register_7 ) == ( 6'b0xxx00 ) |-> auth_7 == rx_10 ;endproperty \nproperty name: ( command_register_7 ) == ( 7'h4f ) |-> reg_19 == fsm_11 ;endproperty \nproperty name: ( command_register_7 ) == ( 6'h13 ) |-> chip_6 == core_10 ;endproperty \nproperty name: ( command_register_7 ) == ( 4'b0110 ) |-> data_19 == cfg_19 ;endproperty \nproperty name: ( command_register_7 ) == ( rx_4 ) |-> reg_9 == rst_16 ;endproperty \nproperty name; ( ( command_register_7 ) != 6'b0xxx00 ) || ( ( command_register_7 ) != 7'h4f ) || ( ( command_register_7 ) != 6'h13 ) || ( ( command_register_7 ) != 4'b0110 ) || ( command_register_7 ) != rx_4 ) ) |-> hw_6 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_5 ) \n   5'bx0x0x : begin\n     data_3 = rx_16;\n   end\n   5'b000xx : begin\n     data_6 = rx_2;\n   end\n   7'bx1000x0 : begin\n     data_1 = data_15;\n   end\n   7'b1xx01xx : begin\n     rx_19 = sig_5;\n   end\n   default : begin \n     sig_4 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_5 ) == ( 5'bx0x0x ) |-> data_3 == rx_16 ;endproperty \nproperty name: ( control_input_status_5 ) == ( 5'b000xx ) |-> data_6 == rx_2 ;endproperty \nproperty name: ( control_input_status_5 ) == ( 7'bx1000x0 ) |-> data_1 == data_15 ;endproperty \nproperty name: ( control_input_status_5 ) == ( 7'b1xx01xx ) |-> rx_19 == sig_5 ;endproperty \nproperty name; ( ( control_input_status_5 ) != 5'bx0x0x ) || ( ( control_input_status_5 ) != 5'b000xx ) || ( ( control_input_status_5 ) != 7'bx1000x0 ) || ( control_input_status_5 ) != 7'b1xx01xx ) ) |-> sig_4 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_1 ) \n   7'b111xxxx : begin\n     cfg_10 = core_13;\n   end\n   7'b111011x : begin\n     chip_20 = fsm_14;\n   end\n   7'b111x11x : begin\n     err_10 = data_11;\n   end\n   6'bx0xx00 : begin\n     rx_4 = sig_1;\n   end\n   default : begin \n     reg_19 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( address_status_1 ) == ( 7'b111xxxx ) |-> cfg_10 == core_13 ;endproperty \nproperty name: ( address_status_1 ) == ( 7'b111011x ) |-> chip_20 == fsm_14 ;endproperty \nproperty name: ( address_status_1 ) == ( 7'b111x11x ) |-> err_10 == data_11 ;endproperty \nproperty name: ( address_status_1 ) == ( 6'bx0xx00 ) |-> rx_4 == sig_1 ;endproperty \nproperty name; ( ( address_status_1 ) != 7'b111xxxx ) || ( ( address_status_1 ) != 7'b111011x ) || ( ( address_status_1 ) != 7'b111x11x ) || ( address_status_1 ) != 6'bx0xx00 ) ) |-> reg_19 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_5 ) \n   3'bx10 : begin\n     err_14 = fsm_14;\n   end\n   6'b0x110x : begin\n     rst_10 = fsm_14;\n   end\n   5'bx0x0x : begin\n     clk_7 = reg_13;\n   end\n   7'h54 : begin\n     fsm_13 = tx_20;\n   end\n   default : begin \n     auth_6 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( input_data_5 ) == ( 3'bx10 ) |-> err_14 == fsm_14 ;endproperty \nproperty name: ( input_data_5 ) == ( 6'b0x110x ) |-> rst_10 == fsm_14 ;endproperty \nproperty name: ( input_data_5 ) == ( 5'bx0x0x ) |-> clk_7 == reg_13 ;endproperty \nproperty name: ( input_data_5 ) == ( 7'h54 ) |-> fsm_13 == tx_20 ;endproperty \nproperty name; ( ( input_data_5 ) != 3'bx10 ) || ( ( input_data_5 ) != 6'b0x110x ) || ( ( input_data_5 ) != 5'bx0x0x ) || ( input_data_5 ) != 7'h54 ) ) |-> auth_6 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_8 ) \n   5'bxx110 : begin\n     rx_10 = reg_17;\n   end\n   7'b1011111 : begin\n     cfg_17 = sig_7;\n   end\n   6'h36 : begin\n     cfg_18 = rx_4;\n   end\n   7'b110x1x0 : begin\n     sig_17 = tx_3;\n   end\n   5'b01xxx : begin\n     clk_6 = clk_18;\n   end\n   default : begin \n     err_14 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_8 ) == ( 5'bxx110 ) |-> rx_10 == reg_17 ;endproperty \nproperty name: ( acknowledge_signal_8 ) == ( 7'b1011111 ) |-> cfg_17 == sig_7 ;endproperty \nproperty name: ( acknowledge_signal_8 ) == ( 6'h36 ) |-> cfg_18 == rx_4 ;endproperty \nproperty name: ( acknowledge_signal_8 ) == ( 7'b110x1x0 ) |-> sig_17 == tx_3 ;endproperty \nproperty name: ( acknowledge_signal_8 ) == ( 5'b01xxx ) |-> clk_6 == clk_18 ;endproperty \nproperty name; ( ( acknowledge_signal_8 ) != 5'bxx110 ) || ( ( acknowledge_signal_8 ) != 7'b1011111 ) || ( ( acknowledge_signal_8 ) != 6'h36 ) || ( ( acknowledge_signal_8 ) != 7'b110x1x0 ) || ( acknowledge_signal_8 ) != 5'b01xxx ) ) |-> err_14 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_3 ) \n   5'b0xx10 : begin\n     chip_19 = core_3;\n   end\n   7'bxx1101x : begin\n     data_7 = rst_16;\n   end\n   2'h3 : begin\n     core_11 = rst_10;\n   end\n   7'h5a : begin\n     fsm_11 = chip_20;\n   end\n   default : begin \n     auth_13 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( end_address_3 ) == ( 5'b0xx10 ) |-> chip_19 == core_3 ;endproperty \nproperty name: ( end_address_3 ) == ( 7'bxx1101x ) |-> data_7 == rst_16 ;endproperty \nproperty name: ( end_address_3 ) == ( 2'h3 ) |-> core_11 == rst_10 ;endproperty \nproperty name: ( end_address_3 ) == ( 7'h5a ) |-> fsm_11 == chip_20 ;endproperty \nproperty name; ( ( end_address_3 ) != 5'b0xx10 ) || ( ( end_address_3 ) != 7'bxx1101x ) || ( ( end_address_3 ) != 2'h3 ) || ( end_address_3 ) != 7'h5a ) ) |-> auth_13 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_8 ) \n   6'b1xx0xx : begin\n     rx_4 = fsm_2;\n   end\n   7'b1x0x1x0 : begin\n     hw_15 = err_16;\n   end\n   6'b0010xx : begin\n     tx_16 = chip_13;\n   end\n   5'b00x1x : begin\n     clk_18 = data_6;\n   end\n   default : begin \n     reg_14 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_8 ) == ( 6'b1xx0xx ) |-> rx_4 == fsm_2 ;endproperty \nproperty name: ( operation_code_8 ) == ( 7'b1x0x1x0 ) |-> hw_15 == err_16 ;endproperty \nproperty name: ( operation_code_8 ) == ( 6'b0010xx ) |-> tx_16 == chip_13 ;endproperty \nproperty name: ( operation_code_8 ) == ( 5'b00x1x ) |-> clk_18 == data_6 ;endproperty \nproperty name; ( ( operation_code_8 ) != 6'b1xx0xx ) || ( ( operation_code_8 ) != 7'b1x0x1x0 ) || ( ( operation_code_8 ) != 6'b0010xx ) || ( operation_code_8 ) != 5'b00x1x ) ) |-> reg_14 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_6 ) \n   5'b0x0xx : begin\n     hw_18 = auth_20;\n   end\n   7'h0 : begin\n     sig_6 = auth_15;\n   end\n   5'hd : begin\n     err_9 = rst_15;\n   end\n   default : begin \n     chip_20 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_6 ) == ( 5'b0x0xx ) |-> hw_18 == auth_20 ;endproperty \nproperty name: ( interrupt_request_6 ) == ( 7'h0 ) |-> sig_6 == auth_15 ;endproperty \nproperty name: ( interrupt_request_6 ) == ( 5'hd ) |-> err_9 == rst_15 ;endproperty \nproperty name; ( ( interrupt_request_6 ) != 5'b0x0xx ) || ( ( interrupt_request_6 ) != 7'h0 ) || ( interrupt_request_6 ) != 5'hd ) ) |-> chip_20 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_17 ) \n   7'bx0011xx : begin\n     cfg_15 = tx_9;\n   end\n   7'bxx0x1x0 : begin\n     reg_18 = core_12;\n   end\n   6'bx0x111 : begin\n     fsm_16 = fsm_15;\n   end\n   default : begin \n     rx_8 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_17 ) == ( 7'bx0011xx ) |-> cfg_15 == tx_9 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 7'bxx0x1x0 ) |-> reg_18 == core_12 ;endproperty \nproperty name: ( interrupt_request_17 ) == ( 6'bx0x111 ) |-> fsm_16 == fsm_15 ;endproperty \nproperty name; ( ( interrupt_request_17 ) != 7'bx0011xx ) || ( ( interrupt_request_17 ) != 7'bxx0x1x0 ) || ( interrupt_request_17 ) != 6'bx0x111 ) ) |-> rx_8 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_3 ) \n   5'hb : begin\n     tx_15 = data_10;\n   end\n   7'bx011xx0 : begin\n     fsm_10 = fsm_4;\n   end\n   7'b00xx01x : begin\n     auth_5 = err_11;\n   end\n   7'h48 : begin\n     data_19 = err_7;\n   end\n   7'b1001x01 : begin\n     clk_6 = data_12;\n   end\n   default : begin \n     rst_15 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_3 ) == ( 5'hb ) |-> tx_15 == data_10 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 7'bx011xx0 ) |-> fsm_10 == fsm_4 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 7'b00xx01x ) |-> auth_5 == err_11 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 7'h48 ) |-> data_19 == err_7 ;endproperty \nproperty name: ( control_register_status_3 ) == ( 7'b1001x01 ) |-> clk_6 == data_12 ;endproperty \nproperty name; ( ( control_register_status_3 ) != 5'hb ) || ( ( control_register_status_3 ) != 7'bx011xx0 ) || ( ( control_register_status_3 ) != 7'b00xx01x ) || ( ( control_register_status_3 ) != 7'h48 ) || ( control_register_status_3 ) != 7'b1001x01 ) ) |-> rst_15 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_6 ) \n   7'b011x1x1 : begin\n     cfg_18 = hw_3;\n   end\n   7'b0xx1011 : begin\n     tx_15 = cfg_18;\n   end\n   6'b0010xx : begin\n     tx_17 = chip_9;\n   end\n   default : begin \n     fsm_15 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_6 ) == ( 7'b011x1x1 ) |-> cfg_18 == hw_3 ;endproperty \nproperty name: ( interrupt_enable_6 ) == ( 7'b0xx1011 ) |-> tx_15 == cfg_18 ;endproperty \nproperty name: ( interrupt_enable_6 ) == ( 6'b0010xx ) |-> tx_17 == chip_9 ;endproperty \nproperty name; ( ( interrupt_enable_6 ) != 7'b011x1x1 ) || ( ( interrupt_enable_6 ) != 7'b0xx1011 ) || ( interrupt_enable_6 ) != 6'b0010xx ) ) |-> fsm_15 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_12 ) \n   3'bx00 : begin\n     tx_20 = reg_5;\n   end\n   7'b1x11xxx : begin\n     reg_20 = cfg_19;\n   end\n   6'b0x1100 : begin\n     err_15 = core_5;\n   end\n   7'b1xxxx10 : begin\n     auth_2 = fsm_20;\n   end\n   7'b1xxxx1x : begin\n     sig_6 = chip_3;\n   end\n   default : begin \n     rst_9 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( input_data_12 ) == ( 3'bx00 ) |-> tx_20 == reg_5 ;endproperty \nproperty name: ( input_data_12 ) == ( 7'b1x11xxx ) |-> reg_20 == cfg_19 ;endproperty \nproperty name: ( input_data_12 ) == ( 6'b0x1100 ) |-> err_15 == core_5 ;endproperty \nproperty name: ( input_data_12 ) == ( 7'b1xxxx10 ) |-> auth_2 == fsm_20 ;endproperty \nproperty name: ( input_data_12 ) == ( 7'b1xxxx1x ) |-> sig_6 == chip_3 ;endproperty \nproperty name; ( ( input_data_12 ) != 3'bx00 ) || ( ( input_data_12 ) != 7'b1x11xxx ) || ( ( input_data_12 ) != 6'b0x1100 ) || ( ( input_data_12 ) != 7'b1xxxx10 ) || ( input_data_12 ) != 7'b1xxxx1x ) ) |-> rst_9 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_14 ) \n   2'bx0 : begin\n     sig_20 = cfg_7;\n   end\n   7'bx00x0x0 : begin\n     clk_18 = data_16;\n   end\n   7'b00x11x0 : begin\n     fsm_19 = hw_1;\n   end\n   7'h5b : begin\n     core_7 = cfg_18;\n   end\n   7'b0xxx1xx : begin\n     tx_4 = clk_9;\n   end\n   default : begin \n     data_2 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_14 ) == ( 2'bx0 ) |-> sig_20 == cfg_7 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'bx00x0x0 ) |-> clk_18 == data_16 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'b00x11x0 ) |-> fsm_19 == hw_1 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'h5b ) |-> core_7 == cfg_18 ;endproperty \nproperty name: ( control_signal_14 ) == ( 7'b0xxx1xx ) |-> tx_4 == clk_9 ;endproperty \nproperty name; ( ( control_signal_14 ) != 2'bx0 ) || ( ( control_signal_14 ) != 7'bx00x0x0 ) || ( ( control_signal_14 ) != 7'b00x11x0 ) || ( ( control_signal_14 ) != 7'h5b ) || ( control_signal_14 ) != 7'b0xxx1xx ) ) |-> data_2 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_12 ) \n   7'h6e : begin\n     auth_16 = reg_1;\n   end\n   4'he : begin\n     rst_3 = cfg_6;\n   end\n   5'bx101x : begin\n     reg_17 = cfg_8;\n   end\n   rx_18 : begin\n     tx_1 = hw_9;\n   end\n   default : begin \n     tx_11 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_12 ) == ( 7'h6e ) |-> auth_16 == reg_1 ;endproperty \nproperty name: ( instruction_buffer_12 ) == ( 4'he ) |-> rst_3 == cfg_6 ;endproperty \nproperty name: ( instruction_buffer_12 ) == ( 5'bx101x ) |-> reg_17 == cfg_8 ;endproperty \nproperty name: ( instruction_buffer_12 ) == ( rx_18 ) |-> tx_1 == hw_9 ;endproperty \nproperty name; ( ( instruction_buffer_12 ) != 7'h6e ) || ( ( instruction_buffer_12 ) != 4'he ) || ( ( instruction_buffer_12 ) != 5'bx101x ) || ( instruction_buffer_12 ) != rx_18 ) ) |-> tx_11 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_3 ) \n   7'b011xx00 : begin\n     clk_16 = err_13;\n   end\n   7'b10x10xx : begin\n     clk_9 = data_8;\n   end\n   7'b0000000 : begin\n     sig_10 = rst_6;\n   end\n   err_1 : begin\n     err_3 = data_5;\n   end\n   6'b1xx1xx : begin\n     tx_9 = rst_5;\n   end\n   default : begin \n     tx_2 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( error_status_3 ) == ( 7'b011xx00 ) |-> clk_16 == err_13 ;endproperty \nproperty name: ( error_status_3 ) == ( 7'b10x10xx ) |-> clk_9 == data_8 ;endproperty \nproperty name: ( error_status_3 ) == ( 7'b0000000 ) |-> sig_10 == rst_6 ;endproperty \nproperty name: ( error_status_3 ) == ( err_1 ) |-> err_3 == data_5 ;endproperty \nproperty name: ( error_status_3 ) == ( 6'b1xx1xx ) |-> tx_9 == rst_5 ;endproperty \nproperty name; ( ( error_status_3 ) != 7'b011xx00 ) || ( ( error_status_3 ) != 7'b10x10xx ) || ( ( error_status_3 ) != 7'b0000000 ) || ( ( error_status_3 ) != err_1 ) || ( error_status_3 ) != 6'b1xx1xx ) ) |-> tx_2 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_10 ) \n   7'bxxx1001 : begin\n     cfg_8 = auth_19;\n   end\n   6'b01xxx0 : begin\n     auth_9 = err_8;\n   end\n   3'bxx0 : begin\n     fsm_13 = fsm_4;\n   end\n   7'b0xx1111 : begin\n     sig_16 = rst_19;\n   end\n   default : begin \n     hw_9 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_10 ) == ( 7'bxxx1001 ) |-> cfg_8 == auth_19 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 6'b01xxx0 ) |-> auth_9 == err_8 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 3'bxx0 ) |-> fsm_13 == fsm_4 ;endproperty \nproperty name: ( control_buffer_10 ) == ( 7'b0xx1111 ) |-> sig_16 == rst_19 ;endproperty \nproperty name; ( ( control_buffer_10 ) != 7'bxxx1001 ) || ( ( control_buffer_10 ) != 6'b01xxx0 ) || ( ( control_buffer_10 ) != 3'bxx0 ) || ( control_buffer_10 ) != 7'b0xx1111 ) ) |-> hw_9 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_1 ) \n   5'bx1111 : begin\n     core_15 = hw_5;\n   end\n   7'b0xx10x0 : begin\n     chip_5 = rst_15;\n   end\n   default : begin \n     core_1 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_1 ) == ( 5'bx1111 ) |-> core_15 == hw_5 ;endproperty \nproperty name: ( input_ready_1 ) == ( 7'b0xx10x0 ) |-> chip_5 == rst_15 ;endproperty \nproperty name; ( ( input_ready_1 ) != 5'bx1111 ) || ( input_ready_1 ) != 7'b0xx10x0 ) ) |-> core_1 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_10 ) \n   7'b11xx0x1 : begin\n     chip_7 = data_1;\n   end\n   7'b0110xx0 : begin\n     core_1 = clk_16;\n   end\n   7'bx0x0x0x : begin\n     err_16 = auth_16;\n   end\n   7'bxxx0101 : begin\n     auth_13 = hw_15;\n   end\n   default : begin \n     core_12 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_10 ) == ( 7'b11xx0x1 ) |-> chip_7 == data_1 ;endproperty \nproperty name: ( output_buffer_10 ) == ( 7'b0110xx0 ) |-> core_1 == clk_16 ;endproperty \nproperty name: ( output_buffer_10 ) == ( 7'bx0x0x0x ) |-> err_16 == auth_16 ;endproperty \nproperty name: ( output_buffer_10 ) == ( 7'bxxx0101 ) |-> auth_13 == hw_15 ;endproperty \nproperty name; ( ( output_buffer_10 ) != 7'b11xx0x1 ) || ( ( output_buffer_10 ) != 7'b0110xx0 ) || ( ( output_buffer_10 ) != 7'bx0x0x0x ) || ( output_buffer_10 ) != 7'bxxx0101 ) ) |-> core_12 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_17 ) \n   7'bx0xx11x : begin\n     rst_2 = tx_14;\n   end\n   7'b1x1111x : begin\n     cfg_2 = auth_1;\n   end\n   5'b00xx0 : begin\n     chip_12 = data_18;\n   end\n   7'hb : begin\n     rst_10 = chip_15;\n   end\n   6'b1xxx10 : begin\n     cfg_3 = core_12;\n   end\n   default : begin \n     cfg_16 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_17 ) == ( 7'bx0xx11x ) |-> rst_2 == tx_14 ;endproperty \nproperty name: ( control_signal_17 ) == ( 7'b1x1111x ) |-> cfg_2 == auth_1 ;endproperty \nproperty name: ( control_signal_17 ) == ( 5'b00xx0 ) |-> chip_12 == data_18 ;endproperty \nproperty name: ( control_signal_17 ) == ( 7'hb ) |-> rst_10 == chip_15 ;endproperty \nproperty name: ( control_signal_17 ) == ( 6'b1xxx10 ) |-> cfg_3 == core_12 ;endproperty \nproperty name; ( ( control_signal_17 ) != 7'bx0xx11x ) || ( ( control_signal_17 ) != 7'b1x1111x ) || ( ( control_signal_17 ) != 5'b00xx0 ) || ( ( control_signal_17 ) != 7'hb ) || ( control_signal_17 ) != 6'b1xxx10 ) ) |-> cfg_16 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'b11xx001 : begin\n     data_18 = chip_6;\n   end\n   6'b010x1x : begin\n     hw_16 = hw_16;\n   end\n   7'b1001011 : begin\n     fsm_11 = core_1;\n   end\n   5'h1x : begin\n     rx_5 = auth_2;\n   end\n   7'hf : begin\n     auth_17 = auth_7;\n   end\n   default : begin \n     fsm_5 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( read_data_9 ) == ( 7'b11xx001 ) |-> data_18 == chip_6 ;endproperty \nproperty name: ( read_data_9 ) == ( 6'b010x1x ) |-> hw_16 == hw_16 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'b1001011 ) |-> fsm_11 == core_1 ;endproperty \nproperty name: ( read_data_9 ) == ( 5'h1x ) |-> rx_5 == auth_2 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'hf ) |-> auth_17 == auth_7 ;endproperty \nproperty name; ( ( read_data_9 ) != 7'b11xx001 ) || ( ( read_data_9 ) != 6'b010x1x ) || ( ( read_data_9 ) != 7'b1001011 ) || ( ( read_data_9 ) != 5'h1x ) || ( read_data_9 ) != 7'hf ) ) |-> fsm_5 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_4 ) \n   5'h1b : begin\n     sig_2 = hw_3;\n   end\n   7'b100010x : begin\n     sig_18 = cfg_12;\n   end\n   7'b10xx100 : begin\n     tx_18 = rx_16;\n   end\n   6'bx00110 : begin\n     err_11 = tx_13;\n   end\n   7'b010110x : begin\n     cfg_5 = auth_10;\n   end\n   default : begin \n     err_9 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( data_out_4 ) == ( 5'h1b ) |-> sig_2 == hw_3 ;endproperty \nproperty name: ( data_out_4 ) == ( 7'b100010x ) |-> sig_18 == cfg_12 ;endproperty \nproperty name: ( data_out_4 ) == ( 7'b10xx100 ) |-> tx_18 == rx_16 ;endproperty \nproperty name: ( data_out_4 ) == ( 6'bx00110 ) |-> err_11 == tx_13 ;endproperty \nproperty name: ( data_out_4 ) == ( 7'b010110x ) |-> cfg_5 == auth_10 ;endproperty \nproperty name; ( ( data_out_4 ) != 5'h1b ) || ( ( data_out_4 ) != 7'b100010x ) || ( ( data_out_4 ) != 7'b10xx100 ) || ( ( data_out_4 ) != 6'bx00110 ) || ( data_out_4 ) != 7'b010110x ) ) |-> err_9 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_18 ) \n   5'bx001x : begin\n     rst_12 = rst_6;\n   end\n   6'bx101x0 : begin\n     core_20 = chip_19;\n   end\n   7'b11x11x1 : begin\n     data_5 = cfg_3;\n   end\n   7'b111xxxx : begin\n     auth_3 = clk_16;\n   end\n   default : begin \n     cfg_12 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_18 ) == ( 5'bx001x ) |-> rst_12 == rst_6 ;endproperty \nproperty name: ( read_enable_18 ) == ( 6'bx101x0 ) |-> core_20 == chip_19 ;endproperty \nproperty name: ( read_enable_18 ) == ( 7'b11x11x1 ) |-> data_5 == cfg_3 ;endproperty \nproperty name: ( read_enable_18 ) == ( 7'b111xxxx ) |-> auth_3 == clk_16 ;endproperty \nproperty name; ( ( read_enable_18 ) != 5'bx001x ) || ( ( read_enable_18 ) != 6'bx101x0 ) || ( ( read_enable_18 ) != 7'b11x11x1 ) || ( read_enable_18 ) != 7'b111xxxx ) ) |-> cfg_12 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_7 ) \n   clk_8 : begin\n     chip_7 = clk_3;\n   end\n   6'h7 : begin\n     reg_20 = fsm_11;\n   end\n   4'b001x : begin\n     sig_9 = tx_13;\n   end\n   6'bx0x110 : begin\n     auth_9 = fsm_20;\n   end\n   default : begin \n     err_14 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_7 ) == ( clk_8 ) |-> chip_7 == clk_3 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 6'h7 ) |-> reg_20 == fsm_11 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 4'b001x ) |-> sig_9 == tx_13 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 6'bx0x110 ) |-> auth_9 == fsm_20 ;endproperty \nproperty name; ( ( control_register_status_status_7 ) != clk_8 ) || ( ( control_register_status_status_7 ) != 6'h7 ) || ( ( control_register_status_status_7 ) != 4'b001x ) || ( control_register_status_status_7 ) != 6'bx0x110 ) ) |-> err_14 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_18 ) \n   cfg_14 : begin\n     chip_18 = rst_15;\n   end\n   7'b1x101x1 : begin\n     tx_5 = clk_2;\n   end\n   6'b0x1xxx : begin\n     fsm_15 = clk_5;\n   end\n   default : begin \n     tx_2 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_18 ) == ( cfg_14 ) |-> chip_18 == rst_15 ;endproperty \nproperty name: ( control_valid_18 ) == ( 7'b1x101x1 ) |-> tx_5 == clk_2 ;endproperty \nproperty name: ( control_valid_18 ) == ( 6'b0x1xxx ) |-> fsm_15 == clk_5 ;endproperty \nproperty name; ( ( control_valid_18 ) != cfg_14 ) || ( ( control_valid_18 ) != 7'b1x101x1 ) || ( control_valid_18 ) != 6'b0x1xxx ) ) |-> tx_2 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_8 ) \n   6'b110100 : begin\n     fsm_14 = data_12;\n   end\n   7'bxx11x00 : begin\n     err_15 = data_15;\n   end\n   5'h1d : begin\n     tx_9 = cfg_18;\n   end\n   7'bx11x1xx : begin\n     reg_13 = auth_1;\n   end\n   3'bx10 : begin\n     chip_13 = tx_3;\n   end\n   default : begin \n     fsm_12 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_8 ) == ( 6'b110100 ) |-> fsm_14 == data_12 ;endproperty \nproperty name: ( status_flag_8 ) == ( 7'bxx11x00 ) |-> err_15 == data_15 ;endproperty \nproperty name: ( status_flag_8 ) == ( 5'h1d ) |-> tx_9 == cfg_18 ;endproperty \nproperty name: ( status_flag_8 ) == ( 7'bx11x1xx ) |-> reg_13 == auth_1 ;endproperty \nproperty name: ( status_flag_8 ) == ( 3'bx10 ) |-> chip_13 == tx_3 ;endproperty \nproperty name; ( ( status_flag_8 ) != 6'b110100 ) || ( ( status_flag_8 ) != 7'bxx11x00 ) || ( ( status_flag_8 ) != 5'h1d ) || ( ( status_flag_8 ) != 7'bx11x1xx ) || ( status_flag_8 ) != 3'bx10 ) ) |-> fsm_12 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_16 ) \n   7'b010x01x : begin\n     data_14 = clk_18;\n   end\n   6'b01xxxx : begin\n     err_10 = core_16;\n   end\n   6'b010101 : begin\n     chip_7 = rst_5;\n   end\n   3'b011 : begin\n     sig_15 = reg_5;\n   end\n   default : begin \n     hw_5 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_16 ) == ( 7'b010x01x ) |-> data_14 == clk_18 ;endproperty \nproperty name: ( read_enable_16 ) == ( 6'b01xxxx ) |-> err_10 == core_16 ;endproperty \nproperty name: ( read_enable_16 ) == ( 6'b010101 ) |-> chip_7 == rst_5 ;endproperty \nproperty name: ( read_enable_16 ) == ( 3'b011 ) |-> sig_15 == reg_5 ;endproperty \nproperty name; ( ( read_enable_16 ) != 7'b010x01x ) || ( ( read_enable_16 ) != 6'b01xxxx ) || ( ( read_enable_16 ) != 6'b010101 ) || ( read_enable_16 ) != 3'b011 ) ) |-> hw_5 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_17 ) \n   6'b010010 : begin\n     cfg_1 = rst_19;\n   end\n   6'b1x1100 : begin\n     sig_17 = core_10;\n   end\n   5'b01xxx : begin\n     chip_7 = reg_16;\n   end\n   5'bx1111 : begin\n     clk_12 = tx_11;\n   end\n   default : begin \n     cfg_13 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_17 ) == ( 6'b010010 ) |-> cfg_1 == rst_19 ;endproperty \nproperty name: ( data_buffer_17 ) == ( 6'b1x1100 ) |-> sig_17 == core_10 ;endproperty \nproperty name: ( data_buffer_17 ) == ( 5'b01xxx ) |-> chip_7 == reg_16 ;endproperty \nproperty name: ( data_buffer_17 ) == ( 5'bx1111 ) |-> clk_12 == tx_11 ;endproperty \nproperty name; ( ( data_buffer_17 ) != 6'b010010 ) || ( ( data_buffer_17 ) != 6'b1x1100 ) || ( ( data_buffer_17 ) != 5'b01xxx ) || ( data_buffer_17 ) != 5'bx1111 ) ) |-> cfg_13 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   cfg_1 : begin\n     fsm_7 = clk_1;\n   end\n   7'h4d : begin\n     auth_4 = clk_18;\n   end\n   6'b0x1100 : begin\n     auth_8 = tx_15;\n   end\n   default : begin \n     chip_6 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_11 ) == ( cfg_1 ) |-> fsm_7 == clk_1 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 7'h4d ) |-> auth_4 == clk_18 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 6'b0x1100 ) |-> auth_8 == tx_15 ;endproperty \nproperty name; ( ( input_buffer_status_11 ) != cfg_1 ) || ( ( input_buffer_status_11 ) != 7'h4d ) || ( input_buffer_status_11 ) != 6'b0x1100 ) ) |-> chip_6 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_2 ) \n   6'b0x0x1x : begin\n     tx_9 = cfg_14;\n   end\n   5'b01100 : begin\n     reg_4 = sig_18;\n   end\n   7'b00xxx00 : begin\n     fsm_11 = data_4;\n   end\n   default : begin \n     rx_10 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( output_status_2 ) == ( 6'b0x0x1x ) |-> tx_9 == cfg_14 ;endproperty \nproperty name: ( output_status_2 ) == ( 5'b01100 ) |-> reg_4 == sig_18 ;endproperty \nproperty name: ( output_status_2 ) == ( 7'b00xxx00 ) |-> fsm_11 == data_4 ;endproperty \nproperty name; ( ( output_status_2 ) != 6'b0x0x1x ) || ( ( output_status_2 ) != 5'b01100 ) || ( output_status_2 ) != 7'b00xxx00 ) ) |-> rx_10 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_4 ) \n   7'bxx1x0xx : begin\n     reg_18 = cfg_1;\n   end\n   default : begin \n     reg_20 = core_14;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_4 ) == ( 7'bxx1x0xx ) |-> reg_18 == cfg_1 ;endproperty \nproperty name; ( read_enable_4 ) != 7'bxx1x0xx ) ) |-> reg_20 == core_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_18 ) \n   7'bx11xxx1 : begin\n     cfg_20 = clk_19;\n   end\n   6'h27 : begin\n     reg_15 = cfg_11;\n   end\n   6'b100x0x : begin\n     chip_2 = hw_16;\n   end\n   7'b0000x01 : begin\n     auth_4 = rst_18;\n   end\n   default : begin \n     sig_13 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( data_control_18 ) == ( 7'bx11xxx1 ) |-> cfg_20 == clk_19 ;endproperty \nproperty name: ( data_control_18 ) == ( 6'h27 ) |-> reg_15 == cfg_11 ;endproperty \nproperty name: ( data_control_18 ) == ( 6'b100x0x ) |-> chip_2 == hw_16 ;endproperty \nproperty name: ( data_control_18 ) == ( 7'b0000x01 ) |-> auth_4 == rst_18 ;endproperty \nproperty name; ( ( data_control_18 ) != 7'bx11xxx1 ) || ( ( data_control_18 ) != 6'h27 ) || ( ( data_control_18 ) != 6'b100x0x ) || ( data_control_18 ) != 7'b0000x01 ) ) |-> sig_13 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_9 ) \n   7'bx11x1x1 : begin\n     core_19 = sig_16;\n   end\n   default : begin \n     rst_16 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_9 ) == ( 7'bx11x1x1 ) |-> core_19 == sig_16 ;endproperty \nproperty name; ( status_buffer_9 ) != 7'bx11x1x1 ) ) |-> rst_16 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_20 ) \n   6'h5 : begin\n     tx_4 = err_5;\n   end\n   6'b0x11x0 : begin\n     err_12 = core_4;\n   end\n   default : begin \n     rst_11 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( data_status_20 ) == ( 6'h5 ) |-> tx_4 == err_5 ;endproperty \nproperty name: ( data_status_20 ) == ( 6'b0x11x0 ) |-> err_12 == core_4 ;endproperty \nproperty name; ( ( data_status_20 ) != 6'h5 ) || ( data_status_20 ) != 6'b0x11x0 ) ) |-> rst_11 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_6 ) \n   7'b0001x1x : begin\n     chip_1 = core_14;\n   end\n   6'bx10100 : begin\n     data_9 = cfg_14;\n   end\n   sig_12 : begin\n     rst_12 = cfg_6;\n   end\n   default : begin \n     sig_10 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( status_control_6 ) == ( 7'b0001x1x ) |-> chip_1 == core_14 ;endproperty \nproperty name: ( status_control_6 ) == ( 6'bx10100 ) |-> data_9 == cfg_14 ;endproperty \nproperty name: ( status_control_6 ) == ( sig_12 ) |-> rst_12 == cfg_6 ;endproperty \nproperty name; ( ( status_control_6 ) != 7'b0001x1x ) || ( ( status_control_6 ) != 6'bx10100 ) || ( status_control_6 ) != sig_12 ) ) |-> sig_10 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_2 ) \n   7'b1x0xx0x : begin\n     sig_15 = hw_18;\n   end\n   5'bxx1x0 : begin\n     clk_10 = sig_9;\n   end\n   7'bx0011xx : begin\n     reg_6 = chip_6;\n   end\n   4'b011x : begin\n     core_16 = rst_1;\n   end\n   default : begin \n     auth_20 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_2 ) == ( 7'b1x0xx0x ) |-> sig_15 == hw_18 ;endproperty \nproperty name: ( input_status_register_2 ) == ( 5'bxx1x0 ) |-> clk_10 == sig_9 ;endproperty \nproperty name: ( input_status_register_2 ) == ( 7'bx0011xx ) |-> reg_6 == chip_6 ;endproperty \nproperty name: ( input_status_register_2 ) == ( 4'b011x ) |-> core_16 == rst_1 ;endproperty \nproperty name; ( ( input_status_register_2 ) != 7'b1x0xx0x ) || ( ( input_status_register_2 ) != 5'bxx1x0 ) || ( ( input_status_register_2 ) != 7'bx0011xx ) || ( input_status_register_2 ) != 4'b011x ) ) |-> auth_20 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_6 ) \n   5'b11001 : begin\n     fsm_1 = auth_2;\n   end\n   default : begin \n     clk_8 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_6 ) == ( 5'b11001 ) |-> fsm_1 == auth_2 ;endproperty \nproperty name; ( acknowledge_6 ) != 5'b11001 ) ) |-> clk_8 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_18 ) \n   6'bx10111 : begin\n     tx_20 = sig_15;\n   end\n   7'bxxxx010 : begin\n     fsm_15 = data_9;\n   end\n   7'b00x0xx1 : begin\n     fsm_5 = hw_16;\n   end\n   7'b1010010 : begin\n     err_7 = sig_17;\n   end\n   default : begin \n     reg_19 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_18 ) == ( 6'bx10111 ) |-> tx_20 == sig_15 ;endproperty \nproperty name: ( start_bit_18 ) == ( 7'bxxxx010 ) |-> fsm_15 == data_9 ;endproperty \nproperty name: ( start_bit_18 ) == ( 7'b00x0xx1 ) |-> fsm_5 == hw_16 ;endproperty \nproperty name: ( start_bit_18 ) == ( 7'b1010010 ) |-> err_7 == sig_17 ;endproperty \nproperty name; ( ( start_bit_18 ) != 6'bx10111 ) || ( ( start_bit_18 ) != 7'bxxxx010 ) || ( ( start_bit_18 ) != 7'b00x0xx1 ) || ( start_bit_18 ) != 7'b1010010 ) ) |-> reg_19 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_7 ) \n   6'b0xxxxx : begin\n     reg_10 = tx_3;\n   end\n   default : begin \n     data_18 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_7 ) == ( 6'b0xxxxx ) |-> reg_10 == tx_3 ;endproperty \nproperty name; ( operation_status_7 ) != 6'b0xxxxx ) ) |-> data_18 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_18 ) \n   6'bx0x000 : begin\n     err_4 = cfg_7;\n   end\n   7'h50 : begin\n     chip_18 = clk_2;\n   end\n   cfg_16 : begin\n     reg_19 = rst_15;\n   end\n   7'h2e : begin\n     reg_3 = rx_1;\n   end\n   default : begin \n     tx_13 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( command_register_18 ) == ( 6'bx0x000 ) |-> err_4 == cfg_7 ;endproperty \nproperty name: ( command_register_18 ) == ( 7'h50 ) |-> chip_18 == clk_2 ;endproperty \nproperty name: ( command_register_18 ) == ( cfg_16 ) |-> reg_19 == rst_15 ;endproperty \nproperty name: ( command_register_18 ) == ( 7'h2e ) |-> reg_3 == rx_1 ;endproperty \nproperty name; ( ( command_register_18 ) != 6'bx0x000 ) || ( ( command_register_18 ) != 7'h50 ) || ( ( command_register_18 ) != cfg_16 ) || ( command_register_18 ) != 7'h2e ) ) |-> tx_13 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'bxxxx00x : begin\n     hw_9 = cfg_5;\n   end\n   6'bx0xx1x : begin\n     chip_16 = reg_3;\n   end\n   default : begin \n     fsm_16 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_14 ) == ( 7'bxxxx00x ) |-> hw_9 == cfg_5 ;endproperty \nproperty name: ( data_status_register_14 ) == ( 6'bx0xx1x ) |-> chip_16 == reg_3 ;endproperty \nproperty name; ( ( data_status_register_14 ) != 7'bxxxx00x ) || ( data_status_register_14 ) != 6'bx0xx1x ) ) |-> fsm_16 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_16 ) \n   7'bx1xx1xx : begin\n     rx_17 = clk_19;\n   end\n   7'b1100111 : begin\n     rx_5 = cfg_13;\n   end\n   7'he : begin\n     reg_17 = rst_11;\n   end\n   7'h14 : begin\n     core_2 = chip_1;\n   end\n   default : begin \n     cfg_3 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( output_register_16 ) == ( 7'bx1xx1xx ) |-> rx_17 == clk_19 ;endproperty \nproperty name: ( output_register_16 ) == ( 7'b1100111 ) |-> rx_5 == cfg_13 ;endproperty \nproperty name: ( output_register_16 ) == ( 7'he ) |-> reg_17 == rst_11 ;endproperty \nproperty name: ( output_register_16 ) == ( 7'h14 ) |-> core_2 == chip_1 ;endproperty \nproperty name; ( ( output_register_16 ) != 7'bx1xx1xx ) || ( ( output_register_16 ) != 7'b1100111 ) || ( ( output_register_16 ) != 7'he ) || ( output_register_16 ) != 7'h14 ) ) |-> cfg_3 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_17 ) \n   7'b00x0001 : begin\n     rx_11 = auth_20;\n   end\n   6'bxxx01x : begin\n     cfg_19 = chip_3;\n   end\n   7'bx0xx0xx : begin\n     fsm_18 = chip_4;\n   end\n   7'b00x110x : begin\n     chip_14 = rst_15;\n   end\n   default : begin \n     rst_10 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_17 ) == ( 7'b00x0001 ) |-> rx_11 == auth_20 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 6'bxxx01x ) |-> cfg_19 == chip_3 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 7'bx0xx0xx ) |-> fsm_18 == chip_4 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 7'b00x110x ) |-> chip_14 == rst_15 ;endproperty \nproperty name; ( ( output_buffer_status_17 ) != 7'b00x0001 ) || ( ( output_buffer_status_17 ) != 6'bxxx01x ) || ( ( output_buffer_status_17 ) != 7'bx0xx0xx ) || ( output_buffer_status_17 ) != 7'b00x110x ) ) |-> rst_10 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_12 ) \n   7'b0110110 : begin\n     clk_15 = cfg_15;\n   end\n   7'bx0x1x11 : begin\n     core_12 = cfg_9;\n   end\n   7'bx0x0xxx : begin\n     rst_19 = clk_15;\n   end\n   default : begin \n     sig_11 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_12 ) == ( 7'b0110110 ) |-> clk_15 == cfg_15 ;endproperty \nproperty name: ( data_control_status_12 ) == ( 7'bx0x1x11 ) |-> core_12 == cfg_9 ;endproperty \nproperty name: ( data_control_status_12 ) == ( 7'bx0x0xxx ) |-> rst_19 == clk_15 ;endproperty \nproperty name; ( ( data_control_status_12 ) != 7'b0110110 ) || ( ( data_control_status_12 ) != 7'bx0x1x11 ) || ( data_control_status_12 ) != 7'bx0x0xxx ) ) |-> sig_11 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_6 ) \n   6'bxx1x0x : begin\n     sig_18 = reg_13;\n   end\n   5'b0010x : begin\n     rx_19 = tx_8;\n   end\n   default : begin \n     clk_9 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_6 ) == ( 6'bxx1x0x ) |-> sig_18 == reg_13 ;endproperty \nproperty name: ( control_input_status_6 ) == ( 5'b0010x ) |-> rx_19 == tx_8 ;endproperty \nproperty name; ( ( control_input_status_6 ) != 6'bxx1x0x ) || ( control_input_status_6 ) != 5'b0010x ) ) |-> clk_9 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_11 ) \n   7'h71 : begin\n     auth_18 = rx_9;\n   end\n   7'b0x1x000 : begin\n     err_18 = err_7;\n   end\n   5'b10010 : begin\n     hw_1 = auth_10;\n   end\n   default : begin \n     chip_2 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_11 ) == ( 7'h71 ) |-> auth_18 == rx_9 ;endproperty \nproperty name: ( control_input_status_11 ) == ( 7'b0x1x000 ) |-> err_18 == err_7 ;endproperty \nproperty name: ( control_input_status_11 ) == ( 5'b10010 ) |-> hw_1 == auth_10 ;endproperty \nproperty name; ( ( control_input_status_11 ) != 7'h71 ) || ( ( control_input_status_11 ) != 7'b0x1x000 ) || ( control_input_status_11 ) != 5'b10010 ) ) |-> chip_2 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_7 ) \n   7'b0100xxx : begin\n     reg_5 = fsm_12;\n   end\n   5'h1c : begin\n     rx_7 = cfg_11;\n   end\n   5'bx1110 : begin\n     err_10 = auth_13;\n   end\n   5'bx1101 : begin\n     reg_15 = chip_8;\n   end\n   default : begin \n     tx_18 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( address_7 ) == ( 7'b0100xxx ) |-> reg_5 == fsm_12 ;endproperty \nproperty name: ( address_7 ) == ( 5'h1c ) |-> rx_7 == cfg_11 ;endproperty \nproperty name: ( address_7 ) == ( 5'bx1110 ) |-> err_10 == auth_13 ;endproperty \nproperty name: ( address_7 ) == ( 5'bx1101 ) |-> reg_15 == chip_8 ;endproperty \nproperty name; ( ( address_7 ) != 7'b0100xxx ) || ( ( address_7 ) != 5'h1c ) || ( ( address_7 ) != 5'bx1110 ) || ( address_7 ) != 5'bx1101 ) ) |-> tx_18 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_19 ) \n   7'b111011x : begin\n     chip_17 = clk_16;\n   end\n   default : begin \n     reg_6 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( command_word_19 ) == ( 7'b111011x ) |-> chip_17 == clk_16 ;endproperty \nproperty name; ( command_word_19 ) != 7'b111011x ) ) |-> reg_6 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_7 ) \n   7'b1x1x1xx : begin\n     sig_12 = err_18;\n   end\n   default : begin \n     reg_19 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_7 ) == ( 7'b1x1x1xx ) |-> sig_12 == err_18 ;endproperty \nproperty name; ( interrupt_enable_7 ) != 7'b1x1x1xx ) ) |-> reg_19 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_20 ) \n   6'b0x0x10 : begin\n     hw_17 = hw_16;\n   end\n   default : begin \n     auth_17 = auth_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_20 ) == ( 6'b0x0x10 ) |-> hw_17 == hw_16 ;endproperty \nproperty name; ( data_buffer_status_20 ) != 6'b0x0x10 ) ) |-> auth_17 == auth_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_8 ) \n   6'b111110 : begin\n     reg_9 = rst_4;\n   end\n   3'bx0x : begin\n     auth_12 = chip_3;\n   end\n   7'b1x11xxx : begin\n     tx_19 = chip_11;\n   end\n   6'b110111 : begin\n     tx_2 = clk_12;\n   end\n   default : begin \n     sig_5 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( input_register_8 ) == ( 6'b111110 ) |-> reg_9 == rst_4 ;endproperty \nproperty name: ( input_register_8 ) == ( 3'bx0x ) |-> auth_12 == chip_3 ;endproperty \nproperty name: ( input_register_8 ) == ( 7'b1x11xxx ) |-> tx_19 == chip_11 ;endproperty \nproperty name: ( input_register_8 ) == ( 6'b110111 ) |-> tx_2 == clk_12 ;endproperty \nproperty name; ( ( input_register_8 ) != 6'b111110 ) || ( ( input_register_8 ) != 3'bx0x ) || ( ( input_register_8 ) != 7'b1x11xxx ) || ( input_register_8 ) != 6'b110111 ) ) |-> sig_5 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_20 ) \n   7'h4 : begin\n     clk_8 = core_13;\n   end\n   7'bx00100x : begin\n     cfg_8 = fsm_18;\n   end\n   6'b0x0xx0 : begin\n     rst_3 = core_5;\n   end\n   default : begin \n     rx_13 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_20 ) == ( 7'h4 ) |-> clk_8 == core_13 ;endproperty \nproperty name: ( operation_code_20 ) == ( 7'bx00100x ) |-> cfg_8 == fsm_18 ;endproperty \nproperty name: ( operation_code_20 ) == ( 6'b0x0xx0 ) |-> rst_3 == core_5 ;endproperty \nproperty name; ( ( operation_code_20 ) != 7'h4 ) || ( ( operation_code_20 ) != 7'bx00100x ) || ( operation_code_20 ) != 6'b0x0xx0 ) ) |-> rx_13 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   7'b0xxxxx0 : begin\n     data_14 = rst_10;\n   end\n   7'h5 : begin\n     rst_13 = cfg_7;\n   end\n   default : begin \n     clk_2 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_20 ) == ( 7'b0xxxxx0 ) |-> data_14 == rst_10 ;endproperty \nproperty name: ( data_status_register_status_20 ) == ( 7'h5 ) |-> rst_13 == cfg_7 ;endproperty \nproperty name; ( ( data_status_register_status_20 ) != 7'b0xxxxx0 ) || ( data_status_register_status_20 ) != 7'h5 ) ) |-> clk_2 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_20 ) \n   7'bx01x0x1 : begin\n     auth_5 = reg_3;\n   end\n   7'b0x1x110 : begin\n     rst_15 = fsm_7;\n   end\n   default : begin \n     auth_8 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_20 ) == ( 7'bx01x0x1 ) |-> auth_5 == reg_3 ;endproperty \nproperty name: ( status_register_buffer_20 ) == ( 7'b0x1x110 ) |-> rst_15 == fsm_7 ;endproperty \nproperty name; ( ( status_register_buffer_20 ) != 7'bx01x0x1 ) || ( status_register_buffer_20 ) != 7'b0x1x110 ) ) |-> auth_8 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_19 ) \n   7'b00x0010 : begin\n     rx_12 = err_4;\n   end\n   7'h4b : begin\n     reg_14 = err_3;\n   end\n   6'b1x0x11 : begin\n     err_2 = sig_11;\n   end\n   7'b01xx010 : begin\n     hw_12 = chip_16;\n   end\n   7'bx0110x1 : begin\n     clk_8 = auth_20;\n   end\n   default : begin \n     cfg_17 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_19 ) == ( 7'b00x0010 ) |-> rx_12 == err_4 ;endproperty \nproperty name: ( input_buffer_19 ) == ( 7'h4b ) |-> reg_14 == err_3 ;endproperty \nproperty name: ( input_buffer_19 ) == ( 6'b1x0x11 ) |-> err_2 == sig_11 ;endproperty \nproperty name: ( input_buffer_19 ) == ( 7'b01xx010 ) |-> hw_12 == chip_16 ;endproperty \nproperty name: ( input_buffer_19 ) == ( 7'bx0110x1 ) |-> clk_8 == auth_20 ;endproperty \nproperty name; ( ( input_buffer_19 ) != 7'b00x0010 ) || ( ( input_buffer_19 ) != 7'h4b ) || ( ( input_buffer_19 ) != 6'b1x0x11 ) || ( ( input_buffer_19 ) != 7'b01xx010 ) || ( input_buffer_19 ) != 7'bx0110x1 ) ) |-> cfg_17 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_6 ) \n   rx_9 : begin\n     data_1 = rx_5;\n   end\n   6'b111010 : begin\n     err_16 = tx_19;\n   end\n   default : begin \n     chip_17 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_6 ) == ( rx_9 ) |-> data_1 == rx_5 ;endproperty \nproperty name: ( output_buffer_6 ) == ( 6'b111010 ) |-> err_16 == tx_19 ;endproperty \nproperty name; ( ( output_buffer_6 ) != rx_9 ) || ( output_buffer_6 ) != 6'b111010 ) ) |-> chip_17 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   7'b0111000 : begin\n     clk_17 = clk_13;\n   end\n   default : begin \n     err_14 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_17 ) == ( 7'b0111000 ) |-> clk_17 == clk_13 ;endproperty \nproperty name; ( ready_signal_17 ) != 7'b0111000 ) ) |-> err_14 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_17 ) \n   7'bx11xx01 : begin\n     auth_4 = core_12;\n   end\n   7'h53 : begin\n     hw_7 = clk_5;\n   end\n   7'b1000100 : begin\n     hw_6 = sig_17;\n   end\n   5'bx0x0x : begin\n     err_8 = rst_10;\n   end\n   7'b01xxx01 : begin\n     rx_5 = err_18;\n   end\n   default : begin \n     cfg_12 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_17 ) == ( 7'bx11xx01 ) |-> auth_4 == core_12 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'h53 ) |-> hw_7 == clk_5 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'b1000100 ) |-> hw_6 == sig_17 ;endproperty \nproperty name: ( status_flag_17 ) == ( 5'bx0x0x ) |-> err_8 == rst_10 ;endproperty \nproperty name: ( status_flag_17 ) == ( 7'b01xxx01 ) |-> rx_5 == err_18 ;endproperty \nproperty name; ( ( status_flag_17 ) != 7'bx11xx01 ) || ( ( status_flag_17 ) != 7'h53 ) || ( ( status_flag_17 ) != 7'b1000100 ) || ( ( status_flag_17 ) != 5'bx0x0x ) || ( status_flag_17 ) != 7'b01xxx01 ) ) |-> cfg_12 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_9 ) \n   7'b1xx0xxx : begin\n     chip_7 = auth_13;\n   end\n   reg_18 : begin\n     data_11 = sig_4;\n   end\n   7'b1x000xx : begin\n     tx_3 = clk_2;\n   end\n   7'b00010x0 : begin\n     core_12 = core_15;\n   end\n   default : begin \n     sig_20 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( address_9 ) == ( 7'b1xx0xxx ) |-> chip_7 == auth_13 ;endproperty \nproperty name: ( address_9 ) == ( reg_18 ) |-> data_11 == sig_4 ;endproperty \nproperty name: ( address_9 ) == ( 7'b1x000xx ) |-> tx_3 == clk_2 ;endproperty \nproperty name: ( address_9 ) == ( 7'b00010x0 ) |-> core_12 == core_15 ;endproperty \nproperty name; ( ( address_9 ) != 7'b1xx0xxx ) || ( ( address_9 ) != reg_18 ) || ( ( address_9 ) != 7'b1x000xx ) || ( address_9 ) != 7'b00010x0 ) ) |-> sig_20 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   fsm_2 : begin\n     chip_10 = reg_13;\n   end\n   7'hxx : begin\n     rst_5 = chip_14;\n   end\n   6'b1100xx : begin\n     rst_17 = rx_18;\n   end\n   default : begin \n     auth_1 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_8 ) == ( fsm_2 ) |-> chip_10 == reg_13 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 7'hxx ) |-> rst_5 == chip_14 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 6'b1100xx ) |-> rst_17 == rx_18 ;endproperty \nproperty name; ( ( interrupt_flag_8 ) != fsm_2 ) || ( ( interrupt_flag_8 ) != 7'hxx ) || ( interrupt_flag_8 ) != 6'b1100xx ) ) |-> auth_1 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_2 ) \n   7'b0000000 : begin\n     clk_15 = clk_17;\n   end\n   7'h3a : begin\n     tx_13 = rx_6;\n   end\n   7'b0x01xxx : begin\n     err_20 = tx_17;\n   end\n   7'b1001100 : begin\n     data_7 = data_10;\n   end\n   default : begin \n     data_16 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_2 ) == ( 7'b0000000 ) |-> clk_15 == clk_17 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 7'h3a ) |-> tx_13 == rx_6 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 7'b0x01xxx ) |-> err_20 == tx_17 ;endproperty \nproperty name: ( data_control_status_2 ) == ( 7'b1001100 ) |-> data_7 == data_10 ;endproperty \nproperty name; ( ( data_control_status_2 ) != 7'b0000000 ) || ( ( data_control_status_2 ) != 7'h3a ) || ( ( data_control_status_2 ) != 7'b0x01xxx ) || ( data_control_status_2 ) != 7'b1001100 ) ) |-> data_16 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_1 ) \n   6'b011111 : begin\n     rst_16 = cfg_20;\n   end\n   7'b1011x11 : begin\n     cfg_16 = tx_7;\n   end\n   default : begin \n     reg_2 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( output_data_1 ) == ( 6'b011111 ) |-> rst_16 == cfg_20 ;endproperty \nproperty name: ( output_data_1 ) == ( 7'b1011x11 ) |-> cfg_16 == tx_7 ;endproperty \nproperty name; ( ( output_data_1 ) != 6'b011111 ) || ( output_data_1 ) != 7'b1011x11 ) ) |-> reg_2 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   7'b0xx10x0 : begin\n     rst_8 = reg_8;\n   end\n   5'b00111 : begin\n     core_12 = chip_7;\n   end\n   7'b0111000 : begin\n     auth_6 = clk_15;\n   end\n   7'b00100x0 : begin\n     rst_16 = err_16;\n   end\n   6'bx1101x : begin\n     clk_11 = hw_8;\n   end\n   default : begin \n     core_17 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_2 ) == ( 7'b0xx10x0 ) |-> rst_8 == reg_8 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 5'b00111 ) |-> core_12 == chip_7 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 7'b0111000 ) |-> auth_6 == clk_15 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 7'b00100x0 ) |-> rst_16 == err_16 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 6'bx1101x ) |-> clk_11 == hw_8 ;endproperty \nproperty name; ( ( data_status_register_2 ) != 7'b0xx10x0 ) || ( ( data_status_register_2 ) != 5'b00111 ) || ( ( data_status_register_2 ) != 7'b0111000 ) || ( ( data_status_register_2 ) != 7'b00100x0 ) || ( data_status_register_2 ) != 6'bx1101x ) ) |-> core_17 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_11 ) \n   7'b0xxxx0x : begin\n     data_3 = reg_9;\n   end\n   7'h55 : begin\n     rst_14 = fsm_7;\n   end\n   7'h50 : begin\n     rst_5 = auth_7;\n   end\n   7'h6c : begin\n     hw_6 = rx_6;\n   end\n   7'bx1011xx : begin\n     clk_18 = sig_18;\n   end\n   default : begin \n     rst_4 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_11 ) == ( 7'b0xxxx0x ) |-> data_3 == reg_9 ;endproperty \nproperty name: ( status_output_11 ) == ( 7'h55 ) |-> rst_14 == fsm_7 ;endproperty \nproperty name: ( status_output_11 ) == ( 7'h50 ) |-> rst_5 == auth_7 ;endproperty \nproperty name: ( status_output_11 ) == ( 7'h6c ) |-> hw_6 == rx_6 ;endproperty \nproperty name: ( status_output_11 ) == ( 7'bx1011xx ) |-> clk_18 == sig_18 ;endproperty \nproperty name; ( ( status_output_11 ) != 7'b0xxxx0x ) || ( ( status_output_11 ) != 7'h55 ) || ( ( status_output_11 ) != 7'h50 ) || ( ( status_output_11 ) != 7'h6c ) || ( status_output_11 ) != 7'bx1011xx ) ) |-> rst_4 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_16 ) \n   6'b000011 : begin\n     core_6 = tx_14;\n   end\n   6'h2x : begin\n     cfg_10 = fsm_5;\n   end\n   7'h3a : begin\n     tx_8 = reg_13;\n   end\n   default : begin \n     chip_5 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_16 ) == ( 6'b000011 ) |-> core_6 == tx_14 ;endproperty \nproperty name: ( instruction_register_16 ) == ( 6'h2x ) |-> cfg_10 == fsm_5 ;endproperty \nproperty name: ( instruction_register_16 ) == ( 7'h3a ) |-> tx_8 == reg_13 ;endproperty \nproperty name; ( ( instruction_register_16 ) != 6'b000011 ) || ( ( instruction_register_16 ) != 6'h2x ) || ( instruction_register_16 ) != 7'h3a ) ) |-> chip_5 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_6 ) \n   7'h3a : begin\n     hw_8 = core_19;\n   end\n   core_15 : begin\n     auth_7 = auth_11;\n   end\n   default : begin \n     data_12 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_6 ) == ( 7'h3a ) |-> hw_8 == core_19 ;endproperty \nproperty name: ( data_ready_6 ) == ( core_15 ) |-> auth_7 == auth_11 ;endproperty \nproperty name; ( ( data_ready_6 ) != 7'h3a ) || ( data_ready_6 ) != core_15 ) ) |-> data_12 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_15 ) \n   7'b10xxx11 : begin\n     reg_13 = data_15;\n   end\n   default : begin \n     sig_19 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( control_input_15 ) == ( 7'b10xxx11 ) |-> reg_13 == data_15 ;endproperty \nproperty name; ( control_input_15 ) != 7'b10xxx11 ) ) |-> sig_19 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_16 ) \n   7'h31 : begin\n     clk_6 = err_15;\n   end\n   5'h1a : begin\n     fsm_18 = sig_4;\n   end\n   7'h68 : begin\n     cfg_8 = clk_9;\n   end\n   7'h1d : begin\n     chip_16 = tx_9;\n   end\n   7'b01x00xx : begin\n     fsm_9 = auth_9;\n   end\n   default : begin \n     rst_17 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_16 ) == ( 7'h31 ) |-> clk_6 == err_15 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 5'h1a ) |-> fsm_18 == sig_4 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'h68 ) |-> cfg_8 == clk_9 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'h1d ) |-> chip_16 == tx_9 ;endproperty \nproperty name: ( output_buffer_status_16 ) == ( 7'b01x00xx ) |-> fsm_9 == auth_9 ;endproperty \nproperty name; ( ( output_buffer_status_16 ) != 7'h31 ) || ( ( output_buffer_status_16 ) != 5'h1a ) || ( ( output_buffer_status_16 ) != 7'h68 ) || ( ( output_buffer_status_16 ) != 7'h1d ) || ( output_buffer_status_16 ) != 7'b01x00xx ) ) |-> rst_17 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_13 ) \n   7'b0100100 : begin\n     err_18 = rst_17;\n   end\n   7'hxx : begin\n     core_3 = auth_2;\n   end\n   4'b1111 : begin\n     sig_12 = chip_13;\n   end\n   default : begin \n     rst_2 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( output_control_13 ) == ( 7'b0100100 ) |-> err_18 == rst_17 ;endproperty \nproperty name: ( output_control_13 ) == ( 7'hxx ) |-> core_3 == auth_2 ;endproperty \nproperty name: ( output_control_13 ) == ( 4'b1111 ) |-> sig_12 == chip_13 ;endproperty \nproperty name; ( ( output_control_13 ) != 7'b0100100 ) || ( ( output_control_13 ) != 7'hxx ) || ( output_control_13 ) != 4'b1111 ) ) |-> rst_2 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_16 ) \n   6'b1x0xxx : begin\n     hw_14 = data_16;\n   end\n   7'b0x00100 : begin\n     cfg_1 = reg_7;\n   end\n   default : begin \n     clk_16 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( status_register_16 ) == ( 6'b1x0xxx ) |-> hw_14 == data_16 ;endproperty \nproperty name: ( status_register_16 ) == ( 7'b0x00100 ) |-> cfg_1 == reg_7 ;endproperty \nproperty name; ( ( status_register_16 ) != 6'b1x0xxx ) || ( status_register_16 ) != 7'b0x00100 ) ) |-> clk_16 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_17 ) \n   rx_1 : begin\n     cfg_6 = auth_19;\n   end\n   5'b1xxxx : begin\n     auth_10 = core_1;\n   end\n   6'b1x0x11 : begin\n     core_6 = rst_15;\n   end\n   7'h6e : begin\n     fsm_14 = sig_11;\n   end\n   7'b1x11111 : begin\n     clk_9 = core_1;\n   end\n   default : begin \n     reg_8 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_17 ) == ( rx_1 ) |-> cfg_6 == auth_19 ;endproperty \nproperty name: ( ready_register_17 ) == ( 5'b1xxxx ) |-> auth_10 == core_1 ;endproperty \nproperty name: ( ready_register_17 ) == ( 6'b1x0x11 ) |-> core_6 == rst_15 ;endproperty \nproperty name: ( ready_register_17 ) == ( 7'h6e ) |-> fsm_14 == sig_11 ;endproperty \nproperty name: ( ready_register_17 ) == ( 7'b1x11111 ) |-> clk_9 == core_1 ;endproperty \nproperty name; ( ( ready_register_17 ) != rx_1 ) || ( ( ready_register_17 ) != 5'b1xxxx ) || ( ( ready_register_17 ) != 6'b1x0x11 ) || ( ( ready_register_17 ) != 7'h6e ) || ( ready_register_17 ) != 7'b1x11111 ) ) |-> reg_8 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_3 ) \n   7'b01xx01x : begin\n     clk_10 = chip_18;\n   end\n   6'b1x111x : begin\n     fsm_3 = data_13;\n   end\n   default : begin \n     chip_6 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_3 ) == ( 7'b01xx01x ) |-> clk_10 == chip_18 ;endproperty \nproperty name: ( mode_register_3 ) == ( 6'b1x111x ) |-> fsm_3 == data_13 ;endproperty \nproperty name; ( ( mode_register_3 ) != 7'b01xx01x ) || ( mode_register_3 ) != 6'b1x111x ) ) |-> chip_6 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_17 ) \n   6'h4 : begin\n     err_1 = sig_2;\n   end\n   5'b1100x : begin\n     rx_1 = clk_3;\n   end\n   7'h6f : begin\n     rst_8 = reg_6;\n   end\n   default : begin \n     rst_14 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_17 ) == ( 6'h4 ) |-> err_1 == sig_2 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 5'b1100x ) |-> rx_1 == clk_3 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 7'h6f ) |-> rst_8 == reg_6 ;endproperty \nproperty name; ( ( input_buffer_status_17 ) != 6'h4 ) || ( ( input_buffer_status_17 ) != 5'b1100x ) || ( input_buffer_status_17 ) != 7'h6f ) ) |-> rst_14 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_5 ) \n   7'bxxxxx00 : begin\n     err_19 = core_18;\n   end\n   7'b111011x : begin\n     rst_16 = auth_4;\n   end\n   4'hf : begin\n     clk_13 = data_17;\n   end\n   default : begin \n     fsm_1 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( output_data_5 ) == ( 7'bxxxxx00 ) |-> err_19 == core_18 ;endproperty \nproperty name: ( output_data_5 ) == ( 7'b111011x ) |-> rst_16 == auth_4 ;endproperty \nproperty name: ( output_data_5 ) == ( 4'hf ) |-> clk_13 == data_17 ;endproperty \nproperty name; ( ( output_data_5 ) != 7'bxxxxx00 ) || ( ( output_data_5 ) != 7'b111011x ) || ( output_data_5 ) != 4'hf ) ) |-> fsm_1 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_9 ) \n   6'b0100xx : begin\n     data_19 = reg_12;\n   end\n   7'bxxxx0xx : begin\n     sig_12 = rst_4;\n   end\n   6'h31 : begin\n     fsm_14 = err_17;\n   end\n   default : begin \n     chip_14 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( counter_9 ) == ( 6'b0100xx ) |-> data_19 == reg_12 ;endproperty \nproperty name: ( counter_9 ) == ( 7'bxxxx0xx ) |-> sig_12 == rst_4 ;endproperty \nproperty name: ( counter_9 ) == ( 6'h31 ) |-> fsm_14 == err_17 ;endproperty \nproperty name; ( ( counter_9 ) != 6'b0100xx ) || ( ( counter_9 ) != 7'bxxxx0xx ) || ( counter_9 ) != 6'h31 ) ) |-> chip_14 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_18 ) \n   7'b0x11001 : begin\n     core_7 = err_1;\n   end\n   7'b1010111 : begin\n     auth_7 = data_8;\n   end\n   5'bx0xxx : begin\n     hw_15 = reg_9;\n   end\n   default : begin \n     rst_19 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( control_word_18 ) == ( 7'b0x11001 ) |-> core_7 == err_1 ;endproperty \nproperty name: ( control_word_18 ) == ( 7'b1010111 ) |-> auth_7 == data_8 ;endproperty \nproperty name: ( control_word_18 ) == ( 5'bx0xxx ) |-> hw_15 == reg_9 ;endproperty \nproperty name; ( ( control_word_18 ) != 7'b0x11001 ) || ( ( control_word_18 ) != 7'b1010111 ) || ( control_word_18 ) != 5'bx0xxx ) ) |-> rst_19 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_11 ) \n   4'b1xxx : begin\n     auth_13 = rst_5;\n   end\n   4'b0011 : begin\n     rx_16 = tx_3;\n   end\n   default : begin \n     cfg_4 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_11 ) == ( 4'b1xxx ) |-> auth_13 == rst_5 ;endproperty \nproperty name: ( write_enable_11 ) == ( 4'b0011 ) |-> rx_16 == tx_3 ;endproperty \nproperty name; ( ( write_enable_11 ) != 4'b1xxx ) || ( write_enable_11 ) != 4'b0011 ) ) |-> cfg_4 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_7 ) \n   6'b1111xx : begin\n     fsm_15 = auth_6;\n   end\n   6'bx0xx00 : begin\n     err_9 = rst_17;\n   end\n   7'bxx0xxx0 : begin\n     fsm_4 = clk_2;\n   end\n   7'b00111x0 : begin\n     rst_5 = rx_20;\n   end\n   7'b0xxx000 : begin\n     rst_18 = fsm_11;\n   end\n   default : begin \n     fsm_20 = sig_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_7 ) == ( 6'b1111xx ) |-> fsm_15 == auth_6 ;endproperty \nproperty name: ( ready_register_7 ) == ( 6'bx0xx00 ) |-> err_9 == rst_17 ;endproperty \nproperty name: ( ready_register_7 ) == ( 7'bxx0xxx0 ) |-> fsm_4 == clk_2 ;endproperty \nproperty name: ( ready_register_7 ) == ( 7'b00111x0 ) |-> rst_5 == rx_20 ;endproperty \nproperty name: ( ready_register_7 ) == ( 7'b0xxx000 ) |-> rst_18 == fsm_11 ;endproperty \nproperty name; ( ( ready_register_7 ) != 6'b1111xx ) || ( ( ready_register_7 ) != 6'bx0xx00 ) || ( ( ready_register_7 ) != 7'bxx0xxx0 ) || ( ( ready_register_7 ) != 7'b00111x0 ) || ( ready_register_7 ) != 7'b0xxx000 ) ) |-> fsm_20 == sig_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_15 ) \n   6'b100x0x : begin\n     chip_1 = reg_6;\n   end\n   5'b11100 : begin\n     tx_17 = sig_4;\n   end\n   default : begin \n     tx_18 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_15 ) == ( 6'b100x0x ) |-> chip_1 == reg_6 ;endproperty \nproperty name: ( control_flag_15 ) == ( 5'b11100 ) |-> tx_17 == sig_4 ;endproperty \nproperty name; ( ( control_flag_15 ) != 6'b100x0x ) || ( control_flag_15 ) != 5'b11100 ) ) |-> tx_18 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_12 ) \n   7'b1x10x0x : begin\n     rx_9 = rst_7;\n   end\n   7'b010010x : begin\n     chip_13 = clk_12;\n   end\n   7'bxx0001x : begin\n     reg_8 = core_19;\n   end\n   default : begin \n     auth_17 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_12 ) == ( 7'b1x10x0x ) |-> rx_9 == rst_7 ;endproperty \nproperty name: ( control_register_status_status_12 ) == ( 7'b010010x ) |-> chip_13 == clk_12 ;endproperty \nproperty name: ( control_register_status_status_12 ) == ( 7'bxx0001x ) |-> reg_8 == core_19 ;endproperty \nproperty name; ( ( control_register_status_status_12 ) != 7'b1x10x0x ) || ( ( control_register_status_status_12 ) != 7'b010010x ) || ( control_register_status_status_12 ) != 7'bxx0001x ) ) |-> auth_17 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_9 ) \n   7'b00x111x : begin\n     tx_12 = clk_3;\n   end\n   default : begin \n     hw_9 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_9 ) == ( 7'b00x111x ) |-> tx_12 == clk_3 ;endproperty \nproperty name; ( input_buffer_9 ) != 7'b00x111x ) ) |-> hw_9 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_13 ) \n   clk_6 : begin\n     auth_9 = chip_9;\n   end\n   6'hx : begin\n     sig_13 = rst_18;\n   end\n   7'bxx01011 : begin\n     core_10 = core_17;\n   end\n   7'h21 : begin\n     rst_6 = err_10;\n   end\n   7'b0xxx00x : begin\n     sig_15 = core_8;\n   end\n   default : begin \n     rx_4 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_13 ) == ( clk_6 ) |-> auth_9 == chip_9 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 6'hx ) |-> sig_13 == rst_18 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 7'bxx01011 ) |-> core_10 == core_17 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 7'h21 ) |-> rst_6 == err_10 ;endproperty \nproperty name: ( flag_control_status_13 ) == ( 7'b0xxx00x ) |-> sig_15 == core_8 ;endproperty \nproperty name; ( ( flag_control_status_13 ) != clk_6 ) || ( ( flag_control_status_13 ) != 6'hx ) || ( ( flag_control_status_13 ) != 7'bxx01011 ) || ( ( flag_control_status_13 ) != 7'h21 ) || ( flag_control_status_13 ) != 7'b0xxx00x ) ) |-> rx_4 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_3 ) \n   6'h39 : begin\n     clk_18 = cfg_6;\n   end\n   5'h14 : begin\n     core_8 = core_8;\n   end\n   4'bxxxx : begin\n     chip_16 = chip_1;\n   end\n   7'bxx00101 : begin\n     clk_6 = clk_15;\n   end\n   default : begin \n     chip_18 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( input_data_3 ) == ( 6'h39 ) |-> clk_18 == cfg_6 ;endproperty \nproperty name: ( input_data_3 ) == ( 5'h14 ) |-> core_8 == core_8 ;endproperty \nproperty name: ( input_data_3 ) == ( 4'bxxxx ) |-> chip_16 == chip_1 ;endproperty \nproperty name: ( input_data_3 ) == ( 7'bxx00101 ) |-> clk_6 == clk_15 ;endproperty \nproperty name; ( ( input_data_3 ) != 6'h39 ) || ( ( input_data_3 ) != 5'h14 ) || ( ( input_data_3 ) != 4'bxxxx ) || ( input_data_3 ) != 7'bxx00101 ) ) |-> chip_18 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_8 ) \n   6'bxxxx1x : begin\n     fsm_8 = sig_7;\n   end\n   5'b00111 : begin\n     hw_4 = rst_15;\n   end\n   default : begin \n     rst_10 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_8 ) == ( 6'bxxxx1x ) |-> fsm_8 == sig_7 ;endproperty \nproperty name: ( error_flag_8 ) == ( 5'b00111 ) |-> hw_4 == rst_15 ;endproperty \nproperty name; ( ( error_flag_8 ) != 6'bxxxx1x ) || ( error_flag_8 ) != 5'b00111 ) ) |-> rst_10 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_17 ) \n   3'b01x : begin\n     sig_14 = rst_17;\n   end\n   6'b0x0010 : begin\n     reg_11 = rx_18;\n   end\n   default : begin \n     auth_15 = cfg_17;\n   end\nendcase",
        "Assertion": "property name: ( output_data_17 ) == ( 3'b01x ) |-> sig_14 == rst_17 ;endproperty \nproperty name: ( output_data_17 ) == ( 6'b0x0010 ) |-> reg_11 == rx_18 ;endproperty \nproperty name; ( ( output_data_17 ) != 3'b01x ) || ( output_data_17 ) != 6'b0x0010 ) ) |-> auth_15 == cfg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_13 ) \n   7'b100x0x0 : begin\n     fsm_3 = reg_1;\n   end\n   default : begin \n     tx_15 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( data_out_13 ) == ( 7'b100x0x0 ) |-> fsm_3 == reg_1 ;endproperty \nproperty name; ( data_out_13 ) != 7'b100x0x0 ) ) |-> tx_15 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_10 ) \n   7'h57 : begin\n     reg_11 = auth_9;\n   end\n   7'b1x01x10 : begin\n     rst_9 = sig_12;\n   end\n   7'b0xxxx11 : begin\n     err_16 = auth_17;\n   end\n   default : begin \n     tx_19 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_10 ) == ( 7'h57 ) |-> reg_11 == auth_9 ;endproperty \nproperty name: ( output_buffer_status_10 ) == ( 7'b1x01x10 ) |-> rst_9 == sig_12 ;endproperty \nproperty name: ( output_buffer_status_10 ) == ( 7'b0xxxx11 ) |-> err_16 == auth_17 ;endproperty \nproperty name; ( ( output_buffer_status_10 ) != 7'h57 ) || ( ( output_buffer_status_10 ) != 7'b1x01x10 ) || ( output_buffer_status_10 ) != 7'b0xxxx11 ) ) |-> tx_19 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_13 ) \n   6'b11x101 : begin\n     sig_6 = cfg_3;\n   end\n   default : begin \n     clk_9 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_13 ) == ( 6'b11x101 ) |-> sig_6 == cfg_3 ;endproperty \nproperty name; ( status_register_status_13 ) != 6'b11x101 ) ) |-> clk_9 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_15 ) \n   6'b0xx1xx : begin\n     err_15 = rx_14;\n   end\n   7'bxx0xx1x : begin\n     data_2 = rst_7;\n   end\n   6'h21 : begin\n     core_12 = auth_3;\n   end\n   default : begin \n     cfg_20 = sig_3;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_15 ) == ( 6'b0xx1xx ) |-> err_15 == rx_14 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 7'bxx0xx1x ) |-> data_2 == rst_7 ;endproperty \nproperty name: ( instruction_buffer_15 ) == ( 6'h21 ) |-> core_12 == auth_3 ;endproperty \nproperty name; ( ( instruction_buffer_15 ) != 6'b0xx1xx ) || ( ( instruction_buffer_15 ) != 7'bxx0xx1x ) || ( instruction_buffer_15 ) != 6'h21 ) ) |-> cfg_20 == sig_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_9 ) \n   7'b0101110 : begin\n     fsm_1 = data_17;\n   end\n   default : begin \n     reg_12 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_9 ) == ( 7'b0101110 ) |-> fsm_1 == data_17 ;endproperty \nproperty name; ( control_register_9 ) != 7'b0101110 ) ) |-> reg_12 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_13 ) \n   7'h5 : begin\n     sig_3 = auth_17;\n   end\n   6'bxxx111 : begin\n     err_15 = auth_6;\n   end\n   7'b00010x0 : begin\n     err_2 = rst_16;\n   end\n   6'b010100 : begin\n     clk_17 = clk_7;\n   end\n   4'b0101 : begin\n     clk_11 = core_13;\n   end\n   default : begin \n     auth_9 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_13 ) == ( 7'h5 ) |-> sig_3 == auth_17 ;endproperty \nproperty name: ( input_buffer_13 ) == ( 6'bxxx111 ) |-> err_15 == auth_6 ;endproperty \nproperty name: ( input_buffer_13 ) == ( 7'b00010x0 ) |-> err_2 == rst_16 ;endproperty \nproperty name: ( input_buffer_13 ) == ( 6'b010100 ) |-> clk_17 == clk_7 ;endproperty \nproperty name: ( input_buffer_13 ) == ( 4'b0101 ) |-> clk_11 == core_13 ;endproperty \nproperty name; ( ( input_buffer_13 ) != 7'h5 ) || ( ( input_buffer_13 ) != 6'bxxx111 ) || ( ( input_buffer_13 ) != 7'b00010x0 ) || ( ( input_buffer_13 ) != 6'b010100 ) || ( input_buffer_13 ) != 4'b0101 ) ) |-> auth_9 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_18 ) \n   7'b0010101 : begin\n     data_13 = core_5;\n   end\n   rst_10 : begin\n     core_2 = clk_5;\n   end\n   7'h0 : begin\n     chip_2 = cfg_2;\n   end\n   4'ha : begin\n     data_1 = reg_14;\n   end\n   default : begin \n     err_20 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( result_register_18 ) == ( 7'b0010101 ) |-> data_13 == core_5 ;endproperty \nproperty name: ( result_register_18 ) == ( rst_10 ) |-> core_2 == clk_5 ;endproperty \nproperty name: ( result_register_18 ) == ( 7'h0 ) |-> chip_2 == cfg_2 ;endproperty \nproperty name: ( result_register_18 ) == ( 4'ha ) |-> data_1 == reg_14 ;endproperty \nproperty name; ( ( result_register_18 ) != 7'b0010101 ) || ( ( result_register_18 ) != rst_10 ) || ( ( result_register_18 ) != 7'h0 ) || ( result_register_18 ) != 4'ha ) ) |-> err_20 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_11 ) \n   7'b110x0xx : begin\n     core_1 = fsm_11;\n   end\n   6'h3a : begin\n     fsm_20 = clk_2;\n   end\n   7'bxx0001x : begin\n     chip_13 = hw_15;\n   end\n   7'bx010xx0 : begin\n     sig_7 = auth_2;\n   end\n   7'b11010x0 : begin\n     core_10 = cfg_5;\n   end\n   default : begin \n     auth_6 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_output_11 ) == ( 7'b110x0xx ) |-> core_1 == fsm_11 ;endproperty \nproperty name: ( control_output_11 ) == ( 6'h3a ) |-> fsm_20 == clk_2 ;endproperty \nproperty name: ( control_output_11 ) == ( 7'bxx0001x ) |-> chip_13 == hw_15 ;endproperty \nproperty name: ( control_output_11 ) == ( 7'bx010xx0 ) |-> sig_7 == auth_2 ;endproperty \nproperty name: ( control_output_11 ) == ( 7'b11010x0 ) |-> core_10 == cfg_5 ;endproperty \nproperty name; ( ( control_output_11 ) != 7'b110x0xx ) || ( ( control_output_11 ) != 6'h3a ) || ( ( control_output_11 ) != 7'bxx0001x ) || ( ( control_output_11 ) != 7'bx010xx0 ) || ( control_output_11 ) != 7'b11010x0 ) ) |-> auth_6 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_18 ) \n   6'bx10x1x : begin\n     hw_14 = chip_9;\n   end\n   6'bx0x11x : begin\n     auth_17 = fsm_19;\n   end\n   7'bx00x0x0 : begin\n     fsm_8 = chip_3;\n   end\n   default : begin \n     auth_4 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( address_18 ) == ( 6'bx10x1x ) |-> hw_14 == chip_9 ;endproperty \nproperty name: ( address_18 ) == ( 6'bx0x11x ) |-> auth_17 == fsm_19 ;endproperty \nproperty name: ( address_18 ) == ( 7'bx00x0x0 ) |-> fsm_8 == chip_3 ;endproperty \nproperty name; ( ( address_18 ) != 6'bx10x1x ) || ( ( address_18 ) != 6'bx0x11x ) || ( address_18 ) != 7'bx00x0x0 ) ) |-> auth_4 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_7 ) \n   5'bx1100 : begin\n     cfg_3 = fsm_20;\n   end\n   7'bxxx1x01 : begin\n     hw_20 = core_11;\n   end\n   4'b0x11 : begin\n     clk_10 = tx_19;\n   end\n   7'bxx0x0x1 : begin\n     cfg_12 = reg_5;\n   end\n   default : begin \n     err_4 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_7 ) == ( 5'bx1100 ) |-> cfg_3 == fsm_20 ;endproperty \nproperty name: ( start_bit_7 ) == ( 7'bxxx1x01 ) |-> hw_20 == core_11 ;endproperty \nproperty name: ( start_bit_7 ) == ( 4'b0x11 ) |-> clk_10 == tx_19 ;endproperty \nproperty name: ( start_bit_7 ) == ( 7'bxx0x0x1 ) |-> cfg_12 == reg_5 ;endproperty \nproperty name; ( ( start_bit_7 ) != 5'bx1100 ) || ( ( start_bit_7 ) != 7'bxxx1x01 ) || ( ( start_bit_7 ) != 4'b0x11 ) || ( start_bit_7 ) != 7'bxx0x0x1 ) ) |-> err_4 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   7'b00001x1 : begin\n     core_10 = chip_15;\n   end\n   3'b0x0 : begin\n     rx_17 = data_1;\n   end\n   default : begin \n     rst_12 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_3 ) == ( 7'b00001x1 ) |-> core_10 == chip_15 ;endproperty \nproperty name: ( ready_signal_3 ) == ( 3'b0x0 ) |-> rx_17 == data_1 ;endproperty \nproperty name; ( ( ready_signal_3 ) != 7'b00001x1 ) || ( ready_signal_3 ) != 3'b0x0 ) ) |-> rst_12 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_3 ) \n   6'bx01xxx : begin\n     rx_19 = core_2;\n   end\n   7'bxxx0100 : begin\n     tx_9 = auth_1;\n   end\n   7'b1010x11 : begin\n     tx_3 = reg_13;\n   end\n   default : begin \n     reg_2 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( enable_3 ) == ( 6'bx01xxx ) |-> rx_19 == core_2 ;endproperty \nproperty name: ( enable_3 ) == ( 7'bxxx0100 ) |-> tx_9 == auth_1 ;endproperty \nproperty name: ( enable_3 ) == ( 7'b1010x11 ) |-> tx_3 == reg_13 ;endproperty \nproperty name; ( ( enable_3 ) != 6'bx01xxx ) || ( ( enable_3 ) != 7'bxxx0100 ) || ( enable_3 ) != 7'b1010x11 ) ) |-> reg_2 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_18 ) \n   7'b0x01001 : begin\n     sig_18 = data_12;\n   end\n   7'h48 : begin\n     auth_4 = clk_16;\n   end\n   5'h6 : begin\n     auth_10 = rx_7;\n   end\n   7'b0x0xx1x : begin\n     hw_3 = cfg_8;\n   end\n   default : begin \n     data_5 = cfg_20;\n   end\nendcase",
        "Assertion": "property name: ( input_data_18 ) == ( 7'b0x01001 ) |-> sig_18 == data_12 ;endproperty \nproperty name: ( input_data_18 ) == ( 7'h48 ) |-> auth_4 == clk_16 ;endproperty \nproperty name: ( input_data_18 ) == ( 5'h6 ) |-> auth_10 == rx_7 ;endproperty \nproperty name: ( input_data_18 ) == ( 7'b0x0xx1x ) |-> hw_3 == cfg_8 ;endproperty \nproperty name; ( ( input_data_18 ) != 7'b0x01001 ) || ( ( input_data_18 ) != 7'h48 ) || ( ( input_data_18 ) != 5'h6 ) || ( input_data_18 ) != 7'b0x0xx1x ) ) |-> data_5 == cfg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_19 ) \n   6'b1xx11x : begin\n     clk_14 = core_6;\n   end\n   7'b1x1111x : begin\n     cfg_5 = hw_16;\n   end\n   default : begin \n     fsm_11 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( data_out_19 ) == ( 6'b1xx11x ) |-> clk_14 == core_6 ;endproperty \nproperty name: ( data_out_19 ) == ( 7'b1x1111x ) |-> cfg_5 == hw_16 ;endproperty \nproperty name; ( ( data_out_19 ) != 6'b1xx11x ) || ( data_out_19 ) != 7'b1x1111x ) ) |-> fsm_11 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_17 ) \n   7'h25 : begin\n     tx_12 = hw_2;\n   end\n   7'b01xx010 : begin\n     tx_1 = hw_6;\n   end\n   7'b110xxxx : begin\n     sig_14 = chip_12;\n   end\n   7'h9 : begin\n     err_5 = reg_14;\n   end\n   7'b10xx101 : begin\n     rst_13 = chip_11;\n   end\n   default : begin \n     rx_20 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_17 ) == ( 7'h25 ) |-> tx_12 == hw_2 ;endproperty \nproperty name: ( transfer_complete_17 ) == ( 7'b01xx010 ) |-> tx_1 == hw_6 ;endproperty \nproperty name: ( transfer_complete_17 ) == ( 7'b110xxxx ) |-> sig_14 == chip_12 ;endproperty \nproperty name: ( transfer_complete_17 ) == ( 7'h9 ) |-> err_5 == reg_14 ;endproperty \nproperty name: ( transfer_complete_17 ) == ( 7'b10xx101 ) |-> rst_13 == chip_11 ;endproperty \nproperty name; ( ( transfer_complete_17 ) != 7'h25 ) || ( ( transfer_complete_17 ) != 7'b01xx010 ) || ( ( transfer_complete_17 ) != 7'b110xxxx ) || ( ( transfer_complete_17 ) != 7'h9 ) || ( transfer_complete_17 ) != 7'b10xx101 ) ) |-> rx_20 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_13 ) \n   7'bxx01xxx : begin\n     clk_1 = rx_18;\n   end\n   7'b0xxxxxx : begin\n     rst_8 = data_6;\n   end\n   6'bxxxxx0 : begin\n     tx_17 = err_10;\n   end\n   7'b010xx10 : begin\n     data_9 = data_9;\n   end\n   default : begin \n     auth_13 = sig_5;\n   end\nendcase",
        "Assertion": "property name: ( data_register_13 ) == ( 7'bxx01xxx ) |-> clk_1 == rx_18 ;endproperty \nproperty name: ( data_register_13 ) == ( 7'b0xxxxxx ) |-> rst_8 == data_6 ;endproperty \nproperty name: ( data_register_13 ) == ( 6'bxxxxx0 ) |-> tx_17 == err_10 ;endproperty \nproperty name: ( data_register_13 ) == ( 7'b010xx10 ) |-> data_9 == data_9 ;endproperty \nproperty name; ( ( data_register_13 ) != 7'bxx01xxx ) || ( ( data_register_13 ) != 7'b0xxxxxx ) || ( ( data_register_13 ) != 6'bxxxxx0 ) || ( data_register_13 ) != 7'b010xx10 ) ) |-> auth_13 == sig_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   6'b00xxxx : begin\n     tx_15 = rst_12;\n   end\n   default : begin \n     fsm_18 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_3 ) == ( 6'b00xxxx ) |-> tx_15 == rst_12 ;endproperty \nproperty name; ( input_buffer_status_3 ) != 6'b00xxxx ) ) |-> fsm_18 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_7 ) \n   7'h0 : begin\n     reg_2 = hw_18;\n   end\n   7'bx0110x1 : begin\n     fsm_6 = fsm_1;\n   end\n   6'h21 : begin\n     fsm_20 = fsm_9;\n   end\n   default : begin \n     chip_3 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_7 ) == ( 7'h0 ) |-> reg_2 == hw_18 ;endproperty \nproperty name: ( data_buffer_status_7 ) == ( 7'bx0110x1 ) |-> fsm_6 == fsm_1 ;endproperty \nproperty name: ( data_buffer_status_7 ) == ( 6'h21 ) |-> fsm_20 == fsm_9 ;endproperty \nproperty name; ( ( data_buffer_status_7 ) != 7'h0 ) || ( ( data_buffer_status_7 ) != 7'bx0110x1 ) || ( data_buffer_status_7 ) != 6'h21 ) ) |-> chip_3 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_3 ) \n   6'h2b : begin\n     reg_15 = cfg_9;\n   end\n   7'b111111x : begin\n     err_3 = sig_13;\n   end\n   7'h40 : begin\n     err_20 = sig_8;\n   end\n   7'b0x10000 : begin\n     clk_7 = cfg_12;\n   end\n   default : begin \n     clk_6 = sig_1;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_3 ) == ( 6'h2b ) |-> reg_15 == cfg_9 ;endproperty \nproperty name: ( input_ready_3 ) == ( 7'b111111x ) |-> err_3 == sig_13 ;endproperty \nproperty name: ( input_ready_3 ) == ( 7'h40 ) |-> err_20 == sig_8 ;endproperty \nproperty name: ( input_ready_3 ) == ( 7'b0x10000 ) |-> clk_7 == cfg_12 ;endproperty \nproperty name; ( ( input_ready_3 ) != 6'h2b ) || ( ( input_ready_3 ) != 7'b111111x ) || ( ( input_ready_3 ) != 7'h40 ) || ( input_ready_3 ) != 7'b0x10000 ) ) |-> clk_6 == sig_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_5 ) \n   7'b01xx010 : begin\n     reg_16 = data_16;\n   end\n   7'b1x101x1 : begin\n     chip_20 = reg_4;\n   end\n   5'bxxx10 : begin\n     chip_5 = cfg_6;\n   end\n   default : begin \n     core_15 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( control_register_5 ) == ( 7'b01xx010 ) |-> reg_16 == data_16 ;endproperty \nproperty name: ( control_register_5 ) == ( 7'b1x101x1 ) |-> chip_20 == reg_4 ;endproperty \nproperty name: ( control_register_5 ) == ( 5'bxxx10 ) |-> chip_5 == cfg_6 ;endproperty \nproperty name; ( ( control_register_5 ) != 7'b01xx010 ) || ( ( control_register_5 ) != 7'b1x101x1 ) || ( control_register_5 ) != 5'bxxx10 ) ) |-> core_15 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_18 ) \n   7'bx101x11 : begin\n     chip_12 = tx_9;\n   end\n   7'b100110x : begin\n     cfg_18 = sig_13;\n   end\n   default : begin \n     err_8 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_18 ) == ( 7'bx101x11 ) |-> chip_12 == tx_9 ;endproperty \nproperty name: ( data_status_register_18 ) == ( 7'b100110x ) |-> cfg_18 == sig_13 ;endproperty \nproperty name; ( ( data_status_register_18 ) != 7'bx101x11 ) || ( data_status_register_18 ) != 7'b100110x ) ) |-> err_8 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_20 ) \n   7'bxxx0xxx : begin\n     data_15 = err_16;\n   end\n   default : begin \n     clk_11 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_20 ) == ( 7'bxxx0xxx ) |-> data_15 == err_16 ;endproperty \nproperty name; ( control_register_status_status_20 ) != 7'bxxx0xxx ) ) |-> clk_11 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_17 ) \n   6'b011100 : begin\n     core_3 = tx_13;\n   end\n   7'b1x1x1xx : begin\n     clk_7 = cfg_8;\n   end\n   7'bxx0x111 : begin\n     tx_14 = sig_13;\n   end\n   6'b0xxxx1 : begin\n     tx_4 = err_1;\n   end\n   4'b1x0x : begin\n     cfg_9 = data_10;\n   end\n   default : begin \n     hw_17 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_17 ) == ( 6'b011100 ) |-> core_3 == tx_13 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 7'b1x1x1xx ) |-> clk_7 == cfg_8 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 7'bxx0x111 ) |-> tx_14 == sig_13 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 6'b0xxxx1 ) |-> tx_4 == err_1 ;endproperty \nproperty name: ( output_buffer_17 ) == ( 4'b1x0x ) |-> cfg_9 == data_10 ;endproperty \nproperty name; ( ( output_buffer_17 ) != 6'b011100 ) || ( ( output_buffer_17 ) != 7'b1x1x1xx ) || ( ( output_buffer_17 ) != 7'bxx0x111 ) || ( ( output_buffer_17 ) != 6'b0xxxx1 ) || ( output_buffer_17 ) != 4'b1x0x ) ) |-> hw_17 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_13 ) \n   7'bxxxx00x : begin\n     rx_3 = auth_15;\n   end\n   7'bx010x11 : begin\n     clk_12 = auth_13;\n   end\n   6'b0x1x0x : begin\n     rst_16 = hw_14;\n   end\n   7'b1xxxx10 : begin\n     sig_20 = rst_5;\n   end\n   default : begin \n     core_6 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_13 ) == ( 7'bxxxx00x ) |-> rx_3 == auth_15 ;endproperty \nproperty name: ( data_status_13 ) == ( 7'bx010x11 ) |-> clk_12 == auth_13 ;endproperty \nproperty name: ( data_status_13 ) == ( 6'b0x1x0x ) |-> rst_16 == hw_14 ;endproperty \nproperty name: ( data_status_13 ) == ( 7'b1xxxx10 ) |-> sig_20 == rst_5 ;endproperty \nproperty name; ( ( data_status_13 ) != 7'bxxxx00x ) || ( ( data_status_13 ) != 7'bx010x11 ) || ( ( data_status_13 ) != 6'b0x1x0x ) || ( data_status_13 ) != 7'b1xxxx10 ) ) |-> core_6 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_14 ) \n   7'b1x10010 : begin\n     reg_14 = cfg_3;\n   end\n   6'b1x11x0 : begin\n     sig_16 = core_6;\n   end\n   7'bxxx0xxx : begin\n     reg_9 = clk_9;\n   end\n   clk_8 : begin\n     tx_4 = fsm_9;\n   end\n   default : begin \n     tx_13 = tx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_14 ) == ( 7'b1x10010 ) |-> reg_14 == cfg_3 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 6'b1x11x0 ) |-> sig_16 == core_6 ;endproperty \nproperty name: ( data_buffer_14 ) == ( 7'bxxx0xxx ) |-> reg_9 == clk_9 ;endproperty \nproperty name: ( data_buffer_14 ) == ( clk_8 ) |-> tx_4 == fsm_9 ;endproperty \nproperty name; ( ( data_buffer_14 ) != 7'b1x10010 ) || ( ( data_buffer_14 ) != 6'b1x11x0 ) || ( ( data_buffer_14 ) != 7'bxxx0xxx ) || ( data_buffer_14 ) != clk_8 ) ) |-> tx_13 == tx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_14 ) \n   6'h2 : begin\n     rx_11 = tx_7;\n   end\n   default : begin \n     reg_1 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_14 ) == ( 6'h2 ) |-> rx_11 == tx_7 ;endproperty \nproperty name; ( operation_code_14 ) != 6'h2 ) ) |-> reg_1 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_3 ) \n   6'b1xxxxx : begin\n     data_6 = auth_8;\n   end\n   5'hd : begin\n     clk_2 = hw_16;\n   end\n   6'bx01xx1 : begin\n     auth_2 = core_10;\n   end\n   default : begin \n     data_7 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( data_in_3 ) == ( 6'b1xxxxx ) |-> data_6 == auth_8 ;endproperty \nproperty name: ( data_in_3 ) == ( 5'hd ) |-> clk_2 == hw_16 ;endproperty \nproperty name: ( data_in_3 ) == ( 6'bx01xx1 ) |-> auth_2 == core_10 ;endproperty \nproperty name; ( ( data_in_3 ) != 6'b1xxxxx ) || ( ( data_in_3 ) != 5'hd ) || ( data_in_3 ) != 6'bx01xx1 ) ) |-> data_7 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_13 ) \n   err_8 : begin\n     rx_13 = data_7;\n   end\n   default : begin \n     data_13 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( control_register_13 ) == ( err_8 ) |-> rx_13 == data_7 ;endproperty \nproperty name; ( control_register_13 ) != err_8 ) ) |-> data_13 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   7'b0101110 : begin\n     reg_5 = core_3;\n   end\n   default : begin \n     core_12 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_6 ) == ( 7'b0101110 ) |-> reg_5 == core_3 ;endproperty \nproperty name; ( data_buffer_6 ) != 7'b0101110 ) ) |-> core_12 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   7'b10xx011 : begin\n     clk_15 = tx_5;\n   end\n   default : begin \n     hw_11 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_20 ) == ( 7'b10xx011 ) |-> clk_15 == tx_5 ;endproperty \nproperty name; ( acknowledge_signal_20 ) != 7'b10xx011 ) ) |-> hw_11 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_17 ) \n   7'bx11xx01 : begin\n     tx_16 = core_13;\n   end\n   7'b0x00xx1 : begin\n     core_7 = chip_8;\n   end\n   7'b110xxxx : begin\n     hw_12 = sig_1;\n   end\n   6'b111100 : begin\n     auth_11 = hw_7;\n   end\n   default : begin \n     auth_14 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_17 ) == ( 7'bx11xx01 ) |-> tx_16 == core_13 ;endproperty \nproperty name: ( valid_input_17 ) == ( 7'b0x00xx1 ) |-> core_7 == chip_8 ;endproperty \nproperty name: ( valid_input_17 ) == ( 7'b110xxxx ) |-> hw_12 == sig_1 ;endproperty \nproperty name: ( valid_input_17 ) == ( 6'b111100 ) |-> auth_11 == hw_7 ;endproperty \nproperty name; ( ( valid_input_17 ) != 7'bx11xx01 ) || ( ( valid_input_17 ) != 7'b0x00xx1 ) || ( ( valid_input_17 ) != 7'b110xxxx ) || ( valid_input_17 ) != 6'b111100 ) ) |-> auth_14 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_19 ) \n   6'h15 : begin\n     cfg_2 = tx_11;\n   end\n   7'bx01xxx0 : begin\n     rst_9 = hw_16;\n   end\n   7'h57 : begin\n     auth_8 = chip_11;\n   end\n   7'h7d : begin\n     rst_8 = clk_11;\n   end\n   3'h2 : begin\n     rx_17 = sig_17;\n   end\n   default : begin \n     sig_7 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( data_control_19 ) == ( 6'h15 ) |-> cfg_2 == tx_11 ;endproperty \nproperty name: ( data_control_19 ) == ( 7'bx01xxx0 ) |-> rst_9 == hw_16 ;endproperty \nproperty name: ( data_control_19 ) == ( 7'h57 ) |-> auth_8 == chip_11 ;endproperty \nproperty name: ( data_control_19 ) == ( 7'h7d ) |-> rst_8 == clk_11 ;endproperty \nproperty name: ( data_control_19 ) == ( 3'h2 ) |-> rx_17 == sig_17 ;endproperty \nproperty name; ( ( data_control_19 ) != 6'h15 ) || ( ( data_control_19 ) != 7'bx01xxx0 ) || ( ( data_control_19 ) != 7'h57 ) || ( ( data_control_19 ) != 7'h7d ) || ( data_control_19 ) != 3'h2 ) ) |-> sig_7 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_1 ) \n   6'h3c : begin\n     tx_16 = sig_9;\n   end\n   clk_8 : begin\n     core_10 = hw_17;\n   end\n   5'b1x11x : begin\n     data_13 = reg_19;\n   end\n   7'h41 : begin\n     chip_9 = data_14;\n   end\n   7'bxxxx11x : begin\n     err_18 = chip_16;\n   end\n   default : begin \n     clk_19 = fsm_7;\n   end\nendcase",
        "Assertion": "property name: ( input_register_1 ) == ( 6'h3c ) |-> tx_16 == sig_9 ;endproperty \nproperty name: ( input_register_1 ) == ( clk_8 ) |-> core_10 == hw_17 ;endproperty \nproperty name: ( input_register_1 ) == ( 5'b1x11x ) |-> data_13 == reg_19 ;endproperty \nproperty name: ( input_register_1 ) == ( 7'h41 ) |-> chip_9 == data_14 ;endproperty \nproperty name: ( input_register_1 ) == ( 7'bxxxx11x ) |-> err_18 == chip_16 ;endproperty \nproperty name; ( ( input_register_1 ) != 6'h3c ) || ( ( input_register_1 ) != clk_8 ) || ( ( input_register_1 ) != 5'b1x11x ) || ( ( input_register_1 ) != 7'h41 ) || ( input_register_1 ) != 7'bxxxx11x ) ) |-> clk_19 == fsm_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_13 ) \n   5'bx01x0 : begin\n     data_8 = data_16;\n   end\n   6'b111110 : begin\n     clk_13 = sig_9;\n   end\n   6'bxxx0x1 : begin\n     sig_6 = rst_19;\n   end\n   7'b010000x : begin\n     auth_4 = clk_14;\n   end\n   6'bx00x0x : begin\n     clk_14 = auth_14;\n   end\n   default : begin \n     hw_10 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_13 ) == ( 5'bx01x0 ) |-> data_8 == data_16 ;endproperty \nproperty name: ( acknowledge_signal_13 ) == ( 6'b111110 ) |-> clk_13 == sig_9 ;endproperty \nproperty name: ( acknowledge_signal_13 ) == ( 6'bxxx0x1 ) |-> sig_6 == rst_19 ;endproperty \nproperty name: ( acknowledge_signal_13 ) == ( 7'b010000x ) |-> auth_4 == clk_14 ;endproperty \nproperty name: ( acknowledge_signal_13 ) == ( 6'bx00x0x ) |-> clk_14 == auth_14 ;endproperty \nproperty name; ( ( acknowledge_signal_13 ) != 5'bx01x0 ) || ( ( acknowledge_signal_13 ) != 6'b111110 ) || ( ( acknowledge_signal_13 ) != 6'bxxx0x1 ) || ( ( acknowledge_signal_13 ) != 7'b010000x ) || ( acknowledge_signal_13 ) != 6'bx00x0x ) ) |-> hw_10 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_9 ) \n   7'b00xxxxx : begin\n     tx_6 = cfg_6;\n   end\n   7'b00x111x : begin\n     rst_9 = fsm_7;\n   end\n   7'b1010x00 : begin\n     err_9 = cfg_20;\n   end\n   default : begin \n     cfg_11 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_9 ) == ( 7'b00xxxxx ) |-> tx_6 == cfg_6 ;endproperty \nproperty name: ( control_flag_9 ) == ( 7'b00x111x ) |-> rst_9 == fsm_7 ;endproperty \nproperty name: ( control_flag_9 ) == ( 7'b1010x00 ) |-> err_9 == cfg_20 ;endproperty \nproperty name; ( ( control_flag_9 ) != 7'b00xxxxx ) || ( ( control_flag_9 ) != 7'b00x111x ) || ( control_flag_9 ) != 7'b1010x00 ) ) |-> cfg_11 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   core_16 : begin\n     tx_3 = auth_15;\n   end\n   default : begin \n     fsm_17 = rst_14;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_4 ) == ( core_16 ) |-> tx_3 == auth_15 ;endproperty \nproperty name; ( control_buffer_4 ) != core_16 ) ) |-> fsm_17 == rst_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   6'h2b : begin\n     auth_13 = err_3;\n   end\n   7'b11x0xxx : begin\n     core_1 = sig_11;\n   end\n   cfg_16 : begin\n     cfg_1 = core_16;\n   end\n   7'b111011x : begin\n     err_12 = tx_3;\n   end\n   default : begin \n     chip_6 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_8 ) == ( 6'h2b ) |-> auth_13 == err_3 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 7'b11x0xxx ) |-> core_1 == sig_11 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( cfg_16 ) |-> cfg_1 == core_16 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 7'b111011x ) |-> err_12 == tx_3 ;endproperty \nproperty name; ( ( interrupt_flag_8 ) != 6'h2b ) || ( ( interrupt_flag_8 ) != 7'b11x0xxx ) || ( ( interrupt_flag_8 ) != cfg_16 ) || ( interrupt_flag_8 ) != 7'b111011x ) ) |-> chip_6 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_20 ) \n   7'b0011xxx : begin\n     hw_12 = rx_10;\n   end\n   6'b11x001 : begin\n     auth_16 = clk_5;\n   end\n   4'bxxxx : begin\n     reg_13 = chip_9;\n   end\n   default : begin \n     rx_2 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( enable_20 ) == ( 7'b0011xxx ) |-> hw_12 == rx_10 ;endproperty \nproperty name: ( enable_20 ) == ( 6'b11x001 ) |-> auth_16 == clk_5 ;endproperty \nproperty name: ( enable_20 ) == ( 4'bxxxx ) |-> reg_13 == chip_9 ;endproperty \nproperty name; ( ( enable_20 ) != 7'b0011xxx ) || ( ( enable_20 ) != 6'b11x001 ) || ( enable_20 ) != 4'bxxxx ) ) |-> rx_2 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_6 ) \n   6'h1 : begin\n     chip_7 = fsm_20;\n   end\n   default : begin \n     sig_6 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_6 ) == ( 6'h1 ) |-> chip_7 == fsm_20 ;endproperty \nproperty name; ( control_data_6 ) != 6'h1 ) ) |-> sig_6 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_1 ) \n   7'h6 : begin\n     data_10 = auth_7;\n   end\n   7'hxx : begin\n     auth_9 = rst_2;\n   end\n   tx_2 : begin\n     err_4 = clk_1;\n   end\n   default : begin \n     cfg_18 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_1 ) == ( 7'h6 ) |-> data_10 == auth_7 ;endproperty \nproperty name: ( instruction_1 ) == ( 7'hxx ) |-> auth_9 == rst_2 ;endproperty \nproperty name: ( instruction_1 ) == ( tx_2 ) |-> err_4 == clk_1 ;endproperty \nproperty name; ( ( instruction_1 ) != 7'h6 ) || ( ( instruction_1 ) != 7'hxx ) || ( instruction_1 ) != tx_2 ) ) |-> cfg_18 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_11 ) \n   7'b11x01x0 : begin\n     sig_10 = chip_1;\n   end\n   7'b1x10010 : begin\n     data_11 = reg_14;\n   end\n   7'h5f : begin\n     hw_17 = tx_17;\n   end\n   6'bxx111x : begin\n     sig_16 = clk_17;\n   end\n   7'bxx1x000 : begin\n     auth_8 = rx_4;\n   end\n   default : begin \n     auth_11 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( error_status_11 ) == ( 7'b11x01x0 ) |-> sig_10 == chip_1 ;endproperty \nproperty name: ( error_status_11 ) == ( 7'b1x10010 ) |-> data_11 == reg_14 ;endproperty \nproperty name: ( error_status_11 ) == ( 7'h5f ) |-> hw_17 == tx_17 ;endproperty \nproperty name: ( error_status_11 ) == ( 6'bxx111x ) |-> sig_16 == clk_17 ;endproperty \nproperty name: ( error_status_11 ) == ( 7'bxx1x000 ) |-> auth_8 == rx_4 ;endproperty \nproperty name; ( ( error_status_11 ) != 7'b11x01x0 ) || ( ( error_status_11 ) != 7'b1x10010 ) || ( ( error_status_11 ) != 7'h5f ) || ( ( error_status_11 ) != 6'bxx111x ) || ( error_status_11 ) != 7'bxx1x000 ) ) |-> auth_11 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_14 ) \n   rst_4 : begin\n     clk_16 = hw_16;\n   end\n   reg_11 : begin\n     err_9 = core_10;\n   end\n   7'b10x10xx : begin\n     hw_3 = clk_1;\n   end\n   5'bxxxxx : begin\n     rx_6 = sig_9;\n   end\n   7'h3b : begin\n     chip_4 = rx_20;\n   end\n   default : begin \n     fsm_1 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( start_address_14 ) == ( rst_4 ) |-> clk_16 == hw_16 ;endproperty \nproperty name: ( start_address_14 ) == ( reg_11 ) |-> err_9 == core_10 ;endproperty \nproperty name: ( start_address_14 ) == ( 7'b10x10xx ) |-> hw_3 == clk_1 ;endproperty \nproperty name: ( start_address_14 ) == ( 5'bxxxxx ) |-> rx_6 == sig_9 ;endproperty \nproperty name: ( start_address_14 ) == ( 7'h3b ) |-> chip_4 == rx_20 ;endproperty \nproperty name; ( ( start_address_14 ) != rst_4 ) || ( ( start_address_14 ) != reg_11 ) || ( ( start_address_14 ) != 7'b10x10xx ) || ( ( start_address_14 ) != 5'bxxxxx ) || ( start_address_14 ) != 7'h3b ) ) |-> fsm_1 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_11 ) \n   7'b01xxxxx : begin\n     reg_7 = rx_19;\n   end\n   default : begin \n     sig_18 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_11 ) == ( 7'b01xxxxx ) |-> reg_7 == rx_19 ;endproperty \nproperty name; ( control_register_status_status_11 ) != 7'b01xxxxx ) ) |-> sig_18 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_6 ) \n   6'b01xxxx : begin\n     chip_17 = cfg_9;\n   end\n   5'bxx00x : begin\n     tx_10 = clk_17;\n   end\n   reg_10 : begin\n     rx_7 = auth_13;\n   end\n   7'b10x10xx : begin\n     tx_1 = tx_13;\n   end\n   default : begin \n     rx_10 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_6 ) == ( 6'b01xxxx ) |-> chip_17 == cfg_9 ;endproperty \nproperty name: ( data_status_6 ) == ( 5'bxx00x ) |-> tx_10 == clk_17 ;endproperty \nproperty name: ( data_status_6 ) == ( reg_10 ) |-> rx_7 == auth_13 ;endproperty \nproperty name: ( data_status_6 ) == ( 7'b10x10xx ) |-> tx_1 == tx_13 ;endproperty \nproperty name; ( ( data_status_6 ) != 6'b01xxxx ) || ( ( data_status_6 ) != 5'bxx00x ) || ( ( data_status_6 ) != reg_10 ) || ( data_status_6 ) != 7'b10x10xx ) ) |-> rx_10 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   7'bx0111x0 : begin\n     clk_7 = cfg_12;\n   end\n   6'b001011 : begin\n     cfg_18 = auth_3;\n   end\n   6'b000001 : begin\n     sig_5 = chip_13;\n   end\n   7'bxx0x0xx : begin\n     sig_15 = cfg_1;\n   end\n   default : begin \n     clk_20 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_4 ) == ( 7'bx0111x0 ) |-> clk_7 == cfg_12 ;endproperty \nproperty name: ( control_buffer_4 ) == ( 6'b001011 ) |-> cfg_18 == auth_3 ;endproperty \nproperty name: ( control_buffer_4 ) == ( 6'b000001 ) |-> sig_5 == chip_13 ;endproperty \nproperty name: ( control_buffer_4 ) == ( 7'bxx0x0xx ) |-> sig_15 == cfg_1 ;endproperty \nproperty name; ( ( control_buffer_4 ) != 7'bx0111x0 ) || ( ( control_buffer_4 ) != 6'b001011 ) || ( ( control_buffer_4 ) != 6'b000001 ) || ( control_buffer_4 ) != 7'bxx0x0xx ) ) |-> clk_20 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_17 ) \n   5'bx1xxx : begin\n     chip_11 = reg_1;\n   end\n   5'bx1x10 : begin\n     rx_9 = reg_6;\n   end\n   reg_18 : begin\n     data_4 = core_17;\n   end\n   default : begin \n     core_17 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_17 ) == ( 5'bx1xxx ) |-> chip_11 == reg_1 ;endproperty \nproperty name: ( control_input_status_17 ) == ( 5'bx1x10 ) |-> rx_9 == reg_6 ;endproperty \nproperty name: ( control_input_status_17 ) == ( reg_18 ) |-> data_4 == core_17 ;endproperty \nproperty name; ( ( control_input_status_17 ) != 5'bx1xxx ) || ( ( control_input_status_17 ) != 5'bx1x10 ) || ( control_input_status_17 ) != reg_18 ) ) |-> core_17 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_16 ) \n   6'bxxx01x : begin\n     rst_2 = core_19;\n   end\n   7'h7x : begin\n     rx_5 = core_11;\n   end\n   7'b010x000 : begin\n     cfg_5 = tx_2;\n   end\n   default : begin \n     rst_13 = clk_11;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_16 ) == ( 6'bxxx01x ) |-> rst_2 == core_19 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'h7x ) |-> rx_5 == core_11 ;endproperty \nproperty name: ( data_control_status_16 ) == ( 7'b010x000 ) |-> cfg_5 == tx_2 ;endproperty \nproperty name; ( ( data_control_status_16 ) != 6'bxxx01x ) || ( ( data_control_status_16 ) != 7'h7x ) || ( data_control_status_16 ) != 7'b010x000 ) ) |-> rst_13 == clk_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_19 ) \n   7'b0xxxxx0 : begin\n     hw_17 = cfg_3;\n   end\n   7'bx110x01 : begin\n     chip_5 = data_15;\n   end\n   default : begin \n     fsm_1 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_19 ) == ( 7'b0xxxxx0 ) |-> hw_17 == cfg_3 ;endproperty \nproperty name: ( input_ready_19 ) == ( 7'bx110x01 ) |-> chip_5 == data_15 ;endproperty \nproperty name; ( ( input_ready_19 ) != 7'b0xxxxx0 ) || ( input_ready_19 ) != 7'bx110x01 ) ) |-> fsm_1 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_8 ) \n   sig_12 : begin\n     auth_6 = rst_6;\n   end\n   rx_4 : begin\n     err_8 = clk_13;\n   end\n   7'b0x11001 : begin\n     auth_11 = core_16;\n   end\n   7'h6a : begin\n     reg_6 = rx_11;\n   end\n   6'h31 : begin\n     err_2 = rx_20;\n   end\n   default : begin \n     fsm_1 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_8 ) == ( sig_12 ) |-> auth_6 == rst_6 ;endproperty \nproperty name: ( start_signal_8 ) == ( rx_4 ) |-> err_8 == clk_13 ;endproperty \nproperty name: ( start_signal_8 ) == ( 7'b0x11001 ) |-> auth_11 == core_16 ;endproperty \nproperty name: ( start_signal_8 ) == ( 7'h6a ) |-> reg_6 == rx_11 ;endproperty \nproperty name: ( start_signal_8 ) == ( 6'h31 ) |-> err_2 == rx_20 ;endproperty \nproperty name; ( ( start_signal_8 ) != sig_12 ) || ( ( start_signal_8 ) != rx_4 ) || ( ( start_signal_8 ) != 7'b0x11001 ) || ( ( start_signal_8 ) != 7'h6a ) || ( start_signal_8 ) != 6'h31 ) ) |-> fsm_1 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_14 ) \n   chip : begin\n     reg_10 = core_11;\n   end\n   6'h3 : begin\n     rx_12 = rst_7;\n   end\n   7'bx00xxxx : begin\n     data_15 = sig_6;\n   end\n   4'hx : begin\n     auth_15 = hw_8;\n   end\n   7'bx0x0xx1 : begin\n     clk_4 = sig_18;\n   end\n   default : begin \n     cfg_13 = cfg_16;\n   end\nendcase",
        "Assertion": "property name: ( control_register_14 ) == ( chip ) |-> reg_10 == core_11 ;endproperty \nproperty name: ( control_register_14 ) == ( 6'h3 ) |-> rx_12 == rst_7 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'bx00xxxx ) |-> data_15 == sig_6 ;endproperty \nproperty name: ( control_register_14 ) == ( 4'hx ) |-> auth_15 == hw_8 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'bx0x0xx1 ) |-> clk_4 == sig_18 ;endproperty \nproperty name; ( ( control_register_14 ) != chip ) || ( ( control_register_14 ) != 6'h3 ) || ( ( control_register_14 ) != 7'bx00xxxx ) || ( ( control_register_14 ) != 4'hx ) || ( control_register_14 ) != 7'bx0x0xx1 ) ) |-> cfg_13 == cfg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_5 ) \n   7'b00x001x : begin\n     auth_5 = reg_17;\n   end\n   7'h2c : begin\n     data_4 = data_18;\n   end\n   7'h13 : begin\n     fsm_15 = chip_12;\n   end\n   7'bx11xx01 : begin\n     rst_2 = sig_8;\n   end\n   6'bx1101x : begin\n     err_18 = reg_5;\n   end\n   default : begin \n     core_6 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_5 ) == ( 7'b00x001x ) |-> auth_5 == reg_17 ;endproperty \nproperty name: ( data_status_register_5 ) == ( 7'h2c ) |-> data_4 == data_18 ;endproperty \nproperty name: ( data_status_register_5 ) == ( 7'h13 ) |-> fsm_15 == chip_12 ;endproperty \nproperty name: ( data_status_register_5 ) == ( 7'bx11xx01 ) |-> rst_2 == sig_8 ;endproperty \nproperty name: ( data_status_register_5 ) == ( 6'bx1101x ) |-> err_18 == reg_5 ;endproperty \nproperty name; ( ( data_status_register_5 ) != 7'b00x001x ) || ( ( data_status_register_5 ) != 7'h2c ) || ( ( data_status_register_5 ) != 7'h13 ) || ( ( data_status_register_5 ) != 7'bx11xx01 ) || ( data_status_register_5 ) != 6'bx1101x ) ) |-> core_6 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_15 ) \n   6'b111100 : begin\n     clk_4 = data_12;\n   end\n   7'b10x0110 : begin\n     auth_6 = clk_7;\n   end\n   5'b10111 : begin\n     rx_10 = reg_7;\n   end\n   4'h0 : begin\n     err_19 = hw_17;\n   end\n   default : begin \n     reg_15 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_15 ) == ( 6'b111100 ) |-> clk_4 == data_12 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( 7'b10x0110 ) |-> auth_6 == clk_7 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( 5'b10111 ) |-> rx_10 == reg_7 ;endproperty \nproperty name: ( interrupt_request_15 ) == ( 4'h0 ) |-> err_19 == hw_17 ;endproperty \nproperty name; ( ( interrupt_request_15 ) != 6'b111100 ) || ( ( interrupt_request_15 ) != 7'b10x0110 ) || ( ( interrupt_request_15 ) != 5'b10111 ) || ( interrupt_request_15 ) != 4'h0 ) ) |-> reg_15 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_16 ) \n   5'b01xxx : begin\n     hw_3 = hw_11;\n   end\n   default : begin \n     hw_7 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( data_register_16 ) == ( 5'b01xxx ) |-> hw_3 == hw_11 ;endproperty \nproperty name; ( data_register_16 ) != 5'b01xxx ) ) |-> hw_7 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_11 ) \n   7'bx101x0x : begin\n     err_1 = hw_6;\n   end\n   default : begin \n     auth_16 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_11 ) == ( 7'bx101x0x ) |-> err_1 == hw_6 ;endproperty \nproperty name; ( interrupt_request_11 ) != 7'bx101x0x ) ) |-> auth_16 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_18 ) \n   7'b1xx1x1x : begin\n     chip_8 = hw_12;\n   end\n   default : begin \n     auth_1 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( data_register_18 ) == ( 7'b1xx1x1x ) |-> chip_8 == hw_12 ;endproperty \nproperty name; ( data_register_18 ) != 7'b1xx1x1x ) ) |-> auth_1 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_7 ) \n   7'b0x00xxx : begin\n     cfg_8 = auth_19;\n   end\n   7'b0101101 : begin\n     core_4 = auth_6;\n   end\n   7'b010x01x : begin\n     tx_15 = clk_3;\n   end\n   data_13 : begin\n     chip_12 = chip_10;\n   end\n   6'h20 : begin\n     auth_19 = tx_15;\n   end\n   default : begin \n     hw_12 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( status_control_7 ) == ( 7'b0x00xxx ) |-> cfg_8 == auth_19 ;endproperty \nproperty name: ( status_control_7 ) == ( 7'b0101101 ) |-> core_4 == auth_6 ;endproperty \nproperty name: ( status_control_7 ) == ( 7'b010x01x ) |-> tx_15 == clk_3 ;endproperty \nproperty name: ( status_control_7 ) == ( data_13 ) |-> chip_12 == chip_10 ;endproperty \nproperty name: ( status_control_7 ) == ( 6'h20 ) |-> auth_19 == tx_15 ;endproperty \nproperty name; ( ( status_control_7 ) != 7'b0x00xxx ) || ( ( status_control_7 ) != 7'b0101101 ) || ( ( status_control_7 ) != 7'b010x01x ) || ( ( status_control_7 ) != data_13 ) || ( status_control_7 ) != 6'h20 ) ) |-> hw_12 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_14 ) \n   7'b1100x11 : begin\n     clk_2 = rx_2;\n   end\n   4'b1x11 : begin\n     rx_6 = hw_5;\n   end\n   3'b01x : begin\n     fsm_6 = rst_16;\n   end\n   7'bxx00x1x : begin\n     reg_20 = rx_8;\n   end\n   default : begin \n     hw_14 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( output_status_14 ) == ( 7'b1100x11 ) |-> clk_2 == rx_2 ;endproperty \nproperty name: ( output_status_14 ) == ( 4'b1x11 ) |-> rx_6 == hw_5 ;endproperty \nproperty name: ( output_status_14 ) == ( 3'b01x ) |-> fsm_6 == rst_16 ;endproperty \nproperty name: ( output_status_14 ) == ( 7'bxx00x1x ) |-> reg_20 == rx_8 ;endproperty \nproperty name; ( ( output_status_14 ) != 7'b1100x11 ) || ( ( output_status_14 ) != 4'b1x11 ) || ( ( output_status_14 ) != 3'b01x ) || ( output_status_14 ) != 7'bxx00x1x ) ) |-> hw_14 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_10 ) \n   7'b1x01100 : begin\n     fsm_1 = clk_11;\n   end\n   default : begin \n     rst_5 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( control_input_10 ) == ( 7'b1x01100 ) |-> fsm_1 == clk_11 ;endproperty \nproperty name; ( control_input_10 ) != 7'b1x01100 ) ) |-> rst_5 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_1 ) \n   7'b00x0001 : begin\n     clk_19 = sig_16;\n   end\n   6'b1xx011 : begin\n     data_20 = cfg_3;\n   end\n   6'b01xxxx : begin\n     chip_3 = cfg_5;\n   end\n   default : begin \n     reg_7 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( control_word_1 ) == ( 7'b00x0001 ) |-> clk_19 == sig_16 ;endproperty \nproperty name: ( control_word_1 ) == ( 6'b1xx011 ) |-> data_20 == cfg_3 ;endproperty \nproperty name: ( control_word_1 ) == ( 6'b01xxxx ) |-> chip_3 == cfg_5 ;endproperty \nproperty name; ( ( control_word_1 ) != 7'b00x0001 ) || ( ( control_word_1 ) != 6'b1xx011 ) || ( control_word_1 ) != 6'b01xxxx ) ) |-> reg_7 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_10 ) \n   7'b1xxxxx1 : begin\n     clk_11 = chip_20;\n   end\n   7'b1x01100 : begin\n     clk_1 = data_12;\n   end\n   7'b0x11001 : begin\n     reg_13 = clk_2;\n   end\n   7'b00011x0 : begin\n     data_9 = sig_6;\n   end\n   default : begin \n     data_5 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_10 ) == ( 7'b1xxxxx1 ) |-> clk_11 == chip_20 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'b1x01100 ) |-> clk_1 == data_12 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'b0x11001 ) |-> reg_13 == clk_2 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'b00011x0 ) |-> data_9 == sig_6 ;endproperty \nproperty name; ( ( write_complete_10 ) != 7'b1xxxxx1 ) || ( ( write_complete_10 ) != 7'b1x01100 ) || ( ( write_complete_10 ) != 7'b0x11001 ) || ( write_complete_10 ) != 7'b00011x0 ) ) |-> data_5 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_3 ) \n   6'b01x11x : begin\n     auth_11 = sig_7;\n   end\n   7'bxxxxx0x : begin\n     sig_10 = fsm_17;\n   end\n   5'b0000x : begin\n     clk_20 = sig_9;\n   end\n   7'b0111010 : begin\n     err_18 = hw_2;\n   end\n   6'b01x0x1 : begin\n     chip_14 = rst_16;\n   end\n   default : begin \n     fsm_11 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_3 ) == ( 6'b01x11x ) |-> auth_11 == sig_7 ;endproperty \nproperty name: ( data_status_register_3 ) == ( 7'bxxxxx0x ) |-> sig_10 == fsm_17 ;endproperty \nproperty name: ( data_status_register_3 ) == ( 5'b0000x ) |-> clk_20 == sig_9 ;endproperty \nproperty name: ( data_status_register_3 ) == ( 7'b0111010 ) |-> err_18 == hw_2 ;endproperty \nproperty name: ( data_status_register_3 ) == ( 6'b01x0x1 ) |-> chip_14 == rst_16 ;endproperty \nproperty name; ( ( data_status_register_3 ) != 6'b01x11x ) || ( ( data_status_register_3 ) != 7'bxxxxx0x ) || ( ( data_status_register_3 ) != 5'b0000x ) || ( ( data_status_register_3 ) != 7'b0111010 ) || ( data_status_register_3 ) != 6'b01x0x1 ) ) |-> fsm_11 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_12 ) \n   4'h1 : begin\n     chip_11 = data_8;\n   end\n   default : begin \n     fsm_6 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( input_register_12 ) == ( 4'h1 ) |-> chip_11 == data_8 ;endproperty \nproperty name; ( input_register_12 ) != 4'h1 ) ) |-> fsm_6 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_3 ) \n   7'b00x0001 : begin\n     clk_9 = tx_11;\n   end\n   7'b00x001x : begin\n     fsm_3 = tx_16;\n   end\n   7'b10x10xx : begin\n     hw_20 = hw_15;\n   end\n   7'bx01x011 : begin\n     reg_18 = err_1;\n   end\n   default : begin \n     rx_6 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_3 ) == ( 7'b00x0001 ) |-> clk_9 == tx_11 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( 7'b00x001x ) |-> fsm_3 == tx_16 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( 7'b10x10xx ) |-> hw_20 == hw_15 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( 7'bx01x011 ) |-> reg_18 == err_1 ;endproperty \nproperty name; ( ( acknowledge_signal_3 ) != 7'b00x0001 ) || ( ( acknowledge_signal_3 ) != 7'b00x001x ) || ( ( acknowledge_signal_3 ) != 7'b10x10xx ) || ( acknowledge_signal_3 ) != 7'bx01x011 ) ) |-> rx_6 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   7'bx1xxxx0 : begin\n     sig_2 = chip_10;\n   end\n   default : begin \n     cfg_12 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_13 ) == ( 7'bx1xxxx0 ) |-> sig_2 == chip_10 ;endproperty \nproperty name; ( busy_signal_13 ) != 7'bx1xxxx0 ) ) |-> cfg_12 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_5 ) \n   reg_11 : begin\n     clk_7 = data_16;\n   end\n   6'b01xx10 : begin\n     clk_2 = rst_1;\n   end\n   6'bxxx1x0 : begin\n     hw_16 = clk_1;\n   end\n   6'bx01x11 : begin\n     fsm_20 = clk_18;\n   end\n   6'b1xx0xx : begin\n     err_15 = core_16;\n   end\n   default : begin \n     err_19 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_5 ) == ( reg_11 ) |-> clk_7 == data_16 ;endproperty \nproperty name: ( start_signal_5 ) == ( 6'b01xx10 ) |-> clk_2 == rst_1 ;endproperty \nproperty name: ( start_signal_5 ) == ( 6'bxxx1x0 ) |-> hw_16 == clk_1 ;endproperty \nproperty name: ( start_signal_5 ) == ( 6'bx01x11 ) |-> fsm_20 == clk_18 ;endproperty \nproperty name: ( start_signal_5 ) == ( 6'b1xx0xx ) |-> err_15 == core_16 ;endproperty \nproperty name; ( ( start_signal_5 ) != reg_11 ) || ( ( start_signal_5 ) != 6'b01xx10 ) || ( ( start_signal_5 ) != 6'bxxx1x0 ) || ( ( start_signal_5 ) != 6'bx01x11 ) || ( start_signal_5 ) != 6'b1xx0xx ) ) |-> err_19 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_3 ) \n   7'bx100100 : begin\n     cfg_1 = cfg_10;\n   end\n   7'h24 : begin\n     reg_10 = rst_18;\n   end\n   4'b1111 : begin\n     clk_13 = auth_6;\n   end\n   7'bxxxx0xx : begin\n     sig_4 = reg_2;\n   end\n   7'h68 : begin\n     hw_6 = err_5;\n   end\n   default : begin \n     clk_20 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( address_status_3 ) == ( 7'bx100100 ) |-> cfg_1 == cfg_10 ;endproperty \nproperty name: ( address_status_3 ) == ( 7'h24 ) |-> reg_10 == rst_18 ;endproperty \nproperty name: ( address_status_3 ) == ( 4'b1111 ) |-> clk_13 == auth_6 ;endproperty \nproperty name: ( address_status_3 ) == ( 7'bxxxx0xx ) |-> sig_4 == reg_2 ;endproperty \nproperty name: ( address_status_3 ) == ( 7'h68 ) |-> hw_6 == err_5 ;endproperty \nproperty name; ( ( address_status_3 ) != 7'bx100100 ) || ( ( address_status_3 ) != 7'h24 ) || ( ( address_status_3 ) != 4'b1111 ) || ( ( address_status_3 ) != 7'bxxxx0xx ) || ( address_status_3 ) != 7'h68 ) ) |-> clk_20 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_6 ) \n   7'b001x010 : begin\n     data_14 = err_19;\n   end\n   6'b00xxx0 : begin\n     reg_5 = clk_19;\n   end\n   5'b10010 : begin\n     data_3 = core_17;\n   end\n   5'hf : begin\n     core_11 = fsm_1;\n   end\n   default : begin \n     reg_6 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_6 ) == ( 7'b001x010 ) |-> data_14 == err_19 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 6'b00xxx0 ) |-> reg_5 == clk_19 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 5'b10010 ) |-> data_3 == core_17 ;endproperty \nproperty name: ( busy_signal_6 ) == ( 5'hf ) |-> core_11 == fsm_1 ;endproperty \nproperty name; ( ( busy_signal_6 ) != 7'b001x010 ) || ( ( busy_signal_6 ) != 6'b00xxx0 ) || ( ( busy_signal_6 ) != 5'b10010 ) || ( busy_signal_6 ) != 5'hf ) ) |-> reg_6 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_3 ) \n   5'b01xx0 : begin\n     fsm_1 = rst_12;\n   end\n   default : begin \n     tx_2 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_3 ) == ( 5'b01xx0 ) |-> fsm_1 == rst_12 ;endproperty \nproperty name; ( flag_control_status_3 ) != 5'b01xx0 ) ) |-> tx_2 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_14 ) \n   cfg_8 : begin\n     rx_10 = hw_8;\n   end\n   default : begin \n     rx_3 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( control_data_14 ) == ( cfg_8 ) |-> rx_10 == hw_8 ;endproperty \nproperty name; ( control_data_14 ) != cfg_8 ) ) |-> rx_3 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_3 ) \n   7'b01x1010 : begin\n     hw_8 = fsm_19;\n   end\n   6'b100110 : begin\n     cfg_10 = fsm_13;\n   end\n   default : begin \n     chip_7 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( address_register_3 ) == ( 7'b01x1010 ) |-> hw_8 == fsm_19 ;endproperty \nproperty name: ( address_register_3 ) == ( 6'b100110 ) |-> cfg_10 == fsm_13 ;endproperty \nproperty name; ( ( address_register_3 ) != 7'b01x1010 ) || ( address_register_3 ) != 6'b100110 ) ) |-> chip_7 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_18 ) \n   7'b0x1xx0x : begin\n     rst_3 = clk_13;\n   end\n   default : begin \n     clk_11 = rx_19;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_18 ) == ( 7'b0x1xx0x ) |-> rst_3 == clk_13 ;endproperty \nproperty name; ( valid_input_18 ) != 7'b0x1xx0x ) ) |-> clk_11 == rx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_9 ) \n   7'b1x01x10 : begin\n     clk_13 = auth_20;\n   end\n   5'bx1xxx : begin\n     hw_4 = cfg_20;\n   end\n   default : begin \n     sig_6 = reg_12;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_9 ) == ( 7'b1x01x10 ) |-> clk_13 == auth_20 ;endproperty \nproperty name: ( ready_output_9 ) == ( 5'bx1xxx ) |-> hw_4 == cfg_20 ;endproperty \nproperty name; ( ( ready_output_9 ) != 7'b1x01x10 ) || ( ready_output_9 ) != 5'bx1xxx ) ) |-> sig_6 == reg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_9 ) \n   6'b01x11x : begin\n     fsm_14 = rx_20;\n   end\n   default : begin \n     err_16 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_9 ) == ( 6'b01x11x ) |-> fsm_14 == rx_20 ;endproperty \nproperty name; ( interrupt_control_status_9 ) != 6'b01x11x ) ) |-> err_16 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   4'bx000 : begin\n     sig_6 = chip_2;\n   end\n   default : begin \n     sig_10 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_10 ) == ( 4'bx000 ) |-> sig_6 == chip_2 ;endproperty \nproperty name; ( interrupt_control_status_10 ) != 4'bx000 ) ) |-> sig_10 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_4 ) \n   7'b0x001x0 : begin\n     rst_5 = chip_20;\n   end\n   default : begin \n     data_1 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_4 ) == ( 7'b0x001x0 ) |-> rst_5 == chip_20 ;endproperty \nproperty name; ( status_buffer_4 ) != 7'b0x001x0 ) ) |-> data_1 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_4 ) \n   6'h11 : begin\n     rst_20 = cfg_19;\n   end\n   7'b10xx101 : begin\n     auth_9 = cfg_18;\n   end\n   7'bxxxx001 : begin\n     auth_2 = cfg_19;\n   end\n   6'bxxx0x1 : begin\n     clk_4 = cfg_4;\n   end\n   5'b101xx : begin\n     rx_12 = hw_2;\n   end\n   default : begin \n     fsm_9 = rx_2;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_4 ) == ( 6'h11 ) |-> rst_20 == cfg_19 ;endproperty \nproperty name: ( data_register_status_4 ) == ( 7'b10xx101 ) |-> auth_9 == cfg_18 ;endproperty \nproperty name: ( data_register_status_4 ) == ( 7'bxxxx001 ) |-> auth_2 == cfg_19 ;endproperty \nproperty name: ( data_register_status_4 ) == ( 6'bxxx0x1 ) |-> clk_4 == cfg_4 ;endproperty \nproperty name: ( data_register_status_4 ) == ( 5'b101xx ) |-> rx_12 == hw_2 ;endproperty \nproperty name; ( ( data_register_status_4 ) != 6'h11 ) || ( ( data_register_status_4 ) != 7'b10xx101 ) || ( ( data_register_status_4 ) != 7'bxxxx001 ) || ( ( data_register_status_4 ) != 6'bxxx0x1 ) || ( data_register_status_4 ) != 5'b101xx ) ) |-> fsm_9 == rx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_11 ) \n   6'bx1111x : begin\n     data_18 = chip_5;\n   end\n   6'b0x1xxx : begin\n     err_14 = cfg_8;\n   end\n   5'b01111 : begin\n     data_5 = reg_18;\n   end\n   default : begin \n     sig_17 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_11 ) == ( 6'bx1111x ) |-> data_18 == chip_5 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 6'b0x1xxx ) |-> err_14 == cfg_8 ;endproperty \nproperty name: ( input_buffer_status_11 ) == ( 5'b01111 ) |-> data_5 == reg_18 ;endproperty \nproperty name; ( ( input_buffer_status_11 ) != 6'bx1111x ) || ( ( input_buffer_status_11 ) != 6'b0x1xxx ) || ( input_buffer_status_11 ) != 5'b01111 ) ) |-> sig_17 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_1 ) \n   7'b110xxxx : begin\n     chip_5 = clk_13;\n   end\n   5'bxxxx0 : begin\n     data_20 = clk_5;\n   end\n   7'bx100011 : begin\n     hw_4 = reg_13;\n   end\n   7'bx100100 : begin\n     sig_16 = rst_7;\n   end\n   default : begin \n     core_8 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( output_status_1 ) == ( 7'b110xxxx ) |-> chip_5 == clk_13 ;endproperty \nproperty name: ( output_status_1 ) == ( 5'bxxxx0 ) |-> data_20 == clk_5 ;endproperty \nproperty name: ( output_status_1 ) == ( 7'bx100011 ) |-> hw_4 == reg_13 ;endproperty \nproperty name: ( output_status_1 ) == ( 7'bx100100 ) |-> sig_16 == rst_7 ;endproperty \nproperty name; ( ( output_status_1 ) != 7'b110xxxx ) || ( ( output_status_1 ) != 5'bxxxx0 ) || ( ( output_status_1 ) != 7'bx100011 ) || ( output_status_1 ) != 7'bx100100 ) ) |-> core_8 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_13 ) \n   7'h2b : begin\n     fsm_9 = cfg_5;\n   end\n   7'bx101x11 : begin\n     rx_2 = sig_8;\n   end\n   7'h4c : begin\n     data_20 = fsm_2;\n   end\n   default : begin \n     auth_15 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_13 ) == ( 7'h2b ) |-> fsm_9 == cfg_5 ;endproperty \nproperty name: ( data_control_status_13 ) == ( 7'bx101x11 ) |-> rx_2 == sig_8 ;endproperty \nproperty name: ( data_control_status_13 ) == ( 7'h4c ) |-> data_20 == fsm_2 ;endproperty \nproperty name; ( ( data_control_status_13 ) != 7'h2b ) || ( ( data_control_status_13 ) != 7'bx101x11 ) || ( data_control_status_13 ) != 7'h4c ) ) |-> auth_15 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_3 ) \n   7'b1001011 : begin\n     err_9 = fsm_19;\n   end\n   7'b1111110 : begin\n     hw_20 = chip_5;\n   end\n   7'b0111xx1 : begin\n     cfg_20 = tx_3;\n   end\n   default : begin \n     data_7 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_3 ) == ( 7'b1001011 ) |-> err_9 == fsm_19 ;endproperty \nproperty name: ( write_complete_3 ) == ( 7'b1111110 ) |-> hw_20 == chip_5 ;endproperty \nproperty name: ( write_complete_3 ) == ( 7'b0111xx1 ) |-> cfg_20 == tx_3 ;endproperty \nproperty name; ( ( write_complete_3 ) != 7'b1001011 ) || ( ( write_complete_3 ) != 7'b1111110 ) || ( write_complete_3 ) != 7'b0111xx1 ) ) |-> data_7 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_5 ) \n   7'b00x11x0 : begin\n     core_3 = hw_13;\n   end\n   3'b0x0 : begin\n     hw_8 = cfg_7;\n   end\n   6'b0100xx : begin\n     cfg_6 = err_10;\n   end\n   4'bx00x : begin\n     hw_15 = data_8;\n   end\n   7'bxx11010 : begin\n     fsm_7 = fsm_18;\n   end\n   default : begin \n     chip_19 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_5 ) == ( 7'b00x11x0 ) |-> core_3 == hw_13 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 3'b0x0 ) |-> hw_8 == cfg_7 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 6'b0100xx ) |-> cfg_6 == err_10 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 4'bx00x ) |-> hw_15 == data_8 ;endproperty \nproperty name: ( input_buffer_5 ) == ( 7'bxx11010 ) |-> fsm_7 == fsm_18 ;endproperty \nproperty name; ( ( input_buffer_5 ) != 7'b00x11x0 ) || ( ( input_buffer_5 ) != 3'b0x0 ) || ( ( input_buffer_5 ) != 6'b0100xx ) || ( ( input_buffer_5 ) != 4'bx00x ) || ( input_buffer_5 ) != 7'bxx11010 ) ) |-> chip_19 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_12 ) \n   7'bx0xx001 : begin\n     data_12 = fsm_14;\n   end\n   7'b1xxxx1x : begin\n     core_16 = rst_15;\n   end\n   default : begin \n     fsm_19 = data_10;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_12 ) == ( 7'bx0xx001 ) |-> data_12 == fsm_14 ;endproperty \nproperty name: ( control_register_status_12 ) == ( 7'b1xxxx1x ) |-> core_16 == rst_15 ;endproperty \nproperty name; ( ( control_register_status_12 ) != 7'bx0xx001 ) || ( control_register_status_12 ) != 7'b1xxxx1x ) ) |-> fsm_19 == data_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_12 ) \n   6'bxx0001 : begin\n     sig_11 = err_10;\n   end\n   6'h1 : begin\n     fsm_3 = fsm_7;\n   end\n   7'b0111010 : begin\n     reg_8 = sig_17;\n   end\n   7'bxxx0xx1 : begin\n     fsm_15 = core_15;\n   end\n   default : begin \n     sig_8 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( input_status_12 ) == ( 6'bxx0001 ) |-> sig_11 == err_10 ;endproperty \nproperty name: ( input_status_12 ) == ( 6'h1 ) |-> fsm_3 == fsm_7 ;endproperty \nproperty name: ( input_status_12 ) == ( 7'b0111010 ) |-> reg_8 == sig_17 ;endproperty \nproperty name: ( input_status_12 ) == ( 7'bxxx0xx1 ) |-> fsm_15 == core_15 ;endproperty \nproperty name; ( ( input_status_12 ) != 6'bxx0001 ) || ( ( input_status_12 ) != 6'h1 ) || ( ( input_status_12 ) != 7'b0111010 ) || ( input_status_12 ) != 7'bxxx0xx1 ) ) |-> sig_8 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_15 ) \n   7'h66 : begin\n     chip_13 = tx_20;\n   end\n   data_12 : begin\n     core_9 = core_8;\n   end\n   reg_10 : begin\n     auth_20 = rst_1;\n   end\n   default : begin \n     tx_4 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( data_register_15 ) == ( 7'h66 ) |-> chip_13 == tx_20 ;endproperty \nproperty name: ( data_register_15 ) == ( data_12 ) |-> core_9 == core_8 ;endproperty \nproperty name: ( data_register_15 ) == ( reg_10 ) |-> auth_20 == rst_1 ;endproperty \nproperty name; ( ( data_register_15 ) != 7'h66 ) || ( ( data_register_15 ) != data_12 ) || ( data_register_15 ) != reg_10 ) ) |-> tx_4 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_19 ) \n   data_12 : begin\n     cfg_10 = fsm_10;\n   end\n   7'h11 : begin\n     sig_2 = tx_8;\n   end\n   default : begin \n     auth_10 = sig_4;\n   end\nendcase",
        "Assertion": "property name: ( control_status_19 ) == ( data_12 ) |-> cfg_10 == fsm_10 ;endproperty \nproperty name: ( control_status_19 ) == ( 7'h11 ) |-> sig_2 == tx_8 ;endproperty \nproperty name; ( ( control_status_19 ) != data_12 ) || ( control_status_19 ) != 7'h11 ) ) |-> auth_10 == sig_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_19 ) \n   7'bxxx0x1x : begin\n     fsm_11 = chip_14;\n   end\n   6'h12 : begin\n     hw_4 = auth_17;\n   end\n   7'h58 : begin\n     fsm_8 = rx_8;\n   end\n   default : begin \n     auth_12 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_19 ) == ( 7'bxxx0x1x ) |-> fsm_11 == chip_14 ;endproperty \nproperty name: ( start_signal_19 ) == ( 6'h12 ) |-> hw_4 == auth_17 ;endproperty \nproperty name: ( start_signal_19 ) == ( 7'h58 ) |-> fsm_8 == rx_8 ;endproperty \nproperty name; ( ( start_signal_19 ) != 7'bxxx0x1x ) || ( ( start_signal_19 ) != 6'h12 ) || ( start_signal_19 ) != 7'h58 ) ) |-> auth_12 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_14 ) \n   6'b000x11 : begin\n     hw_9 = sig_9;\n   end\n   default : begin \n     data_8 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_14 ) == ( 6'b000x11 ) |-> hw_9 == sig_9 ;endproperty \nproperty name; ( ready_register_14 ) != 6'b000x11 ) ) |-> data_8 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_7 ) \n   6'h2x : begin\n     rst_6 = auth_1;\n   end\n   6'b010100 : begin\n     auth_2 = hw_12;\n   end\n   default : begin \n     reg_15 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_7 ) == ( 6'h2x ) |-> rst_6 == auth_1 ;endproperty \nproperty name: ( data_control_status_7 ) == ( 6'b010100 ) |-> auth_2 == hw_12 ;endproperty \nproperty name; ( ( data_control_status_7 ) != 6'h2x ) || ( data_control_status_7 ) != 6'b010100 ) ) |-> reg_15 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_2 ) \n   6'b0x1100 : begin\n     reg_4 = reg_11;\n   end\n   5'b100xx : begin\n     cfg_15 = clk_8;\n   end\n   5'bxxxx1 : begin\n     hw_14 = hw_19;\n   end\n   default : begin \n     core_13 = clk_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_2 ) == ( 6'b0x1100 ) |-> reg_4 == reg_11 ;endproperty \nproperty name: ( flag_control_status_2 ) == ( 5'b100xx ) |-> cfg_15 == clk_8 ;endproperty \nproperty name: ( flag_control_status_2 ) == ( 5'bxxxx1 ) |-> hw_14 == hw_19 ;endproperty \nproperty name; ( ( flag_control_status_2 ) != 6'b0x1100 ) || ( ( flag_control_status_2 ) != 5'b100xx ) || ( flag_control_status_2 ) != 5'bxxxx1 ) ) |-> core_13 == clk_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_3 ) \n   7'bx0x1x11 : begin\n     clk_5 = core_11;\n   end\n   6'b111100 : begin\n     sig_13 = err_19;\n   end\n   default : begin \n     core_7 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_3 ) == ( 7'bx0x1x11 ) |-> clk_5 == core_11 ;endproperty \nproperty name: ( data_register_status_3 ) == ( 6'b111100 ) |-> sig_13 == err_19 ;endproperty \nproperty name; ( ( data_register_status_3 ) != 7'bx0x1x11 ) || ( data_register_status_3 ) != 6'b111100 ) ) |-> core_7 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_11 ) \n   7'h73 : begin\n     cfg_2 = rst_2;\n   end\n   7'he : begin\n     rx_19 = rst_15;\n   end\n   4'b110x : begin\n     reg_20 = clk_3;\n   end\n   7'bxxxx1x1 : begin\n     core_10 = fsm_11;\n   end\n   7'b11010x0 : begin\n     clk_20 = core_17;\n   end\n   default : begin \n     chip_1 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_11 ) == ( 7'h73 ) |-> cfg_2 == rst_2 ;endproperty \nproperty name: ( flag_register_11 ) == ( 7'he ) |-> rx_19 == rst_15 ;endproperty \nproperty name: ( flag_register_11 ) == ( 4'b110x ) |-> reg_20 == clk_3 ;endproperty \nproperty name: ( flag_register_11 ) == ( 7'bxxxx1x1 ) |-> core_10 == fsm_11 ;endproperty \nproperty name: ( flag_register_11 ) == ( 7'b11010x0 ) |-> clk_20 == core_17 ;endproperty \nproperty name; ( ( flag_register_11 ) != 7'h73 ) || ( ( flag_register_11 ) != 7'he ) || ( ( flag_register_11 ) != 4'b110x ) || ( ( flag_register_11 ) != 7'bxxxx1x1 ) || ( flag_register_11 ) != 7'b11010x0 ) ) |-> chip_1 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_14 ) \n   7'b01100x1 : begin\n     auth_7 = fsm_9;\n   end\n   6'h34 : begin\n     data_3 = chip_1;\n   end\n   6'b001101 : begin\n     fsm_10 = fsm_19;\n   end\n   default : begin \n     auth_18 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( error_status_14 ) == ( 7'b01100x1 ) |-> auth_7 == fsm_9 ;endproperty \nproperty name: ( error_status_14 ) == ( 6'h34 ) |-> data_3 == chip_1 ;endproperty \nproperty name: ( error_status_14 ) == ( 6'b001101 ) |-> fsm_10 == fsm_19 ;endproperty \nproperty name; ( ( error_status_14 ) != 7'b01100x1 ) || ( ( error_status_14 ) != 6'h34 ) || ( error_status_14 ) != 6'b001101 ) ) |-> auth_18 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   5'h1c : begin\n     tx_5 = fsm_10;\n   end\n   7'h41 : begin\n     core_6 = hw_3;\n   end\n   7'bx01x0xx : begin\n     rst_19 = hw_18;\n   end\n   7'bx11xx1x : begin\n     fsm_1 = cfg_16;\n   end\n   default : begin \n     sig_12 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_2 ) == ( 5'h1c ) |-> tx_5 == fsm_10 ;endproperty \nproperty name: ( status_output_buffer_2 ) == ( 7'h41 ) |-> core_6 == hw_3 ;endproperty \nproperty name: ( status_output_buffer_2 ) == ( 7'bx01x0xx ) |-> rst_19 == hw_18 ;endproperty \nproperty name: ( status_output_buffer_2 ) == ( 7'bx11xx1x ) |-> fsm_1 == cfg_16 ;endproperty \nproperty name; ( ( status_output_buffer_2 ) != 5'h1c ) || ( ( status_output_buffer_2 ) != 7'h41 ) || ( ( status_output_buffer_2 ) != 7'bx01x0xx ) || ( status_output_buffer_2 ) != 7'bx11xx1x ) ) |-> sig_12 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_17 ) \n   6'b100100 : begin\n     reg_10 = core_15;\n   end\n   4'b11x0 : begin\n     core_10 = sig_19;\n   end\n   data_13 : begin\n     auth_17 = err_2;\n   end\n   5'bxx110 : begin\n     auth_13 = reg_13;\n   end\n   default : begin \n     err_14 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( address_status_17 ) == ( 6'b100100 ) |-> reg_10 == core_15 ;endproperty \nproperty name: ( address_status_17 ) == ( 4'b11x0 ) |-> core_10 == sig_19 ;endproperty \nproperty name: ( address_status_17 ) == ( data_13 ) |-> auth_17 == err_2 ;endproperty \nproperty name: ( address_status_17 ) == ( 5'bxx110 ) |-> auth_13 == reg_13 ;endproperty \nproperty name; ( ( address_status_17 ) != 6'b100100 ) || ( ( address_status_17 ) != 4'b11x0 ) || ( ( address_status_17 ) != data_13 ) || ( address_status_17 ) != 5'bxx110 ) ) |-> err_14 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_14 ) \n   6'h27 : begin\n     clk_9 = auth_19;\n   end\n   7'h1f : begin\n     clk_3 = cfg_6;\n   end\n   default : begin \n     data_8 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( data_register_14 ) == ( 6'h27 ) |-> clk_9 == auth_19 ;endproperty \nproperty name: ( data_register_14 ) == ( 7'h1f ) |-> clk_3 == cfg_6 ;endproperty \nproperty name; ( ( data_register_14 ) != 6'h27 ) || ( data_register_14 ) != 7'h1f ) ) |-> data_8 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_8 ) \n   6'bxxxx1x : begin\n     hw_5 = auth_20;\n   end\n   err_6 : begin\n     chip_10 = rx_2;\n   end\n   7'bx01x000 : begin\n     auth_1 = auth_16;\n   end\n   7'bx11x01x : begin\n     cfg_2 = cfg_5;\n   end\n   5'b0x1xx : begin\n     hw_12 = chip_9;\n   end\n   default : begin \n     hw_13 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( end_address_8 ) == ( 6'bxxxx1x ) |-> hw_5 == auth_20 ;endproperty \nproperty name: ( end_address_8 ) == ( err_6 ) |-> chip_10 == rx_2 ;endproperty \nproperty name: ( end_address_8 ) == ( 7'bx01x000 ) |-> auth_1 == auth_16 ;endproperty \nproperty name: ( end_address_8 ) == ( 7'bx11x01x ) |-> cfg_2 == cfg_5 ;endproperty \nproperty name: ( end_address_8 ) == ( 5'b0x1xx ) |-> hw_12 == chip_9 ;endproperty \nproperty name; ( ( end_address_8 ) != 6'bxxxx1x ) || ( ( end_address_8 ) != err_6 ) || ( ( end_address_8 ) != 7'bx01x000 ) || ( ( end_address_8 ) != 7'bx11x01x ) || ( end_address_8 ) != 5'b0x1xx ) ) |-> hw_13 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_20 ) \n   7'b01x1010 : begin\n     tx_4 = hw_17;\n   end\n   7'b00xxx01 : begin\n     rx_15 = cfg_12;\n   end\n   6'b100000 : begin\n     err_17 = auth_12;\n   end\n   4'b001x : begin\n     clk_2 = auth_16;\n   end\n   default : begin \n     hw_8 = data_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_20 ) == ( 7'b01x1010 ) |-> tx_4 == hw_17 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 7'b00xxx01 ) |-> rx_15 == cfg_12 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 6'b100000 ) |-> err_17 == auth_12 ;endproperty \nproperty name: ( control_flag_register_20 ) == ( 4'b001x ) |-> clk_2 == auth_16 ;endproperty \nproperty name; ( ( control_flag_register_20 ) != 7'b01x1010 ) || ( ( control_flag_register_20 ) != 7'b00xxx01 ) || ( ( control_flag_register_20 ) != 6'b100000 ) || ( control_flag_register_20 ) != 4'b001x ) ) |-> hw_8 == data_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_8 ) \n   6'bxxx01x : begin\n     rst_7 = clk_9;\n   end\n   7'bx00x0x0 : begin\n     clk_8 = clk_9;\n   end\n   7'b0010000 : begin\n     hw_11 = auth_17;\n   end\n   5'h5 : begin\n     auth_12 = rst_20;\n   end\n   default : begin \n     fsm_7 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_8 ) == ( 6'bxxx01x ) |-> rst_7 == clk_9 ;endproperty \nproperty name: ( output_buffer_status_8 ) == ( 7'bx00x0x0 ) |-> clk_8 == clk_9 ;endproperty \nproperty name: ( output_buffer_status_8 ) == ( 7'b0010000 ) |-> hw_11 == auth_17 ;endproperty \nproperty name: ( output_buffer_status_8 ) == ( 5'h5 ) |-> auth_12 == rst_20 ;endproperty \nproperty name; ( ( output_buffer_status_8 ) != 6'bxxx01x ) || ( ( output_buffer_status_8 ) != 7'bx00x0x0 ) || ( ( output_buffer_status_8 ) != 7'b0010000 ) || ( output_buffer_status_8 ) != 5'h5 ) ) |-> fsm_7 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_13 ) \n   6'bxx1xx1 : begin\n     auth_19 = sig_13;\n   end\n   7'h10 : begin\n     rst_6 = data_3;\n   end\n   7'b10x1100 : begin\n     hw_11 = rx_7;\n   end\n   default : begin \n     core_19 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_13 ) == ( 6'bxx1xx1 ) |-> auth_19 == sig_13 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 7'h10 ) |-> rst_6 == data_3 ;endproperty \nproperty name: ( status_output_buffer_13 ) == ( 7'b10x1100 ) |-> hw_11 == rx_7 ;endproperty \nproperty name; ( ( status_output_buffer_13 ) != 6'bxx1xx1 ) || ( ( status_output_buffer_13 ) != 7'h10 ) || ( status_output_buffer_13 ) != 7'b10x1100 ) ) |-> core_19 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   7'bx0x1x11 : begin\n     core_7 = data_15;\n   end\n   7'h6d : begin\n     auth_16 = tx_15;\n   end\n   7'bxxx0x0x : begin\n     sig_7 = core_3;\n   end\n   5'b0x00x : begin\n     cfg_7 = tx_19;\n   end\n   default : begin \n     cfg_12 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_7 ) == ( 7'bx0x1x11 ) |-> core_7 == data_15 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 7'h6d ) |-> auth_16 == tx_15 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 7'bxxx0x0x ) |-> sig_7 == core_3 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 5'b0x00x ) |-> cfg_7 == tx_19 ;endproperty \nproperty name; ( ( status_register_status_7 ) != 7'bx0x1x11 ) || ( ( status_register_status_7 ) != 7'h6d ) || ( ( status_register_status_7 ) != 7'bxxx0x0x ) || ( status_register_status_7 ) != 5'b0x00x ) ) |-> cfg_12 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_3 ) \n   7'b01x01xx : begin\n     fsm_18 = auth_9;\n   end\n   7'b1x01x1x : begin\n     rst_8 = reg_10;\n   end\n   7'b1000010 : begin\n     auth_14 = reg_8;\n   end\n   default : begin \n     hw_2 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_3 ) == ( 7'b01x01xx ) |-> fsm_18 == auth_9 ;endproperty \nproperty name: ( control_status_buffer_3 ) == ( 7'b1x01x1x ) |-> rst_8 == reg_10 ;endproperty \nproperty name: ( control_status_buffer_3 ) == ( 7'b1000010 ) |-> auth_14 == reg_8 ;endproperty \nproperty name; ( ( control_status_buffer_3 ) != 7'b01x01xx ) || ( ( control_status_buffer_3 ) != 7'b1x01x1x ) || ( control_status_buffer_3 ) != 7'b1000010 ) ) |-> hw_2 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_18 ) \n   6'bxx0xx0 : begin\n     rx_5 = sig_1;\n   end\n   6'bxxxxx0 : begin\n     rx_15 = fsm_11;\n   end\n   6'h0 : begin\n     fsm_6 = sig_10;\n   end\n   6'b001110 : begin\n     auth_2 = err_20;\n   end\n   default : begin \n     sig_5 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( command_register_18 ) == ( 6'bxx0xx0 ) |-> rx_5 == sig_1 ;endproperty \nproperty name: ( command_register_18 ) == ( 6'bxxxxx0 ) |-> rx_15 == fsm_11 ;endproperty \nproperty name: ( command_register_18 ) == ( 6'h0 ) |-> fsm_6 == sig_10 ;endproperty \nproperty name: ( command_register_18 ) == ( 6'b001110 ) |-> auth_2 == err_20 ;endproperty \nproperty name; ( ( command_register_18 ) != 6'bxx0xx0 ) || ( ( command_register_18 ) != 6'bxxxxx0 ) || ( ( command_register_18 ) != 6'h0 ) || ( command_register_18 ) != 6'b001110 ) ) |-> sig_5 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_18 ) \n   5'h1d : begin\n     rst_6 = rst_11;\n   end\n   5'bx1xxx : begin\n     clk_19 = core_1;\n   end\n   6'b010001 : begin\n     auth_12 = data_17;\n   end\n   default : begin \n     auth_11 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( data_in_18 ) == ( 5'h1d ) |-> rst_6 == rst_11 ;endproperty \nproperty name: ( data_in_18 ) == ( 5'bx1xxx ) |-> clk_19 == core_1 ;endproperty \nproperty name: ( data_in_18 ) == ( 6'b010001 ) |-> auth_12 == data_17 ;endproperty \nproperty name; ( ( data_in_18 ) != 5'h1d ) || ( ( data_in_18 ) != 5'bx1xxx ) || ( data_in_18 ) != 6'b010001 ) ) |-> auth_11 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_19 ) \n   7'h35 : begin\n     clk_4 = fsm_16;\n   end\n   6'bx00100 : begin\n     tx_7 = core_11;\n   end\n   3'h0 : begin\n     cfg_1 = tx_11;\n   end\n   default : begin \n     data_17 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_19 ) == ( 7'h35 ) |-> clk_4 == fsm_16 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 6'bx00100 ) |-> tx_7 == core_11 ;endproperty \nproperty name: ( instruction_register_19 ) == ( 3'h0 ) |-> cfg_1 == tx_11 ;endproperty \nproperty name; ( ( instruction_register_19 ) != 7'h35 ) || ( ( instruction_register_19 ) != 6'bx00100 ) || ( instruction_register_19 ) != 3'h0 ) ) |-> data_17 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_5 ) \n   6'b0xxxxx : begin\n     tx_14 = clk_9;\n   end\n   7'bxx0001x : begin\n     rx_13 = rx_13;\n   end\n   default : begin \n     hw_6 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_5 ) == ( 6'b0xxxxx ) |-> tx_14 == clk_9 ;endproperty \nproperty name: ( data_ready_5 ) == ( 7'bxx0001x ) |-> rx_13 == rx_13 ;endproperty \nproperty name; ( ( data_ready_5 ) != 6'b0xxxxx ) || ( data_ready_5 ) != 7'bxx0001x ) ) |-> hw_6 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_10 ) \n   7'b010xx10 : begin\n     data_4 = fsm_5;\n   end\n   7'h4 : begin\n     err_6 = reg_5;\n   end\n   default : begin \n     sig_1 = auth_8;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_10 ) == ( 7'b010xx10 ) |-> data_4 == fsm_5 ;endproperty \nproperty name: ( control_register_status_status_10 ) == ( 7'h4 ) |-> err_6 == reg_5 ;endproperty \nproperty name; ( ( control_register_status_status_10 ) != 7'b010xx10 ) || ( control_register_status_status_10 ) != 7'h4 ) ) |-> sig_1 == auth_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_19 ) \n   6'b01000x : begin\n     core_16 = auth_20;\n   end\n   6'bx1001x : begin\n     fsm_9 = reg_8;\n   end\n   6'b1xx00x : begin\n     tx_2 = clk_10;\n   end\n   6'h23 : begin\n     data_7 = rst_7;\n   end\n   default : begin \n     rx_19 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( output_status_19 ) == ( 6'b01000x ) |-> core_16 == auth_20 ;endproperty \nproperty name: ( output_status_19 ) == ( 6'bx1001x ) |-> fsm_9 == reg_8 ;endproperty \nproperty name: ( output_status_19 ) == ( 6'b1xx00x ) |-> tx_2 == clk_10 ;endproperty \nproperty name: ( output_status_19 ) == ( 6'h23 ) |-> data_7 == rst_7 ;endproperty \nproperty name; ( ( output_status_19 ) != 6'b01000x ) || ( ( output_status_19 ) != 6'bx1001x ) || ( ( output_status_19 ) != 6'b1xx00x ) || ( output_status_19 ) != 6'h23 ) ) |-> rx_19 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_1 ) \n   6'b000011 : begin\n     tx_20 = reg_11;\n   end\n   7'b1xx01xx : begin\n     fsm_2 = reg_2;\n   end\n   default : begin \n     err_3 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_1 ) == ( 6'b000011 ) |-> tx_20 == reg_11 ;endproperty \nproperty name: ( interrupt_flag_1 ) == ( 7'b1xx01xx ) |-> fsm_2 == reg_2 ;endproperty \nproperty name; ( ( interrupt_flag_1 ) != 6'b000011 ) || ( interrupt_flag_1 ) != 7'b1xx01xx ) ) |-> err_3 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_11 ) \n   cfg_12 : begin\n     fsm_12 = auth_11;\n   end\n   7'b001xxxx : begin\n     reg_11 = tx_11;\n   end\n   7'b0xxxxxx : begin\n     reg_3 = fsm_5;\n   end\n   default : begin \n     hw_3 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( result_register_11 ) == ( cfg_12 ) |-> fsm_12 == auth_11 ;endproperty \nproperty name: ( result_register_11 ) == ( 7'b001xxxx ) |-> reg_11 == tx_11 ;endproperty \nproperty name: ( result_register_11 ) == ( 7'b0xxxxxx ) |-> reg_3 == fsm_5 ;endproperty \nproperty name; ( ( result_register_11 ) != cfg_12 ) || ( ( result_register_11 ) != 7'b001xxxx ) || ( result_register_11 ) != 7'b0xxxxxx ) ) |-> hw_3 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_5 ) \n   7'bxx0xx1x : begin\n     clk_3 = rst_8;\n   end\n   6'bx1111x : begin\n     chip_12 = err_14;\n   end\n   7'b1001x00 : begin\n     cfg_12 = chip_10;\n   end\n   6'h1c : begin\n     chip_3 = hw_11;\n   end\n   default : begin \n     hw_17 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_5 ) == ( 7'bxx0xx1x ) |-> clk_3 == rst_8 ;endproperty \nproperty name: ( data_status_register_status_5 ) == ( 6'bx1111x ) |-> chip_12 == err_14 ;endproperty \nproperty name: ( data_status_register_status_5 ) == ( 7'b1001x00 ) |-> cfg_12 == chip_10 ;endproperty \nproperty name: ( data_status_register_status_5 ) == ( 6'h1c ) |-> chip_3 == hw_11 ;endproperty \nproperty name; ( ( data_status_register_status_5 ) != 7'bxx0xx1x ) || ( ( data_status_register_status_5 ) != 6'bx1111x ) || ( ( data_status_register_status_5 ) != 7'b1001x00 ) || ( data_status_register_status_5 ) != 6'h1c ) ) |-> hw_17 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_18 ) \n   5'bx0111 : begin\n     fsm_18 = auth_11;\n   end\n   4'h8 : begin\n     reg_9 = fsm_19;\n   end\n   6'bxx00x0 : begin\n     clk_1 = core_13;\n   end\n   default : begin \n     hw_1 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_18 ) == ( 5'bx0111 ) |-> fsm_18 == auth_11 ;endproperty \nproperty name: ( input_buffer_status_18 ) == ( 4'h8 ) |-> reg_9 == fsm_19 ;endproperty \nproperty name: ( input_buffer_status_18 ) == ( 6'bxx00x0 ) |-> clk_1 == core_13 ;endproperty \nproperty name; ( ( input_buffer_status_18 ) != 5'bx0111 ) || ( ( input_buffer_status_18 ) != 4'h8 ) || ( input_buffer_status_18 ) != 6'bxx00x0 ) ) |-> hw_1 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_4 ) \n   7'h17 : begin\n     fsm_6 = sig_17;\n   end\n   default : begin \n     reg_11 = auth_20;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_4 ) == ( 7'h17 ) |-> fsm_6 == sig_17 ;endproperty \nproperty name; ( valid_input_4 ) != 7'h17 ) ) |-> reg_11 == auth_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_3 ) \n   7'bx110111 : begin\n     sig_16 = hw_17;\n   end\n   7'bx11x0xx : begin\n     core_12 = core_12;\n   end\n   default : begin \n     rst_3 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_3 ) == ( 7'bx110111 ) |-> sig_16 == hw_17 ;endproperty \nproperty name: ( control_flag_3 ) == ( 7'bx11x0xx ) |-> core_12 == core_12 ;endproperty \nproperty name; ( ( control_flag_3 ) != 7'bx110111 ) || ( control_flag_3 ) != 7'bx11x0xx ) ) |-> rst_3 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_7 ) \n   7'b0x000x1 : begin\n     fsm_4 = rx_7;\n   end\n   7'h5a : begin\n     rst_5 = sig_7;\n   end\n   default : begin \n     tx_8 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_7 ) == ( 7'b0x000x1 ) |-> fsm_4 == rx_7 ;endproperty \nproperty name: ( acknowledge_signal_7 ) == ( 7'h5a ) |-> rst_5 == sig_7 ;endproperty \nproperty name; ( ( acknowledge_signal_7 ) != 7'b0x000x1 ) || ( acknowledge_signal_7 ) != 7'h5a ) ) |-> tx_8 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_14 ) \n   7'b10x10xx : begin\n     err_4 = tx_3;\n   end\n   default : begin \n     cfg_17 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_14 ) == ( 7'b10x10xx ) |-> err_4 == tx_3 ;endproperty \nproperty name; ( acknowledge_14 ) != 7'b10x10xx ) ) |-> cfg_17 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_13 ) \n   6'b0xx101 : begin\n     hw_16 = hw_17;\n   end\n   default : begin \n     tx_4 = rst_5;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_13 ) == ( 6'b0xx101 ) |-> hw_16 == hw_17 ;endproperty \nproperty name; ( acknowledge_13 ) != 6'b0xx101 ) ) |-> tx_4 == rst_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_8 ) \n   7'b0010100 : begin\n     data_16 = rst_17;\n   end\n   7'b0101100 : begin\n     rx_3 = clk_11;\n   end\n   default : begin \n     chip_18 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_8 ) == ( 7'b0010100 ) |-> data_16 == rst_17 ;endproperty \nproperty name: ( status_flag_8 ) == ( 7'b0101100 ) |-> rx_3 == clk_11 ;endproperty \nproperty name; ( ( status_flag_8 ) != 7'b0010100 ) || ( status_flag_8 ) != 7'b0101100 ) ) |-> chip_18 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_3 ) \n   7'b0x10000 : begin\n     cfg_7 = auth_16;\n   end\n   default : begin \n     reg_8 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( address_status_3 ) == ( 7'b0x10000 ) |-> cfg_7 == auth_16 ;endproperty \nproperty name; ( address_status_3 ) != 7'b0x10000 ) ) |-> reg_8 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_1 ) \n   6'b0x0010 : begin\n     sig_7 = hw_13;\n   end\n   5'b0011x : begin\n     rx_9 = chip_1;\n   end\n   7'b10x10xx : begin\n     rst_17 = auth_12;\n   end\n   7'h10 : begin\n     rx_11 = core_3;\n   end\n   default : begin \n     rx_18 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( instruction_1 ) == ( 6'b0x0010 ) |-> sig_7 == hw_13 ;endproperty \nproperty name: ( instruction_1 ) == ( 5'b0011x ) |-> rx_9 == chip_1 ;endproperty \nproperty name: ( instruction_1 ) == ( 7'b10x10xx ) |-> rst_17 == auth_12 ;endproperty \nproperty name: ( instruction_1 ) == ( 7'h10 ) |-> rx_11 == core_3 ;endproperty \nproperty name; ( ( instruction_1 ) != 6'b0x0010 ) || ( ( instruction_1 ) != 5'b0011x ) || ( ( instruction_1 ) != 7'b10x10xx ) || ( instruction_1 ) != 7'h10 ) ) |-> rx_18 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_2 ) \n   6'b100000 : begin\n     sig_20 = chip_8;\n   end\n   default : begin \n     data_18 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_2 ) == ( 6'b100000 ) |-> sig_20 == chip_8 ;endproperty \nproperty name; ( control_register_2 ) != 6'b100000 ) ) |-> data_18 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_2 ) \n   7'b1x0x101 : begin\n     data_5 = fsm_19;\n   end\n   7'b10x1010 : begin\n     chip_4 = cfg_13;\n   end\n   7'b0xxx0xx : begin\n     rst_15 = err_4;\n   end\n   7'b1x0x1x1 : begin\n     clk_13 = sig_8;\n   end\n   6'bxx1x1x : begin\n     cfg_7 = reg_17;\n   end\n   default : begin \n     chip_14 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( input_data_2 ) == ( 7'b1x0x101 ) |-> data_5 == fsm_19 ;endproperty \nproperty name: ( input_data_2 ) == ( 7'b10x1010 ) |-> chip_4 == cfg_13 ;endproperty \nproperty name: ( input_data_2 ) == ( 7'b0xxx0xx ) |-> rst_15 == err_4 ;endproperty \nproperty name: ( input_data_2 ) == ( 7'b1x0x1x1 ) |-> clk_13 == sig_8 ;endproperty \nproperty name: ( input_data_2 ) == ( 6'bxx1x1x ) |-> cfg_7 == reg_17 ;endproperty \nproperty name; ( ( input_data_2 ) != 7'b1x0x101 ) || ( ( input_data_2 ) != 7'b10x1010 ) || ( ( input_data_2 ) != 7'b0xxx0xx ) || ( ( input_data_2 ) != 7'b1x0x1x1 ) || ( input_data_2 ) != 6'bxx1x1x ) ) |-> chip_14 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_11 ) \n   7'bx101xxx : begin\n     cfg_7 = rst_16;\n   end\n   5'b0x01x : begin\n     rx_14 = fsm_9;\n   end\n   7'bxx1xxx1 : begin\n     data_9 = core_6;\n   end\n   7'b1x0x1x0 : begin\n     clk_14 = core_17;\n   end\n   7'b1001111 : begin\n     data_8 = chip_10;\n   end\n   default : begin \n     data_7 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_11 ) == ( 7'bx101xxx ) |-> cfg_7 == rst_16 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 5'b0x01x ) |-> rx_14 == fsm_9 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 7'bxx1xxx1 ) |-> data_9 == core_6 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 7'b1x0x1x0 ) |-> clk_14 == core_17 ;endproperty \nproperty name: ( control_register_status_11 ) == ( 7'b1001111 ) |-> data_8 == chip_10 ;endproperty \nproperty name; ( ( control_register_status_11 ) != 7'bx101xxx ) || ( ( control_register_status_11 ) != 5'b0x01x ) || ( ( control_register_status_11 ) != 7'bxx1xxx1 ) || ( ( control_register_status_11 ) != 7'b1x0x1x0 ) || ( control_register_status_11 ) != 7'b1001111 ) ) |-> data_7 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_18 ) \n   7'h6b : begin\n     data_10 = err_3;\n   end\n   7'bx1x0xx0 : begin\n     rst_13 = sig_16;\n   end\n   rx_17 : begin\n     tx_17 = hw_19;\n   end\n   7'h1b : begin\n     reg_18 = data_7;\n   end\n   default : begin \n     rx_12 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( status_control_18 ) == ( 7'h6b ) |-> data_10 == err_3 ;endproperty \nproperty name: ( status_control_18 ) == ( 7'bx1x0xx0 ) |-> rst_13 == sig_16 ;endproperty \nproperty name: ( status_control_18 ) == ( rx_17 ) |-> tx_17 == hw_19 ;endproperty \nproperty name: ( status_control_18 ) == ( 7'h1b ) |-> reg_18 == data_7 ;endproperty \nproperty name; ( ( status_control_18 ) != 7'h6b ) || ( ( status_control_18 ) != 7'bx1x0xx0 ) || ( ( status_control_18 ) != rx_17 ) || ( status_control_18 ) != 7'h1b ) ) |-> rx_12 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_16 ) \n   6'h35 : begin\n     hw_17 = rst_14;\n   end\n   clk_2 : begin\n     auth_15 = fsm_7;\n   end\n   default : begin \n     data_20 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( output_status_16 ) == ( 6'h35 ) |-> hw_17 == rst_14 ;endproperty \nproperty name: ( output_status_16 ) == ( clk_2 ) |-> auth_15 == fsm_7 ;endproperty \nproperty name; ( ( output_status_16 ) != 6'h35 ) || ( output_status_16 ) != clk_2 ) ) |-> data_20 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_10 ) \n   6'bx1xx0x : begin\n     rst_20 = clk_12;\n   end\n   7'b0111100 : begin\n     err_10 = auth_10;\n   end\n   5'bx1000 : begin\n     tx_19 = sig_14;\n   end\n   default : begin \n     reg_6 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_10 ) == ( 6'bx1xx0x ) |-> rst_20 == clk_12 ;endproperty \nproperty name: ( write_complete_10 ) == ( 7'b0111100 ) |-> err_10 == auth_10 ;endproperty \nproperty name: ( write_complete_10 ) == ( 5'bx1000 ) |-> tx_19 == sig_14 ;endproperty \nproperty name; ( ( write_complete_10 ) != 6'bx1xx0x ) || ( ( write_complete_10 ) != 7'b0111100 ) || ( write_complete_10 ) != 5'bx1000 ) ) |-> reg_6 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_4 ) \n   5'h14 : begin\n     sig_12 = reg_11;\n   end\n   5'b01x01 : begin\n     rst_8 = tx_19;\n   end\n   default : begin \n     rx_6 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_4 ) == ( 5'h14 ) |-> sig_12 == reg_11 ;endproperty \nproperty name: ( control_buffer_4 ) == ( 5'b01x01 ) |-> rst_8 == tx_19 ;endproperty \nproperty name; ( ( control_buffer_4 ) != 5'h14 ) || ( control_buffer_4 ) != 5'b01x01 ) ) |-> rx_6 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_6 ) \n   6'b0x010x : begin\n     clk_10 = core_18;\n   end\n   cfg_8 : begin\n     tx_20 = core_12;\n   end\n   default : begin \n     rx_16 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( start_address_6 ) == ( 6'b0x010x ) |-> clk_10 == core_18 ;endproperty \nproperty name: ( start_address_6 ) == ( cfg_8 ) |-> tx_20 == core_12 ;endproperty \nproperty name; ( ( start_address_6 ) != 6'b0x010x ) || ( start_address_6 ) != cfg_8 ) ) |-> rx_16 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_3 ) \n   7'bx01xx10 : begin\n     tx_17 = core_16;\n   end\n   6'b0110x1 : begin\n     sig_5 = chip_16;\n   end\n   6'bx00xxx : begin\n     reg_10 = core_17;\n   end\n   default : begin \n     fsm_12 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( command_status_3 ) == ( 7'bx01xx10 ) |-> tx_17 == core_16 ;endproperty \nproperty name: ( command_status_3 ) == ( 6'b0110x1 ) |-> sig_5 == chip_16 ;endproperty \nproperty name: ( command_status_3 ) == ( 6'bx00xxx ) |-> reg_10 == core_17 ;endproperty \nproperty name; ( ( command_status_3 ) != 7'bx01xx10 ) || ( ( command_status_3 ) != 6'b0110x1 ) || ( command_status_3 ) != 6'bx00xxx ) ) |-> fsm_12 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_15 ) \n   7'b11xx010 : begin\n     hw_20 = err_20;\n   end\n   7'bx00x1xx : begin\n     tx_16 = hw_2;\n   end\n   5'b1101x : begin\n     hw_1 = auth_4;\n   end\n   6'h32 : begin\n     rst_2 = tx_10;\n   end\n   default : begin \n     core_15 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_15 ) == ( 7'b11xx010 ) |-> hw_20 == err_20 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 7'bx00x1xx ) |-> tx_16 == hw_2 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 5'b1101x ) |-> hw_1 == auth_4 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 6'h32 ) |-> rst_2 == tx_10 ;endproperty \nproperty name; ( ( control_flag_register_15 ) != 7'b11xx010 ) || ( ( control_flag_register_15 ) != 7'bx00x1xx ) || ( ( control_flag_register_15 ) != 5'b1101x ) || ( control_flag_register_15 ) != 6'h32 ) ) |-> core_15 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_16 ) \n   7'h56 : begin\n     core_6 = auth_18;\n   end\n   7'bx0xxx1x : begin\n     fsm_6 = reg_18;\n   end\n   6'b0xx1x1 : begin\n     sig_6 = core_8;\n   end\n   6'h37 : begin\n     hw_9 = auth_20;\n   end\n   default : begin \n     cfg_11 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( data_out_16 ) == ( 7'h56 ) |-> core_6 == auth_18 ;endproperty \nproperty name: ( data_out_16 ) == ( 7'bx0xxx1x ) |-> fsm_6 == reg_18 ;endproperty \nproperty name: ( data_out_16 ) == ( 6'b0xx1x1 ) |-> sig_6 == core_8 ;endproperty \nproperty name: ( data_out_16 ) == ( 6'h37 ) |-> hw_9 == auth_20 ;endproperty \nproperty name; ( ( data_out_16 ) != 7'h56 ) || ( ( data_out_16 ) != 7'bx0xxx1x ) || ( ( data_out_16 ) != 6'b0xx1x1 ) || ( data_out_16 ) != 6'h37 ) ) |-> cfg_11 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_8 ) \n   6'h36 : begin\n     auth_7 = clk_8;\n   end\n   4'hc : begin\n     clk_5 = data_15;\n   end\n   7'b110xxx0 : begin\n     reg_6 = tx_14;\n   end\n   err_8 : begin\n     rx_2 = auth_5;\n   end\n   default : begin \n     clk_8 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_8 ) == ( 6'h36 ) |-> auth_7 == clk_8 ;endproperty \nproperty name: ( output_register_status_8 ) == ( 4'hc ) |-> clk_5 == data_15 ;endproperty \nproperty name: ( output_register_status_8 ) == ( 7'b110xxx0 ) |-> reg_6 == tx_14 ;endproperty \nproperty name: ( output_register_status_8 ) == ( err_8 ) |-> rx_2 == auth_5 ;endproperty \nproperty name; ( ( output_register_status_8 ) != 6'h36 ) || ( ( output_register_status_8 ) != 4'hc ) || ( ( output_register_status_8 ) != 7'b110xxx0 ) || ( output_register_status_8 ) != err_8 ) ) |-> clk_8 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_7 ) \n   6'b010001 : begin\n     auth_18 = fsm_11;\n   end\n   default : begin \n     hw_19 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_7 ) == ( 6'b010001 ) |-> auth_18 == fsm_11 ;endproperty \nproperty name; ( control_flag_7 ) != 6'b010001 ) ) |-> hw_19 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_10 ) \n   tx_17 : begin\n     rst_7 = core_11;\n   end\n   6'bx01x1x : begin\n     rx_20 = cfg_17;\n   end\n   6'bx0x110 : begin\n     tx_13 = auth_11;\n   end\n   default : begin \n     rst_18 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_10 ) == ( tx_17 ) |-> rst_7 == core_11 ;endproperty \nproperty name: ( output_buffer_10 ) == ( 6'bx01x1x ) |-> rx_20 == cfg_17 ;endproperty \nproperty name: ( output_buffer_10 ) == ( 6'bx0x110 ) |-> tx_13 == auth_11 ;endproperty \nproperty name; ( ( output_buffer_10 ) != tx_17 ) || ( ( output_buffer_10 ) != 6'bx01x1x ) || ( output_buffer_10 ) != 6'bx0x110 ) ) |-> rst_18 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_17 ) \n   4'b010x : begin\n     rx_10 = rx_10;\n   end\n   7'b0110001 : begin\n     auth_15 = cfg_5;\n   end\n   reg_11 : begin\n     reg_14 = sig_9;\n   end\n   7'b01xx0x1 : begin\n     auth_6 = hw_20;\n   end\n   default : begin \n     rst_12 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( input_register_17 ) == ( 4'b010x ) |-> rx_10 == rx_10 ;endproperty \nproperty name: ( input_register_17 ) == ( 7'b0110001 ) |-> auth_15 == cfg_5 ;endproperty \nproperty name: ( input_register_17 ) == ( reg_11 ) |-> reg_14 == sig_9 ;endproperty \nproperty name: ( input_register_17 ) == ( 7'b01xx0x1 ) |-> auth_6 == hw_20 ;endproperty \nproperty name; ( ( input_register_17 ) != 4'b010x ) || ( ( input_register_17 ) != 7'b0110001 ) || ( ( input_register_17 ) != reg_11 ) || ( input_register_17 ) != 7'b01xx0x1 ) ) |-> rst_12 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_19 ) \n   7'h17 : begin\n     err_10 = chip_17;\n   end\n   6'h33 : begin\n     cfg_12 = clk_6;\n   end\n   default : begin \n     data_17 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_19 ) == ( 7'h17 ) |-> err_10 == chip_17 ;endproperty \nproperty name: ( interrupt_control_19 ) == ( 6'h33 ) |-> cfg_12 == clk_6 ;endproperty \nproperty name; ( ( interrupt_control_19 ) != 7'h17 ) || ( interrupt_control_19 ) != 6'h33 ) ) |-> data_17 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_5 ) \n   7'b0000000 : begin\n     data_3 = reg_16;\n   end\n   5'b01x01 : begin\n     core_11 = rx_2;\n   end\n   3'b100 : begin\n     auth_18 = reg_18;\n   end\n   7'b1x1x001 : begin\n     chip_13 = hw_16;\n   end\n   default : begin \n     clk_12 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_5 ) == ( 7'b0000000 ) |-> data_3 == reg_16 ;endproperty \nproperty name: ( output_buffer_status_5 ) == ( 5'b01x01 ) |-> core_11 == rx_2 ;endproperty \nproperty name: ( output_buffer_status_5 ) == ( 3'b100 ) |-> auth_18 == reg_18 ;endproperty \nproperty name: ( output_buffer_status_5 ) == ( 7'b1x1x001 ) |-> chip_13 == hw_16 ;endproperty \nproperty name; ( ( output_buffer_status_5 ) != 7'b0000000 ) || ( ( output_buffer_status_5 ) != 5'b01x01 ) || ( ( output_buffer_status_5 ) != 3'b100 ) || ( output_buffer_status_5 ) != 7'b1x1x001 ) ) |-> clk_12 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   6'b00xxx0 : begin\n     hw_14 = chip_20;\n   end\n   7'b1xxx10x : begin\n     rx_1 = fsm_14;\n   end\n   default : begin \n     reg_1 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_8 ) == ( 6'b00xxx0 ) |-> hw_14 == chip_20 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 7'b1xxx10x ) |-> rx_1 == fsm_14 ;endproperty \nproperty name; ( ( control_status_buffer_8 ) != 6'b00xxx0 ) || ( control_status_buffer_8 ) != 7'b1xxx10x ) ) |-> reg_1 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_4 ) \n   7'b00x0001 : begin\n     rst_4 = tx_16;\n   end\n   5'h18 : begin\n     data_18 = fsm_9;\n   end\n   6'bx10100 : begin\n     err_18 = rst_5;\n   end\n   default : begin \n     reg_7 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_4 ) == ( 7'b00x0001 ) |-> rst_4 == tx_16 ;endproperty \nproperty name: ( control_valid_4 ) == ( 5'h18 ) |-> data_18 == fsm_9 ;endproperty \nproperty name: ( control_valid_4 ) == ( 6'bx10100 ) |-> err_18 == rst_5 ;endproperty \nproperty name; ( ( control_valid_4 ) != 7'b00x0001 ) || ( ( control_valid_4 ) != 5'h18 ) || ( control_valid_4 ) != 6'bx10100 ) ) |-> reg_7 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_19 ) \n   7'b0100010 : begin\n     reg_4 = rst_9;\n   end\n   default : begin \n     cfg_12 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_19 ) == ( 7'b0100010 ) |-> reg_4 == rst_9 ;endproperty \nproperty name; ( flag_control_19 ) != 7'b0100010 ) ) |-> cfg_12 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_17 ) \n   5'b10101 : begin\n     core_8 = sig_8;\n   end\n   default : begin \n     chip_3 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( status_output_17 ) == ( 5'b10101 ) |-> core_8 == sig_8 ;endproperty \nproperty name; ( status_output_17 ) != 5'b10101 ) ) |-> chip_3 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_5 ) \n   6'b1x0x11 : begin\n     clk_20 = core_11;\n   end\n   6'b0x1x00 : begin\n     fsm_16 = chip_18;\n   end\n   6'h2x : begin\n     cfg_2 = fsm_9;\n   end\n   7'h52 : begin\n     chip_11 = chip_3;\n   end\n   default : begin \n     sig_18 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_5 ) == ( 6'b1x0x11 ) |-> clk_20 == core_11 ;endproperty \nproperty name: ( control_register_status_5 ) == ( 6'b0x1x00 ) |-> fsm_16 == chip_18 ;endproperty \nproperty name: ( control_register_status_5 ) == ( 6'h2x ) |-> cfg_2 == fsm_9 ;endproperty \nproperty name: ( control_register_status_5 ) == ( 7'h52 ) |-> chip_11 == chip_3 ;endproperty \nproperty name; ( ( control_register_status_5 ) != 6'b1x0x11 ) || ( ( control_register_status_5 ) != 6'b0x1x00 ) || ( ( control_register_status_5 ) != 6'h2x ) || ( control_register_status_5 ) != 7'h52 ) ) |-> sig_18 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'b0110001 : begin\n     tx_4 = reg_19;\n   end\n   default : begin \n     fsm_2 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( control_word_2 ) == ( 7'b0110001 ) |-> tx_4 == reg_19 ;endproperty \nproperty name; ( control_word_2 ) != 7'b0110001 ) ) |-> fsm_2 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_3 ) \n   5'b10101 : begin\n     core_6 = tx_18;\n   end\n   7'bx000100 : begin\n     clk_2 = data_7;\n   end\n   7'b11xx010 : begin\n     clk_20 = reg_19;\n   end\n   default : begin \n     sig_8 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_3 ) == ( 5'b10101 ) |-> core_6 == tx_18 ;endproperty \nproperty name: ( interrupt_request_3 ) == ( 7'bx000100 ) |-> clk_2 == data_7 ;endproperty \nproperty name: ( interrupt_request_3 ) == ( 7'b11xx010 ) |-> clk_20 == reg_19 ;endproperty \nproperty name; ( ( interrupt_request_3 ) != 5'b10101 ) || ( ( interrupt_request_3 ) != 7'bx000100 ) || ( interrupt_request_3 ) != 7'b11xx010 ) ) |-> sig_8 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_17 ) \n   7'b10xx100 : begin\n     chip_18 = err_8;\n   end\n   7'bxxx1xxx : begin\n     chip_2 = clk_12;\n   end\n   7'he : begin\n     sig_17 = sig_18;\n   end\n   3'b001 : begin\n     chip_4 = hw_11;\n   end\n   default : begin \n     data_6 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( instruction_17 ) == ( 7'b10xx100 ) |-> chip_18 == err_8 ;endproperty \nproperty name: ( instruction_17 ) == ( 7'bxxx1xxx ) |-> chip_2 == clk_12 ;endproperty \nproperty name: ( instruction_17 ) == ( 7'he ) |-> sig_17 == sig_18 ;endproperty \nproperty name: ( instruction_17 ) == ( 3'b001 ) |-> chip_4 == hw_11 ;endproperty \nproperty name; ( ( instruction_17 ) != 7'b10xx100 ) || ( ( instruction_17 ) != 7'bxxx1xxx ) || ( ( instruction_17 ) != 7'he ) || ( instruction_17 ) != 3'b001 ) ) |-> data_6 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_2 ) \n   6'bxxxx10 : begin\n     cfg_5 = fsm_9;\n   end\n   7'bxxx0010 : begin\n     rst_7 = reg_16;\n   end\n   6'b111110 : begin\n     chip_7 = clk_9;\n   end\n   7'bx11x0xx : begin\n     tx_17 = tx_4;\n   end\n   7'b1xxxx0x : begin\n     core_5 = chip_18;\n   end\n   default : begin \n     tx_14 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( end_address_2 ) == ( 6'bxxxx10 ) |-> cfg_5 == fsm_9 ;endproperty \nproperty name: ( end_address_2 ) == ( 7'bxxx0010 ) |-> rst_7 == reg_16 ;endproperty \nproperty name: ( end_address_2 ) == ( 6'b111110 ) |-> chip_7 == clk_9 ;endproperty \nproperty name: ( end_address_2 ) == ( 7'bx11x0xx ) |-> tx_17 == tx_4 ;endproperty \nproperty name: ( end_address_2 ) == ( 7'b1xxxx0x ) |-> core_5 == chip_18 ;endproperty \nproperty name; ( ( end_address_2 ) != 6'bxxxx10 ) || ( ( end_address_2 ) != 7'bxxx0010 ) || ( ( end_address_2 ) != 6'b111110 ) || ( ( end_address_2 ) != 7'bx11x0xx ) || ( end_address_2 ) != 7'b1xxxx0x ) ) |-> tx_14 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_5 ) \n   6'b001000 : begin\n     cfg_9 = rx_19;\n   end\n   default : begin \n     cfg_13 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_5 ) == ( 6'b001000 ) |-> cfg_9 == rx_19 ;endproperty \nproperty name; ( input_buffer_status_5 ) != 6'b001000 ) ) |-> cfg_13 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_8 ) \n   6'b0x0xx0 : begin\n     auth_9 = fsm_9;\n   end\n   6'b101001 : begin\n     chip_8 = auth_12;\n   end\n   7'b1100010 : begin\n     reg_14 = tx_16;\n   end\n   core_16 : begin\n     fsm_2 = hw_10;\n   end\n   6'bx1100x : begin\n     chip_16 = tx_14;\n   end\n   default : begin \n     reg_2 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( result_register_8 ) == ( 6'b0x0xx0 ) |-> auth_9 == fsm_9 ;endproperty \nproperty name: ( result_register_8 ) == ( 6'b101001 ) |-> chip_8 == auth_12 ;endproperty \nproperty name: ( result_register_8 ) == ( 7'b1100010 ) |-> reg_14 == tx_16 ;endproperty \nproperty name: ( result_register_8 ) == ( core_16 ) |-> fsm_2 == hw_10 ;endproperty \nproperty name: ( result_register_8 ) == ( 6'bx1100x ) |-> chip_16 == tx_14 ;endproperty \nproperty name; ( ( result_register_8 ) != 6'b0x0xx0 ) || ( ( result_register_8 ) != 6'b101001 ) || ( ( result_register_8 ) != 7'b1100010 ) || ( ( result_register_8 ) != core_16 ) || ( result_register_8 ) != 6'bx1100x ) ) |-> reg_2 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   7'b01xx01x : begin\n     core_2 = err_8;\n   end\n   7'b0010101 : begin\n     tx_7 = tx_18;\n   end\n   5'bxx0xx : begin\n     chip_5 = err_11;\n   end\n   default : begin \n     hw_20 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_6 ) == ( 7'b01xx01x ) |-> core_2 == err_8 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 7'b0010101 ) |-> tx_7 == tx_18 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 5'bxx0xx ) |-> chip_5 == err_11 ;endproperty \nproperty name; ( ( data_status_register_status_6 ) != 7'b01xx01x ) || ( ( data_status_register_status_6 ) != 7'b0010101 ) || ( data_status_register_status_6 ) != 5'bxx0xx ) ) |-> hw_20 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_11 ) \n   6'bx00001 : begin\n     rx_18 = chip_10;\n   end\n   default : begin \n     reg_12 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_11 ) == ( 6'bx00001 ) |-> rx_18 == chip_10 ;endproperty \nproperty name; ( flag_status_11 ) != 6'bx00001 ) ) |-> reg_12 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_19 ) \n   7'bx0x0x0x : begin\n     reg_12 = core_13;\n   end\n   6'b110xxx : begin\n     auth_3 = clk_10;\n   end\n   6'b0x1x0x : begin\n     core_9 = data_1;\n   end\n   4'hc : begin\n     data_2 = auth_11;\n   end\n   5'bx1x1x : begin\n     fsm_11 = reg_17;\n   end\n   default : begin \n     reg_1 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_19 ) == ( 7'bx0x0x0x ) |-> reg_12 == core_13 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 6'b110xxx ) |-> auth_3 == clk_10 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 6'b0x1x0x ) |-> core_9 == data_1 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 4'hc ) |-> data_2 == auth_11 ;endproperty \nproperty name: ( status_output_buffer_19 ) == ( 5'bx1x1x ) |-> fsm_11 == reg_17 ;endproperty \nproperty name; ( ( status_output_buffer_19 ) != 7'bx0x0x0x ) || ( ( status_output_buffer_19 ) != 6'b110xxx ) || ( ( status_output_buffer_19 ) != 6'b0x1x0x ) || ( ( status_output_buffer_19 ) != 4'hc ) || ( status_output_buffer_19 ) != 5'bx1x1x ) ) |-> reg_1 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_5 ) \n   6'h32 : begin\n     rx_6 = chip_3;\n   end\n   default : begin \n     tx_7 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_5 ) == ( 6'h32 ) |-> rx_6 == chip_3 ;endproperty \nproperty name; ( control_valid_5 ) != 6'h32 ) ) |-> tx_7 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_10 ) \n   7'b1xxx0xx : begin\n     core_15 = tx_17;\n   end\n   6'b101x1x : begin\n     reg_1 = clk_4;\n   end\n   default : begin \n     hw_2 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( output_data_10 ) == ( 7'b1xxx0xx ) |-> core_15 == tx_17 ;endproperty \nproperty name: ( output_data_10 ) == ( 6'b101x1x ) |-> reg_1 == clk_4 ;endproperty \nproperty name; ( ( output_data_10 ) != 7'b1xxx0xx ) || ( output_data_10 ) != 6'b101x1x ) ) |-> hw_2 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_12 ) \n   6'bxx0x11 : begin\n     core_13 = tx_20;\n   end\n   7'b0x10000 : begin\n     rx_14 = rst_15;\n   end\n   7'b01x0010 : begin\n     sig_8 = chip_3;\n   end\n   7'b1x1111x : begin\n     hw_20 = tx_2;\n   end\n   7'b111xxxx : begin\n     tx_14 = core_3;\n   end\n   default : begin \n     data_20 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_12 ) == ( 6'bxx0x11 ) |-> core_13 == tx_20 ;endproperty \nproperty name: ( control_register_status_status_12 ) == ( 7'b0x10000 ) |-> rx_14 == rst_15 ;endproperty \nproperty name: ( control_register_status_status_12 ) == ( 7'b01x0010 ) |-> sig_8 == chip_3 ;endproperty \nproperty name: ( control_register_status_status_12 ) == ( 7'b1x1111x ) |-> hw_20 == tx_2 ;endproperty \nproperty name: ( control_register_status_status_12 ) == ( 7'b111xxxx ) |-> tx_14 == core_3 ;endproperty \nproperty name; ( ( control_register_status_status_12 ) != 6'bxx0x11 ) || ( ( control_register_status_status_12 ) != 7'b0x10000 ) || ( ( control_register_status_status_12 ) != 7'b01x0010 ) || ( ( control_register_status_status_12 ) != 7'b1x1111x ) || ( control_register_status_status_12 ) != 7'b111xxxx ) ) |-> data_20 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_16 ) \n   sig_10 : begin\n     rst_15 = auth_20;\n   end\n   5'b01xx0 : begin\n     chip_4 = data_3;\n   end\n   4'bx101 : begin\n     auth_1 = sig_9;\n   end\n   default : begin \n     hw_18 = data_11;\n   end\nendcase",
        "Assertion": "property name: ( read_data_16 ) == ( sig_10 ) |-> rst_15 == auth_20 ;endproperty \nproperty name: ( read_data_16 ) == ( 5'b01xx0 ) |-> chip_4 == data_3 ;endproperty \nproperty name: ( read_data_16 ) == ( 4'bx101 ) |-> auth_1 == sig_9 ;endproperty \nproperty name; ( ( read_data_16 ) != sig_10 ) || ( ( read_data_16 ) != 5'b01xx0 ) || ( read_data_16 ) != 4'bx101 ) ) |-> hw_18 == data_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_15 ) \n   7'bxxx0010 : begin\n     reg_18 = rx_10;\n   end\n   6'h1f : begin\n     rst_14 = core_3;\n   end\n   7'b10xx011 : begin\n     auth_1 = sig_20;\n   end\n   default : begin \n     core_6 = reg_10;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_15 ) == ( 7'bxxx0010 ) |-> reg_18 == rx_10 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 6'h1f ) |-> rst_14 == core_3 ;endproperty \nproperty name: ( control_flag_register_15 ) == ( 7'b10xx011 ) |-> auth_1 == sig_20 ;endproperty \nproperty name; ( ( control_flag_register_15 ) != 7'bxxx0010 ) || ( ( control_flag_register_15 ) != 6'h1f ) || ( control_flag_register_15 ) != 7'b10xx011 ) ) |-> core_6 == reg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_5 ) \n   6'h37 : begin\n     fsm_20 = chip_11;\n   end\n   default : begin \n     sig_13 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_5 ) == ( 6'h37 ) |-> fsm_20 == chip_11 ;endproperty \nproperty name; ( interrupt_request_5 ) != 6'h37 ) ) |-> sig_13 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_9 ) \n   6'hf : begin\n     chip_8 = reg_12;\n   end\n   default : begin \n     rx_19 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( data_out_9 ) == ( 6'hf ) |-> chip_8 == reg_12 ;endproperty \nproperty name; ( data_out_9 ) != 6'hf ) ) |-> rx_19 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_13 ) \n   7'h56 : begin\n     tx_5 = chip_20;\n   end\n   6'h39 : begin\n     tx_15 = reg_11;\n   end\n   5'b0x1x1 : begin\n     reg_2 = tx_15;\n   end\n   default : begin \n     rx_2 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( status_control_13 ) == ( 7'h56 ) |-> tx_5 == chip_20 ;endproperty \nproperty name: ( status_control_13 ) == ( 6'h39 ) |-> tx_15 == reg_11 ;endproperty \nproperty name: ( status_control_13 ) == ( 5'b0x1x1 ) |-> reg_2 == tx_15 ;endproperty \nproperty name; ( ( status_control_13 ) != 7'h56 ) || ( ( status_control_13 ) != 6'h39 ) || ( status_control_13 ) != 5'b0x1x1 ) ) |-> rx_2 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_17 ) \n   2'b01 : begin\n     sig_15 = tx_3;\n   end\n   6'bxx1x0x : begin\n     err_14 = data_9;\n   end\n   7'b00xxx00 : begin\n     fsm_1 = tx_5;\n   end\n   default : begin \n     auth_18 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_17 ) == ( 2'b01 ) |-> sig_15 == tx_3 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 6'bxx1x0x ) |-> err_14 == data_9 ;endproperty \nproperty name: ( control_flag_register_17 ) == ( 7'b00xxx00 ) |-> fsm_1 == tx_5 ;endproperty \nproperty name; ( ( control_flag_register_17 ) != 2'b01 ) || ( ( control_flag_register_17 ) != 6'bxx1x0x ) || ( control_flag_register_17 ) != 7'b00xxx00 ) ) |-> auth_18 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_18 ) \n   5'h3 : begin\n     rx_11 = tx_18;\n   end\n   default : begin \n     hw_14 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_18 ) == ( 5'h3 ) |-> rx_11 == tx_18 ;endproperty \nproperty name; ( error_flag_18 ) != 5'h3 ) ) |-> hw_14 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   7'b1001010 : begin\n     tx_17 = auth_20;\n   end\n   6'bx10xxx : begin\n     err_17 = core_16;\n   end\n   default : begin \n     cfg_10 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_2 ) == ( 7'b1001010 ) |-> tx_17 == auth_20 ;endproperty \nproperty name: ( status_output_buffer_2 ) == ( 6'bx10xxx ) |-> err_17 == core_16 ;endproperty \nproperty name; ( ( status_output_buffer_2 ) != 7'b1001010 ) || ( status_output_buffer_2 ) != 6'bx10xxx ) ) |-> cfg_10 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_1 ) \n   6'b01x0x1 : begin\n     cfg_2 = rx_18;\n   end\n   3'bx1x : begin\n     reg_6 = hw_13;\n   end\n   4'b0111 : begin\n     hw_4 = chip_15;\n   end\n   7'b001xxx1 : begin\n     tx_12 = core_20;\n   end\n   7'b11111x0 : begin\n     clk_11 = rx_7;\n   end\n   default : begin \n     auth_19 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_1 ) == ( 6'b01x0x1 ) |-> cfg_2 == rx_18 ;endproperty \nproperty name: ( data_ready_1 ) == ( 3'bx1x ) |-> reg_6 == hw_13 ;endproperty \nproperty name: ( data_ready_1 ) == ( 4'b0111 ) |-> hw_4 == chip_15 ;endproperty \nproperty name: ( data_ready_1 ) == ( 7'b001xxx1 ) |-> tx_12 == core_20 ;endproperty \nproperty name: ( data_ready_1 ) == ( 7'b11111x0 ) |-> clk_11 == rx_7 ;endproperty \nproperty name; ( ( data_ready_1 ) != 6'b01x0x1 ) || ( ( data_ready_1 ) != 3'bx1x ) || ( ( data_ready_1 ) != 4'b0111 ) || ( ( data_ready_1 ) != 7'b001xxx1 ) || ( data_ready_1 ) != 7'b11111x0 ) ) |-> auth_19 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_2 ) \n   4'b101x : begin\n     clk_12 = reg_14;\n   end\n   6'bx0xx00 : begin\n     cfg_11 = rst_6;\n   end\n   default : begin \n     hw_5 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_2 ) == ( 4'b101x ) |-> clk_12 == reg_14 ;endproperty \nproperty name: ( output_register_2 ) == ( 6'bx0xx00 ) |-> cfg_11 == rst_6 ;endproperty \nproperty name; ( ( output_register_2 ) != 4'b101x ) || ( output_register_2 ) != 6'bx0xx00 ) ) |-> hw_5 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_6 ) \n   6'h21 : begin\n     rst_18 = rx_4;\n   end\n   7'b1001x01 : begin\n     rst_9 = rx_17;\n   end\n   7'bx0x01xx : begin\n     fsm_8 = chip_4;\n   end\n   6'b00xxx1 : begin\n     sig_20 = tx_9;\n   end\n   7'b11xx0x1 : begin\n     rx_13 = rst_3;\n   end\n   default : begin \n     cfg_5 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_6 ) == ( 6'h21 ) |-> rst_18 == rx_4 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( 7'b1001x01 ) |-> rst_9 == rx_17 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( 7'bx0x01xx ) |-> fsm_8 == chip_4 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( 6'b00xxx1 ) |-> sig_20 == tx_9 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( 7'b11xx0x1 ) |-> rx_13 == rst_3 ;endproperty \nproperty name; ( ( control_status_buffer_6 ) != 6'h21 ) || ( ( control_status_buffer_6 ) != 7'b1001x01 ) || ( ( control_status_buffer_6 ) != 7'bx0x01xx ) || ( ( control_status_buffer_6 ) != 6'b00xxx1 ) || ( control_status_buffer_6 ) != 7'b11xx0x1 ) ) |-> cfg_5 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_18 ) \n   5'h1 : begin\n     auth_16 = core_14;\n   end\n   7'bx0x01x0 : begin\n     core_4 = rst_13;\n   end\n   default : begin \n     err_10 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( output_status_18 ) == ( 5'h1 ) |-> auth_16 == core_14 ;endproperty \nproperty name: ( output_status_18 ) == ( 7'bx0x01x0 ) |-> core_4 == rst_13 ;endproperty \nproperty name; ( ( output_status_18 ) != 5'h1 ) || ( output_status_18 ) != 7'bx0x01x0 ) ) |-> err_10 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_9 ) \n   7'h7a : begin\n     cfg_11 = chip_11;\n   end\n   6'b0x0x0x : begin\n     hw_12 = fsm_3;\n   end\n   7'h6a : begin\n     sig_6 = fsm_10;\n   end\n   default : begin \n     chip_17 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( address_9 ) == ( 7'h7a ) |-> cfg_11 == chip_11 ;endproperty \nproperty name: ( address_9 ) == ( 6'b0x0x0x ) |-> hw_12 == fsm_3 ;endproperty \nproperty name: ( address_9 ) == ( 7'h6a ) |-> sig_6 == fsm_10 ;endproperty \nproperty name; ( ( address_9 ) != 7'h7a ) || ( ( address_9 ) != 6'b0x0x0x ) || ( address_9 ) != 7'h6a ) ) |-> chip_17 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_5 ) \n   7'bx1xx1xx : begin\n     err_13 = sig_2;\n   end\n   default : begin \n     rst_2 = chip_3;\n   end\nendcase",
        "Assertion": "property name: ( control_data_5 ) == ( 7'bx1xx1xx ) |-> err_13 == sig_2 ;endproperty \nproperty name; ( control_data_5 ) != 7'bx1xx1xx ) ) |-> rst_2 == chip_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_1 ) \n   7'b1011x11 : begin\n     sig_4 = rst_16;\n   end\n   6'b111111 : begin\n     rst_19 = auth_18;\n   end\n   6'b010010 : begin\n     cfg_3 = chip_15;\n   end\n   7'h1x : begin\n     hw_5 = cfg_11;\n   end\n   3'b0xx : begin\n     tx_11 = tx_19;\n   end\n   default : begin \n     tx_17 = tx_2;\n   end\nendcase",
        "Assertion": "property name: ( input_status_1 ) == ( 7'b1011x11 ) |-> sig_4 == rst_16 ;endproperty \nproperty name: ( input_status_1 ) == ( 6'b111111 ) |-> rst_19 == auth_18 ;endproperty \nproperty name: ( input_status_1 ) == ( 6'b010010 ) |-> cfg_3 == chip_15 ;endproperty \nproperty name: ( input_status_1 ) == ( 7'h1x ) |-> hw_5 == cfg_11 ;endproperty \nproperty name: ( input_status_1 ) == ( 3'b0xx ) |-> tx_11 == tx_19 ;endproperty \nproperty name; ( ( input_status_1 ) != 7'b1011x11 ) || ( ( input_status_1 ) != 6'b111111 ) || ( ( input_status_1 ) != 6'b010010 ) || ( ( input_status_1 ) != 7'h1x ) || ( input_status_1 ) != 3'b0xx ) ) |-> tx_17 == tx_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_18 ) \n   6'b1111xx : begin\n     rst_11 = reg_3;\n   end\n   2'h0 : begin\n     chip_8 = data_1;\n   end\n   default : begin \n     clk_7 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( control_input_18 ) == ( 6'b1111xx ) |-> rst_11 == reg_3 ;endproperty \nproperty name: ( control_input_18 ) == ( 2'h0 ) |-> chip_8 == data_1 ;endproperty \nproperty name; ( ( control_input_18 ) != 6'b1111xx ) || ( control_input_18 ) != 2'h0 ) ) |-> clk_7 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   7'bxxx0x00 : begin\n     fsm_14 = err_16;\n   end\n   7'bx001111 : begin\n     err_16 = err_4;\n   end\n   6'b0x1100 : begin\n     reg_2 = hw_17;\n   end\n   default : begin \n     chip_18 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_6 ) == ( 7'bxxx0x00 ) |-> fsm_14 == err_16 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 7'bx001111 ) |-> err_16 == err_4 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 6'b0x1100 ) |-> reg_2 == hw_17 ;endproperty \nproperty name; ( ( status_register_status_6 ) != 7'bxxx0x00 ) || ( ( status_register_status_6 ) != 7'bx001111 ) || ( status_register_status_6 ) != 6'b0x1100 ) ) |-> chip_18 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_14 ) \n   5'h14 : begin\n     chip_4 = fsm_9;\n   end\n   7'h5x : begin\n     err_15 = auth_9;\n   end\n   6'h0 : begin\n     cfg_17 = auth_1;\n   end\n   default : begin \n     tx_3 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_14 ) == ( 5'h14 ) |-> chip_4 == fsm_9 ;endproperty \nproperty name: ( input_buffer_status_14 ) == ( 7'h5x ) |-> err_15 == auth_9 ;endproperty \nproperty name: ( input_buffer_status_14 ) == ( 6'h0 ) |-> cfg_17 == auth_1 ;endproperty \nproperty name; ( ( input_buffer_status_14 ) != 5'h14 ) || ( ( input_buffer_status_14 ) != 7'h5x ) || ( input_buffer_status_14 ) != 6'h0 ) ) |-> tx_3 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_16 ) \n   7'bxx1xx1x : begin\n     sig_12 = tx_20;\n   end\n   7'b000xxx1 : begin\n     rst_19 = tx_11;\n   end\n   default : begin \n     auth_14 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( status_register_16 ) == ( 7'bxx1xx1x ) |-> sig_12 == tx_20 ;endproperty \nproperty name: ( status_register_16 ) == ( 7'b000xxx1 ) |-> rst_19 == tx_11 ;endproperty \nproperty name; ( ( status_register_16 ) != 7'bxx1xx1x ) || ( status_register_16 ) != 7'b000xxx1 ) ) |-> auth_14 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_20 ) \n   7'bxx0xx0x : begin\n     reg_6 = sig_11;\n   end\n   6'b0x0xx0 : begin\n     auth_19 = chip_5;\n   end\n   default : begin \n     clk_5 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_20 ) == ( 7'bxx0xx0x ) |-> reg_6 == sig_11 ;endproperty \nproperty name: ( start_bit_20 ) == ( 6'b0x0xx0 ) |-> auth_19 == chip_5 ;endproperty \nproperty name; ( ( start_bit_20 ) != 7'bxx0xx0x ) || ( start_bit_20 ) != 6'b0x0xx0 ) ) |-> clk_5 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_1 ) \n   6'b011x01 : begin\n     core_1 = tx_6;\n   end\n   7'bx01xx0x : begin\n     hw_9 = auth_5;\n   end\n   7'b111xxxx : begin\n     auth_7 = sig_8;\n   end\n   7'b0x00x10 : begin\n     auth_9 = chip_6;\n   end\n   4'b00x0 : begin\n     err_20 = data_5;\n   end\n   default : begin \n     rst_4 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_1 ) == ( 6'b011x01 ) |-> core_1 == tx_6 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 7'bx01xx0x ) |-> hw_9 == auth_5 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 7'b111xxxx ) |-> auth_7 == sig_8 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 7'b0x00x10 ) |-> auth_9 == chip_6 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 4'b00x0 ) |-> err_20 == data_5 ;endproperty \nproperty name; ( ( input_status_register_1 ) != 6'b011x01 ) || ( ( input_status_register_1 ) != 7'bx01xx0x ) || ( ( input_status_register_1 ) != 7'b111xxxx ) || ( ( input_status_register_1 ) != 7'b0x00x10 ) || ( input_status_register_1 ) != 4'b00x0 ) ) |-> rst_4 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_3 ) \n   5'b00011 : begin\n     rst_9 = fsm_6;\n   end\n   default : begin \n     fsm_2 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( control_input_3 ) == ( 5'b00011 ) |-> rst_9 == fsm_6 ;endproperty \nproperty name; ( control_input_3 ) != 5'b00011 ) ) |-> fsm_2 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_7 ) \n   7'bx101x1x : begin\n     chip_19 = core_18;\n   end\n   default : begin \n     clk_11 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( status_control_7 ) == ( 7'bx101x1x ) |-> chip_19 == core_18 ;endproperty \nproperty name; ( status_control_7 ) != 7'bx101x1x ) ) |-> clk_11 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_16 ) \n   7'b11000xx : begin\n     hw_7 = chip_6;\n   end\n   7'bx010111 : begin\n     rx_19 = reg_12;\n   end\n   default : begin \n     rst_19 = chip_12;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_16 ) == ( 7'b11000xx ) |-> hw_7 == chip_6 ;endproperty \nproperty name: ( operation_status_16 ) == ( 7'bx010111 ) |-> rx_19 == reg_12 ;endproperty \nproperty name; ( ( operation_status_16 ) != 7'b11000xx ) || ( operation_status_16 ) != 7'bx010111 ) ) |-> rst_19 == chip_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_9 ) \n   7'b1001x00 : begin\n     auth_7 = chip_6;\n   end\n   default : begin \n     auth_17 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_9 ) == ( 7'b1001x00 ) |-> auth_7 == chip_6 ;endproperty \nproperty name; ( operation_status_9 ) != 7'b1001x00 ) ) |-> auth_17 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_20 ) \n   5'b0x100 : begin\n     hw_19 = auth_14;\n   end\n   7'bx1000x0 : begin\n     fsm_2 = fsm_4;\n   end\n   7'bx110x01 : begin\n     fsm_3 = err_19;\n   end\n   7'b1xxxxx1 : begin\n     auth_13 = err_4;\n   end\n   default : begin \n     clk_1 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( status_register_20 ) == ( 5'b0x100 ) |-> hw_19 == auth_14 ;endproperty \nproperty name: ( status_register_20 ) == ( 7'bx1000x0 ) |-> fsm_2 == fsm_4 ;endproperty \nproperty name: ( status_register_20 ) == ( 7'bx110x01 ) |-> fsm_3 == err_19 ;endproperty \nproperty name: ( status_register_20 ) == ( 7'b1xxxxx1 ) |-> auth_13 == err_4 ;endproperty \nproperty name; ( ( status_register_20 ) != 5'b0x100 ) || ( ( status_register_20 ) != 7'bx1000x0 ) || ( ( status_register_20 ) != 7'bx110x01 ) || ( status_register_20 ) != 7'b1xxxxx1 ) ) |-> clk_1 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_10 ) \n   6'b100101 : begin\n     fsm_16 = clk_3;\n   end\n   7'b0110xx0 : begin\n     cfg_9 = rx_18;\n   end\n   6'bx10100 : begin\n     rst_16 = auth_5;\n   end\n   default : begin \n     reg_13 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_10 ) == ( 6'b100101 ) |-> fsm_16 == clk_3 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 7'b0110xx0 ) |-> cfg_9 == rx_18 ;endproperty \nproperty name: ( status_register_buffer_10 ) == ( 6'bx10100 ) |-> rst_16 == auth_5 ;endproperty \nproperty name; ( ( status_register_buffer_10 ) != 6'b100101 ) || ( ( status_register_buffer_10 ) != 7'b0110xx0 ) || ( status_register_buffer_10 ) != 6'bx10100 ) ) |-> reg_13 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_2 ) \n   7'b001x010 : begin\n     err_3 = err_16;\n   end\n   7'b1100000 : begin\n     chip_13 = rx_3;\n   end\n   5'bxxxx0 : begin\n     reg_8 = chip_13;\n   end\n   7'bx1x1xxx : begin\n     err_2 = tx_5;\n   end\n   default : begin \n     sig_9 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( input_status_2 ) == ( 7'b001x010 ) |-> err_3 == err_16 ;endproperty \nproperty name: ( input_status_2 ) == ( 7'b1100000 ) |-> chip_13 == rx_3 ;endproperty \nproperty name: ( input_status_2 ) == ( 5'bxxxx0 ) |-> reg_8 == chip_13 ;endproperty \nproperty name: ( input_status_2 ) == ( 7'bx1x1xxx ) |-> err_2 == tx_5 ;endproperty \nproperty name; ( ( input_status_2 ) != 7'b001x010 ) || ( ( input_status_2 ) != 7'b1100000 ) || ( ( input_status_2 ) != 5'bxxxx0 ) || ( input_status_2 ) != 7'bx1x1xxx ) ) |-> sig_9 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_18 ) \n   5'b0xx10 : begin\n     clk_13 = clk_17;\n   end\n   7'bx0010x0 : begin\n     fsm_1 = data_7;\n   end\n   7'bx010x11 : begin\n     fsm_17 = clk_11;\n   end\n   7'b1x1001x : begin\n     core_19 = sig_4;\n   end\n   tx_3 : begin\n     clk_9 = rst_18;\n   end\n   default : begin \n     tx_7 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( status_output_18 ) == ( 5'b0xx10 ) |-> clk_13 == clk_17 ;endproperty \nproperty name: ( status_output_18 ) == ( 7'bx0010x0 ) |-> fsm_1 == data_7 ;endproperty \nproperty name: ( status_output_18 ) == ( 7'bx010x11 ) |-> fsm_17 == clk_11 ;endproperty \nproperty name: ( status_output_18 ) == ( 7'b1x1001x ) |-> core_19 == sig_4 ;endproperty \nproperty name: ( status_output_18 ) == ( tx_3 ) |-> clk_9 == rst_18 ;endproperty \nproperty name; ( ( status_output_18 ) != 5'b0xx10 ) || ( ( status_output_18 ) != 7'bx0010x0 ) || ( ( status_output_18 ) != 7'bx010x11 ) || ( ( status_output_18 ) != 7'b1x1001x ) || ( status_output_18 ) != tx_3 ) ) |-> tx_7 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_13 ) \n   7'b1101001 : begin\n     err_20 = fsm_18;\n   end\n   7'bxxx1x1x : begin\n     hw_3 = rx_9;\n   end\n   5'bx00x1 : begin\n     hw_18 = sig_7;\n   end\n   7'bxx0x0xx : begin\n     fsm_2 = hw_13;\n   end\n   default : begin \n     err_11 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_13 ) == ( 7'b1101001 ) |-> err_20 == fsm_18 ;endproperty \nproperty name: ( output_buffer_status_13 ) == ( 7'bxxx1x1x ) |-> hw_3 == rx_9 ;endproperty \nproperty name: ( output_buffer_status_13 ) == ( 5'bx00x1 ) |-> hw_18 == sig_7 ;endproperty \nproperty name: ( output_buffer_status_13 ) == ( 7'bxx0x0xx ) |-> fsm_2 == hw_13 ;endproperty \nproperty name; ( ( output_buffer_status_13 ) != 7'b1101001 ) || ( ( output_buffer_status_13 ) != 7'bxxx1x1x ) || ( ( output_buffer_status_13 ) != 5'bx00x1 ) || ( output_buffer_status_13 ) != 7'bxx0x0xx ) ) |-> err_11 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_14 ) \n   6'b110x0x : begin\n     hw_4 = err_15;\n   end\n   default : begin \n     fsm_7 = auth_18;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_14 ) == ( 6'b110x0x ) |-> hw_4 == err_15 ;endproperty \nproperty name; ( transfer_complete_14 ) != 6'b110x0x ) ) |-> fsm_7 == auth_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_18 ) \n   6'h1e : begin\n     tx_20 = auth_3;\n   end\n   clk_8 : begin\n     clk_12 = reg_6;\n   end\n   default : begin \n     chip_16 = rx_5;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_18 ) == ( 6'h1e ) |-> tx_20 == auth_3 ;endproperty \nproperty name: ( write_complete_18 ) == ( clk_8 ) |-> clk_12 == reg_6 ;endproperty \nproperty name; ( ( write_complete_18 ) != 6'h1e ) || ( write_complete_18 ) != clk_8 ) ) |-> chip_16 == rx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_11 ) \n   7'h3e : begin\n     tx_18 = fsm_18;\n   end\n   6'bx00x0x : begin\n     sig_14 = fsm_16;\n   end\n   default : begin \n     sig_11 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_11 ) == ( 7'h3e ) |-> tx_18 == fsm_18 ;endproperty \nproperty name: ( error_flag_11 ) == ( 6'bx00x0x ) |-> sig_14 == fsm_16 ;endproperty \nproperty name; ( ( error_flag_11 ) != 7'h3e ) || ( error_flag_11 ) != 6'bx00x0x ) ) |-> sig_11 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_10 ) \n   6'bx1101x : begin\n     cfg_11 = fsm_19;\n   end\n   4'b1001 : begin\n     clk_2 = rx_1;\n   end\n   6'b010100 : begin\n     tx_9 = chip_6;\n   end\n   7'b0x000x0 : begin\n     auth_5 = chip_14;\n   end\n   6'bx00110 : begin\n     cfg_6 = data_4;\n   end\n   default : begin \n     hw_7 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( control_input_10 ) == ( 6'bx1101x ) |-> cfg_11 == fsm_19 ;endproperty \nproperty name: ( control_input_10 ) == ( 4'b1001 ) |-> clk_2 == rx_1 ;endproperty \nproperty name: ( control_input_10 ) == ( 6'b010100 ) |-> tx_9 == chip_6 ;endproperty \nproperty name: ( control_input_10 ) == ( 7'b0x000x0 ) |-> auth_5 == chip_14 ;endproperty \nproperty name: ( control_input_10 ) == ( 6'bx00110 ) |-> cfg_6 == data_4 ;endproperty \nproperty name; ( ( control_input_10 ) != 6'bx1101x ) || ( ( control_input_10 ) != 4'b1001 ) || ( ( control_input_10 ) != 6'b010100 ) || ( ( control_input_10 ) != 7'b0x000x0 ) || ( control_input_10 ) != 6'bx00110 ) ) |-> hw_7 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_6 ) \n   7'h3d : begin\n     rst_19 = hw_8;\n   end\n   err_5 : begin\n     core_15 = cfg_5;\n   end\n   6'b000110 : begin\n     core_11 = fsm_12;\n   end\n   default : begin \n     tx_14 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_6 ) == ( 7'h3d ) |-> rst_19 == hw_8 ;endproperty \nproperty name: ( input_buffer_6 ) == ( err_5 ) |-> core_15 == cfg_5 ;endproperty \nproperty name: ( input_buffer_6 ) == ( 6'b000110 ) |-> core_11 == fsm_12 ;endproperty \nproperty name; ( ( input_buffer_6 ) != 7'h3d ) || ( ( input_buffer_6 ) != err_5 ) || ( input_buffer_6 ) != 6'b000110 ) ) |-> tx_14 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_13 ) \n   5'b00011 : begin\n     rst_18 = chip_17;\n   end\n   6'bxx0101 : begin\n     sig_14 = reg_7;\n   end\n   5'h9 : begin\n     cfg_12 = err_10;\n   end\n   7'b0x1111x : begin\n     data_6 = sig_13;\n   end\n   7'b1001001 : begin\n     tx_5 = rst_15;\n   end\n   default : begin \n     rst_4 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( data_status_13 ) == ( 5'b00011 ) |-> rst_18 == chip_17 ;endproperty \nproperty name: ( data_status_13 ) == ( 6'bxx0101 ) |-> sig_14 == reg_7 ;endproperty \nproperty name: ( data_status_13 ) == ( 5'h9 ) |-> cfg_12 == err_10 ;endproperty \nproperty name: ( data_status_13 ) == ( 7'b0x1111x ) |-> data_6 == sig_13 ;endproperty \nproperty name: ( data_status_13 ) == ( 7'b1001001 ) |-> tx_5 == rst_15 ;endproperty \nproperty name; ( ( data_status_13 ) != 5'b00011 ) || ( ( data_status_13 ) != 6'bxx0101 ) || ( ( data_status_13 ) != 5'h9 ) || ( ( data_status_13 ) != 7'b0x1111x ) || ( data_status_13 ) != 7'b1001001 ) ) |-> rst_4 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_15 ) \n   7'b00x11x0 : begin\n     rst_18 = sig_5;\n   end\n   7'bxx1101x : begin\n     tx_13 = rx_7;\n   end\n   7'bx0xxx1x : begin\n     cfg_2 = tx_10;\n   end\n   7'b001xxxx : begin\n     chip_11 = clk_11;\n   end\n   6'bx01x1x : begin\n     err_14 = core_14;\n   end\n   default : begin \n     data_16 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_15 ) == ( 7'b00x11x0 ) |-> rst_18 == sig_5 ;endproperty \nproperty name: ( operation_code_15 ) == ( 7'bxx1101x ) |-> tx_13 == rx_7 ;endproperty \nproperty name: ( operation_code_15 ) == ( 7'bx0xxx1x ) |-> cfg_2 == tx_10 ;endproperty \nproperty name: ( operation_code_15 ) == ( 7'b001xxxx ) |-> chip_11 == clk_11 ;endproperty \nproperty name: ( operation_code_15 ) == ( 6'bx01x1x ) |-> err_14 == core_14 ;endproperty \nproperty name; ( ( operation_code_15 ) != 7'b00x11x0 ) || ( ( operation_code_15 ) != 7'bxx1101x ) || ( ( operation_code_15 ) != 7'bx0xxx1x ) || ( ( operation_code_15 ) != 7'b001xxxx ) || ( operation_code_15 ) != 6'bx01x1x ) ) |-> data_16 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_3 ) \n   6'b0x0x10 : begin\n     clk_16 = hw_2;\n   end\n   7'h6a : begin\n     reg_19 = sig_6;\n   end\n   7'b0001x1x : begin\n     rst_2 = cfg_16;\n   end\n   4'b1110 : begin\n     err_3 = cfg_8;\n   end\n   7'b0110xx0 : begin\n     rst_1 = cfg_10;\n   end\n   default : begin \n     reg_20 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( control_status_3 ) == ( 6'b0x0x10 ) |-> clk_16 == hw_2 ;endproperty \nproperty name: ( control_status_3 ) == ( 7'h6a ) |-> reg_19 == sig_6 ;endproperty \nproperty name: ( control_status_3 ) == ( 7'b0001x1x ) |-> rst_2 == cfg_16 ;endproperty \nproperty name: ( control_status_3 ) == ( 4'b1110 ) |-> err_3 == cfg_8 ;endproperty \nproperty name: ( control_status_3 ) == ( 7'b0110xx0 ) |-> rst_1 == cfg_10 ;endproperty \nproperty name; ( ( control_status_3 ) != 6'b0x0x10 ) || ( ( control_status_3 ) != 7'h6a ) || ( ( control_status_3 ) != 7'b0001x1x ) || ( ( control_status_3 ) != 4'b1110 ) || ( control_status_3 ) != 7'b0110xx0 ) ) |-> reg_20 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_10 ) \n   7'bxxxx0x0 : begin\n     cfg_11 = hw_5;\n   end\n   default : begin \n     tx_9 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_10 ) == ( 7'bxxxx0x0 ) |-> cfg_11 == hw_5 ;endproperty \nproperty name; ( instruction_register_10 ) != 7'bxxxx0x0 ) ) |-> tx_9 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_7 ) \n   4'b010x : begin\n     clk_8 = chip_7;\n   end\n   default : begin \n     reg_6 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( address_status_7 ) == ( 4'b010x ) |-> clk_8 == chip_7 ;endproperty \nproperty name; ( address_status_7 ) != 4'b010x ) ) |-> reg_6 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_6 ) \n   7'b0011001 : begin\n     auth_16 = fsm_5;\n   end\n   6'b0x0xx1 : begin\n     err_19 = fsm_17;\n   end\n   5'b00100 : begin\n     rx_7 = chip_6;\n   end\n   7'b10xxxxx : begin\n     sig_3 = rx_11;\n   end\n   default : begin \n     fsm_5 = hw_2;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_6 ) == ( 7'b0011001 ) |-> auth_16 == fsm_5 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 6'b0x0xx1 ) |-> err_19 == fsm_17 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 5'b00100 ) |-> rx_7 == chip_6 ;endproperty \nproperty name: ( output_register_status_6 ) == ( 7'b10xxxxx ) |-> sig_3 == rx_11 ;endproperty \nproperty name; ( ( output_register_status_6 ) != 7'b0011001 ) || ( ( output_register_status_6 ) != 6'b0x0xx1 ) || ( ( output_register_status_6 ) != 5'b00100 ) || ( output_register_status_6 ) != 7'b10xxxxx ) ) |-> fsm_5 == hw_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_1 ) \n   6'h29 : begin\n     cfg_4 = reg_20;\n   end\n   5'b01010 : begin\n     fsm_17 = reg_17;\n   end\n   6'b011000 : begin\n     clk_16 = chip_15;\n   end\n   6'bxx0x0x : begin\n     reg_14 = hw_10;\n   end\n   default : begin \n     err_17 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_1 ) == ( 6'h29 ) |-> cfg_4 == reg_20 ;endproperty \nproperty name: ( flag_control_status_1 ) == ( 5'b01010 ) |-> fsm_17 == reg_17 ;endproperty \nproperty name: ( flag_control_status_1 ) == ( 6'b011000 ) |-> clk_16 == chip_15 ;endproperty \nproperty name: ( flag_control_status_1 ) == ( 6'bxx0x0x ) |-> reg_14 == hw_10 ;endproperty \nproperty name; ( ( flag_control_status_1 ) != 6'h29 ) || ( ( flag_control_status_1 ) != 5'b01010 ) || ( ( flag_control_status_1 ) != 6'b011000 ) || ( flag_control_status_1 ) != 6'bxx0x0x ) ) |-> err_17 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_2 ) \n   7'b0x1x000 : begin\n     rst_1 = core_1;\n   end\n   default : begin \n     err_18 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( control_word_2 ) == ( 7'b0x1x000 ) |-> rst_1 == core_1 ;endproperty \nproperty name; ( control_word_2 ) != 7'b0x1x000 ) ) |-> err_18 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   6'b0x1x01 : begin\n     cfg_4 = err_11;\n   end\n   default : begin \n     hw_5 = data_4;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_2 ) == ( 6'b0x1x01 ) |-> cfg_4 == err_11 ;endproperty \nproperty name; ( control_status_buffer_2 ) != 6'b0x1x01 ) ) |-> hw_5 == data_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_19 ) \n   6'b001011 : begin\n     fsm_20 = clk_10;\n   end\n   default : begin \n     cfg_5 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( output_status_19 ) == ( 6'b001011 ) |-> fsm_20 == clk_10 ;endproperty \nproperty name; ( output_status_19 ) != 6'b001011 ) ) |-> cfg_5 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_19 ) \n   2'b00 : begin\n     auth_19 = hw_15;\n   end\n   default : begin \n     err_1 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_input_19 ) == ( 2'b00 ) |-> auth_19 == hw_15 ;endproperty \nproperty name; ( control_input_19 ) != 2'b00 ) ) |-> err_1 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_9 ) \n   7'bxxxxxx0 : begin\n     cfg_12 = clk_7;\n   end\n   7'b0xxx001 : begin\n     data_5 = cfg_5;\n   end\n   6'b0x0x0x : begin\n     clk_8 = auth_2;\n   end\n   7'b0001010 : begin\n     chip_3 = err_9;\n   end\n   core_15 : begin\n     core_11 = tx_12;\n   end\n   default : begin \n     tx_19 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( read_data_9 ) == ( 7'bxxxxxx0 ) |-> cfg_12 == clk_7 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'b0xxx001 ) |-> data_5 == cfg_5 ;endproperty \nproperty name: ( read_data_9 ) == ( 6'b0x0x0x ) |-> clk_8 == auth_2 ;endproperty \nproperty name: ( read_data_9 ) == ( 7'b0001010 ) |-> chip_3 == err_9 ;endproperty \nproperty name: ( read_data_9 ) == ( core_15 ) |-> core_11 == tx_12 ;endproperty \nproperty name; ( ( read_data_9 ) != 7'bxxxxxx0 ) || ( ( read_data_9 ) != 7'b0xxx001 ) || ( ( read_data_9 ) != 6'b0x0x0x ) || ( ( read_data_9 ) != 7'b0001010 ) || ( read_data_9 ) != core_15 ) ) |-> tx_19 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_14 ) \n   6'b0xxx00 : begin\n     auth_5 = sig_13;\n   end\n   7'b1x1111x : begin\n     rx_11 = rx_7;\n   end\n   7'bx1x1x1x : begin\n     core_5 = rx_17;\n   end\n   5'hb : begin\n     data_14 = chip_20;\n   end\n   default : begin \n     sig_18 = core_1;\n   end\nendcase",
        "Assertion": "property name: ( output_status_14 ) == ( 6'b0xxx00 ) |-> auth_5 == sig_13 ;endproperty \nproperty name: ( output_status_14 ) == ( 7'b1x1111x ) |-> rx_11 == rx_7 ;endproperty \nproperty name: ( output_status_14 ) == ( 7'bx1x1x1x ) |-> core_5 == rx_17 ;endproperty \nproperty name: ( output_status_14 ) == ( 5'hb ) |-> data_14 == chip_20 ;endproperty \nproperty name; ( ( output_status_14 ) != 6'b0xxx00 ) || ( ( output_status_14 ) != 7'b1x1111x ) || ( ( output_status_14 ) != 7'bx1x1x1x ) || ( output_status_14 ) != 5'hb ) ) |-> sig_18 == core_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_7 ) \n   7'b11xx101 : begin\n     reg_1 = core_12;\n   end\n   default : begin \n     rx_8 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( address_status_7 ) == ( 7'b11xx101 ) |-> reg_1 == core_12 ;endproperty \nproperty name; ( address_status_7 ) != 7'b11xx101 ) ) |-> rx_8 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_8 ) \n   7'bxxxx101 : begin\n     rx_5 = hw_16;\n   end\n   7'b1100x01 : begin\n     sig_14 = rst_4;\n   end\n   7'bx1x10xx : begin\n     data_1 = tx_14;\n   end\n   default : begin \n     auth_17 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( output_register_8 ) == ( 7'bxxxx101 ) |-> rx_5 == hw_16 ;endproperty \nproperty name: ( output_register_8 ) == ( 7'b1100x01 ) |-> sig_14 == rst_4 ;endproperty \nproperty name: ( output_register_8 ) == ( 7'bx1x10xx ) |-> data_1 == tx_14 ;endproperty \nproperty name; ( ( output_register_8 ) != 7'bxxxx101 ) || ( ( output_register_8 ) != 7'b1100x01 ) || ( output_register_8 ) != 7'bx1x10xx ) ) |-> auth_17 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_16 ) \n   7'bxxx0010 : begin\n     auth_16 = reg_12;\n   end\n   default : begin \n     auth_19 = clk_19;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_16 ) == ( 7'bxxx0010 ) |-> auth_16 == reg_12 ;endproperty \nproperty name; ( data_buffer_16 ) != 7'bxxx0010 ) ) |-> auth_19 == clk_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_8 ) \n   7'bxx01110 : begin\n     data_11 = clk_17;\n   end\n   6'bxx1x10 : begin\n     data_7 = core_12;\n   end\n   7'h42 : begin\n     fsm_7 = sig_14;\n   end\n   7'h11 : begin\n     err_13 = clk_2;\n   end\n   6'b0x11x0 : begin\n     sig_14 = data_1;\n   end\n   default : begin \n     clk_8 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( enable_8 ) == ( 7'bxx01110 ) |-> data_11 == clk_17 ;endproperty \nproperty name: ( enable_8 ) == ( 6'bxx1x10 ) |-> data_7 == core_12 ;endproperty \nproperty name: ( enable_8 ) == ( 7'h42 ) |-> fsm_7 == sig_14 ;endproperty \nproperty name: ( enable_8 ) == ( 7'h11 ) |-> err_13 == clk_2 ;endproperty \nproperty name: ( enable_8 ) == ( 6'b0x11x0 ) |-> sig_14 == data_1 ;endproperty \nproperty name; ( ( enable_8 ) != 7'bxx01110 ) || ( ( enable_8 ) != 6'bxx1x10 ) || ( ( enable_8 ) != 7'h42 ) || ( ( enable_8 ) != 7'h11 ) || ( enable_8 ) != 6'b0x11x0 ) ) |-> clk_8 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_4 ) \n   7'bx01x0xx : begin\n     data_8 = chip_20;\n   end\n   6'b100xx1 : begin\n     core_2 = clk_5;\n   end\n   7'bxxx1x0x : begin\n     tx_20 = data_2;\n   end\n   7'h45 : begin\n     clk_11 = data_4;\n   end\n   7'h58 : begin\n     fsm_14 = chip_7;\n   end\n   default : begin \n     cfg_11 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_4 ) == ( 7'bx01x0xx ) |-> data_8 == chip_20 ;endproperty \nproperty name: ( read_enable_4 ) == ( 6'b100xx1 ) |-> core_2 == clk_5 ;endproperty \nproperty name: ( read_enable_4 ) == ( 7'bxxx1x0x ) |-> tx_20 == data_2 ;endproperty \nproperty name: ( read_enable_4 ) == ( 7'h45 ) |-> clk_11 == data_4 ;endproperty \nproperty name: ( read_enable_4 ) == ( 7'h58 ) |-> fsm_14 == chip_7 ;endproperty \nproperty name; ( ( read_enable_4 ) != 7'bx01x0xx ) || ( ( read_enable_4 ) != 6'b100xx1 ) || ( ( read_enable_4 ) != 7'bxxx1x0x ) || ( ( read_enable_4 ) != 7'h45 ) || ( read_enable_4 ) != 7'h58 ) ) |-> cfg_11 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_1 ) \n   6'bx0x110 : begin\n     hw_20 = tx_18;\n   end\n   7'bx11xx01 : begin\n     core_2 = err_14;\n   end\n   6'b01100x : begin\n     reg_4 = chip_16;\n   end\n   5'b0101x : begin\n     fsm_15 = cfg_2;\n   end\n   default : begin \n     reg_7 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_1 ) == ( 6'bx0x110 ) |-> hw_20 == tx_18 ;endproperty \nproperty name: ( output_status_register_1 ) == ( 7'bx11xx01 ) |-> core_2 == err_14 ;endproperty \nproperty name: ( output_status_register_1 ) == ( 6'b01100x ) |-> reg_4 == chip_16 ;endproperty \nproperty name: ( output_status_register_1 ) == ( 5'b0101x ) |-> fsm_15 == cfg_2 ;endproperty \nproperty name; ( ( output_status_register_1 ) != 6'bx0x110 ) || ( ( output_status_register_1 ) != 7'bx11xx01 ) || ( ( output_status_register_1 ) != 6'b01100x ) || ( output_status_register_1 ) != 5'b0101x ) ) |-> reg_7 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_8 ) \n   3'h2 : begin\n     chip_16 = cfg_16;\n   end\n   default : begin \n     rx_11 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( counter_8 ) == ( 3'h2 ) |-> chip_16 == cfg_16 ;endproperty \nproperty name; ( counter_8 ) != 3'h2 ) ) |-> rx_11 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_1 ) \n   6'h3f : begin\n     rst_5 = reg_6;\n   end\n   7'h8 : begin\n     reg_5 = data_15;\n   end\n   7'bxx1x0x1 : begin\n     rx_3 = clk_15;\n   end\n   default : begin \n     rst_18 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_1 ) == ( 6'h3f ) |-> rst_5 == reg_6 ;endproperty \nproperty name: ( output_status_register_1 ) == ( 7'h8 ) |-> reg_5 == data_15 ;endproperty \nproperty name: ( output_status_register_1 ) == ( 7'bxx1x0x1 ) |-> rx_3 == clk_15 ;endproperty \nproperty name; ( ( output_status_register_1 ) != 6'h3f ) || ( ( output_status_register_1 ) != 7'h8 ) || ( output_status_register_1 ) != 7'bxx1x0x1 ) ) |-> rst_18 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_3 ) \n   7'b000xxx1 : begin\n     data_19 = clk_18;\n   end\n   6'b1xx00x : begin\n     reg_8 = core_3;\n   end\n   7'h5f : begin\n     auth_19 = core_9;\n   end\n   6'b0x1x11 : begin\n     clk_14 = chip_17;\n   end\n   7'bx1x10xx : begin\n     reg_15 = err_12;\n   end\n   default : begin \n     sig_1 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( result_register_3 ) == ( 7'b000xxx1 ) |-> data_19 == clk_18 ;endproperty \nproperty name: ( result_register_3 ) == ( 6'b1xx00x ) |-> reg_8 == core_3 ;endproperty \nproperty name: ( result_register_3 ) == ( 7'h5f ) |-> auth_19 == core_9 ;endproperty \nproperty name: ( result_register_3 ) == ( 6'b0x1x11 ) |-> clk_14 == chip_17 ;endproperty \nproperty name: ( result_register_3 ) == ( 7'bx1x10xx ) |-> reg_15 == err_12 ;endproperty \nproperty name; ( ( result_register_3 ) != 7'b000xxx1 ) || ( ( result_register_3 ) != 6'b1xx00x ) || ( ( result_register_3 ) != 7'h5f ) || ( ( result_register_3 ) != 6'b0x1x11 ) || ( result_register_3 ) != 7'bx1x10xx ) ) |-> sig_1 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   6'h3f : begin\n     core_6 = hw_19;\n   end\n   6'b000110 : begin\n     hw_17 = auth_7;\n   end\n   7'bx00x1xx : begin\n     err_12 = auth_7;\n   end\n   3'bx1x : begin\n     rst_1 = hw_10;\n   end\n   7'b1x01x0x : begin\n     clk_20 = cfg_15;\n   end\n   default : begin \n     cfg_5 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_3 ) == ( 6'h3f ) |-> core_6 == hw_19 ;endproperty \nproperty name: ( ready_signal_3 ) == ( 6'b000110 ) |-> hw_17 == auth_7 ;endproperty \nproperty name: ( ready_signal_3 ) == ( 7'bx00x1xx ) |-> err_12 == auth_7 ;endproperty \nproperty name: ( ready_signal_3 ) == ( 3'bx1x ) |-> rst_1 == hw_10 ;endproperty \nproperty name: ( ready_signal_3 ) == ( 7'b1x01x0x ) |-> clk_20 == cfg_15 ;endproperty \nproperty name; ( ( ready_signal_3 ) != 6'h3f ) || ( ( ready_signal_3 ) != 6'b000110 ) || ( ( ready_signal_3 ) != 7'bx00x1xx ) || ( ( ready_signal_3 ) != 3'bx1x ) || ( ready_signal_3 ) != 7'b1x01x0x ) ) |-> cfg_5 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_2 ) \n   clk_8 : begin\n     rst_7 = rst_8;\n   end\n   default : begin \n     auth_2 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_2 ) == ( clk_8 ) |-> rst_7 == rst_8 ;endproperty \nproperty name; ( acknowledge_2 ) != clk_8 ) ) |-> auth_2 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_17 ) \n   7'b0x0x000 : begin\n     chip_5 = auth_2;\n   end\n   default : begin \n     core_1 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( data_in_17 ) == ( 7'b0x0x000 ) |-> chip_5 == auth_2 ;endproperty \nproperty name; ( data_in_17 ) != 7'b0x0x000 ) ) |-> core_1 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_8 ) \n   7'b111000x : begin\n     core_4 = rx_20;\n   end\n   7'hd : begin\n     rx_18 = err_11;\n   end\n   3'h6 : begin\n     auth_7 = tx_12;\n   end\n   7'h38 : begin\n     reg_17 = clk_13;\n   end\n   default : begin \n     cfg_8 = core_13;\n   end\nendcase",
        "Assertion": "property name: ( control_output_8 ) == ( 7'b111000x ) |-> core_4 == rx_20 ;endproperty \nproperty name: ( control_output_8 ) == ( 7'hd ) |-> rx_18 == err_11 ;endproperty \nproperty name: ( control_output_8 ) == ( 3'h6 ) |-> auth_7 == tx_12 ;endproperty \nproperty name: ( control_output_8 ) == ( 7'h38 ) |-> reg_17 == clk_13 ;endproperty \nproperty name; ( ( control_output_8 ) != 7'b111000x ) || ( ( control_output_8 ) != 7'hd ) || ( ( control_output_8 ) != 3'h6 ) || ( control_output_8 ) != 7'h38 ) ) |-> cfg_8 == core_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_1 ) \n   7'b010110x : begin\n     data_8 = cfg_17;\n   end\n   default : begin \n     err_16 = fsm_14;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_1 ) == ( 7'b010110x ) |-> data_8 == cfg_17 ;endproperty \nproperty name; ( interrupt_control_status_1 ) != 7'b010110x ) ) |-> err_16 == fsm_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_12 ) \n   7'b1011111 : begin\n     chip_8 = reg_9;\n   end\n   7'hxx : begin\n     cfg_10 = sig_5;\n   end\n   5'h17 : begin\n     tx_12 = rx_19;\n   end\n   5'b01x0x : begin\n     data_1 = err_15;\n   end\n   default : begin \n     auth_11 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_12 ) == ( 7'b1011111 ) |-> chip_8 == reg_9 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 7'hxx ) |-> cfg_10 == sig_5 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 5'h17 ) |-> tx_12 == rx_19 ;endproperty \nproperty name: ( input_buffer_status_12 ) == ( 5'b01x0x ) |-> data_1 == err_15 ;endproperty \nproperty name; ( ( input_buffer_status_12 ) != 7'b1011111 ) || ( ( input_buffer_status_12 ) != 7'hxx ) || ( ( input_buffer_status_12 ) != 5'h17 ) || ( input_buffer_status_12 ) != 5'b01x0x ) ) |-> auth_11 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_19 ) \n   6'b100x0x : begin\n     sig_1 = rx_20;\n   end\n   default : begin \n     clk_18 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_19 ) == ( 6'b100x0x ) |-> sig_1 == rx_20 ;endproperty \nproperty name; ( status_register_status_19 ) != 6'b100x0x ) ) |-> clk_18 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_1 ) \n   5'h2 : begin\n     clk_8 = cfg_7;\n   end\n   fsm_14 : begin\n     err_14 = reg_15;\n   end\n   default : begin \n     chip_13 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_1 ) == ( 5'h2 ) |-> clk_8 == cfg_7 ;endproperty \nproperty name: ( status_buffer_1 ) == ( fsm_14 ) |-> err_14 == reg_15 ;endproperty \nproperty name; ( ( status_buffer_1 ) != 5'h2 ) || ( status_buffer_1 ) != fsm_14 ) ) |-> chip_13 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_12 ) \n   6'bx1x10x : begin\n     reg_19 = tx_3;\n   end\n   default : begin \n     rx_2 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_12 ) == ( 6'bx1x10x ) |-> reg_19 == tx_3 ;endproperty \nproperty name; ( control_flag_12 ) != 6'bx1x10x ) ) |-> rx_2 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_17 ) \n   7'bx11xx1x : begin\n     rx_4 = err_18;\n   end\n   6'bx00x0x : begin\n     err_4 = hw_9;\n   end\n   7'bxxxxx0x : begin\n     chip_10 = sig_13;\n   end\n   6'b111x1x : begin\n     clk_13 = auth_3;\n   end\n   6'b110000 : begin\n     cfg_13 = tx_4;\n   end\n   default : begin \n     sig_5 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_17 ) == ( 7'bx11xx1x ) |-> rx_4 == err_18 ;endproperty \nproperty name: ( start_bit_17 ) == ( 6'bx00x0x ) |-> err_4 == hw_9 ;endproperty \nproperty name: ( start_bit_17 ) == ( 7'bxxxxx0x ) |-> chip_10 == sig_13 ;endproperty \nproperty name: ( start_bit_17 ) == ( 6'b111x1x ) |-> clk_13 == auth_3 ;endproperty \nproperty name: ( start_bit_17 ) == ( 6'b110000 ) |-> cfg_13 == tx_4 ;endproperty \nproperty name; ( ( start_bit_17 ) != 7'bx11xx1x ) || ( ( start_bit_17 ) != 6'bx00x0x ) || ( ( start_bit_17 ) != 7'bxxxxx0x ) || ( ( start_bit_17 ) != 6'b111x1x ) || ( start_bit_17 ) != 6'b110000 ) ) |-> sig_5 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_8 ) \n   7'b1x01001 : begin\n     rst_5 = rst_18;\n   end\n   6'bx00x0x : begin\n     sig_16 = auth_18;\n   end\n   default : begin \n     clk_18 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( read_data_8 ) == ( 7'b1x01001 ) |-> rst_5 == rst_18 ;endproperty \nproperty name: ( read_data_8 ) == ( 6'bx00x0x ) |-> sig_16 == auth_18 ;endproperty \nproperty name; ( ( read_data_8 ) != 7'b1x01001 ) || ( read_data_8 ) != 6'bx00x0x ) ) |-> clk_18 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_4 ) \n   7'b1x0110x : begin\n     data_13 = rx_3;\n   end\n   7'bx101x00 : begin\n     tx_19 = core_20;\n   end\n   7'h77 : begin\n     cfg_13 = rst_20;\n   end\n   default : begin \n     chip_7 = reg_6;\n   end\nendcase",
        "Assertion": "property name: ( data_out_4 ) == ( 7'b1x0110x ) |-> data_13 == rx_3 ;endproperty \nproperty name: ( data_out_4 ) == ( 7'bx101x00 ) |-> tx_19 == core_20 ;endproperty \nproperty name: ( data_out_4 ) == ( 7'h77 ) |-> cfg_13 == rst_20 ;endproperty \nproperty name; ( ( data_out_4 ) != 7'b1x0110x ) || ( ( data_out_4 ) != 7'bx101x00 ) || ( data_out_4 ) != 7'h77 ) ) |-> chip_7 == reg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_17 ) \n   7'b1111x11 : begin\n     chip_18 = auth_2;\n   end\n   7'b0x0xxxx : begin\n     tx_1 = hw_5;\n   end\n   7'b00001x1 : begin\n     tx_16 = cfg_9;\n   end\n   default : begin \n     rst_11 = fsm_8;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_17 ) == ( 7'b1111x11 ) |-> chip_18 == auth_2 ;endproperty \nproperty name: ( acknowledge_signal_17 ) == ( 7'b0x0xxxx ) |-> tx_1 == hw_5 ;endproperty \nproperty name: ( acknowledge_signal_17 ) == ( 7'b00001x1 ) |-> tx_16 == cfg_9 ;endproperty \nproperty name; ( ( acknowledge_signal_17 ) != 7'b1111x11 ) || ( ( acknowledge_signal_17 ) != 7'b0x0xxxx ) || ( acknowledge_signal_17 ) != 7'b00001x1 ) ) |-> rst_11 == fsm_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_5 ) \n   5'b10x00 : begin\n     data_10 = sig_15;\n   end\n   default : begin \n     sig_9 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_5 ) == ( 5'b10x00 ) |-> data_10 == sig_15 ;endproperty \nproperty name; ( flag_register_5 ) != 5'b10x00 ) ) |-> sig_9 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_18 ) \n   7'b0xxxx0x : begin\n     reg_6 = rx_4;\n   end\n   default : begin \n     reg_17 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_18 ) == ( 7'b0xxxx0x ) |-> reg_6 == rx_4 ;endproperty \nproperty name; ( flag_register_18 ) != 7'b0xxxx0x ) ) |-> reg_17 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_3 ) \n   7'b1x1x1xx : begin\n     core_3 = sig_14;\n   end\n   default : begin \n     core_19 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_3 ) == ( 7'b1x1x1xx ) |-> core_3 == sig_14 ;endproperty \nproperty name; ( output_status_register_3 ) != 7'b1x1x1xx ) ) |-> core_19 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_5 ) \n   7'b01xx111 : begin\n     data_15 = cfg_16;\n   end\n   7'bx100011 : begin\n     data_6 = sig_3;\n   end\n   4'bxx01 : begin\n     data_13 = auth_9;\n   end\n   default : begin \n     fsm_13 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_5 ) == ( 7'b01xx111 ) |-> data_15 == cfg_16 ;endproperty \nproperty name: ( control_data_5 ) == ( 7'bx100011 ) |-> data_6 == sig_3 ;endproperty \nproperty name: ( control_data_5 ) == ( 4'bxx01 ) |-> data_13 == auth_9 ;endproperty \nproperty name; ( ( control_data_5 ) != 7'b01xx111 ) || ( ( control_data_5 ) != 7'bx100011 ) || ( control_data_5 ) != 4'bxx01 ) ) |-> fsm_13 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_5 ) \n   6'b11xx10 : begin\n     chip_1 = err_10;\n   end\n   7'h14 : begin\n     sig_1 = chip_3;\n   end\n   7'b0x0xx0x : begin\n     cfg_15 = tx_18;\n   end\n   default : begin \n     rst_5 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_5 ) == ( 6'b11xx10 ) |-> chip_1 == err_10 ;endproperty \nproperty name: ( read_enable_5 ) == ( 7'h14 ) |-> sig_1 == chip_3 ;endproperty \nproperty name: ( read_enable_5 ) == ( 7'b0x0xx0x ) |-> cfg_15 == tx_18 ;endproperty \nproperty name; ( ( read_enable_5 ) != 6'b11xx10 ) || ( ( read_enable_5 ) != 7'h14 ) || ( read_enable_5 ) != 7'b0x0xx0x ) ) |-> rst_5 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_5 ) \n   5'bxx10x : begin\n     rst_19 = clk_1;\n   end\n   6'hxb : begin\n     reg_3 = data_9;\n   end\n   7'b11xx101 : begin\n     chip_20 = rx_19;\n   end\n   6'b101001 : begin\n     hw_12 = hw_10;\n   end\n   default : begin \n     fsm_14 = chip_18;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_5 ) == ( 5'bxx10x ) |-> rst_19 == clk_1 ;endproperty \nproperty name: ( status_register_buffer_5 ) == ( 6'hxb ) |-> reg_3 == data_9 ;endproperty \nproperty name: ( status_register_buffer_5 ) == ( 7'b11xx101 ) |-> chip_20 == rx_19 ;endproperty \nproperty name: ( status_register_buffer_5 ) == ( 6'b101001 ) |-> hw_12 == hw_10 ;endproperty \nproperty name; ( ( status_register_buffer_5 ) != 5'bxx10x ) || ( ( status_register_buffer_5 ) != 6'hxb ) || ( ( status_register_buffer_5 ) != 7'b11xx101 ) || ( status_register_buffer_5 ) != 6'b101001 ) ) |-> fsm_14 == chip_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_11 ) \n   7'bxx0xx0x : begin\n     sig_15 = data_5;\n   end\n   7'b01xx010 : begin\n     err_3 = core_1;\n   end\n   default : begin \n     cfg_15 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( command_word_11 ) == ( 7'bxx0xx0x ) |-> sig_15 == data_5 ;endproperty \nproperty name: ( command_word_11 ) == ( 7'b01xx010 ) |-> err_3 == core_1 ;endproperty \nproperty name; ( ( command_word_11 ) != 7'bxx0xx0x ) || ( command_word_11 ) != 7'b01xx010 ) ) |-> cfg_15 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_4 ) \n   6'b101000 : begin\n     cfg_20 = chip_9;\n   end\n   6'h24 : begin\n     tx_14 = hw_9;\n   end\n   7'b1x1001x : begin\n     sig_14 = cfg_2;\n   end\n   6'b10x000 : begin\n     tx_19 = sig_12;\n   end\n   7'b0010000 : begin\n     cfg_13 = rx_15;\n   end\n   default : begin \n     auth_9 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_4 ) == ( 6'b101000 ) |-> cfg_20 == chip_9 ;endproperty \nproperty name: ( ready_output_4 ) == ( 6'h24 ) |-> tx_14 == hw_9 ;endproperty \nproperty name: ( ready_output_4 ) == ( 7'b1x1001x ) |-> sig_14 == cfg_2 ;endproperty \nproperty name: ( ready_output_4 ) == ( 6'b10x000 ) |-> tx_19 == sig_12 ;endproperty \nproperty name: ( ready_output_4 ) == ( 7'b0010000 ) |-> cfg_13 == rx_15 ;endproperty \nproperty name; ( ( ready_output_4 ) != 6'b101000 ) || ( ( ready_output_4 ) != 6'h24 ) || ( ( ready_output_4 ) != 7'b1x1001x ) || ( ( ready_output_4 ) != 6'b10x000 ) || ( ready_output_4 ) != 7'b0010000 ) ) |-> auth_9 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_6 ) \n   6'bxx0001 : begin\n     fsm_8 = fsm_5;\n   end\n   7'b0xxx000 : begin\n     sig_17 = chip_12;\n   end\n   7'b0101000 : begin\n     hw_10 = auth_9;\n   end\n   6'bxx1x10 : begin\n     reg_13 = rx_8;\n   end\n   rst_6 : begin\n     auth_5 = fsm_12;\n   end\n   default : begin \n     chip_8 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_6 ) == ( 6'bxx0001 ) |-> fsm_8 == fsm_5 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( 7'b0xxx000 ) |-> sig_17 == chip_12 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( 7'b0101000 ) |-> hw_10 == auth_9 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( 6'bxx1x10 ) |-> reg_13 == rx_8 ;endproperty \nproperty name: ( control_status_buffer_6 ) == ( rst_6 ) |-> auth_5 == fsm_12 ;endproperty \nproperty name; ( ( control_status_buffer_6 ) != 6'bxx0001 ) || ( ( control_status_buffer_6 ) != 7'b0xxx000 ) || ( ( control_status_buffer_6 ) != 7'b0101000 ) || ( ( control_status_buffer_6 ) != 6'bxx1x10 ) || ( control_status_buffer_6 ) != rst_6 ) ) |-> chip_8 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_7 ) \n   4'h1 : begin\n     cfg_12 = auth_13;\n   end\n   7'h1b : begin\n     err_2 = data_5;\n   end\n   7'b010x01x : begin\n     clk_12 = sig_16;\n   end\n   7'bx11100x : begin\n     clk_19 = tx_15;\n   end\n   default : begin \n     data_1 = rst_12;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_7 ) == ( 4'h1 ) |-> cfg_12 == auth_13 ;endproperty \nproperty name: ( flag_control_status_7 ) == ( 7'h1b ) |-> err_2 == data_5 ;endproperty \nproperty name: ( flag_control_status_7 ) == ( 7'b010x01x ) |-> clk_12 == sig_16 ;endproperty \nproperty name: ( flag_control_status_7 ) == ( 7'bx11100x ) |-> clk_19 == tx_15 ;endproperty \nproperty name; ( ( flag_control_status_7 ) != 4'h1 ) || ( ( flag_control_status_7 ) != 7'h1b ) || ( ( flag_control_status_7 ) != 7'b010x01x ) || ( flag_control_status_7 ) != 7'bx11100x ) ) |-> data_1 == rst_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_18 ) \n   5'h1x : begin\n     data_11 = sig_19;\n   end\n   5'b000x0 : begin\n     core_2 = core_9;\n   end\n   7'b1x01x0x : begin\n     fsm_10 = auth_20;\n   end\n   6'h2b : begin\n     chip_4 = rst_4;\n   end\n   7'h37 : begin\n     err_5 = auth_5;\n   end\n   default : begin \n     chip_11 = rst_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_18 ) == ( 5'h1x ) |-> data_11 == sig_19 ;endproperty \nproperty name: ( status_register_buffer_18 ) == ( 5'b000x0 ) |-> core_2 == core_9 ;endproperty \nproperty name: ( status_register_buffer_18 ) == ( 7'b1x01x0x ) |-> fsm_10 == auth_20 ;endproperty \nproperty name: ( status_register_buffer_18 ) == ( 6'h2b ) |-> chip_4 == rst_4 ;endproperty \nproperty name: ( status_register_buffer_18 ) == ( 7'h37 ) |-> err_5 == auth_5 ;endproperty \nproperty name; ( ( status_register_buffer_18 ) != 5'h1x ) || ( ( status_register_buffer_18 ) != 5'b000x0 ) || ( ( status_register_buffer_18 ) != 7'b1x01x0x ) || ( ( status_register_buffer_18 ) != 6'h2b ) || ( status_register_buffer_18 ) != 7'h37 ) ) |-> chip_11 == rst_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_16 ) \n   7'bxx0xxx0 : begin\n     cfg_19 = tx_17;\n   end\n   7'h3c : begin\n     core_8 = cfg_19;\n   end\n   7'h18 : begin\n     hw_5 = fsm_14;\n   end\n   7'h65 : begin\n     reg_11 = fsm_9;\n   end\n   7'b1101110 : begin\n     rst_7 = hw_17;\n   end\n   default : begin \n     cfg_2 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_16 ) == ( 7'bxx0xxx0 ) |-> cfg_19 == tx_17 ;endproperty \nproperty name: ( flag_control_16 ) == ( 7'h3c ) |-> core_8 == cfg_19 ;endproperty \nproperty name: ( flag_control_16 ) == ( 7'h18 ) |-> hw_5 == fsm_14 ;endproperty \nproperty name: ( flag_control_16 ) == ( 7'h65 ) |-> reg_11 == fsm_9 ;endproperty \nproperty name: ( flag_control_16 ) == ( 7'b1101110 ) |-> rst_7 == hw_17 ;endproperty \nproperty name; ( ( flag_control_16 ) != 7'bxx0xxx0 ) || ( ( flag_control_16 ) != 7'h3c ) || ( ( flag_control_16 ) != 7'h18 ) || ( ( flag_control_16 ) != 7'h65 ) || ( flag_control_16 ) != 7'b1101110 ) ) |-> cfg_2 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_17 ) \n   7'h70 : begin\n     fsm_2 = cfg_13;\n   end\n   7'bx001101 : begin\n     auth_16 = tx_6;\n   end\n   6'b000x01 : begin\n     data_18 = rx_3;\n   end\n   6'b1x1xx0 : begin\n     err_15 = err_14;\n   end\n   7'bx1x1x11 : begin\n     data_1 = fsm_7;\n   end\n   default : begin \n     reg_20 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_17 ) == ( 7'h70 ) |-> fsm_2 == cfg_13 ;endproperty \nproperty name: ( control_register_status_17 ) == ( 7'bx001101 ) |-> auth_16 == tx_6 ;endproperty \nproperty name: ( control_register_status_17 ) == ( 6'b000x01 ) |-> data_18 == rx_3 ;endproperty \nproperty name: ( control_register_status_17 ) == ( 6'b1x1xx0 ) |-> err_15 == err_14 ;endproperty \nproperty name: ( control_register_status_17 ) == ( 7'bx1x1x11 ) |-> data_1 == fsm_7 ;endproperty \nproperty name; ( ( control_register_status_17 ) != 7'h70 ) || ( ( control_register_status_17 ) != 7'bx001101 ) || ( ( control_register_status_17 ) != 6'b000x01 ) || ( ( control_register_status_17 ) != 6'b1x1xx0 ) || ( control_register_status_17 ) != 7'bx1x1x11 ) ) |-> reg_20 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_5 ) \n   7'bxx11010 : begin\n     cfg_15 = data_1;\n   end\n   default : begin \n     rst_18 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( instruction_5 ) == ( 7'bxx11010 ) |-> cfg_15 == data_1 ;endproperty \nproperty name; ( instruction_5 ) != 7'bxx11010 ) ) |-> rst_18 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_18 ) \n   rx_14 : begin\n     clk_12 = err_10;\n   end\n   5'b01x1x : begin\n     core_4 = hw_3;\n   end\n   6'h3c : begin\n     reg_11 = cfg_13;\n   end\n   default : begin \n     chip_7 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_18 ) == ( rx_14 ) |-> clk_12 == err_10 ;endproperty \nproperty name: ( data_register_status_18 ) == ( 5'b01x1x ) |-> core_4 == hw_3 ;endproperty \nproperty name: ( data_register_status_18 ) == ( 6'h3c ) |-> reg_11 == cfg_13 ;endproperty \nproperty name; ( ( data_register_status_18 ) != rx_14 ) || ( ( data_register_status_18 ) != 5'b01x1x ) || ( data_register_status_18 ) != 6'h3c ) ) |-> chip_7 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_18 ) \n   5'bx101x : begin\n     data_10 = tx_6;\n   end\n   7'b1011100 : begin\n     err_11 = rst_2;\n   end\n   6'h2a : begin\n     hw_10 = reg_5;\n   end\n   6'b00xxxx : begin\n     clk_5 = auth_4;\n   end\n   7'h5b : begin\n     fsm_12 = hw_16;\n   end\n   default : begin \n     reg_18 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_18 ) == ( 5'bx101x ) |-> data_10 == tx_6 ;endproperty \nproperty name: ( flag_register_18 ) == ( 7'b1011100 ) |-> err_11 == rst_2 ;endproperty \nproperty name: ( flag_register_18 ) == ( 6'h2a ) |-> hw_10 == reg_5 ;endproperty \nproperty name: ( flag_register_18 ) == ( 6'b00xxxx ) |-> clk_5 == auth_4 ;endproperty \nproperty name: ( flag_register_18 ) == ( 7'h5b ) |-> fsm_12 == hw_16 ;endproperty \nproperty name; ( ( flag_register_18 ) != 5'bx101x ) || ( ( flag_register_18 ) != 7'b1011100 ) || ( ( flag_register_18 ) != 6'h2a ) || ( ( flag_register_18 ) != 6'b00xxxx ) || ( flag_register_18 ) != 7'h5b ) ) |-> reg_18 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_19 ) \n   5'b00x01 : begin\n     core_11 = cfg_2;\n   end\n   default : begin \n     rx_5 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( error_status_19 ) == ( 5'b00x01 ) |-> core_11 == cfg_2 ;endproperty \nproperty name; ( error_status_19 ) != 5'b00x01 ) ) |-> rx_5 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_1 ) \n   6'bx0xx00 : begin\n     rx_15 = reg_16;\n   end\n   fsm_15 : begin\n     core_8 = fsm_9;\n   end\n   4'b000x : begin\n     clk_13 = data_18;\n   end\n   6'b1xx11x : begin\n     fsm_19 = data_16;\n   end\n   4'b11x1 : begin\n     tx_16 = data_9;\n   end\n   default : begin \n     tx_18 = reg_15;\n   end\nendcase",
        "Assertion": "property name: ( read_data_1 ) == ( 6'bx0xx00 ) |-> rx_15 == reg_16 ;endproperty \nproperty name: ( read_data_1 ) == ( fsm_15 ) |-> core_8 == fsm_9 ;endproperty \nproperty name: ( read_data_1 ) == ( 4'b000x ) |-> clk_13 == data_18 ;endproperty \nproperty name: ( read_data_1 ) == ( 6'b1xx11x ) |-> fsm_19 == data_16 ;endproperty \nproperty name: ( read_data_1 ) == ( 4'b11x1 ) |-> tx_16 == data_9 ;endproperty \nproperty name; ( ( read_data_1 ) != 6'bx0xx00 ) || ( ( read_data_1 ) != fsm_15 ) || ( ( read_data_1 ) != 4'b000x ) || ( ( read_data_1 ) != 6'b1xx11x ) || ( read_data_1 ) != 4'b11x1 ) ) |-> tx_18 == reg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_16 ) \n   5'bxx101 : begin\n     rst_1 = rx_19;\n   end\n   default : begin \n     err_4 = reg_20;\n   end\nendcase",
        "Assertion": "property name: ( enable_16 ) == ( 5'bxx101 ) |-> rst_1 == rx_19 ;endproperty \nproperty name; ( enable_16 ) != 5'bxx101 ) ) |-> err_4 == reg_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_7 ) \n   7'bxxx0101 : begin\n     auth_14 = cfg_5;\n   end\n   6'b1xx001 : begin\n     cfg_6 = fsm_15;\n   end\n   6'h35 : begin\n     fsm_8 = chip_14;\n   end\n   default : begin \n     tx_11 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( data_register_7 ) == ( 7'bxxx0101 ) |-> auth_14 == cfg_5 ;endproperty \nproperty name: ( data_register_7 ) == ( 6'b1xx001 ) |-> cfg_6 == fsm_15 ;endproperty \nproperty name: ( data_register_7 ) == ( 6'h35 ) |-> fsm_8 == chip_14 ;endproperty \nproperty name; ( ( data_register_7 ) != 7'bxxx0101 ) || ( ( data_register_7 ) != 6'b1xx001 ) || ( data_register_7 ) != 6'h35 ) ) |-> tx_11 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_3 ) \n   6'h20 : begin\n     clk_13 = data_13;\n   end\n   default : begin \n     fsm_8 = rx_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_3 ) == ( 6'h20 ) |-> clk_13 == data_13 ;endproperty \nproperty name; ( status_register_3 ) != 6'h20 ) ) |-> fsm_8 == rx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_6 ) \n   5'bx10x1 : begin\n     reg_14 = rst_19;\n   end\n   5'h1c : begin\n     sig_14 = rx_6;\n   end\n   4'bx1xx : begin\n     reg_9 = core_19;\n   end\n   default : begin \n     cfg_2 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_6 ) == ( 5'bx10x1 ) |-> reg_14 == rst_19 ;endproperty \nproperty name: ( start_signal_6 ) == ( 5'h1c ) |-> sig_14 == rx_6 ;endproperty \nproperty name: ( start_signal_6 ) == ( 4'bx1xx ) |-> reg_9 == core_19 ;endproperty \nproperty name; ( ( start_signal_6 ) != 5'bx10x1 ) || ( ( start_signal_6 ) != 5'h1c ) || ( start_signal_6 ) != 4'bx1xx ) ) |-> cfg_2 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   4'b1011 : begin\n     auth_11 = sig_5;\n   end\n   7'b1000100 : begin\n     reg_9 = err_8;\n   end\n   7'h39 : begin\n     hw_5 = clk_9;\n   end\n   default : begin \n     clk_10 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_13 ) == ( 4'b1011 ) |-> auth_11 == sig_5 ;endproperty \nproperty name: ( data_buffer_status_13 ) == ( 7'b1000100 ) |-> reg_9 == err_8 ;endproperty \nproperty name: ( data_buffer_status_13 ) == ( 7'h39 ) |-> hw_5 == clk_9 ;endproperty \nproperty name; ( ( data_buffer_status_13 ) != 4'b1011 ) || ( ( data_buffer_status_13 ) != 7'b1000100 ) || ( data_buffer_status_13 ) != 7'h39 ) ) |-> clk_10 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_19 ) \n   4'b10x1 : begin\n     core_4 = rst_18;\n   end\n   5'bx101x : begin\n     fsm_3 = rx_8;\n   end\n   7'b1xxxx0x : begin\n     cfg_5 = chip_10;\n   end\n   7'b1xxx10x : begin\n     hw_6 = reg_14;\n   end\n   5'b01110 : begin\n     clk_6 = clk_3;\n   end\n   default : begin \n     chip_15 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( control_output_19 ) == ( 4'b10x1 ) |-> core_4 == rst_18 ;endproperty \nproperty name: ( control_output_19 ) == ( 5'bx101x ) |-> fsm_3 == rx_8 ;endproperty \nproperty name: ( control_output_19 ) == ( 7'b1xxxx0x ) |-> cfg_5 == chip_10 ;endproperty \nproperty name: ( control_output_19 ) == ( 7'b1xxx10x ) |-> hw_6 == reg_14 ;endproperty \nproperty name: ( control_output_19 ) == ( 5'b01110 ) |-> clk_6 == clk_3 ;endproperty \nproperty name; ( ( control_output_19 ) != 4'b10x1 ) || ( ( control_output_19 ) != 5'bx101x ) || ( ( control_output_19 ) != 7'b1xxxx0x ) || ( ( control_output_19 ) != 7'b1xxx10x ) || ( control_output_19 ) != 5'b01110 ) ) |-> chip_15 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_10 ) \n   7'h66 : begin\n     rst_7 = tx_14;\n   end\n   5'bx0xx0 : begin\n     cfg_2 = reg_18;\n   end\n   cfg_3 : begin\n     rx_7 = chip_7;\n   end\n   5'hd : begin\n     core_15 = reg_19;\n   end\n   7'b10100x1 : begin\n     clk_20 = fsm_14;\n   end\n   default : begin \n     chip_14 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_10 ) == ( 7'h66 ) |-> rst_7 == tx_14 ;endproperty \nproperty name: ( valid_input_10 ) == ( 5'bx0xx0 ) |-> cfg_2 == reg_18 ;endproperty \nproperty name: ( valid_input_10 ) == ( cfg_3 ) |-> rx_7 == chip_7 ;endproperty \nproperty name: ( valid_input_10 ) == ( 5'hd ) |-> core_15 == reg_19 ;endproperty \nproperty name: ( valid_input_10 ) == ( 7'b10100x1 ) |-> clk_20 == fsm_14 ;endproperty \nproperty name; ( ( valid_input_10 ) != 7'h66 ) || ( ( valid_input_10 ) != 5'bx0xx0 ) || ( ( valid_input_10 ) != cfg_3 ) || ( ( valid_input_10 ) != 5'hd ) || ( valid_input_10 ) != 7'b10100x1 ) ) |-> chip_14 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_14 ) \n   7'h76 : begin\n     rx_11 = auth_6;\n   end\n   4'b101x : begin\n     reg_19 = clk_10;\n   end\n   2'h3 : begin\n     hw_4 = data_4;\n   end\n   7'b11x1x00 : begin\n     sig_5 = tx_20;\n   end\n   5'hd : begin\n     hw_5 = core_16;\n   end\n   default : begin \n     data_18 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_14 ) == ( 7'h76 ) |-> rx_11 == auth_6 ;endproperty \nproperty name: ( input_ready_14 ) == ( 4'b101x ) |-> reg_19 == clk_10 ;endproperty \nproperty name: ( input_ready_14 ) == ( 2'h3 ) |-> hw_4 == data_4 ;endproperty \nproperty name: ( input_ready_14 ) == ( 7'b11x1x00 ) |-> sig_5 == tx_20 ;endproperty \nproperty name: ( input_ready_14 ) == ( 5'hd ) |-> hw_5 == core_16 ;endproperty \nproperty name; ( ( input_ready_14 ) != 7'h76 ) || ( ( input_ready_14 ) != 4'b101x ) || ( ( input_ready_14 ) != 2'h3 ) || ( ( input_ready_14 ) != 7'b11x1x00 ) || ( input_ready_14 ) != 5'hd ) ) |-> data_18 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_19 ) \n   4'bx01x : begin\n     sig_3 = hw_3;\n   end\n   5'bx1111 : begin\n     reg_2 = cfg_18;\n   end\n   7'b10x0x1x : begin\n     core_1 = clk_1;\n   end\n   4'hd : begin\n     auth_13 = fsm_6;\n   end\n   default : begin \n     rst_4 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_19 ) == ( 4'bx01x ) |-> sig_3 == hw_3 ;endproperty \nproperty name: ( status_register_19 ) == ( 5'bx1111 ) |-> reg_2 == cfg_18 ;endproperty \nproperty name: ( status_register_19 ) == ( 7'b10x0x1x ) |-> core_1 == clk_1 ;endproperty \nproperty name: ( status_register_19 ) == ( 4'hd ) |-> auth_13 == fsm_6 ;endproperty \nproperty name; ( ( status_register_19 ) != 4'bx01x ) || ( ( status_register_19 ) != 5'bx1111 ) || ( ( status_register_19 ) != 7'b10x0x1x ) || ( status_register_19 ) != 4'hd ) ) |-> rst_4 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_8 ) \n   6'h2e : begin\n     auth_20 = core_18;\n   end\n   7'h75 : begin\n     hw_11 = data_18;\n   end\n   clk_8 : begin\n     rst_7 = sig_13;\n   end\n   7'b1000x0x : begin\n     data_1 = cfg_6;\n   end\n   6'b100x0x : begin\n     data_13 = rx_11;\n   end\n   default : begin \n     cfg_11 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_8 ) == ( 6'h2e ) |-> auth_20 == core_18 ;endproperty \nproperty name: ( operation_status_8 ) == ( 7'h75 ) |-> hw_11 == data_18 ;endproperty \nproperty name: ( operation_status_8 ) == ( clk_8 ) |-> rst_7 == sig_13 ;endproperty \nproperty name: ( operation_status_8 ) == ( 7'b1000x0x ) |-> data_1 == cfg_6 ;endproperty \nproperty name: ( operation_status_8 ) == ( 6'b100x0x ) |-> data_13 == rx_11 ;endproperty \nproperty name; ( ( operation_status_8 ) != 6'h2e ) || ( ( operation_status_8 ) != 7'h75 ) || ( ( operation_status_8 ) != clk_8 ) || ( ( operation_status_8 ) != 7'b1000x0x ) || ( operation_status_8 ) != 6'b100x0x ) ) |-> cfg_11 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_10 ) \n   7'bxx0xx1x : begin\n     reg_19 = auth_3;\n   end\n   6'bx000x0 : begin\n     reg_16 = err_4;\n   end\n   7'bx101x00 : begin\n     tx_4 = reg_3;\n   end\n   default : begin \n     core_6 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( result_register_10 ) == ( 7'bxx0xx1x ) |-> reg_19 == auth_3 ;endproperty \nproperty name: ( result_register_10 ) == ( 6'bx000x0 ) |-> reg_16 == err_4 ;endproperty \nproperty name: ( result_register_10 ) == ( 7'bx101x00 ) |-> tx_4 == reg_3 ;endproperty \nproperty name; ( ( result_register_10 ) != 7'bxx0xx1x ) || ( ( result_register_10 ) != 6'bx000x0 ) || ( result_register_10 ) != 7'bx101x00 ) ) |-> core_6 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_7 ) \n   7'h64 : begin\n     reg_3 = chip_9;\n   end\n   6'b0110x1 : begin\n     data_9 = auth_17;\n   end\n   cfg_12 : begin\n     tx_17 = cfg_4;\n   end\n   default : begin \n     data_1 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_7 ) == ( 7'h64 ) |-> reg_3 == chip_9 ;endproperty \nproperty name: ( output_register_status_7 ) == ( 6'b0110x1 ) |-> data_9 == auth_17 ;endproperty \nproperty name: ( output_register_status_7 ) == ( cfg_12 ) |-> tx_17 == cfg_4 ;endproperty \nproperty name; ( ( output_register_status_7 ) != 7'h64 ) || ( ( output_register_status_7 ) != 6'b0110x1 ) || ( output_register_status_7 ) != cfg_12 ) ) |-> data_1 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_5 ) \n   6'b1x0x00 : begin\n     rst_10 = data_19;\n   end\n   7'b1011001 : begin\n     hw_15 = auth_8;\n   end\n   7'h74 : begin\n     fsm_9 = reg_6;\n   end\n   default : begin \n     cfg_20 = sig_12;\n   end\nendcase",
        "Assertion": "property name: ( counter_5 ) == ( 6'b1x0x00 ) |-> rst_10 == data_19 ;endproperty \nproperty name: ( counter_5 ) == ( 7'b1011001 ) |-> hw_15 == auth_8 ;endproperty \nproperty name: ( counter_5 ) == ( 7'h74 ) |-> fsm_9 == reg_6 ;endproperty \nproperty name; ( ( counter_5 ) != 6'b1x0x00 ) || ( ( counter_5 ) != 7'b1011001 ) || ( counter_5 ) != 7'h74 ) ) |-> cfg_20 == sig_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_10 ) \n   6'b0x0x0x : begin\n     data_11 = auth_2;\n   end\n   default : begin \n     reg_3 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_10 ) == ( 6'b0x0x0x ) |-> data_11 == auth_2 ;endproperty \nproperty name; ( start_signal_10 ) != 6'b0x0x0x ) ) |-> reg_3 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_17 ) \n   6'bxxx010 : begin\n     chip_16 = cfg_20;\n   end\n   6'bxx100x : begin\n     auth_19 = err_8;\n   end\n   default : begin \n     err_18 = cfg_2;\n   end\nendcase",
        "Assertion": "property name: ( data_in_17 ) == ( 6'bxxx010 ) |-> chip_16 == cfg_20 ;endproperty \nproperty name: ( data_in_17 ) == ( 6'bxx100x ) |-> auth_19 == err_8 ;endproperty \nproperty name; ( ( data_in_17 ) != 6'bxxx010 ) || ( data_in_17 ) != 6'bxx100x ) ) |-> err_18 == cfg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_3 ) \n   7'b100010x : begin\n     sig_5 = tx_4;\n   end\n   4'b0011 : begin\n     clk_14 = clk_16;\n   end\n   6'bxx0x11 : begin\n     reg_1 = tx_16;\n   end\n   6'bxxxxx1 : begin\n     core_8 = rx_16;\n   end\n   7'h23 : begin\n     tx_11 = sig_4;\n   end\n   default : begin \n     rx_12 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_3 ) == ( 7'b100010x ) |-> sig_5 == tx_4 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 4'b0011 ) |-> clk_14 == clk_16 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 6'bxx0x11 ) |-> reg_1 == tx_16 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 6'bxxxxx1 ) |-> core_8 == rx_16 ;endproperty \nproperty name: ( input_buffer_status_3 ) == ( 7'h23 ) |-> tx_11 == sig_4 ;endproperty \nproperty name; ( ( input_buffer_status_3 ) != 7'b100010x ) || ( ( input_buffer_status_3 ) != 4'b0011 ) || ( ( input_buffer_status_3 ) != 6'bxx0x11 ) || ( ( input_buffer_status_3 ) != 6'bxxxxx1 ) || ( input_buffer_status_3 ) != 7'h23 ) ) |-> rx_12 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_16 ) \n   6'b0xx1xx : begin\n     auth_5 = reg_10;\n   end\n   6'bx1111x : begin\n     core_9 = auth_5;\n   end\n   default : begin \n     err_13 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_16 ) == ( 6'b0xx1xx ) |-> auth_5 == reg_10 ;endproperty \nproperty name: ( output_buffer_16 ) == ( 6'bx1111x ) |-> core_9 == auth_5 ;endproperty \nproperty name; ( ( output_buffer_16 ) != 6'b0xx1xx ) || ( output_buffer_16 ) != 6'bx1111x ) ) |-> err_13 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_6 ) \n   7'h65 : begin\n     chip_6 = rx_16;\n   end\n   6'b01xxxx : begin\n     cfg_12 = sig_5;\n   end\n   rx_18 : begin\n     sig_12 = hw_16;\n   end\n   5'b01111 : begin\n     fsm_3 = tx_10;\n   end\n   default : begin \n     data_15 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_6 ) == ( 7'h65 ) |-> chip_6 == rx_16 ;endproperty \nproperty name: ( flag_register_6 ) == ( 6'b01xxxx ) |-> cfg_12 == sig_5 ;endproperty \nproperty name: ( flag_register_6 ) == ( rx_18 ) |-> sig_12 == hw_16 ;endproperty \nproperty name: ( flag_register_6 ) == ( 5'b01111 ) |-> fsm_3 == tx_10 ;endproperty \nproperty name; ( ( flag_register_6 ) != 7'h65 ) || ( ( flag_register_6 ) != 6'b01xxxx ) || ( ( flag_register_6 ) != rx_18 ) || ( flag_register_6 ) != 5'b01111 ) ) |-> data_15 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   5'b00100 : begin\n     rst_11 = tx_20;\n   end\n   7'b10x0x10 : begin\n     rst_4 = auth_14;\n   end\n   default : begin \n     fsm_20 = core_10;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_2 ) == ( 5'b00100 ) |-> rst_11 == tx_20 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 7'b10x0x10 ) |-> rst_4 == auth_14 ;endproperty \nproperty name; ( ( control_status_buffer_2 ) != 5'b00100 ) || ( control_status_buffer_2 ) != 7'b10x0x10 ) ) |-> fsm_20 == core_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_4 ) \n   7'b00x0x1x : begin\n     chip_16 = err_7;\n   end\n   7'b01x01xx : begin\n     reg_4 = sig_11;\n   end\n   5'b01x01 : begin\n     reg_18 = tx_5;\n   end\n   6'h2a : begin\n     clk_17 = data_17;\n   end\n   default : begin \n     cfg_1 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_4 ) == ( 7'b00x0x1x ) |-> chip_16 == err_7 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( 7'b01x01xx ) |-> reg_4 == sig_11 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( 5'b01x01 ) |-> reg_18 == tx_5 ;endproperty \nproperty name: ( interrupt_control_4 ) == ( 6'h2a ) |-> clk_17 == data_17 ;endproperty \nproperty name; ( ( interrupt_control_4 ) != 7'b00x0x1x ) || ( ( interrupt_control_4 ) != 7'b01x01xx ) || ( ( interrupt_control_4 ) != 5'b01x01 ) || ( interrupt_control_4 ) != 6'h2a ) ) |-> cfg_1 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_1 ) \n   5'b10011 : begin\n     reg_7 = hw_13;\n   end\n   6'b111xx0 : begin\n     rst_17 = chip_8;\n   end\n   7'b1001xx1 : begin\n     rst_15 = core_11;\n   end\n   7'b00x0010 : begin\n     chip_17 = rst_2;\n   end\n   default : begin \n     sig_13 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_1 ) == ( 5'b10011 ) |-> reg_7 == hw_13 ;endproperty \nproperty name: ( valid_input_1 ) == ( 6'b111xx0 ) |-> rst_17 == chip_8 ;endproperty \nproperty name: ( valid_input_1 ) == ( 7'b1001xx1 ) |-> rst_15 == core_11 ;endproperty \nproperty name: ( valid_input_1 ) == ( 7'b00x0010 ) |-> chip_17 == rst_2 ;endproperty \nproperty name; ( ( valid_input_1 ) != 5'b10011 ) || ( ( valid_input_1 ) != 6'b111xx0 ) || ( ( valid_input_1 ) != 7'b1001xx1 ) || ( valid_input_1 ) != 7'b00x0010 ) ) |-> sig_13 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   6'b1x1111 : begin\n     err_2 = chip_7;\n   end\n   7'bx1x0xx0 : begin\n     rst_7 = sig_4;\n   end\n   3'b11x : begin\n     auth_20 = hw_19;\n   end\n   default : begin \n     core_2 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_8 ) == ( 6'b1x1111 ) |-> err_2 == chip_7 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 7'bx1x0xx0 ) |-> rst_7 == sig_4 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 3'b11x ) |-> auth_20 == hw_19 ;endproperty \nproperty name; ( ( control_status_buffer_8 ) != 6'b1x1111 ) || ( ( control_status_buffer_8 ) != 7'bx1x0xx0 ) || ( control_status_buffer_8 ) != 3'b11x ) ) |-> core_2 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_8 ) \n   7'h60 : begin\n     fsm_13 = hw_15;\n   end\n   7'b0x0xxxx : begin\n     rx_17 = chip_11;\n   end\n   6'b1x1100 : begin\n     clk_17 = reg_19;\n   end\n   6'b0011xx : begin\n     reg_2 = data_16;\n   end\n   6'hc : begin\n     cfg_12 = rst_14;\n   end\n   default : begin \n     chip_20 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( status_output_8 ) == ( 7'h60 ) |-> fsm_13 == hw_15 ;endproperty \nproperty name: ( status_output_8 ) == ( 7'b0x0xxxx ) |-> rx_17 == chip_11 ;endproperty \nproperty name: ( status_output_8 ) == ( 6'b1x1100 ) |-> clk_17 == reg_19 ;endproperty \nproperty name: ( status_output_8 ) == ( 6'b0011xx ) |-> reg_2 == data_16 ;endproperty \nproperty name: ( status_output_8 ) == ( 6'hc ) |-> cfg_12 == rst_14 ;endproperty \nproperty name; ( ( status_output_8 ) != 7'h60 ) || ( ( status_output_8 ) != 7'b0x0xxxx ) || ( ( status_output_8 ) != 6'b1x1100 ) || ( ( status_output_8 ) != 6'b0011xx ) || ( status_output_8 ) != 6'hc ) ) |-> chip_20 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_5 ) \n   5'bx01x0 : begin\n     fsm_3 = data_11;\n   end\n   default : begin \n     auth_13 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_5 ) == ( 5'bx01x0 ) |-> fsm_3 == data_11 ;endproperty \nproperty name; ( output_status_register_5 ) != 5'bx01x0 ) ) |-> auth_13 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_2 ) \n   4'h5 : begin\n     clk_5 = hw_9;\n   end\n   6'h30 : begin\n     sig_8 = clk_13;\n   end\n   default : begin \n     data_2 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( data_in_2 ) == ( 4'h5 ) |-> clk_5 == hw_9 ;endproperty \nproperty name: ( data_in_2 ) == ( 6'h30 ) |-> sig_8 == clk_13 ;endproperty \nproperty name; ( ( data_in_2 ) != 4'h5 ) || ( data_in_2 ) != 6'h30 ) ) |-> data_2 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_10 ) \n   5'h1f : begin\n     reg_7 = hw_2;\n   end\n   7'bxxx1xx1 : begin\n     tx_9 = clk_17;\n   end\n   7'b11x0xxx : begin\n     rst_11 = tx_15;\n   end\n   7'b0010100 : begin\n     cfg_5 = data_19;\n   end\n   7'h5 : begin\n     chip_4 = fsm_4;\n   end\n   default : begin \n     fsm_14 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_10 ) == ( 5'h1f ) |-> reg_7 == hw_2 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'bxxx1xx1 ) |-> tx_9 == clk_17 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'b11x0xxx ) |-> rst_11 == tx_15 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'b0010100 ) |-> cfg_5 == data_19 ;endproperty \nproperty name: ( error_flag_10 ) == ( 7'h5 ) |-> chip_4 == fsm_4 ;endproperty \nproperty name; ( ( error_flag_10 ) != 5'h1f ) || ( ( error_flag_10 ) != 7'bxxx1xx1 ) || ( ( error_flag_10 ) != 7'b11x0xxx ) || ( ( error_flag_10 ) != 7'b0010100 ) || ( error_flag_10 ) != 7'h5 ) ) |-> fsm_14 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_4 ) \n   5'bx001x : begin\n     auth_20 = chip_16;\n   end\n   5'b01100 : begin\n     core_12 = data_1;\n   end\n   7'b0xxx1xx : begin\n     core_10 = tx_5;\n   end\n   4'ha : begin\n     rx_18 = core_2;\n   end\n   4'b11x1 : begin\n     rx_12 = cfg_16;\n   end\n   default : begin \n     rx_4 = chip_6;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_4 ) == ( 5'bx001x ) |-> auth_20 == chip_16 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 5'b01100 ) |-> core_12 == data_1 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 7'b0xxx1xx ) |-> core_10 == tx_5 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 4'ha ) |-> rx_18 == core_2 ;endproperty \nproperty name: ( status_output_buffer_4 ) == ( 4'b11x1 ) |-> rx_12 == cfg_16 ;endproperty \nproperty name; ( ( status_output_buffer_4 ) != 5'bx001x ) || ( ( status_output_buffer_4 ) != 5'b01100 ) || ( ( status_output_buffer_4 ) != 7'b0xxx1xx ) || ( ( status_output_buffer_4 ) != 4'ha ) || ( status_output_buffer_4 ) != 4'b11x1 ) ) |-> rx_4 == chip_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_14 ) \n   7'b0111000 : begin\n     auth_1 = hw_11;\n   end\n   4'b0011 : begin\n     cfg_19 = rx_14;\n   end\n   clk_13 : begin\n     fsm_5 = auth_15;\n   end\n   7'h7x : begin\n     sig_2 = chip_15;\n   end\n   default : begin \n     fsm_11 = sig_7;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_14 ) == ( 7'b0111000 ) |-> auth_1 == hw_11 ;endproperty \nproperty name: ( flag_control_status_14 ) == ( 4'b0011 ) |-> cfg_19 == rx_14 ;endproperty \nproperty name: ( flag_control_status_14 ) == ( clk_13 ) |-> fsm_5 == auth_15 ;endproperty \nproperty name: ( flag_control_status_14 ) == ( 7'h7x ) |-> sig_2 == chip_15 ;endproperty \nproperty name; ( ( flag_control_status_14 ) != 7'b0111000 ) || ( ( flag_control_status_14 ) != 4'b0011 ) || ( ( flag_control_status_14 ) != clk_13 ) || ( flag_control_status_14 ) != 7'h7x ) ) |-> fsm_11 == sig_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_9 ) \n   7'b100x101 : begin\n     sig_18 = tx_2;\n   end\n   6'b0x11x0 : begin\n     fsm_14 = hw_14;\n   end\n   default : begin \n     fsm_3 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_9 ) == ( 7'b100x101 ) |-> sig_18 == tx_2 ;endproperty \nproperty name: ( output_buffer_9 ) == ( 6'b0x11x0 ) |-> fsm_14 == hw_14 ;endproperty \nproperty name; ( ( output_buffer_9 ) != 7'b100x101 ) || ( output_buffer_9 ) != 6'b0x11x0 ) ) |-> fsm_3 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_12 ) \n   7'h58 : begin\n     cfg_13 = core_3;\n   end\n   5'h1x : begin\n     clk_9 = tx_1;\n   end\n   6'b0011x1 : begin\n     core_4 = fsm_16;\n   end\n   5'bx0xx0 : begin\n     chip_14 = tx_4;\n   end\n   default : begin \n     reg_2 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_12 ) == ( 7'h58 ) |-> cfg_13 == core_3 ;endproperty \nproperty name: ( input_status_register_12 ) == ( 5'h1x ) |-> clk_9 == tx_1 ;endproperty \nproperty name: ( input_status_register_12 ) == ( 6'b0011x1 ) |-> core_4 == fsm_16 ;endproperty \nproperty name: ( input_status_register_12 ) == ( 5'bx0xx0 ) |-> chip_14 == tx_4 ;endproperty \nproperty name; ( ( input_status_register_12 ) != 7'h58 ) || ( ( input_status_register_12 ) != 5'h1x ) || ( ( input_status_register_12 ) != 6'b0011x1 ) || ( input_status_register_12 ) != 5'bx0xx0 ) ) |-> reg_2 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_14 ) \n   7'b11011xx : begin\n     fsm_13 = rst_15;\n   end\n   default : begin \n     err_16 = data_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_14 ) == ( 7'b11011xx ) |-> fsm_13 == rst_15 ;endproperty \nproperty name; ( data_status_register_14 ) != 7'b11011xx ) ) |-> err_16 == data_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_5 ) \n   rst_8 : begin\n     tx_2 = auth_14;\n   end\n   7'bx0xx000 : begin\n     rx_5 = sig_8;\n   end\n   default : begin \n     sig_9 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( address_status_5 ) == ( rst_8 ) |-> tx_2 == auth_14 ;endproperty \nproperty name: ( address_status_5 ) == ( 7'bx0xx000 ) |-> rx_5 == sig_8 ;endproperty \nproperty name; ( ( address_status_5 ) != rst_8 ) || ( address_status_5 ) != 7'bx0xx000 ) ) |-> sig_9 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_10 ) \n   7'bx00x0x0 : begin\n     cfg_3 = sig_11;\n   end\n   7'b0x1011x : begin\n     chip_12 = reg_11;\n   end\n   default : begin \n     cfg_16 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_10 ) == ( 7'bx00x0x0 ) |-> cfg_3 == sig_11 ;endproperty \nproperty name: ( interrupt_control_status_10 ) == ( 7'b0x1011x ) |-> chip_12 == reg_11 ;endproperty \nproperty name; ( ( interrupt_control_status_10 ) != 7'bx00x0x0 ) || ( interrupt_control_status_10 ) != 7'b0x1011x ) ) |-> cfg_16 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_8 ) \n   7'b1x0x1x0 : begin\n     cfg_3 = fsm_20;\n   end\n   6'b101110 : begin\n     fsm_16 = auth_17;\n   end\n   6'h28 : begin\n     clk_10 = data_17;\n   end\n   7'h35 : begin\n     err_18 = core_11;\n   end\n   default : begin \n     fsm_12 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_8 ) == ( 7'b1x0x1x0 ) |-> cfg_3 == fsm_20 ;endproperty \nproperty name: ( interrupt_control_8 ) == ( 6'b101110 ) |-> fsm_16 == auth_17 ;endproperty \nproperty name: ( interrupt_control_8 ) == ( 6'h28 ) |-> clk_10 == data_17 ;endproperty \nproperty name: ( interrupt_control_8 ) == ( 7'h35 ) |-> err_18 == core_11 ;endproperty \nproperty name; ( ( interrupt_control_8 ) != 7'b1x0x1x0 ) || ( ( interrupt_control_8 ) != 6'b101110 ) || ( ( interrupt_control_8 ) != 6'h28 ) || ( interrupt_control_8 ) != 7'h35 ) ) |-> fsm_12 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_1 ) \n   7'bx010111 : begin\n     reg_19 = hw_7;\n   end\n   6'b1x10x0 : begin\n     fsm_14 = core_11;\n   end\n   7'bx01x011 : begin\n     hw_19 = auth_3;\n   end\n   7'b01000xx : begin\n     rx_9 = clk_12;\n   end\n   6'bx10xxx : begin\n     hw_5 = err_2;\n   end\n   default : begin \n     reg_5 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_1 ) == ( 7'bx010111 ) |-> reg_19 == hw_7 ;endproperty \nproperty name: ( data_ready_1 ) == ( 6'b1x10x0 ) |-> fsm_14 == core_11 ;endproperty \nproperty name: ( data_ready_1 ) == ( 7'bx01x011 ) |-> hw_19 == auth_3 ;endproperty \nproperty name: ( data_ready_1 ) == ( 7'b01000xx ) |-> rx_9 == clk_12 ;endproperty \nproperty name: ( data_ready_1 ) == ( 6'bx10xxx ) |-> hw_5 == err_2 ;endproperty \nproperty name; ( ( data_ready_1 ) != 7'bx010111 ) || ( ( data_ready_1 ) != 6'b1x10x0 ) || ( ( data_ready_1 ) != 7'bx01x011 ) || ( ( data_ready_1 ) != 7'b01000xx ) || ( data_ready_1 ) != 6'bx10xxx ) ) |-> reg_5 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_12 ) \n   7'b0x10111 : begin\n     clk_11 = cfg_1;\n   end\n   7'b1x0x1xx : begin\n     fsm_12 = core_19;\n   end\n   default : begin \n     hw_14 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_12 ) == ( 7'b0x10111 ) |-> clk_11 == cfg_1 ;endproperty \nproperty name: ( status_output_buffer_12 ) == ( 7'b1x0x1xx ) |-> fsm_12 == core_19 ;endproperty \nproperty name; ( ( status_output_buffer_12 ) != 7'b0x10111 ) || ( status_output_buffer_12 ) != 7'b1x0x1xx ) ) |-> hw_14 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_6 ) \n   6'b011001 : begin\n     err_12 = rx_1;\n   end\n   6'b1xxxxx : begin\n     rst_19 = auth_7;\n   end\n   default : begin \n     sig_4 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_6 ) == ( 6'b011001 ) |-> err_12 == rx_1 ;endproperty \nproperty name: ( data_buffer_6 ) == ( 6'b1xxxxx ) |-> rst_19 == auth_7 ;endproperty \nproperty name; ( ( data_buffer_6 ) != 6'b011001 ) || ( data_buffer_6 ) != 6'b1xxxxx ) ) |-> sig_4 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_13 ) \n   7'bx0x01x0 : begin\n     reg_11 = chip_18;\n   end\n   default : begin \n     rst_2 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_13 ) == ( 7'bx0x01x0 ) |-> reg_11 == chip_18 ;endproperty \nproperty name; ( control_register_status_status_13 ) != 7'bx0x01x0 ) ) |-> rst_2 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_17 ) \n   6'b01x0x1 : begin\n     core_18 = sig_16;\n   end\n   7'b1x0110x : begin\n     hw_20 = err_12;\n   end\n   7'bx1x1x0x : begin\n     clk_17 = cfg_11;\n   end\n   5'bx1101 : begin\n     cfg_18 = cfg_9;\n   end\n   7'bx0xx001 : begin\n     clk_9 = chip_1;\n   end\n   default : begin \n     data_13 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_17 ) == ( 6'b01x0x1 ) |-> core_18 == sig_16 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 7'b1x0110x ) |-> hw_20 == err_12 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 7'bx1x1x0x ) |-> clk_17 == cfg_11 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 5'bx1101 ) |-> cfg_18 == cfg_9 ;endproperty \nproperty name: ( output_buffer_status_17 ) == ( 7'bx0xx001 ) |-> clk_9 == chip_1 ;endproperty \nproperty name; ( ( output_buffer_status_17 ) != 6'b01x0x1 ) || ( ( output_buffer_status_17 ) != 7'b1x0110x ) || ( ( output_buffer_status_17 ) != 7'bx1x1x0x ) || ( ( output_buffer_status_17 ) != 5'bx1101 ) || ( output_buffer_status_17 ) != 7'bx0xx001 ) ) |-> data_13 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_1 ) \n   7'h0 : begin\n     cfg_2 = rst_14;\n   end\n   7'b000xxx1 : begin\n     reg_15 = fsm_13;\n   end\n   7'bxx0xx0x : begin\n     cfg_16 = chip_3;\n   end\n   7'h1x : begin\n     fsm_7 = auth_16;\n   end\n   default : begin \n     core_5 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_1 ) == ( 7'h0 ) |-> cfg_2 == rst_14 ;endproperty \nproperty name: ( interrupt_flag_1 ) == ( 7'b000xxx1 ) |-> reg_15 == fsm_13 ;endproperty \nproperty name: ( interrupt_flag_1 ) == ( 7'bxx0xx0x ) |-> cfg_16 == chip_3 ;endproperty \nproperty name: ( interrupt_flag_1 ) == ( 7'h1x ) |-> fsm_7 == auth_16 ;endproperty \nproperty name; ( ( interrupt_flag_1 ) != 7'h0 ) || ( ( interrupt_flag_1 ) != 7'b000xxx1 ) || ( ( interrupt_flag_1 ) != 7'bxx0xx0x ) || ( interrupt_flag_1 ) != 7'h1x ) ) |-> core_5 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_20 ) \n   6'h37 : begin\n     cfg_9 = rst_19;\n   end\n   default : begin \n     err_15 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_20 ) == ( 6'h37 ) |-> cfg_9 == rst_19 ;endproperty \nproperty name; ( data_buffer_20 ) != 6'h37 ) ) |-> err_15 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_6 ) \n   5'b00011 : begin\n     fsm_2 = fsm_11;\n   end\n   7'b0xxxxx1 : begin\n     chip_8 = clk_13;\n   end\n   7'b010010x : begin\n     clk_14 = chip_7;\n   end\n   6'bx010x1 : begin\n     tx_8 = cfg_18;\n   end\n   default : begin \n     reg_5 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( enable_6 ) == ( 5'b00011 ) |-> fsm_2 == fsm_11 ;endproperty \nproperty name: ( enable_6 ) == ( 7'b0xxxxx1 ) |-> chip_8 == clk_13 ;endproperty \nproperty name: ( enable_6 ) == ( 7'b010010x ) |-> clk_14 == chip_7 ;endproperty \nproperty name: ( enable_6 ) == ( 6'bx010x1 ) |-> tx_8 == cfg_18 ;endproperty \nproperty name; ( ( enable_6 ) != 5'b00011 ) || ( ( enable_6 ) != 7'b0xxxxx1 ) || ( ( enable_6 ) != 7'b010010x ) || ( enable_6 ) != 6'bx010x1 ) ) |-> reg_5 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_20 ) \n   cfg_8 : begin\n     chip_16 = reg_18;\n   end\n   7'b0010101 : begin\n     chip_17 = fsm_17;\n   end\n   7'b0x0101x : begin\n     reg_2 = tx_6;\n   end\n   default : begin \n     hw_1 = core_12;\n   end\nendcase",
        "Assertion": "property name: ( enable_20 ) == ( cfg_8 ) |-> chip_16 == reg_18 ;endproperty \nproperty name: ( enable_20 ) == ( 7'b0010101 ) |-> chip_17 == fsm_17 ;endproperty \nproperty name: ( enable_20 ) == ( 7'b0x0101x ) |-> reg_2 == tx_6 ;endproperty \nproperty name; ( ( enable_20 ) != cfg_8 ) || ( ( enable_20 ) != 7'b0010101 ) || ( enable_20 ) != 7'b0x0101x ) ) |-> hw_1 == core_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_10 ) \n   6'b001x11 : begin\n     data_7 = clk_12;\n   end\n   default : begin \n     clk_14 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_10 ) == ( 6'b001x11 ) |-> data_7 == clk_12 ;endproperty \nproperty name; ( write_complete_10 ) != 6'b001x11 ) ) |-> clk_14 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_13 ) \n   5'b1010x : begin\n     cfg_6 = core_14;\n   end\n   7'h14 : begin\n     fsm_9 = cfg_20;\n   end\n   6'bx1010x : begin\n     tx_14 = err_3;\n   end\n   rst_6 : begin\n     tx_8 = reg_5;\n   end\n   4'bx0xx : begin\n     core_5 = core_1;\n   end\n   default : begin \n     data_14 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( output_data_13 ) == ( 5'b1010x ) |-> cfg_6 == core_14 ;endproperty \nproperty name: ( output_data_13 ) == ( 7'h14 ) |-> fsm_9 == cfg_20 ;endproperty \nproperty name: ( output_data_13 ) == ( 6'bx1010x ) |-> tx_14 == err_3 ;endproperty \nproperty name: ( output_data_13 ) == ( rst_6 ) |-> tx_8 == reg_5 ;endproperty \nproperty name: ( output_data_13 ) == ( 4'bx0xx ) |-> core_5 == core_1 ;endproperty \nproperty name; ( ( output_data_13 ) != 5'b1010x ) || ( ( output_data_13 ) != 7'h14 ) || ( ( output_data_13 ) != 6'bx1010x ) || ( ( output_data_13 ) != rst_6 ) || ( output_data_13 ) != 4'bx0xx ) ) |-> data_14 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_19 ) \n   6'bxx111x : begin\n     err_8 = auth_3;\n   end\n   7'b10x1000 : begin\n     clk_18 = err_17;\n   end\n   6'h3f : begin\n     auth_16 = rst_12;\n   end\n   default : begin \n     hw_19 = rst_16;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_19 ) == ( 6'bxx111x ) |-> err_8 == auth_3 ;endproperty \nproperty name: ( flag_register_19 ) == ( 7'b10x1000 ) |-> clk_18 == err_17 ;endproperty \nproperty name: ( flag_register_19 ) == ( 6'h3f ) |-> auth_16 == rst_12 ;endproperty \nproperty name; ( ( flag_register_19 ) != 6'bxx111x ) || ( ( flag_register_19 ) != 7'b10x1000 ) || ( flag_register_19 ) != 6'h3f ) ) |-> hw_19 == rst_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_16 ) \n   7'bx0xxx0x : begin\n     core_4 = clk_3;\n   end\n   default : begin \n     err_8 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_16 ) == ( 7'bx0xxx0x ) |-> core_4 == clk_3 ;endproperty \nproperty name; ( data_status_register_16 ) != 7'bx0xxx0x ) ) |-> err_8 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_15 ) \n   5'bx1xx1 : begin\n     rx_3 = rst_14;\n   end\n   5'he : begin\n     cfg_19 = auth_6;\n   end\n   7'b1x0x01x : begin\n     clk_14 = tx_15;\n   end\n   7'b10x0x1x : begin\n     fsm_14 = data_5;\n   end\n   default : begin \n     cfg_8 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( status_output_15 ) == ( 5'bx1xx1 ) |-> rx_3 == rst_14 ;endproperty \nproperty name: ( status_output_15 ) == ( 5'he ) |-> cfg_19 == auth_6 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'b1x0x01x ) |-> clk_14 == tx_15 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'b10x0x1x ) |-> fsm_14 == data_5 ;endproperty \nproperty name; ( ( status_output_15 ) != 5'bx1xx1 ) || ( ( status_output_15 ) != 5'he ) || ( ( status_output_15 ) != 7'b1x0x01x ) || ( status_output_15 ) != 7'b10x0x1x ) ) |-> cfg_8 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_12 ) \n   7'b1x10x0x : begin\n     chip_2 = clk_17;\n   end\n   6'bx1111x : begin\n     clk_9 = fsm_12;\n   end\n   7'h5f : begin\n     auth_5 = chip_20;\n   end\n   7'b11100xx : begin\n     tx_4 = reg_16;\n   end\n   7'bxxx11xx : begin\n     chip_11 = tx_11;\n   end\n   default : begin \n     rx_5 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( address_status_12 ) == ( 7'b1x10x0x ) |-> chip_2 == clk_17 ;endproperty \nproperty name: ( address_status_12 ) == ( 6'bx1111x ) |-> clk_9 == fsm_12 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'h5f ) |-> auth_5 == chip_20 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'b11100xx ) |-> tx_4 == reg_16 ;endproperty \nproperty name: ( address_status_12 ) == ( 7'bxxx11xx ) |-> chip_11 == tx_11 ;endproperty \nproperty name; ( ( address_status_12 ) != 7'b1x10x0x ) || ( ( address_status_12 ) != 6'bx1111x ) || ( ( address_status_12 ) != 7'h5f ) || ( ( address_status_12 ) != 7'b11100xx ) || ( address_status_12 ) != 7'bxxx11xx ) ) |-> rx_5 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_7 ) \n   7'b01xx010 : begin\n     auth_4 = err_10;\n   end\n   default : begin \n     tx_13 = chip_16;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_7 ) == ( 7'b01xx010 ) |-> auth_4 == err_10 ;endproperty \nproperty name; ( status_buffer_7 ) != 7'b01xx010 ) ) |-> tx_13 == chip_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_12 ) \n   7'h4d : begin\n     fsm_17 = rst_20;\n   end\n   default : begin \n     data_3 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( control_status_12 ) == ( 7'h4d ) |-> fsm_17 == rst_20 ;endproperty \nproperty name; ( control_status_12 ) != 7'h4d ) ) |-> data_3 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_18 ) \n   6'h3 : begin\n     fsm_16 = hw_3;\n   end\n   4'b000x : begin\n     err_17 = hw_12;\n   end\n   7'b01xxxxx : begin\n     err_20 = chip_11;\n   end\n   7'hd : begin\n     fsm_15 = sig_15;\n   end\n   default : begin \n     rx_3 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_18 ) == ( 6'h3 ) |-> fsm_16 == hw_3 ;endproperty \nproperty name: ( busy_signal_18 ) == ( 4'b000x ) |-> err_17 == hw_12 ;endproperty \nproperty name: ( busy_signal_18 ) == ( 7'b01xxxxx ) |-> err_20 == chip_11 ;endproperty \nproperty name: ( busy_signal_18 ) == ( 7'hd ) |-> fsm_15 == sig_15 ;endproperty \nproperty name; ( ( busy_signal_18 ) != 6'h3 ) || ( ( busy_signal_18 ) != 4'b000x ) || ( ( busy_signal_18 ) != 7'b01xxxxx ) || ( busy_signal_18 ) != 7'hd ) ) |-> rx_3 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_19 ) \n   4'b0x10 : begin\n     fsm_18 = chip_1;\n   end\n   7'b1101110 : begin\n     fsm_6 = clk_1;\n   end\n   7'bx101xxx : begin\n     sig_3 = err_11;\n   end\n   6'bx1x1x0 : begin\n     hw_13 = cfg_20;\n   end\n   default : begin \n     cfg_19 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_19 ) == ( 4'b0x10 ) |-> fsm_18 == chip_1 ;endproperty \nproperty name: ( output_register_status_19 ) == ( 7'b1101110 ) |-> fsm_6 == clk_1 ;endproperty \nproperty name: ( output_register_status_19 ) == ( 7'bx101xxx ) |-> sig_3 == err_11 ;endproperty \nproperty name: ( output_register_status_19 ) == ( 6'bx1x1x0 ) |-> hw_13 == cfg_20 ;endproperty \nproperty name; ( ( output_register_status_19 ) != 4'b0x10 ) || ( ( output_register_status_19 ) != 7'b1101110 ) || ( ( output_register_status_19 ) != 7'bx101xxx ) || ( output_register_status_19 ) != 6'bx1x1x0 ) ) |-> cfg_19 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_14 ) \n   7'b10x000x : begin\n     auth_1 = fsm_8;\n   end\n   default : begin \n     chip_7 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_14 ) == ( 7'b10x000x ) |-> auth_1 == fsm_8 ;endproperty \nproperty name; ( data_status_register_status_14 ) != 7'b10x000x ) ) |-> chip_7 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_4 ) \n   6'h3 : begin\n     cfg_4 = data_16;\n   end\n   default : begin \n     rst_20 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_4 ) == ( 6'h3 ) |-> cfg_4 == data_16 ;endproperty \nproperty name; ( valid_input_4 ) != 6'h3 ) ) |-> rst_20 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_20 ) \n   5'h12 : begin\n     clk_18 = core_12;\n   end\n   5'b10xx1 : begin\n     auth_5 = cfg_17;\n   end\n   default : begin \n     data_12 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_register_20 ) == ( 5'h12 ) |-> clk_18 == core_12 ;endproperty \nproperty name: ( control_register_20 ) == ( 5'b10xx1 ) |-> auth_5 == cfg_17 ;endproperty \nproperty name; ( ( control_register_20 ) != 5'h12 ) || ( control_register_20 ) != 5'b10xx1 ) ) |-> data_12 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_7 ) \n   6'h27 : begin\n     auth_20 = data_18;\n   end\n   7'h5c : begin\n     auth_2 = fsm_20;\n   end\n   default : begin \n     data_1 = tx_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_7 ) == ( 6'h27 ) |-> auth_20 == data_18 ;endproperty \nproperty name: ( instruction_7 ) == ( 7'h5c ) |-> auth_2 == fsm_20 ;endproperty \nproperty name; ( ( instruction_7 ) != 6'h27 ) || ( instruction_7 ) != 7'h5c ) ) |-> data_1 == tx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   7'bxxxx101 : begin\n     fsm_10 = core_20;\n   end\n   default : begin \n     rx_19 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_8 ) == ( 7'bxxxx101 ) |-> fsm_10 == core_20 ;endproperty \nproperty name; ( input_buffer_8 ) != 7'bxxxx101 ) ) |-> rx_19 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_7 ) \n   5'b01110 : begin\n     fsm_16 = rst_18;\n   end\n   6'b10010x : begin\n     cfg_4 = chip_7;\n   end\n   6'b100100 : begin\n     core_8 = auth_6;\n   end\n   7'hx : begin\n     auth_1 = clk_17;\n   end\n   5'bx11xx : begin\n     clk_15 = core_18;\n   end\n   default : begin \n     auth_8 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_7 ) == ( 5'b01110 ) |-> fsm_16 == rst_18 ;endproperty \nproperty name: ( output_register_status_7 ) == ( 6'b10010x ) |-> cfg_4 == chip_7 ;endproperty \nproperty name: ( output_register_status_7 ) == ( 6'b100100 ) |-> core_8 == auth_6 ;endproperty \nproperty name: ( output_register_status_7 ) == ( 7'hx ) |-> auth_1 == clk_17 ;endproperty \nproperty name: ( output_register_status_7 ) == ( 5'bx11xx ) |-> clk_15 == core_18 ;endproperty \nproperty name; ( ( output_register_status_7 ) != 5'b01110 ) || ( ( output_register_status_7 ) != 6'b10010x ) || ( ( output_register_status_7 ) != 6'b100100 ) || ( ( output_register_status_7 ) != 7'hx ) || ( output_register_status_7 ) != 5'bx11xx ) ) |-> auth_8 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   7'b00x0111 : begin\n     rx_6 = err_10;\n   end\n   6'hd : begin\n     auth_16 = reg_11;\n   end\n   4'ha : begin\n     fsm_2 = sig_16;\n   end\n   3'b10x : begin\n     reg_19 = fsm_1;\n   end\n   6'h5 : begin\n     core_10 = sig_17;\n   end\n   default : begin \n     clk_17 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_20 ) == ( 7'b00x0111 ) |-> rx_6 == err_10 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 6'hd ) |-> auth_16 == reg_11 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 4'ha ) |-> fsm_2 == sig_16 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 3'b10x ) |-> reg_19 == fsm_1 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 6'h5 ) |-> core_10 == sig_17 ;endproperty \nproperty name; ( ( acknowledge_signal_20 ) != 7'b00x0111 ) || ( ( acknowledge_signal_20 ) != 6'hd ) || ( ( acknowledge_signal_20 ) != 4'ha ) || ( ( acknowledge_signal_20 ) != 3'b10x ) || ( acknowledge_signal_20 ) != 6'h5 ) ) |-> clk_17 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_10 ) \n   6'b111110 : begin\n     cfg_8 = reg_8;\n   end\n   5'bx001x : begin\n     cfg_3 = fsm_13;\n   end\n   5'h5 : begin\n     fsm_12 = err_1;\n   end\n   7'bxx01011 : begin\n     tx_16 = core_11;\n   end\n   default : begin \n     tx_4 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( error_status_10 ) == ( 6'b111110 ) |-> cfg_8 == reg_8 ;endproperty \nproperty name: ( error_status_10 ) == ( 5'bx001x ) |-> cfg_3 == fsm_13 ;endproperty \nproperty name: ( error_status_10 ) == ( 5'h5 ) |-> fsm_12 == err_1 ;endproperty \nproperty name: ( error_status_10 ) == ( 7'bxx01011 ) |-> tx_16 == core_11 ;endproperty \nproperty name; ( ( error_status_10 ) != 6'b111110 ) || ( ( error_status_10 ) != 5'bx001x ) || ( ( error_status_10 ) != 5'h5 ) || ( error_status_10 ) != 7'bxx01011 ) ) |-> tx_4 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_12 ) \n   5'bx0x0x : begin\n     sig_7 = clk_17;\n   end\n   rx_13 : begin\n     err_16 = rst_15;\n   end\n   default : begin \n     hw_4 = core_11;\n   end\nendcase",
        "Assertion": "property name: ( command_word_12 ) == ( 5'bx0x0x ) |-> sig_7 == clk_17 ;endproperty \nproperty name: ( command_word_12 ) == ( rx_13 ) |-> err_16 == rst_15 ;endproperty \nproperty name; ( ( command_word_12 ) != 5'bx0x0x ) || ( command_word_12 ) != rx_13 ) ) |-> hw_4 == core_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_20 ) \n   7'b0x01010 : begin\n     reg_17 = auth_17;\n   end\n   7'b1100111 : begin\n     core_14 = cfg_16;\n   end\n   6'bx00010 : begin\n     reg_19 = auth_18;\n   end\n   6'ha : begin\n     auth_12 = err_13;\n   end\n   7'bx1xx00x : begin\n     rst_11 = cfg_10;\n   end\n   default : begin \n     core_17 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_20 ) == ( 7'b0x01010 ) |-> reg_17 == auth_17 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 7'b1100111 ) |-> core_14 == cfg_16 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 6'bx00010 ) |-> reg_19 == auth_18 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 6'ha ) |-> auth_12 == err_13 ;endproperty \nproperty name: ( interrupt_request_20 ) == ( 7'bx1xx00x ) |-> rst_11 == cfg_10 ;endproperty \nproperty name; ( ( interrupt_request_20 ) != 7'b0x01010 ) || ( ( interrupt_request_20 ) != 7'b1100111 ) || ( ( interrupt_request_20 ) != 6'bx00010 ) || ( ( interrupt_request_20 ) != 6'ha ) || ( interrupt_request_20 ) != 7'bx1xx00x ) ) |-> core_17 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_12 ) \n   6'bx01x10 : begin\n     rst_4 = data_16;\n   end\n   5'b000x0 : begin\n     cfg_3 = data_10;\n   end\n   4'bx000 : begin\n     cfg_11 = data_3;\n   end\n   7'b01x10x0 : begin\n     hw_12 = tx_19;\n   end\n   default : begin \n     clk_7 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_12 ) == ( 6'bx01x10 ) |-> rst_4 == data_16 ;endproperty \nproperty name: ( operation_status_12 ) == ( 5'b000x0 ) |-> cfg_3 == data_10 ;endproperty \nproperty name: ( operation_status_12 ) == ( 4'bx000 ) |-> cfg_11 == data_3 ;endproperty \nproperty name: ( operation_status_12 ) == ( 7'b01x10x0 ) |-> hw_12 == tx_19 ;endproperty \nproperty name; ( ( operation_status_12 ) != 6'bx01x10 ) || ( ( operation_status_12 ) != 5'b000x0 ) || ( ( operation_status_12 ) != 4'bx000 ) || ( operation_status_12 ) != 7'b01x10x0 ) ) |-> clk_7 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_2 ) \n   5'bxx000 : begin\n     rst_13 = data_12;\n   end\n   5'b01xx0 : begin\n     reg_7 = chip_10;\n   end\n   default : begin \n     hw_1 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( control_input_2 ) == ( 5'bxx000 ) |-> rst_13 == data_12 ;endproperty \nproperty name: ( control_input_2 ) == ( 5'b01xx0 ) |-> reg_7 == chip_10 ;endproperty \nproperty name; ( ( control_input_2 ) != 5'bxx000 ) || ( control_input_2 ) != 5'b01xx0 ) ) |-> hw_1 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_3 ) \n   7'b01x0xx1 : begin\n     core_19 = core_8;\n   end\n   6'b110001 : begin\n     err_19 = hw_8;\n   end\n   default : begin \n     fsm_6 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_3 ) == ( 7'b01x0xx1 ) |-> core_19 == core_8 ;endproperty \nproperty name: ( write_complete_3 ) == ( 6'b110001 ) |-> err_19 == hw_8 ;endproperty \nproperty name; ( ( write_complete_3 ) != 7'b01x0xx1 ) || ( write_complete_3 ) != 6'b110001 ) ) |-> fsm_6 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_11 ) \n   6'h1b : begin\n     auth_12 = fsm_5;\n   end\n   6'b10x10x : begin\n     sig_3 = fsm_14;\n   end\n   3'h0 : begin\n     chip_16 = auth_10;\n   end\n   default : begin \n     sig_19 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( data_status_11 ) == ( 6'h1b ) |-> auth_12 == fsm_5 ;endproperty \nproperty name: ( data_status_11 ) == ( 6'b10x10x ) |-> sig_3 == fsm_14 ;endproperty \nproperty name: ( data_status_11 ) == ( 3'h0 ) |-> chip_16 == auth_10 ;endproperty \nproperty name; ( ( data_status_11 ) != 6'h1b ) || ( ( data_status_11 ) != 6'b10x10x ) || ( data_status_11 ) != 3'h0 ) ) |-> sig_19 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_11 ) \n   7'bx0110x1 : begin\n     data_14 = rst_14;\n   end\n   6'h2 : begin\n     chip_20 = rst_12;\n   end\n   7'bx11x0xx : begin\n     chip_8 = chip_7;\n   end\n   7'b1110x0x : begin\n     cfg_15 = err_2;\n   end\n   7'bxx00101 : begin\n     err_14 = auth_15;\n   end\n   default : begin \n     err_19 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_11 ) == ( 7'bx0110x1 ) |-> data_14 == rst_14 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 6'h2 ) |-> chip_20 == rst_12 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'bx11x0xx ) |-> chip_8 == chip_7 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'b1110x0x ) |-> cfg_15 == err_2 ;endproperty \nproperty name: ( instruction_register_11 ) == ( 7'bxx00101 ) |-> err_14 == auth_15 ;endproperty \nproperty name; ( ( instruction_register_11 ) != 7'bx0110x1 ) || ( ( instruction_register_11 ) != 6'h2 ) || ( ( instruction_register_11 ) != 7'bx11x0xx ) || ( ( instruction_register_11 ) != 7'b1110x0x ) || ( instruction_register_11 ) != 7'bxx00101 ) ) |-> err_19 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_7 ) \n   err_5 : begin\n     fsm_16 = cfg_16;\n   end\n   7'bxxxxx01 : begin\n     hw_12 = reg_12;\n   end\n   6'h39 : begin\n     sig_1 = hw_13;\n   end\n   7'bx11x1x1 : begin\n     hw_18 = rst_12;\n   end\n   default : begin \n     reg_13 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( status_control_7 ) == ( err_5 ) |-> fsm_16 == cfg_16 ;endproperty \nproperty name: ( status_control_7 ) == ( 7'bxxxxx01 ) |-> hw_12 == reg_12 ;endproperty \nproperty name: ( status_control_7 ) == ( 6'h39 ) |-> sig_1 == hw_13 ;endproperty \nproperty name: ( status_control_7 ) == ( 7'bx11x1x1 ) |-> hw_18 == rst_12 ;endproperty \nproperty name; ( ( status_control_7 ) != err_5 ) || ( ( status_control_7 ) != 7'bxxxxx01 ) || ( ( status_control_7 ) != 6'h39 ) || ( status_control_7 ) != 7'bx11x1x1 ) ) |-> reg_13 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_4 ) \n   7'b0x0xx1x : begin\n     auth_9 = rx_17;\n   end\n   7'b11xx001 : begin\n     clk_1 = core_4;\n   end\n   7'b1x10xxx : begin\n     rx_2 = tx_10;\n   end\n   7'b00x0x0x : begin\n     err_15 = hw_7;\n   end\n   default : begin \n     chip_6 = hw_18;\n   end\nendcase",
        "Assertion": "property name: ( control_register_4 ) == ( 7'b0x0xx1x ) |-> auth_9 == rx_17 ;endproperty \nproperty name: ( control_register_4 ) == ( 7'b11xx001 ) |-> clk_1 == core_4 ;endproperty \nproperty name: ( control_register_4 ) == ( 7'b1x10xxx ) |-> rx_2 == tx_10 ;endproperty \nproperty name: ( control_register_4 ) == ( 7'b00x0x0x ) |-> err_15 == hw_7 ;endproperty \nproperty name; ( ( control_register_4 ) != 7'b0x0xx1x ) || ( ( control_register_4 ) != 7'b11xx001 ) || ( ( control_register_4 ) != 7'b1x10xxx ) || ( control_register_4 ) != 7'b00x0x0x ) ) |-> chip_6 == hw_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_14 ) \n   5'bxx010 : begin\n     err_6 = hw_9;\n   end\n   default : begin \n     data_9 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_14 ) == ( 5'bxx010 ) |-> err_6 == hw_9 ;endproperty \nproperty name; ( interrupt_control_14 ) != 5'bxx010 ) ) |-> data_9 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_2 ) \n   6'bxx1x1x : begin\n     clk_19 = auth_11;\n   end\n   default : begin \n     reg_5 = tx_12;\n   end\nendcase",
        "Assertion": "property name: ( output_control_2 ) == ( 6'bxx1x1x ) |-> clk_19 == auth_11 ;endproperty \nproperty name; ( output_control_2 ) != 6'bxx1x1x ) ) |-> reg_5 == tx_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_10 ) \n   7'bxxxx10x : begin\n     core_9 = reg_20;\n   end\n   default : begin \n     auth_15 = chip_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_10 ) == ( 7'bxxxx10x ) |-> core_9 == reg_20 ;endproperty \nproperty name; ( control_register_status_status_10 ) != 7'bxxxx10x ) ) |-> auth_15 == chip_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_20 ) \n   6'b1x1001 : begin\n     clk_8 = auth_5;\n   end\n   7'b11x01x0 : begin\n     hw_8 = core_17;\n   end\n   default : begin \n     err_18 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( status_register_20 ) == ( 6'b1x1001 ) |-> clk_8 == auth_5 ;endproperty \nproperty name: ( status_register_20 ) == ( 7'b11x01x0 ) |-> hw_8 == core_17 ;endproperty \nproperty name; ( ( status_register_20 ) != 6'b1x1001 ) || ( status_register_20 ) != 7'b11x01x0 ) ) |-> err_18 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_13 ) \n   7'b0100010 : begin\n     chip_18 = clk_12;\n   end\n   7'b0x01001 : begin\n     rst_5 = rst_13;\n   end\n   default : begin \n     cfg_19 = tx_16;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_13 ) == ( 7'b0100010 ) |-> chip_18 == clk_12 ;endproperty \nproperty name: ( error_flag_13 ) == ( 7'b0x01001 ) |-> rst_5 == rst_13 ;endproperty \nproperty name; ( ( error_flag_13 ) != 7'b0100010 ) || ( error_flag_13 ) != 7'b0x01001 ) ) |-> cfg_19 == tx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_14 ) \n   reg_18 : begin\n     cfg_5 = chip_7;\n   end\n   5'bx10x1 : begin\n     data_15 = clk_20;\n   end\n   7'b0001x1x : begin\n     reg_11 = core_12;\n   end\n   6'bx1x0xx : begin\n     data_2 = data_20;\n   end\n   6'bx1x1x0 : begin\n     rx_5 = tx_6;\n   end\n   default : begin \n     auth_16 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_14 ) == ( reg_18 ) |-> cfg_5 == chip_7 ;endproperty \nproperty name: ( valid_input_14 ) == ( 5'bx10x1 ) |-> data_15 == clk_20 ;endproperty \nproperty name: ( valid_input_14 ) == ( 7'b0001x1x ) |-> reg_11 == core_12 ;endproperty \nproperty name: ( valid_input_14 ) == ( 6'bx1x0xx ) |-> data_2 == data_20 ;endproperty \nproperty name: ( valid_input_14 ) == ( 6'bx1x1x0 ) |-> rx_5 == tx_6 ;endproperty \nproperty name; ( ( valid_input_14 ) != reg_18 ) || ( ( valid_input_14 ) != 5'bx10x1 ) || ( ( valid_input_14 ) != 7'b0001x1x ) || ( ( valid_input_14 ) != 6'bx1x0xx ) || ( valid_input_14 ) != 6'bx1x1x0 ) ) |-> auth_16 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_10 ) \n   7'b1xx1x1x : begin\n     core_5 = tx_3;\n   end\n   7'b0x1xx0x : begin\n     hw_18 = data_18;\n   end\n   4'b0110 : begin\n     sig_3 = fsm_19;\n   end\n   6'b1xx011 : begin\n     err_1 = fsm_4;\n   end\n   default : begin \n     fsm_11 = cfg_9;\n   end\nendcase",
        "Assertion": "property name: ( address_status_10 ) == ( 7'b1xx1x1x ) |-> core_5 == tx_3 ;endproperty \nproperty name: ( address_status_10 ) == ( 7'b0x1xx0x ) |-> hw_18 == data_18 ;endproperty \nproperty name: ( address_status_10 ) == ( 4'b0110 ) |-> sig_3 == fsm_19 ;endproperty \nproperty name: ( address_status_10 ) == ( 6'b1xx011 ) |-> err_1 == fsm_4 ;endproperty \nproperty name; ( ( address_status_10 ) != 7'b1xx1x1x ) || ( ( address_status_10 ) != 7'b0x1xx0x ) || ( ( address_status_10 ) != 4'b0110 ) || ( address_status_10 ) != 6'b1xx011 ) ) |-> fsm_11 == cfg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_19 ) \n   7'b01x0100 : begin\n     fsm_7 = reg_14;\n   end\n   7'b1x1xxxx : begin\n     reg_3 = sig_16;\n   end\n   7'h22 : begin\n     rst_9 = rst_8;\n   end\n   5'b1111x : begin\n     err_14 = fsm_13;\n   end\n   default : begin \n     cfg_4 = reg_7;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_19 ) == ( 7'b01x0100 ) |-> fsm_7 == reg_14 ;endproperty \nproperty name: ( ready_register_19 ) == ( 7'b1x1xxxx ) |-> reg_3 == sig_16 ;endproperty \nproperty name: ( ready_register_19 ) == ( 7'h22 ) |-> rst_9 == rst_8 ;endproperty \nproperty name: ( ready_register_19 ) == ( 5'b1111x ) |-> err_14 == fsm_13 ;endproperty \nproperty name; ( ( ready_register_19 ) != 7'b01x0100 ) || ( ( ready_register_19 ) != 7'b1x1xxxx ) || ( ( ready_register_19 ) != 7'h22 ) || ( ready_register_19 ) != 5'b1111x ) ) |-> cfg_4 == reg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_2 ) \n   6'h3d : begin\n     auth_12 = rx_16;\n   end\n   tx_17 : begin\n     err_6 = sig_4;\n   end\n   7'b00x01x1 : begin\n     data_8 = hw_7;\n   end\n   7'bxx1xxx1 : begin\n     chip_1 = cfg_11;\n   end\n   default : begin \n     core_1 = err_10;\n   end\nendcase",
        "Assertion": "property name: ( output_data_2 ) == ( 6'h3d ) |-> auth_12 == rx_16 ;endproperty \nproperty name: ( output_data_2 ) == ( tx_17 ) |-> err_6 == sig_4 ;endproperty \nproperty name: ( output_data_2 ) == ( 7'b00x01x1 ) |-> data_8 == hw_7 ;endproperty \nproperty name: ( output_data_2 ) == ( 7'bxx1xxx1 ) |-> chip_1 == cfg_11 ;endproperty \nproperty name; ( ( output_data_2 ) != 6'h3d ) || ( ( output_data_2 ) != tx_17 ) || ( ( output_data_2 ) != 7'b00x01x1 ) || ( output_data_2 ) != 7'bxx1xxx1 ) ) |-> core_1 == err_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_13 ) \n   7'b10xx010 : begin\n     reg_5 = auth_4;\n   end\n   6'b00x101 : begin\n     data_4 = sig_9;\n   end\n   default : begin \n     hw_15 = core_18;\n   end\nendcase",
        "Assertion": "property name: ( input_register_13 ) == ( 7'b10xx010 ) |-> reg_5 == auth_4 ;endproperty \nproperty name: ( input_register_13 ) == ( 6'b00x101 ) |-> data_4 == sig_9 ;endproperty \nproperty name; ( ( input_register_13 ) != 7'b10xx010 ) || ( input_register_13 ) != 6'b00x101 ) ) |-> hw_15 == core_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_19 ) \n   6'b0x0x00 : begin\n     hw_4 = rx_9;\n   end\n   6'bx01100 : begin\n     rst_3 = data_19;\n   end\n   5'b01xx0 : begin\n     data_14 = cfg_5;\n   end\n   default : begin \n     clk_14 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( control_register_19 ) == ( 6'b0x0x00 ) |-> hw_4 == rx_9 ;endproperty \nproperty name: ( control_register_19 ) == ( 6'bx01100 ) |-> rst_3 == data_19 ;endproperty \nproperty name: ( control_register_19 ) == ( 5'b01xx0 ) |-> data_14 == cfg_5 ;endproperty \nproperty name; ( ( control_register_19 ) != 6'b0x0x00 ) || ( ( control_register_19 ) != 6'bx01100 ) || ( control_register_19 ) != 5'b01xx0 ) ) |-> clk_14 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_19 ) \n   6'b101x1x : begin\n     auth_1 = rx_12;\n   end\n   7'ha : begin\n     cfg_7 = tx_3;\n   end\n   7'bxxxx1xx : begin\n     fsm_19 = reg_13;\n   end\n   4'bx01x : begin\n     tx_18 = tx_5;\n   end\n   7'b11xx110 : begin\n     chip_9 = tx_10;\n   end\n   default : begin \n     clk_15 = err_18;\n   end\nendcase",
        "Assertion": "property name: ( status_register_19 ) == ( 6'b101x1x ) |-> auth_1 == rx_12 ;endproperty \nproperty name: ( status_register_19 ) == ( 7'ha ) |-> cfg_7 == tx_3 ;endproperty \nproperty name: ( status_register_19 ) == ( 7'bxxxx1xx ) |-> fsm_19 == reg_13 ;endproperty \nproperty name: ( status_register_19 ) == ( 4'bx01x ) |-> tx_18 == tx_5 ;endproperty \nproperty name: ( status_register_19 ) == ( 7'b11xx110 ) |-> chip_9 == tx_10 ;endproperty \nproperty name; ( ( status_register_19 ) != 6'b101x1x ) || ( ( status_register_19 ) != 7'ha ) || ( ( status_register_19 ) != 7'bxxxx1xx ) || ( ( status_register_19 ) != 4'bx01x ) || ( status_register_19 ) != 7'b11xx110 ) ) |-> clk_15 == err_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_18 ) \n   5'b01100 : begin\n     reg_11 = core_15;\n   end\n   6'h6 : begin\n     auth_12 = cfg_17;\n   end\n   7'bx0xx11x : begin\n     rx_18 = core_17;\n   end\n   default : begin \n     clk_13 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( control_data_18 ) == ( 5'b01100 ) |-> reg_11 == core_15 ;endproperty \nproperty name: ( control_data_18 ) == ( 6'h6 ) |-> auth_12 == cfg_17 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'bx0xx11x ) |-> rx_18 == core_17 ;endproperty \nproperty name; ( ( control_data_18 ) != 5'b01100 ) || ( ( control_data_18 ) != 6'h6 ) || ( control_data_18 ) != 7'bx0xx11x ) ) |-> clk_13 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_5 ) \n   4'b0111 : begin\n     hw_16 = rst_15;\n   end\n   err_6 : begin\n     rx_20 = sig_18;\n   end\n   6'bx01xx1 : begin\n     core_18 = cfg_17;\n   end\n   default : begin \n     hw_14 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_5 ) == ( 4'b0111 ) |-> hw_16 == rst_15 ;endproperty \nproperty name: ( interrupt_control_5 ) == ( err_6 ) |-> rx_20 == sig_18 ;endproperty \nproperty name: ( interrupt_control_5 ) == ( 6'bx01xx1 ) |-> core_18 == cfg_17 ;endproperty \nproperty name; ( ( interrupt_control_5 ) != 4'b0111 ) || ( ( interrupt_control_5 ) != err_6 ) || ( interrupt_control_5 ) != 6'bx01xx1 ) ) |-> hw_14 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_3 ) \n   7'b0xxxxx1 : begin\n     cfg_5 = cfg_18;\n   end\n   5'bxxx1x : begin\n     chip_7 = err_7;\n   end\n   7'bxx1x10x : begin\n     auth_5 = cfg_15;\n   end\n   7'bxxx1x01 : begin\n     rx_19 = clk_12;\n   end\n   default : begin \n     data_6 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_3 ) == ( 7'b0xxxxx1 ) |-> cfg_5 == cfg_18 ;endproperty \nproperty name: ( read_enable_3 ) == ( 5'bxxx1x ) |-> chip_7 == err_7 ;endproperty \nproperty name: ( read_enable_3 ) == ( 7'bxx1x10x ) |-> auth_5 == cfg_15 ;endproperty \nproperty name: ( read_enable_3 ) == ( 7'bxxx1x01 ) |-> rx_19 == clk_12 ;endproperty \nproperty name; ( ( read_enable_3 ) != 7'b0xxxxx1 ) || ( ( read_enable_3 ) != 5'bxxx1x ) || ( ( read_enable_3 ) != 7'bxx1x10x ) || ( read_enable_3 ) != 7'bxxx1x01 ) ) |-> data_6 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_13 ) \n   5'bx0x01 : begin\n     cfg_15 = data_5;\n   end\n   6'bx11100 : begin\n     fsm_16 = fsm_14;\n   end\n   default : begin \n     chip_3 = chip_15;\n   end\nendcase",
        "Assertion": "property name: ( command_word_13 ) == ( 5'bx0x01 ) |-> cfg_15 == data_5 ;endproperty \nproperty name: ( command_word_13 ) == ( 6'bx11100 ) |-> fsm_16 == fsm_14 ;endproperty \nproperty name; ( ( command_word_13 ) != 5'bx0x01 ) || ( command_word_13 ) != 6'bx11100 ) ) |-> chip_3 == chip_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_3 ) \n   7'h5d : begin\n     sig_12 = err_13;\n   end\n   7'b1100011 : begin\n     core_19 = rst_13;\n   end\n   default : begin \n     rx_1 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_3 ) == ( 7'h5d ) |-> sig_12 == err_13 ;endproperty \nproperty name: ( flag_control_3 ) == ( 7'b1100011 ) |-> core_19 == rst_13 ;endproperty \nproperty name; ( ( flag_control_3 ) != 7'h5d ) || ( flag_control_3 ) != 7'b1100011 ) ) |-> rx_1 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_3 ) \n   7'h16 : begin\n     cfg_10 = err_20;\n   end\n   6'bxx1x10 : begin\n     err_14 = reg_2;\n   end\n   7'b00x0x0x : begin\n     rx_10 = chip_17;\n   end\n   7'b01x00xx : begin\n     reg_3 = cfg_1;\n   end\n   default : begin \n     core_10 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_3 ) == ( 7'h16 ) |-> cfg_10 == err_20 ;endproperty \nproperty name: ( flag_status_3 ) == ( 6'bxx1x10 ) |-> err_14 == reg_2 ;endproperty \nproperty name: ( flag_status_3 ) == ( 7'b00x0x0x ) |-> rx_10 == chip_17 ;endproperty \nproperty name: ( flag_status_3 ) == ( 7'b01x00xx ) |-> reg_3 == cfg_1 ;endproperty \nproperty name; ( ( flag_status_3 ) != 7'h16 ) || ( ( flag_status_3 ) != 6'bxx1x10 ) || ( ( flag_status_3 ) != 7'b00x0x0x ) || ( flag_status_3 ) != 7'b01x00xx ) ) |-> core_10 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_8 ) \n   data_12 : begin\n     core_14 = chip_19;\n   end\n   2'h0 : begin\n     fsm_1 = fsm_8;\n   end\n   default : begin \n     chip_6 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_8 ) == ( data_12 ) |-> core_14 == chip_19 ;endproperty \nproperty name: ( instruction_8 ) == ( 2'h0 ) |-> fsm_1 == fsm_8 ;endproperty \nproperty name; ( ( instruction_8 ) != data_12 ) || ( instruction_8 ) != 2'h0 ) ) |-> chip_6 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_10 ) \n   6'b0x1x01 : begin\n     rst_9 = fsm_17;\n   end\n   default : begin \n     tx_5 = core_7;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_10 ) == ( 6'b0x1x01 ) |-> rst_9 == fsm_17 ;endproperty \nproperty name; ( operation_code_10 ) != 6'b0x1x01 ) ) |-> tx_5 == core_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_12 ) \n   3'b0x1 : begin\n     rx_20 = rst_13;\n   end\n   6'bxx1x01 : begin\n     auth_12 = core_7;\n   end\n   7'hb : begin\n     auth_8 = tx_20;\n   end\n   7'b010x1x1 : begin\n     sig_9 = err_15;\n   end\n   default : begin \n     cfg_14 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( data_in_12 ) == ( 3'b0x1 ) |-> rx_20 == rst_13 ;endproperty \nproperty name: ( data_in_12 ) == ( 6'bxx1x01 ) |-> auth_12 == core_7 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'hb ) |-> auth_8 == tx_20 ;endproperty \nproperty name: ( data_in_12 ) == ( 7'b010x1x1 ) |-> sig_9 == err_15 ;endproperty \nproperty name; ( ( data_in_12 ) != 3'b0x1 ) || ( ( data_in_12 ) != 6'bxx1x01 ) || ( ( data_in_12 ) != 7'hb ) || ( data_in_12 ) != 7'b010x1x1 ) ) |-> cfg_14 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_4 ) \n   7'h42 : begin\n     fsm_10 = rx_15;\n   end\n   6'b0x1xxx : begin\n     chip_2 = hw_6;\n   end\n   default : begin \n     rx_9 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_4 ) == ( 7'h42 ) |-> fsm_10 == rx_15 ;endproperty \nproperty name: ( busy_signal_4 ) == ( 6'b0x1xxx ) |-> chip_2 == hw_6 ;endproperty \nproperty name; ( ( busy_signal_4 ) != 7'h42 ) || ( busy_signal_4 ) != 6'b0x1xxx ) ) |-> rx_9 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_16 ) \n   7'h4f : begin\n     core_7 = chip_20;\n   end\n   7'bx1xx1xx : begin\n     core_16 = fsm_13;\n   end\n   6'b111111 : begin\n     rx_20 = core_20;\n   end\n   7'bx01x10x : begin\n     reg_16 = data_16;\n   end\n   default : begin \n     data_17 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( input_register_16 ) == ( 7'h4f ) |-> core_7 == chip_20 ;endproperty \nproperty name: ( input_register_16 ) == ( 7'bx1xx1xx ) |-> core_16 == fsm_13 ;endproperty \nproperty name: ( input_register_16 ) == ( 6'b111111 ) |-> rx_20 == core_20 ;endproperty \nproperty name: ( input_register_16 ) == ( 7'bx01x10x ) |-> reg_16 == data_16 ;endproperty \nproperty name; ( ( input_register_16 ) != 7'h4f ) || ( ( input_register_16 ) != 7'bx1xx1xx ) || ( ( input_register_16 ) != 6'b111111 ) || ( input_register_16 ) != 7'bx01x10x ) ) |-> data_17 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_1 ) \n   core_19 : begin\n     hw_13 = err_13;\n   end\n   4'h9 : begin\n     reg_6 = rx_17;\n   end\n   6'b000x01 : begin\n     sig_2 = clk_1;\n   end\n   7'b00x0010 : begin\n     tx_19 = fsm_3;\n   end\n   default : begin \n     fsm_5 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( control_register_1 ) == ( core_19 ) |-> hw_13 == err_13 ;endproperty \nproperty name: ( control_register_1 ) == ( 4'h9 ) |-> reg_6 == rx_17 ;endproperty \nproperty name: ( control_register_1 ) == ( 6'b000x01 ) |-> sig_2 == clk_1 ;endproperty \nproperty name: ( control_register_1 ) == ( 7'b00x0010 ) |-> tx_19 == fsm_3 ;endproperty \nproperty name; ( ( control_register_1 ) != core_19 ) || ( ( control_register_1 ) != 4'h9 ) || ( ( control_register_1 ) != 6'b000x01 ) || ( control_register_1 ) != 7'b00x0010 ) ) |-> fsm_5 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_4 ) \n   4'b0011 : begin\n     err_18 = cfg_13;\n   end\n   7'bxx0x100 : begin\n     chip_2 = rx_11;\n   end\n   7'b1001100 : begin\n     core_11 = rst_10;\n   end\n   6'h2a : begin\n     fsm_9 = clk_6;\n   end\n   7'b11xx010 : begin\n     sig_2 = err_18;\n   end\n   default : begin \n     sig_17 = clk_15;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_4 ) == ( 4'b0011 ) |-> err_18 == cfg_13 ;endproperty \nproperty name: ( control_flag_4 ) == ( 7'bxx0x100 ) |-> chip_2 == rx_11 ;endproperty \nproperty name: ( control_flag_4 ) == ( 7'b1001100 ) |-> core_11 == rst_10 ;endproperty \nproperty name: ( control_flag_4 ) == ( 6'h2a ) |-> fsm_9 == clk_6 ;endproperty \nproperty name: ( control_flag_4 ) == ( 7'b11xx010 ) |-> sig_2 == err_18 ;endproperty \nproperty name; ( ( control_flag_4 ) != 4'b0011 ) || ( ( control_flag_4 ) != 7'bxx0x100 ) || ( ( control_flag_4 ) != 7'b1001100 ) || ( ( control_flag_4 ) != 6'h2a ) || ( control_flag_4 ) != 7'b11xx010 ) ) |-> sig_17 == clk_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_2 ) \n   7'b00x01x1 : begin\n     fsm_18 = clk_15;\n   end\n   7'b0100101 : begin\n     tx_20 = fsm_7;\n   end\n   3'h0 : begin\n     auth_2 = clk_5;\n   end\n   default : begin \n     hw_17 = fsm_17;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_2 ) == ( 7'b00x01x1 ) |-> fsm_18 == clk_15 ;endproperty \nproperty name: ( data_status_register_status_2 ) == ( 7'b0100101 ) |-> tx_20 == fsm_7 ;endproperty \nproperty name: ( data_status_register_status_2 ) == ( 3'h0 ) |-> auth_2 == clk_5 ;endproperty \nproperty name; ( ( data_status_register_status_2 ) != 7'b00x01x1 ) || ( ( data_status_register_status_2 ) != 7'b0100101 ) || ( data_status_register_status_2 ) != 3'h0 ) ) |-> hw_17 == fsm_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_7 ) \n   7'b00101x0 : begin\n     core_8 = hw_18;\n   end\n   default : begin \n     chip_5 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_7 ) == ( 7'b00101x0 ) |-> core_8 == hw_18 ;endproperty \nproperty name; ( busy_signal_7 ) != 7'b00101x0 ) ) |-> chip_5 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_12 ) \n   7'b0xxx000 : begin\n     reg_11 = rst_14;\n   end\n   7'h7d : begin\n     chip_12 = tx_5;\n   end\n   7'bx01x011 : begin\n     fsm_6 = rst_16;\n   end\n   default : begin \n     chip_7 = hw_11;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_12 ) == ( 7'b0xxx000 ) |-> reg_11 == rst_14 ;endproperty \nproperty name: ( control_valid_12 ) == ( 7'h7d ) |-> chip_12 == tx_5 ;endproperty \nproperty name: ( control_valid_12 ) == ( 7'bx01x011 ) |-> fsm_6 == rst_16 ;endproperty \nproperty name; ( ( control_valid_12 ) != 7'b0xxx000 ) || ( ( control_valid_12 ) != 7'h7d ) || ( control_valid_12 ) != 7'bx01x011 ) ) |-> chip_7 == hw_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_14 ) \n   5'bx0x00 : begin\n     rx_17 = core_1;\n   end\n   default : begin \n     rx_3 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_14 ) == ( 5'bx0x00 ) |-> rx_17 == core_1 ;endproperty \nproperty name; ( read_enable_14 ) != 5'bx0x00 ) ) |-> rx_3 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_3 ) \n   7'bxxx1001 : begin\n     tx_7 = fsm_17;\n   end\n   7'h22 : begin\n     reg_19 = data_8;\n   end\n   6'bx110x0 : begin\n     cfg_5 = tx_18;\n   end\n   6'h39 : begin\n     chip_8 = hw_3;\n   end\n   default : begin \n     fsm_12 = rx_15;\n   end\nendcase",
        "Assertion": "property name: ( data_register_3 ) == ( 7'bxxx1001 ) |-> tx_7 == fsm_17 ;endproperty \nproperty name: ( data_register_3 ) == ( 7'h22 ) |-> reg_19 == data_8 ;endproperty \nproperty name: ( data_register_3 ) == ( 6'bx110x0 ) |-> cfg_5 == tx_18 ;endproperty \nproperty name: ( data_register_3 ) == ( 6'h39 ) |-> chip_8 == hw_3 ;endproperty \nproperty name; ( ( data_register_3 ) != 7'bxxx1001 ) || ( ( data_register_3 ) != 7'h22 ) || ( ( data_register_3 ) != 6'bx110x0 ) || ( data_register_3 ) != 6'h39 ) ) |-> fsm_12 == rx_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_10 ) \n   core_16 : begin\n     chip_6 = core_13;\n   end\n   5'b0x1x1 : begin\n     cfg_10 = clk_16;\n   end\n   7'h33 : begin\n     reg_5 = chip_8;\n   end\n   7'bx1x0xx0 : begin\n     tx_12 = err_10;\n   end\n   default : begin \n     fsm_7 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_10 ) == ( core_16 ) |-> chip_6 == core_13 ;endproperty \nproperty name: ( interrupt_control_10 ) == ( 5'b0x1x1 ) |-> cfg_10 == clk_16 ;endproperty \nproperty name: ( interrupt_control_10 ) == ( 7'h33 ) |-> reg_5 == chip_8 ;endproperty \nproperty name: ( interrupt_control_10 ) == ( 7'bx1x0xx0 ) |-> tx_12 == err_10 ;endproperty \nproperty name; ( ( interrupt_control_10 ) != core_16 ) || ( ( interrupt_control_10 ) != 5'b0x1x1 ) || ( ( interrupt_control_10 ) != 7'h33 ) || ( interrupt_control_10 ) != 7'bx1x0xx0 ) ) |-> fsm_7 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_19 ) \n   6'h31 : begin\n     err_14 = err_14;\n   end\n   7'bxxx0100 : begin\n     fsm_9 = sig_10;\n   end\n   6'bx0x111 : begin\n     fsm_13 = cfg_9;\n   end\n   7'b010x10x : begin\n     hw_10 = core_5;\n   end\n   7'bxx00x1x : begin\n     sig_8 = data_11;\n   end\n   default : begin \n     core_18 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_19 ) == ( 6'h31 ) |-> err_14 == err_14 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 7'bxxx0100 ) |-> fsm_9 == sig_10 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 6'bx0x111 ) |-> fsm_13 == cfg_9 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 7'b010x10x ) |-> hw_10 == core_5 ;endproperty \nproperty name: ( control_buffer_19 ) == ( 7'bxx00x1x ) |-> sig_8 == data_11 ;endproperty \nproperty name; ( ( control_buffer_19 ) != 6'h31 ) || ( ( control_buffer_19 ) != 7'bxxx0100 ) || ( ( control_buffer_19 ) != 6'bx0x111 ) || ( ( control_buffer_19 ) != 7'b010x10x ) || ( control_buffer_19 ) != 7'bxx00x1x ) ) |-> core_18 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_5 ) \n   7'bx0x1xx1 : begin\n     clk_12 = auth_7;\n   end\n   7'b001x0xx : begin\n     clk_13 = hw_6;\n   end\n   default : begin \n     core_20 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( control_status_5 ) == ( 7'bx0x1xx1 ) |-> clk_12 == auth_7 ;endproperty \nproperty name: ( control_status_5 ) == ( 7'b001x0xx ) |-> clk_13 == hw_6 ;endproperty \nproperty name; ( ( control_status_5 ) != 7'bx0x1xx1 ) || ( control_status_5 ) != 7'b001x0xx ) ) |-> core_20 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_16 ) \n   7'b1xx0x0x : begin\n     core_9 = fsm_2;\n   end\n   7'b110x001 : begin\n     cfg_11 = core_10;\n   end\n   6'b00xx10 : begin\n     rst_9 = data_18;\n   end\n   default : begin \n     cfg_16 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_16 ) == ( 7'b1xx0x0x ) |-> core_9 == fsm_2 ;endproperty \nproperty name: ( interrupt_enable_16 ) == ( 7'b110x001 ) |-> cfg_11 == core_10 ;endproperty \nproperty name: ( interrupt_enable_16 ) == ( 6'b00xx10 ) |-> rst_9 == data_18 ;endproperty \nproperty name; ( ( interrupt_enable_16 ) != 7'b1xx0x0x ) || ( ( interrupt_enable_16 ) != 7'b110x001 ) || ( interrupt_enable_16 ) != 6'b00xx10 ) ) |-> cfg_16 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_13 ) \n   6'b000x11 : begin\n     tx_19 = chip_9;\n   end\n   6'b0010xx : begin\n     tx_13 = reg_14;\n   end\n   7'b0x0xx0x : begin\n     tx_5 = rx_4;\n   end\n   default : begin \n     cfg_1 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( start_address_13 ) == ( 6'b000x11 ) |-> tx_19 == chip_9 ;endproperty \nproperty name: ( start_address_13 ) == ( 6'b0010xx ) |-> tx_13 == reg_14 ;endproperty \nproperty name: ( start_address_13 ) == ( 7'b0x0xx0x ) |-> tx_5 == rx_4 ;endproperty \nproperty name; ( ( start_address_13 ) != 6'b000x11 ) || ( ( start_address_13 ) != 6'b0010xx ) || ( start_address_13 ) != 7'b0x0xx0x ) ) |-> cfg_1 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_14 ) \n   7'bxx11010 : begin\n     err_16 = reg_9;\n   end\n   7'b0x0xxxx : begin\n     reg_3 = rx_8;\n   end\n   7'b0x101x0 : begin\n     clk_16 = auth_2;\n   end\n   7'b1x1x001 : begin\n     rx_5 = tx_8;\n   end\n   5'b0101x : begin\n     hw_13 = tx_15;\n   end\n   default : begin \n     cfg_3 = tx_18;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_14 ) == ( 7'bxx11010 ) |-> err_16 == reg_9 ;endproperty \nproperty name: ( transfer_complete_14 ) == ( 7'b0x0xxxx ) |-> reg_3 == rx_8 ;endproperty \nproperty name: ( transfer_complete_14 ) == ( 7'b0x101x0 ) |-> clk_16 == auth_2 ;endproperty \nproperty name: ( transfer_complete_14 ) == ( 7'b1x1x001 ) |-> rx_5 == tx_8 ;endproperty \nproperty name: ( transfer_complete_14 ) == ( 5'b0101x ) |-> hw_13 == tx_15 ;endproperty \nproperty name; ( ( transfer_complete_14 ) != 7'bxx11010 ) || ( ( transfer_complete_14 ) != 7'b0x0xxxx ) || ( ( transfer_complete_14 ) != 7'b0x101x0 ) || ( ( transfer_complete_14 ) != 7'b1x1x001 ) || ( transfer_complete_14 ) != 5'b0101x ) ) |-> cfg_3 == tx_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_15 ) \n   6'b1xx011 : begin\n     rst_9 = cfg_9;\n   end\n   default : begin \n     rx_2 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( data_status_15 ) == ( 6'b1xx011 ) |-> rst_9 == cfg_9 ;endproperty \nproperty name; ( data_status_15 ) != 6'b1xx011 ) ) |-> rx_2 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_9 ) \n   4'b110x : begin\n     data_17 = core_14;\n   end\n   5'bxx110 : begin\n     hw_5 = rst_16;\n   end\n   7'bx01x0xx : begin\n     fsm_20 = rst_8;\n   end\n   default : begin \n     reg_13 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_9 ) == ( 4'b110x ) |-> data_17 == core_14 ;endproperty \nproperty name: ( status_output_buffer_9 ) == ( 5'bxx110 ) |-> hw_5 == rst_16 ;endproperty \nproperty name: ( status_output_buffer_9 ) == ( 7'bx01x0xx ) |-> fsm_20 == rst_8 ;endproperty \nproperty name; ( ( status_output_buffer_9 ) != 4'b110x ) || ( ( status_output_buffer_9 ) != 5'bxx110 ) || ( status_output_buffer_9 ) != 7'bx01x0xx ) ) |-> reg_13 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_1 ) \n   7'b1011001 : begin\n     chip_4 = rst_5;\n   end\n   7'h26 : begin\n     tx_7 = core_20;\n   end\n   default : begin \n     rst_1 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( error_status_1 ) == ( 7'b1011001 ) |-> chip_4 == rst_5 ;endproperty \nproperty name: ( error_status_1 ) == ( 7'h26 ) |-> tx_7 == core_20 ;endproperty \nproperty name; ( ( error_status_1 ) != 7'b1011001 ) || ( error_status_1 ) != 7'h26 ) ) |-> rst_1 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_4 ) \n   7'h14 : begin\n     fsm_13 = tx_17;\n   end\n   default : begin \n     err_15 = auth_19;\n   end\nendcase",
        "Assertion": "property name: ( input_status_4 ) == ( 7'h14 ) |-> fsm_13 == tx_17 ;endproperty \nproperty name; ( input_status_4 ) != 7'h14 ) ) |-> err_15 == auth_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_6 ) \n   6'b111110 : begin\n     sig_15 = auth_12;\n   end\n   7'bx1x0x1x : begin\n     cfg_17 = core_3;\n   end\n   default : begin \n     rst_17 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_6 ) == ( 6'b111110 ) |-> sig_15 == auth_12 ;endproperty \nproperty name: ( data_status_register_status_6 ) == ( 7'bx1x0x1x ) |-> cfg_17 == core_3 ;endproperty \nproperty name; ( ( data_status_register_status_6 ) != 6'b111110 ) || ( data_status_register_status_6 ) != 7'bx1x0x1x ) ) |-> rst_17 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_20 ) \n   5'bx1101 : begin\n     err_16 = rx_11;\n   end\n   7'b111xxxx : begin\n     core_7 = err_20;\n   end\n   6'b1x110x : begin\n     clk_18 = core_13;\n   end\n   7'bxx1x000 : begin\n     fsm_2 = data_20;\n   end\n   7'h7x : begin\n     core_6 = fsm_19;\n   end\n   default : begin \n     auth_14 = cfg_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_20 ) == ( 5'bx1101 ) |-> err_16 == rx_11 ;endproperty \nproperty name: ( data_status_20 ) == ( 7'b111xxxx ) |-> core_7 == err_20 ;endproperty \nproperty name: ( data_status_20 ) == ( 6'b1x110x ) |-> clk_18 == core_13 ;endproperty \nproperty name: ( data_status_20 ) == ( 7'bxx1x000 ) |-> fsm_2 == data_20 ;endproperty \nproperty name: ( data_status_20 ) == ( 7'h7x ) |-> core_6 == fsm_19 ;endproperty \nproperty name; ( ( data_status_20 ) != 5'bx1101 ) || ( ( data_status_20 ) != 7'b111xxxx ) || ( ( data_status_20 ) != 6'b1x110x ) || ( ( data_status_20 ) != 7'bxx1x000 ) || ( data_status_20 ) != 7'h7x ) ) |-> auth_14 == cfg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_10 ) \n   7'h6a : begin\n     cfg_16 = hw_17;\n   end\n   default : begin \n     hw_8 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( counter_10 ) == ( 7'h6a ) |-> cfg_16 == hw_17 ;endproperty \nproperty name; ( counter_10 ) != 7'h6a ) ) |-> hw_8 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_9 ) \n   5'bxx010 : begin\n     core_12 = clk_19;\n   end\n   6'bxx1x0x : begin\n     fsm_4 = tx_18;\n   end\n   6'bxxxxxx : begin\n     clk_13 = rst_7;\n   end\n   7'b100111x : begin\n     chip_3 = data_14;\n   end\n   default : begin \n     core_11 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_9 ) == ( 5'bxx010 ) |-> core_12 == clk_19 ;endproperty \nproperty name: ( status_register_buffer_9 ) == ( 6'bxx1x0x ) |-> fsm_4 == tx_18 ;endproperty \nproperty name: ( status_register_buffer_9 ) == ( 6'bxxxxxx ) |-> clk_13 == rst_7 ;endproperty \nproperty name: ( status_register_buffer_9 ) == ( 7'b100111x ) |-> chip_3 == data_14 ;endproperty \nproperty name; ( ( status_register_buffer_9 ) != 5'bxx010 ) || ( ( status_register_buffer_9 ) != 6'bxx1x0x ) || ( ( status_register_buffer_9 ) != 6'bxxxxxx ) || ( status_register_buffer_9 ) != 7'b100111x ) ) |-> core_11 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_5 ) \n   data_20 : begin\n     err_11 = chip_3;\n   end\n   7'b1xx0xxx : begin\n     data_19 = reg_19;\n   end\n   6'b010010 : begin\n     auth_19 = sig_11;\n   end\n   6'b0x1x11 : begin\n     rx_10 = cfg_5;\n   end\n   default : begin \n     sig_12 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( input_data_5 ) == ( data_20 ) |-> err_11 == chip_3 ;endproperty \nproperty name: ( input_data_5 ) == ( 7'b1xx0xxx ) |-> data_19 == reg_19 ;endproperty \nproperty name: ( input_data_5 ) == ( 6'b010010 ) |-> auth_19 == sig_11 ;endproperty \nproperty name: ( input_data_5 ) == ( 6'b0x1x11 ) |-> rx_10 == cfg_5 ;endproperty \nproperty name; ( ( input_data_5 ) != data_20 ) || ( ( input_data_5 ) != 7'b1xx0xxx ) || ( ( input_data_5 ) != 6'b010010 ) || ( input_data_5 ) != 6'b0x1x11 ) ) |-> sig_12 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_14 ) \n   7'b0x00xxx : begin\n     cfg_10 = clk_11;\n   end\n   7'b01x10x0 : begin\n     reg_16 = rst_7;\n   end\n   default : begin \n     reg_8 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( end_address_14 ) == ( 7'b0x00xxx ) |-> cfg_10 == clk_11 ;endproperty \nproperty name: ( end_address_14 ) == ( 7'b01x10x0 ) |-> reg_16 == rst_7 ;endproperty \nproperty name; ( ( end_address_14 ) != 7'b0x00xxx ) || ( end_address_14 ) != 7'b01x10x0 ) ) |-> reg_8 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_9 ) \n   3'bx0x : begin\n     cfg_2 = data_13;\n   end\n   default : begin \n     rx_3 = fsm_16;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_9 ) == ( 3'bx0x ) |-> cfg_2 == data_13 ;endproperty \nproperty name; ( ready_output_9 ) != 3'bx0x ) ) |-> rx_3 == fsm_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_1 ) \n   5'b1xxxx : begin\n     tx_14 = clk_3;\n   end\n   7'b0xx10x0 : begin\n     sig_8 = clk_9;\n   end\n   5'h2 : begin\n     hw_4 = fsm_1;\n   end\n   default : begin \n     sig_19 = cfg_5;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_1 ) == ( 5'b1xxxx ) |-> tx_14 == clk_3 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 7'b0xx10x0 ) |-> sig_8 == clk_9 ;endproperty \nproperty name: ( interrupt_enable_1 ) == ( 5'h2 ) |-> hw_4 == fsm_1 ;endproperty \nproperty name; ( ( interrupt_enable_1 ) != 5'b1xxxx ) || ( ( interrupt_enable_1 ) != 7'b0xx10x0 ) || ( interrupt_enable_1 ) != 5'h2 ) ) |-> sig_19 == cfg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_11 ) \n   4'bxx10 : begin\n     auth_8 = sig_8;\n   end\n   7'h54 : begin\n     hw_12 = tx_2;\n   end\n   7'b1001xx1 : begin\n     err_9 = chip_4;\n   end\n   6'bxx1x1x : begin\n     chip_6 = hw_14;\n   end\n   7'bxx01011 : begin\n     tx_3 = auth_15;\n   end\n   default : begin \n     hw_16 = rx_8;\n   end\nendcase",
        "Assertion": "property name: ( data_control_11 ) == ( 4'bxx10 ) |-> auth_8 == sig_8 ;endproperty \nproperty name: ( data_control_11 ) == ( 7'h54 ) |-> hw_12 == tx_2 ;endproperty \nproperty name: ( data_control_11 ) == ( 7'b1001xx1 ) |-> err_9 == chip_4 ;endproperty \nproperty name: ( data_control_11 ) == ( 6'bxx1x1x ) |-> chip_6 == hw_14 ;endproperty \nproperty name: ( data_control_11 ) == ( 7'bxx01011 ) |-> tx_3 == auth_15 ;endproperty \nproperty name; ( ( data_control_11 ) != 4'bxx10 ) || ( ( data_control_11 ) != 7'h54 ) || ( ( data_control_11 ) != 7'b1001xx1 ) || ( ( data_control_11 ) != 6'bxx1x1x ) || ( data_control_11 ) != 7'bxx01011 ) ) |-> hw_16 == rx_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_17 ) \n   6'b100x01 : begin\n     data_14 = auth_4;\n   end\n   default : begin \n     data_6 = sig_18;\n   end\nendcase",
        "Assertion": "property name: ( status_output_17 ) == ( 6'b100x01 ) |-> data_14 == auth_4 ;endproperty \nproperty name; ( status_output_17 ) != 6'b100x01 ) ) |-> data_6 == sig_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_12 ) \n   7'bx0xx1xx : begin\n     cfg_6 = sig_18;\n   end\n   7'b101xxx0 : begin\n     hw_14 = auth_12;\n   end\n   cfg_14 : begin\n     reg_4 = tx_16;\n   end\n   7'bxx0100x : begin\n     rx_20 = fsm_18;\n   end\n   6'bx11100 : begin\n     tx_11 = clk_3;\n   end\n   default : begin \n     core_20 = fsm_20;\n   end\nendcase",
        "Assertion": "property name: ( counter_12 ) == ( 7'bx0xx1xx ) |-> cfg_6 == sig_18 ;endproperty \nproperty name: ( counter_12 ) == ( 7'b101xxx0 ) |-> hw_14 == auth_12 ;endproperty \nproperty name: ( counter_12 ) == ( cfg_14 ) |-> reg_4 == tx_16 ;endproperty \nproperty name: ( counter_12 ) == ( 7'bxx0100x ) |-> rx_20 == fsm_18 ;endproperty \nproperty name: ( counter_12 ) == ( 6'bx11100 ) |-> tx_11 == clk_3 ;endproperty \nproperty name; ( ( counter_12 ) != 7'bx0xx1xx ) || ( ( counter_12 ) != 7'b101xxx0 ) || ( ( counter_12 ) != cfg_14 ) || ( ( counter_12 ) != 7'bxx0100x ) || ( counter_12 ) != 6'bx11100 ) ) |-> core_20 == fsm_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_1 ) \n   5'b1x01x : begin\n     rst_18 = chip_1;\n   end\n   7'h71 : begin\n     core_12 = data_15;\n   end\n   4'b10xx : begin\n     data_12 = cfg_18;\n   end\n   7'b1100001 : begin\n     chip_20 = cfg_10;\n   end\n   default : begin \n     data_13 = chip_17;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_1 ) == ( 5'b1x01x ) |-> rst_18 == chip_1 ;endproperty \nproperty name: ( control_flag_register_1 ) == ( 7'h71 ) |-> core_12 == data_15 ;endproperty \nproperty name: ( control_flag_register_1 ) == ( 4'b10xx ) |-> data_12 == cfg_18 ;endproperty \nproperty name: ( control_flag_register_1 ) == ( 7'b1100001 ) |-> chip_20 == cfg_10 ;endproperty \nproperty name; ( ( control_flag_register_1 ) != 5'b1x01x ) || ( ( control_flag_register_1 ) != 7'h71 ) || ( ( control_flag_register_1 ) != 4'b10xx ) || ( control_flag_register_1 ) != 7'b1100001 ) ) |-> data_13 == chip_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_4 ) \n   7'b01x01xx : begin\n     sig_12 = rst_5;\n   end\n   7'h6c : begin\n     rst_13 = tx_1;\n   end\n   default : begin \n     chip_14 = err_3;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_4 ) == ( 7'b01x01xx ) |-> sig_12 == rst_5 ;endproperty \nproperty name: ( write_complete_4 ) == ( 7'h6c ) |-> rst_13 == tx_1 ;endproperty \nproperty name; ( ( write_complete_4 ) != 7'b01x01xx ) || ( write_complete_4 ) != 7'h6c ) ) |-> chip_14 == err_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_6 ) \n   7'b0111111 : begin\n     core_18 = cfg_1;\n   end\n   5'b11001 : begin\n     tx_18 = fsm_1;\n   end\n   7'bx011110 : begin\n     chip_5 = data_17;\n   end\n   6'b100x01 : begin\n     hw_2 = cfg_16;\n   end\n   default : begin \n     chip_8 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_6 ) == ( 7'b0111111 ) |-> core_18 == cfg_1 ;endproperty \nproperty name: ( input_ready_6 ) == ( 5'b11001 ) |-> tx_18 == fsm_1 ;endproperty \nproperty name: ( input_ready_6 ) == ( 7'bx011110 ) |-> chip_5 == data_17 ;endproperty \nproperty name: ( input_ready_6 ) == ( 6'b100x01 ) |-> hw_2 == cfg_16 ;endproperty \nproperty name; ( ( input_ready_6 ) != 7'b0111111 ) || ( ( input_ready_6 ) != 5'b11001 ) || ( ( input_ready_6 ) != 7'bx011110 ) || ( input_ready_6 ) != 6'b100x01 ) ) |-> chip_8 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_14 ) \n   6'b1x111x : begin\n     tx_20 = hw_4;\n   end\n   default : begin \n     err_14 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_14 ) == ( 6'b1x111x ) |-> tx_20 == hw_4 ;endproperty \nproperty name; ( instruction_register_14 ) != 6'b1x111x ) ) |-> err_14 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_9 ) \n   7'bxxx1xx1 : begin\n     err_8 = rx_17;\n   end\n   default : begin \n     err_14 = rst_19;\n   end\nendcase",
        "Assertion": "property name: ( output_register_9 ) == ( 7'bxxx1xx1 ) |-> err_8 == rx_17 ;endproperty \nproperty name; ( output_register_9 ) != 7'bxxx1xx1 ) ) |-> err_14 == rst_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_14 ) \n   7'b1111110 : begin\n     tx_9 = auth_16;\n   end\n   7'b011xx10 : begin\n     data_20 = chip_1;\n   end\n   default : begin \n     reg_10 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_14 ) == ( 7'b1111110 ) |-> tx_9 == auth_16 ;endproperty \nproperty name: ( ready_signal_14 ) == ( 7'b011xx10 ) |-> data_20 == chip_1 ;endproperty \nproperty name; ( ( ready_signal_14 ) != 7'b1111110 ) || ( ready_signal_14 ) != 7'b011xx10 ) ) |-> reg_10 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_10 ) \n   7'b10xx101 : begin\n     data_4 = sig_9;\n   end\n   7'b0110100 : begin\n     auth_20 = clk_2;\n   end\n   6'bx000x0 : begin\n     cfg_4 = cfg_7;\n   end\n   7'b101xxx0 : begin\n     cfg_5 = core_14;\n   end\n   default : begin \n     hw_11 = auth_5;\n   end\nendcase",
        "Assertion": "property name: ( counter_10 ) == ( 7'b10xx101 ) |-> data_4 == sig_9 ;endproperty \nproperty name: ( counter_10 ) == ( 7'b0110100 ) |-> auth_20 == clk_2 ;endproperty \nproperty name: ( counter_10 ) == ( 6'bx000x0 ) |-> cfg_4 == cfg_7 ;endproperty \nproperty name: ( counter_10 ) == ( 7'b101xxx0 ) |-> cfg_5 == core_14 ;endproperty \nproperty name; ( ( counter_10 ) != 7'b10xx101 ) || ( ( counter_10 ) != 7'b0110100 ) || ( ( counter_10 ) != 6'bx000x0 ) || ( counter_10 ) != 7'b101xxx0 ) ) |-> hw_11 == auth_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_5 ) \n   7'bxx0x0x1 : begin\n     clk_19 = sig_9;\n   end\n   7'b0111001 : begin\n     hw_17 = hw_17;\n   end\n   default : begin \n     data_1 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_5 ) == ( 7'bxx0x0x1 ) |-> clk_19 == sig_9 ;endproperty \nproperty name: ( data_buffer_status_5 ) == ( 7'b0111001 ) |-> hw_17 == hw_17 ;endproperty \nproperty name; ( ( data_buffer_status_5 ) != 7'bxx0x0x1 ) || ( data_buffer_status_5 ) != 7'b0111001 ) ) |-> data_1 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_11 ) \n   3'b101 : begin\n     reg_19 = auth_11;\n   end\n   7'bx100100 : begin\n     hw_9 = reg_8;\n   end\n   7'b1101x10 : begin\n     hw_1 = data_8;\n   end\n   default : begin \n     clk_12 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( status_output_11 ) == ( 3'b101 ) |-> reg_19 == auth_11 ;endproperty \nproperty name: ( status_output_11 ) == ( 7'bx100100 ) |-> hw_9 == reg_8 ;endproperty \nproperty name: ( status_output_11 ) == ( 7'b1101x10 ) |-> hw_1 == data_8 ;endproperty \nproperty name; ( ( status_output_11 ) != 3'b101 ) || ( ( status_output_11 ) != 7'bx100100 ) || ( status_output_11 ) != 7'b1101x10 ) ) |-> clk_12 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_2 ) \n   7'h40 : begin\n     tx_20 = sig_11;\n   end\n   default : begin \n     rst_7 = data_9;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_2 ) == ( 7'h40 ) |-> tx_20 == sig_11 ;endproperty \nproperty name; ( input_status_register_2 ) != 7'h40 ) ) |-> rst_7 == data_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_15 ) \n   5'h16 : begin\n     core_20 = fsm_19;\n   end\n   7'b1111x11 : begin\n     cfg_10 = clk_15;\n   end\n   7'b1x11001 : begin\n     auth_14 = fsm_14;\n   end\n   cfg_8 : begin\n     reg_7 = tx_18;\n   end\n   default : begin \n     auth_6 = cfg_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_15 ) == ( 5'h16 ) |-> core_20 == fsm_19 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 7'b1111x11 ) |-> cfg_10 == clk_15 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( 7'b1x11001 ) |-> auth_14 == fsm_14 ;endproperty \nproperty name: ( interrupt_flag_15 ) == ( cfg_8 ) |-> reg_7 == tx_18 ;endproperty \nproperty name; ( ( interrupt_flag_15 ) != 5'h16 ) || ( ( interrupt_flag_15 ) != 7'b1111x11 ) || ( ( interrupt_flag_15 ) != 7'b1x11001 ) || ( interrupt_flag_15 ) != cfg_8 ) ) |-> auth_6 == cfg_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_3 ) \n   7'bx011xx0 : begin\n     tx_11 = auth_2;\n   end\n   default : begin \n     reg_15 = cfg_14;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_3 ) == ( 7'bx011xx0 ) |-> tx_11 == auth_2 ;endproperty \nproperty name; ( ready_signal_3 ) != 7'bx011xx0 ) ) |-> reg_15 == cfg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_20 ) \n   7'h62 : begin\n     clk_18 = reg_20;\n   end\n   default : begin \n     reg_10 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_20 ) == ( 7'h62 ) |-> clk_18 == reg_20 ;endproperty \nproperty name; ( mode_register_20 ) != 7'h62 ) ) |-> reg_10 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_1 ) \n   5'b01011 : begin\n     err_5 = cfg_9;\n   end\n   7'bxxxx100 : begin\n     rx_6 = clk_1;\n   end\n   6'bxx0001 : begin\n     fsm_4 = cfg_18;\n   end\n   default : begin \n     reg_10 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_1 ) == ( 5'b01011 ) |-> err_5 == cfg_9 ;endproperty \nproperty name: ( data_register_status_1 ) == ( 7'bxxxx100 ) |-> rx_6 == clk_1 ;endproperty \nproperty name: ( data_register_status_1 ) == ( 6'bxx0001 ) |-> fsm_4 == cfg_18 ;endproperty \nproperty name; ( ( data_register_status_1 ) != 5'b01011 ) || ( ( data_register_status_1 ) != 7'bxxxx100 ) || ( data_register_status_1 ) != 6'bxx0001 ) ) |-> reg_10 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_3 ) \n   7'b1001xx1 : begin\n     rst_11 = rst_1;\n   end\n   6'hc : begin\n     auth_14 = sig_2;\n   end\n   7'h3e : begin\n     cfg_2 = fsm_13;\n   end\n   reg_10 : begin\n     reg_18 = core_12;\n   end\n   clk_18 : begin\n     hw_5 = reg_18;\n   end\n   default : begin \n     err_8 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_3 ) == ( 7'b1001xx1 ) |-> rst_11 == rst_1 ;endproperty \nproperty name: ( error_flag_3 ) == ( 6'hc ) |-> auth_14 == sig_2 ;endproperty \nproperty name: ( error_flag_3 ) == ( 7'h3e ) |-> cfg_2 == fsm_13 ;endproperty \nproperty name: ( error_flag_3 ) == ( reg_10 ) |-> reg_18 == core_12 ;endproperty \nproperty name: ( error_flag_3 ) == ( clk_18 ) |-> hw_5 == reg_18 ;endproperty \nproperty name; ( ( error_flag_3 ) != 7'b1001xx1 ) || ( ( error_flag_3 ) != 6'hc ) || ( ( error_flag_3 ) != 7'h3e ) || ( ( error_flag_3 ) != reg_10 ) || ( error_flag_3 ) != clk_18 ) ) |-> err_8 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_2 ) \n   7'b1000100 : begin\n     reg_2 = err_13;\n   end\n   5'b00111 : begin\n     tx_16 = chip_17;\n   end\n   6'b0xxx1x : begin\n     cfg_14 = tx_3;\n   end\n   7'b10x110x : begin\n     fsm_2 = fsm_10;\n   end\n   7'b0x000x0 : begin\n     err_12 = rx_14;\n   end\n   default : begin \n     chip_6 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( input_register_2 ) == ( 7'b1000100 ) |-> reg_2 == err_13 ;endproperty \nproperty name: ( input_register_2 ) == ( 5'b00111 ) |-> tx_16 == chip_17 ;endproperty \nproperty name: ( input_register_2 ) == ( 6'b0xxx1x ) |-> cfg_14 == tx_3 ;endproperty \nproperty name: ( input_register_2 ) == ( 7'b10x110x ) |-> fsm_2 == fsm_10 ;endproperty \nproperty name: ( input_register_2 ) == ( 7'b0x000x0 ) |-> err_12 == rx_14 ;endproperty \nproperty name; ( ( input_register_2 ) != 7'b1000100 ) || ( ( input_register_2 ) != 5'b00111 ) || ( ( input_register_2 ) != 6'b0xxx1x ) || ( ( input_register_2 ) != 7'b10x110x ) || ( input_register_2 ) != 7'b0x000x0 ) ) |-> chip_6 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_13 ) \n   6'bx01011 : begin\n     sig_12 = rx_17;\n   end\n   4'bxx11 : begin\n     auth_2 = fsm_10;\n   end\n   5'bx0110 : begin\n     rx_18 = rx_19;\n   end\n   default : begin \n     sig_1 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( instruction_13 ) == ( 6'bx01011 ) |-> sig_12 == rx_17 ;endproperty \nproperty name: ( instruction_13 ) == ( 4'bxx11 ) |-> auth_2 == fsm_10 ;endproperty \nproperty name: ( instruction_13 ) == ( 5'bx0110 ) |-> rx_18 == rx_19 ;endproperty \nproperty name; ( ( instruction_13 ) != 6'bx01011 ) || ( ( instruction_13 ) != 4'bxx11 ) || ( instruction_13 ) != 5'bx0110 ) ) |-> sig_1 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   7'b1xx0000 : begin\n     cfg_1 = rx_11;\n   end\n   7'b0x00100 : begin\n     reg_18 = sig_15;\n   end\n   5'b00000 : begin\n     data_17 = err_15;\n   end\n   7'b0x0xxxx : begin\n     fsm_5 = tx_18;\n   end\n   default : begin \n     auth_13 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_5 ) == ( 7'b1xx0000 ) |-> cfg_1 == rx_11 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 7'b0x00100 ) |-> reg_18 == sig_15 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 5'b00000 ) |-> data_17 == err_15 ;endproperty \nproperty name: ( acknowledge_5 ) == ( 7'b0x0xxxx ) |-> fsm_5 == tx_18 ;endproperty \nproperty name; ( ( acknowledge_5 ) != 7'b1xx0000 ) || ( ( acknowledge_5 ) != 7'b0x00100 ) || ( ( acknowledge_5 ) != 5'b00000 ) || ( acknowledge_5 ) != 7'b0x0xxxx ) ) |-> auth_13 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_17 ) \n   4'b111x : begin\n     fsm_2 = chip_5;\n   end\n   5'b01111 : begin\n     chip_13 = auth_5;\n   end\n   6'h3a : begin\n     sig_16 = reg_5;\n   end\n   6'bx1011x : begin\n     fsm_1 = fsm_10;\n   end\n   6'h18 : begin\n     clk_18 = fsm_3;\n   end\n   default : begin \n     data_2 = chip_10;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_17 ) == ( 4'b111x ) |-> fsm_2 == chip_5 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 5'b01111 ) |-> chip_13 == auth_5 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 6'h3a ) |-> sig_16 == reg_5 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 6'bx1011x ) |-> fsm_1 == fsm_10 ;endproperty \nproperty name: ( input_status_register_17 ) == ( 6'h18 ) |-> clk_18 == fsm_3 ;endproperty \nproperty name; ( ( input_status_register_17 ) != 4'b111x ) || ( ( input_status_register_17 ) != 5'b01111 ) || ( ( input_status_register_17 ) != 6'h3a ) || ( ( input_status_register_17 ) != 6'bx1011x ) || ( input_status_register_17 ) != 6'h18 ) ) |-> data_2 == chip_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_10 ) \n   err_6 : begin\n     rx_6 = core_11;\n   end\n   7'b1xx1x11 : begin\n     fsm_20 = err_11;\n   end\n   7'b11x0xxx : begin\n     hw_19 = hw_10;\n   end\n   4'bxxxx : begin\n     hw_18 = hw_6;\n   end\n   default : begin \n     cfg_1 = sig_20;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_10 ) == ( err_6 ) |-> rx_6 == core_11 ;endproperty \nproperty name: ( acknowledge_signal_10 ) == ( 7'b1xx1x11 ) |-> fsm_20 == err_11 ;endproperty \nproperty name: ( acknowledge_signal_10 ) == ( 7'b11x0xxx ) |-> hw_19 == hw_10 ;endproperty \nproperty name: ( acknowledge_signal_10 ) == ( 4'bxxxx ) |-> hw_18 == hw_6 ;endproperty \nproperty name; ( ( acknowledge_signal_10 ) != err_6 ) || ( ( acknowledge_signal_10 ) != 7'b1xx1x11 ) || ( ( acknowledge_signal_10 ) != 7'b11x0xxx ) || ( acknowledge_signal_10 ) != 4'bxxxx ) ) |-> cfg_1 == sig_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_18 ) \n   7'bx1xx011 : begin\n     fsm_6 = cfg_11;\n   end\n   7'bx110111 : begin\n     data_4 = tx_14;\n   end\n   sig_3 : begin\n     reg_8 = rst_4;\n   end\n   default : begin \n     tx_6 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_18 ) == ( 7'bx1xx011 ) |-> fsm_6 == cfg_11 ;endproperty \nproperty name: ( flag_control_18 ) == ( 7'bx110111 ) |-> data_4 == tx_14 ;endproperty \nproperty name: ( flag_control_18 ) == ( sig_3 ) |-> reg_8 == rst_4 ;endproperty \nproperty name; ( ( flag_control_18 ) != 7'bx1xx011 ) || ( ( flag_control_18 ) != 7'bx110111 ) || ( flag_control_18 ) != sig_3 ) ) |-> tx_6 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_16 ) \n   4'bxxxx : begin\n     chip_5 = err_9;\n   end\n   7'b1xx0011 : begin\n     tx_18 = err_2;\n   end\n   6'bxxxx0x : begin\n     rst_8 = cfg_15;\n   end\n   6'b111x1x : begin\n     rst_14 = hw_5;\n   end\n   default : begin \n     sig_7 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( control_word_16 ) == ( 4'bxxxx ) |-> chip_5 == err_9 ;endproperty \nproperty name: ( control_word_16 ) == ( 7'b1xx0011 ) |-> tx_18 == err_2 ;endproperty \nproperty name: ( control_word_16 ) == ( 6'bxxxx0x ) |-> rst_8 == cfg_15 ;endproperty \nproperty name: ( control_word_16 ) == ( 6'b111x1x ) |-> rst_14 == hw_5 ;endproperty \nproperty name; ( ( control_word_16 ) != 4'bxxxx ) || ( ( control_word_16 ) != 7'b1xx0011 ) || ( ( control_word_16 ) != 6'bxxxx0x ) || ( control_word_16 ) != 6'b111x1x ) ) |-> sig_7 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_15 ) \n   7'bx000100 : begin\n     chip_3 = rst_15;\n   end\n   7'h62 : begin\n     fsm_16 = data_5;\n   end\n   7'h2a : begin\n     reg_15 = reg_6;\n   end\n   7'b1x001x1 : begin\n     data_3 = data_9;\n   end\n   default : begin \n     err_16 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( status_output_15 ) == ( 7'bx000100 ) |-> chip_3 == rst_15 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'h62 ) |-> fsm_16 == data_5 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'h2a ) |-> reg_15 == reg_6 ;endproperty \nproperty name: ( status_output_15 ) == ( 7'b1x001x1 ) |-> data_3 == data_9 ;endproperty \nproperty name; ( ( status_output_15 ) != 7'bx000100 ) || ( ( status_output_15 ) != 7'h62 ) || ( ( status_output_15 ) != 7'h2a ) || ( status_output_15 ) != 7'b1x001x1 ) ) |-> err_16 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_9 ) \n   7'b11x100x : begin\n     tx_5 = tx_20;\n   end\n   6'hxx : begin\n     clk_18 = chip_9;\n   end\n   7'bxxxxx1x : begin\n     clk_9 = auth_3;\n   end\n   3'b010 : begin\n     chip_16 = cfg_20;\n   end\n   default : begin \n     cfg_10 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_9 ) == ( 7'b11x100x ) |-> tx_5 == tx_20 ;endproperty \nproperty name: ( control_status_buffer_9 ) == ( 6'hxx ) |-> clk_18 == chip_9 ;endproperty \nproperty name: ( control_status_buffer_9 ) == ( 7'bxxxxx1x ) |-> clk_9 == auth_3 ;endproperty \nproperty name: ( control_status_buffer_9 ) == ( 3'b010 ) |-> chip_16 == cfg_20 ;endproperty \nproperty name; ( ( control_status_buffer_9 ) != 7'b11x100x ) || ( ( control_status_buffer_9 ) != 6'hxx ) || ( ( control_status_buffer_9 ) != 7'bxxxxx1x ) || ( control_status_buffer_9 ) != 3'b010 ) ) |-> cfg_10 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_11 ) \n   7'b01x0110 : begin\n     auth_8 = fsm_11;\n   end\n   7'bxxxxxx1 : begin\n     rst_16 = err_1;\n   end\n   7'bx110111 : begin\n     rx_13 = err_4;\n   end\n   7'bxxxx0x1 : begin\n     cfg_9 = clk_3;\n   end\n   default : begin \n     fsm_11 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_11 ) == ( 7'b01x0110 ) |-> auth_8 == fsm_11 ;endproperty \nproperty name: ( input_status_register_11 ) == ( 7'bxxxxxx1 ) |-> rst_16 == err_1 ;endproperty \nproperty name: ( input_status_register_11 ) == ( 7'bx110111 ) |-> rx_13 == err_4 ;endproperty \nproperty name: ( input_status_register_11 ) == ( 7'bxxxx0x1 ) |-> cfg_9 == clk_3 ;endproperty \nproperty name; ( ( input_status_register_11 ) != 7'b01x0110 ) || ( ( input_status_register_11 ) != 7'bxxxxxx1 ) || ( ( input_status_register_11 ) != 7'bx110111 ) || ( input_status_register_11 ) != 7'bxxxx0x1 ) ) |-> fsm_11 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_8 ) \n   6'bxx00x0 : begin\n     clk_12 = core_10;\n   end\n   5'bx0xxx : begin\n     tx_17 = tx_17;\n   end\n   7'b1xx011x : begin\n     chip_15 = chip_20;\n   end\n   7'b1x0x01x : begin\n     tx_6 = fsm_1;\n   end\n   7'b10xx1x0 : begin\n     rx_17 = rx_8;\n   end\n   default : begin \n     rst_9 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_8 ) == ( 6'bxx00x0 ) |-> clk_12 == core_10 ;endproperty \nproperty name: ( input_buffer_status_8 ) == ( 5'bx0xxx ) |-> tx_17 == tx_17 ;endproperty \nproperty name: ( input_buffer_status_8 ) == ( 7'b1xx011x ) |-> chip_15 == chip_20 ;endproperty \nproperty name: ( input_buffer_status_8 ) == ( 7'b1x0x01x ) |-> tx_6 == fsm_1 ;endproperty \nproperty name: ( input_buffer_status_8 ) == ( 7'b10xx1x0 ) |-> rx_17 == rx_8 ;endproperty \nproperty name; ( ( input_buffer_status_8 ) != 6'bxx00x0 ) || ( ( input_buffer_status_8 ) != 5'bx0xxx ) || ( ( input_buffer_status_8 ) != 7'b1xx011x ) || ( ( input_buffer_status_8 ) != 7'b1x0x01x ) || ( input_buffer_status_8 ) != 7'b10xx1x0 ) ) |-> rst_9 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_5 ) \n   5'bx0111 : begin\n     chip_3 = auth_20;\n   end\n   default : begin \n     err_1 = auth_2;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_5 ) == ( 5'bx0111 ) |-> chip_3 == auth_20 ;endproperty \nproperty name; ( input_status_register_5 ) != 5'bx0111 ) ) |-> err_1 == auth_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_8 ) \n   7'b0011000 : begin\n     tx_10 = auth_12;\n   end\n   7'bxxx011x : begin\n     reg_17 = reg_13;\n   end\n   7'bxx1111x : begin\n     core_12 = clk_1;\n   end\n   7'b10xx1x0 : begin\n     sig_9 = reg_10;\n   end\n   default : begin \n     err_11 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_8 ) == ( 7'b0011000 ) |-> tx_10 == auth_12 ;endproperty \nproperty name: ( flag_status_8 ) == ( 7'bxxx011x ) |-> reg_17 == reg_13 ;endproperty \nproperty name: ( flag_status_8 ) == ( 7'bxx1111x ) |-> core_12 == clk_1 ;endproperty \nproperty name: ( flag_status_8 ) == ( 7'b10xx1x0 ) |-> sig_9 == reg_10 ;endproperty \nproperty name; ( ( flag_status_8 ) != 7'b0011000 ) || ( ( flag_status_8 ) != 7'bxxx011x ) || ( ( flag_status_8 ) != 7'bxx1111x ) || ( flag_status_8 ) != 7'b10xx1x0 ) ) |-> err_11 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'b1x10x0x : begin\n     auth_4 = err_18;\n   end\n   7'b11xxx0x : begin\n     err_16 = auth_18;\n   end\n   7'b10x011x : begin\n     data_8 = reg_5;\n   end\n   7'b01x1xxx : begin\n     auth_14 = fsm_10;\n   end\n   default : begin \n     reg_1 = reg_19;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_6 ) == ( 7'b1x10x0x ) |-> auth_4 == err_18 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'b11xxx0x ) |-> err_16 == auth_18 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'b10x011x ) |-> data_8 == reg_5 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'b01x1xxx ) |-> auth_14 == fsm_10 ;endproperty \nproperty name; ( ( status_output_buffer_6 ) != 7'b1x10x0x ) || ( ( status_output_buffer_6 ) != 7'b11xxx0x ) || ( ( status_output_buffer_6 ) != 7'b10x011x ) || ( status_output_buffer_6 ) != 7'b01x1xxx ) ) |-> reg_1 == reg_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_14 ) \n   6'h14 : begin\n     cfg_16 = tx_16;\n   end\n   default : begin \n     cfg_8 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( status_control_14 ) == ( 6'h14 ) |-> cfg_16 == tx_16 ;endproperty \nproperty name; ( status_control_14 ) != 6'h14 ) ) |-> cfg_8 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_18 ) \n   7'h1x : begin\n     rst_13 = hw_20;\n   end\n   7'bx0xx001 : begin\n     err_7 = auth_11;\n   end\n   data_6 : begin\n     clk_5 = tx_3;\n   end\n   default : begin \n     hw_19 = hw_9;\n   end\nendcase",
        "Assertion": "property name: ( control_data_18 ) == ( 7'h1x ) |-> rst_13 == hw_20 ;endproperty \nproperty name: ( control_data_18 ) == ( 7'bx0xx001 ) |-> err_7 == auth_11 ;endproperty \nproperty name: ( control_data_18 ) == ( data_6 ) |-> clk_5 == tx_3 ;endproperty \nproperty name; ( ( control_data_18 ) != 7'h1x ) || ( ( control_data_18 ) != 7'bx0xx001 ) || ( control_data_18 ) != data_6 ) ) |-> hw_19 == hw_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_16 ) \n   6'b1x110x : begin\n     clk_3 = reg_13;\n   end\n   7'bx011x00 : begin\n     fsm_16 = rx_14;\n   end\n   default : begin \n     err_1 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_16 ) == ( 6'b1x110x ) |-> clk_3 == reg_13 ;endproperty \nproperty name: ( mode_register_16 ) == ( 7'bx011x00 ) |-> fsm_16 == rx_14 ;endproperty \nproperty name; ( ( mode_register_16 ) != 6'b1x110x ) || ( mode_register_16 ) != 7'bx011x00 ) ) |-> err_1 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_4 ) \n   6'bxx111x : begin\n     err_2 = sig_9;\n   end\n   7'bx001101 : begin\n     cfg_13 = data_4;\n   end\n   6'h29 : begin\n     sig_19 = clk_1;\n   end\n   7'b000x0x0 : begin\n     data_13 = reg_5;\n   end\n   6'b1x1x10 : begin\n     fsm_17 = core_15;\n   end\n   default : begin \n     fsm_16 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_4 ) == ( 6'bxx111x ) |-> err_2 == sig_9 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 7'bx001101 ) |-> cfg_13 == data_4 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 6'h29 ) |-> sig_19 == clk_1 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 7'b000x0x0 ) |-> data_13 == reg_5 ;endproperty \nproperty name: ( control_register_status_4 ) == ( 6'b1x1x10 ) |-> fsm_17 == core_15 ;endproperty \nproperty name; ( ( control_register_status_4 ) != 6'bxx111x ) || ( ( control_register_status_4 ) != 7'bx001101 ) || ( ( control_register_status_4 ) != 6'h29 ) || ( ( control_register_status_4 ) != 7'b000x0x0 ) || ( control_register_status_4 ) != 6'b1x1x10 ) ) |-> fsm_16 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_14 ) \n   7'h39 : begin\n     hw_1 = err_16;\n   end\n   5'b000x0 : begin\n     sig_10 = core_20;\n   end\n   rst_10 : begin\n     reg_12 = err_8;\n   end\n   default : begin \n     auth_19 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_14 ) == ( 7'h39 ) |-> hw_1 == err_16 ;endproperty \nproperty name: ( control_register_status_status_14 ) == ( 5'b000x0 ) |-> sig_10 == core_20 ;endproperty \nproperty name: ( control_register_status_status_14 ) == ( rst_10 ) |-> reg_12 == err_8 ;endproperty \nproperty name; ( ( control_register_status_status_14 ) != 7'h39 ) || ( ( control_register_status_status_14 ) != 5'b000x0 ) || ( control_register_status_status_14 ) != rst_10 ) ) |-> auth_19 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_9 ) \n   7'b00x01x1 : begin\n     hw_7 = err_20;\n   end\n   default : begin \n     fsm_16 = rst_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_9 ) == ( 7'b00x01x1 ) |-> hw_7 == err_20 ;endproperty \nproperty name; ( interrupt_control_status_9 ) != 7'b00x01x1 ) ) |-> fsm_16 == rst_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_2 ) \n   5'b0x0xx : begin\n     fsm_2 = hw_14;\n   end\n   7'hx : begin\n     auth_13 = fsm_9;\n   end\n   7'bx001xx0 : begin\n     clk_16 = fsm_7;\n   end\n   6'b00xxxx : begin\n     data_3 = cfg_14;\n   end\n   default : begin \n     auth_16 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_2 ) == ( 5'b0x0xx ) |-> fsm_2 == hw_14 ;endproperty \nproperty name: ( status_flag_2 ) == ( 7'hx ) |-> auth_13 == fsm_9 ;endproperty \nproperty name: ( status_flag_2 ) == ( 7'bx001xx0 ) |-> clk_16 == fsm_7 ;endproperty \nproperty name: ( status_flag_2 ) == ( 6'b00xxxx ) |-> data_3 == cfg_14 ;endproperty \nproperty name; ( ( status_flag_2 ) != 5'b0x0xx ) || ( ( status_flag_2 ) != 7'hx ) || ( ( status_flag_2 ) != 7'bx001xx0 ) || ( status_flag_2 ) != 6'b00xxxx ) ) |-> auth_16 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_13 ) \n   7'h38 : begin\n     fsm_12 = sig_17;\n   end\n   6'b0x110x : begin\n     rst_4 = core_17;\n   end\n   7'b1101xx0 : begin\n     rst_6 = chip_19;\n   end\n   default : begin \n     data_14 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_13 ) == ( 7'h38 ) |-> fsm_12 == sig_17 ;endproperty \nproperty name: ( busy_signal_13 ) == ( 6'b0x110x ) |-> rst_4 == core_17 ;endproperty \nproperty name: ( busy_signal_13 ) == ( 7'b1101xx0 ) |-> rst_6 == chip_19 ;endproperty \nproperty name; ( ( busy_signal_13 ) != 7'h38 ) || ( ( busy_signal_13 ) != 6'b0x110x ) || ( busy_signal_13 ) != 7'b1101xx0 ) ) |-> data_14 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_17 ) \n   6'bxx11x1 : begin\n     chip_10 = fsm_4;\n   end\n   7'b0x00xx1 : begin\n     clk_8 = tx_18;\n   end\n   default : begin \n     hw_11 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_17 ) == ( 6'bxx11x1 ) |-> chip_10 == fsm_4 ;endproperty \nproperty name: ( acknowledge_17 ) == ( 7'b0x00xx1 ) |-> clk_8 == tx_18 ;endproperty \nproperty name; ( ( acknowledge_17 ) != 6'bxx11x1 ) || ( acknowledge_17 ) != 7'b0x00xx1 ) ) |-> hw_11 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_12 ) \n   7'b1x01xx1 : begin\n     err_17 = fsm_15;\n   end\n   default : begin \n     data_15 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( status_register_12 ) == ( 7'b1x01xx1 ) |-> err_17 == fsm_15 ;endproperty \nproperty name; ( status_register_12 ) != 7'b1x01xx1 ) ) |-> data_15 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   7'b00xx0xx : begin\n     hw_8 = fsm_20;\n   end\n   err_9 : begin\n     tx_20 = err_11;\n   end\n   7'b00x1xxx : begin\n     auth_10 = reg_17;\n   end\n   5'b11101 : begin\n     data_8 = rx_3;\n   end\n   3'b0xx : begin\n     reg_18 = err_4;\n   end\n   default : begin \n     hw_9 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_8 ) == ( 7'b00xx0xx ) |-> hw_8 == fsm_20 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( err_9 ) |-> tx_20 == err_11 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 7'b00x1xxx ) |-> auth_10 == reg_17 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 5'b11101 ) |-> data_8 == rx_3 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 3'b0xx ) |-> reg_18 == err_4 ;endproperty \nproperty name; ( ( instruction_buffer_8 ) != 7'b00xx0xx ) || ( ( instruction_buffer_8 ) != err_9 ) || ( ( instruction_buffer_8 ) != 7'b00x1xxx ) || ( ( instruction_buffer_8 ) != 5'b11101 ) || ( instruction_buffer_8 ) != 3'b0xx ) ) |-> hw_9 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_20 ) \n   4'b001x : begin\n     rx_12 = rx_10;\n   end\n   default : begin \n     cfg_13 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( data_register_20 ) == ( 4'b001x ) |-> rx_12 == rx_10 ;endproperty \nproperty name; ( data_register_20 ) != 4'b001x ) ) |-> cfg_13 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_8 ) \n   7'b1x01xx1 : begin\n     reg_13 = chip_1;\n   end\n   7'b01100x1 : begin\n     auth_3 = sig_15;\n   end\n   7'bx1xxxx0 : begin\n     chip_5 = fsm_12;\n   end\n   7'b0x00xxx : begin\n     tx_20 = rst_2;\n   end\n   default : begin \n     rx_15 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_8 ) == ( 7'b1x01xx1 ) |-> reg_13 == chip_1 ;endproperty \nproperty name: ( flag_control_status_8 ) == ( 7'b01100x1 ) |-> auth_3 == sig_15 ;endproperty \nproperty name: ( flag_control_status_8 ) == ( 7'bx1xxxx0 ) |-> chip_5 == fsm_12 ;endproperty \nproperty name: ( flag_control_status_8 ) == ( 7'b0x00xxx ) |-> tx_20 == rst_2 ;endproperty \nproperty name; ( ( flag_control_status_8 ) != 7'b1x01xx1 ) || ( ( flag_control_status_8 ) != 7'b01100x1 ) || ( ( flag_control_status_8 ) != 7'bx1xxxx0 ) || ( flag_control_status_8 ) != 7'b0x00xxx ) ) |-> rx_15 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_8 ) \n   6'h2b : begin\n     auth_14 = fsm_14;\n   end\n   default : begin \n     err_16 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( error_status_8 ) == ( 6'h2b ) |-> auth_14 == fsm_14 ;endproperty \nproperty name; ( error_status_8 ) != 6'h2b ) ) |-> err_16 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_20 ) \n   6'b000001 : begin\n     data_3 = auth_18;\n   end\n   7'he : begin\n     rst_18 = rst_6;\n   end\n   7'b11xx101 : begin\n     sig_17 = err_2;\n   end\n   default : begin \n     reg_9 = core_3;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_20 ) == ( 6'b000001 ) |-> data_3 == auth_18 ;endproperty \nproperty name: ( start_signal_20 ) == ( 7'he ) |-> rst_18 == rst_6 ;endproperty \nproperty name: ( start_signal_20 ) == ( 7'b11xx101 ) |-> sig_17 == err_2 ;endproperty \nproperty name; ( ( start_signal_20 ) != 6'b000001 ) || ( ( start_signal_20 ) != 7'he ) || ( start_signal_20 ) != 7'b11xx101 ) ) |-> reg_9 == core_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_4 ) \n   6'bx1x0xx : begin\n     auth_15 = tx_12;\n   end\n   6'h19 : begin\n     chip_5 = tx_16;\n   end\n   4'h5 : begin\n     tx_11 = rst_1;\n   end\n   7'b1100011 : begin\n     core_18 = clk_15;\n   end\n   4'b0xxx : begin\n     rx_1 = sig_14;\n   end\n   default : begin \n     cfg_10 = reg_2;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_4 ) == ( 6'bx1x0xx ) |-> auth_15 == tx_12 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 6'h19 ) |-> chip_5 == tx_16 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 4'h5 ) |-> tx_11 == rst_1 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 7'b1100011 ) |-> core_18 == clk_15 ;endproperty \nproperty name: ( instruction_buffer_4 ) == ( 4'b0xxx ) |-> rx_1 == sig_14 ;endproperty \nproperty name; ( ( instruction_buffer_4 ) != 6'bx1x0xx ) || ( ( instruction_buffer_4 ) != 6'h19 ) || ( ( instruction_buffer_4 ) != 4'h5 ) || ( ( instruction_buffer_4 ) != 7'b1100011 ) || ( instruction_buffer_4 ) != 4'b0xxx ) ) |-> cfg_10 == reg_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_19 ) \n   cfg_1 : begin\n     rx_11 = rx_18;\n   end\n   6'b00xx10 : begin\n     rst_19 = fsm_2;\n   end\n   7'h4f : begin\n     reg_3 = data_6;\n   end\n   3'b0xx : begin\n     rx_5 = hw_17;\n   end\n   default : begin \n     sig_16 = fsm_18;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_19 ) == ( cfg_1 ) |-> rx_11 == rx_18 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 6'b00xx10 ) |-> rst_19 == fsm_2 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 7'h4f ) |-> reg_3 == data_6 ;endproperty \nproperty name: ( acknowledge_19 ) == ( 3'b0xx ) |-> rx_5 == hw_17 ;endproperty \nproperty name; ( ( acknowledge_19 ) != cfg_1 ) || ( ( acknowledge_19 ) != 6'b00xx10 ) || ( ( acknowledge_19 ) != 7'h4f ) || ( acknowledge_19 ) != 3'b0xx ) ) |-> sig_16 == fsm_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_2 ) \n   7'b101xxx1 : begin\n     rx_10 = data_17;\n   end\n   default : begin \n     sig_4 = auth_3;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_2 ) == ( 7'b101xxx1 ) |-> rx_10 == data_17 ;endproperty \nproperty name; ( acknowledge_2 ) != 7'b101xxx1 ) ) |-> sig_4 == auth_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_20 ) \n   6'bx0x000 : begin\n     rst_16 = cfg_6;\n   end\n   7'b0xxxxx1 : begin\n     tx_8 = reg_18;\n   end\n   7'bx0010x0 : begin\n     chip_6 = tx_14;\n   end\n   6'b1111xx : begin\n     reg_13 = fsm_8;\n   end\n   default : begin \n     reg_4 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_20 ) == ( 6'bx0x000 ) |-> rst_16 == cfg_6 ;endproperty \nproperty name: ( status_register_buffer_20 ) == ( 7'b0xxxxx1 ) |-> tx_8 == reg_18 ;endproperty \nproperty name: ( status_register_buffer_20 ) == ( 7'bx0010x0 ) |-> chip_6 == tx_14 ;endproperty \nproperty name: ( status_register_buffer_20 ) == ( 6'b1111xx ) |-> reg_13 == fsm_8 ;endproperty \nproperty name; ( ( status_register_buffer_20 ) != 6'bx0x000 ) || ( ( status_register_buffer_20 ) != 7'b0xxxxx1 ) || ( ( status_register_buffer_20 ) != 7'bx0010x0 ) || ( status_register_buffer_20 ) != 6'b1111xx ) ) |-> reg_4 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_19 ) \n   7'b1xxx10x : begin\n     tx_20 = chip_7;\n   end\n   default : begin \n     err_5 = hw_13;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_19 ) == ( 7'b1xxx10x ) |-> tx_20 == chip_7 ;endproperty \nproperty name; ( output_register_status_19 ) != 7'b1xxx10x ) ) |-> err_5 == hw_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_2 ) \n   6'b010110 : begin\n     rst_17 = rst_5;\n   end\n   4'b0111 : begin\n     err_2 = hw_13;\n   end\n   7'b00x1xxx : begin\n     sig_9 = core_17;\n   end\n   default : begin \n     auth_1 = core_19;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_2 ) == ( 6'b010110 ) |-> rst_17 == rst_5 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 4'b0111 ) |-> err_2 == hw_13 ;endproperty \nproperty name: ( output_buffer_status_2 ) == ( 7'b00x1xxx ) |-> sig_9 == core_17 ;endproperty \nproperty name; ( ( output_buffer_status_2 ) != 6'b010110 ) || ( ( output_buffer_status_2 ) != 4'b0111 ) || ( output_buffer_status_2 ) != 7'b00x1xxx ) ) |-> auth_1 == core_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_14 ) \n   6'bx010x1 : begin\n     clk_5 = chip_11;\n   end\n   6'b1x110x : begin\n     fsm_6 = tx_4;\n   end\n   7'b0001001 : begin\n     clk_1 = clk_16;\n   end\n   7'bx0xxxxx : begin\n     hw_7 = clk_16;\n   end\n   6'bxx0110 : begin\n     auth_6 = auth_17;\n   end\n   default : begin \n     cfg_5 = fsm_9;\n   end\nendcase",
        "Assertion": "property name: ( status_control_14 ) == ( 6'bx010x1 ) |-> clk_5 == chip_11 ;endproperty \nproperty name: ( status_control_14 ) == ( 6'b1x110x ) |-> fsm_6 == tx_4 ;endproperty \nproperty name: ( status_control_14 ) == ( 7'b0001001 ) |-> clk_1 == clk_16 ;endproperty \nproperty name: ( status_control_14 ) == ( 7'bx0xxxxx ) |-> hw_7 == clk_16 ;endproperty \nproperty name: ( status_control_14 ) == ( 6'bxx0110 ) |-> auth_6 == auth_17 ;endproperty \nproperty name; ( ( status_control_14 ) != 6'bx010x1 ) || ( ( status_control_14 ) != 6'b1x110x ) || ( ( status_control_14 ) != 7'b0001001 ) || ( ( status_control_14 ) != 7'bx0xxxxx ) || ( status_control_14 ) != 6'bxx0110 ) ) |-> cfg_5 == fsm_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_13 ) \n   7'h19 : begin\n     rx_8 = sig_8;\n   end\n   default : begin \n     chip_6 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_13 ) == ( 7'h19 ) |-> rx_8 == sig_8 ;endproperty \nproperty name; ( flag_control_13 ) != 7'h19 ) ) |-> chip_6 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_2 ) \n   6'h6 : begin\n     sig_4 = tx_14;\n   end\n   rx_13 : begin\n     sig_19 = clk_13;\n   end\n   default : begin \n     data_2 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( error_status_2 ) == ( 6'h6 ) |-> sig_4 == tx_14 ;endproperty \nproperty name: ( error_status_2 ) == ( rx_13 ) |-> sig_19 == clk_13 ;endproperty \nproperty name; ( ( error_status_2 ) != 6'h6 ) || ( error_status_2 ) != rx_13 ) ) |-> data_2 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_10 ) \n   7'bx010x10 : begin\n     sig_6 = sig_10;\n   end\n   7'b00x0001 : begin\n     cfg_6 = rx_16;\n   end\n   4'h8 : begin\n     data_3 = hw_16;\n   end\n   5'bxx00x : begin\n     tx_1 = chip_1;\n   end\n   4'b01x0 : begin\n     rx_14 = data_8;\n   end\n   default : begin \n     tx_18 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_10 ) == ( 7'bx010x10 ) |-> sig_6 == sig_10 ;endproperty \nproperty name: ( transfer_complete_10 ) == ( 7'b00x0001 ) |-> cfg_6 == rx_16 ;endproperty \nproperty name: ( transfer_complete_10 ) == ( 4'h8 ) |-> data_3 == hw_16 ;endproperty \nproperty name: ( transfer_complete_10 ) == ( 5'bxx00x ) |-> tx_1 == chip_1 ;endproperty \nproperty name: ( transfer_complete_10 ) == ( 4'b01x0 ) |-> rx_14 == data_8 ;endproperty \nproperty name; ( ( transfer_complete_10 ) != 7'bx010x10 ) || ( ( transfer_complete_10 ) != 7'b00x0001 ) || ( ( transfer_complete_10 ) != 4'h8 ) || ( ( transfer_complete_10 ) != 5'bxx00x ) || ( transfer_complete_10 ) != 4'b01x0 ) ) |-> tx_18 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_8 ) \n   5'b0x0xx : begin\n     tx_8 = tx_14;\n   end\n   6'bxx0x01 : begin\n     tx_5 = cfg_17;\n   end\n   7'bx0xx000 : begin\n     clk_7 = rst_9;\n   end\n   default : begin \n     cfg_8 = rst_7;\n   end\nendcase",
        "Assertion": "property name: ( data_out_8 ) == ( 5'b0x0xx ) |-> tx_8 == tx_14 ;endproperty \nproperty name: ( data_out_8 ) == ( 6'bxx0x01 ) |-> tx_5 == cfg_17 ;endproperty \nproperty name: ( data_out_8 ) == ( 7'bx0xx000 ) |-> clk_7 == rst_9 ;endproperty \nproperty name; ( ( data_out_8 ) != 5'b0x0xx ) || ( ( data_out_8 ) != 6'bxx0x01 ) || ( data_out_8 ) != 7'bx0xx000 ) ) |-> cfg_8 == rst_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_9 ) \n   5'hxx : begin\n     auth_9 = rst_4;\n   end\n   6'b0101x1 : begin\n     hw_8 = core_19;\n   end\n   5'h2 : begin\n     rx_19 = data_8;\n   end\n   5'bx0000 : begin\n     tx_6 = reg_16;\n   end\n   default : begin \n     tx_18 = err_19;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_9 ) == ( 5'hxx ) |-> auth_9 == rst_4 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 6'b0101x1 ) |-> hw_8 == core_19 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 5'h2 ) |-> rx_19 == data_8 ;endproperty \nproperty name: ( acknowledge_9 ) == ( 5'bx0000 ) |-> tx_6 == reg_16 ;endproperty \nproperty name; ( ( acknowledge_9 ) != 5'hxx ) || ( ( acknowledge_9 ) != 6'b0101x1 ) || ( ( acknowledge_9 ) != 5'h2 ) || ( acknowledge_9 ) != 5'bx0000 ) ) |-> tx_18 == err_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_11 ) \n   7'b0111xx1 : begin\n     fsm_7 = rst_14;\n   end\n   6'b111011 : begin\n     hw_14 = auth_2;\n   end\n   default : begin \n     clk_14 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_11 ) == ( 7'b0111xx1 ) |-> fsm_7 == rst_14 ;endproperty \nproperty name: ( instruction_buffer_11 ) == ( 6'b111011 ) |-> hw_14 == auth_2 ;endproperty \nproperty name; ( ( instruction_buffer_11 ) != 7'b0111xx1 ) || ( instruction_buffer_11 ) != 6'b111011 ) ) |-> clk_14 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_14 ) \n   6'h2f : begin\n     reg_1 = err_8;\n   end\n   6'bx01x11 : begin\n     auth_14 = core_11;\n   end\n   default : begin \n     err_1 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( output_status_14 ) == ( 6'h2f ) |-> reg_1 == err_8 ;endproperty \nproperty name: ( output_status_14 ) == ( 6'bx01x11 ) |-> auth_14 == core_11 ;endproperty \nproperty name; ( ( output_status_14 ) != 6'h2f ) || ( output_status_14 ) != 6'bx01x11 ) ) |-> err_1 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_5 ) \n   6'bx01100 : begin\n     core_19 = chip_16;\n   end\n   7'b0101101 : begin\n     rx_2 = rst_8;\n   end\n   6'b0x0xx0 : begin\n     clk_19 = err_11;\n   end\n   core_7 : begin\n     tx_5 = cfg_10;\n   end\n   default : begin \n     auth_14 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( read_data_5 ) == ( 6'bx01100 ) |-> core_19 == chip_16 ;endproperty \nproperty name: ( read_data_5 ) == ( 7'b0101101 ) |-> rx_2 == rst_8 ;endproperty \nproperty name: ( read_data_5 ) == ( 6'b0x0xx0 ) |-> clk_19 == err_11 ;endproperty \nproperty name: ( read_data_5 ) == ( core_7 ) |-> tx_5 == cfg_10 ;endproperty \nproperty name; ( ( read_data_5 ) != 6'bx01100 ) || ( ( read_data_5 ) != 7'b0101101 ) || ( ( read_data_5 ) != 6'b0x0xx0 ) || ( read_data_5 ) != core_7 ) ) |-> auth_14 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_20 ) \n   6'b1x0001 : begin\n     fsm_11 = fsm_20;\n   end\n   4'b00x1 : begin\n     data_11 = err_19;\n   end\n   default : begin \n     err_9 = err_14;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_20 ) == ( 6'b1x0001 ) |-> fsm_11 == fsm_20 ;endproperty \nproperty name: ( flag_control_status_20 ) == ( 4'b00x1 ) |-> data_11 == err_19 ;endproperty \nproperty name; ( ( flag_control_status_20 ) != 6'b1x0001 ) || ( flag_control_status_20 ) != 4'b00x1 ) ) |-> err_9 == err_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_15 ) \n   7'h0 : begin\n     cfg_6 = rx_2;\n   end\n   7'b0x10111 : begin\n     clk_18 = rx_2;\n   end\n   default : begin \n     rst_10 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_15 ) == ( 7'h0 ) |-> cfg_6 == rx_2 ;endproperty \nproperty name: ( interrupt_control_status_15 ) == ( 7'b0x10111 ) |-> clk_18 == rx_2 ;endproperty \nproperty name; ( ( interrupt_control_status_15 ) != 7'h0 ) || ( interrupt_control_status_15 ) != 7'b0x10111 ) ) |-> rst_10 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_12 ) \n   7'b1100101 : begin\n     data_12 = cfg_3;\n   end\n   7'b0xxxx1x : begin\n     rst_9 = clk_2;\n   end\n   6'bxxx1xx : begin\n     data_6 = rst_7;\n   end\n   default : begin \n     sig_14 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( result_register_12 ) == ( 7'b1100101 ) |-> data_12 == cfg_3 ;endproperty \nproperty name: ( result_register_12 ) == ( 7'b0xxxx1x ) |-> rst_9 == clk_2 ;endproperty \nproperty name: ( result_register_12 ) == ( 6'bxxx1xx ) |-> data_6 == rst_7 ;endproperty \nproperty name; ( ( result_register_12 ) != 7'b1100101 ) || ( ( result_register_12 ) != 7'b0xxxx1x ) || ( result_register_12 ) != 6'bxxx1xx ) ) |-> sig_14 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_18 ) \n   7'h75 : begin\n     rx_3 = tx_3;\n   end\n   6'b1xx00x : begin\n     err_14 = reg_8;\n   end\n   7'h7e : begin\n     sig_3 = err_17;\n   end\n   default : begin \n     rst_4 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_18 ) == ( 7'h75 ) |-> rx_3 == tx_3 ;endproperty \nproperty name: ( flag_control_18 ) == ( 6'b1xx00x ) |-> err_14 == reg_8 ;endproperty \nproperty name: ( flag_control_18 ) == ( 7'h7e ) |-> sig_3 == err_17 ;endproperty \nproperty name; ( ( flag_control_18 ) != 7'h75 ) || ( ( flag_control_18 ) != 6'b1xx00x ) || ( flag_control_18 ) != 7'h7e ) ) |-> rst_4 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_1 ) \n   5'bx10x1 : begin\n     hw_2 = sig_13;\n   end\n   6'h29 : begin\n     cfg_6 = rx_15;\n   end\n   default : begin \n     tx_10 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( output_status_1 ) == ( 5'bx10x1 ) |-> hw_2 == sig_13 ;endproperty \nproperty name: ( output_status_1 ) == ( 6'h29 ) |-> cfg_6 == rx_15 ;endproperty \nproperty name; ( ( output_status_1 ) != 5'bx10x1 ) || ( output_status_1 ) != 6'h29 ) ) |-> tx_10 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_4 ) \n   7'b111000x : begin\n     tx_16 = chip_1;\n   end\n   6'bx10101 : begin\n     reg_10 = clk_4;\n   end\n   default : begin \n     rx_11 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_4 ) == ( 7'b111000x ) |-> tx_16 == chip_1 ;endproperty \nproperty name: ( output_status_register_4 ) == ( 6'bx10101 ) |-> reg_10 == clk_4 ;endproperty \nproperty name; ( ( output_status_register_4 ) != 7'b111000x ) || ( output_status_register_4 ) != 6'bx10101 ) ) |-> rx_11 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_2 ) \n   5'bx0101 : begin\n     chip_18 = rx_2;\n   end\n   7'h3 : begin\n     data_14 = core_20;\n   end\n   7'bxx00xxx : begin\n     reg_9 = cfg_2;\n   end\n   7'b0111111 : begin\n     cfg_17 = core_8;\n   end\n   default : begin \n     reg_6 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( instruction_2 ) == ( 5'bx0101 ) |-> chip_18 == rx_2 ;endproperty \nproperty name: ( instruction_2 ) == ( 7'h3 ) |-> data_14 == core_20 ;endproperty \nproperty name: ( instruction_2 ) == ( 7'bxx00xxx ) |-> reg_9 == cfg_2 ;endproperty \nproperty name: ( instruction_2 ) == ( 7'b0111111 ) |-> cfg_17 == core_8 ;endproperty \nproperty name; ( ( instruction_2 ) != 5'bx0101 ) || ( ( instruction_2 ) != 7'h3 ) || ( ( instruction_2 ) != 7'bxx00xxx ) || ( instruction_2 ) != 7'b0111111 ) ) |-> reg_6 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   7'h38 : begin\n     tx_9 = fsm_14;\n   end\n   7'b110x0x0 : begin\n     data_18 = err_15;\n   end\n   6'h1a : begin\n     hw_8 = err_4;\n   end\n   7'b11x01x0 : begin\n     sig_2 = rx_13;\n   end\n   default : begin \n     cfg_6 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_11 ) == ( 7'h38 ) |-> tx_9 == fsm_14 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 7'b110x0x0 ) |-> data_18 == err_15 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 6'h1a ) |-> hw_8 == err_4 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 7'b11x01x0 ) |-> sig_2 == rx_13 ;endproperty \nproperty name; ( ( interrupt_control_11 ) != 7'h38 ) || ( ( interrupt_control_11 ) != 7'b110x0x0 ) || ( ( interrupt_control_11 ) != 6'h1a ) || ( interrupt_control_11 ) != 7'b11x01x0 ) ) |-> cfg_6 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_6 ) \n   clk_8 : begin\n     reg_14 = core_6;\n   end\n   7'b0110x00 : begin\n     auth_18 = hw_7;\n   end\n   default : begin \n     cfg_8 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( data_status_6 ) == ( clk_8 ) |-> reg_14 == core_6 ;endproperty \nproperty name: ( data_status_6 ) == ( 7'b0110x00 ) |-> auth_18 == hw_7 ;endproperty \nproperty name; ( ( data_status_6 ) != clk_8 ) || ( data_status_6 ) != 7'b0110x00 ) ) |-> cfg_8 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_word_15 ) \n   7'b00x0xx1 : begin\n     auth_6 = core_20;\n   end\n   6'bx0xxx0 : begin\n     err_13 = auth_19;\n   end\n   6'b1xx011 : begin\n     core_4 = core_4;\n   end\n   7'b0x101xx : begin\n     err_4 = reg_1;\n   end\n   default : begin \n     rx_16 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( command_word_15 ) == ( 7'b00x0xx1 ) |-> auth_6 == core_20 ;endproperty \nproperty name: ( command_word_15 ) == ( 6'bx0xxx0 ) |-> err_13 == auth_19 ;endproperty \nproperty name: ( command_word_15 ) == ( 6'b1xx011 ) |-> core_4 == core_4 ;endproperty \nproperty name: ( command_word_15 ) == ( 7'b0x101xx ) |-> err_4 == reg_1 ;endproperty \nproperty name; ( ( command_word_15 ) != 7'b00x0xx1 ) || ( ( command_word_15 ) != 6'bx0xxx0 ) || ( ( command_word_15 ) != 6'b1xx011 ) || ( command_word_15 ) != 7'b0x101xx ) ) |-> rx_16 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_7 ) \n   7'b10xxxxx : begin\n     clk_14 = cfg_14;\n   end\n   4'bx1xx : begin\n     err_2 = core_8;\n   end\n   7'b1xx0000 : begin\n     rx_20 = fsm_8;\n   end\n   7'b1x1011x : begin\n     reg_16 = data_17;\n   end\n   4'bxxx1 : begin\n     rx_3 = err_20;\n   end\n   default : begin \n     hw_5 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( data_out_7 ) == ( 7'b10xxxxx ) |-> clk_14 == cfg_14 ;endproperty \nproperty name: ( data_out_7 ) == ( 4'bx1xx ) |-> err_2 == core_8 ;endproperty \nproperty name: ( data_out_7 ) == ( 7'b1xx0000 ) |-> rx_20 == fsm_8 ;endproperty \nproperty name: ( data_out_7 ) == ( 7'b1x1011x ) |-> reg_16 == data_17 ;endproperty \nproperty name: ( data_out_7 ) == ( 4'bxxx1 ) |-> rx_3 == err_20 ;endproperty \nproperty name; ( ( data_out_7 ) != 7'b10xxxxx ) || ( ( data_out_7 ) != 4'bx1xx ) || ( ( data_out_7 ) != 7'b1xx0000 ) || ( ( data_out_7 ) != 7'b1x1011x ) || ( data_out_7 ) != 4'bxxx1 ) ) |-> hw_5 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_15 ) \n   7'bx11x0xx : begin\n     tx_10 = core_19;\n   end\n   default : begin \n     rst_13 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_15 ) == ( 7'bx11x0xx ) |-> tx_10 == core_19 ;endproperty \nproperty name; ( control_register_status_status_15 ) != 7'bx11x0xx ) ) |-> rst_13 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_16 ) \n   5'b11x11 : begin\n     clk_12 = sig_16;\n   end\n   7'b1xxx1x1 : begin\n     rx_1 = cfg_8;\n   end\n   default : begin \n     rst_20 = fsm_11;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_16 ) == ( 5'b11x11 ) |-> clk_12 == sig_16 ;endproperty \nproperty name: ( input_buffer_16 ) == ( 7'b1xxx1x1 ) |-> rx_1 == cfg_8 ;endproperty \nproperty name; ( ( input_buffer_16 ) != 5'b11x11 ) || ( input_buffer_16 ) != 7'b1xxx1x1 ) ) |-> rst_20 == fsm_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_19 ) \n   3'h1 : begin\n     reg_5 = hw_12;\n   end\n   fsm_20 : begin\n     rst_5 = hw_17;\n   end\n   7'b1101xx0 : begin\n     auth_12 = chip_4;\n   end\n   6'bx11001 : begin\n     tx_11 = err_7;\n   end\n   default : begin \n     clk_14 = chip_14;\n   end\nendcase",
        "Assertion": "property name: ( command_status_19 ) == ( 3'h1 ) |-> reg_5 == hw_12 ;endproperty \nproperty name: ( command_status_19 ) == ( fsm_20 ) |-> rst_5 == hw_17 ;endproperty \nproperty name: ( command_status_19 ) == ( 7'b1101xx0 ) |-> auth_12 == chip_4 ;endproperty \nproperty name: ( command_status_19 ) == ( 6'bx11001 ) |-> tx_11 == err_7 ;endproperty \nproperty name; ( ( command_status_19 ) != 3'h1 ) || ( ( command_status_19 ) != fsm_20 ) || ( ( command_status_19 ) != 7'b1101xx0 ) || ( command_status_19 ) != 6'bx11001 ) ) |-> clk_14 == chip_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_14 ) \n   err_9 : begin\n     tx_8 = data_2;\n   end\n   7'b11010x0 : begin\n     core_8 = err_16;\n   end\n   5'h1b : begin\n     chip_19 = cfg_8;\n   end\n   7'bx01x011 : begin\n     chip_1 = tx_8;\n   end\n   6'bxx1xxx : begin\n     sig_19 = rst_3;\n   end\n   default : begin \n     rx_20 = clk_18;\n   end\nendcase",
        "Assertion": "property name: ( error_status_14 ) == ( err_9 ) |-> tx_8 == data_2 ;endproperty \nproperty name: ( error_status_14 ) == ( 7'b11010x0 ) |-> core_8 == err_16 ;endproperty \nproperty name: ( error_status_14 ) == ( 5'h1b ) |-> chip_19 == cfg_8 ;endproperty \nproperty name: ( error_status_14 ) == ( 7'bx01x011 ) |-> chip_1 == tx_8 ;endproperty \nproperty name: ( error_status_14 ) == ( 6'bxx1xxx ) |-> sig_19 == rst_3 ;endproperty \nproperty name; ( ( error_status_14 ) != err_9 ) || ( ( error_status_14 ) != 7'b11010x0 ) || ( ( error_status_14 ) != 5'h1b ) || ( ( error_status_14 ) != 7'bx01x011 ) || ( error_status_14 ) != 6'bxx1xxx ) ) |-> rx_20 == clk_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_1 ) \n   6'h32 : begin\n     err_18 = fsm_7;\n   end\n   7'b10xx101 : begin\n     hw_1 = clk_18;\n   end\n   7'b001xxx1 : begin\n     hw_6 = sig_1;\n   end\n   7'b0011x11 : begin\n     auth_5 = clk_11;\n   end\n   7'b110011x : begin\n     tx_16 = sig_9;\n   end\n   default : begin \n     cfg_13 = err_5;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_1 ) == ( 6'h32 ) |-> err_18 == fsm_7 ;endproperty \nproperty name: ( input_ready_1 ) == ( 7'b10xx101 ) |-> hw_1 == clk_18 ;endproperty \nproperty name: ( input_ready_1 ) == ( 7'b001xxx1 ) |-> hw_6 == sig_1 ;endproperty \nproperty name: ( input_ready_1 ) == ( 7'b0011x11 ) |-> auth_5 == clk_11 ;endproperty \nproperty name: ( input_ready_1 ) == ( 7'b110011x ) |-> tx_16 == sig_9 ;endproperty \nproperty name; ( ( input_ready_1 ) != 6'h32 ) || ( ( input_ready_1 ) != 7'b10xx101 ) || ( ( input_ready_1 ) != 7'b001xxx1 ) || ( ( input_ready_1 ) != 7'b0011x11 ) || ( input_ready_1 ) != 7'b110011x ) ) |-> cfg_13 == err_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_3 ) \n   7'h59 : begin\n     core_4 = fsm_7;\n   end\n   7'b1xxxxx1 : begin\n     rx_4 = cfg_9;\n   end\n   7'bx011111 : begin\n     fsm_5 = clk_20;\n   end\n   7'b1101101 : begin\n     sig_16 = hw_15;\n   end\n   5'b11101 : begin\n     reg_2 = err_13;\n   end\n   default : begin \n     core_8 = auth_12;\n   end\nendcase",
        "Assertion": "property name: ( read_data_3 ) == ( 7'h59 ) |-> core_4 == fsm_7 ;endproperty \nproperty name: ( read_data_3 ) == ( 7'b1xxxxx1 ) |-> rx_4 == cfg_9 ;endproperty \nproperty name: ( read_data_3 ) == ( 7'bx011111 ) |-> fsm_5 == clk_20 ;endproperty \nproperty name: ( read_data_3 ) == ( 7'b1101101 ) |-> sig_16 == hw_15 ;endproperty \nproperty name: ( read_data_3 ) == ( 5'b11101 ) |-> reg_2 == err_13 ;endproperty \nproperty name; ( ( read_data_3 ) != 7'h59 ) || ( ( read_data_3 ) != 7'b1xxxxx1 ) || ( ( read_data_3 ) != 7'bx011111 ) || ( ( read_data_3 ) != 7'b1101101 ) || ( read_data_3 ) != 5'b11101 ) ) |-> core_8 == auth_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_2 ) \n   7'bx0010x1 : begin\n     rst_20 = err_15;\n   end\n   6'bxx0x01 : begin\n     sig_2 = auth_17;\n   end\n   4'bxx1x : begin\n     sig_19 = tx_6;\n   end\n   5'h2 : begin\n     err_17 = sig_9;\n   end\n   default : begin \n     err_14 = rst_18;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_2 ) == ( 7'bx0010x1 ) |-> rst_20 == err_15 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 6'bxx0x01 ) |-> sig_2 == auth_17 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 4'bxx1x ) |-> sig_19 == tx_6 ;endproperty \nproperty name: ( data_status_register_2 ) == ( 5'h2 ) |-> err_17 == sig_9 ;endproperty \nproperty name; ( ( data_status_register_2 ) != 7'bx0010x1 ) || ( ( data_status_register_2 ) != 6'bxx0x01 ) || ( ( data_status_register_2 ) != 4'bxx1x ) || ( data_status_register_2 ) != 5'h2 ) ) |-> err_14 == rst_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_3 ) \n   5'b01111 : begin\n     data_2 = fsm_17;\n   end\n   7'b011x00x : begin\n     sig_11 = clk_13;\n   end\n   7'bx00110x : begin\n     hw_16 = cfg_17;\n   end\n   7'b0110xx0 : begin\n     fsm_18 = rx_17;\n   end\n   3'h3 : begin\n     sig_18 = rx_13;\n   end\n   default : begin \n     core_10 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( status_output_3 ) == ( 5'b01111 ) |-> data_2 == fsm_17 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'b011x00x ) |-> sig_11 == clk_13 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'bx00110x ) |-> hw_16 == cfg_17 ;endproperty \nproperty name: ( status_output_3 ) == ( 7'b0110xx0 ) |-> fsm_18 == rx_17 ;endproperty \nproperty name: ( status_output_3 ) == ( 3'h3 ) |-> sig_18 == rx_13 ;endproperty \nproperty name; ( ( status_output_3 ) != 5'b01111 ) || ( ( status_output_3 ) != 7'b011x00x ) || ( ( status_output_3 ) != 7'bx00110x ) || ( ( status_output_3 ) != 7'b0110xx0 ) || ( status_output_3 ) != 3'h3 ) ) |-> core_10 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_complete_20 ) \n   7'b01x1010 : begin\n     fsm_19 = auth_9;\n   end\n   7'bx1xx00x : begin\n     sig_11 = clk_7;\n   end\n   default : begin \n     rst_15 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( write_complete_20 ) == ( 7'b01x1010 ) |-> fsm_19 == auth_9 ;endproperty \nproperty name: ( write_complete_20 ) == ( 7'bx1xx00x ) |-> sig_11 == clk_7 ;endproperty \nproperty name; ( ( write_complete_20 ) != 7'b01x1010 ) || ( write_complete_20 ) != 7'bx1xx00x ) ) |-> rst_15 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_2 ) \n   7'bxxxx010 : begin\n     rst_17 = tx_7;\n   end\n   7'h18 : begin\n     auth_7 = hw_7;\n   end\n   default : begin \n     rx_12 = err_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_2 ) == ( 7'bxxxx010 ) |-> rst_17 == tx_7 ;endproperty \nproperty name: ( control_register_2 ) == ( 7'h18 ) |-> auth_7 == hw_7 ;endproperty \nproperty name; ( ( control_register_2 ) != 7'bxxxx010 ) || ( control_register_2 ) != 7'h18 ) ) |-> rx_12 == err_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_16 ) \n   6'bx11001 : begin\n     rst_5 = chip_8;\n   end\n   7'bx11110x : begin\n     cfg_1 = core_16;\n   end\n   rx_13 : begin\n     fsm_5 = auth_16;\n   end\n   default : begin \n     tx_11 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_16 ) == ( 6'bx11001 ) |-> rst_5 == chip_8 ;endproperty \nproperty name: ( status_register_16 ) == ( 7'bx11110x ) |-> cfg_1 == core_16 ;endproperty \nproperty name: ( status_register_16 ) == ( rx_13 ) |-> fsm_5 == auth_16 ;endproperty \nproperty name; ( ( status_register_16 ) != 6'bx11001 ) || ( ( status_register_16 ) != 7'bx11110x ) || ( status_register_16 ) != rx_13 ) ) |-> tx_11 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_20 ) \n   7'b110011x : begin\n     hw_8 = tx_7;\n   end\n   clk_3 : begin\n     chip_1 = reg_18;\n   end\n   7'b01x1010 : begin\n     auth_18 = tx_13;\n   end\n   7'h1e : begin\n     reg_13 = cfg_15;\n   end\n   7'h1f : begin\n     cfg_18 = hw_18;\n   end\n   default : begin \n     hw_16 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_20 ) == ( 7'b110011x ) |-> hw_8 == tx_7 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( clk_3 ) |-> chip_1 == reg_18 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 7'b01x1010 ) |-> auth_18 == tx_13 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 7'h1e ) |-> reg_13 == cfg_15 ;endproperty \nproperty name: ( interrupt_control_20 ) == ( 7'h1f ) |-> cfg_18 == hw_18 ;endproperty \nproperty name; ( ( interrupt_control_20 ) != 7'b110011x ) || ( ( interrupt_control_20 ) != clk_3 ) || ( ( interrupt_control_20 ) != 7'b01x1010 ) || ( ( interrupt_control_20 ) != 7'h1e ) || ( interrupt_control_20 ) != 7'h1f ) ) |-> hw_16 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_13 ) \n   6'b1x0x00 : begin\n     fsm_4 = reg_16;\n   end\n   7'b0x0xx1x : begin\n     clk_7 = core_10;\n   end\n   default : begin \n     clk_9 = tx_17;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_13 ) == ( 6'b1x0x00 ) |-> fsm_4 == reg_16 ;endproperty \nproperty name: ( operation_status_13 ) == ( 7'b0x0xx1x ) |-> clk_7 == core_10 ;endproperty \nproperty name; ( ( operation_status_13 ) != 6'b1x0x00 ) || ( operation_status_13 ) != 7'b0x0xx1x ) ) |-> clk_9 == tx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_5 ) \n   7'b1xx00xx : begin\n     reg_16 = tx_17;\n   end\n   7'h56 : begin\n     reg_20 = reg_15;\n   end\n   default : begin \n     cfg_7 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_5 ) == ( 7'b1xx00xx ) |-> reg_16 == tx_17 ;endproperty \nproperty name: ( interrupt_control_5 ) == ( 7'h56 ) |-> reg_20 == reg_15 ;endproperty \nproperty name; ( ( interrupt_control_5 ) != 7'b1xx00xx ) || ( interrupt_control_5 ) != 7'h56 ) ) |-> cfg_7 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_6 ) \n   7'b0xx1011 : begin\n     reg_13 = fsm_12;\n   end\n   default : begin \n     tx_17 = fsm_4;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_6 ) == ( 7'b0xx1011 ) |-> reg_13 == fsm_12 ;endproperty \nproperty name; ( instruction_register_6 ) != 7'b0xx1011 ) ) |-> tx_17 == fsm_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_15 ) \n   4'b0xxx : begin\n     auth_19 = rst_7;\n   end\n   7'bx00xx1x : begin\n     auth_5 = auth_10;\n   end\n   7'b10110x1 : begin\n     reg_16 = auth_17;\n   end\n   7'bx0x1x1x : begin\n     fsm_2 = tx_16;\n   end\n   7'bx011100 : begin\n     cfg_7 = cfg_9;\n   end\n   default : begin \n     hw_17 = cfg_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_15 ) == ( 4'b0xxx ) |-> auth_19 == rst_7 ;endproperty \nproperty name: ( ready_output_15 ) == ( 7'bx00xx1x ) |-> auth_5 == auth_10 ;endproperty \nproperty name: ( ready_output_15 ) == ( 7'b10110x1 ) |-> reg_16 == auth_17 ;endproperty \nproperty name: ( ready_output_15 ) == ( 7'bx0x1x1x ) |-> fsm_2 == tx_16 ;endproperty \nproperty name: ( ready_output_15 ) == ( 7'bx011100 ) |-> cfg_7 == cfg_9 ;endproperty \nproperty name; ( ( ready_output_15 ) != 4'b0xxx ) || ( ( ready_output_15 ) != 7'bx00xx1x ) || ( ( ready_output_15 ) != 7'b10110x1 ) || ( ( ready_output_15 ) != 7'bx0x1x1x ) || ( ready_output_15 ) != 7'bx011100 ) ) |-> hw_17 == cfg_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_5 ) \n   4'b1x11 : begin\n     sig_12 = chip_15;\n   end\n   7'bxxx1x1x : begin\n     cfg_4 = rst_4;\n   end\n   4'bxx10 : begin\n     fsm_9 = err_2;\n   end\n   7'b0110001 : begin\n     reg_15 = cfg_19;\n   end\n   6'bxx0101 : begin\n     hw_4 = hw_3;\n   end\n   default : begin \n     fsm_1 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_5 ) == ( 4'b1x11 ) |-> sig_12 == chip_15 ;endproperty \nproperty name: ( start_bit_5 ) == ( 7'bxxx1x1x ) |-> cfg_4 == rst_4 ;endproperty \nproperty name: ( start_bit_5 ) == ( 4'bxx10 ) |-> fsm_9 == err_2 ;endproperty \nproperty name: ( start_bit_5 ) == ( 7'b0110001 ) |-> reg_15 == cfg_19 ;endproperty \nproperty name: ( start_bit_5 ) == ( 6'bxx0101 ) |-> hw_4 == hw_3 ;endproperty \nproperty name; ( ( start_bit_5 ) != 4'b1x11 ) || ( ( start_bit_5 ) != 7'bxxx1x1x ) || ( ( start_bit_5 ) != 4'bxx10 ) || ( ( start_bit_5 ) != 7'b0110001 ) || ( start_bit_5 ) != 6'bxx0101 ) ) |-> fsm_1 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_3 ) \n   4'bxxx0 : begin\n     tx_12 = chip_9;\n   end\n   7'h45 : begin\n     sig_14 = clk_9;\n   end\n   7'h13 : begin\n     err_4 = reg_11;\n   end\n   6'bx00111 : begin\n     tx_15 = err_8;\n   end\n   default : begin \n     fsm_10 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_3 ) == ( 4'bxxx0 ) |-> tx_12 == chip_9 ;endproperty \nproperty name: ( start_bit_3 ) == ( 7'h45 ) |-> sig_14 == clk_9 ;endproperty \nproperty name: ( start_bit_3 ) == ( 7'h13 ) |-> err_4 == reg_11 ;endproperty \nproperty name: ( start_bit_3 ) == ( 6'bx00111 ) |-> tx_15 == err_8 ;endproperty \nproperty name; ( ( start_bit_3 ) != 4'bxxx0 ) || ( ( start_bit_3 ) != 7'h45 ) || ( ( start_bit_3 ) != 7'h13 ) || ( start_bit_3 ) != 6'bx00111 ) ) |-> fsm_10 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_9 ) \n   data_12 : begin\n     auth_14 = tx_20;\n   end\n   5'bx1x1x : begin\n     data_20 = rst_14;\n   end\n   default : begin \n     sig_5 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( result_register_9 ) == ( data_12 ) |-> auth_14 == tx_20 ;endproperty \nproperty name: ( result_register_9 ) == ( 5'bx1x1x ) |-> data_20 == rst_14 ;endproperty \nproperty name; ( ( result_register_9 ) != data_12 ) || ( result_register_9 ) != 5'bx1x1x ) ) |-> sig_5 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_4 ) \n   6'b110x10 : begin\n     fsm_9 = rst_11;\n   end\n   default : begin \n     rst_20 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( address_4 ) == ( 6'b110x10 ) |-> fsm_9 == rst_11 ;endproperty \nproperty name; ( address_4 ) != 6'b110x10 ) ) |-> rst_20 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_5 ) \n   reg_5 : begin\n     err_19 = cfg_18;\n   end\n   default : begin \n     auth_18 = data_15;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_5 ) == ( reg_5 ) |-> err_19 == cfg_18 ;endproperty \nproperty name; ( acknowledge_5 ) != reg_5 ) ) |-> auth_18 == data_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_10 ) \n   4'b0001 : begin\n     data_6 = hw_13;\n   end\n   7'bxx0xxx0 : begin\n     rst_8 = core_10;\n   end\n   7'bx101x0x : begin\n     auth_5 = rst_19;\n   end\n   7'b01x0010 : begin\n     rst_5 = cfg_18;\n   end\n   default : begin \n     clk_19 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_10 ) == ( 4'b0001 ) |-> data_6 == hw_13 ;endproperty \nproperty name: ( data_register_status_10 ) == ( 7'bxx0xxx0 ) |-> rst_8 == core_10 ;endproperty \nproperty name: ( data_register_status_10 ) == ( 7'bx101x0x ) |-> auth_5 == rst_19 ;endproperty \nproperty name: ( data_register_status_10 ) == ( 7'b01x0010 ) |-> rst_5 == cfg_18 ;endproperty \nproperty name; ( ( data_register_status_10 ) != 4'b0001 ) || ( ( data_register_status_10 ) != 7'bxx0xxx0 ) || ( ( data_register_status_10 ) != 7'bx101x0x ) || ( data_register_status_10 ) != 7'b01x0010 ) ) |-> clk_19 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_register_18 ) \n   7'bx1x0x00 : begin\n     chip_2 = fsm_13;\n   end\n   default : begin \n     fsm_3 = tx_11;\n   end\nendcase",
        "Assertion": "property name: ( output_status_register_18 ) == ( 7'bx1x0x00 ) |-> chip_2 == fsm_13 ;endproperty \nproperty name; ( output_status_register_18 ) != 7'bx1x0x00 ) ) |-> fsm_3 == tx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_4 ) \n   6'h22 : begin\n     chip_12 = rst_9;\n   end\n   6'bxx100x : begin\n     cfg_19 = tx_7;\n   end\n   7'bx1x0x00 : begin\n     core_18 = rst_7;\n   end\n   default : begin \n     auth_18 = clk_12;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_4 ) == ( 6'h22 ) |-> chip_12 == rst_9 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 6'bxx100x ) |-> cfg_19 == tx_7 ;endproperty \nproperty name: ( data_status_register_status_4 ) == ( 7'bx1x0x00 ) |-> core_18 == rst_7 ;endproperty \nproperty name; ( ( data_status_register_status_4 ) != 6'h22 ) || ( ( data_status_register_status_4 ) != 6'bxx100x ) || ( data_status_register_status_4 ) != 7'bx1x0x00 ) ) |-> auth_18 == clk_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_15 ) \n   5'bxx101 : begin\n     rx_11 = cfg_13;\n   end\n   6'h2e : begin\n     rst_18 = reg_18;\n   end\n   default : begin \n     data_1 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_15 ) == ( 5'bxx101 ) |-> rx_11 == cfg_13 ;endproperty \nproperty name: ( acknowledge_15 ) == ( 6'h2e ) |-> rst_18 == reg_18 ;endproperty \nproperty name; ( ( acknowledge_15 ) != 5'bxx101 ) || ( acknowledge_15 ) != 6'h2e ) ) |-> data_1 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_12 ) \n   4'b010x : begin\n     chip_11 = data_20;\n   end\n   7'b01x10x0 : begin\n     clk_18 = sig_8;\n   end\n   6'b1100xx : begin\n     hw_14 = sig_11;\n   end\n   7'h37 : begin\n     clk_3 = data_10;\n   end\n   7'bx0x1xxx : begin\n     err_2 = hw_13;\n   end\n   default : begin \n     rx_18 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_12 ) == ( 4'b010x ) |-> chip_11 == data_20 ;endproperty \nproperty name: ( flag_register_12 ) == ( 7'b01x10x0 ) |-> clk_18 == sig_8 ;endproperty \nproperty name: ( flag_register_12 ) == ( 6'b1100xx ) |-> hw_14 == sig_11 ;endproperty \nproperty name: ( flag_register_12 ) == ( 7'h37 ) |-> clk_3 == data_10 ;endproperty \nproperty name: ( flag_register_12 ) == ( 7'bx0x1xxx ) |-> err_2 == hw_13 ;endproperty \nproperty name; ( ( flag_register_12 ) != 4'b010x ) || ( ( flag_register_12 ) != 7'b01x10x0 ) || ( ( flag_register_12 ) != 6'b1100xx ) || ( ( flag_register_12 ) != 7'h37 ) || ( flag_register_12 ) != 7'bx0x1xxx ) ) |-> rx_18 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_status_20 ) \n   7'b001x0xx : begin\n     auth_7 = clk_18;\n   end\n   7'b0110001 : begin\n     rst_9 = fsm_9;\n   end\n   5'b0x011 : begin\n     core_5 = clk_3;\n   end\n   7'b0xxxxxx : begin\n     tx_7 = chip_2;\n   end\n   default : begin \n     clk_2 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( output_status_20 ) == ( 7'b001x0xx ) |-> auth_7 == clk_18 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'b0110001 ) |-> rst_9 == fsm_9 ;endproperty \nproperty name: ( output_status_20 ) == ( 5'b0x011 ) |-> core_5 == clk_3 ;endproperty \nproperty name: ( output_status_20 ) == ( 7'b0xxxxxx ) |-> tx_7 == chip_2 ;endproperty \nproperty name; ( ( output_status_20 ) != 7'b001x0xx ) || ( ( output_status_20 ) != 7'b0110001 ) || ( ( output_status_20 ) != 5'b0x011 ) || ( output_status_20 ) != 7'b0xxxxxx ) ) |-> clk_2 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_1 ) \n   5'h1e : begin\n     rx_7 = core_15;\n   end\n   7'b0xxx000 : begin\n     hw_19 = rst_9;\n   end\n   6'bx00x0x : begin\n     core_4 = tx_2;\n   end\n   default : begin \n     rst_16 = err_9;\n   end\nendcase",
        "Assertion": "property name: ( data_out_1 ) == ( 5'h1e ) |-> rx_7 == core_15 ;endproperty \nproperty name: ( data_out_1 ) == ( 7'b0xxx000 ) |-> hw_19 == rst_9 ;endproperty \nproperty name: ( data_out_1 ) == ( 6'bx00x0x ) |-> core_4 == tx_2 ;endproperty \nproperty name; ( ( data_out_1 ) != 5'h1e ) || ( ( data_out_1 ) != 7'b0xxx000 ) || ( data_out_1 ) != 6'bx00x0x ) ) |-> rst_16 == err_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_14 ) \n   7'h1f : begin\n     rx_19 = reg_4;\n   end\n   6'bxx01x1 : begin\n     clk_12 = chip_10;\n   end\n   6'bx00x0x : begin\n     rx_16 = data_20;\n   end\n   7'b00010x1 : begin\n     tx_8 = fsm_1;\n   end\n   7'b1111100 : begin\n     rx_10 = clk_1;\n   end\n   default : begin \n     tx_19 = clk_6;\n   end\nendcase",
        "Assertion": "property name: ( command_status_14 ) == ( 7'h1f ) |-> rx_19 == reg_4 ;endproperty \nproperty name: ( command_status_14 ) == ( 6'bxx01x1 ) |-> clk_12 == chip_10 ;endproperty \nproperty name: ( command_status_14 ) == ( 6'bx00x0x ) |-> rx_16 == data_20 ;endproperty \nproperty name: ( command_status_14 ) == ( 7'b00010x1 ) |-> tx_8 == fsm_1 ;endproperty \nproperty name: ( command_status_14 ) == ( 7'b1111100 ) |-> rx_10 == clk_1 ;endproperty \nproperty name; ( ( command_status_14 ) != 7'h1f ) || ( ( command_status_14 ) != 6'bxx01x1 ) || ( ( command_status_14 ) != 6'bx00x0x ) || ( ( command_status_14 ) != 7'b00010x1 ) || ( command_status_14 ) != 7'b1111100 ) ) |-> tx_19 == clk_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_2 ) \n   7'bx011100 : begin\n     cfg_16 = clk_12;\n   end\n   6'bxx1x00 : begin\n     sig_5 = data_12;\n   end\n   default : begin \n     tx_13 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_2 ) == ( 7'bx011100 ) |-> cfg_16 == clk_12 ;endproperty \nproperty name: ( control_register_status_status_2 ) == ( 6'bxx1x00 ) |-> sig_5 == data_12 ;endproperty \nproperty name; ( ( control_register_status_status_2 ) != 7'bx011100 ) || ( control_register_status_status_2 ) != 6'bxx1x00 ) ) |-> tx_13 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_14 ) \n   7'b1100011 : begin\n     rst_11 = tx_8;\n   end\n   6'b0110x1 : begin\n     fsm_4 = clk_13;\n   end\n   7'h6e : begin\n     tx_5 = clk_10;\n   end\n   6'b101000 : begin\n     hw_14 = rst_1;\n   end\n   7'h13 : begin\n     tx_20 = data_5;\n   end\n   default : begin \n     auth_9 = sig_19;\n   end\nendcase",
        "Assertion": "property name: ( status_register_14 ) == ( 7'b1100011 ) |-> rst_11 == tx_8 ;endproperty \nproperty name: ( status_register_14 ) == ( 6'b0110x1 ) |-> fsm_4 == clk_13 ;endproperty \nproperty name: ( status_register_14 ) == ( 7'h6e ) |-> tx_5 == clk_10 ;endproperty \nproperty name: ( status_register_14 ) == ( 6'b101000 ) |-> hw_14 == rst_1 ;endproperty \nproperty name: ( status_register_14 ) == ( 7'h13 ) |-> tx_20 == data_5 ;endproperty \nproperty name; ( ( status_register_14 ) != 7'b1100011 ) || ( ( status_register_14 ) != 6'b0110x1 ) || ( ( status_register_14 ) != 7'h6e ) || ( ( status_register_14 ) != 6'b101000 ) || ( status_register_14 ) != 7'h13 ) ) |-> auth_9 == sig_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_10 ) \n   3'b11x : begin\n     reg_17 = clk_12;\n   end\n   7'bxx011x1 : begin\n     sig_7 = data_12;\n   end\n   7'bxxx0x0x : begin\n     rx_3 = reg_11;\n   end\n   reg_5 : begin\n     auth_5 = sig_3;\n   end\n   default : begin \n     cfg_19 = hw_17;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_10 ) == ( 3'b11x ) |-> reg_17 == clk_12 ;endproperty \nproperty name: ( instruction_buffer_10 ) == ( 7'bxx011x1 ) |-> sig_7 == data_12 ;endproperty \nproperty name: ( instruction_buffer_10 ) == ( 7'bxxx0x0x ) |-> rx_3 == reg_11 ;endproperty \nproperty name: ( instruction_buffer_10 ) == ( reg_5 ) |-> auth_5 == sig_3 ;endproperty \nproperty name; ( ( instruction_buffer_10 ) != 3'b11x ) || ( ( instruction_buffer_10 ) != 7'bxx011x1 ) || ( ( instruction_buffer_10 ) != 7'bxxx0x0x ) || ( instruction_buffer_10 ) != reg_5 ) ) |-> cfg_19 == hw_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_18 ) \n   7'b1000100 : begin\n     rst_11 = data_16;\n   end\n   7'b01xx010 : begin\n     data_8 = chip_15;\n   end\n   7'b1101001 : begin\n     rst_14 = clk_1;\n   end\n   3'b1x0 : begin\n     reg_11 = core_7;\n   end\n   reg_5 : begin\n     chip_2 = tx_7;\n   end\n   default : begin \n     hw_17 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_18 ) == ( 7'b1000100 ) |-> rst_11 == data_16 ;endproperty \nproperty name: ( ready_signal_18 ) == ( 7'b01xx010 ) |-> data_8 == chip_15 ;endproperty \nproperty name: ( ready_signal_18 ) == ( 7'b1101001 ) |-> rst_14 == clk_1 ;endproperty \nproperty name: ( ready_signal_18 ) == ( 3'b1x0 ) |-> reg_11 == core_7 ;endproperty \nproperty name: ( ready_signal_18 ) == ( reg_5 ) |-> chip_2 == tx_7 ;endproperty \nproperty name; ( ( ready_signal_18 ) != 7'b1000100 ) || ( ( ready_signal_18 ) != 7'b01xx010 ) || ( ( ready_signal_18 ) != 7'b1101001 ) || ( ( ready_signal_18 ) != 3'b1x0 ) || ( ready_signal_18 ) != reg_5 ) ) |-> hw_17 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_2 ) \n   7'h62 : begin\n     cfg_1 = fsm_9;\n   end\n   7'b0010110 : begin\n     data_11 = auth_7;\n   end\n   default : begin \n     chip_9 = rst_9;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_2 ) == ( 7'h62 ) |-> cfg_1 == fsm_9 ;endproperty \nproperty name: ( status_output_buffer_2 ) == ( 7'b0010110 ) |-> data_11 == auth_7 ;endproperty \nproperty name; ( ( status_output_buffer_2 ) != 7'h62 ) || ( status_output_buffer_2 ) != 7'b0010110 ) ) |-> chip_9 == rst_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_2 ) \n   6'bxxx0xx : begin\n     core_10 = reg_17;\n   end\n   sig_1 : begin\n     fsm_14 = cfg_10;\n   end\n   default : begin \n     core_12 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_2 ) == ( 6'bxxx0xx ) |-> core_10 == reg_17 ;endproperty \nproperty name: ( flag_register_2 ) == ( sig_1 ) |-> fsm_14 == cfg_10 ;endproperty \nproperty name; ( ( flag_register_2 ) != 6'bxxx0xx ) || ( flag_register_2 ) != sig_1 ) ) |-> core_12 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_8 ) \n   6'h25 : begin\n     chip_11 = data_18;\n   end\n   5'bxx11x : begin\n     cfg_3 = rx_3;\n   end\n   default : begin \n     chip_14 = auth_10;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_8 ) == ( 6'h25 ) |-> chip_11 == data_18 ;endproperty \nproperty name: ( input_buffer_8 ) == ( 5'bxx11x ) |-> cfg_3 == rx_3 ;endproperty \nproperty name; ( ( input_buffer_8 ) != 6'h25 ) || ( input_buffer_8 ) != 5'bxx11x ) ) |-> chip_14 == auth_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_7 ) \n   6'b11xx1x : begin\n     sig_10 = auth_13;\n   end\n   7'h3 : begin\n     cfg_10 = fsm_3;\n   end\n   7'bxx01011 : begin\n     cfg_13 = reg_12;\n   end\n   7'bx0x01x1 : begin\n     hw_1 = cfg_10;\n   end\n   default : begin \n     hw_7 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_7 ) == ( 6'b11xx1x ) |-> sig_10 == auth_13 ;endproperty \nproperty name: ( ready_signal_7 ) == ( 7'h3 ) |-> cfg_10 == fsm_3 ;endproperty \nproperty name: ( ready_signal_7 ) == ( 7'bxx01011 ) |-> cfg_13 == reg_12 ;endproperty \nproperty name: ( ready_signal_7 ) == ( 7'bx0x01x1 ) |-> hw_1 == cfg_10 ;endproperty \nproperty name; ( ( ready_signal_7 ) != 6'b11xx1x ) || ( ( ready_signal_7 ) != 7'h3 ) || ( ( ready_signal_7 ) != 7'bxx01011 ) || ( ready_signal_7 ) != 7'bx0x01x1 ) ) |-> hw_7 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_12 ) \n   6'bxx0xx1 : begin\n     clk_16 = fsm_13;\n   end\n   6'b11x1xx : begin\n     tx_7 = hw_19;\n   end\n   default : begin \n     clk_3 = fsm_12;\n   end\nendcase",
        "Assertion": "property name: ( input_data_12 ) == ( 6'bxx0xx1 ) |-> clk_16 == fsm_13 ;endproperty \nproperty name: ( input_data_12 ) == ( 6'b11x1xx ) |-> tx_7 == hw_19 ;endproperty \nproperty name; ( ( input_data_12 ) != 6'bxx0xx1 ) || ( input_data_12 ) != 6'b11x1xx ) ) |-> clk_3 == fsm_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_1 ) \n   5'bx0111 : begin\n     rx_8 = rx_18;\n   end\n   7'b1111101 : begin\n     cfg_20 = data_5;\n   end\n   5'h1e : begin\n     auth_8 = reg_9;\n   end\n   default : begin \n     fsm_15 = rx_13;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_1 ) == ( 5'bx0111 ) |-> rx_8 == rx_18 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 7'b1111101 ) |-> cfg_20 == data_5 ;endproperty \nproperty name: ( input_status_register_1 ) == ( 5'h1e ) |-> auth_8 == reg_9 ;endproperty \nproperty name; ( ( input_status_register_1 ) != 5'bx0111 ) || ( ( input_status_register_1 ) != 7'b1111101 ) || ( input_status_register_1 ) != 5'h1e ) ) |-> fsm_15 == rx_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_6 ) \n   7'b1x001x1 : begin\n     cfg_16 = fsm_5;\n   end\n   7'h41 : begin\n     tx_6 = tx_16;\n   end\n   default : begin \n     clk_6 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_6 ) == ( 7'b1x001x1 ) |-> cfg_16 == fsm_5 ;endproperty \nproperty name: ( status_output_buffer_6 ) == ( 7'h41 ) |-> tx_6 == tx_16 ;endproperty \nproperty name; ( ( status_output_buffer_6 ) != 7'b1x001x1 ) || ( status_output_buffer_6 ) != 7'h41 ) ) |-> clk_6 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_7 ) \n   7'h5e : begin\n     sig_1 = clk_11;\n   end\n   7'b10x0110 : begin\n     sig_2 = data_19;\n   end\n   7'h5f : begin\n     rst_9 = chip_14;\n   end\n   6'bx01011 : begin\n     rst_10 = data_19;\n   end\n   default : begin \n     core_17 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( address_register_7 ) == ( 7'h5e ) |-> sig_1 == clk_11 ;endproperty \nproperty name: ( address_register_7 ) == ( 7'b10x0110 ) |-> sig_2 == data_19 ;endproperty \nproperty name: ( address_register_7 ) == ( 7'h5f ) |-> rst_9 == chip_14 ;endproperty \nproperty name: ( address_register_7 ) == ( 6'bx01011 ) |-> rst_10 == data_19 ;endproperty \nproperty name; ( ( address_register_7 ) != 7'h5e ) || ( ( address_register_7 ) != 7'b10x0110 ) || ( ( address_register_7 ) != 7'h5f ) || ( address_register_7 ) != 6'bx01011 ) ) |-> core_17 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_output_4 ) \n   6'bx01100 : begin\n     err_8 = cfg_3;\n   end\n   3'b011 : begin\n     err_11 = auth_17;\n   end\n   default : begin \n     fsm_6 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( ready_output_4 ) == ( 6'bx01100 ) |-> err_8 == cfg_3 ;endproperty \nproperty name: ( ready_output_4 ) == ( 3'b011 ) |-> err_11 == auth_17 ;endproperty \nproperty name; ( ( ready_output_4 ) != 6'bx01100 ) || ( ready_output_4 ) != 3'b011 ) ) |-> fsm_6 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_16 ) \n   7'h1x : begin\n     hw_20 = rst_7;\n   end\n   7'h37 : begin\n     tx_5 = data_2;\n   end\n   cfg_8 : begin\n     fsm_8 = cfg_17;\n   end\n   6'b01xxxx : begin\n     data_10 = hw_5;\n   end\n   default : begin \n     rx_6 = sig_14;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_16 ) == ( 7'h1x ) |-> hw_20 == rst_7 ;endproperty \nproperty name: ( status_register_status_16 ) == ( 7'h37 ) |-> tx_5 == data_2 ;endproperty \nproperty name: ( status_register_status_16 ) == ( cfg_8 ) |-> fsm_8 == cfg_17 ;endproperty \nproperty name: ( status_register_status_16 ) == ( 6'b01xxxx ) |-> data_10 == hw_5 ;endproperty \nproperty name; ( ( status_register_status_16 ) != 7'h1x ) || ( ( status_register_status_16 ) != 7'h37 ) || ( ( status_register_status_16 ) != cfg_8 ) || ( status_register_status_16 ) != 6'b01xxxx ) ) |-> rx_6 == sig_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_1 ) \n   4'h3 : begin\n     rx_18 = fsm_17;\n   end\n   6'b0x1000 : begin\n     chip_16 = auth_2;\n   end\n   6'b0xx0x0 : begin\n     rx_10 = sig_17;\n   end\n   5'b11001 : begin\n     auth_6 = rst_15;\n   end\n   7'h77 : begin\n     rx_16 = hw_5;\n   end\n   default : begin \n     chip_19 = rst_4;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_1 ) == ( 4'h3 ) |-> rx_18 == fsm_17 ;endproperty \nproperty name: ( flag_register_1 ) == ( 6'b0x1000 ) |-> chip_16 == auth_2 ;endproperty \nproperty name: ( flag_register_1 ) == ( 6'b0xx0x0 ) |-> rx_10 == sig_17 ;endproperty \nproperty name: ( flag_register_1 ) == ( 5'b11001 ) |-> auth_6 == rst_15 ;endproperty \nproperty name: ( flag_register_1 ) == ( 7'h77 ) |-> rx_16 == hw_5 ;endproperty \nproperty name; ( ( flag_register_1 ) != 4'h3 ) || ( ( flag_register_1 ) != 6'b0x1000 ) || ( ( flag_register_1 ) != 6'b0xx0x0 ) || ( ( flag_register_1 ) != 5'b11001 ) || ( flag_register_1 ) != 7'h77 ) ) |-> chip_19 == rst_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_20 ) \n   7'h1b : begin\n     rst_4 = clk_10;\n   end\n   default : begin \n     fsm_17 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_20 ) == ( 7'h1b ) |-> rst_4 == clk_10 ;endproperty \nproperty name; ( control_signal_20 ) != 7'h1b ) ) |-> fsm_17 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_11 ) \n   6'bx1xx0x : begin\n     core_8 = hw_4;\n   end\n   7'b0111111 : begin\n     hw_17 = chip_4;\n   end\n   5'bx00x1 : begin\n     chip_13 = cfg_16;\n   end\n   default : begin \n     data_1 = fsm_15;\n   end\nendcase",
        "Assertion": "property name: ( command_register_11 ) == ( 6'bx1xx0x ) |-> core_8 == hw_4 ;endproperty \nproperty name: ( command_register_11 ) == ( 7'b0111111 ) |-> hw_17 == chip_4 ;endproperty \nproperty name: ( command_register_11 ) == ( 5'bx00x1 ) |-> chip_13 == cfg_16 ;endproperty \nproperty name; ( ( command_register_11 ) != 6'bx1xx0x ) || ( ( command_register_11 ) != 7'b0111111 ) || ( command_register_11 ) != 5'bx00x1 ) ) |-> data_1 == fsm_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_13 ) \n   7'h3b : begin\n     tx_9 = chip_8;\n   end\n   reg_11 : begin\n     hw_20 = chip_5;\n   end\n   7'b1x1x0xx : begin\n     core_3 = chip_11;\n   end\n   default : begin \n     clk_12 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_13 ) == ( 7'h3b ) |-> tx_9 == chip_8 ;endproperty \nproperty name: ( data_ready_13 ) == ( reg_11 ) |-> hw_20 == chip_5 ;endproperty \nproperty name: ( data_ready_13 ) == ( 7'b1x1x0xx ) |-> core_3 == chip_11 ;endproperty \nproperty name; ( ( data_ready_13 ) != 7'h3b ) || ( ( data_ready_13 ) != reg_11 ) || ( data_ready_13 ) != 7'b1x1x0xx ) ) |-> clk_12 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_16 ) \n   4'b1xxx : begin\n     core_8 = rx_11;\n   end\n   6'b011110 : begin\n     rst_13 = core_12;\n   end\n   reg_5 : begin\n     cfg_8 = core_11;\n   end\n   default : begin \n     sig_16 = reg_13;\n   end\nendcase",
        "Assertion": "property name: ( status_control_16 ) == ( 4'b1xxx ) |-> core_8 == rx_11 ;endproperty \nproperty name: ( status_control_16 ) == ( 6'b011110 ) |-> rst_13 == core_12 ;endproperty \nproperty name: ( status_control_16 ) == ( reg_5 ) |-> cfg_8 == core_11 ;endproperty \nproperty name; ( ( status_control_16 ) != 4'b1xxx ) || ( ( status_control_16 ) != 6'b011110 ) || ( status_control_16 ) != reg_5 ) ) |-> sig_16 == reg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_5 ) \n   7'bxxx0100 : begin\n     data_4 = err_5;\n   end\n   default : begin \n     tx_5 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_5 ) == ( 7'bxxx0100 ) |-> data_4 == err_5 ;endproperty \nproperty name; ( start_signal_5 ) != 7'bxxx0100 ) ) |-> tx_5 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_2 ) \n   data_12 : begin\n     rx_5 = cfg_8;\n   end\n   default : begin \n     rx_20 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( instruction_2 ) == ( data_12 ) |-> rx_5 == cfg_8 ;endproperty \nproperty name; ( instruction_2 ) != data_12 ) ) |-> rx_20 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_9 ) \n   7'b01xxx01 : begin\n     auth_12 = reg_20;\n   end\n   7'h52 : begin\n     sig_9 = chip_12;\n   end\n   7'bxxxx100 : begin\n     core_10 = hw_9;\n   end\n   4'hb : begin\n     clk_1 = reg_9;\n   end\n   default : begin \n     cfg_9 = tx_20;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_9 ) == ( 7'b01xxx01 ) |-> auth_12 == reg_20 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 7'h52 ) |-> sig_9 == chip_12 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 7'bxxxx100 ) |-> core_10 == hw_9 ;endproperty \nproperty name: ( control_input_status_9 ) == ( 4'hb ) |-> clk_1 == reg_9 ;endproperty \nproperty name; ( ( control_input_status_9 ) != 7'b01xxx01 ) || ( ( control_input_status_9 ) != 7'h52 ) || ( ( control_input_status_9 ) != 7'bxxxx100 ) || ( control_input_status_9 ) != 4'hb ) ) |-> cfg_9 == tx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_19 ) \n   7'b1x100x0 : begin\n     cfg_12 = cfg_14;\n   end\n   7'b1001001 : begin\n     fsm_17 = hw_13;\n   end\n   7'bxx10xxx : begin\n     data_9 = hw_7;\n   end\n   6'h23 : begin\n     reg_6 = rx_6;\n   end\n   default : begin \n     rst_14 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_19 ) == ( 7'b1x100x0 ) |-> cfg_12 == cfg_14 ;endproperty \nproperty name: ( control_register_status_status_19 ) == ( 7'b1001001 ) |-> fsm_17 == hw_13 ;endproperty \nproperty name: ( control_register_status_status_19 ) == ( 7'bxx10xxx ) |-> data_9 == hw_7 ;endproperty \nproperty name: ( control_register_status_status_19 ) == ( 6'h23 ) |-> reg_6 == rx_6 ;endproperty \nproperty name; ( ( control_register_status_status_19 ) != 7'b1x100x0 ) || ( ( control_register_status_status_19 ) != 7'b1001001 ) || ( ( control_register_status_status_19 ) != 7'bxx10xxx ) || ( control_register_status_status_19 ) != 6'h23 ) ) |-> rst_14 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_7 ) \n   5'h1e : begin\n     auth_9 = hw_14;\n   end\n   7'b0100100 : begin\n     data_6 = chip_5;\n   end\n   default : begin \n     reg_12 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( output_register_7 ) == ( 5'h1e ) |-> auth_9 == hw_14 ;endproperty \nproperty name: ( output_register_7 ) == ( 7'b0100100 ) |-> data_6 == chip_5 ;endproperty \nproperty name; ( ( output_register_7 ) != 5'h1e ) || ( output_register_7 ) != 7'b0100100 ) ) |-> reg_12 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_11 ) \n   7'b1x11x1x : begin\n     fsm_10 = clk_1;\n   end\n   4'bxxx0 : begin\n     auth_14 = chip_3;\n   end\n   default : begin \n     sig_6 = cfg_15;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_11 ) == ( 7'b1x11x1x ) |-> fsm_10 == clk_1 ;endproperty \nproperty name: ( status_buffer_11 ) == ( 4'bxxx0 ) |-> auth_14 == chip_3 ;endproperty \nproperty name; ( ( status_buffer_11 ) != 7'b1x11x1x ) || ( status_buffer_11 ) != 4'bxxx0 ) ) |-> sig_6 == cfg_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_15 ) \n   6'bx0x000 : begin\n     core_12 = clk_17;\n   end\n   7'bx10x0xx : begin\n     rst_18 = chip_20;\n   end\n   6'b000001 : begin\n     core_3 = rx_12;\n   end\n   6'h5 : begin\n     reg_16 = reg_16;\n   end\n   default : begin \n     reg_2 = data_13;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_15 ) == ( 6'bx0x000 ) |-> core_12 == clk_17 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 7'bx10x0xx ) |-> rst_18 == chip_20 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 6'b000001 ) |-> core_3 == rx_12 ;endproperty \nproperty name: ( status_output_buffer_15 ) == ( 6'h5 ) |-> reg_16 == reg_16 ;endproperty \nproperty name; ( ( status_output_buffer_15 ) != 6'bx0x000 ) || ( ( status_output_buffer_15 ) != 7'bx10x0xx ) || ( ( status_output_buffer_15 ) != 6'b000001 ) || ( status_output_buffer_15 ) != 6'h5 ) ) |-> reg_2 == data_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_bit_11 ) \n   4'hf : begin\n     core_6 = data_20;\n   end\n   5'b0010x : begin\n     hw_11 = hw_13;\n   end\n   7'b0x11001 : begin\n     rx_19 = tx_3;\n   end\n   6'b00x1xx : begin\n     cfg_17 = chip_16;\n   end\n   default : begin \n     clk_9 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( start_bit_11 ) == ( 4'hf ) |-> core_6 == data_20 ;endproperty \nproperty name: ( start_bit_11 ) == ( 5'b0010x ) |-> hw_11 == hw_13 ;endproperty \nproperty name: ( start_bit_11 ) == ( 7'b0x11001 ) |-> rx_19 == tx_3 ;endproperty \nproperty name: ( start_bit_11 ) == ( 6'b00x1xx ) |-> cfg_17 == chip_16 ;endproperty \nproperty name; ( ( start_bit_11 ) != 4'hf ) || ( ( start_bit_11 ) != 5'b0010x ) || ( ( start_bit_11 ) != 7'b0x11001 ) || ( start_bit_11 ) != 6'b00x1xx ) ) |-> clk_9 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_19 ) \n   6'b110111 : begin\n     clk_2 = sig_3;\n   end\n   7'h25 : begin\n     core_7 = tx_6;\n   end\n   default : begin \n     cfg_9 = hw_6;\n   end\nendcase",
        "Assertion": "property name: ( output_register_19 ) == ( 6'b110111 ) |-> clk_2 == sig_3 ;endproperty \nproperty name: ( output_register_19 ) == ( 7'h25 ) |-> core_7 == tx_6 ;endproperty \nproperty name; ( ( output_register_19 ) != 6'b110111 ) || ( output_register_19 ) != 7'h25 ) ) |-> cfg_9 == hw_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_16 ) \n   5'b00x1x : begin\n     reg_4 = chip_15;\n   end\n   7'bx01xx0x : begin\n     rx_12 = rst_15;\n   end\n   7'h63 : begin\n     fsm_14 = fsm_11;\n   end\n   5'b10011 : begin\n     rx_15 = core_3;\n   end\n   default : begin \n     err_19 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( data_status_16 ) == ( 5'b00x1x ) |-> reg_4 == chip_15 ;endproperty \nproperty name: ( data_status_16 ) == ( 7'bx01xx0x ) |-> rx_12 == rst_15 ;endproperty \nproperty name: ( data_status_16 ) == ( 7'h63 ) |-> fsm_14 == fsm_11 ;endproperty \nproperty name: ( data_status_16 ) == ( 5'b10011 ) |-> rx_15 == core_3 ;endproperty \nproperty name; ( ( data_status_16 ) != 5'b00x1x ) || ( ( data_status_16 ) != 7'bx01xx0x ) || ( ( data_status_16 ) != 7'h63 ) || ( data_status_16 ) != 5'b10011 ) ) |-> err_19 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_20 ) \n   7'bx1xxx0x : begin\n     rst_14 = data_11;\n   end\n   5'bx1x1x : begin\n     core_1 = reg_3;\n   end\n   7'bxxx1x01 : begin\n     auth_10 = auth_7;\n   end\n   5'b0110x : begin\n     tx_7 = tx_19;\n   end\n   3'b011 : begin\n     cfg_15 = err_6;\n   end\n   default : begin \n     err_7 = rx_1;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_20 ) == ( 7'bx1xxx0x ) |-> rst_14 == data_11 ;endproperty \nproperty name: ( control_signal_20 ) == ( 5'bx1x1x ) |-> core_1 == reg_3 ;endproperty \nproperty name: ( control_signal_20 ) == ( 7'bxxx1x01 ) |-> auth_10 == auth_7 ;endproperty \nproperty name: ( control_signal_20 ) == ( 5'b0110x ) |-> tx_7 == tx_19 ;endproperty \nproperty name: ( control_signal_20 ) == ( 3'b011 ) |-> cfg_15 == err_6 ;endproperty \nproperty name; ( ( control_signal_20 ) != 7'bx1xxx0x ) || ( ( control_signal_20 ) != 5'bx1x1x ) || ( ( control_signal_20 ) != 7'bxxx1x01 ) || ( ( control_signal_20 ) != 5'b0110x ) || ( control_signal_20 ) != 3'b011 ) ) |-> err_7 == rx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_13 ) \n   7'b00x0001 : begin\n     clk_16 = rx_7;\n   end\n   7'b100xx0x : begin\n     data_14 = fsm_4;\n   end\n   6'b01xx10 : begin\n     cfg_4 = sig_16;\n   end\n   default : begin \n     fsm_4 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( output_control_13 ) == ( 7'b00x0001 ) |-> clk_16 == rx_7 ;endproperty \nproperty name: ( output_control_13 ) == ( 7'b100xx0x ) |-> data_14 == fsm_4 ;endproperty \nproperty name: ( output_control_13 ) == ( 6'b01xx10 ) |-> cfg_4 == sig_16 ;endproperty \nproperty name; ( ( output_control_13 ) != 7'b00x0001 ) || ( ( output_control_13 ) != 7'b100xx0x ) || ( output_control_13 ) != 6'b01xx10 ) ) |-> fsm_4 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_11 ) \n   7'bxxxx00x : begin\n     clk_17 = auth_4;\n   end\n   7'b100010x : begin\n     rx_12 = err_15;\n   end\n   default : begin \n     hw_1 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( data_out_11 ) == ( 7'bxxxx00x ) |-> clk_17 == auth_4 ;endproperty \nproperty name: ( data_out_11 ) == ( 7'b100010x ) |-> rx_12 == err_15 ;endproperty \nproperty name; ( ( data_out_11 ) != 7'bxxxx00x ) || ( data_out_11 ) != 7'b100010x ) ) |-> hw_1 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_6 ) \n   5'b01x1x : begin\n     fsm_15 = hw_6;\n   end\n   default : begin \n     fsm_13 = sig_2;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_6 ) == ( 5'b01x1x ) |-> fsm_15 == hw_6 ;endproperty \nproperty name; ( status_flag_6 ) != 5'b01x1x ) ) |-> fsm_13 == sig_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_7 ) \n   6'h2 : begin\n     data_9 = chip_17;\n   end\n   5'h0 : begin\n     hw_9 = cfg_2;\n   end\n   7'b0110100 : begin\n     sig_11 = fsm_20;\n   end\n   7'h6e : begin\n     fsm_2 = tx_20;\n   end\n   6'b1x0001 : begin\n     clk_14 = reg_4;\n   end\n   default : begin \n     data_1 = err_20;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_7 ) == ( 6'h2 ) |-> data_9 == chip_17 ;endproperty \nproperty name: ( input_status_register_7 ) == ( 5'h0 ) |-> hw_9 == cfg_2 ;endproperty \nproperty name: ( input_status_register_7 ) == ( 7'b0110100 ) |-> sig_11 == fsm_20 ;endproperty \nproperty name: ( input_status_register_7 ) == ( 7'h6e ) |-> fsm_2 == tx_20 ;endproperty \nproperty name: ( input_status_register_7 ) == ( 6'b1x0001 ) |-> clk_14 == reg_4 ;endproperty \nproperty name; ( ( input_status_register_7 ) != 6'h2 ) || ( ( input_status_register_7 ) != 5'h0 ) || ( ( input_status_register_7 ) != 7'b0110100 ) || ( ( input_status_register_7 ) != 7'h6e ) || ( input_status_register_7 ) != 6'b1x0001 ) ) |-> data_1 == err_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_18 ) \n   7'bxx00xxx : begin\n     rst_11 = rst_10;\n   end\n   7'b1001x01 : begin\n     rst_4 = clk_6;\n   end\n   default : begin \n     rx_1 = core_9;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_18 ) == ( 7'bxx00xxx ) |-> rst_11 == rst_10 ;endproperty \nproperty name: ( start_signal_18 ) == ( 7'b1001x01 ) |-> rst_4 == clk_6 ;endproperty \nproperty name; ( ( start_signal_18 ) != 7'bxx00xxx ) || ( start_signal_18 ) != 7'b1001x01 ) ) |-> rx_1 == core_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_in_10 ) \n   5'b01x1x : begin\n     cfg_18 = core_6;\n   end\n   5'hf : begin\n     fsm_5 = clk_5;\n   end\n   6'bx00010 : begin\n     cfg_9 = core_11;\n   end\n   6'h7 : begin\n     err_12 = auth_5;\n   end\n   6'bx1011x : begin\n     tx_2 = rst_20;\n   end\n   default : begin \n     chip_9 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( data_in_10 ) == ( 5'b01x1x ) |-> cfg_18 == core_6 ;endproperty \nproperty name: ( data_in_10 ) == ( 5'hf ) |-> fsm_5 == clk_5 ;endproperty \nproperty name: ( data_in_10 ) == ( 6'bx00010 ) |-> cfg_9 == core_11 ;endproperty \nproperty name: ( data_in_10 ) == ( 6'h7 ) |-> err_12 == auth_5 ;endproperty \nproperty name: ( data_in_10 ) == ( 6'bx1011x ) |-> tx_2 == rst_20 ;endproperty \nproperty name; ( ( data_in_10 ) != 5'b01x1x ) || ( ( data_in_10 ) != 5'hf ) || ( ( data_in_10 ) != 6'bx00010 ) || ( ( data_in_10 ) != 6'h7 ) || ( data_in_10 ) != 6'bx1011x ) ) |-> chip_9 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_20 ) \n   7'h57 : begin\n     rx_16 = clk_16;\n   end\n   default : begin \n     rst_5 = clk_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_20 ) == ( 7'h57 ) |-> rx_16 == clk_16 ;endproperty \nproperty name; ( instruction_buffer_20 ) != 7'h57 ) ) |-> rst_5 == clk_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_11 ) \n   6'b0xx1x1 : begin\n     err_13 = tx_17;\n   end\n   5'b00x01 : begin\n     sig_10 = rx_8;\n   end\n   default : begin \n     rx_2 = clk_3;\n   end\nendcase",
        "Assertion": "property name: ( input_data_11 ) == ( 6'b0xx1x1 ) |-> err_13 == tx_17 ;endproperty \nproperty name: ( input_data_11 ) == ( 5'b00x01 ) |-> sig_10 == rx_8 ;endproperty \nproperty name; ( ( input_data_11 ) != 6'b0xx1x1 ) || ( input_data_11 ) != 5'b00x01 ) ) |-> rx_2 == clk_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_2 ) \n   7'b0110100 : begin\n     fsm_6 = rst_20;\n   end\n   default : begin \n     core_1 = rst_17;\n   end\nendcase",
        "Assertion": "property name: ( status_control_2 ) == ( 7'b0110100 ) |-> fsm_6 == rst_20 ;endproperty \nproperty name; ( status_control_2 ) != 7'b0110100 ) ) |-> core_1 == rst_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_3 ) \n   4'hc : begin\n     tx_9 = cfg_2;\n   end\n   tx_3 : begin\n     tx_15 = rx_18;\n   end\n   6'h31 : begin\n     data_1 = sig_7;\n   end\n   5'b1101x : begin\n     err_4 = reg_6;\n   end\n   default : begin \n     hw_5 = rx_11;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_3 ) == ( 4'hc ) |-> tx_9 == cfg_2 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( tx_3 ) |-> tx_15 == rx_18 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( 6'h31 ) |-> data_1 == sig_7 ;endproperty \nproperty name: ( acknowledge_signal_3 ) == ( 5'b1101x ) |-> err_4 == reg_6 ;endproperty \nproperty name; ( ( acknowledge_signal_3 ) != 4'hc ) || ( ( acknowledge_signal_3 ) != tx_3 ) || ( ( acknowledge_signal_3 ) != 6'h31 ) || ( acknowledge_signal_3 ) != 5'b1101x ) ) |-> hw_5 == rx_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_14 ) \n   6'b1x1000 : begin\n     data_11 = data_1;\n   end\n   7'b00x111x : begin\n     cfg_12 = rst_19;\n   end\n   default : begin \n     core_2 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( input_data_14 ) == ( 6'b1x1000 ) |-> data_11 == data_1 ;endproperty \nproperty name: ( input_data_14 ) == ( 7'b00x111x ) |-> cfg_12 == rst_19 ;endproperty \nproperty name; ( ( input_data_14 ) != 6'b1x1000 ) || ( input_data_14 ) != 7'b00x111x ) ) |-> core_2 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_19 ) \n   7'bx011111 : begin\n     fsm_17 = sig_6;\n   end\n   4'b1xxx : begin\n     sig_14 = reg_16;\n   end\n   7'b10x1100 : begin\n     sig_7 = cfg_11;\n   end\n   7'b0xxx000 : begin\n     reg_16 = reg_3;\n   end\n   7'b1000x0x : begin\n     data_7 = rx_2;\n   end\n   default : begin \n     cfg_14 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( read_data_19 ) == ( 7'bx011111 ) |-> fsm_17 == sig_6 ;endproperty \nproperty name: ( read_data_19 ) == ( 4'b1xxx ) |-> sig_14 == reg_16 ;endproperty \nproperty name: ( read_data_19 ) == ( 7'b10x1100 ) |-> sig_7 == cfg_11 ;endproperty \nproperty name: ( read_data_19 ) == ( 7'b0xxx000 ) |-> reg_16 == reg_3 ;endproperty \nproperty name: ( read_data_19 ) == ( 7'b1000x0x ) |-> data_7 == rx_2 ;endproperty \nproperty name; ( ( read_data_19 ) != 7'bx011111 ) || ( ( read_data_19 ) != 4'b1xxx ) || ( ( read_data_19 ) != 7'b10x1100 ) || ( ( read_data_19 ) != 7'b0xxx000 ) || ( read_data_19 ) != 7'b1000x0x ) ) |-> cfg_14 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_8 ) \n   5'b11100 : begin\n     core_3 = hw_10;\n   end\n   7'b1110000 : begin\n     core_17 = reg_15;\n   end\n   default : begin \n     hw_14 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_8 ) == ( 5'b11100 ) |-> core_3 == hw_10 ;endproperty \nproperty name: ( control_flag_register_8 ) == ( 7'b1110000 ) |-> core_17 == reg_15 ;endproperty \nproperty name; ( ( control_flag_register_8 ) != 5'b11100 ) || ( control_flag_register_8 ) != 7'b1110000 ) ) |-> hw_14 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_16 ) \n   3'bx01 : begin\n     cfg_6 = auth_18;\n   end\n   7'b1000101 : begin\n     rx_2 = rx_19;\n   end\n   7'b1xx0x0x : begin\n     clk_6 = sig_20;\n   end\n   7'b01x0110 : begin\n     rst_3 = core_12;\n   end\n   7'b00xx10x : begin\n     fsm_10 = clk_16;\n   end\n   default : begin \n     err_4 = core_6;\n   end\nendcase",
        "Assertion": "property name: ( command_register_16 ) == ( 3'bx01 ) |-> cfg_6 == auth_18 ;endproperty \nproperty name: ( command_register_16 ) == ( 7'b1000101 ) |-> rx_2 == rx_19 ;endproperty \nproperty name: ( command_register_16 ) == ( 7'b1xx0x0x ) |-> clk_6 == sig_20 ;endproperty \nproperty name: ( command_register_16 ) == ( 7'b01x0110 ) |-> rst_3 == core_12 ;endproperty \nproperty name: ( command_register_16 ) == ( 7'b00xx10x ) |-> fsm_10 == clk_16 ;endproperty \nproperty name; ( ( command_register_16 ) != 3'bx01 ) || ( ( command_register_16 ) != 7'b1000101 ) || ( ( command_register_16 ) != 7'b1xx0x0x ) || ( ( command_register_16 ) != 7'b01x0110 ) || ( command_register_16 ) != 7'b00xx10x ) ) |-> err_4 == core_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_9 ) \n   3'b01x : begin\n     tx_5 = fsm_12;\n   end\n   3'b00x : begin\n     sig_17 = clk_14;\n   end\n   7'bxx10x10 : begin\n     rx_16 = fsm_10;\n   end\n   7'b1x00010 : begin\n     reg_7 = cfg_6;\n   end\n   default : begin \n     core_5 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_9 ) == ( 3'b01x ) |-> tx_5 == fsm_12 ;endproperty \nproperty name: ( control_flag_9 ) == ( 3'b00x ) |-> sig_17 == clk_14 ;endproperty \nproperty name: ( control_flag_9 ) == ( 7'bxx10x10 ) |-> rx_16 == fsm_10 ;endproperty \nproperty name: ( control_flag_9 ) == ( 7'b1x00010 ) |-> reg_7 == cfg_6 ;endproperty \nproperty name; ( ( control_flag_9 ) != 3'b01x ) || ( ( control_flag_9 ) != 3'b00x ) || ( ( control_flag_9 ) != 7'bxx10x10 ) || ( control_flag_9 ) != 7'b1x00010 ) ) |-> core_5 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_15 ) \n   7'bx011110 : begin\n     core_15 = tx_12;\n   end\n   6'bx1100x : begin\n     chip_14 = rst_16;\n   end\n   default : begin \n     auth_12 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( start_address_15 ) == ( 7'bx011110 ) |-> core_15 == tx_12 ;endproperty \nproperty name: ( start_address_15 ) == ( 6'bx1100x ) |-> chip_14 == rst_16 ;endproperty \nproperty name; ( ( start_address_15 ) != 7'bx011110 ) || ( start_address_15 ) != 6'bx1100x ) ) |-> auth_12 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_12 ) \n   7'b0101xxx : begin\n     cfg_20 = clk_11;\n   end\n   5'b0xxxx : begin\n     cfg_4 = sig_6;\n   end\n   default : begin \n     data_17 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_12 ) == ( 7'b0101xxx ) |-> cfg_20 == clk_11 ;endproperty \nproperty name: ( transfer_complete_12 ) == ( 5'b0xxxx ) |-> cfg_4 == sig_6 ;endproperty \nproperty name; ( ( transfer_complete_12 ) != 7'b0101xxx ) || ( transfer_complete_12 ) != 5'b0xxxx ) ) |-> data_17 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_2 ) \n   6'bx11xxx : begin\n     auth_14 = hw_9;\n   end\n   default : begin \n     cfg_13 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_2 ) == ( 6'bx11xxx ) |-> auth_14 == hw_9 ;endproperty \nproperty name; ( control_flag_register_2 ) != 6'bx11xxx ) ) |-> cfg_13 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_2 ) \n   7'h58 : begin\n     chip_1 = chip_13;\n   end\n   default : begin \n     data_11 = cfg_11;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_2 ) == ( 7'h58 ) |-> chip_1 == chip_13 ;endproperty \nproperty name; ( interrupt_control_2 ) != 7'h58 ) ) |-> data_11 == cfg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_4 ) \n   6'bxx0xxx : begin\n     clk_20 = core_1;\n   end\n   default : begin \n     chip_15 = auth_9;\n   end\nendcase",
        "Assertion": "property name: ( data_out_4 ) == ( 6'bxx0xxx ) |-> clk_20 == core_1 ;endproperty \nproperty name; ( data_out_4 ) != 6'bxx0xxx ) ) |-> chip_15 == auth_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_5 ) \n   6'bx10100 : begin\n     fsm_20 = rst_17;\n   end\n   7'b1x11111 : begin\n     fsm_18 = fsm_9;\n   end\n   reg_9 : begin\n     err_20 = tx_10;\n   end\n   6'bxxx101 : begin\n     data_12 = sig_9;\n   end\n   default : begin \n     chip_15 = clk_14;\n   end\nendcase",
        "Assertion": "property name: ( start_address_5 ) == ( 6'bx10100 ) |-> fsm_20 == rst_17 ;endproperty \nproperty name: ( start_address_5 ) == ( 7'b1x11111 ) |-> fsm_18 == fsm_9 ;endproperty \nproperty name: ( start_address_5 ) == ( reg_9 ) |-> err_20 == tx_10 ;endproperty \nproperty name: ( start_address_5 ) == ( 6'bxxx101 ) |-> data_12 == sig_9 ;endproperty \nproperty name; ( ( start_address_5 ) != 6'bx10100 ) || ( ( start_address_5 ) != 7'b1x11111 ) || ( ( start_address_5 ) != reg_9 ) || ( start_address_5 ) != 6'bxxx101 ) ) |-> chip_15 == clk_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_11 ) \n   7'b11010x0 : begin\n     sig_11 = auth_14;\n   end\n   default : begin \n     reg_4 = chip_20;\n   end\nendcase",
        "Assertion": "property name: ( end_address_11 ) == ( 7'b11010x0 ) |-> sig_11 == auth_14 ;endproperty \nproperty name; ( end_address_11 ) != 7'b11010x0 ) ) |-> reg_4 == chip_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_register_11 ) \n   6'b11x1xx : begin\n     core_9 = cfg_13;\n   end\n   default : begin \n     rst_17 = auth_6;\n   end\nendcase",
        "Assertion": "property name: ( flag_register_11 ) == ( 6'b11x1xx ) |-> core_9 == cfg_13 ;endproperty \nproperty name; ( flag_register_11 ) != 6'b11x1xx ) ) |-> rst_17 == auth_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_15 ) \n   7'b0x10111 : begin\n     rst_18 = data_18;\n   end\n   err_1 : begin\n     reg_4 = hw_13;\n   end\n   5'bx11xx : begin\n     auth_13 = fsm_13;\n   end\n   7'h2a : begin\n     hw_11 = sig_9;\n   end\n   7'bx100011 : begin\n     fsm_9 = err_11;\n   end\n   default : begin \n     chip_3 = clk_17;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_15 ) == ( 7'b0x10111 ) |-> rst_18 == data_18 ;endproperty \nproperty name: ( start_signal_15 ) == ( err_1 ) |-> reg_4 == hw_13 ;endproperty \nproperty name: ( start_signal_15 ) == ( 5'bx11xx ) |-> auth_13 == fsm_13 ;endproperty \nproperty name: ( start_signal_15 ) == ( 7'h2a ) |-> hw_11 == sig_9 ;endproperty \nproperty name: ( start_signal_15 ) == ( 7'bx100011 ) |-> fsm_9 == err_11 ;endproperty \nproperty name; ( ( start_signal_15 ) != 7'b0x10111 ) || ( ( start_signal_15 ) != err_1 ) || ( ( start_signal_15 ) != 5'bx11xx ) || ( ( start_signal_15 ) != 7'h2a ) || ( start_signal_15 ) != 7'bx100011 ) ) |-> chip_3 == clk_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_13 ) \n   7'b0011xxx : begin\n     reg_16 = hw_13;\n   end\n   7'bxxx0x1x : begin\n     clk_11 = hw_15;\n   end\n   7'bxxx011x : begin\n     sig_2 = data_10;\n   end\n   default : begin \n     sig_13 = err_6;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_13 ) == ( 7'b0011xxx ) |-> reg_16 == hw_13 ;endproperty \nproperty name: ( data_buffer_status_13 ) == ( 7'bxxx0x1x ) |-> clk_11 == hw_15 ;endproperty \nproperty name: ( data_buffer_status_13 ) == ( 7'bxxx011x ) |-> sig_2 == data_10 ;endproperty \nproperty name; ( ( data_buffer_status_13 ) != 7'b0011xxx ) || ( ( data_buffer_status_13 ) != 7'bxxx0x1x ) || ( data_buffer_status_13 ) != 7'bxxx011x ) ) |-> sig_13 == err_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_4 ) \n   6'bx1111x : begin\n     core_8 = tx_6;\n   end\n   5'bxxxx1 : begin\n     cfg_20 = err_18;\n   end\n   6'bxx1x10 : begin\n     fsm_5 = hw_20;\n   end\n   7'b0x00x10 : begin\n     chip_2 = data_17;\n   end\n   default : begin \n     data_19 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( address_register_4 ) == ( 6'bx1111x ) |-> core_8 == tx_6 ;endproperty \nproperty name: ( address_register_4 ) == ( 5'bxxxx1 ) |-> cfg_20 == err_18 ;endproperty \nproperty name: ( address_register_4 ) == ( 6'bxx1x10 ) |-> fsm_5 == hw_20 ;endproperty \nproperty name: ( address_register_4 ) == ( 7'b0x00x10 ) |-> chip_2 == data_17 ;endproperty \nproperty name; ( ( address_register_4 ) != 6'bx1111x ) || ( ( address_register_4 ) != 5'bxxxx1 ) || ( ( address_register_4 ) != 6'bxx1x10 ) || ( address_register_4 ) != 7'b0x00x10 ) ) |-> data_19 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_5 ) \n   7'bx01x000 : begin\n     reg_4 = hw_18;\n   end\n   default : begin \n     rx_17 = chip_4;\n   end\nendcase",
        "Assertion": "property name: ( error_status_5 ) == ( 7'bx01x000 ) |-> reg_4 == hw_18 ;endproperty \nproperty name; ( error_status_5 ) != 7'bx01x000 ) ) |-> rx_17 == chip_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_control_15 ) \n   7'b1x1xxxx : begin\n     data_18 = tx_13;\n   end\n   default : begin \n     sig_7 = sig_17;\n   end\nendcase",
        "Assertion": "property name: ( status_control_15 ) == ( 7'b1x1xxxx ) |-> data_18 == tx_13 ;endproperty \nproperty name; ( status_control_15 ) != 7'b1x1xxxx ) ) |-> sig_7 == sig_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_7 ) \n   7'bx0011xx : begin\n     data_14 = rx_2;\n   end\n   default : begin \n     cfg_5 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_7 ) == ( 7'bx0011xx ) |-> data_14 == rx_2 ;endproperty \nproperty name; ( input_buffer_status_7 ) != 7'bx0011xx ) ) |-> cfg_5 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_4 ) \n   7'b0x10111 : begin\n     clk_9 = auth_8;\n   end\n   5'bx0xxx : begin\n     hw_14 = sig_6;\n   end\n   6'b010010 : begin\n     reg_7 = rx_8;\n   end\n   6'b0010xx : begin\n     reg_16 = err_11;\n   end\n   7'h2 : begin\n     tx_2 = rst_7;\n   end\n   default : begin \n     rst_1 = cfg_8;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_4 ) == ( 7'b0x10111 ) |-> clk_9 == auth_8 ;endproperty \nproperty name: ( flag_control_4 ) == ( 5'bx0xxx ) |-> hw_14 == sig_6 ;endproperty \nproperty name: ( flag_control_4 ) == ( 6'b010010 ) |-> reg_7 == rx_8 ;endproperty \nproperty name: ( flag_control_4 ) == ( 6'b0010xx ) |-> reg_16 == err_11 ;endproperty \nproperty name: ( flag_control_4 ) == ( 7'h2 ) |-> tx_2 == rst_7 ;endproperty \nproperty name; ( ( flag_control_4 ) != 7'b0x10111 ) || ( ( flag_control_4 ) != 5'bx0xxx ) || ( ( flag_control_4 ) != 6'b010010 ) || ( ( flag_control_4 ) != 6'b0010xx ) || ( flag_control_4 ) != 7'h2 ) ) |-> rst_1 == cfg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_status_8 ) \n   2'bx0 : begin\n     clk_7 = tx_12;\n   end\n   default : begin \n     rst_11 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( command_status_8 ) == ( 2'bx0 ) |-> clk_7 == tx_12 ;endproperty \nproperty name; ( command_status_8 ) != 2'bx0 ) ) |-> rst_11 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_16 ) \n   4'bxxx1 : begin\n     reg_2 = clk_19;\n   end\n   7'h47 : begin\n     data_7 = chip_16;\n   end\n   6'b0x0xx1 : begin\n     sig_6 = clk_18;\n   end\n   4'b0101 : begin\n     cfg_20 = sig_16;\n   end\n   7'b011xx00 : begin\n     cfg_17 = fsm_12;\n   end\n   default : begin \n     sig_14 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( control_status_16 ) == ( 4'bxxx1 ) |-> reg_2 == clk_19 ;endproperty \nproperty name: ( control_status_16 ) == ( 7'h47 ) |-> data_7 == chip_16 ;endproperty \nproperty name: ( control_status_16 ) == ( 6'b0x0xx1 ) |-> sig_6 == clk_18 ;endproperty \nproperty name: ( control_status_16 ) == ( 4'b0101 ) |-> cfg_20 == sig_16 ;endproperty \nproperty name: ( control_status_16 ) == ( 7'b011xx00 ) |-> cfg_17 == fsm_12 ;endproperty \nproperty name; ( ( control_status_16 ) != 4'bxxx1 ) || ( ( control_status_16 ) != 7'h47 ) || ( ( control_status_16 ) != 6'b0x0xx1 ) || ( ( control_status_16 ) != 4'b0101 ) || ( control_status_16 ) != 7'b011xx00 ) ) |-> sig_14 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_register_14 ) \n   5'h1e : begin\n     data_10 = rst_6;\n   end\n   7'bxxx0100 : begin\n     err_17 = core_5;\n   end\n   6'bxx01x1 : begin\n     fsm_6 = cfg_8;\n   end\n   5'b10100 : begin\n     fsm_11 = auth_11;\n   end\n   default : begin \n     reg_6 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( input_register_14 ) == ( 5'h1e ) |-> data_10 == rst_6 ;endproperty \nproperty name: ( input_register_14 ) == ( 7'bxxx0100 ) |-> err_17 == core_5 ;endproperty \nproperty name: ( input_register_14 ) == ( 6'bxx01x1 ) |-> fsm_6 == cfg_8 ;endproperty \nproperty name: ( input_register_14 ) == ( 5'b10100 ) |-> fsm_11 == auth_11 ;endproperty \nproperty name; ( ( input_register_14 ) != 5'h1e ) || ( ( input_register_14 ) != 7'bxxx0100 ) || ( ( input_register_14 ) != 6'bxx01x1 ) || ( input_register_14 ) != 5'b10100 ) ) |-> reg_6 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_16 ) \n   clk_6 : begin\n     reg_7 = rst_14;\n   end\n   default : begin \n     fsm_20 = auth_16;\n   end\nendcase",
        "Assertion": "property name: ( data_status_16 ) == ( clk_6 ) |-> reg_7 == rst_14 ;endproperty \nproperty name; ( data_status_16 ) != clk_6 ) ) |-> fsm_20 == auth_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_20 ) \n   6'bx00x0x : begin\n     auth_17 = hw_15;\n   end\n   7'bx001100 : begin\n     sig_17 = cfg_15;\n   end\n   7'h5e : begin\n     sig_10 = fsm_9;\n   end\n   7'bx001000 : begin\n     sig_5 = cfg_14;\n   end\n   3'b001 : begin\n     rst_6 = rst_6;\n   end\n   default : begin \n     clk_11 = fsm_1;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_20 ) == ( 6'bx00x0x ) |-> auth_17 == hw_15 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 7'bx001100 ) |-> sig_17 == cfg_15 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 7'h5e ) |-> sig_10 == fsm_9 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 7'bx001000 ) |-> sig_5 == cfg_14 ;endproperty \nproperty name: ( acknowledge_signal_20 ) == ( 3'b001 ) |-> rst_6 == rst_6 ;endproperty \nproperty name; ( ( acknowledge_signal_20 ) != 6'bx00x0x ) || ( ( acknowledge_signal_20 ) != 7'bx001100 ) || ( ( acknowledge_signal_20 ) != 7'h5e ) || ( ( acknowledge_signal_20 ) != 7'bx001000 ) || ( acknowledge_signal_20 ) != 3'b001 ) ) |-> clk_11 == fsm_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_status_17 ) \n   7'bx110x01 : begin\n     chip_17 = clk_14;\n   end\n   7'h20 : begin\n     auth_4 = fsm_11;\n   end\n   7'h4b : begin\n     fsm_16 = fsm_12;\n   end\n   default : begin \n     err_13 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( data_control_status_17 ) == ( 7'bx110x01 ) |-> chip_17 == clk_14 ;endproperty \nproperty name: ( data_control_status_17 ) == ( 7'h20 ) |-> auth_4 == fsm_11 ;endproperty \nproperty name: ( data_control_status_17 ) == ( 7'h4b ) |-> fsm_16 == fsm_12 ;endproperty \nproperty name; ( ( data_control_status_17 ) != 7'bx110x01 ) || ( ( data_control_status_17 ) != 7'h20 ) || ( data_control_status_17 ) != 7'h4b ) ) |-> err_13 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_code_5 ) \n   7'bx1x1x11 : begin\n     tx_19 = rx_8;\n   end\n   6'b1100xx : begin\n     reg_7 = reg_4;\n   end\n   6'b0x0x10 : begin\n     core_6 = core_4;\n   end\n   reg_18 : begin\n     err_13 = fsm_1;\n   end\n   7'bxxx1x11 : begin\n     cfg_19 = fsm_20;\n   end\n   default : begin \n     clk_6 = clk_16;\n   end\nendcase",
        "Assertion": "property name: ( operation_code_5 ) == ( 7'bx1x1x11 ) |-> tx_19 == rx_8 ;endproperty \nproperty name: ( operation_code_5 ) == ( 6'b1100xx ) |-> reg_7 == reg_4 ;endproperty \nproperty name: ( operation_code_5 ) == ( 6'b0x0x10 ) |-> core_6 == core_4 ;endproperty \nproperty name: ( operation_code_5 ) == ( reg_18 ) |-> err_13 == fsm_1 ;endproperty \nproperty name: ( operation_code_5 ) == ( 7'bxxx1x11 ) |-> cfg_19 == fsm_20 ;endproperty \nproperty name; ( ( operation_code_5 ) != 7'bx1x1x11 ) || ( ( operation_code_5 ) != 6'b1100xx ) || ( ( operation_code_5 ) != 6'b0x0x10 ) || ( ( operation_code_5 ) != reg_18 ) || ( operation_code_5 ) != 7'bxxx1x11 ) ) |-> clk_6 == clk_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_7 ) \n   7'b1101000 : begin\n     reg_20 = rx_7;\n   end\n   5'b1x010 : begin\n     err_18 = rst_5;\n   end\n   7'b0x0010x : begin\n     rx_5 = cfg_12;\n   end\n   7'b0xx10x0 : begin\n     rst_20 = hw_5;\n   end\n   7'bxxxx100 : begin\n     hw_2 = chip_10;\n   end\n   default : begin \n     tx_18 = err_15;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_7 ) == ( 7'b1101000 ) |-> reg_20 == rx_7 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 5'b1x010 ) |-> err_18 == rst_5 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 7'b0x0010x ) |-> rx_5 == cfg_12 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 7'b0xx10x0 ) |-> rst_20 == hw_5 ;endproperty \nproperty name: ( control_register_status_status_7 ) == ( 7'bxxxx100 ) |-> hw_2 == chip_10 ;endproperty \nproperty name; ( ( control_register_status_status_7 ) != 7'b1101000 ) || ( ( control_register_status_status_7 ) != 5'b1x010 ) || ( ( control_register_status_status_7 ) != 7'b0x0010x ) || ( ( control_register_status_status_7 ) != 7'b0xx10x0 ) || ( control_register_status_status_7 ) != 7'bxxxx100 ) ) |-> tx_18 == err_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_11 ) \n   5'b101xx : begin\n     auth_6 = core_3;\n   end\n   7'bx1x1xxx : begin\n     sig_19 = core_6;\n   end\n   7'b0x01xxx : begin\n     auth_11 = hw_6;\n   end\n   7'b1x1x0xx : begin\n     tx_7 = sig_9;\n   end\n   6'b1xxx0x : begin\n     clk_17 = clk_3;\n   end\n   default : begin \n     rst_4 = rst_13;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_11 ) == ( 5'b101xx ) |-> auth_6 == core_3 ;endproperty \nproperty name: ( valid_input_11 ) == ( 7'bx1x1xxx ) |-> sig_19 == core_6 ;endproperty \nproperty name: ( valid_input_11 ) == ( 7'b0x01xxx ) |-> auth_11 == hw_6 ;endproperty \nproperty name: ( valid_input_11 ) == ( 7'b1x1x0xx ) |-> tx_7 == sig_9 ;endproperty \nproperty name: ( valid_input_11 ) == ( 6'b1xxx0x ) |-> clk_17 == clk_3 ;endproperty \nproperty name; ( ( valid_input_11 ) != 5'b101xx ) || ( ( valid_input_11 ) != 7'bx1x1xxx ) || ( ( valid_input_11 ) != 7'b0x01xxx ) || ( ( valid_input_11 ) != 7'b1x1x0xx ) || ( valid_input_11 ) != 6'b1xxx0x ) ) |-> rst_4 == rst_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_16 ) \n   7'b01xxx01 : begin\n     cfg_10 = fsm_12;\n   end\n   7'h2 : begin\n     auth_6 = data_5;\n   end\n   default : begin \n     data_17 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_16 ) == ( 7'b01xxx01 ) |-> cfg_10 == fsm_12 ;endproperty \nproperty name: ( data_ready_16 ) == ( 7'h2 ) |-> auth_6 == data_5 ;endproperty \nproperty name; ( ( data_ready_16 ) != 7'b01xxx01 ) || ( data_ready_16 ) != 7'h2 ) ) |-> data_17 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_data_18 ) \n   6'bx10101 : begin\n     sig_20 = tx_11;\n   end\n   6'bx1100x : begin\n     reg_13 = reg_15;\n   end\n   7'b0x1011x : begin\n     auth_10 = cfg_16;\n   end\n   6'bx0xx1x : begin\n     chip_19 = tx_11;\n   end\n   6'hx : begin\n     core_10 = rst_5;\n   end\n   default : begin \n     rst_7 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( input_data_18 ) == ( 6'bx10101 ) |-> sig_20 == tx_11 ;endproperty \nproperty name: ( input_data_18 ) == ( 6'bx1100x ) |-> reg_13 == reg_15 ;endproperty \nproperty name: ( input_data_18 ) == ( 7'b0x1011x ) |-> auth_10 == cfg_16 ;endproperty \nproperty name: ( input_data_18 ) == ( 6'bx0xx1x ) |-> chip_19 == tx_11 ;endproperty \nproperty name: ( input_data_18 ) == ( 6'hx ) |-> core_10 == rst_5 ;endproperty \nproperty name; ( ( input_data_18 ) != 6'bx10101 ) || ( ( input_data_18 ) != 6'bx1100x ) || ( ( input_data_18 ) != 7'b0x1011x ) || ( ( input_data_18 ) != 6'bx0xx1x ) || ( input_data_18 ) != 6'hx ) ) |-> rst_7 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_7 ) \n   7'bx1x0x00 : begin\n     fsm_5 = core_14;\n   end\n   7'b0xxxxxx : begin\n     chip_18 = chip_13;\n   end\n   7'bx0x1x11 : begin\n     rx_10 = hw_12;\n   end\n   3'h0 : begin\n     cfg_10 = sig_1;\n   end\n   default : begin \n     tx_14 = data_8;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_7 ) == ( 7'bx1x0x00 ) |-> fsm_5 == core_14 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 7'b0xxxxxx ) |-> chip_18 == chip_13 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 7'bx0x1x11 ) |-> rx_10 == hw_12 ;endproperty \nproperty name: ( status_register_status_7 ) == ( 3'h0 ) |-> cfg_10 == sig_1 ;endproperty \nproperty name; ( ( status_register_status_7 ) != 7'bx1x0x00 ) || ( ( status_register_status_7 ) != 7'b0xxxxxx ) || ( ( status_register_status_7 ) != 7'bx0x1x11 ) || ( status_register_status_7 ) != 3'h0 ) ) |-> tx_14 == data_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_2 ) \n   7'b01x0xx1 : begin\n     rst_14 = auth_11;\n   end\n   sig_10 : begin\n     tx_18 = rx_7;\n   end\n   6'bx0xxx0 : begin\n     data_2 = core_13;\n   end\n   default : begin \n     rx_18 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( control_output_2 ) == ( 7'b01x0xx1 ) |-> rst_14 == auth_11 ;endproperty \nproperty name: ( control_output_2 ) == ( sig_10 ) |-> tx_18 == rx_7 ;endproperty \nproperty name: ( control_output_2 ) == ( 6'bx0xxx0 ) |-> data_2 == core_13 ;endproperty \nproperty name; ( ( control_output_2 ) != 7'b01x0xx1 ) || ( ( control_output_2 ) != sig_10 ) || ( control_output_2 ) != 6'bx0xxx0 ) ) |-> rx_18 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_11 ) \n   7'b000x0x0 : begin\n     auth_12 = data_6;\n   end\n   default : begin \n     tx_7 = fsm_2;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_11 ) == ( 7'b000x0x0 ) |-> auth_12 == data_6 ;endproperty \nproperty name; ( ready_register_11 ) != 7'b000x0x0 ) ) |-> tx_7 == fsm_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_20 ) \n   7'h7d : begin\n     fsm_7 = tx_19;\n   end\n   7'b0011xxx : begin\n     fsm_6 = sig_14;\n   end\n   7'b1xxx0xx : begin\n     data_19 = reg_13;\n   end\n   5'b11111 : begin\n     err_20 = fsm_13;\n   end\n   6'ha : begin\n     data_10 = rst_4;\n   end\n   default : begin \n     rst_15 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( end_address_20 ) == ( 7'h7d ) |-> fsm_7 == tx_19 ;endproperty \nproperty name: ( end_address_20 ) == ( 7'b0011xxx ) |-> fsm_6 == sig_14 ;endproperty \nproperty name: ( end_address_20 ) == ( 7'b1xxx0xx ) |-> data_19 == reg_13 ;endproperty \nproperty name: ( end_address_20 ) == ( 5'b11111 ) |-> err_20 == fsm_13 ;endproperty \nproperty name: ( end_address_20 ) == ( 6'ha ) |-> data_10 == rst_4 ;endproperty \nproperty name; ( ( end_address_20 ) != 7'h7d ) || ( ( end_address_20 ) != 7'b0011xxx ) || ( ( end_address_20 ) != 7'b1xxx0xx ) || ( ( end_address_20 ) != 5'b11111 ) || ( end_address_20 ) != 6'ha ) ) |-> rst_15 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_status_status_18 ) \n   7'b010010x : begin\n     tx_1 = auth_2;\n   end\n   default : begin \n     rst_1 = cfg_1;\n   end\nendcase",
        "Assertion": "property name: ( control_register_status_status_18 ) == ( 7'b010010x ) |-> tx_1 == auth_2 ;endproperty \nproperty name; ( control_register_status_status_18 ) != 7'b010010x ) ) |-> rst_1 == cfg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_7 ) \n   6'bx11100 : begin\n     chip_8 = core_1;\n   end\n   7'bxxxx0xx : begin\n     core_13 = err_13;\n   end\n   6'b10010x : begin\n     fsm_9 = sig_7;\n   end\n   6'b011111 : begin\n     rst_18 = tx_14;\n   end\n   default : begin \n     data_11 = data_6;\n   end\nendcase",
        "Assertion": "property name: ( status_register_7 ) == ( 6'bx11100 ) |-> chip_8 == core_1 ;endproperty \nproperty name: ( status_register_7 ) == ( 7'bxxxx0xx ) |-> core_13 == err_13 ;endproperty \nproperty name: ( status_register_7 ) == ( 6'b10010x ) |-> fsm_9 == sig_7 ;endproperty \nproperty name: ( status_register_7 ) == ( 6'b011111 ) |-> rst_18 == tx_14 ;endproperty \nproperty name; ( ( status_register_7 ) != 6'bx11100 ) || ( ( status_register_7 ) != 7'bxxxx0xx ) || ( ( status_register_7 ) != 6'b10010x ) || ( status_register_7 ) != 6'b011111 ) ) |-> data_11 == data_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_8 ) \n   sig_10 : begin\n     chip_11 = clk_16;\n   end\n   default : begin \n     rx_16 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_8 ) == ( sig_10 ) |-> chip_11 == clk_16 ;endproperty \nproperty name; ( data_ready_8 ) != sig_10 ) ) |-> rx_16 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_5 ) \n   6'bx1111x : begin\n     rst_19 = reg_13;\n   end\n   default : begin \n     core_4 = reg_14;\n   end\nendcase",
        "Assertion": "property name: ( control_status_5 ) == ( 6'bx1111x ) |-> rst_19 == reg_13 ;endproperty \nproperty name; ( control_status_5 ) != 6'bx1111x ) ) |-> core_4 == reg_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_1 ) \n   6'h14 : begin\n     rst_17 = core_17;\n   end\n   default : begin \n     fsm_6 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_1 ) == ( 6'h14 ) |-> rst_17 == core_17 ;endproperty \nproperty name; ( data_buffer_1 ) != 6'h14 ) ) |-> fsm_6 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_11 ) \n   5'h1a : begin\n     sig_6 = reg_12;\n   end\n   6'hc : begin\n     clk_4 = err_20;\n   end\n   default : begin \n     tx_11 = rx_14;\n   end\nendcase",
        "Assertion": "property name: ( data_status_11 ) == ( 5'h1a ) |-> sig_6 == reg_12 ;endproperty \nproperty name: ( data_status_11 ) == ( 6'hc ) |-> clk_4 == err_20 ;endproperty \nproperty name; ( ( data_status_11 ) != 5'h1a ) || ( data_status_11 ) != 6'hc ) ) |-> tx_11 == rx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_word_12 ) \n   core_14 : begin\n     tx_4 = cfg_7;\n   end\n   5'b01xxx : begin\n     cfg_12 = rx_17;\n   end\n   6'b0x11x0 : begin\n     data_10 = clk_13;\n   end\n   5'h3 : begin\n     sig_19 = rx_14;\n   end\n   default : begin \n     clk_9 = chip_8;\n   end\nendcase",
        "Assertion": "property name: ( control_word_12 ) == ( core_14 ) |-> tx_4 == cfg_7 ;endproperty \nproperty name: ( control_word_12 ) == ( 5'b01xxx ) |-> cfg_12 == rx_17 ;endproperty \nproperty name: ( control_word_12 ) == ( 6'b0x11x0 ) |-> data_10 == clk_13 ;endproperty \nproperty name: ( control_word_12 ) == ( 5'h3 ) |-> sig_19 == rx_14 ;endproperty \nproperty name; ( ( control_word_12 ) != core_14 ) || ( ( control_word_12 ) != 5'b01xxx ) || ( ( control_word_12 ) != 6'b0x11x0 ) || ( control_word_12 ) != 5'h3 ) ) |-> clk_9 == chip_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_19 ) \n   5'bx1110 : begin\n     core_11 = hw_11;\n   end\n   default : begin \n     tx_8 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( data_register_19 ) == ( 5'bx1110 ) |-> core_11 == hw_11 ;endproperty \nproperty name; ( data_register_19 ) != 5'bx1110 ) ) |-> tx_8 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_4 ) \n   cfg_9 : begin\n     reg_7 = rx_20;\n   end\n   7'b00xxx01 : begin\n     data_10 = rst_2;\n   end\n   7'bxx00x1x : begin\n     chip_16 = rx_5;\n   end\n   7'b010x000 : begin\n     core_1 = data_19;\n   end\n   7'b10xxxxx : begin\n     core_10 = sig_14;\n   end\n   default : begin \n     hw_15 = tx_6;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_4 ) == ( cfg_9 ) |-> reg_7 == rx_20 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'b00xxx01 ) |-> data_10 == rst_2 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'bxx00x1x ) |-> chip_16 == rx_5 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'b010x000 ) |-> core_1 == data_19 ;endproperty \nproperty name: ( data_status_register_4 ) == ( 7'b10xxxxx ) |-> core_10 == sig_14 ;endproperty \nproperty name; ( ( data_status_register_4 ) != cfg_9 ) || ( ( data_status_register_4 ) != 7'b00xxx01 ) || ( ( data_status_register_4 ) != 7'bxx00x1x ) || ( ( data_status_register_4 ) != 7'b010x000 ) || ( data_status_register_4 ) != 7'b10xxxxx ) ) |-> hw_15 == tx_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_9 ) \n   4'h7 : begin\n     cfg_17 = core_14;\n   end\n   5'b11x0x : begin\n     fsm_14 = chip_5;\n   end\n   default : begin \n     data_20 = rst_3;\n   end\nendcase",
        "Assertion": "property name: ( control_input_9 ) == ( 4'h7 ) |-> cfg_17 == core_14 ;endproperty \nproperty name: ( control_input_9 ) == ( 5'b11x0x ) |-> fsm_14 == chip_5 ;endproperty \nproperty name; ( ( control_input_9 ) != 4'h7 ) || ( control_input_9 ) != 5'b11x0x ) ) |-> data_20 == rst_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_13 ) \n   7'h64 : begin\n     err_17 = core_19;\n   end\n   6'h32 : begin\n     rst_1 = clk_1;\n   end\n   5'b0x00x : begin\n     clk_4 = rst_5;\n   end\n   7'b1x101x1 : begin\n     tx_13 = cfg_14;\n   end\n   default : begin \n     hw_14 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_13 ) == ( 7'h64 ) |-> err_17 == core_19 ;endproperty \nproperty name: ( ready_signal_13 ) == ( 6'h32 ) |-> rst_1 == clk_1 ;endproperty \nproperty name: ( ready_signal_13 ) == ( 5'b0x00x ) |-> clk_4 == rst_5 ;endproperty \nproperty name: ( ready_signal_13 ) == ( 7'b1x101x1 ) |-> tx_13 == cfg_14 ;endproperty \nproperty name; ( ( ready_signal_13 ) != 7'h64 ) || ( ( ready_signal_13 ) != 6'h32 ) || ( ( ready_signal_13 ) != 5'b0x00x ) || ( ready_signal_13 ) != 7'b1x101x1 ) ) |-> hw_14 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_11 ) \n   6'b011111 : begin\n     fsm_12 = clk_5;\n   end\n   5'h1x : begin\n     chip_15 = cfg_3;\n   end\n   7'h62 : begin\n     data_18 = cfg_20;\n   end\n   6'b101001 : begin\n     tx_17 = err_19;\n   end\n   default : begin \n     auth_7 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_11 ) == ( 6'b011111 ) |-> fsm_12 == clk_5 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 5'h1x ) |-> chip_15 == cfg_3 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 7'h62 ) |-> data_18 == cfg_20 ;endproperty \nproperty name: ( status_register_buffer_11 ) == ( 6'b101001 ) |-> tx_17 == err_19 ;endproperty \nproperty name; ( ( status_register_buffer_11 ) != 6'b011111 ) || ( ( status_register_buffer_11 ) != 5'h1x ) || ( ( status_register_buffer_11 ) != 7'h62 ) || ( status_register_buffer_11 ) != 6'b101001 ) ) |-> auth_7 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_11 ) \n   6'b11x001 : begin\n     rst_11 = rx_5;\n   end\n   7'b0x10x11 : begin\n     rst_13 = cfg_3;\n   end\n   7'h40 : begin\n     auth_9 = hw_8;\n   end\n   5'h12 : begin\n     hw_9 = chip_7;\n   end\n   err_13 : begin\n     hw_15 = sig_17;\n   end\n   default : begin \n     data_5 = rst_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_11 ) == ( 6'b11x001 ) |-> rst_11 == rx_5 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 7'b0x10x11 ) |-> rst_13 == cfg_3 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 7'h40 ) |-> auth_9 == hw_8 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( 5'h12 ) |-> hw_9 == chip_7 ;endproperty \nproperty name: ( interrupt_control_11 ) == ( err_13 ) |-> hw_15 == sig_17 ;endproperty \nproperty name; ( ( interrupt_control_11 ) != 6'b11x001 ) || ( ( interrupt_control_11 ) != 7'b0x10x11 ) || ( ( interrupt_control_11 ) != 7'h40 ) || ( ( interrupt_control_11 ) != 5'h12 ) || ( interrupt_control_11 ) != err_13 ) ) |-> data_5 == rst_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_3 ) \n   tx_2 : begin\n     cfg_4 = reg_18;\n   end\n   7'bxx0xx0x : begin\n     data_2 = core_11;\n   end\n   7'b0111001 : begin\n     core_16 = cfg_6;\n   end\n   7'b1xxx0x0 : begin\n     data_14 = chip_18;\n   end\n   default : begin \n     err_6 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_3 ) == ( tx_2 ) |-> cfg_4 == reg_18 ;endproperty \nproperty name: ( interrupt_control_status_3 ) == ( 7'bxx0xx0x ) |-> data_2 == core_11 ;endproperty \nproperty name: ( interrupt_control_status_3 ) == ( 7'b0111001 ) |-> core_16 == cfg_6 ;endproperty \nproperty name: ( interrupt_control_status_3 ) == ( 7'b1xxx0x0 ) |-> data_14 == chip_18 ;endproperty \nproperty name; ( ( interrupt_control_status_3 ) != tx_2 ) || ( ( interrupt_control_status_3 ) != 7'bxx0xx0x ) || ( ( interrupt_control_status_3 ) != 7'b0111001 ) || ( interrupt_control_status_3 ) != 7'b1xxx0x0 ) ) |-> err_6 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_19 ) \n   7'h64 : begin\n     auth_3 = rx_18;\n   end\n   7'b10xxxxx : begin\n     fsm_15 = fsm_4;\n   end\n   rx_4 : begin\n     rst_4 = auth_4;\n   end\n   default : begin \n     tx_10 = chip_11;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_19 ) == ( 7'h64 ) |-> auth_3 == rx_18 ;endproperty \nproperty name: ( status_register_buffer_19 ) == ( 7'b10xxxxx ) |-> fsm_15 == fsm_4 ;endproperty \nproperty name: ( status_register_buffer_19 ) == ( rx_4 ) |-> rst_4 == auth_4 ;endproperty \nproperty name; ( ( status_register_buffer_19 ) != 7'h64 ) || ( ( status_register_buffer_19 ) != 7'b10xxxxx ) || ( status_register_buffer_19 ) != rx_4 ) ) |-> tx_10 == chip_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_17 ) \n   3'h2 : begin\n     rst_18 = sig_4;\n   end\n   4'h2 : begin\n     rst_16 = data_13;\n   end\n   6'h18 : begin\n     core_2 = err_6;\n   end\n   default : begin \n     sig_13 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_17 ) == ( 3'h2 ) |-> rst_18 == sig_4 ;endproperty \nproperty name: ( interrupt_enable_17 ) == ( 4'h2 ) |-> rst_16 == data_13 ;endproperty \nproperty name: ( interrupt_enable_17 ) == ( 6'h18 ) |-> core_2 == err_6 ;endproperty \nproperty name; ( ( interrupt_enable_17 ) != 3'h2 ) || ( ( interrupt_enable_17 ) != 4'h2 ) || ( interrupt_enable_17 ) != 6'h18 ) ) |-> sig_13 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_5 ) \n   7'h28 : begin\n     auth_14 = rst_15;\n   end\n   default : begin \n     rst_8 = chip_7;\n   end\nendcase",
        "Assertion": "property name: ( output_register_5 ) == ( 7'h28 ) |-> auth_14 == rst_15 ;endproperty \nproperty name; ( output_register_5 ) != 7'h28 ) ) |-> rst_8 == chip_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   7'bxxx1x1x : begin\n     cfg_7 = sig_6;\n   end\n   7'h15 : begin\n     sig_7 = err_19;\n   end\n   4'b1x1x : begin\n     data_4 = rst_4;\n   end\n   cfg_8 : begin\n     err_10 = auth_3;\n   end\n   default : begin \n     cfg_15 = sig_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_8 ) == ( 7'bxxx1x1x ) |-> cfg_7 == sig_6 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 7'h15 ) |-> sig_7 == err_19 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 4'b1x1x ) |-> data_4 == rst_4 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( cfg_8 ) |-> err_10 == auth_3 ;endproperty \nproperty name; ( ( interrupt_flag_8 ) != 7'bxxx1x1x ) || ( ( interrupt_flag_8 ) != 7'h15 ) || ( ( interrupt_flag_8 ) != 4'b1x1x ) || ( interrupt_flag_8 ) != cfg_8 ) ) |-> cfg_15 == sig_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_11 ) \n   7'b0x1x110 : begin\n     clk_6 = chip_10;\n   end\n   7'b00xxx11 : begin\n     sig_15 = fsm_19;\n   end\n   6'bxx100x : begin\n     auth_5 = hw_9;\n   end\n   default : begin \n     data_13 = auth_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_11 ) == ( 7'b0x1x110 ) |-> clk_6 == chip_10 ;endproperty \nproperty name: ( interrupt_control_status_11 ) == ( 7'b00xxx11 ) |-> sig_15 == fsm_19 ;endproperty \nproperty name: ( interrupt_control_status_11 ) == ( 6'bxx100x ) |-> auth_5 == hw_9 ;endproperty \nproperty name; ( ( interrupt_control_status_11 ) != 7'b0x1x110 ) || ( ( interrupt_control_status_11 ) != 7'b00xxx11 ) || ( interrupt_control_status_11 ) != 6'bxx100x ) ) |-> data_13 == auth_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_buffer_14 ) \n   7'b0x0xx0x : begin\n     data_17 = reg_13;\n   end\n   7'bxxx0101 : begin\n     rst_5 = rx_15;\n   end\n   7'bx010111 : begin\n     cfg_1 = rx_2;\n   end\n   6'b0011x1 : begin\n     tx_3 = clk_20;\n   end\n   7'bxx1x0xx : begin\n     core_10 = fsm_5;\n   end\n   default : begin \n     clk_20 = clk_9;\n   end\nendcase",
        "Assertion": "property name: ( control_buffer_14 ) == ( 7'b0x0xx0x ) |-> data_17 == reg_13 ;endproperty \nproperty name: ( control_buffer_14 ) == ( 7'bxxx0101 ) |-> rst_5 == rx_15 ;endproperty \nproperty name: ( control_buffer_14 ) == ( 7'bx010111 ) |-> cfg_1 == rx_2 ;endproperty \nproperty name: ( control_buffer_14 ) == ( 6'b0011x1 ) |-> tx_3 == clk_20 ;endproperty \nproperty name: ( control_buffer_14 ) == ( 7'bxx1x0xx ) |-> core_10 == fsm_5 ;endproperty \nproperty name; ( ( control_buffer_14 ) != 7'b0x0xx0x ) || ( ( control_buffer_14 ) != 7'bxxx0101 ) || ( ( control_buffer_14 ) != 7'bx010111 ) || ( ( control_buffer_14 ) != 6'b0011x1 ) || ( control_buffer_14 ) != 7'bxx1x0xx ) ) |-> clk_20 == clk_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_16 ) \n   7'bx11x01x : begin\n     cfg_2 = err_12;\n   end\n   5'b1101x : begin\n     hw_12 = reg_17;\n   end\n   7'h1 : begin\n     data_1 = hw_15;\n   end\n   6'hd : begin\n     sig_15 = core_6;\n   end\n   7'bx0x1x11 : begin\n     core_2 = cfg_3;\n   end\n   default : begin \n     core_19 = cfg_13;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_16 ) == ( 7'bx11x01x ) |-> cfg_2 == err_12 ;endproperty \nproperty name: ( ready_register_16 ) == ( 5'b1101x ) |-> hw_12 == reg_17 ;endproperty \nproperty name: ( ready_register_16 ) == ( 7'h1 ) |-> data_1 == hw_15 ;endproperty \nproperty name: ( ready_register_16 ) == ( 6'hd ) |-> sig_15 == core_6 ;endproperty \nproperty name: ( ready_register_16 ) == ( 7'bx0x1x11 ) |-> core_2 == cfg_3 ;endproperty \nproperty name; ( ( ready_register_16 ) != 7'bx11x01x ) || ( ( ready_register_16 ) != 5'b1101x ) || ( ( ready_register_16 ) != 7'h1 ) || ( ( ready_register_16 ) != 6'hd ) || ( ready_register_16 ) != 7'bx0x1x11 ) ) |-> core_19 == cfg_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_20 ) \n   4'h4 : begin\n     data_20 = hw_2;\n   end\n   default : begin \n     rx_20 = hw_16;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_20 ) == ( 4'h4 ) |-> data_20 == hw_2 ;endproperty \nproperty name; ( input_ready_20 ) != 4'h4 ) ) |-> rx_20 == hw_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_16 ) \n   6'bx1001x : begin\n     core_14 = tx_11;\n   end\n   7'bx101x00 : begin\n     rst_4 = reg_5;\n   end\n   7'b0111x00 : begin\n     chip_5 = sig_10;\n   end\n   default : begin \n     hw_12 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( data_control_16 ) == ( 6'bx1001x ) |-> core_14 == tx_11 ;endproperty \nproperty name: ( data_control_16 ) == ( 7'bx101x00 ) |-> rst_4 == reg_5 ;endproperty \nproperty name: ( data_control_16 ) == ( 7'b0111x00 ) |-> chip_5 == sig_10 ;endproperty \nproperty name; ( ( data_control_16 ) != 6'bx1001x ) || ( ( data_control_16 ) != 7'bx101x00 ) || ( data_control_16 ) != 7'b0111x00 ) ) |-> hw_12 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_16 ) \n   7'bx0x01x1 : begin\n     sig_1 = clk_12;\n   end\n   7'bxxxxx0x : begin\n     core_4 = core_9;\n   end\n   7'b01xxx01 : begin\n     auth_16 = chip_17;\n   end\n   default : begin \n     reg_16 = sig_15;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_16 ) == ( 7'bx0x01x1 ) |-> sig_1 == clk_12 ;endproperty \nproperty name: ( control_flag_16 ) == ( 7'bxxxxx0x ) |-> core_4 == core_9 ;endproperty \nproperty name: ( control_flag_16 ) == ( 7'b01xxx01 ) |-> auth_16 == chip_17 ;endproperty \nproperty name; ( ( control_flag_16 ) != 7'bx0x01x1 ) || ( ( control_flag_16 ) != 7'bxxxxx0x ) || ( control_flag_16 ) != 7'b01xxx01 ) ) |-> reg_16 == sig_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_13 ) \n   7'b0xxx0xx : begin\n     cfg_5 = cfg_1;\n   end\n   6'bx11100 : begin\n     auth_19 = rst_13;\n   end\n   default : begin \n     data_12 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( error_status_13 ) == ( 7'b0xxx0xx ) |-> cfg_5 == cfg_1 ;endproperty \nproperty name: ( error_status_13 ) == ( 6'bx11100 ) |-> auth_19 == rst_13 ;endproperty \nproperty name; ( ( error_status_13 ) != 7'b0xxx0xx ) || ( error_status_13 ) != 6'bx11100 ) ) |-> data_12 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_register_9 ) \n   5'h0 : begin\n     cfg_10 = fsm_7;\n   end\n   default : begin \n     rx_5 = sig_10;\n   end\nendcase",
        "Assertion": "property name: ( instruction_register_9 ) == ( 5'h0 ) |-> cfg_10 == fsm_7 ;endproperty \nproperty name; ( instruction_register_9 ) != 5'h0 ) ) |-> rx_5 == sig_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_6 ) \n   7'h74 : begin\n     chip_6 = fsm_15;\n   end\n   6'bx01x1x : begin\n     clk_19 = hw_19;\n   end\n   7'b01xx111 : begin\n     clk_7 = sig_7;\n   end\n   6'h1b : begin\n     clk_17 = chip_20;\n   end\n   default : begin \n     hw_9 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_6 ) == ( 7'h74 ) |-> chip_6 == fsm_15 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 6'bx01x1x ) |-> clk_19 == hw_19 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 7'b01xx111 ) |-> clk_7 == sig_7 ;endproperty \nproperty name: ( status_register_status_6 ) == ( 6'h1b ) |-> clk_17 == chip_20 ;endproperty \nproperty name; ( ( status_register_status_6 ) != 7'h74 ) || ( ( status_register_status_6 ) != 6'bx01x1x ) || ( ( status_register_status_6 ) != 7'b01xx111 ) || ( status_register_status_6 ) != 6'h1b ) ) |-> hw_9 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_11 ) \n   7'b11x0111 : begin\n     cfg_15 = err_13;\n   end\n   6'bxx11x1 : begin\n     err_18 = tx_10;\n   end\n   default : begin \n     chip_1 = fsm_6;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_11 ) == ( 7'b11x0111 ) |-> cfg_15 == err_13 ;endproperty \nproperty name: ( status_buffer_11 ) == ( 6'bxx11x1 ) |-> err_18 == tx_10 ;endproperty \nproperty name; ( ( status_buffer_11 ) != 7'b11x0111 ) || ( status_buffer_11 ) != 6'bxx11x1 ) ) |-> chip_1 == fsm_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_12 ) \n   7'bx10xx0x : begin\n     auth_13 = auth_12;\n   end\n   6'h30 : begin\n     chip_16 = cfg_8;\n   end\n   6'bx0x110 : begin\n     rst_20 = reg_13;\n   end\n   6'bxxxxx0 : begin\n     rx_11 = auth_20;\n   end\n   6'b0xx101 : begin\n     clk_18 = reg_10;\n   end\n   default : begin \n     data_20 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( instruction_12 ) == ( 7'bx10xx0x ) |-> auth_13 == auth_12 ;endproperty \nproperty name: ( instruction_12 ) == ( 6'h30 ) |-> chip_16 == cfg_8 ;endproperty \nproperty name: ( instruction_12 ) == ( 6'bx0x110 ) |-> rst_20 == reg_13 ;endproperty \nproperty name: ( instruction_12 ) == ( 6'bxxxxx0 ) |-> rx_11 == auth_20 ;endproperty \nproperty name: ( instruction_12 ) == ( 6'b0xx101 ) |-> clk_18 == reg_10 ;endproperty \nproperty name; ( ( instruction_12 ) != 7'bx10xx0x ) || ( ( instruction_12 ) != 6'h30 ) || ( ( instruction_12 ) != 6'bx0x110 ) || ( ( instruction_12 ) != 6'bxxxxx0 ) || ( instruction_12 ) != 6'b0xx101 ) ) |-> data_20 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_buffer_8 ) \n   5'hb : begin\n     clk_9 = chip_5;\n   end\n   7'bx01x0xx : begin\n     auth_12 = cfg_6;\n   end\n   7'b0101001 : begin\n     auth_8 = data_6;\n   end\n   default : begin \n     tx_4 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( instruction_buffer_8 ) == ( 5'hb ) |-> clk_9 == chip_5 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 7'bx01x0xx ) |-> auth_12 == cfg_6 ;endproperty \nproperty name: ( instruction_buffer_8 ) == ( 7'b0101001 ) |-> auth_8 == data_6 ;endproperty \nproperty name; ( ( instruction_buffer_8 ) != 5'hb ) || ( ( instruction_buffer_8 ) != 7'bx01x0xx ) || ( instruction_buffer_8 ) != 7'b0101001 ) ) |-> tx_4 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_control_16 ) \n   3'bx01 : begin\n     cfg_11 = chip_5;\n   end\n   default : begin \n     fsm_11 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( data_control_16 ) == ( 3'bx01 ) |-> cfg_11 == chip_5 ;endproperty \nproperty name; ( data_control_16 ) != 3'bx01 ) ) |-> fsm_11 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_1 ) \n   6'h33 : begin\n     reg_2 = tx_14;\n   end\n   5'b0x110 : begin\n     data_19 = data_8;\n   end\n   7'b0000000 : begin\n     tx_10 = tx_18;\n   end\n   6'bx0x111 : begin\n     chip_5 = auth_9;\n   end\n   default : begin \n     reg_18 = reg_4;\n   end\nendcase",
        "Assertion": "property name: ( enable_1 ) == ( 6'h33 ) |-> reg_2 == tx_14 ;endproperty \nproperty name: ( enable_1 ) == ( 5'b0x110 ) |-> data_19 == data_8 ;endproperty \nproperty name: ( enable_1 ) == ( 7'b0000000 ) |-> tx_10 == tx_18 ;endproperty \nproperty name: ( enable_1 ) == ( 6'bx0x111 ) |-> chip_5 == auth_9 ;endproperty \nproperty name; ( ( enable_1 ) != 6'h33 ) || ( ( enable_1 ) != 5'b0x110 ) || ( ( enable_1 ) != 7'b0000000 ) || ( enable_1 ) != 6'bx0x111 ) ) |-> reg_18 == reg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_12 ) \n   6'b0xx101 : begin\n     auth_11 = rst_18;\n   end\n   7'h2b : begin\n     err_9 = tx_11;\n   end\n   7'bxx1101x : begin\n     rx_1 = auth_18;\n   end\n   7'bx010111 : begin\n     core_20 = hw_8;\n   end\n   4'bx1xx : begin\n     hw_17 = rx_19;\n   end\n   default : begin \n     auth_16 = cfg_7;\n   end\nendcase",
        "Assertion": "property name: ( read_data_12 ) == ( 6'b0xx101 ) |-> auth_11 == rst_18 ;endproperty \nproperty name: ( read_data_12 ) == ( 7'h2b ) |-> err_9 == tx_11 ;endproperty \nproperty name: ( read_data_12 ) == ( 7'bxx1101x ) |-> rx_1 == auth_18 ;endproperty \nproperty name: ( read_data_12 ) == ( 7'bx010111 ) |-> core_20 == hw_8 ;endproperty \nproperty name: ( read_data_12 ) == ( 4'bx1xx ) |-> hw_17 == rx_19 ;endproperty \nproperty name; ( ( read_data_12 ) != 6'b0xx101 ) || ( ( read_data_12 ) != 7'h2b ) || ( ( read_data_12 ) != 7'bxx1101x ) || ( ( read_data_12 ) != 7'bx010111 ) || ( read_data_12 ) != 4'bx1xx ) ) |-> auth_16 == cfg_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_8 ) \n   6'bx10100 : begin\n     data_11 = clk_13;\n   end\n   7'bx11100x : begin\n     hw_19 = err_4;\n   end\n   6'bx0xxx1 : begin\n     rx_12 = rst_7;\n   end\n   7'h22 : begin\n     reg_5 = core_16;\n   end\n   7'h77 : begin\n     rst_12 = chip_13;\n   end\n   default : begin \n     data_12 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_8 ) == ( 6'bx10100 ) |-> data_11 == clk_13 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'bx11100x ) |-> hw_19 == err_4 ;endproperty \nproperty name: ( control_data_8 ) == ( 6'bx0xxx1 ) |-> rx_12 == rst_7 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'h22 ) |-> reg_5 == core_16 ;endproperty \nproperty name: ( control_data_8 ) == ( 7'h77 ) |-> rst_12 == chip_13 ;endproperty \nproperty name; ( ( control_data_8 ) != 6'bx10100 ) || ( ( control_data_8 ) != 7'bx11100x ) || ( ( control_data_8 ) != 6'bx0xxx1 ) || ( ( control_data_8 ) != 7'h22 ) || ( control_data_8 ) != 7'h77 ) ) |-> data_12 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_status_6 ) \n   7'bxx11x00 : begin\n     tx_3 = err_2;\n   end\n   7'bx1x1x0x : begin\n     core_19 = auth_13;\n   end\n   7'b1110x0x : begin\n     clk_6 = tx_20;\n   end\n   4'bx01x : begin\n     sig_11 = hw_12;\n   end\n   7'h10 : begin\n     hw_11 = core_13;\n   end\n   default : begin \n     sig_5 = reg_5;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_status_6 ) == ( 7'bxx11x00 ) |-> tx_3 == err_2 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 7'bx1x1x0x ) |-> core_19 == auth_13 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 7'b1110x0x ) |-> clk_6 == tx_20 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 4'bx01x ) |-> sig_11 == hw_12 ;endproperty \nproperty name: ( flag_control_status_6 ) == ( 7'h10 ) |-> hw_11 == core_13 ;endproperty \nproperty name; ( ( flag_control_status_6 ) != 7'bxx11x00 ) || ( ( flag_control_status_6 ) != 7'bx1x1x0x ) || ( ( flag_control_status_6 ) != 7'b1110x0x ) || ( ( flag_control_status_6 ) != 4'bx01x ) || ( flag_control_status_6 ) != 7'h10 ) ) |-> sig_5 == reg_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_2 ) \n   5'h1b : begin\n     reg_7 = chip_13;\n   end\n   7'h57 : begin\n     err_4 = cfg_2;\n   end\n   6'b011100 : begin\n     data_5 = auth_20;\n   end\n   6'h8 : begin\n     tx_2 = reg_2;\n   end\n   7'b110x0x0 : begin\n     hw_1 = core_5;\n   end\n   default : begin \n     rx_20 = err_8;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_2 ) == ( 5'h1b ) |-> reg_7 == chip_13 ;endproperty \nproperty name: ( mode_register_2 ) == ( 7'h57 ) |-> err_4 == cfg_2 ;endproperty \nproperty name: ( mode_register_2 ) == ( 6'b011100 ) |-> data_5 == auth_20 ;endproperty \nproperty name: ( mode_register_2 ) == ( 6'h8 ) |-> tx_2 == reg_2 ;endproperty \nproperty name: ( mode_register_2 ) == ( 7'b110x0x0 ) |-> hw_1 == core_5 ;endproperty \nproperty name; ( ( mode_register_2 ) != 5'h1b ) || ( ( mode_register_2 ) != 7'h57 ) || ( ( mode_register_2 ) != 6'b011100 ) || ( ( mode_register_2 ) != 6'h8 ) || ( mode_register_2 ) != 7'b110x0x0 ) ) |-> rx_20 == err_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_buffer_8 ) \n   5'bx001x : begin\n     rx_6 = chip_3;\n   end\n   6'h24 : begin\n     sig_2 = core_17;\n   end\n   core_14 : begin\n     rst_16 = reg_7;\n   end\n   7'b1100111 : begin\n     core_16 = tx_6;\n   end\n   5'h0 : begin\n     sig_13 = hw_4;\n   end\n   default : begin \n     rst_7 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( status_output_buffer_8 ) == ( 5'bx001x ) |-> rx_6 == chip_3 ;endproperty \nproperty name: ( status_output_buffer_8 ) == ( 6'h24 ) |-> sig_2 == core_17 ;endproperty \nproperty name: ( status_output_buffer_8 ) == ( core_14 ) |-> rst_16 == reg_7 ;endproperty \nproperty name: ( status_output_buffer_8 ) == ( 7'b1100111 ) |-> core_16 == tx_6 ;endproperty \nproperty name: ( status_output_buffer_8 ) == ( 5'h0 ) |-> sig_13 == hw_4 ;endproperty \nproperty name; ( ( status_output_buffer_8 ) != 5'bx001x ) || ( ( status_output_buffer_8 ) != 6'h24 ) || ( ( status_output_buffer_8 ) != core_14 ) || ( ( status_output_buffer_8 ) != 7'b1100111 ) || ( status_output_buffer_8 ) != 5'h0 ) ) |-> rst_7 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( valid_input_4 ) \n   7'b110011x : begin\n     chip_16 = auth_20;\n   end\n   6'bx10100 : begin\n     auth_10 = tx_3;\n   end\n   7'h24 : begin\n     reg_13 = reg_2;\n   end\n   7'bxxx01x0 : begin\n     err_15 = err_7;\n   end\n   default : begin \n     rst_9 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( valid_input_4 ) == ( 7'b110011x ) |-> chip_16 == auth_20 ;endproperty \nproperty name: ( valid_input_4 ) == ( 6'bx10100 ) |-> auth_10 == tx_3 ;endproperty \nproperty name: ( valid_input_4 ) == ( 7'h24 ) |-> reg_13 == reg_2 ;endproperty \nproperty name: ( valid_input_4 ) == ( 7'bxxx01x0 ) |-> err_15 == err_7 ;endproperty \nproperty name; ( ( valid_input_4 ) != 7'b110011x ) || ( ( valid_input_4 ) != 6'bx10100 ) || ( ( valid_input_4 ) != 7'h24 ) || ( valid_input_4 ) != 7'bxxx01x0 ) ) |-> rst_9 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_10 ) \n   6'b011010 : begin\n     clk_20 = sig_20;\n   end\n   7'b1x1x001 : begin\n     data_17 = clk_2;\n   end\n   default : begin \n     sig_3 = rx_17;\n   end\nendcase",
        "Assertion": "property name: ( output_control_10 ) == ( 6'b011010 ) |-> clk_20 == sig_20 ;endproperty \nproperty name: ( output_control_10 ) == ( 7'b1x1x001 ) |-> data_17 == clk_2 ;endproperty \nproperty name; ( ( output_control_10 ) != 6'b011010 ) || ( output_control_10 ) != 7'b1x1x001 ) ) |-> sig_3 == rx_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_16 ) \n   5'b101x0 : begin\n     err_15 = chip_6;\n   end\n   default : begin \n     reg_16 = data_14;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_16 ) == ( 5'b101x0 ) |-> err_15 == chip_6 ;endproperty \nproperty name; ( acknowledge_signal_16 ) != 5'b101x0 ) ) |-> reg_16 == data_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_status_13 ) \n   7'b010x10x : begin\n     chip_7 = hw_17;\n   end\n   7'b01x0xx1 : begin\n     cfg_11 = rst_19;\n   end\n   default : begin \n     sig_11 = clk_13;\n   end\nendcase",
        "Assertion": "property name: ( data_register_status_13 ) == ( 7'b010x10x ) |-> chip_7 == hw_17 ;endproperty \nproperty name: ( data_register_status_13 ) == ( 7'b01x0xx1 ) |-> cfg_11 == rst_19 ;endproperty \nproperty name; ( ( data_register_status_13 ) != 7'b010x10x ) || ( data_register_status_13 ) != 7'b01x0xx1 ) ) |-> sig_11 == clk_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_6 ) \n   6'b11xxxx : begin\n     chip_5 = fsm_7;\n   end\n   2'h1 : begin\n     rx_18 = err_16;\n   end\n   7'bxxxxx1x : begin\n     cfg_14 = cfg_18;\n   end\n   default : begin \n     rx_7 = data_1;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_6 ) == ( 6'b11xxxx ) |-> chip_5 == fsm_7 ;endproperty \nproperty name: ( write_enable_6 ) == ( 2'h1 ) |-> rx_18 == err_16 ;endproperty \nproperty name: ( write_enable_6 ) == ( 7'bxxxxx1x ) |-> cfg_14 == cfg_18 ;endproperty \nproperty name; ( ( write_enable_6 ) != 6'b11xxxx ) || ( ( write_enable_6 ) != 2'h1 ) || ( write_enable_6 ) != 7'bxxxxx1x ) ) |-> rx_7 == data_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_control_3 ) \n   7'b01x1x0x : begin\n     cfg_11 = chip_20;\n   end\n   default : begin \n     sig_18 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( flag_control_3 ) == ( 7'b01x1x0x ) |-> cfg_11 == chip_20 ;endproperty \nproperty name; ( flag_control_3 ) != 7'b01x1x0x ) ) |-> sig_18 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_signal_15 ) \n   5'b1x01x : begin\n     reg_15 = auth_10;\n   end\n   7'bx1x0x00 : begin\n     clk_18 = tx_13;\n   end\n   6'bx10xxx : begin\n     fsm_10 = err_11;\n   end\n   5'b11xx1 : begin\n     clk_17 = reg_20;\n   end\n   7'b110x1x0 : begin\n     reg_5 = hw_18;\n   end\n   default : begin \n     tx_3 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( control_signal_15 ) == ( 5'b1x01x ) |-> reg_15 == auth_10 ;endproperty \nproperty name: ( control_signal_15 ) == ( 7'bx1x0x00 ) |-> clk_18 == tx_13 ;endproperty \nproperty name: ( control_signal_15 ) == ( 6'bx10xxx ) |-> fsm_10 == err_11 ;endproperty \nproperty name: ( control_signal_15 ) == ( 5'b11xx1 ) |-> clk_17 == reg_20 ;endproperty \nproperty name: ( control_signal_15 ) == ( 7'b110x1x0 ) |-> reg_5 == hw_18 ;endproperty \nproperty name; ( ( control_signal_15 ) != 5'b1x01x ) || ( ( control_signal_15 ) != 7'bx1x0x00 ) || ( ( control_signal_15 ) != 6'bx10xxx ) || ( ( control_signal_15 ) != 5'b11xx1 ) || ( control_signal_15 ) != 7'b110x1x0 ) ) |-> tx_3 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( mode_register_9 ) \n   7'h35 : begin\n     chip_6 = chip_4;\n   end\n   7'b00010xx : begin\n     rx_1 = cfg_5;\n   end\n   5'h8 : begin\n     data_8 = tx_8;\n   end\n   default : begin \n     fsm_15 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( mode_register_9 ) == ( 7'h35 ) |-> chip_6 == chip_4 ;endproperty \nproperty name: ( mode_register_9 ) == ( 7'b00010xx ) |-> rx_1 == cfg_5 ;endproperty \nproperty name: ( mode_register_9 ) == ( 5'h8 ) |-> data_8 == tx_8 ;endproperty \nproperty name; ( ( mode_register_9 ) != 7'h35 ) || ( ( mode_register_9 ) != 7'b00010xx ) || ( mode_register_9 ) != 5'h8 ) ) |-> fsm_15 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_18 ) \n   5'b01100 : begin\n     reg_14 = core_17;\n   end\n   default : begin \n     clk_2 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_18 ) == ( 5'b01100 ) |-> reg_14 == core_17 ;endproperty \nproperty name; ( input_status_register_18 ) != 5'b01100 ) ) |-> clk_2 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_8 ) \n   7'b1x1111x : begin\n     reg_7 = cfg_10;\n   end\n   5'b11100 : begin\n     sig_3 = cfg_16;\n   end\n   7'b10xx111 : begin\n     tx_8 = data_11;\n   end\n   7'b1001111 : begin\n     clk_11 = rst_20;\n   end\n   6'bx001xx : begin\n     hw_14 = core_16;\n   end\n   default : begin \n     cfg_8 = chip_5;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_8 ) == ( 7'b1x1111x ) |-> reg_7 == cfg_10 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 5'b11100 ) |-> sig_3 == cfg_16 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 7'b10xx111 ) |-> tx_8 == data_11 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 7'b1001111 ) |-> clk_11 == rst_20 ;endproperty \nproperty name: ( control_status_buffer_8 ) == ( 6'bx001xx ) |-> hw_14 == core_16 ;endproperty \nproperty name; ( ( control_status_buffer_8 ) != 7'b1x1111x ) || ( ( control_status_buffer_8 ) != 5'b11100 ) || ( ( control_status_buffer_8 ) != 7'b10xx111 ) || ( ( control_status_buffer_8 ) != 7'b1001111 ) || ( control_status_buffer_8 ) != 6'bx001xx ) ) |-> cfg_8 == chip_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( result_register_3 ) \n   6'b100x0x : begin\n     tx_12 = rx_20;\n   end\n   7'bx01xxx0 : begin\n     rx_14 = cfg_20;\n   end\n   7'bxxx1xxx : begin\n     sig_8 = sig_19;\n   end\n   6'h3f : begin\n     data_13 = cfg_17;\n   end\n   default : begin \n     sig_17 = data_12;\n   end\nendcase",
        "Assertion": "property name: ( result_register_3 ) == ( 6'b100x0x ) |-> tx_12 == rx_20 ;endproperty \nproperty name: ( result_register_3 ) == ( 7'bx01xxx0 ) |-> rx_14 == cfg_20 ;endproperty \nproperty name: ( result_register_3 ) == ( 7'bxxx1xxx ) |-> sig_8 == sig_19 ;endproperty \nproperty name: ( result_register_3 ) == ( 6'h3f ) |-> data_13 == cfg_17 ;endproperty \nproperty name; ( ( result_register_3 ) != 6'b100x0x ) || ( ( result_register_3 ) != 7'bx01xxx0 ) || ( ( result_register_3 ) != 7'bxxx1xxx ) || ( result_register_3 ) != 6'h3f ) ) |-> sig_17 == data_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_signal_11 ) \n   4'b1111 : begin\n     clk_11 = chip_2;\n   end\n   7'b10xxx01 : begin\n     err_13 = data_10;\n   end\n   7'b0101000 : begin\n     data_4 = hw_11;\n   end\n   7'b1001x10 : begin\n     hw_16 = auth_2;\n   end\n   err_4 : begin\n     rx_7 = tx_8;\n   end\n   default : begin \n     core_20 = core_15;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_signal_11 ) == ( 4'b1111 ) |-> clk_11 == chip_2 ;endproperty \nproperty name: ( acknowledge_signal_11 ) == ( 7'b10xxx01 ) |-> err_13 == data_10 ;endproperty \nproperty name: ( acknowledge_signal_11 ) == ( 7'b0101000 ) |-> data_4 == hw_11 ;endproperty \nproperty name: ( acknowledge_signal_11 ) == ( 7'b1001x10 ) |-> hw_16 == auth_2 ;endproperty \nproperty name: ( acknowledge_signal_11 ) == ( err_4 ) |-> rx_7 == tx_8 ;endproperty \nproperty name; ( ( acknowledge_signal_11 ) != 4'b1111 ) || ( ( acknowledge_signal_11 ) != 7'b10xxx01 ) || ( ( acknowledge_signal_11 ) != 7'b0101000 ) || ( ( acknowledge_signal_11 ) != 7'b1001x10 ) || ( acknowledge_signal_11 ) != err_4 ) ) |-> core_20 == core_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_9 ) \n   6'h3a : begin\n     fsm_12 = clk_1;\n   end\n   default : begin \n     tx_17 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_9 ) == ( 6'h3a ) |-> fsm_12 == clk_1 ;endproperty \nproperty name; ( error_flag_9 ) != 6'h3a ) ) |-> tx_17 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_16 ) \n   6'h17 : begin\n     reg_13 = cfg_10;\n   end\n   7'b100x101 : begin\n     rst_1 = tx_7;\n   end\n   default : begin \n     data_19 = hw_20;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_16 ) == ( 6'h17 ) |-> reg_13 == cfg_10 ;endproperty \nproperty name: ( input_status_register_16 ) == ( 7'b100x101 ) |-> rst_1 == tx_7 ;endproperty \nproperty name; ( ( input_status_register_16 ) != 6'h17 ) || ( input_status_register_16 ) != 7'b100x101 ) ) |-> data_19 == hw_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_flag_6 ) \n   4'b10xx : begin\n     clk_6 = auth_10;\n   end\n   3'h2 : begin\n     hw_11 = hw_2;\n   end\n   cfg_4 : begin\n     auth_6 = clk_14;\n   end\n   6'b1xx011 : begin\n     hw_4 = tx_13;\n   end\n   7'bxxxxxx1 : begin\n     clk_8 = reg_9;\n   end\n   default : begin \n     cfg_18 = clk_8;\n   end\nendcase",
        "Assertion": "property name: ( error_flag_6 ) == ( 4'b10xx ) |-> clk_6 == auth_10 ;endproperty \nproperty name: ( error_flag_6 ) == ( 3'h2 ) |-> hw_11 == hw_2 ;endproperty \nproperty name: ( error_flag_6 ) == ( cfg_4 ) |-> auth_6 == clk_14 ;endproperty \nproperty name: ( error_flag_6 ) == ( 6'b1xx011 ) |-> hw_4 == tx_13 ;endproperty \nproperty name: ( error_flag_6 ) == ( 7'bxxxxxx1 ) |-> clk_8 == reg_9 ;endproperty \nproperty name; ( ( error_flag_6 ) != 4'b10xx ) || ( ( error_flag_6 ) != 3'h2 ) || ( ( error_flag_6 ) != cfg_4 ) || ( ( error_flag_6 ) != 6'b1xx011 ) || ( error_flag_6 ) != 7'bxxxxxx1 ) ) |-> cfg_18 == clk_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_15 ) \n   6'bx11xxx : begin\n     err_16 = hw_9;\n   end\n   7'b1x0x1x1 : begin\n     cfg_10 = tx_3;\n   end\n   default : begin \n     auth_6 = reg_17;\n   end\nendcase",
        "Assertion": "property name: ( data_out_15 ) == ( 6'bx11xxx ) |-> err_16 == hw_9 ;endproperty \nproperty name: ( data_out_15 ) == ( 7'b1x0x1x1 ) |-> cfg_10 == tx_3 ;endproperty \nproperty name; ( ( data_out_15 ) != 6'bx11xxx ) || ( data_out_15 ) != 7'b1x0x1x1 ) ) |-> auth_6 == reg_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_6 ) \n   6'bxx0xx1 : begin\n     hw_8 = chip_8;\n   end\n   6'b01x0x1 : begin\n     tx_18 = auth_5;\n   end\n   4'b01x0 : begin\n     chip_1 = auth_17;\n   end\n   4'b0100 : begin\n     reg_16 = sig_10;\n   end\n   7'b11xx001 : begin\n     data_11 = cfg_8;\n   end\n   default : begin \n     reg_17 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( data_out_6 ) == ( 6'bxx0xx1 ) |-> hw_8 == chip_8 ;endproperty \nproperty name: ( data_out_6 ) == ( 6'b01x0x1 ) |-> tx_18 == auth_5 ;endproperty \nproperty name: ( data_out_6 ) == ( 4'b01x0 ) |-> chip_1 == auth_17 ;endproperty \nproperty name: ( data_out_6 ) == ( 4'b0100 ) |-> reg_16 == sig_10 ;endproperty \nproperty name: ( data_out_6 ) == ( 7'b11xx001 ) |-> data_11 == cfg_8 ;endproperty \nproperty name; ( ( data_out_6 ) != 6'bxx0xx1 ) || ( ( data_out_6 ) != 6'b01x0x1 ) || ( ( data_out_6 ) != 4'b01x0 ) || ( ( data_out_6 ) != 4'b0100 ) || ( data_out_6 ) != 7'b11xx001 ) ) |-> reg_17 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_14 ) \n   sig_12 : begin\n     core_19 = core_4;\n   end\n   6'b100x0x : begin\n     cfg_10 = err_7;\n   end\n   6'b00xxx1 : begin\n     reg_19 = fsm_16;\n   end\n   7'b111xx00 : begin\n     cfg_1 = core_10;\n   end\n   7'bxxxx0x1 : begin\n     err_9 = rst_15;\n   end\n   default : begin \n     tx_14 = clk_4;\n   end\nendcase",
        "Assertion": "property name: ( error_status_14 ) == ( sig_12 ) |-> core_19 == core_4 ;endproperty \nproperty name: ( error_status_14 ) == ( 6'b100x0x ) |-> cfg_10 == err_7 ;endproperty \nproperty name: ( error_status_14 ) == ( 6'b00xxx1 ) |-> reg_19 == fsm_16 ;endproperty \nproperty name: ( error_status_14 ) == ( 7'b111xx00 ) |-> cfg_1 == core_10 ;endproperty \nproperty name: ( error_status_14 ) == ( 7'bxxxx0x1 ) |-> err_9 == rst_15 ;endproperty \nproperty name; ( ( error_status_14 ) != sig_12 ) || ( ( error_status_14 ) != 6'b100x0x ) || ( ( error_status_14 ) != 6'b00xxx1 ) || ( ( error_status_14 ) != 7'b111xx00 ) || ( error_status_14 ) != 7'bxxxx0x1 ) ) |-> tx_14 == clk_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_13 ) \n   err_1 : begin\n     clk_1 = data_7;\n   end\n   7'b1x11001 : begin\n     cfg_10 = cfg_14;\n   end\n   7'b1101x10 : begin\n     data_19 = chip_6;\n   end\n   default : begin \n     auth_15 = data_2;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_13 ) == ( err_1 ) |-> clk_1 == data_7 ;endproperty \nproperty name: ( input_buffer_13 ) == ( 7'b1x11001 ) |-> cfg_10 == cfg_14 ;endproperty \nproperty name: ( input_buffer_13 ) == ( 7'b1101x10 ) |-> data_19 == chip_6 ;endproperty \nproperty name; ( ( input_buffer_13 ) != err_1 ) || ( ( input_buffer_13 ) != 7'b1x11001 ) || ( input_buffer_13 ) != 7'b1101x10 ) ) |-> auth_15 == data_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_5 ) \n   7'b0011x11 : begin\n     rx_10 = tx_18;\n   end\n   7'bxx00xxx : begin\n     auth_4 = fsm_13;\n   end\n   6'bxxxxx0 : begin\n     data_6 = auth_15;\n   end\n   7'bx0x01x1 : begin\n     cfg_10 = sig_16;\n   end\n   7'b0xx11xx : begin\n     rst_11 = rst_1;\n   end\n   default : begin \n     rx_7 = cfg_4;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_5 ) == ( 7'b0011x11 ) |-> rx_10 == tx_18 ;endproperty \nproperty name: ( input_buffer_status_5 ) == ( 7'bxx00xxx ) |-> auth_4 == fsm_13 ;endproperty \nproperty name: ( input_buffer_status_5 ) == ( 6'bxxxxx0 ) |-> data_6 == auth_15 ;endproperty \nproperty name: ( input_buffer_status_5 ) == ( 7'bx0x01x1 ) |-> cfg_10 == sig_16 ;endproperty \nproperty name: ( input_buffer_status_5 ) == ( 7'b0xx11xx ) |-> rst_11 == rst_1 ;endproperty \nproperty name; ( ( input_buffer_status_5 ) != 7'b0011x11 ) || ( ( input_buffer_status_5 ) != 7'bxx00xxx ) || ( ( input_buffer_status_5 ) != 6'bxxxxx0 ) || ( ( input_buffer_status_5 ) != 7'bx0x01x1 ) || ( input_buffer_status_5 ) != 7'b0xx11xx ) ) |-> rx_7 == cfg_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_10 ) \n   7'b0000001 : begin\n     fsm_18 = chip_6;\n   end\n   7'b1xx0011 : begin\n     hw_4 = cfg_9;\n   end\n   7'bxx0xxx0 : begin\n     core_7 = auth_15;\n   end\n   7'b101111x : begin\n     rx_20 = clk_9;\n   end\n   default : begin \n     reg_17 = sig_6;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_10 ) == ( 7'b0000001 ) |-> fsm_18 == chip_6 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 7'b1xx0011 ) |-> hw_4 == cfg_9 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 7'bxx0xxx0 ) |-> core_7 == auth_15 ;endproperty \nproperty name: ( input_status_register_10 ) == ( 7'b101111x ) |-> rx_20 == clk_9 ;endproperty \nproperty name; ( ( input_status_register_10 ) != 7'b0000001 ) || ( ( input_status_register_10 ) != 7'b1xx0011 ) || ( ( input_status_register_10 ) != 7'bxx0xxx0 ) || ( input_status_register_10 ) != 7'b101111x ) ) |-> reg_17 == sig_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_13 ) \n   6'b1x111x : begin\n     rst_10 = auth_2;\n   end\n   6'h3e : begin\n     sig_1 = rst_1;\n   end\n   6'h32 : begin\n     reg_17 = core_19;\n   end\n   7'h47 : begin\n     data_2 = hw_5;\n   end\n   6'b010000 : begin\n     reg_2 = err_6;\n   end\n   default : begin \n     cfg_2 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( control_data_13 ) == ( 6'b1x111x ) |-> rst_10 == auth_2 ;endproperty \nproperty name: ( control_data_13 ) == ( 6'h3e ) |-> sig_1 == rst_1 ;endproperty \nproperty name: ( control_data_13 ) == ( 6'h32 ) |-> reg_17 == core_19 ;endproperty \nproperty name: ( control_data_13 ) == ( 7'h47 ) |-> data_2 == hw_5 ;endproperty \nproperty name: ( control_data_13 ) == ( 6'b010000 ) |-> reg_2 == err_6 ;endproperty \nproperty name; ( ( control_data_13 ) != 6'b1x111x ) || ( ( control_data_13 ) != 6'h3e ) || ( ( control_data_13 ) != 6'h32 ) || ( ( control_data_13 ) != 7'h47 ) || ( control_data_13 ) != 6'b010000 ) ) |-> cfg_2 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_8 ) \n   6'b111x1x : begin\n     auth_11 = clk_8;\n   end\n   default : begin \n     rx_13 = tx_10;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_8 ) == ( 6'b111x1x ) |-> auth_11 == clk_8 ;endproperty \nproperty name; ( busy_signal_8 ) != 6'b111x1x ) ) |-> rx_13 == tx_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_3 ) \n   5'h16 : begin\n     rx_5 = core_13;\n   end\n   7'bx100000 : begin\n     clk_13 = chip_1;\n   end\n   default : begin \n     core_17 = reg_11;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_3 ) == ( 5'h16 ) |-> rx_5 == core_13 ;endproperty \nproperty name: ( output_buffer_status_3 ) == ( 7'bx100000 ) |-> clk_13 == chip_1 ;endproperty \nproperty name; ( ( output_buffer_status_3 ) != 5'h16 ) || ( output_buffer_status_3 ) != 7'bx100000 ) ) |-> core_17 == reg_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_data_1 ) \n   6'b100x01 : begin\n     cfg_19 = chip_7;\n   end\n   7'b01x0x0x : begin\n     auth_4 = rx_6;\n   end\n   7'bxx0x0x1 : begin\n     core_17 = hw_17;\n   end\n   default : begin \n     core_20 = chip_13;\n   end\nendcase",
        "Assertion": "property name: ( output_data_1 ) == ( 6'b100x01 ) |-> cfg_19 == chip_7 ;endproperty \nproperty name: ( output_data_1 ) == ( 7'b01x0x0x ) |-> auth_4 == rx_6 ;endproperty \nproperty name: ( output_data_1 ) == ( 7'bxx0x0x1 ) |-> core_17 == hw_17 ;endproperty \nproperty name; ( ( output_data_1 ) != 6'b100x01 ) || ( ( output_data_1 ) != 7'b01x0x0x ) || ( output_data_1 ) != 7'bxx0x0x1 ) ) |-> core_20 == chip_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_status_5 ) \n   6'bx1111x : begin\n     fsm_13 = tx_11;\n   end\n   default : begin \n     tx_8 = reg_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_status_5 ) == ( 6'bx1111x ) |-> fsm_13 == tx_11 ;endproperty \nproperty name; ( output_register_status_5 ) != 6'bx1111x ) ) |-> tx_8 == reg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_6 ) \n   7'bx00x000 : begin\n     fsm_3 = reg_17;\n   end\n   default : begin \n     clk_20 = cfg_18;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_6 ) == ( 7'bx00x000 ) |-> fsm_3 == reg_17 ;endproperty \nproperty name; ( status_register_buffer_6 ) != 7'bx00x000 ) ) |-> clk_20 == cfg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_6 ) \n   6'bx1xx00 : begin\n     chip_15 = rst_6;\n   end\n   6'b110xxx : begin\n     rx_1 = cfg_4;\n   end\n   clk_6 : begin\n     rst_18 = chip_3;\n   end\n   7'b0x10x11 : begin\n     cfg_15 = chip_16;\n   end\n   default : begin \n     hw_7 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( control_data_6 ) == ( 6'bx1xx00 ) |-> chip_15 == rst_6 ;endproperty \nproperty name: ( control_data_6 ) == ( 6'b110xxx ) |-> rx_1 == cfg_4 ;endproperty \nproperty name: ( control_data_6 ) == ( clk_6 ) |-> rst_18 == chip_3 ;endproperty \nproperty name: ( control_data_6 ) == ( 7'b0x10x11 ) |-> cfg_15 == chip_16 ;endproperty \nproperty name; ( ( control_data_6 ) != 6'bx1xx00 ) || ( ( control_data_6 ) != 6'b110xxx ) || ( ( control_data_6 ) != clk_6 ) || ( control_data_6 ) != 7'b0x10x11 ) ) |-> hw_7 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_buffer_status_17 ) \n   7'h2 : begin\n     auth_17 = sig_9;\n   end\n   7'bxx0100x : begin\n     clk_17 = fsm_8;\n   end\n   6'h10 : begin\n     clk_11 = chip_15;\n   end\n   7'b00xxxxx : begin\n     err_20 = clk_19;\n   end\n   5'h1b : begin\n     cfg_15 = reg_5;\n   end\n   default : begin \n     fsm_13 = rst_8;\n   end\nendcase",
        "Assertion": "property name: ( input_buffer_status_17 ) == ( 7'h2 ) |-> auth_17 == sig_9 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 7'bxx0100x ) |-> clk_17 == fsm_8 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 6'h10 ) |-> clk_11 == chip_15 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 7'b00xxxxx ) |-> err_20 == clk_19 ;endproperty \nproperty name: ( input_buffer_status_17 ) == ( 5'h1b ) |-> cfg_15 == reg_5 ;endproperty \nproperty name; ( ( input_buffer_status_17 ) != 7'h2 ) || ( ( input_buffer_status_17 ) != 7'bxx0100x ) || ( ( input_buffer_status_17 ) != 6'h10 ) || ( ( input_buffer_status_17 ) != 7'b00xxxxx ) || ( input_buffer_status_17 ) != 5'h1b ) ) |-> fsm_13 == rst_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_output_3 ) \n   7'bxxxx001 : begin\n     core_10 = rx_7;\n   end\n   7'bx10x0xx : begin\n     clk_1 = clk_20;\n   end\n   6'bxx1xxx : begin\n     reg_20 = data_2;\n   end\n   6'b0000x1 : begin\n     hw_16 = sig_9;\n   end\n   6'bx11100 : begin\n     data_8 = data_1;\n   end\n   default : begin \n     rst_18 = clk_1;\n   end\nendcase",
        "Assertion": "property name: ( control_output_3 ) == ( 7'bxxxx001 ) |-> core_10 == rx_7 ;endproperty \nproperty name: ( control_output_3 ) == ( 7'bx10x0xx ) |-> clk_1 == clk_20 ;endproperty \nproperty name: ( control_output_3 ) == ( 6'bxx1xxx ) |-> reg_20 == data_2 ;endproperty \nproperty name: ( control_output_3 ) == ( 6'b0000x1 ) |-> hw_16 == sig_9 ;endproperty \nproperty name: ( control_output_3 ) == ( 6'bx11100 ) |-> data_8 == data_1 ;endproperty \nproperty name; ( ( control_output_3 ) != 7'bxxxx001 ) || ( ( control_output_3 ) != 7'bx10x0xx ) || ( ( control_output_3 ) != 6'bxx1xxx ) || ( ( control_output_3 ) != 6'b0000x1 ) || ( control_output_3 ) != 6'bx11100 ) ) |-> rst_18 == clk_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( end_address_18 ) \n   6'h1e : begin\n     data_17 = rx_8;\n   end\n   7'bx001xxx : begin\n     hw_15 = tx_2;\n   end\n   7'b1101x10 : begin\n     fsm_6 = cfg_6;\n   end\n   5'b0x110 : begin\n     sig_11 = cfg_14;\n   end\n   default : begin \n     sig_10 = fsm_3;\n   end\nendcase",
        "Assertion": "property name: ( end_address_18 ) == ( 6'h1e ) |-> data_17 == rx_8 ;endproperty \nproperty name: ( end_address_18 ) == ( 7'bx001xxx ) |-> hw_15 == tx_2 ;endproperty \nproperty name: ( end_address_18 ) == ( 7'b1101x10 ) |-> fsm_6 == cfg_6 ;endproperty \nproperty name: ( end_address_18 ) == ( 5'b0x110 ) |-> sig_11 == cfg_14 ;endproperty \nproperty name; ( ( end_address_18 ) != 6'h1e ) || ( ( end_address_18 ) != 7'bx001xxx ) || ( ( end_address_18 ) != 7'b1101x10 ) || ( end_address_18 ) != 5'b0x110 ) ) |-> sig_10 == fsm_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_2 ) \n   6'h3f : begin\n     core_15 = data_1;\n   end\n   6'b101110 : begin\n     err_17 = cfg_10;\n   end\n   7'b01x0xx1 : begin\n     data_4 = clk_2;\n   end\n   6'b01x11x : begin\n     hw_18 = clk_5;\n   end\n   7'h6a : begin\n     auth_7 = auth_14;\n   end\n   default : begin \n     core_1 = rx_9;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_2 ) == ( 6'h3f ) |-> core_15 == data_1 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 6'b101110 ) |-> err_17 == cfg_10 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 7'b01x0xx1 ) |-> data_4 == clk_2 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 6'b01x11x ) |-> hw_18 == clk_5 ;endproperty \nproperty name: ( output_buffer_2 ) == ( 7'h6a ) |-> auth_7 == auth_14 ;endproperty \nproperty name; ( ( output_buffer_2 ) != 6'h3f ) || ( ( output_buffer_2 ) != 6'b101110 ) || ( ( output_buffer_2 ) != 7'b01x0xx1 ) || ( ( output_buffer_2 ) != 6'b01x11x ) || ( output_buffer_2 ) != 7'h6a ) ) |-> core_1 == rx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_register_10 ) \n   7'bxxxx0xx : begin\n     hw_14 = rst_12;\n   end\n   6'b1x1x10 : begin\n     clk_18 = data_19;\n   end\n   5'bx11xx : begin\n     cfg_1 = auth_7;\n   end\n   7'b1xxx1xx : begin\n     hw_10 = cfg_5;\n   end\n   7'h7x : begin\n     clk_16 = auth_6;\n   end\n   default : begin \n     rst_8 = tx_3;\n   end\nendcase",
        "Assertion": "property name: ( address_register_10 ) == ( 7'bxxxx0xx ) |-> hw_14 == rst_12 ;endproperty \nproperty name: ( address_register_10 ) == ( 6'b1x1x10 ) |-> clk_18 == data_19 ;endproperty \nproperty name: ( address_register_10 ) == ( 5'bx11xx ) |-> cfg_1 == auth_7 ;endproperty \nproperty name: ( address_register_10 ) == ( 7'b1xxx1xx ) |-> hw_10 == cfg_5 ;endproperty \nproperty name: ( address_register_10 ) == ( 7'h7x ) |-> clk_16 == auth_6 ;endproperty \nproperty name; ( ( address_register_10 ) != 7'bxxxx0xx ) || ( ( address_register_10 ) != 6'b1x1x10 ) || ( ( address_register_10 ) != 5'bx11xx ) || ( ( address_register_10 ) != 7'b1xxx1xx ) || ( address_register_10 ) != 7'h7x ) ) |-> rst_8 == tx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_4 ) \n   7'b00010x1 : begin\n     clk_19 = sig_14;\n   end\n   3'b001 : begin\n     reg_10 = clk_8;\n   end\n   err_13 : begin\n     data_11 = err_5;\n   end\n   5'h19 : begin\n     clk_11 = auth_18;\n   end\n   5'h0 : begin\n     hw_8 = rx_15;\n   end\n   default : begin \n     clk_1 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( command_register_4 ) == ( 7'b00010x1 ) |-> clk_19 == sig_14 ;endproperty \nproperty name: ( command_register_4 ) == ( 3'b001 ) |-> reg_10 == clk_8 ;endproperty \nproperty name: ( command_register_4 ) == ( err_13 ) |-> data_11 == err_5 ;endproperty \nproperty name: ( command_register_4 ) == ( 5'h19 ) |-> clk_11 == auth_18 ;endproperty \nproperty name: ( command_register_4 ) == ( 5'h0 ) |-> hw_8 == rx_15 ;endproperty \nproperty name; ( ( command_register_4 ) != 7'b00010x1 ) || ( ( command_register_4 ) != 3'b001 ) || ( ( command_register_4 ) != err_13 ) || ( ( command_register_4 ) != 5'h19 ) || ( command_register_4 ) != 5'h0 ) ) |-> clk_1 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_12 ) \n   7'bx0010x0 : begin\n     hw_6 = rx_5;\n   end\n   7'b0xxx001 : begin\n     core_1 = cfg_5;\n   end\n   core_15 : begin\n     rst_5 = chip_16;\n   end\n   6'bx1111x : begin\n     rst_7 = rx_18;\n   end\n   default : begin \n     auth_13 = hw_3;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_12 ) == ( 7'bx0010x0 ) |-> hw_6 == rx_5 ;endproperty \nproperty name: ( control_valid_12 ) == ( 7'b0xxx001 ) |-> core_1 == cfg_5 ;endproperty \nproperty name: ( control_valid_12 ) == ( core_15 ) |-> rst_5 == chip_16 ;endproperty \nproperty name: ( control_valid_12 ) == ( 6'bx1111x ) |-> rst_7 == rx_18 ;endproperty \nproperty name; ( ( control_valid_12 ) != 7'bx0010x0 ) || ( ( control_valid_12 ) != 7'b0xxx001 ) || ( ( control_valid_12 ) != core_15 ) || ( control_valid_12 ) != 6'bx1111x ) ) |-> auth_13 == hw_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_4 ) \n   5'bx1xxx : begin\n     err_15 = rst_11;\n   end\n   6'bxx10xx : begin\n     sig_5 = auth_2;\n   end\n   default : begin \n     core_1 = err_11;\n   end\nendcase",
        "Assertion": "property name: ( input_status_4 ) == ( 5'bx1xxx ) |-> err_15 == rst_11 ;endproperty \nproperty name: ( input_status_4 ) == ( 6'bxx10xx ) |-> sig_5 == auth_2 ;endproperty \nproperty name; ( ( input_status_4 ) != 5'bx1xxx ) || ( input_status_4 ) != 6'bxx10xx ) ) |-> core_1 == err_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_control_15 ) \n   7'h78 : begin\n     chip_13 = core_9;\n   end\n   7'h31 : begin\n     auth_20 = data_3;\n   end\n   7'b1xxxx10 : begin\n     chip_20 = fsm_9;\n   end\n   4'hb : begin\n     reg_12 = cfg_4;\n   end\n   default : begin \n     clk_19 = data_7;\n   end\nendcase",
        "Assertion": "property name: ( output_control_15 ) == ( 7'h78 ) |-> chip_13 == core_9 ;endproperty \nproperty name: ( output_control_15 ) == ( 7'h31 ) |-> auth_20 == data_3 ;endproperty \nproperty name: ( output_control_15 ) == ( 7'b1xxxx10 ) |-> chip_20 == fsm_9 ;endproperty \nproperty name: ( output_control_15 ) == ( 4'hb ) |-> reg_12 == cfg_4 ;endproperty \nproperty name; ( ( output_control_15 ) != 7'h78 ) || ( ( output_control_15 ) != 7'h31 ) || ( ( output_control_15 ) != 7'b1xxxx10 ) || ( output_control_15 ) != 4'hb ) ) |-> clk_19 == data_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_19 ) \n   6'bx1010x : begin\n     tx_20 = err_2;\n   end\n   7'bx111111 : begin\n     reg_12 = tx_9;\n   end\n   default : begin \n     clk_18 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( command_register_19 ) == ( 6'bx1010x ) |-> tx_20 == err_2 ;endproperty \nproperty name: ( command_register_19 ) == ( 7'bx111111 ) |-> reg_12 == tx_9 ;endproperty \nproperty name; ( ( command_register_19 ) != 6'bx1010x ) || ( command_register_19 ) != 7'bx111111 ) ) |-> clk_18 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_status_20 ) \n   7'h69 : begin\n     err_8 = tx_12;\n   end\n   4'bxxx1 : begin\n     fsm_5 = rst_16;\n   end\n   default : begin \n     chip_14 = core_17;\n   end\nendcase",
        "Assertion": "property name: ( status_register_status_20 ) == ( 7'h69 ) |-> err_8 == tx_12 ;endproperty \nproperty name: ( status_register_status_20 ) == ( 4'bxxx1 ) |-> fsm_5 == rst_16 ;endproperty \nproperty name; ( ( status_register_status_20 ) != 7'h69 ) || ( status_register_status_20 ) != 4'bxxx1 ) ) |-> chip_14 == core_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_20 ) \n   7'h7a : begin\n     sig_12 = err_11;\n   end\n   6'b11xx1x : begin\n     data_8 = reg_14;\n   end\n   7'b00xxxxx : begin\n     chip_2 = data_17;\n   end\n   7'b10xxx01 : begin\n     sig_11 = sig_2;\n   end\n   default : begin \n     rx_15 = rx_3;\n   end\nendcase",
        "Assertion": "property name: ( command_register_20 ) == ( 7'h7a ) |-> sig_12 == err_11 ;endproperty \nproperty name: ( command_register_20 ) == ( 6'b11xx1x ) |-> data_8 == reg_14 ;endproperty \nproperty name: ( command_register_20 ) == ( 7'b00xxxxx ) |-> chip_2 == data_17 ;endproperty \nproperty name: ( command_register_20 ) == ( 7'b10xxx01 ) |-> sig_11 == sig_2 ;endproperty \nproperty name; ( ( command_register_20 ) != 7'h7a ) || ( ( command_register_20 ) != 6'b11xx1x ) || ( ( command_register_20 ) != 7'b00xxxxx ) || ( command_register_20 ) != 7'b10xxx01 ) ) |-> rx_15 == rx_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_18 ) \n   4'b0111 : begin\n     clk_14 = auth_4;\n   end\n   tx_16 : begin\n     fsm_17 = tx_4;\n   end\n   default : begin \n     err_20 = core_16;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_18 ) == ( 4'b0111 ) |-> clk_14 == auth_4 ;endproperty \nproperty name: ( status_flag_18 ) == ( tx_16 ) |-> fsm_17 == tx_4 ;endproperty \nproperty name; ( ( status_flag_18 ) != 4'b0111 ) || ( status_flag_18 ) != tx_16 ) ) |-> err_20 == core_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_13 ) \n   7'b0x1xx1x : begin\n     auth_16 = tx_3;\n   end\n   7'h6a : begin\n     err_8 = chip_16;\n   end\n   7'bx0x1x11 : begin\n     rx_11 = fsm_14;\n   end\n   7'b0111xx1 : begin\n     data_5 = core_12;\n   end\n   default : begin \n     tx_11 = hw_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_13 ) == ( 7'b0x1xx1x ) |-> auth_16 == tx_3 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 7'h6a ) |-> err_8 == chip_16 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 7'bx0x1x11 ) |-> rx_11 == fsm_14 ;endproperty \nproperty name: ( interrupt_flag_13 ) == ( 7'b0111xx1 ) |-> data_5 == core_12 ;endproperty \nproperty name; ( ( interrupt_flag_13 ) != 7'b0x1xx1x ) || ( ( interrupt_flag_13 ) != 7'h6a ) || ( ( interrupt_flag_13 ) != 7'bx0x1x11 ) || ( interrupt_flag_13 ) != 7'b0111xx1 ) ) |-> tx_11 == hw_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_enable_13 ) \n   7'b1xx011x : begin\n     cfg_8 = rx_9;\n   end\n   7'b0xxxx11 : begin\n     err_1 = tx_9;\n   end\n   7'b00xxx0x : begin\n     auth_17 = rst_19;\n   end\n   7'b1100x11 : begin\n     hw_18 = reg_5;\n   end\n   default : begin \n     err_5 = err_13;\n   end\nendcase",
        "Assertion": "property name: ( read_enable_13 ) == ( 7'b1xx011x ) |-> cfg_8 == rx_9 ;endproperty \nproperty name: ( read_enable_13 ) == ( 7'b0xxxx11 ) |-> err_1 == tx_9 ;endproperty \nproperty name: ( read_enable_13 ) == ( 7'b00xxx0x ) |-> auth_17 == rst_19 ;endproperty \nproperty name: ( read_enable_13 ) == ( 7'b1100x11 ) |-> hw_18 == reg_5 ;endproperty \nproperty name; ( ( read_enable_13 ) != 7'b1xx011x ) || ( ( read_enable_13 ) != 7'b0xxxx11 ) || ( ( read_enable_13 ) != 7'b00xxx0x ) || ( read_enable_13 ) != 7'b1100x11 ) ) |-> err_5 == err_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_2 ) \n   6'b010x1x : begin\n     tx_13 = hw_17;\n   end\n   5'bxx11x : begin\n     rst_19 = core_18;\n   end\n   5'h4 : begin\n     tx_10 = tx_3;\n   end\n   default : begin \n     auth_14 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_2 ) == ( 6'b010x1x ) |-> tx_13 == hw_17 ;endproperty \nproperty name: ( ready_register_2 ) == ( 5'bxx11x ) |-> rst_19 == core_18 ;endproperty \nproperty name: ( ready_register_2 ) == ( 5'h4 ) |-> tx_10 == tx_3 ;endproperty \nproperty name; ( ( ready_register_2 ) != 6'b010x1x ) || ( ( ready_register_2 ) != 5'bxx11x ) || ( ready_register_2 ) != 5'h4 ) ) |-> auth_14 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_15 ) \n   6'bxx111x : begin\n     clk_17 = rst_13;\n   end\n   4'h2 : begin\n     err_11 = reg_12;\n   end\n   default : begin \n     core_8 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( start_address_15 ) == ( 6'bxx111x ) |-> clk_17 == rst_13 ;endproperty \nproperty name: ( start_address_15 ) == ( 4'h2 ) |-> err_11 == reg_12 ;endproperty \nproperty name; ( ( start_address_15 ) != 6'bxx111x ) || ( start_address_15 ) != 4'h2 ) ) |-> core_8 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_18 ) \n   4'b0x11 : begin\n     chip_3 = auth_18;\n   end\n   7'b00xx0x0 : begin\n     reg_2 = err_5;\n   end\n   3'b111 : begin\n     hw_15 = sig_17;\n   end\n   4'h8 : begin\n     tx_1 = tx_13;\n   end\n   default : begin \n     core_5 = tx_1;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_18 ) == ( 4'b0x11 ) |-> chip_3 == auth_18 ;endproperty \nproperty name: ( interrupt_flag_18 ) == ( 7'b00xx0x0 ) |-> reg_2 == err_5 ;endproperty \nproperty name: ( interrupt_flag_18 ) == ( 3'b111 ) |-> hw_15 == sig_17 ;endproperty \nproperty name: ( interrupt_flag_18 ) == ( 4'h8 ) |-> tx_1 == tx_13 ;endproperty \nproperty name; ( ( interrupt_flag_18 ) != 4'b0x11 ) || ( ( interrupt_flag_18 ) != 7'b00xx0x0 ) || ( ( interrupt_flag_18 ) != 3'b111 ) || ( interrupt_flag_18 ) != 4'h8 ) ) |-> core_5 == tx_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( instruction_16 ) \n   4'b1xxx : begin\n     rst_11 = chip_16;\n   end\n   default : begin \n     core_2 = chip_19;\n   end\nendcase",
        "Assertion": "property name: ( instruction_16 ) == ( 4'b1xxx ) |-> rst_11 == chip_16 ;endproperty \nproperty name; ( instruction_16 ) != 4'b1xxx ) ) |-> core_2 == chip_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_8 ) \n   5'b0xx10 : begin\n     chip_10 = rst_9;\n   end\n   7'b0x01001 : begin\n     sig_17 = fsm_8;\n   end\n   6'bx010x1 : begin\n     fsm_1 = err_19;\n   end\n   default : begin \n     reg_20 = hw_8;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_8 ) == ( 5'b0xx10 ) |-> chip_10 == rst_9 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 7'b0x01001 ) |-> sig_17 == fsm_8 ;endproperty \nproperty name: ( interrupt_flag_8 ) == ( 6'bx010x1 ) |-> fsm_1 == err_19 ;endproperty \nproperty name; ( ( interrupt_flag_8 ) != 5'b0xx10 ) || ( ( interrupt_flag_8 ) != 7'b0x01001 ) || ( interrupt_flag_8 ) != 6'bx010x1 ) ) |-> reg_20 == hw_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_1 ) \n   6'b1xxxx1 : begin\n     cfg_9 = err_8;\n   end\n   7'bx101xxx : begin\n     chip_6 = sig_13;\n   end\n   7'h1d : begin\n     err_9 = rst_5;\n   end\n   7'b0x1x0xx : begin\n     sig_20 = sig_17;\n   end\n   default : begin \n     rx_6 = clk_2;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_1 ) == ( 6'b1xxxx1 ) |-> cfg_9 == err_8 ;endproperty \nproperty name: ( start_signal_1 ) == ( 7'bx101xxx ) |-> chip_6 == sig_13 ;endproperty \nproperty name: ( start_signal_1 ) == ( 7'h1d ) |-> err_9 == rst_5 ;endproperty \nproperty name: ( start_signal_1 ) == ( 7'b0x1x0xx ) |-> sig_20 == sig_17 ;endproperty \nproperty name; ( ( start_signal_1 ) != 6'b1xxxx1 ) || ( ( start_signal_1 ) != 7'bx101xxx ) || ( ( start_signal_1 ) != 7'h1d ) || ( start_signal_1 ) != 7'b0x1x0xx ) ) |-> rx_6 == clk_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( read_data_6 ) \n   7'b011x00x : begin\n     fsm_7 = fsm_6;\n   end\n   7'b1100010 : begin\n     cfg_1 = hw_9;\n   end\n   data_1 : begin\n     data_20 = cfg_9;\n   end\n   7'b1x01x1x : begin\n     cfg_18 = hw_6;\n   end\n   6'b0x1011 : begin\n     reg_8 = tx_1;\n   end\n   default : begin \n     rst_17 = rx_7;\n   end\nendcase",
        "Assertion": "property name: ( read_data_6 ) == ( 7'b011x00x ) |-> fsm_7 == fsm_6 ;endproperty \nproperty name: ( read_data_6 ) == ( 7'b1100010 ) |-> cfg_1 == hw_9 ;endproperty \nproperty name: ( read_data_6 ) == ( data_1 ) |-> data_20 == cfg_9 ;endproperty \nproperty name: ( read_data_6 ) == ( 7'b1x01x1x ) |-> cfg_18 == hw_6 ;endproperty \nproperty name: ( read_data_6 ) == ( 6'b0x1011 ) |-> reg_8 == tx_1 ;endproperty \nproperty name; ( ( read_data_6 ) != 7'b011x00x ) || ( ( read_data_6 ) != 7'b1100010 ) || ( ( read_data_6 ) != data_1 ) || ( ( read_data_6 ) != 7'b1x01x1x ) || ( read_data_6 ) != 6'b0x1011 ) ) |-> rst_17 == rx_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_2 ) \n   5'bxx001 : begin\n     fsm_2 = auth_16;\n   end\n   6'bxxx0x1 : begin\n     rst_7 = data_2;\n   end\n   7'b1001000 : begin\n     fsm_6 = data_19;\n   end\n   5'b1x1xx : begin\n     reg_9 = tx_6;\n   end\n   default : begin \n     sig_7 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_2 ) == ( 5'bxx001 ) |-> fsm_2 == auth_16 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 6'bxxx0x1 ) |-> rst_7 == data_2 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 7'b1001000 ) |-> fsm_6 == data_19 ;endproperty \nproperty name: ( control_status_buffer_2 ) == ( 5'b1x1xx ) |-> reg_9 == tx_6 ;endproperty \nproperty name; ( ( control_status_buffer_2 ) != 5'bxx001 ) || ( ( control_status_buffer_2 ) != 6'bxxx0x1 ) || ( ( control_status_buffer_2 ) != 7'b1001000 ) || ( control_status_buffer_2 ) != 5'b1x1xx ) ) |-> sig_7 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_ready_2 ) \n   clk_18 : begin\n     core_4 = err_20;\n   end\n   default : begin \n     data_20 = data_5;\n   end\nendcase",
        "Assertion": "property name: ( data_ready_2 ) == ( clk_18 ) |-> core_4 == err_20 ;endproperty \nproperty name; ( data_ready_2 ) != clk_18 ) ) |-> data_20 == data_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_output_4 ) \n   7'h65 : begin\n     rx_20 = chip_18;\n   end\n   6'b1x0x00 : begin\n     reg_8 = data_16;\n   end\n   default : begin \n     auth_16 = rst_2;\n   end\nendcase",
        "Assertion": "property name: ( status_output_4 ) == ( 7'h65 ) |-> rx_20 == chip_18 ;endproperty \nproperty name: ( status_output_4 ) == ( 6'b1x0x00 ) |-> reg_8 == data_16 ;endproperty \nproperty name; ( ( status_output_4 ) != 7'h65 ) || ( status_output_4 ) != 6'b1x0x00 ) ) |-> auth_16 == rst_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_flag_19 ) \n   5'b00100 : begin\n     rst_10 = rst_20;\n   end\n   6'h1f : begin\n     reg_6 = tx_9;\n   end\n   6'b01x11x : begin\n     auth_9 = sig_17;\n   end\n   default : begin \n     chip_4 = fsm_10;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_flag_19 ) == ( 5'b00100 ) |-> rst_10 == rst_20 ;endproperty \nproperty name: ( interrupt_flag_19 ) == ( 6'h1f ) |-> reg_6 == tx_9 ;endproperty \nproperty name: ( interrupt_flag_19 ) == ( 6'b01x11x ) |-> auth_9 == sig_17 ;endproperty \nproperty name; ( ( interrupt_flag_19 ) != 5'b00100 ) || ( ( interrupt_flag_19 ) != 6'h1f ) || ( interrupt_flag_19 ) != 6'b01x11x ) ) |-> chip_4 == fsm_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_10 ) \n   4'b110x : begin\n     auth_16 = chip_10;\n   end\n   6'b1xxxx1 : begin\n     hw_15 = cfg_16;\n   end\n   7'b111001x : begin\n     tx_13 = rst_2;\n   end\n   5'he : begin\n     rst_10 = cfg_11;\n   end\n   default : begin \n     core_11 = err_16;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_10 ) == ( 4'b110x ) |-> auth_16 == chip_10 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 6'b1xxxx1 ) |-> hw_15 == cfg_16 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 7'b111001x ) |-> tx_13 == rst_2 ;endproperty \nproperty name: ( data_status_register_status_10 ) == ( 5'he ) |-> rst_10 == cfg_11 ;endproperty \nproperty name; ( ( data_status_register_status_10 ) != 4'b110x ) || ( ( data_status_register_status_10 ) != 6'b1xxxx1 ) || ( ( data_status_register_status_10 ) != 7'b111001x ) || ( data_status_register_status_10 ) != 5'he ) ) |-> core_11 == err_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_12 ) \n   7'b11x1x0x : begin\n     rst_7 = rx_11;\n   end\n   7'b1000000 : begin\n     err_9 = data_5;\n   end\n   default : begin \n     chip_6 = tx_19;\n   end\nendcase",
        "Assertion": "property name: ( control_status_12 ) == ( 7'b11x1x0x ) |-> rst_7 == rx_11 ;endproperty \nproperty name: ( control_status_12 ) == ( 7'b1000000 ) |-> err_9 == data_5 ;endproperty \nproperty name; ( ( control_status_12 ) != 7'b11x1x0x ) || ( control_status_12 ) != 7'b1000000 ) ) |-> chip_6 == tx_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_valid_7 ) \n   6'b111010 : begin\n     reg_7 = clk_2;\n   end\n   7'b1100111 : begin\n     rst_7 = fsm_17;\n   end\n   6'b0010xx : begin\n     chip_4 = auth_16;\n   end\n   default : begin \n     rx_19 = tx_9;\n   end\nendcase",
        "Assertion": "property name: ( control_valid_7 ) == ( 6'b111010 ) |-> reg_7 == clk_2 ;endproperty \nproperty name: ( control_valid_7 ) == ( 7'b1100111 ) |-> rst_7 == fsm_17 ;endproperty \nproperty name: ( control_valid_7 ) == ( 6'b0010xx ) |-> chip_4 == auth_16 ;endproperty \nproperty name; ( ( control_valid_7 ) != 6'b111010 ) || ( ( control_valid_7 ) != 7'b1100111 ) || ( control_valid_7 ) != 6'b0010xx ) ) |-> rx_19 == tx_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_register_13 ) \n   6'b110000 : begin\n     rst_4 = sig_12;\n   end\n   7'b0x0x000 : begin\n     fsm_1 = chip_1;\n   end\n   default : begin \n     cfg_20 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( input_status_register_13 ) == ( 6'b110000 ) |-> rst_4 == sig_12 ;endproperty \nproperty name: ( input_status_register_13 ) == ( 7'b0x0x000 ) |-> fsm_1 == chip_1 ;endproperty \nproperty name; ( ( input_status_register_13 ) != 6'b110000 ) || ( input_status_register_13 ) != 7'b0x0x000 ) ) |-> cfg_20 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( operation_status_16 ) \n   6'b01x100 : begin\n     core_4 = clk_5;\n   end\n   4'bxx10 : begin\n     tx_8 = clk_14;\n   end\n   default : begin \n     auth_12 = fsm_19;\n   end\nendcase",
        "Assertion": "property name: ( operation_status_16 ) == ( 6'b01x100 ) |-> core_4 == clk_5 ;endproperty \nproperty name: ( operation_status_16 ) == ( 4'bxx10 ) |-> tx_8 == clk_14 ;endproperty \nproperty name; ( ( operation_status_16 ) != 6'b01x100 ) || ( operation_status_16 ) != 4'bxx10 ) ) |-> auth_12 == fsm_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_buffer_status_3 ) \n   7'h52 : begin\n     rst_10 = clk_19;\n   end\n   7'bx1xxx00 : begin\n     fsm_16 = auth_3;\n   end\n   7'b0100110 : begin\n     auth_19 = core_18;\n   end\n   7'b0x0010x : begin\n     tx_7 = data_2;\n   end\n   default : begin \n     sig_9 = clk_5;\n   end\nendcase",
        "Assertion": "property name: ( data_buffer_status_3 ) == ( 7'h52 ) |-> rst_10 == clk_19 ;endproperty \nproperty name: ( data_buffer_status_3 ) == ( 7'bx1xxx00 ) |-> fsm_16 == auth_3 ;endproperty \nproperty name: ( data_buffer_status_3 ) == ( 7'b0100110 ) |-> auth_19 == core_18 ;endproperty \nproperty name: ( data_buffer_status_3 ) == ( 7'b0x0010x ) |-> tx_7 == data_2 ;endproperty \nproperty name; ( ( data_buffer_status_3 ) != 7'h52 ) || ( ( data_buffer_status_3 ) != 7'bx1xxx00 ) || ( ( data_buffer_status_3 ) != 7'b0100110 ) || ( data_buffer_status_3 ) != 7'b0x0010x ) ) |-> sig_9 == clk_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_ready_16 ) \n   5'bx1000 : begin\n     cfg_8 = chip_7;\n   end\n   default : begin \n     reg_17 = tx_14;\n   end\nendcase",
        "Assertion": "property name: ( input_ready_16 ) == ( 5'bx1000 ) |-> cfg_8 == chip_7 ;endproperty \nproperty name; ( input_ready_16 ) != 5'bx1000 ) ) |-> reg_17 == tx_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_20 ) \n   7'bxx0xxx1 : begin\n     tx_16 = fsm_12;\n   end\n   default : begin \n     err_13 = core_8;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_20 ) == ( 7'bxx0xxx1 ) |-> tx_16 == fsm_12 ;endproperty \nproperty name; ( transfer_complete_20 ) != 7'bxx0xxx1 ) ) |-> err_13 == core_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_data_15 ) \n   7'h4a : begin\n     data_3 = rst_11;\n   end\n   7'b10xx011 : begin\n     auth_3 = data_15;\n   end\n   7'b0x01010 : begin\n     core_4 = cfg_17;\n   end\n   default : begin \n     fsm_16 = rx_20;\n   end\nendcase",
        "Assertion": "property name: ( control_data_15 ) == ( 7'h4a ) |-> data_3 == rst_11 ;endproperty \nproperty name: ( control_data_15 ) == ( 7'b10xx011 ) |-> auth_3 == data_15 ;endproperty \nproperty name: ( control_data_15 ) == ( 7'b0x01010 ) |-> core_4 == cfg_17 ;endproperty \nproperty name; ( ( control_data_15 ) != 7'h4a ) || ( ( control_data_15 ) != 7'b10xx011 ) || ( control_data_15 ) != 7'b0x01010 ) ) |-> fsm_16 == rx_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_1 ) \n   7'b1x00xxx : begin\n     chip_17 = err_13;\n   end\n   5'h1b : begin\n     err_20 = rx_1;\n   end\n   5'bx110x : begin\n     hw_8 = rst_15;\n   end\n   default : begin \n     tx_17 = data_3;\n   end\nendcase",
        "Assertion": "property name: ( output_register_1 ) == ( 7'b1x00xxx ) |-> chip_17 == err_13 ;endproperty \nproperty name: ( output_register_1 ) == ( 5'h1b ) |-> err_20 == rx_1 ;endproperty \nproperty name: ( output_register_1 ) == ( 5'bx110x ) |-> hw_8 == rst_15 ;endproperty \nproperty name; ( ( output_register_1 ) != 7'b1x00xxx ) || ( ( output_register_1 ) != 5'h1b ) || ( output_register_1 ) != 5'bx110x ) ) |-> tx_17 == data_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_20 ) \n   5'b1xx1x : begin\n     core_3 = core_8;\n   end\n   default : begin \n     rst_10 = reg_16;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_20 ) == ( 5'b1xx1x ) |-> core_3 == core_8 ;endproperty \nproperty name; ( data_status_register_status_20 ) != 5'b1xx1x ) ) |-> rst_10 == reg_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_status_13 ) \n   7'b1010111 : begin\n     fsm_15 = cfg_4;\n   end\n   6'bxx1x00 : begin\n     core_17 = tx_3;\n   end\n   default : begin \n     auth_3 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_status_13 ) == ( 7'b1010111 ) |-> fsm_15 == cfg_4 ;endproperty \nproperty name: ( data_status_register_status_13 ) == ( 6'bxx1x00 ) |-> core_17 == tx_3 ;endproperty \nproperty name; ( ( data_status_register_status_13 ) != 7'b1010111 ) || ( data_status_register_status_13 ) != 6'bxx1x00 ) ) |-> auth_3 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_enable_20 ) \n   7'b10011x1 : begin\n     auth_11 = sig_15;\n   end\n   default : begin \n     rx_2 = auth_7;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_enable_20 ) == ( 7'b10011x1 ) |-> auth_11 == sig_15 ;endproperty \nproperty name; ( interrupt_enable_20 ) != 7'b10011x1 ) ) |-> rx_2 == auth_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_register_3 ) \n   6'b111xx0 : begin\n     tx_7 = core_9;\n   end\n   7'h50 : begin\n     auth_4 = rx_8;\n   end\n   7'b0x101xx : begin\n     chip_10 = data_8;\n   end\n   3'h6 : begin\n     auth_11 = rst_14;\n   end\n   default : begin \n     hw_20 = hw_10;\n   end\nendcase",
        "Assertion": "property name: ( ready_register_3 ) == ( 6'b111xx0 ) |-> tx_7 == core_9 ;endproperty \nproperty name: ( ready_register_3 ) == ( 7'h50 ) |-> auth_4 == rx_8 ;endproperty \nproperty name: ( ready_register_3 ) == ( 7'b0x101xx ) |-> chip_10 == data_8 ;endproperty \nproperty name: ( ready_register_3 ) == ( 3'h6 ) |-> auth_11 == rst_14 ;endproperty \nproperty name; ( ( ready_register_3 ) != 6'b111xx0 ) || ( ( ready_register_3 ) != 7'h50 ) || ( ( ready_register_3 ) != 7'b0x101xx ) || ( ready_register_3 ) != 3'h6 ) ) |-> hw_20 == hw_10 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_buffer_2 ) \n   5'bx1101 : begin\n     auth_7 = clk_2;\n   end\n   default : begin \n     rx_18 = err_12;\n   end\nendcase",
        "Assertion": "property name: ( status_buffer_2 ) == ( 5'bx1101 ) |-> auth_7 == clk_2 ;endproperty \nproperty name; ( status_buffer_2 ) != 5'bx1101 ) ) |-> rx_18 == err_12 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( flag_status_19 ) \n   6'b0x010x : begin\n     tx_18 = fsm_13;\n   end\n   default : begin \n     tx_16 = rx_4;\n   end\nendcase",
        "Assertion": "property name: ( flag_status_19 ) == ( 6'b0x010x ) |-> tx_18 == fsm_13 ;endproperty \nproperty name; ( flag_status_19 ) != 6'b0x010x ) ) |-> tx_16 == rx_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_out_19 ) \n   4'b10xx : begin\n     tx_3 = data_14;\n   end\n   3'bxx0 : begin\n     chip_16 = cfg_15;\n   end\n   5'bxxx10 : begin\n     tx_5 = hw_8;\n   end\n   7'b11xx001 : begin\n     fsm_9 = hw_3;\n   end\n   6'bx01001 : begin\n     data_18 = rx_10;\n   end\n   default : begin \n     core_13 = sig_16;\n   end\nendcase",
        "Assertion": "property name: ( data_out_19 ) == ( 4'b10xx ) |-> tx_3 == data_14 ;endproperty \nproperty name: ( data_out_19 ) == ( 3'bxx0 ) |-> chip_16 == cfg_15 ;endproperty \nproperty name: ( data_out_19 ) == ( 5'bxxx10 ) |-> tx_5 == hw_8 ;endproperty \nproperty name: ( data_out_19 ) == ( 7'b11xx001 ) |-> fsm_9 == hw_3 ;endproperty \nproperty name: ( data_out_19 ) == ( 6'bx01001 ) |-> data_18 == rx_10 ;endproperty \nproperty name; ( ( data_out_19 ) != 4'b10xx ) || ( ( data_out_19 ) != 3'bxx0 ) || ( ( data_out_19 ) != 5'bxxx10 ) || ( ( data_out_19 ) != 7'b11xx001 ) || ( data_out_19 ) != 6'bx01001 ) ) |-> core_13 == sig_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( write_enable_6 ) \n   6'b000x1x : begin\n     core_9 = tx_7;\n   end\n   7'b0xx1xxx : begin\n     clk_9 = tx_19;\n   end\n   7'b0x00xxx : begin\n     fsm_20 = auth_18;\n   end\n   default : begin \n     chip_7 = err_2;\n   end\nendcase",
        "Assertion": "property name: ( write_enable_6 ) == ( 6'b000x1x ) |-> core_9 == tx_7 ;endproperty \nproperty name: ( write_enable_6 ) == ( 7'b0xx1xxx ) |-> clk_9 == tx_19 ;endproperty \nproperty name: ( write_enable_6 ) == ( 7'b0x00xxx ) |-> fsm_20 == auth_18 ;endproperty \nproperty name; ( ( write_enable_6 ) != 6'b000x1x ) || ( ( write_enable_6 ) != 7'b0xx1xxx ) || ( write_enable_6 ) != 7'b0x00xxx ) ) |-> chip_7 == err_2 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_2 ) \n   7'h5c : begin\n     clk_16 = tx_1;\n   end\n   4'he : begin\n     auth_4 = rx_16;\n   end\n   6'hx : begin\n     hw_7 = data_12;\n   end\n   7'b0x0xxxx : begin\n     data_16 = clk_2;\n   end\n   default : begin \n     chip_18 = data_20;\n   end\nendcase",
        "Assertion": "property name: ( status_register_2 ) == ( 7'h5c ) |-> clk_16 == tx_1 ;endproperty \nproperty name: ( status_register_2 ) == ( 4'he ) |-> auth_4 == rx_16 ;endproperty \nproperty name: ( status_register_2 ) == ( 6'hx ) |-> hw_7 == data_12 ;endproperty \nproperty name: ( status_register_2 ) == ( 7'b0x0xxxx ) |-> data_16 == clk_2 ;endproperty \nproperty name; ( ( status_register_2 ) != 7'h5c ) || ( ( status_register_2 ) != 4'he ) || ( ( status_register_2 ) != 6'hx ) || ( status_register_2 ) != 7'b0x0xxxx ) ) |-> chip_18 == data_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( busy_signal_9 ) \n   clk_13 : begin\n     rst_14 = rst_19;\n   end\n   7'b1111100 : begin\n     cfg_1 = hw_19;\n   end\n   6'b0x1100 : begin\n     rx_4 = hw_18;\n   end\n   7'b0xxx000 : begin\n     cfg_13 = data_4;\n   end\n   5'b1x0xx : begin\n     cfg_17 = auth_17;\n   end\n   default : begin \n     rst_13 = data_17;\n   end\nendcase",
        "Assertion": "property name: ( busy_signal_9 ) == ( clk_13 ) |-> rst_14 == rst_19 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 7'b1111100 ) |-> cfg_1 == hw_19 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 6'b0x1100 ) |-> rx_4 == hw_18 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 7'b0xxx000 ) |-> cfg_13 == data_4 ;endproperty \nproperty name: ( busy_signal_9 ) == ( 5'b1x0xx ) |-> cfg_17 == auth_17 ;endproperty \nproperty name; ( ( busy_signal_9 ) != clk_13 ) || ( ( busy_signal_9 ) != 7'b1111100 ) || ( ( busy_signal_9 ) != 6'b0x1100 ) || ( ( busy_signal_9 ) != 7'b0xxx000 ) || ( busy_signal_9 ) != 5'b1x0xx ) ) |-> rst_13 == data_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_signal_7 ) \n   7'bx111111 : begin\n     clk_18 = err_16;\n   end\n   default : begin \n     reg_12 = tx_5;\n   end\nendcase",
        "Assertion": "property name: ( start_signal_7 ) == ( 7'bx111111 ) |-> clk_18 == err_16 ;endproperty \nproperty name; ( start_signal_7 ) != 7'bx111111 ) ) |-> reg_12 == tx_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( counter_5 ) \n   7'bx010x00 : begin\n     auth_4 = fsm_5;\n   end\n   7'b0xx101x : begin\n     core_11 = reg_17;\n   end\n   3'bx10 : begin\n     core_2 = clk_2;\n   end\n   5'h6 : begin\n     sig_10 = err_16;\n   end\n   5'bxx0x1 : begin\n     auth_6 = tx_11;\n   end\n   default : begin \n     data_9 = sig_13;\n   end\nendcase",
        "Assertion": "property name: ( counter_5 ) == ( 7'bx010x00 ) |-> auth_4 == fsm_5 ;endproperty \nproperty name: ( counter_5 ) == ( 7'b0xx101x ) |-> core_11 == reg_17 ;endproperty \nproperty name: ( counter_5 ) == ( 3'bx10 ) |-> core_2 == clk_2 ;endproperty \nproperty name: ( counter_5 ) == ( 5'h6 ) |-> sig_10 == err_16 ;endproperty \nproperty name: ( counter_5 ) == ( 5'bxx0x1 ) |-> auth_6 == tx_11 ;endproperty \nproperty name; ( ( counter_5 ) != 7'bx010x00 ) || ( ( counter_5 ) != 7'b0xx101x ) || ( ( counter_5 ) != 3'bx10 ) || ( ( counter_5 ) != 5'h6 ) || ( counter_5 ) != 5'bxx0x1 ) ) |-> data_9 == sig_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_register_13 ) \n   6'b001011 : begin\n     cfg_6 = chip_13;\n   end\n   7'h2a : begin\n     fsm_17 = fsm_1;\n   end\n   7'b1110101 : begin\n     rx_8 = clk_7;\n   end\n   7'b10x110x : begin\n     fsm_10 = chip_12;\n   end\n   5'h1x : begin\n     core_8 = rst_9;\n   end\n   default : begin \n     tx_3 = reg_1;\n   end\nendcase",
        "Assertion": "property name: ( data_register_13 ) == ( 6'b001011 ) |-> cfg_6 == chip_13 ;endproperty \nproperty name: ( data_register_13 ) == ( 7'h2a ) |-> fsm_17 == fsm_1 ;endproperty \nproperty name: ( data_register_13 ) == ( 7'b1110101 ) |-> rx_8 == clk_7 ;endproperty \nproperty name: ( data_register_13 ) == ( 7'b10x110x ) |-> fsm_10 == chip_12 ;endproperty \nproperty name: ( data_register_13 ) == ( 5'h1x ) |-> core_8 == rst_9 ;endproperty \nproperty name; ( ( data_register_13 ) != 6'b001011 ) || ( ( data_register_13 ) != 7'h2a ) || ( ( data_register_13 ) != 7'b1110101 ) || ( ( data_register_13 ) != 7'b10x110x ) || ( data_register_13 ) != 5'h1x ) ) |-> tx_3 == reg_1 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_status_buffer_19 ) \n   4'b0x11 : begin\n     auth_5 = hw_3;\n   end\n   7'bxx0xxx0 : begin\n     sig_13 = rst_14;\n   end\n   5'bx01x0 : begin\n     fsm_19 = err_8;\n   end\n   default : begin \n     fsm_10 = auth_17;\n   end\nendcase",
        "Assertion": "property name: ( control_status_buffer_19 ) == ( 4'b0x11 ) |-> auth_5 == hw_3 ;endproperty \nproperty name: ( control_status_buffer_19 ) == ( 7'bxx0xxx0 ) |-> sig_13 == rst_14 ;endproperty \nproperty name: ( control_status_buffer_19 ) == ( 5'bx01x0 ) |-> fsm_19 == err_8 ;endproperty \nproperty name; ( ( control_status_buffer_19 ) != 4'b0x11 ) || ( ( control_status_buffer_19 ) != 7'bxx0xxx0 ) || ( control_status_buffer_19 ) != 5'bx01x0 ) ) |-> fsm_10 == auth_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_flag_register_9 ) \n   2'b11 : begin\n     reg_16 = sig_19;\n   end\n   6'b01x11x : begin\n     data_4 = rx_1;\n   end\n   default : begin \n     reg_1 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( control_flag_register_9 ) == ( 2'b11 ) |-> reg_16 == sig_19 ;endproperty \nproperty name: ( control_flag_register_9 ) == ( 6'b01x11x ) |-> data_4 == rx_1 ;endproperty \nproperty name; ( ( control_flag_register_9 ) != 2'b11 ) || ( control_flag_register_9 ) != 6'b01x11x ) ) |-> reg_1 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( start_address_7 ) \n   7'h1e : begin\n     chip_19 = data_3;\n   end\n   default : begin \n     data_4 = auth_15;\n   end\nendcase",
        "Assertion": "property name: ( start_address_7 ) == ( 7'h1e ) |-> chip_19 == data_3 ;endproperty \nproperty name; ( start_address_7 ) != 7'h1e ) ) |-> data_4 == auth_15 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( acknowledge_16 ) \n   6'h1d : begin\n     hw_20 = reg_14;\n   end\n   6'b010110 : begin\n     hw_6 = hw_18;\n   end\n   5'h1x : begin\n     sig_17 = cfg_8;\n   end\n   default : begin \n     fsm_3 = err_17;\n   end\nendcase",
        "Assertion": "property name: ( acknowledge_16 ) == ( 6'h1d ) |-> hw_20 == reg_14 ;endproperty \nproperty name: ( acknowledge_16 ) == ( 6'b010110 ) |-> hw_6 == hw_18 ;endproperty \nproperty name: ( acknowledge_16 ) == ( 5'h1x ) |-> sig_17 == cfg_8 ;endproperty \nproperty name; ( ( acknowledge_16 ) != 6'h1d ) || ( ( acknowledge_16 ) != 6'b010110 ) || ( acknowledge_16 ) != 5'h1x ) ) |-> fsm_3 == err_17 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_14 ) \n   6'b0x1xxx : begin\n     reg_19 = cfg_1;\n   end\n   7'bx1xxxxx : begin\n     cfg_5 = rx_2;\n   end\n   7'b11x100x : begin\n     sig_1 = tx_14;\n   end\n   default : begin \n     core_13 = reg_8;\n   end\nendcase",
        "Assertion": "property name: ( enable_14 ) == ( 6'b0x1xxx ) |-> reg_19 == cfg_1 ;endproperty \nproperty name: ( enable_14 ) == ( 7'bx1xxxxx ) |-> cfg_5 == rx_2 ;endproperty \nproperty name: ( enable_14 ) == ( 7'b11x100x ) |-> sig_1 == tx_14 ;endproperty \nproperty name; ( ( enable_14 ) != 6'b0x1xxx ) || ( ( enable_14 ) != 7'bx1xxxxx ) || ( enable_14 ) != 7'b11x100x ) ) |-> core_13 == reg_8 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_4 ) \n   7'b0000001 : begin\n     data_12 = fsm_15;\n   end\n   6'h23 : begin\n     tx_11 = tx_7;\n   end\n   4'b1xxx : begin\n     rst_2 = sig_4;\n   end\n   7'bxxx1x01 : begin\n     data_1 = sig_18;\n   end\n   default : begin \n     auth_13 = hw_5;\n   end\nendcase",
        "Assertion": "property name: ( output_register_4 ) == ( 7'b0000001 ) |-> data_12 == fsm_15 ;endproperty \nproperty name: ( output_register_4 ) == ( 6'h23 ) |-> tx_11 == tx_7 ;endproperty \nproperty name: ( output_register_4 ) == ( 4'b1xxx ) |-> rst_2 == sig_4 ;endproperty \nproperty name: ( output_register_4 ) == ( 7'bxxx1x01 ) |-> data_1 == sig_18 ;endproperty \nproperty name; ( ( output_register_4 ) != 7'b0000001 ) || ( ( output_register_4 ) != 6'h23 ) || ( ( output_register_4 ) != 4'b1xxx ) || ( output_register_4 ) != 7'bxxx1x01 ) ) |-> auth_13 == hw_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_flag_5 ) \n   3'b01x : begin\n     data_1 = sig_4;\n   end\n   clk_3 : begin\n     chip_19 = core_7;\n   end\n   7'b11x0xxx : begin\n     tx_17 = data_14;\n   end\n   7'h63 : begin\n     chip_18 = fsm_11;\n   end\n   default : begin \n     clk_13 = core_20;\n   end\nendcase",
        "Assertion": "property name: ( status_flag_5 ) == ( 3'b01x ) |-> data_1 == sig_4 ;endproperty \nproperty name: ( status_flag_5 ) == ( clk_3 ) |-> chip_19 == core_7 ;endproperty \nproperty name: ( status_flag_5 ) == ( 7'b11x0xxx ) |-> tx_17 == data_14 ;endproperty \nproperty name: ( status_flag_5 ) == ( 7'h63 ) |-> chip_18 == fsm_11 ;endproperty \nproperty name; ( ( status_flag_5 ) != 3'b01x ) || ( ( status_flag_5 ) != clk_3 ) || ( ( status_flag_5 ) != 7'b11x0xxx ) || ( status_flag_5 ) != 7'h63 ) ) |-> clk_13 == core_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( address_status_19 ) \n   7'bx1xx01x : begin\n     err_8 = core_6;\n   end\n   default : begin \n     hw_16 = reg_18;\n   end\nendcase",
        "Assertion": "property name: ( address_status_19 ) == ( 7'bx1xx01x ) |-> err_8 == core_6 ;endproperty \nproperty name; ( address_status_19 ) != 7'bx1xx01x ) ) |-> hw_16 == reg_18 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( enable_13 ) \n   7'b01x00xx : begin\n     cfg_17 = hw_20;\n   end\n   6'hc : begin\n     data_11 = sig_3;\n   end\n   7'hxx : begin\n     clk_17 = err_2;\n   end\n   7'b1xx0x0x : begin\n     sig_10 = tx_10;\n   end\n   default : begin \n     auth_7 = core_4;\n   end\nendcase",
        "Assertion": "property name: ( enable_13 ) == ( 7'b01x00xx ) |-> cfg_17 == hw_20 ;endproperty \nproperty name: ( enable_13 ) == ( 6'hc ) |-> data_11 == sig_3 ;endproperty \nproperty name: ( enable_13 ) == ( 7'hxx ) |-> clk_17 == err_2 ;endproperty \nproperty name: ( enable_13 ) == ( 7'b1xx0x0x ) |-> sig_10 == tx_10 ;endproperty \nproperty name; ( ( enable_13 ) != 7'b01x00xx ) || ( ( enable_13 ) != 6'hc ) || ( ( enable_13 ) != 7'hxx ) || ( enable_13 ) != 7'b1xx0x0x ) ) |-> auth_7 == core_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_input_status_14 ) \n   4'h7 : begin\n     sig_5 = cfg_20;\n   end\n   rx_14 : begin\n     auth_13 = err_16;\n   end\n   6'h34 : begin\n     err_12 = reg_5;\n   end\n   default : begin \n     clk_7 = data_16;\n   end\nendcase",
        "Assertion": "property name: ( control_input_status_14 ) == ( 4'h7 ) |-> sig_5 == cfg_20 ;endproperty \nproperty name: ( control_input_status_14 ) == ( rx_14 ) |-> auth_13 == err_16 ;endproperty \nproperty name: ( control_input_status_14 ) == ( 6'h34 ) |-> err_12 == reg_5 ;endproperty \nproperty name; ( ( control_input_status_14 ) != 4'h7 ) || ( ( control_input_status_14 ) != rx_14 ) || ( control_input_status_14 ) != 6'h34 ) ) |-> clk_7 == data_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( error_status_2 ) \n   4'bx1x1 : begin\n     reg_18 = clk_16;\n   end\n   7'b1x001x1 : begin\n     clk_2 = fsm_9;\n   end\n   default : begin \n     rst_15 = sig_11;\n   end\nendcase",
        "Assertion": "property name: ( error_status_2 ) == ( 4'bx1x1 ) |-> reg_18 == clk_16 ;endproperty \nproperty name: ( error_status_2 ) == ( 7'b1x001x1 ) |-> clk_2 == fsm_9 ;endproperty \nproperty name; ( ( error_status_2 ) != 4'bx1x1 ) || ( error_status_2 ) != 7'b1x001x1 ) ) |-> rst_15 == sig_11 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( status_register_buffer_4 ) \n   7'b0111001 : begin\n     auth_3 = tx_2;\n   end\n   6'h1c : begin\n     reg_3 = core_7;\n   end\n   rx_18 : begin\n     auth_12 = rx_11;\n   end\n   7'b0001001 : begin\n     err_10 = hw_16;\n   end\n   default : begin \n     core_20 = auth_13;\n   end\nendcase",
        "Assertion": "property name: ( status_register_buffer_4 ) == ( 7'b0111001 ) |-> auth_3 == tx_2 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 6'h1c ) |-> reg_3 == core_7 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( rx_18 ) |-> auth_12 == rx_11 ;endproperty \nproperty name: ( status_register_buffer_4 ) == ( 7'b0001001 ) |-> err_10 == hw_16 ;endproperty \nproperty name; ( ( status_register_buffer_4 ) != 7'b0111001 ) || ( ( status_register_buffer_4 ) != 6'h1c ) || ( ( status_register_buffer_4 ) != rx_18 ) || ( status_register_buffer_4 ) != 7'b0001001 ) ) |-> core_20 == auth_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_register_11 ) \n   7'b01x0110 : begin\n     core_9 = fsm_15;\n   end\n   default : begin \n     chip_17 = err_7;\n   end\nendcase",
        "Assertion": "property name: ( output_register_11 ) == ( 7'b01x0110 ) |-> core_9 == fsm_15 ;endproperty \nproperty name; ( output_register_11 ) != 7'b01x0110 ) ) |-> chip_17 == err_7 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( input_status_8 ) \n   7'bx0xx1xx : begin\n     err_17 = sig_20;\n   end\n   7'bx001xx0 : begin\n     rx_6 = rx_13;\n   end\n   5'bx0000 : begin\n     fsm_8 = clk_8;\n   end\n   7'b1x0x101 : begin\n     auth_11 = rst_17;\n   end\n   default : begin \n     hw_1 = rx_16;\n   end\nendcase",
        "Assertion": "property name: ( input_status_8 ) == ( 7'bx0xx1xx ) |-> err_17 == sig_20 ;endproperty \nproperty name: ( input_status_8 ) == ( 7'bx001xx0 ) |-> rx_6 == rx_13 ;endproperty \nproperty name: ( input_status_8 ) == ( 5'bx0000 ) |-> fsm_8 == clk_8 ;endproperty \nproperty name: ( input_status_8 ) == ( 7'b1x0x101 ) |-> auth_11 == rst_17 ;endproperty \nproperty name; ( ( input_status_8 ) != 7'bx0xx1xx ) || ( ( input_status_8 ) != 7'bx001xx0 ) || ( ( input_status_8 ) != 5'bx0000 ) || ( input_status_8 ) != 7'b1x0x101 ) ) |-> hw_1 == rx_16 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( command_register_2 ) \n   6'bx01100 : begin\n     sig_15 = chip_9;\n   end\n   default : begin \n     data_16 = rst_20;\n   end\nendcase",
        "Assertion": "property name: ( command_register_2 ) == ( 6'bx01100 ) |-> sig_15 == chip_9 ;endproperty \nproperty name; ( command_register_2 ) != 6'bx01100 ) ) |-> data_16 == rst_20 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( transfer_complete_3 ) \n   6'bx101x0 : begin\n     data_6 = cfg_6;\n   end\n   6'bx10100 : begin\n     data_8 = auth_19;\n   end\n   7'bxxx1xxx : begin\n     err_10 = data_6;\n   end\n   default : begin \n     clk_6 = hw_14;\n   end\nendcase",
        "Assertion": "property name: ( transfer_complete_3 ) == ( 6'bx101x0 ) |-> data_6 == cfg_6 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 6'bx10100 ) |-> data_8 == auth_19 ;endproperty \nproperty name: ( transfer_complete_3 ) == ( 7'bxxx1xxx ) |-> err_10 == data_6 ;endproperty \nproperty name; ( ( transfer_complete_3 ) != 6'bx101x0 ) || ( ( transfer_complete_3 ) != 6'bx10100 ) || ( transfer_complete_3 ) != 7'bxxx1xxx ) ) |-> clk_6 == hw_14 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( control_register_14 ) \n   7'h2e : begin\n     cfg_17 = auth_11;\n   end\n   7'bx11100x : begin\n     clk_5 = cfg_9;\n   end\n   7'h68 : begin\n     core_8 = core_6;\n   end\n   err_5 : begin\n     core_5 = fsm_14;\n   end\n   default : begin \n     cfg_3 = fsm_5;\n   end\nendcase",
        "Assertion": "property name: ( control_register_14 ) == ( 7'h2e ) |-> cfg_17 == auth_11 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'bx11100x ) |-> clk_5 == cfg_9 ;endproperty \nproperty name: ( control_register_14 ) == ( 7'h68 ) |-> core_8 == core_6 ;endproperty \nproperty name: ( control_register_14 ) == ( err_5 ) |-> core_5 == fsm_14 ;endproperty \nproperty name; ( ( control_register_14 ) != 7'h2e ) || ( ( control_register_14 ) != 7'bx11100x ) || ( ( control_register_14 ) != 7'h68 ) || ( control_register_14 ) != err_5 ) ) |-> cfg_3 == fsm_5 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_18 ) \n   7'bxx0x1x0 : begin\n     chip_19 = sig_18;\n   end\n   7'b0100010 : begin\n     fsm_3 = err_11;\n   end\n   7'b0xxxx0x : begin\n     reg_8 = auth_14;\n   end\n   7'bx01x10x : begin\n     data_12 = core_3;\n   end\n   5'bxx001 : begin\n     rst_19 = cfg_12;\n   end\n   default : begin \n     auth_1 = fsm_13;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_18 ) == ( 7'bxx0x1x0 ) |-> chip_19 == sig_18 ;endproperty \nproperty name: ( data_status_register_18 ) == ( 7'b0100010 ) |-> fsm_3 == err_11 ;endproperty \nproperty name: ( data_status_register_18 ) == ( 7'b0xxxx0x ) |-> reg_8 == auth_14 ;endproperty \nproperty name: ( data_status_register_18 ) == ( 7'bx01x10x ) |-> data_12 == core_3 ;endproperty \nproperty name: ( data_status_register_18 ) == ( 5'bxx001 ) |-> rst_19 == cfg_12 ;endproperty \nproperty name; ( ( data_status_register_18 ) != 7'bxx0x1x0 ) || ( ( data_status_register_18 ) != 7'b0100010 ) || ( ( data_status_register_18 ) != 7'b0xxxx0x ) || ( ( data_status_register_18 ) != 7'bx01x10x ) || ( data_status_register_18 ) != 5'bxx001 ) ) |-> auth_1 == fsm_13 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_request_12 ) \n   fsm_15 : begin\n     err_18 = core_3;\n   end\n   7'b011xx10 : begin\n     rx_11 = auth_11;\n   end\n   3'b101 : begin\n     hw_13 = fsm_7;\n   end\n   3'bxx1 : begin\n     rst_2 = auth_20;\n   end\n   default : begin \n     hw_8 = hw_19;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_request_12 ) == ( fsm_15 ) |-> err_18 == core_3 ;endproperty \nproperty name: ( interrupt_request_12 ) == ( 7'b011xx10 ) |-> rx_11 == auth_11 ;endproperty \nproperty name: ( interrupt_request_12 ) == ( 3'b101 ) |-> hw_13 == fsm_7 ;endproperty \nproperty name: ( interrupt_request_12 ) == ( 3'bxx1 ) |-> rst_2 == auth_20 ;endproperty \nproperty name; ( ( interrupt_request_12 ) != fsm_15 ) || ( ( interrupt_request_12 ) != 7'b011xx10 ) || ( ( interrupt_request_12 ) != 3'b101 ) || ( interrupt_request_12 ) != 3'bxx1 ) ) |-> hw_8 == hw_19 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( interrupt_control_status_7 ) \n   7'h65 : begin\n     clk_2 = cfg_14;\n   end\n   6'bx1010x : begin\n     chip_5 = clk_19;\n   end\n   default : begin \n     rx_9 = cfg_6;\n   end\nendcase",
        "Assertion": "property name: ( interrupt_control_status_7 ) == ( 7'h65 ) |-> clk_2 == cfg_14 ;endproperty \nproperty name: ( interrupt_control_status_7 ) == ( 6'bx1010x ) |-> chip_5 == clk_19 ;endproperty \nproperty name; ( ( interrupt_control_status_7 ) != 7'h65 ) || ( interrupt_control_status_7 ) != 6'bx1010x ) ) |-> rx_9 == cfg_6 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( output_buffer_status_18 ) \n   7'b11x01x0 : begin\n     auth_17 = tx_14;\n   end\n   default : begin \n     tx_4 = auth_4;\n   end\nendcase",
        "Assertion": "property name: ( output_buffer_status_18 ) == ( 7'b11x01x0 ) |-> auth_17 == tx_14 ;endproperty \nproperty name; ( output_buffer_status_18 ) != 7'b11x01x0 ) ) |-> tx_4 == auth_4 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_7 ) \n   7'bx0111x0 : begin\n     reg_5 = hw_3;\n   end\n   7'b00001x1 : begin\n     fsm_5 = err_10;\n   end\n   5'b1x0xx : begin\n     sig_7 = auth_1;\n   end\n   7'b01x1x0x : begin\n     reg_19 = sig_14;\n   end\n   7'bx001111 : begin\n     core_8 = reg_6;\n   end\n   default : begin \n     chip_4 = reg_9;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_7 ) == ( 7'bx0111x0 ) |-> reg_5 == hw_3 ;endproperty \nproperty name: ( data_status_register_7 ) == ( 7'b00001x1 ) |-> fsm_5 == err_10 ;endproperty \nproperty name: ( data_status_register_7 ) == ( 5'b1x0xx ) |-> sig_7 == auth_1 ;endproperty \nproperty name: ( data_status_register_7 ) == ( 7'b01x1x0x ) |-> reg_19 == sig_14 ;endproperty \nproperty name: ( data_status_register_7 ) == ( 7'bx001111 ) |-> core_8 == reg_6 ;endproperty \nproperty name; ( ( data_status_register_7 ) != 7'bx0111x0 ) || ( ( data_status_register_7 ) != 7'b00001x1 ) || ( ( data_status_register_7 ) != 5'b1x0xx ) || ( ( data_status_register_7 ) != 7'b01x1x0x ) || ( data_status_register_7 ) != 7'bx001111 ) ) |-> chip_4 == reg_9 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( ready_signal_17 ) \n   6'hxx : begin\n     tx_13 = rst_11;\n   end\n   reg_1 : begin\n     rx_20 = clk_19;\n   end\n   default : begin \n     data_13 = cfg_3;\n   end\nendcase",
        "Assertion": "property name: ( ready_signal_17 ) == ( 6'hxx ) |-> tx_13 == rst_11 ;endproperty \nproperty name: ( ready_signal_17 ) == ( reg_1 ) |-> rx_20 == clk_19 ;endproperty \nproperty name; ( ( ready_signal_17 ) != 6'hxx ) || ( ready_signal_17 ) != reg_1 ) ) |-> data_13 == cfg_3 ; endproperty \n ",
        "Synchronous": "False"
    },
    {
        "Code": "case ( data_status_register_1 ) \n   fsm_2 : begin\n     chip_17 = tx_5;\n   end\n   6'b1011xx : begin\n     clk_11 = chip_3;\n   end\n   6'b0x0x00 : begin\n     rx_11 = clk_9;\n   end\n   2'b01 : begin\n     cfg_2 = clk_16;\n   end\n   default : begin \n     tx_7 = chip_2;\n   end\nendcase",
        "Assertion": "property name: ( data_status_register_1 ) == ( fsm_2 ) |-> chip_17 == tx_5 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 6'b1011xx ) |-> clk_11 == chip_3 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 6'b0x0x00 ) |-> rx_11 == clk_9 ;endproperty \nproperty name: ( data_status_register_1 ) == ( 2'b01 ) |-> cfg_2 == clk_16 ;endproperty \nproperty name; ( ( data_status_register_1 ) != fsm_2 ) || ( ( data_status_register_1 ) != 6'b1011xx ) || ( ( data_status_register_1 ) != 6'b0x0x00 ) || ( data_status_register_1 ) != 2'b01 ) ) |-> tx_7 == chip_2 ; endproperty \n ",
        "Synchronous": "False"
    }
]