$date
	Sun Jun 14 14:14:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var integer 32 " i [31:0] $end
$scope module mips1 $end
$var wire 4 # aluctl [3:0] $end
$var wire 2 $ aluop [1:0] $end
$var wire 2 % aluop_s3 [1:0] $end
$var wire 32 & alurslt [31:0] $end
$var wire 32 ' alurslt_s4 [31:0] $end
$var wire 32 ( alurslt_s5 [31:0] $end
$var wire 1 ) alusrc $end
$var wire 32 * alusrc_data2 [31:0] $end
$var wire 1 + alusrc_s3 $end
$var wire 32 , baddr_s2 [31:0] $end
$var wire 32 - baddr_s3 [31:0] $end
$var wire 32 . baddr_s4 [31:0] $end
$var wire 1 / branch_eq_s2 $end
$var wire 1 0 branch_eq_s3 $end
$var wire 1 1 branch_eq_s4 $end
$var wire 1 2 branch_ne_s2 $end
$var wire 1 3 branch_ne_s3 $end
$var wire 1 4 branch_ne_s4 $end
$var wire 1 5 clk $end
$var wire 32 6 data1 [31:0] $end
$var wire 32 7 data1_s3 [31:0] $end
$var wire 32 8 data2 [31:0] $end
$var wire 32 9 data2_s3 [31:0] $end
$var wire 32 : data2_s4 [31:0] $end
$var wire 6 ; funct [5:0] $end
$var wire 16 < imm [15:0] $end
$var wire 32 = inst [31:0] $end
$var wire 32 > inst_s2 [31:0] $end
$var wire 32 ? jaddr_s2 [31:0] $end
$var wire 32 @ jaddr_s3 [31:0] $end
$var wire 32 A jaddr_s4 [31:0] $end
$var wire 1 B jump_s2 $end
$var wire 1 C jump_s3 $end
$var wire 1 D jump_s4 $end
$var wire 1 E memread $end
$var wire 1 F memread_s3 $end
$var wire 1 G memread_s4 $end
$var wire 1 H memtoreg $end
$var wire 1 I memtoreg_s3 $end
$var wire 1 J memtoreg_s4 $end
$var wire 1 K memtoreg_s5 $end
$var wire 1 L memwrite $end
$var wire 1 M memwrite_s3 $end
$var wire 1 N memwrite_s4 $end
$var wire 6 O opcode [5:0] $end
$var wire 32 P pc4 [31:0] $end
$var wire 32 Q pc4_s2 [31:0] $end
$var wire 32 R pc4_s3 [31:0] $end
$var wire 5 S rd [4:0] $end
$var wire 5 T rd_s3 [4:0] $end
$var wire 32 U rdata [31:0] $end
$var wire 32 V rdata_s5 [31:0] $end
$var wire 1 W regdst $end
$var wire 1 X regdst_s3 $end
$var wire 1 Y regwrite $end
$var wire 1 Z regwrite_s3 $end
$var wire 1 [ regwrite_s4 $end
$var wire 1 \ regwrite_s5 $end
$var wire 5 ] rs [4:0] $end
$var wire 5 ^ rs_s3 [4:0] $end
$var wire 5 _ rt [4:0] $end
$var wire 5 ` rt_s3 [4:0] $end
$var wire 32 a seimm [31:0] $end
$var wire 32 b seimm_s3 [31:0] $end
$var wire 32 c seimm_sl2 [31:0] $end
$var wire 5 d shamt [4:0] $end
$var wire 32 e wrdata_s5 [31:0] $end
$var wire 5 f wrreg [4:0] $end
$var wire 5 g wrreg_s4 [4:0] $end
$var wire 5 h wrreg_s5 [4:0] $end
$var wire 1 i zero_s3 $end
$var wire 1 j zero_s4 $end
$var reg 1 k flush_s1 $end
$var reg 1 l flush_s2 $end
$var reg 1 m flush_s3 $end
$var reg 2 n forward_a [1:0] $end
$var reg 2 o forward_b [1:0] $end
$var reg 32 p fw_data1_s3 [31:0] $end
$var reg 32 q fw_data2_s3 [31:0] $end
$var reg 32 r pc [31:0] $end
$var reg 1 s pcsrc $end
$var reg 1 t stall_s1_s2 $end
$scope module regr_pc4_s2 $end
$var wire 1 u clear $end
$var wire 1 5 clk $end
$var wire 1 v hold $end
$var wire 32 w in [31:0] $end
$var reg 32 x out [31:0] $end
$upscope $end
$scope module im1 $end
$var wire 32 y addr [31:0] $end
$var wire 1 5 clk $end
$var wire 32 z data [31:0] $end
$upscope $end
$scope module regr_im_s2 $end
$var wire 1 u clear $end
$var wire 1 5 clk $end
$var wire 1 v hold $end
$var wire 32 { in [31:0] $end
$var reg 32 | out [31:0] $end
$upscope $end
$scope module regm1 $end
$var wire 1 5 clk $end
$var wire 32 } data1 [31:0] $end
$var wire 32 ~ data2 [31:0] $end
$var wire 5 !" read1 [4:0] $end
$var wire 5 "" read2 [4:0] $end
$var wire 1 \ regwrite $end
$var wire 32 #" wrdata [31:0] $end
$var wire 5 $" wrreg [4:0] $end
$var reg 32 %" _data1 [31:0] $end
$var reg 32 &" _data2 [31:0] $end
$upscope $end
$scope module regr_s2_rs $end
$var wire 1 '" clear $end
$var wire 1 5 clk $end
$var wire 1 v hold $end
$var wire 5 (" in [4:0] $end
$var reg 5 )" out [4:0] $end
$upscope $end
$scope module reg_s2_mem $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 v hold $end
$var wire 64 +" in [63:0] $end
$var reg 64 ," out [63:0] $end
$upscope $end
$scope module reg_s2_seimm $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 v hold $end
$var wire 32 -" in [31:0] $end
$var reg 32 ." out [31:0] $end
$upscope $end
$scope module reg_s2_rt_rd $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 v hold $end
$var wire 10 /" in [9:0] $end
$var reg 10 0" out [9:0] $end
$upscope $end
$scope module reg_pc4_s2 $end
$var wire 1 1" clear $end
$var wire 1 5 clk $end
$var wire 1 v hold $end
$var wire 32 2" in [31:0] $end
$var reg 32 3" out [31:0] $end
$upscope $end
$scope module ctl1 $end
$var wire 6 4" opcode [5:0] $end
$var reg 2 5" aluop [1:0] $end
$var reg 1 6" alusrc $end
$var reg 1 7" branch_eq $end
$var reg 1 8" branch_ne $end
$var reg 1 9" jump $end
$var reg 1 :" memread $end
$var reg 1 ;" memtoreg $end
$var reg 1 <" memwrite $end
$var reg 1 =" regdst $end
$var reg 1 >" regwrite $end
$upscope $end
$scope module reg_s2_control $end
$var wire 1 v clear $end
$var wire 1 5 clk $end
$var wire 1 ?" hold $end
$var wire 8 @" in [7:0] $end
$var reg 8 A" out [7:0] $end
$upscope $end
$scope module branch_s2_s3 $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 B" hold $end
$var wire 2 C" in [1:0] $end
$var reg 2 D" out [1:0] $end
$upscope $end
$scope module baddr_s2_s3 $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 E" hold $end
$var wire 32 F" in [31:0] $end
$var reg 32 G" out [31:0] $end
$upscope $end
$scope module reg_jump_s3 $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 H" hold $end
$var wire 1 B in $end
$var reg 1 I" out $end
$upscope $end
$scope module reg_jaddr_s3 $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 J" hold $end
$var wire 32 K" in [31:0] $end
$var reg 32 L" out [31:0] $end
$upscope $end
$scope module reg_s3 $end
$var wire 1 *" clear $end
$var wire 1 5 clk $end
$var wire 1 M" hold $end
$var wire 4 N" in [3:0] $end
$var reg 4 O" out [3:0] $end
$upscope $end
$scope module alu_ctl1 $end
$var wire 2 P" aluop [1:0] $end
$var wire 6 Q" funct [5:0] $end
$var reg 4 R" _funct [3:0] $end
$var reg 4 S" aluctl [3:0] $end
$upscope $end
$scope module alu1 $end
$var wire 32 T" a [31:0] $end
$var wire 32 U" add_ab [31:0] $end
$var wire 32 V" b [31:0] $end
$var wire 4 W" ctl [3:0] $end
$var wire 1 X" oflow $end
$var wire 1 Y" oflow_add $end
$var wire 1 Z" oflow_sub $end
$var wire 1 [" slt $end
$var wire 32 \" sub_ab [31:0] $end
$var wire 1 i zero $end
$var reg 32 ]" out [31:0] $end
$upscope $end
$scope module reg_zero_s3_s4 $end
$var wire 1 ^" clear $end
$var wire 1 5 clk $end
$var wire 1 _" hold $end
$var wire 1 i in $end
$var reg 1 `" out $end
$upscope $end
$scope module reg_alurslt $end
$var wire 1 a" clear $end
$var wire 1 5 clk $end
$var wire 1 b" hold $end
$var wire 32 c" in [31:0] $end
$var reg 32 d" out [31:0] $end
$upscope $end
$scope module reg_data2_s3 $end
$var wire 1 a" clear $end
$var wire 1 5 clk $end
$var wire 1 e" hold $end
$var wire 32 f" in [31:0] $end
$var reg 32 g" out [31:0] $end
$upscope $end
$scope module reg_wrreg $end
$var wire 1 a" clear $end
$var wire 1 5 clk $end
$var wire 1 h" hold $end
$var wire 5 i" in [4:0] $end
$var reg 5 j" out [4:0] $end
$upscope $end
$scope module branch_s3_s4 $end
$var wire 1 a" clear $end
$var wire 1 5 clk $end
$var wire 1 k" hold $end
$var wire 2 l" in [1:0] $end
$var reg 2 m" out [1:0] $end
$upscope $end
$scope module baddr_s3_s4 $end
$var wire 1 a" clear $end
$var wire 1 5 clk $end
$var wire 1 n" hold $end
$var wire 32 o" in [31:0] $end
$var reg 32 p" out [31:0] $end
$upscope $end
$scope module reg_jump_s4 $end
$var wire 1 a" clear $end
$var wire 1 5 clk $end
$var wire 1 q" hold $end
$var wire 1 C in $end
$var reg 1 r" out $end
$upscope $end
$scope module reg_jaddr_s4 $end
$var wire 1 a" clear $end
$var wire 1 5 clk $end
$var wire 1 s" hold $end
$var wire 32 t" in [31:0] $end
$var reg 32 u" out [31:0] $end
$upscope $end
$scope module reg_regwrite_s4 $end
$var wire 1 v" clear $end
$var wire 1 5 clk $end
$var wire 1 w" hold $end
$var wire 2 x" in [1:0] $end
$var reg 2 y" out [1:0] $end
$upscope $end
$scope module dm1 $end
$var wire 7 z" addr [6:0] $end
$var wire 1 5 clk $end
$var wire 1 G rd $end
$var wire 32 {" rdata [31:0] $end
$var wire 32 |" wdata [31:0] $end
$var wire 1 N wr $end
$upscope $end
$scope module reg_rdata_s4 $end
$var wire 1 }" clear $end
$var wire 1 5 clk $end
$var wire 1 ~" hold $end
$var wire 32 !# in [31:0] $end
$var reg 32 "# out [31:0] $end
$upscope $end
$scope module reg_alurslt_s4 $end
$var wire 1 ## clear $end
$var wire 1 5 clk $end
$var wire 1 $# hold $end
$var wire 32 %# in [31:0] $end
$var reg 32 &# out [31:0] $end
$upscope $end
$scope module reg_wrreg_s4 $end
$var wire 1 '# clear $end
$var wire 1 5 clk $end
$var wire 1 (# hold $end
$var wire 5 )# in [4:0] $end
$var reg 5 *# out [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *#
bx )#
0(#
0'#
bx &#
bx %#
0$#
0##
bx "#
bx !#
0~"
0}"
bx |"
bx {"
bx z"
bx y"
bx x"
0w"
0v"
bx u"
bx t"
0s"
xr"
0q"
bx p"
bx o"
0n"
bx m"
bx l"
0k"
bx j"
bx i"
0h"
bx g"
bx f"
0e"
bx d"
bx c"
0b"
0a"
x`"
0_"
0^"
bx ]"
bx \"
x["
xZ"
xY"
xX"
b0 W"
bx V"
bx U"
bx T"
b0 S"
b0 R"
bx Q"
bx P"
bx O"
bx N"
0M"
bx L"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 K"
0J"
xI"
0H"
bx G"
bx F"
0E"
bx D"
b0 C"
0B"
bx A"
b10001010 @"
0?"
1>"
1="
0<"
0;"
0:"
09"
08"
07"
06"
b10 5"
bx 4"
bx 3"
bx 2"
01"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
0*"
bx )"
bx ("
0'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
b100000000010000000000000000101 {
b100000000010000000000000000101 z
b0 y
bx x
b100 w
0v
0u
0t
0s
b0 r
bx q
bx p
b0 o
b0 n
0m
0l
0k
xj
xi
bx h
bx g
bx f
bx e
bx d
bx00 c
bx b
bx a
bx `
bx _
bx ^
bx ]
x\
x[
xZ
1Y
xX
1W
bx V
bx U
bx T
bx S
bx R
bx Q
b100 P
bx O
xN
xM
0L
xK
xJ
xI
0H
xG
xF
0E
xD
xC
0B
bx A
bx @
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 ?
bx >
b100000000010000000000000000101 =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
05
x4
x3
02
x1
x0
0/
bx .
bx -
bx ,
x+
bx *
0)
bx (
bx '
bx &
bx %
b10 $
b0 #
b0 "
0!
$end
#5
16"
1)
b0 5"
b0 $
0="
b11 @"
0W
b11000 ,
b11000 F"
b10100 c
b0 %"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx +"
b0 6
b0 }
b101 a
b101 -"
b1000000000000000010100 ?
b1000000000000000010100 K"
b0 d
b101 <
b0 S
b100000000 /"
b1000 _
b1000 ""
b0 ]
b0 !"
b0 ("
b1000 O
b1000 4"
0+
1Z
b10 %
b10 P"
0I
0M
b1000 N"
0F
1X
03
b0 l"
00
b1000 P
b1000 w
b100000000010010000000000000111 =
b100000000010010000000000000111 z
b100000000010010000000000000111 {
b100 x
b100 Q
b100 2"
b100000000010000000000000000101 |
b100000000010000000000000000101 >
b10001010 A"
b0 D"
0I"
0C
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 L"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 @
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 t"
b100 r
b100 y
b1 "
1!
15
#10
0!
05
#15
b101 ]"
0i
b101 c"
b101 &
0X"
1["
0Y"
1Z"
b11111111111111111111111111111011 \"
b101 U"
b101 *
b101 V"
b10 S"
b10 #
b10 W"
b1000 f
b1000 i"
b1 R"
b0 p
b0 T"
b11100 c
b1100 P
b1100 w
b100000000010100000000000001001 =
b100000000010100000000000001001 z
b100000000010100000000000001001 {
04
01
0N
0G
0J
b10 x"
1[
1+
b0 %
b0 P"
0X
b0 T
b1000 `
b101 ;
b101 Q"
b0 7
b111 a
b111 -"
b1001000000000000011100 ?
b1001000000000000011100 K"
b111 <
b100100000 /"
b1001 _
b1001 ""
b1000 r
b1000 y
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 u"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 A
0r"
0D
b0 m"
b1000 O"
b1000000000000000010100 L"
b1000000000000000010100 @
b1000000000000000010100 t"
b11000 G"
b11000 -
b11000 o"
b11 A"
b100 3"
b100 R
b100000000 0"
b101 ."
b101 b
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ,"
b0 )"
b0 ^
b100000000010010000000000000111 |
b100000000010010000000000000111 >
b1000 x
b100100 ,
b100100 F"
b1000 Q
b1000 2"
b10 "
1!
15
#20
0!
05
#25
b111 ]"
b111 c"
b111 &
b0 o
b100100 c
b1100 R"
b1001 f
b1001 i"
b1 z"
b1001 a
b1001 -"
b1010000000000000100100 ?
b1010000000000000100100 K"
b1001 <
b101000000 /"
b1010 _
b1010 ""
b111 ;
b111 Q"
b11111111111111111111111111111001 \"
b111 U"
b111 *
b111 V"
b1001 `
b101 '
b101 %#
0K
1\
b10000 P
b10000 w
b10101100000010000000000000000000 =
b10101100000010000000000000000000 z
b10101100000010000000000000000000 {
b1100 x
b110000 ,
b110000 F"
b1100 Q
b1100 2"
b100000000010100000000000001001 |
b100000000010100000000000001001 >
b111 ."
b111 b
b100100000 0"
b1000 3"
b1000 R
b100100 G"
b100100 -
b100100 o"
b1001000000000000011100 L"
b1001000000000000011100 @
b1001000000000000011100 t"
0`"
0j
b101 d"
b1000 j"
b1000 g
b1000 )#
b11000 p"
b11000 .
b1000000000000000010100 u"
b1000000000000000010100 A
b10 y"
b1100 r
b1100 y
b11 "
1!
15
#30
0!
05
#35
b1001 ]"
b1001 c"
b1001 &
0>"
0Y
1<"
1L
1="
1W
16"
1)
b0 5"
b10100001 @"
b0 $
b1010 f
b1010 i"
b0 R"
b0 c
b10100 P
b10100 w
b10101100000010010000000000000100 =
b10101100000010010000000000000100 z
b10101100000010010000000000000100 {
b101 &"
b101 +"
b101 8
b101 ~
b101 e
b101 #"
b111 '
b111 %#
b1010 `
b1001 ;
b1001 Q"
b11111111111111111111111111110111 \"
b1001 U"
b1001 *
b1001 V"
b0 a
b0 -"
b1000000000000000000000 ?
b1000000000000000000000 K"
b0 <
b100000000 /"
b1000 _
b1000 ""
b101011 O
b101011 4"
b10000 r
b10000 y
b1000 *#
b1000 h
b1000 $"
b101 &#
b101 (
b1001000000000000011100 u"
b1001000000000000011100 A
b100100 p"
b100100 .
b1001 j"
b1001 g
b1001 )#
b111 d"
b1010000000000000100100 L"
b1010000000000000100100 @
b1010000000000000100100 t"
b110000 G"
b110000 -
b110000 o"
b1100 3"
b1100 R
b101000000 0"
b1001 ."
b1001 b
b10101100000010000000000000000000 |
b10101100000010000000000000000000 >
b10000 x
b10000 ,
b10000 F"
b10000 Q
b10000 2"
b100 "
1!
15
#40
0!
05
#45
b0 ]"
1i
b0 c"
b0 &
b0 o
0["
0Z"
b10000 c
b10 R"
b0 f
b0 i"
b10 z"
b111 &"
b111 +"
b111 8
b111 ~
b101 q
b101 f"
b100 a
b100 -"
b1001000000000000010000 ?
b1001000000000000010000 K"
b100 <
b100100000 /"
b1001 _
b1001 ""
b101 9
b0 ;
b0 Q"
b0 \"
b0 U"
b0 *
b0 V"
b1000 `
0Z
b1 N"
1M
1X
b1001 '
b1001 %#
b111 e
b111 #"
b11000 P
b11000 w
b10001100000010100000000000000100 =
b10001100000010100000000000000100 z
b10001100000010100000000000000100 {
b10100 x
b100100 ,
b100100 F"
b10100 Q
b10100 2"
b10101100000010010000000000000100 |
b10101100000010010000000000000100 >
b101 ,"
b0 ."
b0 b
b100000000 0"
b10000 3"
b10000 R
b10100001 A"
b10000 G"
b10000 -
b10000 o"
b1000000000000000000000 L"
b1000000000000000000000 @
b1000000000000000000000 t"
b1001 d"
b1010 j"
b1010 g
b1010 )#
b110000 p"
b110000 .
b1010000000000000100100 u"
b1010000000000000100100 A
b111 &#
b111 (
b1001 *#
b1001 h
b1001 $"
b10100 r
b10100 y
b101 "
1!
15
#50
0!
05
#55
b100 ]"
0i
b100 c"
b100 &
1;"
1H
0="
0W
1:"
1E
1>"
1Y
0<"
0L
16"
1)
b0 5"
b1010011 @"
b0 $
1["
1Z"
b1001 &"
b1001 +"
b1001 8
b1001 ~
b0 z"
b101 U
b101 {"
b101 !#
b0 R"
b111 q
b111 f"
b11100 P
b11100 w
b1000010100101100000100000 =
b1000010100101100000100000 z
b1000010100101100000100000 {
b1001 e
b1001 #"
b0 '
b0 %#
1N
b0 x"
0[
b1001 `
b100 ;
b100 Q"
b11111111111111111111111111111100 \"
b100 U"
b100 *
b100 V"
b111 9
b1010000000000000010000 ?
b1010000000000000010000 K"
b101000000 /"
b1010 _
b1010 ""
b100011 O
b100011 4"
b11000 r
b11000 y
b1010 *#
b1010 h
b1010 $"
b1001 &#
b1001 (
b1000000000000000000000 u"
b1000000000000000000000 A
b10000 p"
b10000 .
b0 j"
b0 g
b0 )#
b101 g"
b101 :
b101 |"
b0 d"
1`"
1j
b1 O"
b1001000000000000010000 L"
b1001000000000000010000 @
b1001000000000000010000 t"
b100100 G"
b100100 -
b100100 o"
b10100 3"
b10100 R
b100100000 0"
b100 ."
b100 b
b111 ,"
b10001100000010100000000000000100 |
b10001100000010100000000000000100 >
b11000 x
b101000 ,
b101000 F"
b11000 Q
b11000 2"
b110 "
1!
15
#60
0!
05
#65
1="
1W
0;"
0H
0:"
0E
06"
0)
b10 5"
b10001010 @"
b10 $
1t
1v
b0 n
b10110000010000000 c
b1010 f
b1010 i"
b1 z"
b101 %"
b10100000000000000000000000000001001 +"
b101 6
b101 }
b1001 q
b1001 f"
b101100000100000 a
b101100000100000 -"
b100001010010110000010000000 ?
b100001010010110000010000000 K"
b101100000100000 <
b101001011 /"
b1011 S
b1000 ]
b1000 !"
b1000 ("
b0 O
b0 4"
b1001 9
b1010 `
1Z
1I
0M
b1110 N"
1F
0X
b100 '
b100 %#
b111 U
b111 {"
b111 !#
0\
b0 e
b0 #"
b100000 P
b100000 w
b0 =
b0 z
b0 {
b11100 x
b10110000010011100 ,
b10110000010011100 F"
b11100 Q
b11100 2"
b1000010100101100000100000 |
b1000010100101100000100000 >
b1001 ,"
b101000000 0"
b11000 3"
b11000 R
b1010011 A"
b101000 G"
b101000 -
b101000 o"
b1010000000000000010000 L"
b1010000000000000010000 @
b1010000000000000010000 t"
0`"
0j
b100 d"
b111 g"
b111 :
b111 |"
b100100 p"
b100100 .
b1001000000000000010000 u"
b1001000000000000010000 A
b0 y"
b101 "#
b101 V
b0 &#
b0 (
b0 *#
b0 h
b0 $"
b11100 r
b11100 y
b111 "
1!
15
#70
0!
05
#75
b100 q
b100 f"
b100 ]"
b100 c"
b100 &
0t
0v
b1 o
b11111111111111111111111111111100 \"
b100 U"
b100 *
b100 V"
b100 e
b100 #"
0N
1G
1J
b11 x"
1[
0+
0Z
0I
b0 N"
0F
b100 &#
b100 (
b111 "#
b111 V
b1010000000000000010000 u"
b1010000000000000010000 A
b101000 p"
b101000 .
b1010 j"
b1010 g
b1010 )#
b1001 g"
b1001 :
b1001 |"
b1110 O"
b100001010010110000010000000 L"
b100001010010110000010000000 @
b100001010010110000010000000 t"
b10110000010011100 G"
b10110000010011100 -
b10110000010011100 o"
b0 A"
b1000 "
1!
15
#80
0!
05
#85
b111 *
b111 V"
b111 q
b111 f"
b1100 ]"
b1100 c"
b1100 &
b10 o
1["
1Z"
0X"
b111 e
b111 #"
b0 c
b101 p
b101 T"
b11111111111111111111111111111110 \"
b1100 U"
b10 R"
b10 S"
b10 #
b10 W"
b1011 f
b1011 i"
b0 &"
b0 8
b0 ~
b0 %"
b0 +"
b0 6
b0 }
b0 a
b0 -"
b0 ?
b0 K"
b0 <
b0 S
b0 /"
b0 _
b0 ""
b0 ]
b0 !"
b0 ("
b101 7
b100000 ;
b100000 Q"
b1011 T
b1000 N"
1Z
b10 %
b10 P"
1X
0G
0J
b0 x"
0[
1K
1\
b100100 P
b100100 w
bx =
bx z
bx {
b100000 x
b100000 ,
b100000 F"
b100000 Q
b100000 2"
b0 |
b0 >
b1000 )"
b1000 ^
b10100000000000000000000000000001001 ,"
b101100000100000 ."
b101100000100000 b
b101001011 0"
b11100 3"
b11100 R
b10001010 A"
b0 O"
b100 g"
b100 :
b100 |"
b10110000010011100 p"
b10110000010011100 .
b100001010010110000010000000 u"
b100001010010110000010000000 A
b11 y"
b1010 *#
b1010 h
b1010 $"
b100000 r
b100000 y
b1001 "
1!
15
#90
0!
05
#95
1i
0["
0Z"
b0 ]"
b0 c"
b0 &
b0 o
b0 *
b0 V"
b0 q
b0 f"
b100 e
b100 #"
bx U
bx {"
bx !#
b11 z"
b0 f
b0 i"
b0 p
b0 T"
b0 \"
b0 U"
bx00 c
b101000 P
b101000 w
0K
0\
b1100 '
b1100 %#
b10 x"
1[
b0 T
b0 `
b0 ;
b0 Q"
b0 9
b0 7
bx &"
bx 8
bx ~
bx %"
bx +"
bx 6
bx }
bx a
bx -"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 ?
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 K"
bx d
bx <
bx S
bx /"
bx _
bx ""
bx ]
bx !"
bx ("
bx O
bx 4"
b100100 r
b100100 y
b0 y"
b1011 j"
b1011 g
b1011 )#
b111 g"
b111 :
b111 |"
b1100 d"
b1000 O"
b0 L"
b0 @
b0 t"
b100000 G"
b100000 -
b100000 o"
b100000 3"
b100000 R
b0 0"
b0 ."
b0 b
b0 ,"
b0 )"
b0 ^
bx |
bx >
b100100 x
bx ,
bx F"
b100100 Q
b100100 2"
b1010 "
1!
15
#100
0!
05
#105
bx ]"
xi
bx c"
bx &
b0 o
xX"
xY"
xZ"
x["
b0 S"
b0 #
b0 W"
b101 U
b101 {"
b101 !#
bx *
bx V"
b0 R"
bx f
bx i"
b0 z"
bx p
bx T"
bx \"
bx U"
bx q
bx f"
bx 9
bx 7
bx ;
bx Q"
bx T
bx `
b0 '
b0 %#
1\
b1100 e
b1100 #"
b101100 P
b101100 w
b101000 x
b101000 Q
b101000 2"
bx )"
bx ^
bx ,"
bx ."
bx b
bx 0"
b100100 3"
b100100 R
bx G"
bx -
bx o"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 L"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 @
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 t"
1`"
1j
b0 d"
b0 g"
b0 :
b0 |"
b0 j"
b0 g
b0 )#
b100000 p"
b100000 .
b0 u"
b0 A
b10 y"
bx "#
bx V
b1100 &#
b1100 (
b1011 *#
b1011 h
b1011 $"
b101000 r
b101000 y
b1011 "
1!
15
#110
0!
05
#115
bx U
bx {"
bx !#
bx z"
b110000 P
b110000 w
b0 e
b0 #"
bx '
bx %#
b101100 r
b101100 y
b0 *#
b0 h
b0 $"
b0 &#
b0 (
b101 "#
b101 V
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 u"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 A
bx p"
bx .
bx j"
bx g
bx )#
bx g"
bx :
bx |"
bx d"
x`"
xj
b101000 3"
b101000 R
b101100 x
b101100 Q
b101100 2"
b1100 "
1!
15
#120
0!
05
#125
bx e
bx #"
b110100 P
b110100 w
b110000 x
b110000 Q
b110000 2"
b101100 3"
b101100 R
bx "#
bx V
bx &#
bx (
bx *#
bx h
bx $"
b110000 r
b110000 y
b1101 "
1!
15
