============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 21:32:58 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1364)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.914408s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (99.6%)

RUN-1004 : used memory is 288 MB, reserved memory is 265 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13627 instances
RUN-0007 : 7636 luts, 4480 seqs, 1042 mslices, 301 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 14820 nets
RUN-1001 : 8770 nets have 2 pins
RUN-1001 : 4157 nets have [3 - 5] pins
RUN-1001 : 1325 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 221 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1652     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     409     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  54   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 178
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13623 instances, 7636 luts, 4480 seqs, 1343 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Huge net cpuresetn with 1398 pins
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61757, tnet num: 14772, tinst num: 13623, tnode num: 74314, tedge num: 99015.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.356522s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.2%)

RUN-1004 : used memory is 429 MB, reserved memory is 410 MB, peak memory is 429 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14772 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.831241s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.65503e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13623.
PHY-3001 : Level 1 #clusters 1828.
PHY-3001 : End clustering;  0.084694s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.0196e+06, overlap = 574.75
PHY-3002 : Step(2): len = 837005, overlap = 645.938
PHY-3002 : Step(3): len = 647919, overlap = 703
PHY-3002 : Step(4): len = 565280, overlap = 743.25
PHY-3002 : Step(5): len = 449039, overlap = 835.125
PHY-3002 : Step(6): len = 387496, overlap = 880.969
PHY-3002 : Step(7): len = 328684, overlap = 961.812
PHY-3002 : Step(8): len = 291028, overlap = 1009.06
PHY-3002 : Step(9): len = 256348, overlap = 1044.03
PHY-3002 : Step(10): len = 230736, overlap = 1087.91
PHY-3002 : Step(11): len = 214092, overlap = 1128.09
PHY-3002 : Step(12): len = 207261, overlap = 1143.12
PHY-3002 : Step(13): len = 189295, overlap = 1177.84
PHY-3002 : Step(14): len = 174263, overlap = 1192.84
PHY-3002 : Step(15): len = 159999, overlap = 1210.31
PHY-3002 : Step(16): len = 146249, overlap = 1236.88
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.22371e-06
PHY-3002 : Step(17): len = 150544, overlap = 1199.56
PHY-3002 : Step(18): len = 184160, overlap = 1091.56
PHY-3002 : Step(19): len = 195070, overlap = 1052.84
PHY-3002 : Step(20): len = 200960, overlap = 985.594
PHY-3002 : Step(21): len = 198001, overlap = 967.906
PHY-3002 : Step(22): len = 198728, overlap = 936.812
PHY-3002 : Step(23): len = 196516, overlap = 927.719
PHY-3002 : Step(24): len = 194304, overlap = 914.062
PHY-3002 : Step(25): len = 190901, overlap = 914.219
PHY-3002 : Step(26): len = 188680, overlap = 916.25
PHY-3002 : Step(27): len = 184760, overlap = 914.594
PHY-3002 : Step(28): len = 183147, overlap = 920.188
PHY-3002 : Step(29): len = 180494, overlap = 893.656
PHY-3002 : Step(30): len = 179166, overlap = 893.125
PHY-3002 : Step(31): len = 176919, overlap = 888.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.44741e-06
PHY-3002 : Step(32): len = 189564, overlap = 860.438
PHY-3002 : Step(33): len = 208697, overlap = 831.312
PHY-3002 : Step(34): len = 214972, overlap = 814.906
PHY-3002 : Step(35): len = 217277, overlap = 799.062
PHY-3002 : Step(36): len = 216575, overlap = 825.562
PHY-3002 : Step(37): len = 215715, overlap = 857.094
PHY-3002 : Step(38): len = 212619, overlap = 868.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.89483e-06
PHY-3002 : Step(39): len = 228135, overlap = 817.562
PHY-3002 : Step(40): len = 242023, overlap = 759.406
PHY-3002 : Step(41): len = 246044, overlap = 729.656
PHY-3002 : Step(42): len = 248561, overlap = 692.438
PHY-3002 : Step(43): len = 248018, overlap = 671.062
PHY-3002 : Step(44): len = 246874, overlap = 664.125
PHY-3002 : Step(45): len = 244233, overlap = 658.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.78965e-06
PHY-3002 : Step(46): len = 266026, overlap = 602.125
PHY-3002 : Step(47): len = 280004, overlap = 574.688
PHY-3002 : Step(48): len = 288028, overlap = 552.562
PHY-3002 : Step(49): len = 289909, overlap = 552.156
PHY-3002 : Step(50): len = 288032, overlap = 545.594
PHY-3002 : Step(51): len = 287211, overlap = 555.781
PHY-3002 : Step(52): len = 286034, overlap = 544.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.95793e-05
PHY-3002 : Step(53): len = 307965, overlap = 503.531
PHY-3002 : Step(54): len = 325445, overlap = 448.219
PHY-3002 : Step(55): len = 334680, overlap = 423.719
PHY-3002 : Step(56): len = 339765, overlap = 407.75
PHY-3002 : Step(57): len = 341464, overlap = 414.594
PHY-3002 : Step(58): len = 344060, overlap = 401.875
PHY-3002 : Step(59): len = 341675, overlap = 395.312
PHY-3002 : Step(60): len = 340464, overlap = 403.969
PHY-3002 : Step(61): len = 338591, overlap = 418.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.91586e-05
PHY-3002 : Step(62): len = 362454, overlap = 393.406
PHY-3002 : Step(63): len = 378416, overlap = 370.938
PHY-3002 : Step(64): len = 383114, overlap = 320.906
PHY-3002 : Step(65): len = 384670, overlap = 313.906
PHY-3002 : Step(66): len = 384736, overlap = 294.719
PHY-3002 : Step(67): len = 385836, overlap = 296.906
PHY-3002 : Step(68): len = 385292, overlap = 301.75
PHY-3002 : Step(69): len = 385407, overlap = 310.719
PHY-3002 : Step(70): len = 385214, overlap = 317.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.83172e-05
PHY-3002 : Step(71): len = 407463, overlap = 278.656
PHY-3002 : Step(72): len = 421469, overlap = 244.594
PHY-3002 : Step(73): len = 426035, overlap = 227.594
PHY-3002 : Step(74): len = 428649, overlap = 224.219
PHY-3002 : Step(75): len = 430153, overlap = 227.562
PHY-3002 : Step(76): len = 431899, overlap = 214.781
PHY-3002 : Step(77): len = 430106, overlap = 222.375
PHY-3002 : Step(78): len = 429463, overlap = 229.531
PHY-3002 : Step(79): len = 429878, overlap = 219.812
PHY-3002 : Step(80): len = 430864, overlap = 211.844
PHY-3002 : Step(81): len = 429352, overlap = 207.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000156634
PHY-3002 : Step(82): len = 445042, overlap = 182.562
PHY-3002 : Step(83): len = 453937, overlap = 198.938
PHY-3002 : Step(84): len = 455687, overlap = 189.688
PHY-3002 : Step(85): len = 457849, overlap = 183.031
PHY-3002 : Step(86): len = 461392, overlap = 190.625
PHY-3002 : Step(87): len = 463736, overlap = 195.438
PHY-3002 : Step(88): len = 462735, overlap = 182.531
PHY-3002 : Step(89): len = 462238, overlap = 183.812
PHY-3002 : Step(90): len = 463436, overlap = 184.656
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000313269
PHY-3002 : Step(91): len = 472769, overlap = 173.781
PHY-3002 : Step(92): len = 479552, overlap = 162.312
PHY-3002 : Step(93): len = 481709, overlap = 165.938
PHY-3002 : Step(94): len = 482613, overlap = 166.906
PHY-3002 : Step(95): len = 484034, overlap = 165.156
PHY-3002 : Step(96): len = 485531, overlap = 157.656
PHY-3002 : Step(97): len = 485580, overlap = 156.094
PHY-3002 : Step(98): len = 485624, overlap = 152.688
PHY-3002 : Step(99): len = 485792, overlap = 158.906
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000617421
PHY-3002 : Step(100): len = 491988, overlap = 164.219
PHY-3002 : Step(101): len = 496202, overlap = 163.375
PHY-3002 : Step(102): len = 498112, overlap = 162.938
PHY-3002 : Step(103): len = 498892, overlap = 164.469
PHY-3002 : Step(104): len = 500101, overlap = 156.844
PHY-3002 : Step(105): len = 500838, overlap = 164.062
PHY-3002 : Step(106): len = 500590, overlap = 162.562
PHY-3002 : Step(107): len = 501022, overlap = 168.906
PHY-3002 : Step(108): len = 502579, overlap = 166.062
PHY-3002 : Step(109): len = 503819, overlap = 158.281
PHY-3002 : Step(110): len = 503325, overlap = 165.406
PHY-3002 : Step(111): len = 503198, overlap = 167.719
PHY-3002 : Step(112): len = 503558, overlap = 161
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00122483
PHY-3002 : Step(113): len = 506795, overlap = 169.906
PHY-3002 : Step(114): len = 510602, overlap = 159.688
PHY-3002 : Step(115): len = 511739, overlap = 159.312
PHY-3002 : Step(116): len = 512412, overlap = 152.312
PHY-3002 : Step(117): len = 513467, overlap = 154.844
PHY-3002 : Step(118): len = 513817, overlap = 152.031
PHY-3002 : Step(119): len = 513568, overlap = 150.812
PHY-3002 : Step(120): len = 513539, overlap = 147.375
PHY-3002 : Step(121): len = 514015, overlap = 144.5
PHY-3002 : Step(122): len = 514542, overlap = 142.031
PHY-3002 : Step(123): len = 515367, overlap = 144.625
PHY-3002 : Step(124): len = 519991, overlap = 131.281
PHY-3002 : Step(125): len = 521634, overlap = 138.969
PHY-3002 : Step(126): len = 522288, overlap = 143.125
PHY-3002 : Step(127): len = 521902, overlap = 133.438
PHY-3002 : Step(128): len = 521753, overlap = 126.219
PHY-3002 : Step(129): len = 521513, overlap = 131.125
PHY-3002 : Step(130): len = 520898, overlap = 128.469
PHY-3002 : Step(131): len = 519990, overlap = 133.531
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00211535
PHY-3002 : Step(132): len = 521452, overlap = 133.312
PHY-3002 : Step(133): len = 522452, overlap = 130.062
PHY-3002 : Step(134): len = 522642, overlap = 130.812
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00374178
PHY-3002 : Step(135): len = 523568, overlap = 126.75
PHY-3002 : Step(136): len = 524538, overlap = 121.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023570s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14820.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 664872, over cnt = 1646(4%), over = 9451, worst = 47
PHY-1001 : End global iterations;  0.713479s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (129.2%)

PHY-1001 : Congestion index: top1 = 106.12, top5 = 74.71, top10 = 60.97, top15 = 53.17.
PHY-3001 : End congestion estimation;  0.919592s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (124.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14772 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.642474s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0001704
PHY-3002 : Step(137): len = 554205, overlap = 77.4375
PHY-3002 : Step(138): len = 553672, overlap = 76.1562
PHY-3002 : Step(139): len = 553391, overlap = 72.0625
PHY-3002 : Step(140): len = 553942, overlap = 66.9375
PHY-3002 : Step(141): len = 554605, overlap = 61.5
PHY-3002 : Step(142): len = 553954, overlap = 61.7188
PHY-3002 : Step(143): len = 551755, overlap = 57.8438
PHY-3002 : Step(144): len = 547603, overlap = 49.9688
PHY-3002 : Step(145): len = 541609, overlap = 41.3125
PHY-3002 : Step(146): len = 538660, overlap = 38.7812
PHY-3002 : Step(147): len = 535110, overlap = 37.7188
PHY-3002 : Step(148): len = 531703, overlap = 33.4688
PHY-3002 : Step(149): len = 528034, overlap = 32.1562
PHY-3002 : Step(150): len = 524976, overlap = 33.3125
PHY-3002 : Step(151): len = 521779, overlap = 35.9062
PHY-3002 : Step(152): len = 519248, overlap = 34.8438
PHY-3002 : Step(153): len = 516199, overlap = 30.875
PHY-3002 : Step(154): len = 512524, overlap = 28.8125
PHY-3002 : Step(155): len = 510023, overlap = 27.4062
PHY-3002 : Step(156): len = 508202, overlap = 31.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000340799
PHY-3002 : Step(157): len = 509542, overlap = 30.125
PHY-3002 : Step(158): len = 511923, overlap = 28.25
PHY-3002 : Step(159): len = 515058, overlap = 28.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000681599
PHY-3002 : Step(160): len = 517729, overlap = 29.875
PHY-3002 : Step(161): len = 525862, overlap = 34.6875
PHY-3002 : Step(162): len = 533341, overlap = 41.2188
PHY-3002 : Step(163): len = 536401, overlap = 40.9062
PHY-3002 : Step(164): len = 535322, overlap = 40.2188
PHY-3002 : Step(165): len = 532134, overlap = 37.6875
PHY-3002 : Step(166): len = 530333, overlap = 37.8125
PHY-3002 : Step(167): len = 528143, overlap = 35.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00121306
PHY-3002 : Step(168): len = 529452, overlap = 37.875
PHY-3002 : Step(169): len = 533188, overlap = 37.2188
PHY-3002 : Step(170): len = 533773, overlap = 39.2188
PHY-3002 : Step(171): len = 534618, overlap = 42.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00242613
PHY-3002 : Step(172): len = 535601, overlap = 42.4375
PHY-3002 : Step(173): len = 538110, overlap = 40.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 160/14820.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647240, over cnt = 2338(6%), over = 10055, worst = 37
PHY-1001 : End global iterations;  0.946399s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (175.0%)

PHY-1001 : Congestion index: top1 = 82.31, top5 = 63.34, top10 = 55.24, top15 = 50.24.
PHY-3001 : End congestion estimation;  1.171416s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (160.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14772 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.607717s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000260445
PHY-3002 : Step(174): len = 540054, overlap = 206.281
PHY-3002 : Step(175): len = 538892, overlap = 168.5
PHY-3002 : Step(176): len = 538323, overlap = 155.281
PHY-3002 : Step(177): len = 537750, overlap = 143.188
PHY-3002 : Step(178): len = 537239, overlap = 132.406
PHY-3002 : Step(179): len = 537260, overlap = 133.625
PHY-3002 : Step(180): len = 536579, overlap = 134.938
PHY-3002 : Step(181): len = 535740, overlap = 139.562
PHY-3002 : Step(182): len = 534320, overlap = 141.219
PHY-3002 : Step(183): len = 531595, overlap = 139.812
PHY-3002 : Step(184): len = 528890, overlap = 149.75
PHY-3002 : Step(185): len = 527639, overlap = 151.531
PHY-3002 : Step(186): len = 526784, overlap = 156.156
PHY-3002 : Step(187): len = 525961, overlap = 163
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00052089
PHY-3002 : Step(188): len = 528954, overlap = 151.031
PHY-3002 : Step(189): len = 533004, overlap = 142.688
PHY-3002 : Step(190): len = 536799, overlap = 135.5
PHY-3002 : Step(191): len = 539416, overlap = 128.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104178
PHY-3002 : Step(192): len = 542675, overlap = 118.406
PHY-3002 : Step(193): len = 546180, overlap = 105.375
PHY-3002 : Step(194): len = 549355, overlap = 90.8438
PHY-3002 : Step(195): len = 553114, overlap = 88.2812
PHY-3002 : Step(196): len = 557422, overlap = 82.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61757, tnet num: 14772, tinst num: 13623, tnode num: 74314, tedge num: 99015.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.805094s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (97.8%)

RUN-1004 : used memory is 476 MB, reserved memory is 462 MB, peak memory is 564 MB
OPT-1001 : Total overflow 392.81 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 658/14820.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 676688, over cnt = 2629(7%), over = 9143, worst = 40
PHY-1001 : End global iterations;  1.097521s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (189.3%)

PHY-1001 : Congestion index: top1 = 70.93, top5 = 56.99, top10 = 50.87, top15 = 47.31.
PHY-1001 : End incremental global routing;  1.359370s wall, 2.281250s user + 0.062500s system = 2.343750s CPU (172.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14772 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.601716s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.7%)

OPT-1001 : 14 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13484 has valid locations, 109 needs to be replaced
PHY-3001 : design contains 13718 instances, 7646 luts, 4565 seqs, 1343 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568230
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12442/14915.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 685144, over cnt = 2638(7%), over = 9225, worst = 40
PHY-1001 : End global iterations;  0.156091s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (120.1%)

PHY-1001 : Congestion index: top1 = 71.36, top5 = 57.16, top10 = 51.14, top15 = 47.57.
PHY-3001 : End congestion estimation;  0.385514s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (109.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62145, tnet num: 14867, tinst num: 13718, tnode num: 74957, tedge num: 99601.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.663855s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (99.5%)

RUN-1004 : used memory is 519 MB, reserved memory is 513 MB, peak memory is 570 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.305213s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 567695, overlap = 0
PHY-3002 : Step(198): len = 567272, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12505/14915.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 684328, over cnt = 2649(7%), over = 9215, worst = 40
PHY-1001 : End global iterations;  0.118694s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (144.8%)

PHY-1001 : Congestion index: top1 = 71.08, top5 = 57.03, top10 = 51.04, top15 = 47.50.
PHY-3001 : End congestion estimation;  0.326059s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (119.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.640464s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00177695
PHY-3002 : Step(199): len = 567099, overlap = 82.75
PHY-3002 : Step(200): len = 567061, overlap = 82.9688
PHY-3001 : Final: Len = 567061, Over = 82.9688
PHY-3001 : End incremental placement;  4.144266s wall, 4.140625s user + 0.187500s system = 4.328125s CPU (104.4%)

OPT-1001 : Total overflow 394.16 peak overflow 3.62
OPT-1001 : End high-fanout net optimization;  6.725053s wall, 7.796875s user + 0.250000s system = 8.046875s CPU (119.7%)

OPT-1001 : Current memory(MB): used = 569, reserve = 559, peak = 582.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12504/14915.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 684456, over cnt = 2634(7%), over = 9052, worst = 40
PHY-1002 : len = 730008, over cnt = 1689(4%), over = 4371, worst = 20
PHY-1002 : len = 764864, over cnt = 534(1%), over = 1243, worst = 18
PHY-1002 : len = 772544, over cnt = 291(0%), over = 578, worst = 15
PHY-1002 : len = 780616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.644013s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (139.7%)

PHY-1001 : Congestion index: top1 = 56.70, top5 = 50.55, top10 = 46.98, top15 = 44.61.
OPT-1001 : End congestion update;  1.881424s wall, 2.500000s user + 0.031250s system = 2.531250s CPU (134.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.518230s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.5%)

OPT-0007 : Start: WNS 1962 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2062 TNS 0 NUM_FEPS 0 with 19 cells processed and 2000 slack improved
OPT-0007 : Iter 2: improved WNS 2062 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.421289s wall, 3.031250s user + 0.031250s system = 3.062500s CPU (126.5%)

OPT-1001 : Current memory(MB): used = 568, reserve = 556, peak = 582.
OPT-1001 : End physical optimization;  11.221577s wall, 13.000000s user + 0.296875s system = 13.296875s CPU (118.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7646 LUT to BLE ...
SYN-4008 : Packed 7646 LUT and 2428 SEQ to BLE.
SYN-4003 : Packing 2137 remaining SEQ's ...
SYN-4005 : Packed 1591 SEQ with LUT/SLICE
SYN-4006 : 3869 single LUT's are left
SYN-4006 : 546 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8192/9861 primitive instances ...
PHY-3001 : End packing;  0.984274s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (100.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5981 instances
RUN-1001 : 2907 mslices, 2906 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12755 nets
RUN-1001 : 6464 nets have 2 pins
RUN-1001 : 4213 nets have [3 - 5] pins
RUN-1001 : 1416 nets have [6 - 10] pins
RUN-1001 : 371 nets have [11 - 20] pins
RUN-1001 : 285 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5977 instances, 5813 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : After packing: Len = 580266, Over = 191.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6303/12755.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 754320, over cnt = 1679(4%), over = 2660, worst = 9
PHY-1002 : len = 760552, over cnt = 993(2%), over = 1382, worst = 9
PHY-1002 : len = 772424, over cnt = 374(1%), over = 486, worst = 5
PHY-1002 : len = 776312, over cnt = 182(0%), over = 224, worst = 4
PHY-1002 : len = 781840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.460765s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (153.0%)

PHY-1001 : Congestion index: top1 = 58.99, top5 = 51.93, top10 = 47.90, top15 = 45.18.
PHY-3001 : End congestion estimation;  1.759242s wall, 2.500000s user + 0.031250s system = 2.531250s CPU (143.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56092, tnet num: 12707, tinst num: 5977, tnode num: 66262, tedge num: 94256.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.877223s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (100.7%)

RUN-1004 : used memory is 512 MB, reserved memory is 502 MB, peak memory is 582 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.567380s wall, 2.562500s user + 0.015625s system = 2.578125s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.30122e-05
PHY-3002 : Step(201): len = 565161, overlap = 212.25
PHY-3002 : Step(202): len = 556381, overlap = 227
PHY-3002 : Step(203): len = 551092, overlap = 236.5
PHY-3002 : Step(204): len = 546450, overlap = 240.25
PHY-3002 : Step(205): len = 541937, overlap = 246.75
PHY-3002 : Step(206): len = 539596, overlap = 254.5
PHY-3002 : Step(207): len = 537990, overlap = 264.75
PHY-3002 : Step(208): len = 536539, overlap = 267.25
PHY-3002 : Step(209): len = 535351, overlap = 265.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126024
PHY-3002 : Step(210): len = 546574, overlap = 236
PHY-3002 : Step(211): len = 552948, overlap = 221.25
PHY-3002 : Step(212): len = 554685, overlap = 214.5
PHY-3002 : Step(213): len = 557616, overlap = 211.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000248597
PHY-3002 : Step(214): len = 569066, overlap = 201.25
PHY-3002 : Step(215): len = 577874, overlap = 189.75
PHY-3002 : Step(216): len = 584983, overlap = 184
PHY-3002 : Step(217): len = 586850, overlap = 177.75
PHY-3002 : Step(218): len = 587006, overlap = 169.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.958179s wall, 1.125000s user + 1.609375s system = 2.734375s CPU (285.4%)

PHY-3001 : Trial Legalized: Len = 646806
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 591/12755.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 787848, over cnt = 2220(6%), over = 3734, worst = 7
PHY-1002 : len = 801464, over cnt = 1432(4%), over = 2139, worst = 7
PHY-1002 : len = 817304, over cnt = 768(2%), over = 1066, worst = 5
PHY-1002 : len = 829104, over cnt = 212(0%), over = 293, worst = 5
PHY-1002 : len = 833784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.190278s wall, 3.359375s user + 0.046875s system = 3.406250s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 58.23, top5 = 52.85, top10 = 49.27, top15 = 46.57.
PHY-3001 : End congestion estimation;  2.509046s wall, 3.656250s user + 0.046875s system = 3.703125s CPU (147.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.600800s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171405
PHY-3002 : Step(219): len = 623140, overlap = 27.25
PHY-3002 : Step(220): len = 612350, overlap = 48.25
PHY-3002 : Step(221): len = 604697, overlap = 66.25
PHY-3002 : Step(222): len = 598975, overlap = 82
PHY-3002 : Step(223): len = 596334, overlap = 95.75
PHY-3002 : Step(224): len = 595146, overlap = 97.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000342811
PHY-3002 : Step(225): len = 605182, overlap = 90.75
PHY-3002 : Step(226): len = 610062, overlap = 91.5
PHY-3002 : Step(227): len = 612143, overlap = 87.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024946s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.3%)

PHY-3001 : Legalized: Len = 631274, Over = 0
PHY-3001 : Spreading special nets. 128 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.061933s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.9%)

PHY-3001 : 187 instances has been re-located, deltaX = 34, deltaY = 120, maxDist = 3.
PHY-3001 : Final: Len = 633908, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56092, tnet num: 12707, tinst num: 5978, tnode num: 66262, tedge num: 94256.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.220492s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (99.9%)

RUN-1004 : used memory is 515 MB, reserved memory is 514 MB, peak memory is 588 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4242/12755.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 794504, over cnt = 2059(5%), over = 3233, worst = 6
PHY-1002 : len = 805200, over cnt = 1107(3%), over = 1500, worst = 6
PHY-1002 : len = 817568, over cnt = 355(1%), over = 484, worst = 6
PHY-1002 : len = 821536, over cnt = 135(0%), over = 186, worst = 6
PHY-1002 : len = 824056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.774765s wall, 3.000000s user + 0.093750s system = 3.093750s CPU (174.3%)

PHY-1001 : Congestion index: top1 = 56.79, top5 = 51.05, top10 = 47.64, top15 = 45.16.
PHY-1001 : End incremental global routing;  2.142929s wall, 3.343750s user + 0.093750s system = 3.437500s CPU (160.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.599860s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.113018s wall, 4.312500s user + 0.093750s system = 4.406250s CPU (141.5%)

OPT-1001 : Current memory(MB): used = 566, reserve = 560, peak = 588.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11683/12755.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 824056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.107935s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (86.9%)

PHY-1001 : Congestion index: top1 = 56.79, top5 = 51.05, top10 = 47.64, top15 = 45.16.
OPT-1001 : End congestion update;  0.379224s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (103.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.498594s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.3%)

OPT-0007 : Start: WNS 2289 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5852 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5978 instances, 5813 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Initial: Len = 635277, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046884s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.0%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 635373, Over = 0
PHY-3001 : End incremental legalization;  0.382644s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (167.4%)

OPT-0007 : Iter 1: improved WNS 2817 TNS 0 NUM_FEPS 0 with 17 cells processed and 2887 slack improved
OPT-0007 : Iter 2: improved WNS 2817 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.382999s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (118.6%)

OPT-1001 : Current memory(MB): used = 589, reserve = 583, peak = 591.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.475573s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11612/12755.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 825624, over cnt = 30(0%), over = 42, worst = 3
PHY-1002 : len = 825656, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 825720, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 825824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.471604s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 56.83, top5 = 51.15, top10 = 47.75, top15 = 45.27.
PHY-1001 : End incremental global routing;  0.726553s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.614164s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (99.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11690/12755.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 825824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117952s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.5%)

PHY-1001 : Congestion index: top1 = 56.83, top5 = 51.15, top10 = 47.75, top15 = 45.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.477215s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2817 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.482759
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2817ps with logic level 1 
RUN-1001 :       #2 path slack 2817ps with logic level 1 
RUN-1001 :       #3 path slack 2831ps with logic level 1 
RUN-1001 :       #4 path slack 2839ps with logic level 1 
RUN-1001 :       #5 path slack 2839ps with logic level 1 
RUN-1001 :       #6 path slack 2867ps with logic level 1 
RUN-1001 :       #7 path slack 2867ps with logic level 1 
RUN-1001 :       #8 path slack 2881ps with logic level 1 
RUN-1001 :       #9 path slack 2895ps with logic level 1 
OPT-1001 : End physical optimization;  9.584409s wall, 10.953125s user + 0.156250s system = 11.109375s CPU (115.9%)

RUN-1003 : finish command "place" in  45.045864s wall, 75.750000s user + 8.453125s system = 84.203125s CPU (186.9%)

RUN-1004 : used memory is 511 MB, reserved memory is 508 MB, peak memory is 591 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.611061s wall, 2.796875s user + 0.046875s system = 2.843750s CPU (176.5%)

RUN-1004 : used memory is 512 MB, reserved memory is 509 MB, peak memory is 591 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5982 instances
RUN-1001 : 2907 mslices, 2906 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12755 nets
RUN-1001 : 6464 nets have 2 pins
RUN-1001 : 4213 nets have [3 - 5] pins
RUN-1001 : 1416 nets have [6 - 10] pins
RUN-1001 : 371 nets have [11 - 20] pins
RUN-1001 : 285 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56092, tnet num: 12707, tinst num: 5978, tnode num: 66262, tedge num: 94256.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.831166s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (99.8%)

RUN-1004 : used memory is 511 MB, reserved memory is 501 MB, peak memory is 591 MB
PHY-1001 : 2907 mslices, 2906 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 767112, over cnt = 2158(6%), over = 3690, worst = 7
PHY-1002 : len = 783088, over cnt = 1242(3%), over = 1845, worst = 7
PHY-1002 : len = 801224, over cnt = 337(0%), over = 440, worst = 6
PHY-1002 : len = 807776, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 807872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.017367s wall, 3.343750s user + 0.109375s system = 3.453125s CPU (171.2%)

PHY-1001 : Congestion index: top1 = 55.58, top5 = 50.44, top10 = 47.03, top15 = 44.56.
PHY-1001 : End global routing;  2.324726s wall, 3.656250s user + 0.109375s system = 3.765625s CPU (162.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 586, reserve = 582, peak = 591.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 853, reserve = 850, peak = 853.
PHY-1001 : End build detailed router design. 4.735976s wall, 4.734375s user + 0.015625s system = 4.750000s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 169272, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.319911s wall, 3.296875s user + 0.015625s system = 3.312500s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 888, reserve = 886, peak = 888.
PHY-1001 : End phase 1; 3.325964s wall, 3.296875s user + 0.015625s system = 3.312500s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 6599 net; 17.079117s wall, 17.015625s user + 0.015625s system = 17.031250s CPU (99.7%)

PHY-1022 : len = 1.73046e+06, over cnt = 1940(0%), over = 1947, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 901, reserve = 898, peak = 901.
PHY-1001 : End initial routed; 42.870794s wall, 59.703125s user + 0.281250s system = 59.984375s CPU (139.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11602(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.215   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.581265s wall, 3.578125s user + 0.000000s system = 3.578125s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 911, reserve = 908, peak = 911.
PHY-1001 : End phase 2; 46.452145s wall, 63.281250s user + 0.281250s system = 63.562500s CPU (136.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.73046e+06, over cnt = 1940(0%), over = 1947, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.132095s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.69702e+06, over cnt = 793(0%), over = 795, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.259331s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (133.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.68895e+06, over cnt = 161(0%), over = 161, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.088820s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (111.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.68936e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.470555s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (106.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.69003e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.277044s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.6903e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.255930s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (109.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.69043e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.187477s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11602(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.215   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.989514s wall, 2.968750s user + 0.000000s system = 2.968750s CPU (99.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 586 feed throughs used by 429 nets
PHY-1001 : End commit to database; 2.381781s wall, 2.359375s user + 0.031250s system = 2.390625s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 982, reserve = 981, peak = 983.
PHY-1001 : End phase 3; 10.432740s wall, 11.328125s user + 0.046875s system = 11.375000s CPU (109.0%)

PHY-1003 : Routed, final wirelength = 1.69043e+06
PHY-1001 : Current memory(MB): used = 986, reserve = 985, peak = 986.
PHY-1001 : End export database. 0.044810s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.6%)

PHY-1001 : End detail routing;  65.367981s wall, 83.046875s user + 0.359375s system = 83.406250s CPU (127.6%)

RUN-1003 : finish command "route" in  70.292627s wall, 89.296875s user + 0.484375s system = 89.781250s CPU (127.7%)

RUN-1004 : used memory is 929 MB, reserved memory is 927 MB, peak memory is 986 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10626   out of  19600   54.21%
#reg                     4567   out of  19600   23.30%
#le                     11172
  #lut only              6605   out of  11172   59.12%
  #reg only               546   out of  11172    4.89%
  #lut&reg               4021   out of  11172   35.99%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1493
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1167
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             187
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            81
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   56
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             40
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             Gamma_Interface/wr_en_reg_reg_syn_5.q0    13
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_133.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11172  |9295    |1331    |4571    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |564    |437     |75      |329     |0       |0       |
|    SD_top_inst                   |SD_top                                             |535    |415     |75      |302     |0       |0       |
|      sd_init_inst                |sd_init                                            |146    |104     |18      |70      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |180    |145     |17      |128     |0       |0       |
|      sd_read_inst                |sd_read                                            |209    |166     |40      |104     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |3      |3       |0       |1       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |437    |264     |71      |307     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |136    |86      |3       |132     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |55     |14      |3       |51      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |8      |8       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |8      |2       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |2      |0       |0       |2       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |12     |12      |0       |12      |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |12     |12      |0       |12      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |7      |6       |0       |7       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |6      |6       |0       |6       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |1      |1       |0       |1       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |3      |3       |0       |3       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1156   |739     |269     |669     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |320    |251     |3       |316     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |119    |57      |3       |115     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |12     |12      |0       |8       |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |24     |24      |0       |13      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |7      |7       |0       |2       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |44     |34      |5       |30      |0       |0       |
|    smg_inst                      |smg                                                |28     |23      |5       |15      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |93     |75      |18      |54      |0       |0       |
|  UART1_RX                        |UART_RX                                            |22     |18      |0       |22      |0       |0       |
|  UART1_TX                        |UART_TX                                            |66     |66      |0       |23      |0       |0       |
|    FIFO                          |FIFO                                               |54     |54      |0       |16      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |20     |20      |0       |5       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |18     |15      |3       |10      |0       |0       |
|  kb                              |Keyboard                                           |281    |233     |48      |138     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |667    |428     |193     |294     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |150    |107     |3       |146     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |60     |25      |3       |56      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |622    |404     |190     |297     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |98     |90      |0       |98      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |27     |19      |0       |27      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |625    |416     |190     |266     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |98     |91      |0       |98      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |23     |19      |0       |23      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |625    |426     |101     |374     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |625    |426     |101     |374     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |251    |199     |40      |112     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |36     |36      |0       |20      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |178    |132     |40      |56      |0       |0       |
|        u_sdram_data              |sdram_data                                         |37     |31      |0       |36      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |374    |227     |61      |262     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |127    |78      |17      |99      |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |4      |0       |0       |4       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |30     |23      |0       |30      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |34     |30      |0       |34      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |145    |75      |18      |119     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |23     |12      |0       |23      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |37     |22      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |24     |17      |0       |24      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |325    |269     |54      |169     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |325    |269     |54      |169     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |97     |79      |18      |45      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |88     |70      |18      |41      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |102    |84      |18      |45      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |14     |12      |0       |14      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |5      |5       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |12     |12      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |7      |7       |0       |7       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5311   |5254    |46      |1451    |0       |3       |
|  video_driver_inst               |video_driver                                       |160    |92      |68      |27      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6405  
    #2          2       2608  
    #3          3       820   
    #4          4       751   
    #5        5-10      1511  
    #6        11-50     543   
    #7       51-100      14   
    #8       101-500     1    
  Average     3.18            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.876218s wall, 3.187500s user + 0.031250s system = 3.218750s CPU (171.6%)

RUN-1004 : used memory is 930 MB, reserved memory is 928 MB, peak memory is 986 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56092, tnet num: 12707, tinst num: 5978, tnode num: 66262, tedge num: 94256.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.826152s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (100.1%)

RUN-1004 : used memory is 932 MB, reserved memory is 930 MB, peak memory is 986 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12707 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5978
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12755, pip num: 134606
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 586
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3188 valid insts, and 390287 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.258011s wall, 122.031250s user + 0.375000s system = 122.406250s CPU (998.6%)

RUN-1004 : used memory is 1007 MB, reserved memory is 1012 MB, peak memory is 1176 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_213258.log"
