#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  2 17:19:38 2023
# Process ID: 22064
# Current directory: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18160 Z:\schoolfiles\school_files\cpe333\Lab0_1_performance\lab0_1\lab0_1.xpr
# Log file: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/vivado.log
# Journal file: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 17:30:44 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 17:30:44 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.176 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 18:33:09 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 18:33:09 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2458] undeclared symbol s_clk, assumed default net type wire [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=3)
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg
WARNING: Simulation object /OTTERSim/UUT/pc was not found in the design.
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2527.047 ; gain = 17.371
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2458] undeclared symbol s_clk, assumed default net type wire [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=3)
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2527.047 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2527.047 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2458] undeclared symbol s_clk, assumed default net type wire [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=3)
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2543.156 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2543.156 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2458] undeclared symbol s_clk, assumed default net type wire [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=3)
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2545.660 ; gain = 0.199
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2545.660 ; gain = 0.199
save_wave_config {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2458] undeclared symbol s_clk, assumed default net type wire [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=3)
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.414 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2458] undeclared symbol s_clk, assumed default net type wire [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=3)
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.414 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=3)
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 18:43:25 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 18:43:25 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 18:46:29 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 18:46:29 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 18:49:50 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 18:49:50 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 18:51:51 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 18:51:51 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/constraints/Basys3_Master_v1_03.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/constraints/Basys3_Master_v1_03.xdc
export_ip_user_files -of_objects  [get_files Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv] -no_script -reset -force -quiet
remove_files  Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv
update_compile_order -fileset sources_1
add_files -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/constraints/Basys3_constraints-1.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 18:58:26 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 18:58:26 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
add_files -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/debounce_one_shot.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 19:06:20 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 19:06:20 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct  2 19:08:56 2023] Launched synth_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/synth_1/runme.log
[Mon Oct  2 19:08:56 2023] Launched impl_1...
Run output will be captured here: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg
WARNING: Simulation object /OTTERSim/UUT2/MCU/RST was not found in the design.
WARNING: Simulation object /OTTERSim/UUT2/MCU/clk was not found in the design.
WARNING: Simulation object /OTTERSim/UUT2/MCU/pc was not found in the design.
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.105 ; gain = 17.703
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.105 ; gain = 0.000
run 222 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2585.230 ; gain = 0.000
run 222 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2585.230 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2585.773 ; gain = 0.465
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2587.133 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2587.426 ; gain = 0.133
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:54]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_addr_gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2588.000 ; gain = 0.105
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.395 ; gain = 0.395
save_wave_config {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg}
run 222 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.465 ; gain = 0.012
run 200 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 50 us
run 50 us
run 100 us
run 100 us
run 200 us
run 500 us
run 500 us
run 500 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run all
run all
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2841.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 500 us
run 500 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 500 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 500 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 500 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim'
"xelab -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef0cc77942ca4ab884980f8f1c343e5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2841.852 ; gain = 0.000
run 500 us
