// Seed: 3593071940
module module_0;
  logic id_1, id_2;
  assign module_1.id_2 = 0;
  assign id_1[-1] = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd54,
    parameter id_3 = 32'd67,
    parameter id_5 = 32'd46
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 ();
  inout wire _id_5;
  input logic [7:0] id_4;
  inout wire _id_3;
  output wire _id_2;
  output wire id_1;
  logic [ 1 : id_2] id_7;
  wire  [-1 : id_5] id_8;
  always @(id_4[-1] or posedge id_7) begin : LABEL_0
    id_7[id_3 :-1==1] <= id_8;
  end
endmodule
