// Seed: 1604372870
module module_0;
  logic id_1;
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  logic [-1 'd0 : -1 'b0] id_2;
  module_0 modCall_1 ();
  tri id_3;
  assign id_3#(.id_3(1)) = id_2 ? 1 : id_1 ? id_2 - 1 : id_2[-1];
  bit id_4, id_5;
  generate
    for (genvar id_6 = id_5; id_5; id_5 = 1) begin : LABEL_0
      assign id_5 = id_5;
    end
  endgenerate
endmodule
