-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "07/12/2022 14:19:34"

-- 
-- Device: Altera 10M16SAU169C8G Package UFBGA169
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_G1,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_F5,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_E7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_C4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_C5,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	iCLK : IN std_logic;
	iRST : IN std_logic;
	oZ : BUFFER std_logic_vector(31 DOWNTO 0);
	oIns : BUFFER std_logic_vector(5 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- oZ[0]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[1]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[5]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[9]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[10]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[11]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[12]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[13]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[14]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[15]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[16]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[17]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[18]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[19]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[20]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[21]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[22]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[23]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[24]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[25]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[26]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[27]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[28]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[29]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[30]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oZ[31]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oIns[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oIns[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oIns[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oIns[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oIns[4]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oIns[5]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- iCLK	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- iRST	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_iCLK : std_logic;
SIGNAL ww_iRST : std_logic;
SIGNAL ww_oZ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_oIns : std_logic_vector(5 DOWNTO 0);
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \iRST~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iCLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \oZ[0]~output_o\ : std_logic;
SIGNAL \oZ[1]~output_o\ : std_logic;
SIGNAL \oZ[2]~output_o\ : std_logic;
SIGNAL \oZ[3]~output_o\ : std_logic;
SIGNAL \oZ[4]~output_o\ : std_logic;
SIGNAL \oZ[5]~output_o\ : std_logic;
SIGNAL \oZ[6]~output_o\ : std_logic;
SIGNAL \oZ[7]~output_o\ : std_logic;
SIGNAL \oZ[8]~output_o\ : std_logic;
SIGNAL \oZ[9]~output_o\ : std_logic;
SIGNAL \oZ[10]~output_o\ : std_logic;
SIGNAL \oZ[11]~output_o\ : std_logic;
SIGNAL \oZ[12]~output_o\ : std_logic;
SIGNAL \oZ[13]~output_o\ : std_logic;
SIGNAL \oZ[14]~output_o\ : std_logic;
SIGNAL \oZ[15]~output_o\ : std_logic;
SIGNAL \oZ[16]~output_o\ : std_logic;
SIGNAL \oZ[17]~output_o\ : std_logic;
SIGNAL \oZ[18]~output_o\ : std_logic;
SIGNAL \oZ[19]~output_o\ : std_logic;
SIGNAL \oZ[20]~output_o\ : std_logic;
SIGNAL \oZ[21]~output_o\ : std_logic;
SIGNAL \oZ[22]~output_o\ : std_logic;
SIGNAL \oZ[23]~output_o\ : std_logic;
SIGNAL \oZ[24]~output_o\ : std_logic;
SIGNAL \oZ[25]~output_o\ : std_logic;
SIGNAL \oZ[26]~output_o\ : std_logic;
SIGNAL \oZ[27]~output_o\ : std_logic;
SIGNAL \oZ[28]~output_o\ : std_logic;
SIGNAL \oZ[29]~output_o\ : std_logic;
SIGNAL \oZ[30]~output_o\ : std_logic;
SIGNAL \oZ[31]~output_o\ : std_logic;
SIGNAL \oIns[0]~output_o\ : std_logic;
SIGNAL \oIns[1]~output_o\ : std_logic;
SIGNAL \oIns[2]~output_o\ : std_logic;
SIGNAL \oIns[3]~output_o\ : std_logic;
SIGNAL \oIns[4]~output_o\ : std_logic;
SIGNAL \oIns[5]~output_o\ : std_logic;
SIGNAL \iCLK~input_o\ : std_logic;
SIGNAL \iCLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \pc_i|Mux1~3_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[2]~0_combout\ : std_logic;
SIGNAL \prog_i|Equal35~0_combout\ : std_logic;
SIGNAL \prog_i|Equal6~1_combout\ : std_logic;
SIGNAL \prog_i|oQ[11]~34_combout\ : std_logic;
SIGNAL \prog_i|oQ[2]~75_combout\ : std_logic;
SIGNAL \prog_i|oQ[30]~43_combout\ : std_logic;
SIGNAL \prog_i|oQ[30]~44_combout\ : std_logic;
SIGNAL \prog_i|oQ[11]~35_combout\ : std_logic;
SIGNAL \prog_i|oQ~9_combout\ : std_logic;
SIGNAL \prog_i|oQ~80_combout\ : std_logic;
SIGNAL \prog_i|oQ[30]~45_combout\ : std_logic;
SIGNAL \prog_i|oQ[29]~46_combout\ : std_logic;
SIGNAL \prog_i|oQ[29]~47_combout\ : std_logic;
SIGNAL \prog_i|Equal9~0_combout\ : std_logic;
SIGNAL \prog_i|oQ~25_combout\ : std_logic;
SIGNAL \prog_i|oQ~24_combout\ : std_logic;
SIGNAL \prog_i|oQ~36_combout\ : std_logic;
SIGNAL \prog_i|oQ~77_combout\ : std_logic;
SIGNAL \prog_i|Equal6~3_combout\ : std_logic;
SIGNAL \prog_i|oQ~78_combout\ : std_logic;
SIGNAL \prog_i|oQ~79_combout\ : std_logic;
SIGNAL \prog_i|oQ~37_combout\ : std_logic;
SIGNAL \prog_i|oQ~48_combout\ : std_logic;
SIGNAL \prog_i|oQ[29]~49_combout\ : std_logic;
SIGNAL \prog_i|oQ[26]~33_combout\ : std_logic;
SIGNAL \prog_i|oQ[26]~32_combout\ : std_logic;
SIGNAL \prog_i|oQ[26]~38_combout\ : std_logic;
SIGNAL \cu_if|Mux20~0_combout\ : std_logic;
SIGNAL \prog_i|Equal6~0_combout\ : std_logic;
SIGNAL \prog_i|oQ~41_combout\ : std_logic;
SIGNAL \prog_i|oQ[28]~39_combout\ : std_logic;
SIGNAL \prog_i|oQ[28]~40_combout\ : std_logic;
SIGNAL \prog_i|oQ[28]~42_combout\ : std_logic;
SIGNAL \cu_if|Mux20~1_combout\ : std_logic;
SIGNAL \prog_i|oQ[16]~27_combout\ : std_logic;
SIGNAL \prog_i|oQ[31]~86_combout\ : std_logic;
SIGNAL \prog_i|oQ[31]~87_combout\ : std_logic;
SIGNAL \prog_i|oQ~26_combout\ : std_logic;
SIGNAL \prog_i|oQ[31]~28_combout\ : std_logic;
SIGNAL \prog_i|oQ[31]~29_combout\ : std_logic;
SIGNAL \cu_if|Mux4~0_combout\ : std_logic;
SIGNAL \cu_if|Mux19~0_combout\ : std_logic;
SIGNAL \cu_if|Mux16~0_combout\ : std_logic;
SIGNAL \cu_if|Mux19~1_combout\ : std_logic;
SIGNAL \cu_if|Mux19~2_combout\ : std_logic;
SIGNAL \cu_if|Mux23~0_combout\ : std_logic;
SIGNAL \cu_if|Mux23~1_combout\ : std_logic;
SIGNAL \cu_if|Mux23~2_combout\ : std_logic;
SIGNAL \cu_if|Mux23~3_combout\ : std_logic;
SIGNAL \cu_if|Mux22~0_combout\ : std_logic;
SIGNAL \pc_i|Mux29~0_combout\ : std_logic;
SIGNAL \iRST~input_o\ : std_logic;
SIGNAL \iRST~inputclkctrl_outclk\ : std_logic;
SIGNAL \pc_i|sPC_4[2]~1\ : std_logic;
SIGNAL \pc_i|sPC_4[3]~2_combout\ : std_logic;
SIGNAL \prog_i|oQ[3]~74_combout\ : std_logic;
SIGNAL \pc_i|Mux19~0_combout\ : std_logic;
SIGNAL \pc_i|Mux28~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[3]~3\ : std_logic;
SIGNAL \pc_i|sPC_4[4]~4_combout\ : std_logic;
SIGNAL \pc_i|Mux27~0_combout\ : std_logic;
SIGNAL \pc_i|Mux1~13_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[6]~9\ : std_logic;
SIGNAL \pc_i|sPC_4[7]~10_combout\ : std_logic;
SIGNAL \pc_i|Mux24~0_combout\ : std_logic;
SIGNAL \pc_i|Mux0~3_combout\ : std_logic;
SIGNAL \pc_i|Mux0~13_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[4]~5\ : std_logic;
SIGNAL \pc_i|sPC_4[5]~6_combout\ : std_logic;
SIGNAL \pc_i|Mux26~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[5]~7\ : std_logic;
SIGNAL \pc_i|sPC_4[6]~8_combout\ : std_logic;
SIGNAL \pc_i|Mux25~0_combout\ : std_logic;
SIGNAL \prog_i|oQ[27]~30_combout\ : std_logic;
SIGNAL \prog_i|oQ[27]~31_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_rf|sREG[27]~feeder_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_rf|sREG[28]~feeder_combout\ : std_logic;
SIGNAL \cu_alu|Mux25~7_combout\ : std_logic;
SIGNAL \cu_alu|Mux25~8_combout\ : std_logic;
SIGNAL \cu_alu|Mux27~7_combout\ : std_logic;
SIGNAL \cu_alu|Mux27~8_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_rf|sREG[30]~feeder_combout\ : std_logic;
SIGNAL \cu_alu|Mux24~7_combout\ : std_logic;
SIGNAL \cu_alu|Mux24~8_combout\ : std_logic;
SIGNAL \cu_alu|Mux23~6_combout\ : std_logic;
SIGNAL \cu_alu|Mux23~7_combout\ : std_logic;
SIGNAL \cu_alu|Mux23~10_combout\ : std_logic;
SIGNAL \cu_alu|Mux23~11_combout\ : std_logic;
SIGNAL \cu_alu|Mux23~9_combout\ : std_logic;
SIGNAL \alu_i|Mux31~17_combout\ : std_logic;
SIGNAL \cu_alu|Mux22~4_combout\ : std_logic;
SIGNAL \cu_alu|Mux22~7_combout\ : std_logic;
SIGNAL \prog_i|Equal36~0_combout\ : std_logic;
SIGNAL \prog_i|oQ[22]~59_combout\ : std_logic;
SIGNAL \prog_i|Equal37~0_combout\ : std_logic;
SIGNAL \prog_i|oQ[22]~60_combout\ : std_logic;
SIGNAL \prog_i|oQ~56_combout\ : std_logic;
SIGNAL \prog_i|oQ~54_combout\ : std_logic;
SIGNAL \prog_i|Equal6~2_combout\ : std_logic;
SIGNAL \prog_i|oQ~55_combout\ : std_logic;
SIGNAL \prog_i|oQ~57_combout\ : std_logic;
SIGNAL \prog_i|oQ[22]~58_combout\ : std_logic;
SIGNAL \prog_i|oQ[17]~61_combout\ : std_logic;
SIGNAL \cu_wb|Mux22~6_combout\ : std_logic;
SIGNAL \cu_wb|Mux22~11_combout\ : std_logic;
SIGNAL \cu_mem|Mux23~0_combout\ : std_logic;
SIGNAL \cu_mem|Mux23~1_combout\ : std_logic;
SIGNAL \cu_mem|Mux21~1_combout\ : std_logic;
SIGNAL \cu_mem|Mux19~2_combout\ : std_logic;
SIGNAL \cu_mem|Mux4~0_combout\ : std_logic;
SIGNAL \cu_mem|Mux19~0_combout\ : std_logic;
SIGNAL \cu_mem|Mux19~1_combout\ : std_logic;
SIGNAL \cu_mem|Mux19~3_combout\ : std_logic;
SIGNAL \cu_mem|Mux21~2_combout\ : std_logic;
SIGNAL \cu_mem|Mux21~0_combout\ : std_logic;
SIGNAL \cu_mem|Mux21~3_combout\ : std_logic;
SIGNAL \cu_mem|Mux3~0_combout\ : std_logic;
SIGNAL \cu_mem|Mux18~0_combout\ : std_logic;
SIGNAL \cu_mem|Mux18~1_combout\ : std_logic;
SIGNAL \cu_mem|Mux20~1_combout\ : std_logic;
SIGNAL \cu_mem|Mux20~0_combout\ : std_logic;
SIGNAL \cu_mem|Mux20~2_combout\ : std_logic;
SIGNAL \cu_mem|Mux20~3_combout\ : std_logic;
SIGNAL \cu_mem|Mux22~0_combout\ : std_logic;
SIGNAL \prog_i|oQ~62_combout\ : std_logic;
SIGNAL \prog_i|oQ~63_combout\ : std_logic;
SIGNAL \prog_i|oQ[23]~71_combout\ : std_logic;
SIGNAL \prog_i|oQ~65_combout\ : std_logic;
SIGNAL \cu_rf|Mux23~10_combout\ : std_logic;
SIGNAL \cu_rf|Mux23~11_combout\ : std_logic;
SIGNAL \sRA2[2]~2_combout\ : std_logic;
SIGNAL \prog_i|oQ[16]~69_combout\ : std_logic;
SIGNAL \prog_i|oQ[16]~50_combout\ : std_logic;
SIGNAL \prog_i|oQ[21]~70_combout\ : std_logic;
SIGNAL \prog_i|oQ[21]~84_combout\ : std_logic;
SIGNAL \prog_i|oQ[21]~85_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_mem|sREG[21]~feeder_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_wb|sREG[21]~feeder_combout\ : std_logic;
SIGNAL \prog_i|oQ[22]~66_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_alu|sREG[22]~feeder_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_mem|sREG[22]~feeder_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_wb|sREG[22]~feeder_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~15_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~21_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~22_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~14_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~19_combout\ : std_logic;
SIGNAL \cu_wb|Mux16~0_combout\ : std_logic;
SIGNAL \cu_wb|Mux16~1_combout\ : std_logic;
SIGNAL \cu_wb|Mux3~0_combout\ : std_logic;
SIGNAL \cu_wb|Mux18~0_combout\ : std_logic;
SIGNAL \cu_wb|Mux18~1_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~7_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~23_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~24_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~6_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~17_combout\ : std_logic;
SIGNAL \cu_wb|Mux24~20_combout\ : std_logic;
SIGNAL \regf_i|Mux23~0_combout\ : std_logic;
SIGNAL \prog_i|oQ[11]~82_combout\ : std_logic;
SIGNAL \prog_i|oQ[11]~83_combout\ : std_logic;
SIGNAL \pc_i|sPC[11]~0_combout\ : std_logic;
SIGNAL \sRA2[0]~1_combout\ : std_logic;
SIGNAL \regf_i|Mux25~0_combout\ : std_logic;
SIGNAL \regf_i|Mux26~0_combout\ : std_logic;
SIGNAL \prog_i|oQ[12]~67_combout\ : std_logic;
SIGNAL \prog_i|oQ[12]~68_combout\ : std_logic;
SIGNAL \sRA2[1]~0_combout\ : std_logic;
SIGNAL \regf_i|Mux94~2_combout\ : std_logic;
SIGNAL \regf_i|Mux94~3_combout\ : std_logic;
SIGNAL \regf_i|r3_i|sREG[0]~feeder_combout\ : std_logic;
SIGNAL \regf_i|Mux27~0_combout\ : std_logic;
SIGNAL \regf_i|Mux28~0_combout\ : std_logic;
SIGNAL \regf_i|Mux29~0_combout\ : std_logic;
SIGNAL \regf_i|Mux30~0_combout\ : std_logic;
SIGNAL \regf_i|Mux94~0_combout\ : std_logic;
SIGNAL \regf_i|Mux94~1_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[0]~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][0]~feeder_combout\ : std_logic;
SIGNAL \cu_alu|Mux21~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux21~1_combout\ : std_logic;
SIGNAL \cu_alu|Mux21~2_combout\ : std_logic;
SIGNAL \cu_alu|Mux17~1_combout\ : std_logic;
SIGNAL \cu_alu|Mux11~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux17~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux17~2_combout\ : std_logic;
SIGNAL \cu_alu|Mux16~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux19~1_combout\ : std_logic;
SIGNAL \cu_alu|Mux4~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux19~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux19~2_combout\ : std_logic;
SIGNAL \cu_alu|Mux19~3_combout\ : std_logic;
SIGNAL \cu_alu|Mux26~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux20~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux20~2_combout\ : std_logic;
SIGNAL \cu_alu|Mux20~1_combout\ : std_logic;
SIGNAL \cu_alu|Mux20~3_combout\ : std_logic;
SIGNAL \cu_alu|Mux16~1_combout\ : std_logic;
SIGNAL \cu_alu|Mux18~0_combout\ : std_logic;
SIGNAL \cu_alu|Mux18~1_combout\ : std_logic;
SIGNAL \cu_alu|Mux18~2_combout\ : std_logic;
SIGNAL \cu_alu|Mux26~4_combout\ : std_logic;
SIGNAL \cu_alu|Mux18~3_combout\ : std_logic;
SIGNAL \cu_alu|Mux26~2_combout\ : std_logic;
SIGNAL \cu_alu|Mux26~1_combout\ : std_logic;
SIGNAL \cu_alu|Mux26~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[24]~38_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[8]~61_combout\ : std_logic;
SIGNAL \alu_i|Mux15~0_combout\ : std_logic;
SIGNAL \alu_i|Mux27~13_combout\ : std_logic;
SIGNAL \prog_i|oQ[16]~51_combout\ : std_logic;
SIGNAL \prog_i|oQ[16]~52_combout\ : std_logic;
SIGNAL \prog_i|oQ[16]~53_combout\ : std_logic;
SIGNAL \regf_i|Mux24~0_combout\ : std_logic;
SIGNAL \regf_i|Mux58~0_combout\ : std_logic;
SIGNAL \regf_i|Mux58~1_combout\ : std_logic;
SIGNAL \prog_i|oQ[18]~64_combout\ : std_logic;
SIGNAL \regf_i|Mux58~2_combout\ : std_logic;
SIGNAL \regf_i|Mux58~3_combout\ : std_logic;
SIGNAL \regf_i|Mux58~4_combout\ : std_logic;
SIGNAL \prog_i|oQ[19]~21_combout\ : std_logic;
SIGNAL \prog_i|oQ[19]~81_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~41_combout\ : std_logic;
SIGNAL \regf_i|Mux87~2_combout\ : std_logic;
SIGNAL \regf_i|Mux87~3_combout\ : std_logic;
SIGNAL \regf_i|Mux87~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][7]~feeder_combout\ : std_logic;
SIGNAL \alu_i|Mux28~2_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~42_combout\ : std_logic;
SIGNAL \regf_i|Mux91~0_combout\ : std_logic;
SIGNAL \regf_i|Mux91~1_combout\ : std_logic;
SIGNAL \regf_i|Mux91~2_combout\ : std_logic;
SIGNAL \regf_i|Mux91~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[3]~1_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[3]~feeder_combout\ : std_logic;
SIGNAL \cu_rf|Mux22~9_combout\ : std_logic;
SIGNAL \cu_rf|Mux22~10_combout\ : std_logic;
SIGNAL \cu_rf|Mux22~4_combout\ : std_logic;
SIGNAL \cu_rf|Mux22~2_combout\ : std_logic;
SIGNAL \cu_rf|Mux22~8_combout\ : std_logic;
SIGNAL \cu_alu|Mux26~5_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~36_combout\ : std_logic;
SIGNAL \alu_i|Mux28~8_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~47_combout\ : std_logic;
SIGNAL \regf_i|Mux92~0_combout\ : std_logic;
SIGNAL \regf_i|Mux92~1_combout\ : std_logic;
SIGNAL \regf_i|Mux92~2_combout\ : std_logic;
SIGNAL \regf_i|Mux92~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[2]~2_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[2]~feeder_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~feeder_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~q\ : std_logic;
SIGNAL \pc_i|sPC[11]~feeder_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[7]~11\ : std_logic;
SIGNAL \pc_i|sPC_4[8]~12_combout\ : std_logic;
SIGNAL \pc_i|Mux23~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[8]~13\ : std_logic;
SIGNAL \pc_i|sPC_4[9]~14_combout\ : std_logic;
SIGNAL \pc_i|Mux22~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[9]~15\ : std_logic;
SIGNAL \pc_i|sPC_4[10]~16_combout\ : std_logic;
SIGNAL \pc_i|Mux21~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[10]~17\ : std_logic;
SIGNAL \pc_i|sPC_4[11]~18_combout\ : std_logic;
SIGNAL \pc_i|Mux20~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[11]~19\ : std_logic;
SIGNAL \pc_i|sPC_4[12]~20_combout\ : std_logic;
SIGNAL \pc_i|Mux19~1_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[12]~21\ : std_logic;
SIGNAL \pc_i|sPC_4[13]~22_combout\ : std_logic;
SIGNAL \pc_i|Mux18~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[13]~23\ : std_logic;
SIGNAL \pc_i|sPC_4[14]~24_combout\ : std_logic;
SIGNAL \pc_i|Mux17~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[14]~25\ : std_logic;
SIGNAL \pc_i|sPC_4[15]~26_combout\ : std_logic;
SIGNAL \pc_i|Mux16~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[15]~27\ : std_logic;
SIGNAL \pc_i|sPC_4[16]~28_combout\ : std_logic;
SIGNAL \pc_i|Mux15~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[16]~29\ : std_logic;
SIGNAL \pc_i|sPC_4[17]~30_combout\ : std_logic;
SIGNAL \pc_i|Mux14~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[17]~31\ : std_logic;
SIGNAL \pc_i|sPC_4[18]~32_combout\ : std_logic;
SIGNAL \pc_i|Mux13~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[18]~33\ : std_logic;
SIGNAL \pc_i|sPC_4[19]~34_combout\ : std_logic;
SIGNAL \pc_i|Mux12~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[19]~35\ : std_logic;
SIGNAL \pc_i|sPC_4[20]~36_combout\ : std_logic;
SIGNAL \pc_i|Mux11~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[20]~37\ : std_logic;
SIGNAL \pc_i|sPC_4[21]~38_combout\ : std_logic;
SIGNAL \pc_i|Mux10~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[21]~39\ : std_logic;
SIGNAL \pc_i|sPC_4[22]~40_combout\ : std_logic;
SIGNAL \pc_i|Mux9~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[22]~41\ : std_logic;
SIGNAL \pc_i|sPC_4[23]~42_combout\ : std_logic;
SIGNAL \pc_i|Mux8~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[23]~43\ : std_logic;
SIGNAL \pc_i|sPC_4[24]~44_combout\ : std_logic;
SIGNAL \pc_i|Mux7~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[24]~45\ : std_logic;
SIGNAL \pc_i|sPC_4[25]~46_combout\ : std_logic;
SIGNAL \pc_i|Mux6~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[25]~47\ : std_logic;
SIGNAL \pc_i|sPC_4[26]~48_combout\ : std_logic;
SIGNAL \pc_i|Mux5~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[26]~49\ : std_logic;
SIGNAL \pc_i|sPC_4[27]~50_combout\ : std_logic;
SIGNAL \pc_i|Mux4~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[27]~51\ : std_logic;
SIGNAL \pc_i|sPC_4[28]~52_combout\ : std_logic;
SIGNAL \pc_i|Mux3~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[28]~53\ : std_logic;
SIGNAL \pc_i|sPC_4[29]~54_combout\ : std_logic;
SIGNAL \pc_i|Mux2~0_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[29]~55\ : std_logic;
SIGNAL \pc_i|sPC_4[30]~56_combout\ : std_logic;
SIGNAL \pc_i|Mux1~12_combout\ : std_logic;
SIGNAL \pc_i|sPC_4[30]~57\ : std_logic;
SIGNAL \pc_i|sPC_4[31]~58_combout\ : std_logic;
SIGNAL \pc_i|Mux0~12_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\ : std_logic;
SIGNAL \cu_if|Mux23~4_combout\ : std_logic;
SIGNAL \pc_i|Mux30~2_combout\ : std_logic;
SIGNAL \prog_i|oQ[0]~72_combout\ : std_logic;
SIGNAL \pc_i|Mux31~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a30\ : std_logic;
SIGNAL \cu_wb|Mux23~10_combout\ : std_logic;
SIGNAL \regf_i|Mux93~2_combout\ : std_logic;
SIGNAL \regf_i|Mux93~3_combout\ : std_logic;
SIGNAL \regf_i|Mux93~0_combout\ : std_logic;
SIGNAL \regf_i|Mux93~1_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[1]~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[1]~feeder_combout\ : std_logic;
SIGNAL \prog_i|oQ[1]~76_combout\ : std_logic;
SIGNAL \alu_i|Mux30~9_combout\ : std_logic;
SIGNAL \alu_i|Mux30~8_combout\ : std_logic;
SIGNAL \alu_i|Mux30~10_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[0]~feeder_combout\ : std_logic;
SIGNAL \prog_i|oQ[0]~73_combout\ : std_logic;
SIGNAL \alu_i|Add0~1\ : std_logic;
SIGNAL \alu_i|Add0~2_combout\ : std_logic;
SIGNAL \alu_i|Add1~1\ : std_logic;
SIGNAL \alu_i|Add1~2_combout\ : std_logic;
SIGNAL \alu_i|Mux30~11_combout\ : std_logic;
SIGNAL \alu_i|Mux30~12_combout\ : std_logic;
SIGNAL \alu_i|Equal0~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a1\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a2\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a3\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a4\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a5\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a6\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a7\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a8\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a9\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a10\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a11\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a12\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a13\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a14\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a15\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a16\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a17\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a18\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a19\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a20\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a21\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a22\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a23\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a24\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a25\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a26\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a27\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a28\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a29\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \regf_i|Mux63~0_combout\ : std_logic;
SIGNAL \regf_i|Mux63~1_combout\ : std_logic;
SIGNAL \regf_i|Mux63~2_combout\ : std_logic;
SIGNAL \regf_i|Mux63~3_combout\ : std_logic;
SIGNAL \regf_i|Mux63~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[31]~feeder_combout\ : std_logic;
SIGNAL \cu_mem|Mux23~2_combout\ : std_logic;
SIGNAL \cu_mem|Mux23~3_combout\ : std_logic;
SIGNAL \data_i|Decoder0~14_combout\ : std_logic;
SIGNAL \data_i|Decoder0~70_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~2_combout\ : std_logic;
SIGNAL \data_i|Decoder0~68_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~37_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~38_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~137_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~138_combout\ : std_logic;
SIGNAL \data_i|Decoder0~8_combout\ : std_logic;
SIGNAL \data_i|Decoder0~69_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~71_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~39_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~36_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~144_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~145_combout\ : std_logic;
SIGNAL \data_i|Decoder0~12_combout\ : std_logic;
SIGNAL \data_i|Decoder0~58_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~0_combout\ : std_logic;
SIGNAL \data_i|Decoder0~57_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][31]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~24_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~26_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~141_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~142_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~6_combout\ : std_logic;
SIGNAL \data_i|Decoder0~56_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~18_combout\ : std_logic;
SIGNAL \data_i|Decoder0~59_combout\ : std_logic;
SIGNAL \data_i|rMEM[59][31]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~27_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~25_combout\ : std_logic;
SIGNAL \data_i|rMEM[25][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~139_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~140_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~143_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~146_combout\ : std_logic;
SIGNAL \data_i|Decoder0~31_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~35_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~113_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~67_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~114_combout\ : std_logic;
SIGNAL \data_i|Decoder0~61_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~64_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~28_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~33_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~106_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~107_combout\ : std_logic;
SIGNAL \data_i|Decoder0~65_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~60_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~29_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~32_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~108_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~109_combout\ : std_logic;
SIGNAL \data_i|Decoder0~66_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~62_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~30_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~34_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~110_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~111_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~112_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~115_combout\ : std_logic;
SIGNAL \data_i|Decoder0~1_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][31]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~43_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~51_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~116_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~117_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~55_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~47_combout\ : std_logic;
SIGNAL \data_i|rMEM[14][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~123_combout\ : std_logic;
SIGNAL \data_i|Decoder0~23_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~5_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~124_combout\ : std_logic;
SIGNAL \data_i|Decoder0~17_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~11_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][31]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~52_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~44_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~118_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~119_combout\ : std_logic;
SIGNAL \data_i|Decoder0~13_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~7_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][31]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~40_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~48_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~120_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~121_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~122_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~125_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~9_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~21_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~53_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~54_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~133_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~134_combout\ : std_logic;
SIGNAL \data_i|Decoder0~15_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~3_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~45_combout\ : std_logic;
SIGNAL \data_i|rMEM[6][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~46_combout\ : std_logic;
SIGNAL \data_i|rMEM[4][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~126_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~127_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][31]~feeder_combout\ : std_logic;
SIGNAL \data_i|Decoder0~10_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~22_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~41_combout\ : std_logic;
SIGNAL \data_i|rMEM[3][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~42_combout\ : std_logic;
SIGNAL \data_i|rMEM[1][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~128_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~129_combout\ : std_logic;
SIGNAL \data_i|Decoder0~16_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~49_combout\ : std_logic;
SIGNAL \data_i|rMEM[2][31]~q\ : std_logic;
SIGNAL \data_i|Decoder0~50_combout\ : std_logic;
SIGNAL \data_i|rMEM[0][31]~q\ : std_logic;
SIGNAL \data_i|oRD[31]~130_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~131_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~132_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~135_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~136_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~147_combout\ : std_logic;
SIGNAL \data_i|oRD[31]~1409_combout\ : std_logic;
SIGNAL \alu_i|Mux1~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[30]~74_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[30]~75_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[30]~76_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[30]~78_combout\ : std_logic;
SIGNAL \alu_i|Mux0~0_combout\ : std_logic;
SIGNAL \s_i_b_alu[31]~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[30]~77_combout\ : std_logic;
SIGNAL \alu_i|sOutput~1_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[30]~79_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[29]~85_combout\ : std_logic;
SIGNAL \alu_i|Equal0~24_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[31]~15_combout\ : std_logic;
SIGNAL \alu_i|Mux0~5_combout\ : std_logic;
SIGNAL \alu_i|Mux31~5_combout\ : std_logic;
SIGNAL \alu_i|Mux31~46_combout\ : std_logic;
SIGNAL \alu_i|Mux31~25_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[2]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[31]~21_combout\ : std_logic;
SIGNAL \alu_i|Mux0~1_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[3]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s1[1]~0_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[3]~10_combout\ : std_logic;
SIGNAL \regf_i|Mux55~2_combout\ : std_logic;
SIGNAL \regf_i|Mux55~3_combout\ : std_logic;
SIGNAL \regf_i|r6_i|sREG[7]~feeder_combout\ : std_logic;
SIGNAL \regf_i|Mux55~0_combout\ : std_logic;
SIGNAL \regf_i|Mux55~1_combout\ : std_logic;
SIGNAL \regf_i|Mux55~4_combout\ : std_logic;
SIGNAL \regf_i|Mux57~0_combout\ : std_logic;
SIGNAL \regf_i|Mux57~1_combout\ : std_logic;
SIGNAL \regf_i|Mux57~2_combout\ : std_logic;
SIGNAL \regf_i|Mux57~3_combout\ : std_logic;
SIGNAL \regf_i|Mux57~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[7]~11_combout\ : std_logic;
SIGNAL \regf_i|Mux88~0_combout\ : std_logic;
SIGNAL \regf_i|Mux88~1_combout\ : std_logic;
SIGNAL \regf_i|Mux88~2_combout\ : std_logic;
SIGNAL \regf_i|Mux88~3_combout\ : std_logic;
SIGNAL \regf_i|Mux88~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1163_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1164_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1158_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1159_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1160_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1161_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1162_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1156_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1157_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1165_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1189_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1190_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1191_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1192_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1193_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1194_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1195_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1187_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1188_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1196_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1173_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1174_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1166_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1167_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1168_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1169_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1170_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1171_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1172_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1175_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[14][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1183_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1184_combout\ : std_logic;
SIGNAL \data_i|rMEM[1][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[1][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1180_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1181_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][6]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1178_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1179_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1182_combout\ : std_logic;
SIGNAL \data_i|rMEM[3][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][6]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][6]~q\ : std_logic;
SIGNAL \data_i|oRD[6]~1176_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1177_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1185_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1186_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1197_combout\ : std_logic;
SIGNAL \data_i|oRD[6]~1434_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_wb|sREG[6]~feeder_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~110_combout\ : std_logic;
SIGNAL \Add0~111_combout\ : std_logic;
SIGNAL \regf_i|Mux56~0_combout\ : std_logic;
SIGNAL \regf_i|Mux56~1_combout\ : std_logic;
SIGNAL \regf_i|Mux56~2_combout\ : std_logic;
SIGNAL \regf_i|Mux56~3_combout\ : std_logic;
SIGNAL \regf_i|Mux56~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[6]~8_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[7]~12_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[15]~20_combout\ : std_logic;
SIGNAL \regf_i|Mux79~2_combout\ : std_logic;
SIGNAL \regf_i|Mux79~3_combout\ : std_logic;
SIGNAL \regf_i|Mux79~0_combout\ : std_logic;
SIGNAL \regf_i|Mux79~1_combout\ : std_logic;
SIGNAL \regf_i|Mux79~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][15]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~809_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~810_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~811_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~812_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~813_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~814_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~815_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][15]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~816_combout\ : std_logic;
SIGNAL \data_i|rMEM[59][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~817_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~818_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~778_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~779_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~785_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~786_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~780_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~781_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][15]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~782_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~783_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~784_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~787_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~802_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~803_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~800_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~801_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~804_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][15]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~805_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~806_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][15]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~798_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~799_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~807_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~795_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~796_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][15]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~792_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~793_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][15]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~790_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~791_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~794_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~788_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][15]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][15]~q\ : std_logic;
SIGNAL \data_i|oRD[15]~789_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~797_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~808_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~819_combout\ : std_logic;
SIGNAL \data_i|oRD[15]~1425_combout\ : std_logic;
SIGNAL \s_i_b_alu[15]~16_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~39_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~20_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~86_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~37_combout\ : std_logic;
SIGNAL \alu_i|Mux16~7_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~40_combout\ : std_logic;
SIGNAL \alu_i|Mux16~8_combout\ : std_logic;
SIGNAL \alu_i|Mux16~9_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[8]~64_combout\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \regf_i|Mux48~2_combout\ : std_logic;
SIGNAL \regf_i|Mux48~3_combout\ : std_logic;
SIGNAL \regf_i|Mux48~0_combout\ : std_logic;
SIGNAL \regf_i|Mux48~1_combout\ : std_logic;
SIGNAL \regf_i|Mux48~4_combout\ : std_logic;
SIGNAL \alu_i|Mux17~7_combout\ : std_logic;
SIGNAL \alu_i|Mux17~8_combout\ : std_logic;
SIGNAL \alu_i|Mux17~9_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[8]~62_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~80_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~54_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[8]~63_combout\ : std_logic;
SIGNAL \alu_i|Mux23~6_combout\ : std_logic;
SIGNAL \alu_i|Mux23~7_combout\ : std_logic;
SIGNAL \regf_i|Mux81~0_combout\ : std_logic;
SIGNAL \regf_i|Mux81~1_combout\ : std_logic;
SIGNAL \regf_i|Mux81~2_combout\ : std_logic;
SIGNAL \regf_i|Mux81~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[13]~7_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~900_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~901_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~893_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~894_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~897_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~898_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~895_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~896_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~899_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~902_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~869_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~870_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~862_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~863_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~866_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~867_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~864_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~865_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~868_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~871_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~884_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~885_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~886_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~887_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~888_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~882_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~883_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~889_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~890_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~891_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~879_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~880_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~874_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~875_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][13]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~876_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~877_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~878_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][13]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][13]~q\ : std_logic;
SIGNAL \data_i|oRD[13]~872_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~873_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~881_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~892_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~903_combout\ : std_logic;
SIGNAL \data_i|oRD[13]~1427_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[13]~feeder_combout\ : std_logic;
SIGNAL \alu_i|Mux18~7_combout\ : std_logic;
SIGNAL \alu_i|Mux18~8_combout\ : std_logic;
SIGNAL \alu_i|Mux18~9_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[12]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~904_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~905_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][12]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~911_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~912_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][12]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~908_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~909_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][12]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~906_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~907_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~910_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~913_combout\ : std_logic;
SIGNAL \data_i|rMEM[59][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~942_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~943_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~935_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~936_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~939_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~940_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~937_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~938_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~941_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~944_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~931_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~932_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~924_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~925_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][12]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~926_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~927_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~928_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~929_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~930_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~933_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~916_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~917_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][12]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][12]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~918_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~919_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~920_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~921_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~922_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][12]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][12]~q\ : std_logic;
SIGNAL \data_i|oRD[12]~914_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~915_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~923_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~934_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~945_combout\ : std_logic;
SIGNAL \data_i|oRD[12]~1428_combout\ : std_logic;
SIGNAL \regf_i|Mux50~0_combout\ : std_logic;
SIGNAL \regf_i|Mux50~1_combout\ : std_logic;
SIGNAL \regf_i|Mux50~2_combout\ : std_logic;
SIGNAL \regf_i|Mux50~3_combout\ : std_logic;
SIGNAL \regf_i|Mux50~4_combout\ : std_logic;
SIGNAL \alu_i|Mux19~7_combout\ : std_logic;
SIGNAL \alu_i|Mux19~8_combout\ : std_logic;
SIGNAL \alu_i|Mux19~9_combout\ : std_logic;
SIGNAL \regf_i|Mux83~2_combout\ : std_logic;
SIGNAL \regf_i|Mux83~3_combout\ : std_logic;
SIGNAL \regf_i|Mux83~0_combout\ : std_logic;
SIGNAL \regf_i|Mux83~1_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[11]~5_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~953_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~954_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~946_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~947_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~950_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~951_combout\ : std_logic;
SIGNAL \data_i|rMEM[25][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~948_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~949_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~952_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~955_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~963_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~964_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~960_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~961_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~958_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~959_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~962_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~956_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~957_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~965_combout\ : std_logic;
SIGNAL \data_i|rMEM[1][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~970_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~971_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[4][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~968_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~969_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~972_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~966_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~967_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~973_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~974_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~975_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~976_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~977_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~978_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~981_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~982_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~979_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~980_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~983_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][11]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][11]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][11]~q\ : std_logic;
SIGNAL \data_i|oRD[11]~984_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~985_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~986_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~987_combout\ : std_logic;
SIGNAL \data_i|oRD[11]~1429_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[11]~feeder_combout\ : std_logic;
SIGNAL \alu_i|Mux20~7_combout\ : std_logic;
SIGNAL \alu_i|Mux20~8_combout\ : std_logic;
SIGNAL \alu_i|Mux20~9_combout\ : std_logic;
SIGNAL \regf_i|Mux84~0_combout\ : std_logic;
SIGNAL \regf_i|Mux84~1_combout\ : std_logic;
SIGNAL \regf_i|Mux84~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1019_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1020_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1026_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1027_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1023_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1024_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1021_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1022_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1025_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1028_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~988_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~989_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~995_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~996_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~990_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~991_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~992_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~993_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~994_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~997_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1010_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1011_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1012_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1013_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1014_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1015_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1016_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1008_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1009_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1017_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1005_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1006_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~998_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~999_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1002_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1003_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][10]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][10]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][10]~q\ : std_logic;
SIGNAL \data_i|oRD[10]~1000_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1001_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1004_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1007_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1018_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1029_combout\ : std_logic;
SIGNAL \data_i|oRD[10]~1430_combout\ : std_logic;
SIGNAL \regf_i|Mux52~2_combout\ : std_logic;
SIGNAL \regf_i|Mux52~3_combout\ : std_logic;
SIGNAL \regf_i|Mux52~0_combout\ : std_logic;
SIGNAL \regf_i|Mux52~1_combout\ : std_logic;
SIGNAL \regf_i|Mux52~4_combout\ : std_logic;
SIGNAL \alu_i|Mux21~7_combout\ : std_logic;
SIGNAL \alu_i|Mux21~8_combout\ : std_logic;
SIGNAL \alu_i|Mux21~9_combout\ : std_logic;
SIGNAL \regf_i|Mux85~2_combout\ : std_logic;
SIGNAL \regf_i|Mux85~3_combout\ : std_logic;
SIGNAL \regf_i|Mux85~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1057_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1058_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1052_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1053_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1054_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1055_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1056_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1050_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1051_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1059_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1047_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1048_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1042_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1043_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1044_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1045_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1046_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1040_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1041_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1049_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1060_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1037_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1038_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1030_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1031_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1032_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1033_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1034_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1035_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1036_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1039_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1061_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1062_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1068_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1069_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1063_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1064_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][9]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][9]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][9]~q\ : std_logic;
SIGNAL \data_i|oRD[9]~1065_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1066_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1067_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1070_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1071_combout\ : std_logic;
SIGNAL \data_i|oRD[9]~1431_combout\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \regf_i|Mux53~2_combout\ : std_logic;
SIGNAL \regf_i|Mux53~3_combout\ : std_logic;
SIGNAL \regf_i|Mux53~0_combout\ : std_logic;
SIGNAL \regf_i|Mux53~1_combout\ : std_logic;
SIGNAL \regf_i|Mux53~4_combout\ : std_logic;
SIGNAL \alu_i|Mux22~7_combout\ : std_logic;
SIGNAL \alu_i|Mux22~8_combout\ : std_logic;
SIGNAL \alu_i|Mux22~9_combout\ : std_logic;
SIGNAL \regf_i|Mux86~0_combout\ : std_logic;
SIGNAL \regf_i|Mux86~1_combout\ : std_logic;
SIGNAL \regf_i|Mux86~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1103_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1104_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1110_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1111_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1105_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1106_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1107_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1108_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1109_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1112_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1079_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1080_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1076_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1077_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1074_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1075_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1078_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1072_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1073_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1081_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1089_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1090_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1082_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1083_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1086_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1087_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1084_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1085_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1088_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1091_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1092_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1093_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1099_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1100_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1094_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1095_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][8]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][8]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][8]~q\ : std_logic;
SIGNAL \data_i|oRD[8]~1096_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1097_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1098_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1101_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1102_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1113_combout\ : std_logic;
SIGNAL \data_i|oRD[8]~1432_combout\ : std_logic;
SIGNAL \regf_i|Mux54~0_combout\ : std_logic;
SIGNAL \regf_i|Mux54~1_combout\ : std_logic;
SIGNAL \regf_i|Mux54~2_combout\ : std_logic;
SIGNAL \regf_i|Mux54~3_combout\ : std_logic;
SIGNAL \regf_i|Mux54~4_combout\ : std_logic;
SIGNAL \alu_i|Mux23~9_combout\ : std_logic;
SIGNAL \alu_i|Mux23~10_combout\ : std_logic;
SIGNAL \alu_i|Mux23~11_combout\ : std_logic;
SIGNAL \s_i_b_alu[6]~22_combout\ : std_logic;
SIGNAL \alu_i|Add1~7\ : std_logic;
SIGNAL \alu_i|Add1~9\ : std_logic;
SIGNAL \alu_i|Add1~11\ : std_logic;
SIGNAL \alu_i|Add1~13\ : std_logic;
SIGNAL \alu_i|Add1~15\ : std_logic;
SIGNAL \alu_i|Add1~16_combout\ : std_logic;
SIGNAL \regf_i|Mux75~2_combout\ : std_logic;
SIGNAL \regf_i|Mux75~3_combout\ : std_logic;
SIGNAL \regf_i|Mux75~0_combout\ : std_logic;
SIGNAL \regf_i|Mux75~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[19]~12_combout\ : std_logic;
SIGNAL \alu_i|Mux12~9_combout\ : std_logic;
SIGNAL \alu_i|Mux12~10_combout\ : std_logic;
SIGNAL \alu_i|Mux12~11_combout\ : std_logic;
SIGNAL \alu_i|Mux12~12_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[23]~65_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[23]~82_combout\ : std_logic;
SIGNAL \alu_i|Mux14~8_combout\ : std_logic;
SIGNAL \alu_i|Mux14~19_combout\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \regf_i|Mux76~0_combout\ : std_logic;
SIGNAL \regf_i|Mux76~1_combout\ : std_logic;
SIGNAL \regf_i|Mux76~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[18]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~652_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~653_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][18]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~656_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~657_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~654_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~655_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~658_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~659_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~660_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~661_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~683_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~684_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~690_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~691_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][18]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][18]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~685_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~686_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][18]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][18]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~687_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~688_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~689_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~692_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~679_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~680_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~672_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~673_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~676_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~677_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~674_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~675_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~678_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~681_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~664_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~665_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~666_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~667_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~668_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~669_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~670_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][18]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][18]~q\ : std_logic;
SIGNAL \data_i|oRD[18]~662_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~663_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~671_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~682_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~693_combout\ : std_logic;
SIGNAL \data_i|oRD[18]~1422_combout\ : std_logic;
SIGNAL \regf_i|Mux44~2_combout\ : std_logic;
SIGNAL \regf_i|Mux44~3_combout\ : std_logic;
SIGNAL \regf_i|Mux44~0_combout\ : std_logic;
SIGNAL \regf_i|Mux44~1_combout\ : std_logic;
SIGNAL \regf_i|Mux44~4_combout\ : std_logic;
SIGNAL \alu_i|Mux13~8_combout\ : std_logic;
SIGNAL \alu_i|Mux13~9_combout\ : std_logic;
SIGNAL \alu_i|Mux13~10_combout\ : std_logic;
SIGNAL \regf_i|Mux77~0_combout\ : std_logic;
SIGNAL \regf_i|Mux77~1_combout\ : std_logic;
SIGNAL \regf_i|Mux77~2_combout\ : std_logic;
SIGNAL \regf_i|Mux77~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[17]~14_combout\ : std_logic;
SIGNAL \regf_i|Mux78~2_combout\ : std_logic;
SIGNAL \regf_i|Mux78~3_combout\ : std_logic;
SIGNAL \regf_i|Mux78~0_combout\ : std_logic;
SIGNAL \regf_i|Mux78~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[16]~15_combout\ : std_logic;
SIGNAL \alu_i|Add1~31\ : std_logic;
SIGNAL \alu_i|Add1~32_combout\ : std_logic;
SIGNAL \alu_i|Add0~9\ : std_logic;
SIGNAL \alu_i|Add0~11\ : std_logic;
SIGNAL \alu_i|Add0~13\ : std_logic;
SIGNAL \alu_i|Add0~15\ : std_logic;
SIGNAL \alu_i|Add0~17\ : std_logic;
SIGNAL \alu_i|Add0~19\ : std_logic;
SIGNAL \alu_i|Add0~21\ : std_logic;
SIGNAL \alu_i|Add0~23\ : std_logic;
SIGNAL \alu_i|Add0~25\ : std_logic;
SIGNAL \alu_i|Add0~27\ : std_logic;
SIGNAL \alu_i|Add0~29\ : std_logic;
SIGNAL \alu_i|Add0~31\ : std_logic;
SIGNAL \alu_i|Add0~32_combout\ : std_logic;
SIGNAL \alu_i|Mux15~1_combout\ : std_logic;
SIGNAL \alu_i|Mux15~2_combout\ : std_logic;
SIGNAL \alu_i|Mux15~10_combout\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \regf_i|Mux68~0_combout\ : std_logic;
SIGNAL \regf_i|Mux68~1_combout\ : std_logic;
SIGNAL \regf_i|Mux68~2_combout\ : std_logic;
SIGNAL \regf_i|Mux68~3_combout\ : std_logic;
SIGNAL \regf_i|Mux68~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~316_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~317_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~323_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~324_combout\ : std_logic;
SIGNAL \data_i|rMEM[14][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~318_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~319_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~320_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~321_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~322_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~325_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~347_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~348_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~354_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~355_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~351_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~352_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~349_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~350_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~353_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~356_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~333_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~334_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~330_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~331_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~328_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~329_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~332_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~326_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~327_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~335_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~343_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~344_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~336_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~337_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~340_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~341_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][26]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][26]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][26]~q\ : std_logic;
SIGNAL \data_i|oRD[26]~338_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~339_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~342_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~345_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~346_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~357_combout\ : std_logic;
SIGNAL \data_i|oRD[26]~1414_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[24]~71_combout\ : std_logic;
SIGNAL \s_i_b_alu[26]~5_combout\ : std_logic;
SIGNAL \regf_i|Mux69~0_combout\ : std_logic;
SIGNAL \regf_i|Mux69~1_combout\ : std_logic;
SIGNAL \regf_i|Mux69~2_combout\ : std_logic;
SIGNAL \regf_i|Mux69~3_combout\ : std_logic;
SIGNAL \regf_i|Mux69~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~396_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~397_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~391_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~392_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~393_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~394_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~395_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~389_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~390_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~398_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~365_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~366_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~358_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~359_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~362_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~363_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~360_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~361_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~364_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~367_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~368_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~369_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~370_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~371_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~372_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~373_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~374_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~375_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~376_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~377_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~378_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~379_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~385_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~386_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~382_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~383_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][25]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][25]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][25]~q\ : std_logic;
SIGNAL \data_i|oRD[25]~380_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~381_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~384_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~387_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~388_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~399_combout\ : std_logic;
SIGNAL \data_i|oRD[25]~1415_combout\ : std_logic;
SIGNAL \s_i_b_alu[25]~6_combout\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \regf_i|Mux70~0_combout\ : std_logic;
SIGNAL \regf_i|Mux70~1_combout\ : std_logic;
SIGNAL \regf_i|Mux70~2_combout\ : std_logic;
SIGNAL \regf_i|Mux70~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[24]~7_combout\ : std_logic;
SIGNAL \regf_i|Mux71~2_combout\ : std_logic;
SIGNAL \regf_i|Mux71~3_combout\ : std_logic;
SIGNAL \regf_i|Mux71~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~480_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~481_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~473_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~474_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~475_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~476_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~477_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~478_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~479_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~482_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~446_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~447_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~444_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~445_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~448_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~442_combout\ : std_logic;
SIGNAL \data_i|rMEM[25][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~443_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~449_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~450_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~451_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~469_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~470_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~462_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~463_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~464_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~465_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~466_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~467_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~468_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~471_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~452_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~453_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~456_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~457_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~454_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~455_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~458_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][23]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][23]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][23]~q\ : std_logic;
SIGNAL \data_i|oRD[23]~459_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~460_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~461_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~472_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~483_combout\ : std_logic;
SIGNAL \data_i|oRD[23]~1417_combout\ : std_logic;
SIGNAL \regf_i|Mux39~2_combout\ : std_logic;
SIGNAL \regf_i|Mux39~3_combout\ : std_logic;
SIGNAL \regf_i|Mux39~0_combout\ : std_logic;
SIGNAL \regf_i|Mux39~1_combout\ : std_logic;
SIGNAL \regf_i|Mux39~4_combout\ : std_logic;
SIGNAL \alu_i|Mux8~9_combout\ : std_logic;
SIGNAL \alu_i|Mux8~10_combout\ : std_logic;
SIGNAL \alu_i|Mux8~11_combout\ : std_logic;
SIGNAL \alu_i|Mux8~12_combout\ : std_logic;
SIGNAL \regf_i|Mux72~0_combout\ : std_logic;
SIGNAL \regf_i|Mux72~1_combout\ : std_logic;
SIGNAL \regf_i|Mux72~2_combout\ : std_logic;
SIGNAL \regf_i|Mux72~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[22]~9_combout\ : std_logic;
SIGNAL \alu_i|Mux9~8_combout\ : std_logic;
SIGNAL \alu_i|Mux9~9_combout\ : std_logic;
SIGNAL \alu_i|Mux9~10_combout\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \regf_i|Mux73~2_combout\ : std_logic;
SIGNAL \regf_i|Mux73~3_combout\ : std_logic;
SIGNAL \regf_i|Mux73~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[21]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~557_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~558_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][21]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~564_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~565_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~559_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~560_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][21]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~561_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~562_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~563_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~566_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~533_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~534_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~526_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~527_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][21]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~530_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~531_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~528_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~529_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~532_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~535_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~553_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~554_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~548_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~549_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][21]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~550_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~551_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~552_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~546_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~547_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~555_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][21]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~538_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~539_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][21]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~540_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~541_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~542_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~543_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~544_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][21]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][21]~q\ : std_logic;
SIGNAL \data_i|oRD[21]~536_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~537_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~545_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~556_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~567_combout\ : std_logic;
SIGNAL \data_i|oRD[21]~1419_combout\ : std_logic;
SIGNAL \regf_i|Mux41~0_combout\ : std_logic;
SIGNAL \regf_i|Mux41~1_combout\ : std_logic;
SIGNAL \regf_i|Mux41~2_combout\ : std_logic;
SIGNAL \regf_i|Mux41~3_combout\ : std_logic;
SIGNAL \regf_i|Mux41~4_combout\ : std_logic;
SIGNAL \regf_i|Mux74~0_combout\ : std_logic;
SIGNAL \regf_i|Mux74~1_combout\ : std_logic;
SIGNAL \regf_i|Mux74~2_combout\ : std_logic;
SIGNAL \regf_i|Mux74~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[20]~11_combout\ : std_logic;
SIGNAL \alu_i|Add1~39\ : std_logic;
SIGNAL \alu_i|Add1~40_combout\ : std_logic;
SIGNAL \alu_i|Mux11~9_combout\ : std_logic;
SIGNAL \alu_i|Mux11~10_combout\ : std_logic;
SIGNAL \alu_i|Mux11~11_combout\ : std_logic;
SIGNAL \alu_i|Mux11~12_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[23]~84_combout\ : std_logic;
SIGNAL \alu_i|Add0~33\ : std_logic;
SIGNAL \alu_i|Add0~35\ : std_logic;
SIGNAL \alu_i|Add0~37\ : std_logic;
SIGNAL \alu_i|Add0~39\ : std_logic;
SIGNAL \alu_i|Add0~40_combout\ : std_logic;
SIGNAL \alu_i|Mux11~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[23]~83_combout\ : std_logic;
SIGNAL \alu_i|Mux11~14_combout\ : std_logic;
SIGNAL \alu_i|Mux11~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[20]~14_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[21]~13_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[20]~15_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[20]~12_combout\ : std_logic;
SIGNAL \regf_i|Mux64~0_combout\ : std_logic;
SIGNAL \regf_i|Mux64~1_combout\ : std_logic;
SIGNAL \regf_i|Mux64~2_combout\ : std_logic;
SIGNAL \regf_i|Mux64~3_combout\ : std_logic;
SIGNAL \regf_i|Mux64~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[59][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~186_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~187_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~179_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~180_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~183_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~184_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~181_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~182_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~185_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~188_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~168_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~169_combout\ : std_logic;
SIGNAL \data_i|rMEM[3][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~175_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~176_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~172_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~173_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~170_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~171_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~174_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~177_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~162_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~163_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~160_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~161_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~164_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~165_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~166_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~158_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~159_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~167_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~178_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~148_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~149_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~155_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~156_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][30]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~152_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~153_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][30]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][30]~q\ : std_logic;
SIGNAL \data_i|oRD[30]~150_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~151_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~154_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~157_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~189_combout\ : std_logic;
SIGNAL \data_i|oRD[30]~1410_combout\ : std_logic;
SIGNAL \s_i_b_alu[30]~1_combout\ : std_logic;
SIGNAL \alu_i|Equal0~23_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[29]~73_combout\ : std_logic;
SIGNAL \regf_i|Mux66~2_combout\ : std_logic;
SIGNAL \regf_i|Mux66~3_combout\ : std_logic;
SIGNAL \regf_i|Mux66~0_combout\ : std_logic;
SIGNAL \regf_i|Mux66~1_combout\ : std_logic;
SIGNAL \regf_i|Mux66~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~232_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~233_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~239_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~240_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~236_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~237_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~234_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~235_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~238_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~241_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~270_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~271_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~263_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~264_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~265_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~266_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~267_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~268_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~269_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~272_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~242_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~243_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~249_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~250_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~246_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~247_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~244_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~245_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~248_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~251_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][28]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~252_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~253_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~259_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~260_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~256_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~257_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][28]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][28]~q\ : std_logic;
SIGNAL \data_i|oRD[28]~254_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~255_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~258_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~261_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~262_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~273_combout\ : std_logic;
SIGNAL \data_i|oRD[28]~1412_combout\ : std_logic;
SIGNAL \alu_i|Mux3~2_combout\ : std_logic;
SIGNAL \s_i_b_alu[28]~3_combout\ : std_logic;
SIGNAL \alu_i|Equal0~21_combout\ : std_logic;
SIGNAL \regf_i|Mux67~2_combout\ : std_logic;
SIGNAL \regf_i|Mux67~3_combout\ : std_logic;
SIGNAL \regf_i|Mux67~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~312_combout\ : std_logic;
SIGNAL \data_i|rMEM[59][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~313_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~305_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~306_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~307_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~308_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~309_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~310_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~311_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~314_combout\ : std_logic;
SIGNAL \data_i|rMEM[3][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~301_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~302_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~294_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~295_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~298_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~299_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~296_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~297_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~300_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~303_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~291_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~292_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~284_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~285_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~288_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~289_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~286_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~287_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~290_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~293_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~304_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~281_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~282_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~274_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~275_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~276_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~277_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][27]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][27]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][27]~q\ : std_logic;
SIGNAL \data_i|oRD[27]~278_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~279_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~280_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~283_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~315_combout\ : std_logic;
SIGNAL \data_i|oRD[27]~1413_combout\ : std_logic;
SIGNAL \alu_i|Mux6~16_combout\ : std_logic;
SIGNAL \regf_i|Mux35~0_combout\ : std_logic;
SIGNAL \regf_i|Mux35~1_combout\ : std_logic;
SIGNAL \regf_i|Mux35~2_combout\ : std_logic;
SIGNAL \regf_i|Mux35~3_combout\ : std_logic;
SIGNAL \regf_i|Mux35~4_combout\ : std_logic;
SIGNAL \alu_i|Add0~53\ : std_logic;
SIGNAL \alu_i|Add0~54_combout\ : std_logic;
SIGNAL \alu_i|Add1~47\ : std_logic;
SIGNAL \alu_i|Add1~49\ : std_logic;
SIGNAL \alu_i|Add1~51\ : std_logic;
SIGNAL \alu_i|Add1~53\ : std_logic;
SIGNAL \alu_i|Add1~54_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[27]~46_combout\ : std_logic;
SIGNAL \regf_i|Mux65~2_combout\ : std_logic;
SIGNAL \regf_i|Mux65~3_combout\ : std_logic;
SIGNAL \regf_i|Mux65~0_combout\ : std_logic;
SIGNAL \regf_i|Mux65~1_combout\ : std_logic;
SIGNAL \regf_i|Mux65~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~197_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~198_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~194_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~195_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~192_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~193_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~196_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~190_combout\ : std_logic;
SIGNAL \data_i|rMEM[25][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~191_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~199_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~221_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~222_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~228_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~229_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~223_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~224_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~225_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~226_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~227_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~230_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~207_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~208_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~202_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~203_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~204_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~205_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~206_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~200_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~201_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~209_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][29]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~217_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~218_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~212_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~213_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~214_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~215_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~216_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][29]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][29]~q\ : std_logic;
SIGNAL \data_i|oRD[29]~210_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~211_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~219_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~220_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~231_combout\ : std_logic;
SIGNAL \data_i|oRD[29]~1411_combout\ : std_logic;
SIGNAL \s_i_b_alu[29]~2_combout\ : std_logic;
SIGNAL \alu_i|Add0~57\ : std_logic;
SIGNAL \alu_i|Add0~58_combout\ : std_logic;
SIGNAL \alu_i|Add1~55\ : std_logic;
SIGNAL \alu_i|Add1~57\ : std_logic;
SIGNAL \alu_i|Add1~58_combout\ : std_logic;
SIGNAL \alu_i|Mux2~7_combout\ : std_logic;
SIGNAL \alu_i|Equal0~22_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[4]~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[5]~6_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[5]~7_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[13]~5_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[8]~13_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[9]~15_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[9]~16_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[13]~21_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[14]~23_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[13]~24_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[13]~5_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[13]~17_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s1[27]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s1[29]~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[25]~45_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[25]~47_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[25]~48_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~44_combout\ : std_logic;
SIGNAL \alu_i|Mux2~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[22]~39_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[21]~37_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[21]~40_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[18]~31_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[17]~29_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[17]~32_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[21]~13_combout\ : std_logic;
SIGNAL \alu_i|Mux2~3_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[29]~26_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[29]~27_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[29]~22_combout\ : std_logic;
SIGNAL \alu_i|Mux2~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[29]~72_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[29]~14_combout\ : std_logic;
SIGNAL \alu_i|Mux2~5_combout\ : std_logic;
SIGNAL \alu_i|Mux2~6_combout\ : std_logic;
SIGNAL \alu_i|Mux2~8_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[29]~2_combout\ : std_logic;
SIGNAL \alu_i|Mux2~9_combout\ : std_logic;
SIGNAL \alu_i|Mux2~10_combout\ : std_logic;
SIGNAL \alu_i|Mux2~11_combout\ : std_logic;
SIGNAL \alu_i|Mux2~12_combout\ : std_logic;
SIGNAL \Add0~64_combout\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Add0~65_combout\ : std_logic;
SIGNAL \regf_i|Mux33~0_combout\ : std_logic;
SIGNAL \regf_i|Mux33~1_combout\ : std_logic;
SIGNAL \regf_i|Mux33~2_combout\ : std_logic;
SIGNAL \regf_i|Mux33~3_combout\ : std_logic;
SIGNAL \regf_i|Mux33~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[27]~47_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[27]~10_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[19]~9_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[27]~19_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[24]~68_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[24]~43_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[23]~41_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[23]~44_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[24]~67_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[27]~51_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[27]~52_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[20]~35_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[19]~33_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[19]~36_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[19]~11_combout\ : std_logic;
SIGNAL \alu_i|Mux4~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[10]~17_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[12]~19_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[11]~20_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[11]~3_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[11]~14_combout\ : std_logic;
SIGNAL \alu_i|Mux4~3_combout\ : std_logic;
SIGNAL \alu_i|Equal0~20_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~50_combout\ : std_logic;
SIGNAL \alu_i|Mux4~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[24]~69_combout\ : std_logic;
SIGNAL \alu_i|Mux4~5_combout\ : std_logic;
SIGNAL \alu_i|Mux4~6_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~57_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[24]~70_combout\ : std_logic;
SIGNAL \alu_i|Mux4~7_combout\ : std_logic;
SIGNAL \alu_i|Mux4~8_combout\ : std_logic;
SIGNAL \alu_i|Mux4~9_combout\ : std_logic;
SIGNAL \alu_i|Mux4~13_combout\ : std_logic;
SIGNAL \alu_i|Mux4~10_combout\ : std_logic;
SIGNAL \alu_i|Mux4~11_combout\ : std_logic;
SIGNAL \alu_i|Mux4~12_combout\ : std_logic;
SIGNAL \Add0~68_combout\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Add0~69_combout\ : std_logic;
SIGNAL \regf_i|Mux67~0_combout\ : std_logic;
SIGNAL \regf_i|Mux67~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[27]~4_combout\ : std_logic;
SIGNAL \alu_i|Add0~55\ : std_logic;
SIGNAL \alu_i|Add0~56_combout\ : std_logic;
SIGNAL \alu_i|Add1~56_combout\ : std_logic;
SIGNAL \alu_i|Mux3~8_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s1[26]~1_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[16]~30_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[20]~38_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[20]~12_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[24]~46_combout\ : std_logic;
SIGNAL \alu_i|Mux3~3_combout\ : std_logic;
SIGNAL \alu_i|Mux3~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[12]~22_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[8]~14_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[12]~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[4]~0_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[4]~3_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[4]~5_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[12]~15_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[12]~16_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[28]~8_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[28]~13_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[28]~20_combout\ : std_logic;
SIGNAL \alu_i|Mux3~5_combout\ : std_logic;
SIGNAL \alu_i|Mux3~6_combout\ : std_logic;
SIGNAL \alu_i|Mux3~7_combout\ : std_logic;
SIGNAL \alu_i|Mux3~9_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[28]~1_combout\ : std_logic;
SIGNAL \alu_i|Mux3~10_combout\ : std_logic;
SIGNAL \alu_i|Mux3~11_combout\ : std_logic;
SIGNAL \alu_i|Mux3~12_combout\ : std_logic;
SIGNAL \alu_i|Mux3~13_combout\ : std_logic;
SIGNAL \Add0~66_combout\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \Add0~67_combout\ : std_logic;
SIGNAL \regf_i|Mux34~0_combout\ : std_logic;
SIGNAL \regf_i|Mux34~1_combout\ : std_logic;
SIGNAL \regf_i|Mux34~2_combout\ : std_logic;
SIGNAL \regf_i|Mux34~3_combout\ : std_logic;
SIGNAL \regf_i|Mux34~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s1[28]~3_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[26]~49_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[26]~50_combout\ : std_logic;
SIGNAL \alu_i|Mux1~5_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[22]~42_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[18]~34_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[22]~14_combout\ : std_logic;
SIGNAL \alu_i|Mux1~6_combout\ : std_logic;
SIGNAL \alu_i|Mux1~7_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s2[30]~0_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[30]~16_combout\ : std_logic;
SIGNAL \alu_i|Mux1~8_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[6]~9_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[2]~0_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[2]~1_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[14]~18_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[10]~18_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[15]~25_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[14]~26_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[14]~6_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[14]~19_combout\ : std_logic;
SIGNAL \alu_i|Mux1~9_combout\ : std_logic;
SIGNAL \alu_i|Mux1~10_combout\ : std_logic;
SIGNAL \alu_i|Add1~59\ : std_logic;
SIGNAL \alu_i|Add1~60_combout\ : std_logic;
SIGNAL \alu_i|Add0~59\ : std_logic;
SIGNAL \alu_i|Add0~60_combout\ : std_logic;
SIGNAL \alu_i|Mux1~11_combout\ : std_logic;
SIGNAL \alu_i|Mux1~12_combout\ : std_logic;
SIGNAL \alu_i|Mux1~16_combout\ : std_logic;
SIGNAL \alu_i|sOutput~0_combout\ : std_logic;
SIGNAL \alu_i|Mux1~13_combout\ : std_logic;
SIGNAL \alu_i|Mux1~14_combout\ : std_logic;
SIGNAL \alu_i|Mux1~15_combout\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Add0~63_combout\ : std_logic;
SIGNAL \regf_i|Mux32~2_combout\ : std_logic;
SIGNAL \regf_i|Mux32~3_combout\ : std_logic;
SIGNAL \regf_i|Mux32~0_combout\ : std_logic;
SIGNAL \regf_i|Mux32~1_combout\ : std_logic;
SIGNAL \regf_i|Mux32~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s1[30]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[28]~9_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[20]~5_combout\ : std_logic;
SIGNAL \alu_i|Mux11~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[4]~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[23]~66_combout\ : std_logic;
SIGNAL \alu_i|Mux11~5_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[20]~11_combout\ : std_logic;
SIGNAL \alu_i|Mux11~6_combout\ : std_logic;
SIGNAL \alu_i|Mux11~7_combout\ : std_logic;
SIGNAL \alu_i|Mux11~8_combout\ : std_logic;
SIGNAL \alu_i|Mux11~13_combout\ : std_logic;
SIGNAL \regf_i|Mux74~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~599_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~600_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~601_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~602_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~603_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~604_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~605_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~606_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~607_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~608_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~572_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~573_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~570_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~571_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~574_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~568_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~569_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~575_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~576_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~577_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~595_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~596_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~592_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~593_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~590_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~591_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~594_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~588_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~589_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~597_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~585_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~586_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~578_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~579_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~582_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~583_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][20]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][20]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][20]~q\ : std_logic;
SIGNAL \data_i|oRD[20]~580_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~581_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~584_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~587_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~598_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~609_combout\ : std_logic;
SIGNAL \data_i|oRD[20]~1420_combout\ : std_logic;
SIGNAL \Add0~82_combout\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Add0~83_combout\ : std_logic;
SIGNAL \regf_i|Mux42~2_combout\ : std_logic;
SIGNAL \regf_i|Mux42~3_combout\ : std_logic;
SIGNAL \regf_i|Mux42~0_combout\ : std_logic;
SIGNAL \regf_i|Mux42~1_combout\ : std_logic;
SIGNAL \regf_i|Mux42~4_combout\ : std_logic;
SIGNAL \alu_i|Add1~41\ : std_logic;
SIGNAL \alu_i|Add1~42_combout\ : std_logic;
SIGNAL \alu_i|Mux10~9_combout\ : std_logic;
SIGNAL \alu_i|Mux10~10_combout\ : std_logic;
SIGNAL \alu_i|Mux10~11_combout\ : std_logic;
SIGNAL \alu_i|Mux10~12_combout\ : std_logic;
SIGNAL \alu_i|Mux10~14_combout\ : std_logic;
SIGNAL \alu_i|Add0~41\ : std_logic;
SIGNAL \alu_i|Add0~42_combout\ : std_logic;
SIGNAL \alu_i|Mux10~3_combout\ : std_logic;
SIGNAL \alu_i|Mux10~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[26]~25_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[25]~10_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[21]~14_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[22]~28_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[21]~29_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[21]~15_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[21]~6_combout\ : std_logic;
SIGNAL \alu_i|Mux10~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[21]~12_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[5]~6_combout\ : std_logic;
SIGNAL \alu_i|Mux10~5_combout\ : std_logic;
SIGNAL \alu_i|Mux10~6_combout\ : std_logic;
SIGNAL \alu_i|Mux10~7_combout\ : std_logic;
SIGNAL \alu_i|Mux10~8_combout\ : std_logic;
SIGNAL \alu_i|Mux10~13_combout\ : std_logic;
SIGNAL \Add0~80_combout\ : std_logic;
SIGNAL \Add0~81_combout\ : std_logic;
SIGNAL \regf_i|Mux73~0_combout\ : std_logic;
SIGNAL \regf_i|Mux73~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[21]~10_combout\ : std_logic;
SIGNAL \alu_i|Add1~43\ : std_logic;
SIGNAL \alu_i|Add1~44_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[26]~32_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[22]~17_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[23]~33_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[22]~34_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[22]~18_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[22]~7_combout\ : std_logic;
SIGNAL \alu_i|Mux9~0_combout\ : std_logic;
SIGNAL \alu_i|Equal0~15_combout\ : std_logic;
SIGNAL \alu_i|Add0~43\ : std_logic;
SIGNAL \alu_i|Add0~44_combout\ : std_logic;
SIGNAL \alu_i|Mux9~4_combout\ : std_logic;
SIGNAL \alu_i|Mux9~5_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[6]~8_combout\ : std_logic;
SIGNAL \alu_i|Mux9~1_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[9]~7_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[22]~13_combout\ : std_logic;
SIGNAL \alu_i|Mux9~2_combout\ : std_logic;
SIGNAL \alu_i|Mux9~3_combout\ : std_logic;
SIGNAL \alu_i|Mux9~6_combout\ : std_logic;
SIGNAL \alu_i|Mux9~7_combout\ : std_logic;
SIGNAL \alu_i|Mux9~11_combout\ : std_logic;
SIGNAL \regf_i|Mux72~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~484_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~485_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~491_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~492_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~486_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~487_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~488_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~489_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~490_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~493_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~522_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~523_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~515_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~516_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~519_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~520_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~517_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~518_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~521_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~524_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~511_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~512_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~504_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~505_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~506_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~507_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~508_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~509_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~510_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~513_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~501_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~502_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~494_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~495_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][22]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~498_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~499_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][22]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][22]~q\ : std_logic;
SIGNAL \data_i|oRD[22]~496_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~497_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~500_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~503_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~514_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~525_combout\ : std_logic;
SIGNAL \data_i|oRD[22]~1418_combout\ : std_logic;
SIGNAL \Add0~78_combout\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Add0~79_combout\ : std_logic;
SIGNAL \regf_i|Mux40~2_combout\ : std_logic;
SIGNAL \regf_i|Mux40~3_combout\ : std_logic;
SIGNAL \regf_i|Mux40~0_combout\ : std_logic;
SIGNAL \regf_i|Mux40~1_combout\ : std_logic;
SIGNAL \regf_i|Mux40~4_combout\ : std_logic;
SIGNAL \alu_i|Add1~45\ : std_logic;
SIGNAL \alu_i|Add1~46_combout\ : std_logic;
SIGNAL \alu_i|Add0~45\ : std_logic;
SIGNAL \alu_i|Add0~46_combout\ : std_logic;
SIGNAL \alu_i|Mux8~3_combout\ : std_logic;
SIGNAL \alu_i|Mux8~14_combout\ : std_logic;
SIGNAL \alu_i|Mux8~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[23]~44_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[23]~20_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[23]~8_combout\ : std_logic;
SIGNAL \alu_i|Mux8~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[7]~9_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[23]~15_combout\ : std_logic;
SIGNAL \alu_i|Mux8~5_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[23]~14_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[23]~15_combout\ : std_logic;
SIGNAL \alu_i|Mux8~6_combout\ : std_logic;
SIGNAL \alu_i|Mux8~7_combout\ : std_logic;
SIGNAL \alu_i|Mux8~8_combout\ : std_logic;
SIGNAL \alu_i|Mux8~13_combout\ : std_logic;
SIGNAL \Add0~76_combout\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \Add0~77_combout\ : std_logic;
SIGNAL \regf_i|Mux71~0_combout\ : std_logic;
SIGNAL \regf_i|Mux71~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[23]~8_combout\ : std_logic;
SIGNAL \alu_i|Add0~47\ : std_logic;
SIGNAL \alu_i|Add0~48_combout\ : std_logic;
SIGNAL \alu_i|Add1~48_combout\ : std_logic;
SIGNAL \alu_i|Mux7~7_combout\ : std_logic;
SIGNAL \alu_i|Mux7~8_combout\ : std_logic;
SIGNAL \alu_i|Mux7~9_combout\ : std_logic;
SIGNAL \alu_i|Mux7~10_combout\ : std_logic;
SIGNAL \alu_i|Mux7~14_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[24]~16_combout\ : std_logic;
SIGNAL \alu_i|Mux7~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[8]~10_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[8]~11_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[16]~8_combout\ : std_logic;
SIGNAL \alu_i|Mux7~3_combout\ : std_logic;
SIGNAL \alu_i|Equal0~17_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[24]~9_combout\ : std_logic;
SIGNAL \alu_i|Mux7~4_combout\ : std_logic;
SIGNAL \alu_i|Mux7~5_combout\ : std_logic;
SIGNAL \alu_i|Mux7~6_combout\ : std_logic;
SIGNAL \alu_i|Mux7~11_combout\ : std_logic;
SIGNAL \alu_i|Mux7~12_combout\ : std_logic;
SIGNAL \alu_i|Mux7~13_combout\ : std_logic;
SIGNAL \regf_i|Mux70~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[59][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~438_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~439_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~431_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~432_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~435_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~436_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~433_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~434_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~437_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~440_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][24]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~400_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~401_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~407_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~408_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][24]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~402_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~403_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][24]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][24]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~404_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~405_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~406_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~409_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~420_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~421_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~427_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~428_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~422_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~423_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~424_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~425_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~426_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~429_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][24]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~417_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~418_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][24]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~414_combout\ : std_logic;
SIGNAL \data_i|rMEM[25][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~415_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][24]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~412_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~413_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~416_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][24]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][24]~q\ : std_logic;
SIGNAL \data_i|oRD[24]~410_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~411_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~419_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~430_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~441_combout\ : std_logic;
SIGNAL \data_i|oRD[24]~1416_combout\ : std_logic;
SIGNAL \Add0~74_combout\ : std_logic;
SIGNAL \Add0~75_combout\ : std_logic;
SIGNAL \regf_i|Mux38~2_combout\ : std_logic;
SIGNAL \regf_i|Mux38~3_combout\ : std_logic;
SIGNAL \regf_i|Mux38~0_combout\ : std_logic;
SIGNAL \regf_i|Mux38~1_combout\ : std_logic;
SIGNAL \regf_i|Mux38~4_combout\ : std_logic;
SIGNAL \alu_i|Add0~49\ : std_logic;
SIGNAL \alu_i|Add0~50_combout\ : std_logic;
SIGNAL \alu_i|Mux6~7_combout\ : std_logic;
SIGNAL \alu_i|Mux6~8_combout\ : std_logic;
SIGNAL \alu_i|Mux6~9_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[25]~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[25]~17_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[9]~1_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[9]~12_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[17]~9_combout\ : std_logic;
SIGNAL \alu_i|Mux6~2_combout\ : std_logic;
SIGNAL \alu_i|Mux6~3_combout\ : std_logic;
SIGNAL \alu_i|Equal0~18_combout\ : std_logic;
SIGNAL \alu_i|Mux6~4_combout\ : std_logic;
SIGNAL \alu_i|Mux6~5_combout\ : std_logic;
SIGNAL \alu_i|Mux6~6_combout\ : std_logic;
SIGNAL \alu_i|Mux6~10_combout\ : std_logic;
SIGNAL \alu_i|Mux6~11_combout\ : std_logic;
SIGNAL \alu_i|Add1~50_combout\ : std_logic;
SIGNAL \alu_i|Mux6~12_combout\ : std_logic;
SIGNAL \alu_i|Mux6~13_combout\ : std_logic;
SIGNAL \alu_i|Mux6~14_combout\ : std_logic;
SIGNAL \alu_i|Mux6~15_combout\ : std_logic;
SIGNAL \Add0~72_combout\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Add0~73_combout\ : std_logic;
SIGNAL \regf_i|Mux37~2_combout\ : std_logic;
SIGNAL \regf_i|Mux37~3_combout\ : std_logic;
SIGNAL \regf_i|Mux37~0_combout\ : std_logic;
SIGNAL \regf_i|Mux37~1_combout\ : std_logic;
SIGNAL \regf_i|Mux37~4_combout\ : std_logic;
SIGNAL \alu_i|Add0~51\ : std_logic;
SIGNAL \alu_i|Add0~52_combout\ : std_logic;
SIGNAL \alu_i|Add1~52_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[26]~6_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[26]~7_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[26]~18_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[26]~11_combout\ : std_logic;
SIGNAL \alu_i|Mux5~4_combout\ : std_logic;
SIGNAL \alu_i|Equal0~19_combout\ : std_logic;
SIGNAL \alu_i|Mux5~5_combout\ : std_logic;
SIGNAL \alu_i|Mux5~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[18]~10_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[10]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[10]~13_combout\ : std_logic;
SIGNAL \alu_i|Mux5~3_combout\ : std_logic;
SIGNAL \alu_i|Mux5~6_combout\ : std_logic;
SIGNAL \alu_i|Mux5~7_combout\ : std_logic;
SIGNAL \alu_i|Mux5~8_combout\ : std_logic;
SIGNAL \alu_i|Mux5~9_combout\ : std_logic;
SIGNAL \alu_i|Mux5~10_combout\ : std_logic;
SIGNAL \alu_i|Mux5~14_combout\ : std_logic;
SIGNAL \alu_i|Mux5~11_combout\ : std_logic;
SIGNAL \alu_i|Mux5~12_combout\ : std_logic;
SIGNAL \alu_i|Mux5~13_combout\ : std_logic;
SIGNAL \Add0~70_combout\ : std_logic;
SIGNAL \Add0~71_combout\ : std_logic;
SIGNAL \regf_i|Mux36~0_combout\ : std_logic;
SIGNAL \regf_i|Mux36~1_combout\ : std_logic;
SIGNAL \regf_i|Mux36~2_combout\ : std_logic;
SIGNAL \regf_i|Mux36~3_combout\ : std_logic;
SIGNAL \regf_i|Mux36~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[24]~11_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[24]~12_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[24]~1_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[16]~4_combout\ : std_logic;
SIGNAL \alu_i|Mux15~3_combout\ : std_logic;
SIGNAL \alu_i|Mux15~4_combout\ : std_logic;
SIGNAL \alu_i|Mux15~5_combout\ : std_logic;
SIGNAL \alu_i|Mux15~6_combout\ : std_logic;
SIGNAL \alu_i|Mux15~7_combout\ : std_logic;
SIGNAL \alu_i|Mux15~8_combout\ : std_logic;
SIGNAL \alu_i|Mux15~9_combout\ : std_logic;
SIGNAL \alu_i|Mux15~11_combout\ : std_logic;
SIGNAL \alu_i|Mux15~12_combout\ : std_logic;
SIGNAL \alu_i|Mux15~13_combout\ : std_logic;
SIGNAL \regf_i|Mux78~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~774_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~775_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~767_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~768_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~769_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~770_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~771_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~772_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~773_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~776_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~736_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~737_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~743_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~744_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~738_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~739_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~740_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~741_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~742_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~745_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[6][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~756_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~757_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~758_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~759_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~760_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~761_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~762_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~763_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~764_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~765_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~753_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~754_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~746_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~747_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][16]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~750_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~751_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][16]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][16]~q\ : std_logic;
SIGNAL \data_i|oRD[16]~748_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~749_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~752_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~755_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~766_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~777_combout\ : std_logic;
SIGNAL \data_i|oRD[16]~1424_combout\ : std_logic;
SIGNAL \Add0~90_combout\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~91_combout\ : std_logic;
SIGNAL \regf_i|Mux46~2_combout\ : std_logic;
SIGNAL \regf_i|Mux46~3_combout\ : std_logic;
SIGNAL \regf_i|Mux46~0_combout\ : std_logic;
SIGNAL \regf_i|Mux46~1_combout\ : std_logic;
SIGNAL \regf_i|Mux46~4_combout\ : std_logic;
SIGNAL \alu_i|Add1~33\ : std_logic;
SIGNAL \alu_i|Add1~34_combout\ : std_logic;
SIGNAL \alu_i|Mux14~4_combout\ : std_logic;
SIGNAL \alu_i|Mux14~5_combout\ : std_logic;
SIGNAL \alu_i|Mux14~6_combout\ : std_logic;
SIGNAL \alu_i|Mux14~7_combout\ : std_logic;
SIGNAL \alu_i|Add0~34_combout\ : std_logic;
SIGNAL \alu_i|Mux14~9_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[18]~30_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[17]~31_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[17]~5_combout\ : std_logic;
SIGNAL \alu_i|Mux14~10_combout\ : std_logic;
SIGNAL \alu_i|Mux14~21_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[1]~22_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[17]~5_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[17]~6_combout\ : std_logic;
SIGNAL \alu_i|Mux14~11_combout\ : std_logic;
SIGNAL \alu_i|Mux14~12_combout\ : std_logic;
SIGNAL \alu_i|Mux14~13_combout\ : std_logic;
SIGNAL \alu_i|Mux14~14_combout\ : std_logic;
SIGNAL \alu_i|Mux14~15_combout\ : std_logic;
SIGNAL \alu_i|Mux14~16_combout\ : std_logic;
SIGNAL \alu_i|Mux14~22_combout\ : std_logic;
SIGNAL \alu_i|Mux14~17_combout\ : std_logic;
SIGNAL \alu_i|Mux14~18_combout\ : std_logic;
SIGNAL \alu_i|Mux14~20_combout\ : std_logic;
SIGNAL \regf_i|Mux77~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~694_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~695_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~701_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~702_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~698_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~699_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~696_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~697_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~700_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~703_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~732_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~733_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~729_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~730_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~727_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~728_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~731_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~725_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~726_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~734_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~704_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~705_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~711_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~712_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~706_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~707_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~708_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~709_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~710_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~713_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~716_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~717_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~718_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~719_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~720_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~714_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~715_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][17]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][17]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][17]~q\ : std_logic;
SIGNAL \data_i|oRD[17]~721_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~722_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~723_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~724_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~735_combout\ : std_logic;
SIGNAL \data_i|oRD[17]~1423_combout\ : std_logic;
SIGNAL \Add0~88_combout\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~89_combout\ : std_logic;
SIGNAL \regf_i|Mux45~2_combout\ : std_logic;
SIGNAL \regf_i|Mux45~3_combout\ : std_logic;
SIGNAL \regf_i|Mux45~0_combout\ : std_logic;
SIGNAL \regf_i|Mux45~1_combout\ : std_logic;
SIGNAL \regf_i|Mux45~4_combout\ : std_logic;
SIGNAL \alu_i|Add1~35\ : std_logic;
SIGNAL \alu_i|Add1~36_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s3[26]~1_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[19]~35_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[18]~36_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[18]~7_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[18]~3_combout\ : std_logic;
SIGNAL \alu_i|Mux13~0_combout\ : std_logic;
SIGNAL \alu_i|Mux13~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[18]~8_combout\ : std_logic;
SIGNAL \alu_i|Mux13~1_combout\ : std_logic;
SIGNAL \alu_i|Mux13~3_combout\ : std_logic;
SIGNAL \alu_i|Add0~36_combout\ : std_logic;
SIGNAL \alu_i|Mux13~4_combout\ : std_logic;
SIGNAL \alu_i|Equal0~13_combout\ : std_logic;
SIGNAL \alu_i|Mux13~5_combout\ : std_logic;
SIGNAL \alu_i|Mux13~6_combout\ : std_logic;
SIGNAL \alu_i|Mux13~7_combout\ : std_logic;
SIGNAL \alu_i|Mux13~11_combout\ : std_logic;
SIGNAL \Add0~86_combout\ : std_logic;
SIGNAL \Add0~87_combout\ : std_logic;
SIGNAL \regf_i|Mux76~2_combout\ : std_logic;
SIGNAL \regf_i|Mux76~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[18]~13_combout\ : std_logic;
SIGNAL \alu_i|Add1~37\ : std_logic;
SIGNAL \alu_i|Add1~38_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s3[27]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[19]~45_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[19]~9_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[19]~4_combout\ : std_logic;
SIGNAL \alu_i|Mux12~2_combout\ : std_logic;
SIGNAL \alu_i|Mux12~14_combout\ : std_logic;
SIGNAL \alu_i|Add0~38_combout\ : std_logic;
SIGNAL \alu_i|Mux12~3_combout\ : std_logic;
SIGNAL \alu_i|Mux12~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[3]~3_combout\ : std_logic;
SIGNAL \alu_i|Mux12~5_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[19]~10_combout\ : std_logic;
SIGNAL \alu_i|Mux12~6_combout\ : std_logic;
SIGNAL \alu_i|Mux12~7_combout\ : std_logic;
SIGNAL \alu_i|Mux12~8_combout\ : std_logic;
SIGNAL \alu_i|Mux12~13_combout\ : std_logic;
SIGNAL \regf_i|Mux75~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~643_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~644_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~645_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~646_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~647_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~648_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~649_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~641_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~642_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~650_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~634_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~635_combout\ : std_logic;
SIGNAL \data_i|rMEM[3][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~632_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~633_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~636_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~630_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~631_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~637_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~638_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~639_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~620_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~621_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~627_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~628_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~622_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~623_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~624_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~625_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~626_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~629_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~640_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~617_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~618_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~610_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~611_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~614_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~615_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][19]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][19]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][19]~q\ : std_logic;
SIGNAL \data_i|oRD[19]~612_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~613_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~616_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~619_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~651_combout\ : std_logic;
SIGNAL \data_i|oRD[19]~1421_combout\ : std_logic;
SIGNAL \Add0~84_combout\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~85_combout\ : std_logic;
SIGNAL \regf_i|Mux43~0_combout\ : std_logic;
SIGNAL \regf_i|Mux43~1_combout\ : std_logic;
SIGNAL \regf_i|Mux43~2_combout\ : std_logic;
SIGNAL \regf_i|Mux43~3_combout\ : std_logic;
SIGNAL \regf_i|Mux43~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[17]~16_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[16]~17_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[16]~18_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[16]~2_combout\ : std_logic;
SIGNAL \alu_i|Equal0~5_combout\ : std_logic;
SIGNAL \alu_i|Add0~16_combout\ : std_logic;
SIGNAL \alu_i|Mux23~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[8]~81_combout\ : std_logic;
SIGNAL \alu_i|Mux23~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~43_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~45_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[12]~3_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[13]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[12]~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[8]~6_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[9]~5_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[8]~7_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[8]~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~46_combout\ : std_logic;
SIGNAL \alu_i|Mux23~0_combout\ : std_logic;
SIGNAL \alu_i|Mux23~1_combout\ : std_logic;
SIGNAL \alu_i|Mux23~2_combout\ : std_logic;
SIGNAL \alu_i|Mux23~5_combout\ : std_logic;
SIGNAL \alu_i|Mux23~8_combout\ : std_logic;
SIGNAL \alu_i|Mux23~12_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~106_combout\ : std_logic;
SIGNAL \Add0~107_combout\ : std_logic;
SIGNAL \regf_i|Mux86~2_combout\ : std_logic;
SIGNAL \regf_i|Mux86~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[8]~20_combout\ : std_logic;
SIGNAL \alu_i|Add1~17\ : std_logic;
SIGNAL \alu_i|Add1~18_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[25]~10_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[14]~21_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[13]~22_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[10]~23_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[9]~24_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[9]~3_combout\ : std_logic;
SIGNAL \alu_i|Mux22~0_combout\ : std_logic;
SIGNAL \alu_i|Mux22~1_combout\ : std_logic;
SIGNAL \alu_i|Mux22~2_combout\ : std_logic;
SIGNAL \alu_i|Equal0~6_combout\ : std_logic;
SIGNAL \alu_i|Add0~18_combout\ : std_logic;
SIGNAL \alu_i|Mux22~3_combout\ : std_logic;
SIGNAL \alu_i|Mux22~4_combout\ : std_logic;
SIGNAL \alu_i|Mux22~5_combout\ : std_logic;
SIGNAL \alu_i|Mux22~6_combout\ : std_logic;
SIGNAL \alu_i|Mux22~10_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_wb|sREG[9]~feeder_combout\ : std_logic;
SIGNAL \Add0~104_combout\ : std_logic;
SIGNAL \Add0~105_combout\ : std_logic;
SIGNAL \regf_i|Mux85~0_combout\ : std_logic;
SIGNAL \regf_i|Mux85~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[9]~19_combout\ : std_logic;
SIGNAL \alu_i|Add1~19\ : std_logic;
SIGNAL \alu_i|Add1~20_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[11]~42_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[10]~43_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[15]~40_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[14]~41_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[10]~8_combout\ : std_logic;
SIGNAL \alu_i|Mux21~0_combout\ : std_logic;
SIGNAL \alu_i|Mux21~1_combout\ : std_logic;
SIGNAL \alu_i|Mux21~2_combout\ : std_logic;
SIGNAL \alu_i|Equal0~7_combout\ : std_logic;
SIGNAL \alu_i|Add0~20_combout\ : std_logic;
SIGNAL \alu_i|Mux21~3_combout\ : std_logic;
SIGNAL \alu_i|Mux21~4_combout\ : std_logic;
SIGNAL \alu_i|Mux21~5_combout\ : std_logic;
SIGNAL \alu_i|Mux21~6_combout\ : std_logic;
SIGNAL \alu_i|Mux21~10_combout\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~102_combout\ : std_logic;
SIGNAL \Add0~103_combout\ : std_logic;
SIGNAL \regf_i|Mux84~2_combout\ : std_logic;
SIGNAL \regf_i|Mux84~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[10]~18_combout\ : std_logic;
SIGNAL \alu_i|Add1~21\ : std_logic;
SIGNAL \alu_i|Add1~22_combout\ : std_logic;
SIGNAL \alu_i|Equal0~8_combout\ : std_logic;
SIGNAL \alu_i|Add0~22_combout\ : std_logic;
SIGNAL \alu_i|Mux20~3_combout\ : std_logic;
SIGNAL \alu_i|Mux20~4_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[27]~12_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[11]~50_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[15]~49_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[11]~11_combout\ : std_logic;
SIGNAL \alu_i|Mux20~0_combout\ : std_logic;
SIGNAL \alu_i|Mux20~1_combout\ : std_logic;
SIGNAL \alu_i|Mux20~2_combout\ : std_logic;
SIGNAL \alu_i|Mux20~5_combout\ : std_logic;
SIGNAL \alu_i|Mux20~6_combout\ : std_logic;
SIGNAL \alu_i|Mux20~10_combout\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~100_combout\ : std_logic;
SIGNAL \Add0~101_combout\ : std_logic;
SIGNAL \regf_i|r0_i|sREG[11]~feeder_combout\ : std_logic;
SIGNAL \regf_i|Mux51~2_combout\ : std_logic;
SIGNAL \regf_i|Mux51~3_combout\ : std_logic;
SIGNAL \regf_i|Mux51~0_combout\ : std_logic;
SIGNAL \regf_i|Mux51~1_combout\ : std_logic;
SIGNAL \regf_i|Mux51~4_combout\ : std_logic;
SIGNAL \alu_i|Add1~23\ : std_logic;
SIGNAL \alu_i|Add1~24_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[12]~13_combout\ : std_logic;
SIGNAL \alu_i|Mux19~0_combout\ : std_logic;
SIGNAL \alu_i|Mux19~1_combout\ : std_logic;
SIGNAL \alu_i|Mux19~2_combout\ : std_logic;
SIGNAL \alu_i|Equal0~9_combout\ : std_logic;
SIGNAL \alu_i|Add0~24_combout\ : std_logic;
SIGNAL \alu_i|Mux19~3_combout\ : std_logic;
SIGNAL \alu_i|Mux19~4_combout\ : std_logic;
SIGNAL \alu_i|Mux19~5_combout\ : std_logic;
SIGNAL \alu_i|Mux19~6_combout\ : std_logic;
SIGNAL \alu_i|Mux19~10_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~98_combout\ : std_logic;
SIGNAL \Add0~99_combout\ : std_logic;
SIGNAL \regf_i|r5_i|sREG[12]~feeder_combout\ : std_logic;
SIGNAL \regf_i|Mux82~2_combout\ : std_logic;
SIGNAL \regf_i|Mux82~3_combout\ : std_logic;
SIGNAL \regf_i|Mux82~0_combout\ : std_logic;
SIGNAL \regf_i|Mux82~1_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[12]~6_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[12]~feeder_combout\ : std_logic;
SIGNAL \alu_i|Add1~25\ : std_logic;
SIGNAL \alu_i|Add1~26_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[13]~16_combout\ : std_logic;
SIGNAL \alu_i|Mux18~0_combout\ : std_logic;
SIGNAL \alu_i|Mux18~1_combout\ : std_logic;
SIGNAL \alu_i|Mux18~2_combout\ : std_logic;
SIGNAL \alu_i|Equal0~10_combout\ : std_logic;
SIGNAL \alu_i|Mux18~3_combout\ : std_logic;
SIGNAL \alu_i|Add0~26_combout\ : std_logic;
SIGNAL \alu_i|Mux18~4_combout\ : std_logic;
SIGNAL \alu_i|Mux18~5_combout\ : std_logic;
SIGNAL \alu_i|Mux18~6_combout\ : std_logic;
SIGNAL \alu_i|Mux18~10_combout\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~96_combout\ : std_logic;
SIGNAL \Add0~97_combout\ : std_logic;
SIGNAL \regf_i|Mux49~0_combout\ : std_logic;
SIGNAL \regf_i|Mux49~1_combout\ : std_logic;
SIGNAL \regf_i|Mux49~2_combout\ : std_logic;
SIGNAL \regf_i|Mux49~3_combout\ : std_logic;
SIGNAL \regf_i|Mux49~4_combout\ : std_logic;
SIGNAL \alu_i|Add1~27\ : std_logic;
SIGNAL \alu_i|Add1~28_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s4[30]~23_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[14]~19_combout\ : std_logic;
SIGNAL \alu_i|Mux17~0_combout\ : std_logic;
SIGNAL \alu_i|Mux17~1_combout\ : std_logic;
SIGNAL \alu_i|Mux17~2_combout\ : std_logic;
SIGNAL \alu_i|Equal0~11_combout\ : std_logic;
SIGNAL \alu_i|Add0~28_combout\ : std_logic;
SIGNAL \alu_i|Mux17~3_combout\ : std_logic;
SIGNAL \alu_i|Mux17~4_combout\ : std_logic;
SIGNAL \alu_i|Mux17~5_combout\ : std_logic;
SIGNAL \alu_i|Mux17~6_combout\ : std_logic;
SIGNAL \alu_i|Mux17~10_combout\ : std_logic;
SIGNAL \Add0~94_combout\ : std_logic;
SIGNAL \regf_i|Mux80~2_combout\ : std_logic;
SIGNAL \regf_i|Mux80~3_combout\ : std_logic;
SIGNAL \regf_i|Mux80~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~858_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~859_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~851_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~852_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~855_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~856_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~853_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~854_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~857_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~860_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~827_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~828_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~820_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~821_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~822_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~823_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~824_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~825_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~826_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~829_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~847_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~848_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~844_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~845_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~842_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~843_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~846_combout\ : std_logic;
SIGNAL \data_i|rMEM[3][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~840_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~841_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~849_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~837_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~838_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~830_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~831_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~834_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~835_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][14]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][14]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][14]~q\ : std_logic;
SIGNAL \data_i|oRD[14]~832_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~833_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~836_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~839_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~850_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~861_combout\ : std_logic;
SIGNAL \data_i|oRD[14]~1426_combout\ : std_logic;
SIGNAL \Add0~95_combout\ : std_logic;
SIGNAL \regf_i|Mux80~0_combout\ : std_logic;
SIGNAL \regf_i|Mux80~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[14]~17_combout\ : std_logic;
SIGNAL \alu_i|Add1~29\ : std_logic;
SIGNAL \alu_i|Add1~30_combout\ : std_logic;
SIGNAL \alu_i|Equal0~12_combout\ : std_logic;
SIGNAL \alu_i|Add0~30_combout\ : std_logic;
SIGNAL \alu_i|Mux16~3_combout\ : std_logic;
SIGNAL \alu_i|Mux16~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s3[15]~21_combout\ : std_logic;
SIGNAL \alu_i|Mux16~0_combout\ : std_logic;
SIGNAL \alu_i|Mux16~1_combout\ : std_logic;
SIGNAL \alu_i|Mux16~2_combout\ : std_logic;
SIGNAL \alu_i|Mux16~5_combout\ : std_logic;
SIGNAL \alu_i|Mux16~6_combout\ : std_logic;
SIGNAL \alu_i|Mux16~10_combout\ : std_logic;
SIGNAL \Add0~92_combout\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~93_combout\ : std_logic;
SIGNAL \regf_i|Mux47~0_combout\ : std_logic;
SIGNAL \regf_i|Mux47~1_combout\ : std_logic;
SIGNAL \regf_i|Mux47~2_combout\ : std_logic;
SIGNAL \regf_i|Mux47~3_combout\ : std_logic;
SIGNAL \regf_i|Mux47~4_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[16]~27_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s2[15]~28_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s3[15]~7_combout\ : std_logic;
SIGNAL \alu_i|sSHL_s4[15]~21_combout\ : std_logic;
SIGNAL \alu_i|Mux0~2_combout\ : std_logic;
SIGNAL \alu_i|Mux0~3_combout\ : std_logic;
SIGNAL \alu_i|Mux0~4_combout\ : std_logic;
SIGNAL \alu_i|Mux0~6_combout\ : std_logic;
SIGNAL \alu_i|Add1~61\ : std_logic;
SIGNAL \alu_i|Add1~62_combout\ : std_logic;
SIGNAL \alu_i|Add0~61\ : std_logic;
SIGNAL \alu_i|Add0~62_combout\ : std_logic;
SIGNAL \alu_i|Mux0~7_combout\ : std_logic;
SIGNAL \alu_i|Mux0~8_combout\ : std_logic;
SIGNAL \alu_i|Mux0~9_combout\ : std_logic;
SIGNAL \alu_i|Mux0~10_combout\ : std_logic;
SIGNAL \alu_i|Mux0~11_combout\ : std_logic;
SIGNAL \alu_i|Mux0~12_combout\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \Add0~61_combout\ : std_logic;
SIGNAL \regf_i|Mux31~2_combout\ : std_logic;
SIGNAL \regf_i|Mux31~3_combout\ : std_logic;
SIGNAL \regf_i|Mux31~0_combout\ : std_logic;
SIGNAL \regf_i|Mux31~1_combout\ : std_logic;
SIGNAL \regf_i|Mux31~4_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s4[29]~2_combout\ : std_logic;
SIGNAL \alu_i|sSRA_s3[25]~0_combout\ : std_logic;
SIGNAL \alu_i|Mux30~4_combout\ : std_logic;
SIGNAL \alu_i|Mux30~5_combout\ : std_logic;
SIGNAL \alu_i|Mux30~6_combout\ : std_logic;
SIGNAL \alu_i|Mux30~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s1[5]~4_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[5]~19_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[5]~20_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s1[3]~3_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s5[1]~0_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s5[1]~1_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s5[1]~2_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s5[1]~3_combout\ : std_logic;
SIGNAL \alu_i|Mux30~0_combout\ : std_logic;
SIGNAL \alu_i|Mux30~1_combout\ : std_logic;
SIGNAL \alu_i|Mux30~3_combout\ : std_logic;
SIGNAL \alu_i|Mux30~7_combout\ : std_logic;
SIGNAL \alu_i|Mux30~13_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1366_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1367_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1370_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1371_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1368_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1369_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1372_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1373_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1374_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1375_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1393_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1394_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1388_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1389_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][1]~0_combout\ : std_logic;
SIGNAL \data_i|rMEM[0][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1390_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1391_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1392_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1386_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1387_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1395_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1376_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1377_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1383_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1384_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1378_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1379_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1380_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1381_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1382_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1385_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1396_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1401_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1402_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1399_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1400_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1403_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][1]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1404_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1405_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][1]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][1]~q\ : std_logic;
SIGNAL \data_i|oRD[1]~1397_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1398_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1406_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1407_combout\ : std_logic;
SIGNAL \data_i|oRD[1]~1439_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \regf_i|r7_i|sREG[1]~feeder_combout\ : std_logic;
SIGNAL \regf_i|Mux61~0_combout\ : std_logic;
SIGNAL \regf_i|Mux61~1_combout\ : std_logic;
SIGNAL \regf_i|Mux61~2_combout\ : std_logic;
SIGNAL \regf_i|Mux61~3_combout\ : std_logic;
SIGNAL \regf_i|Mux61~4_combout\ : std_logic;
SIGNAL \alu_i|Add1~3\ : std_logic;
SIGNAL \alu_i|Add1~5\ : std_logic;
SIGNAL \alu_i|Add1~6_combout\ : std_logic;
SIGNAL \alu_i|Add0~3\ : std_logic;
SIGNAL \alu_i|Add0~5\ : std_logic;
SIGNAL \alu_i|Add0~6_combout\ : std_logic;
SIGNAL \alu_i|Mux28~9_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[2]~48_combout\ : std_logic;
SIGNAL \alu_i|Mux28~3_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[7]~38_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[7]~48_combout\ : std_logic;
SIGNAL \alu_i|Mux28~4_combout\ : std_logic;
SIGNAL \alu_i|Mux28~5_combout\ : std_logic;
SIGNAL \alu_i|Mux28~6_combout\ : std_logic;
SIGNAL \alu_i|Mux28~7_combout\ : std_logic;
SIGNAL \alu_i|Mux28~10_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[3]~0_combout\ : std_logic;
SIGNAL \alu_i|Mux28~11_combout\ : std_logic;
SIGNAL \alu_i|Mux28~12_combout\ : std_logic;
SIGNAL \alu_i|Mux28~13_combout\ : std_logic;
SIGNAL \alu_i|Mux28~14_combout\ : std_logic;
SIGNAL \data_i|Decoder0~20_combout\ : std_logic;
SIGNAL \data_i|Decoder0~63_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1152_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1153_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1147_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1148_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1149_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1150_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1151_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1145_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1146_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1154_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1114_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1115_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1121_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1122_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1116_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1117_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1118_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1119_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1120_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1123_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1131_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1132_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1124_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1125_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1126_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1127_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1128_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1129_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1130_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1133_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1141_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1142_combout\ : std_logic;
SIGNAL \data_i|rMEM[10][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1134_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1135_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][7]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1138_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1139_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][7]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][7]~q\ : std_logic;
SIGNAL \data_i|oRD[7]~1136_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1137_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1140_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1143_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1144_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1155_combout\ : std_logic;
SIGNAL \data_i|oRD[7]~1433_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~108_combout\ : std_logic;
SIGNAL \Add0~109_combout\ : std_logic;
SIGNAL \regf_i|Mux87~0_combout\ : std_logic;
SIGNAL \regf_i|Mux87~1_combout\ : std_logic;
SIGNAL \s_i_b_alu[7]~21_combout\ : std_logic;
SIGNAL \alu_i|Add0~14_combout\ : std_logic;
SIGNAL \alu_i|Add1~14_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~49_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~58_combout\ : std_logic;
SIGNAL \alu_i|Mux24~6_combout\ : std_logic;
SIGNAL \alu_i|Mux24~7_combout\ : std_logic;
SIGNAL \alu_i|Mux24~8_combout\ : std_logic;
SIGNAL \alu_i|Mux24~12_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~55_combout\ : std_logic;
SIGNAL \alu_i|Equal0~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~52_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~53_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~51_combout\ : std_logic;
SIGNAL \alu_i|Mux24~2_combout\ : std_logic;
SIGNAL \alu_i|Mux24~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~56_combout\ : std_logic;
SIGNAL \alu_i|Mux24~4_combout\ : std_logic;
SIGNAL \alu_i|Mux24~5_combout\ : std_logic;
SIGNAL \alu_i|Mux24~9_combout\ : std_logic;
SIGNAL \alu_i|Mux24~10_combout\ : std_logic;
SIGNAL \alu_i|Mux24~11_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1331_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1332_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1324_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1325_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1326_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1327_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1328_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1329_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1330_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1333_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1355_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1356_combout\ : std_logic;
SIGNAL \data_i|rMEM[59][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[55][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1362_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1363_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1359_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1360_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1357_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1358_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1361_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1364_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1341_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1342_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1338_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1339_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1336_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1337_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1340_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1334_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1335_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1343_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1344_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1345_combout\ : std_logic;
SIGNAL \data_i|rMEM[11][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][2]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[7][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1351_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1352_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1348_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1349_combout\ : std_logic;
SIGNAL \data_i|rMEM[6][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1346_combout\ : std_logic;
SIGNAL \data_i|rMEM[14][2]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][2]~q\ : std_logic;
SIGNAL \data_i|oRD[2]~1347_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1350_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1353_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1354_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1365_combout\ : std_logic;
SIGNAL \data_i|oRD[2]~1438_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~118_combout\ : std_logic;
SIGNAL \Add0~119_combout\ : std_logic;
SIGNAL \regf_i|r7_i|sREG[2]~feeder_combout\ : std_logic;
SIGNAL \regf_i|Mux60~0_combout\ : std_logic;
SIGNAL \regf_i|Mux60~1_combout\ : std_logic;
SIGNAL \regf_i|Mux60~2_combout\ : std_logic;
SIGNAL \regf_i|Mux60~3_combout\ : std_logic;
SIGNAL \regf_i|Mux60~4_combout\ : std_logic;
SIGNAL \alu_i|Mux29~2_combout\ : std_logic;
SIGNAL \alu_i|Mux29~3_combout\ : std_logic;
SIGNAL \alu_i|Mux29~4_combout\ : std_logic;
SIGNAL \alu_i|Mux29~5_combout\ : std_logic;
SIGNAL \alu_i|Add1~4_combout\ : std_logic;
SIGNAL \alu_i|Add0~4_combout\ : std_logic;
SIGNAL \alu_i|Mux29~11_combout\ : std_logic;
SIGNAL \alu_i|Mux29~10_combout\ : std_logic;
SIGNAL \alu_i|Mux29~14_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s1[4]~1_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[6]~37_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[6]~39_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s1[2]~0_combout\ : std_logic;
SIGNAL \alu_i|Mux29~6_combout\ : std_logic;
SIGNAL \alu_i|Mux29~7_combout\ : std_logic;
SIGNAL \alu_i|Mux29~8_combout\ : std_logic;
SIGNAL \alu_i|Mux29~9_combout\ : std_logic;
SIGNAL \alu_i|Mux29~12_combout\ : std_logic;
SIGNAL \alu_i|Mux29~13_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1315_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1316_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1317_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1318_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1319_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1313_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1314_combout\ : std_logic;
SIGNAL \data_i|rMEM[61][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[29][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1320_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1321_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1322_combout\ : std_logic;
SIGNAL \data_i|rMEM[51][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1289_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1290_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1282_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1283_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1284_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1285_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1286_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1287_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1288_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1291_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1292_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1293_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[15][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1299_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1300_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1296_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1297_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1294_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1295_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1298_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1301_combout\ : std_logic;
SIGNAL \data_i|rMEM[4][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1302_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1303_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1309_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1310_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[3][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1304_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1305_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[32][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][3]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[2][3]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][3]~q\ : std_logic;
SIGNAL \data_i|oRD[3]~1306_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1307_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1308_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1311_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1312_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1323_combout\ : std_logic;
SIGNAL \data_i|oRD[3]~1437_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~116_combout\ : std_logic;
SIGNAL \Add0~117_combout\ : std_logic;
SIGNAL \regf_i|Mux59~2_combout\ : std_logic;
SIGNAL \regf_i|Mux59~3_combout\ : std_logic;
SIGNAL \regf_i|Mux59~0_combout\ : std_logic;
SIGNAL \regf_i|Mux59~1_combout\ : std_logic;
SIGNAL \regf_i|Mux59~4_combout\ : std_logic;
SIGNAL \alu_i|Add0~7\ : std_logic;
SIGNAL \alu_i|Add0~8_combout\ : std_logic;
SIGNAL \alu_i|Add1~8_combout\ : std_logic;
SIGNAL \alu_i|Mux27~8_combout\ : std_logic;
SIGNAL \alu_i|Mux27~9_combout\ : std_logic;
SIGNAL \alu_i|Mux27~10_combout\ : std_logic;
SIGNAL \alu_i|Mux27~15_combout\ : std_logic;
SIGNAL \alu_i|Equal0~1_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[4]~0_combout\ : std_logic;
SIGNAL \alu_i|sSHR_s2[4]~1_combout\ : std_logic;
SIGNAL \alu_i|Mux27~4_combout\ : std_logic;
SIGNAL \alu_i|Mux27~5_combout\ : std_logic;
SIGNAL \alu_i|Mux27~6_combout\ : std_logic;
SIGNAL \alu_i|Mux27~7_combout\ : std_logic;
SIGNAL \alu_i|Mux27~11_combout\ : std_logic;
SIGNAL \alu_i|Mux27~12_combout\ : std_logic;
SIGNAL \alu_i|Mux27~14_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_mem|sREG[5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[12][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[44][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1198_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1199_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1202_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1203_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[9][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1200_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1201_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1204_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[45][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1205_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1206_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1207_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1215_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1216_combout\ : std_logic;
SIGNAL \data_i|rMEM[22][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1208_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1209_combout\ : std_logic;
SIGNAL \data_i|rMEM[35][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1210_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1211_combout\ : std_logic;
SIGNAL \data_i|rMEM[34][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[18][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1212_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1213_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1214_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1217_combout\ : std_logic;
SIGNAL \data_i|rMEM[37][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1225_combout\ : std_logic;
SIGNAL \data_i|rMEM[21][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1226_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1218_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1219_combout\ : std_logic;
SIGNAL \data_i|rMEM[33][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[49][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1220_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1221_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1222_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1223_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1224_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1227_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1228_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[62][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1229_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1230_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[31][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1236_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1237_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][5]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1231_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1232_combout\ : std_logic;
SIGNAL \data_i|rMEM[42][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][5]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][5]~q\ : std_logic;
SIGNAL \data_i|oRD[5]~1233_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1234_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1235_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1238_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1239_combout\ : std_logic;
SIGNAL \data_i|oRD[5]~1435_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~112_combout\ : std_logic;
SIGNAL \Add0~113_combout\ : std_logic;
SIGNAL \regf_i|Mux89~0_combout\ : std_logic;
SIGNAL \regf_i|Mux89~1_combout\ : std_logic;
SIGNAL \regf_i|Mux89~2_combout\ : std_logic;
SIGNAL \regf_i|Mux89~3_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[5]~4_combout\ : std_logic;
SIGNAL \reg_pipeline|r_b_alu|sREG[5]~feeder_combout\ : std_logic;
SIGNAL \reg_pipeline|r_ir_rf|sREG[5]~feeder_combout\ : std_logic;
SIGNAL \alu_i|Add0~10_combout\ : std_logic;
SIGNAL \alu_i|Add1~10_combout\ : std_logic;
SIGNAL \alu_i|Mux26~7_combout\ : std_logic;
SIGNAL \alu_i|Mux26~6_combout\ : std_logic;
SIGNAL \alu_i|Mux26~8_combout\ : std_logic;
SIGNAL \alu_i|Mux26~12_combout\ : std_logic;
SIGNAL \alu_i|Equal0~2_combout\ : std_logic;
SIGNAL \alu_i|Mux26~2_combout\ : std_logic;
SIGNAL \alu_i|Mux26~3_combout\ : std_logic;
SIGNAL \alu_i|Mux26~4_combout\ : std_logic;
SIGNAL \alu_i|Mux26~5_combout\ : std_logic;
SIGNAL \alu_i|Mux26~9_combout\ : std_logic;
SIGNAL \alu_i|Mux26~10_combout\ : std_logic;
SIGNAL \alu_i|Mux26~11_combout\ : std_logic;
SIGNAL \regf_i|Mux90~0_combout\ : std_logic;
SIGNAL \regf_i|Mux90~1_combout\ : std_logic;
SIGNAL \regf_i|Mux90~4_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[47][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[46][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1278_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[63][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1279_combout\ : std_logic;
SIGNAL \data_i|rMEM[60][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1271_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1272_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[56][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[57][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[41][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[40][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1275_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1276_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[43][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1273_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1274_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1277_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1280_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[8][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1244_combout\ : std_logic;
SIGNAL \data_i|rMEM[28][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[24][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1245_combout\ : std_logic;
SIGNAL \data_i|rMEM[14][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[14][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1242_combout\ : std_logic;
SIGNAL \data_i|rMEM[30][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[26][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1243_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1246_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[13][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1240_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1241_combout\ : std_logic;
SIGNAL \data_i|rMEM[27][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1247_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1248_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1249_combout\ : std_logic;
SIGNAL \data_i|rMEM[36][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1250_combout\ : std_logic;
SIGNAL \data_i|rMEM[52][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[54][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1251_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1257_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1258_combout\ : std_logic;
SIGNAL \data_i|rMEM[48][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1254_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1255_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1252_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1253_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1256_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1259_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[17][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[5][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1260_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1261_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[19][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[23][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1267_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1268_combout\ : std_logic;
SIGNAL \data_i|rMEM[4][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[4][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1264_combout\ : std_logic;
SIGNAL \data_i|rMEM[20][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[16][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1265_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][4]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[6][4]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][4]~q\ : std_logic;
SIGNAL \data_i|oRD[4]~1262_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1263_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1266_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1269_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1270_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1281_combout\ : std_logic;
SIGNAL \data_i|oRD[4]~1436_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~114_combout\ : std_logic;
SIGNAL \Add0~115_combout\ : std_logic;
SIGNAL \regf_i|Mux90~2_combout\ : std_logic;
SIGNAL \regf_i|Mux90~3_combout\ : std_logic;
SIGNAL \s_i_b_alu[4]~23_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[24]~59_combout\ : std_logic;
SIGNAL \reg_pipeline|r_y_mem|sREG[7]~60_combout\ : std_logic;
SIGNAL \alu_i|Mux27~16_combout\ : std_logic;
SIGNAL \alu_i|Add1~12_combout\ : std_logic;
SIGNAL \alu_i|Add0~12_combout\ : std_logic;
SIGNAL \alu_i|Mux25~6_combout\ : std_logic;
SIGNAL \alu_i|Mux25~7_combout\ : std_logic;
SIGNAL \alu_i|Mux25~8_combout\ : std_logic;
SIGNAL \alu_i|Mux25~12_combout\ : std_logic;
SIGNAL \alu_i|Equal0~3_combout\ : std_logic;
SIGNAL \alu_i|Mux25~2_combout\ : std_logic;
SIGNAL \alu_i|Mux25~3_combout\ : std_logic;
SIGNAL \alu_i|Mux25~4_combout\ : std_logic;
SIGNAL \alu_i|Mux25~5_combout\ : std_logic;
SIGNAL \alu_i|Mux25~9_combout\ : std_logic;
SIGNAL \alu_i|Mux25~10_combout\ : std_logic;
SIGNAL \alu_i|Mux25~11_combout\ : std_logic;
SIGNAL \data_i|Decoder0~19_combout\ : std_logic;
SIGNAL \data_i|rMEM[43][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[47][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[35][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[39][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[39][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~71_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~72_combout\ : std_logic;
SIGNAL \data_i|rMEM[46][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[42][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[38][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[38][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[34][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~64_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~65_combout\ : std_logic;
SIGNAL \data_i|rMEM[41][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[45][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[37][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[33][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~66_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~67_combout\ : std_logic;
SIGNAL \data_i|rMEM[40][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[44][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[36][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[32][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~68_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~69_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~70_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~73_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[62][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[63][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[61][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[60][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~102_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~103_combout\ : std_logic;
SIGNAL \data_i|rMEM[57][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[59][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[56][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[58][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[58][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~95_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~96_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[49][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[51][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[50][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[50][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[48][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~99_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~100_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[54][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[55][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[53][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[53][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[52][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~97_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~98_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~101_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~104_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[12][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[14][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[4][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[6][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[6][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~86_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~87_combout\ : std_logic;
SIGNAL \data_i|rMEM[8][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[10][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[0][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[2][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~88_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~89_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~90_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[13][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[15][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[7][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[5][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~91_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~92_combout\ : std_logic;
SIGNAL \data_i|rMEM[9][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[11][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[1][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[3][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~84_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~85_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~93_combout\ : std_logic;
SIGNAL \data_i|rMEM[26][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[27][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[25][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[25][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[24][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~74_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~75_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[29][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[31][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[28][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[30][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~81_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~82_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][0]~feeder_combout\ : std_logic;
SIGNAL \data_i|rMEM[23][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[21][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[22][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[20][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~76_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~77_combout\ : std_logic;
SIGNAL \data_i|rMEM[18][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[19][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[17][0]~q\ : std_logic;
SIGNAL \data_i|rMEM[16][0]~q\ : std_logic;
SIGNAL \data_i|oRD[0]~78_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~79_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~80_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~83_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~94_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~105_combout\ : std_logic;
SIGNAL \data_i|oRD[0]~1408_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a31\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \regf_i|Mux62~0_combout\ : std_logic;
SIGNAL \regf_i|Mux62~1_combout\ : std_logic;
SIGNAL \regf_i|Mux62~2_combout\ : std_logic;
SIGNAL \regf_i|Mux62~3_combout\ : std_logic;
SIGNAL \regf_i|Mux62~4_combout\ : std_logic;
SIGNAL \alu_i|Mux31~14_combout\ : std_logic;
SIGNAL \alu_i|Mux31~15_combout\ : std_logic;
SIGNAL \alu_i|Add0~0_combout\ : std_logic;
SIGNAL \alu_i|Mux31~16_combout\ : std_logic;
SIGNAL \alu_i|Mux31~18_combout\ : std_logic;
SIGNAL \alu_i|LessThan0~1_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~3_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~5_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~7_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~9_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~11_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~13_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~15_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~17_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~19_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~21_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~23_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~25_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~27_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~29_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~31_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~33_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~35_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~37_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~39_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~41_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~43_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~45_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~47_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~49_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~51_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~53_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~55_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~57_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~59_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~61_cout\ : std_logic;
SIGNAL \alu_i|LessThan0~62_combout\ : std_logic;
SIGNAL \alu_i|LessThan1~1_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~3_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~5_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~7_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~9_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~11_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~13_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~15_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~17_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~19_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~21_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~23_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~25_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~27_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~29_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~31_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~33_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~35_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~37_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~39_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~41_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~43_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~45_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~47_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~49_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~51_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~53_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~55_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~57_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~59_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~61_cout\ : std_logic;
SIGNAL \alu_i|LessThan1~62_combout\ : std_logic;
SIGNAL \alu_i|Mux31~19_combout\ : std_logic;
SIGNAL \alu_i|Mux31~22_combout\ : std_logic;
SIGNAL \alu_i|Mux31~20_combout\ : std_logic;
SIGNAL \alu_i|Mux31~21_combout\ : std_logic;
SIGNAL \alu_i|Mux31~23_combout\ : std_logic;
SIGNAL \alu_i|Mux31~24_combout\ : std_logic;
SIGNAL \alu_i|Mux31~30_combout\ : std_logic;
SIGNAL \alu_i|Mux31~29_combout\ : std_logic;
SIGNAL \alu_i|Mux31~26_combout\ : std_logic;
SIGNAL \alu_i|Mux31~27_combout\ : std_logic;
SIGNAL \alu_i|Mux31~28_combout\ : std_logic;
SIGNAL \alu_i|Mux31~31_combout\ : std_logic;
SIGNAL \alu_i|Mux31~47_combout\ : std_logic;
SIGNAL \alu_i|Equal0~16_combout\ : std_logic;
SIGNAL \alu_i|Mux31~48_combout\ : std_logic;
SIGNAL \alu_i|Mux31~32_combout\ : std_logic;
SIGNAL \alu_i|Equal0~14_combout\ : std_logic;
SIGNAL \alu_i|Mux31~49_combout\ : std_logic;
SIGNAL \alu_i|Mux31~50_combout\ : std_logic;
SIGNAL \alu_i|Mux31~33_combout\ : std_logic;
SIGNAL \alu_i|Mux31~34_combout\ : std_logic;
SIGNAL \alu_i|Mux31~35_combout\ : std_logic;
SIGNAL \alu_i|Add1~0_combout\ : std_logic;
SIGNAL \alu_i|Mux31~36_combout\ : std_logic;
SIGNAL \alu_i|Mux31~37_combout\ : std_logic;
SIGNAL \alu_i|Mux31~38_combout\ : std_logic;
SIGNAL \alu_i|Mux31~39_combout\ : std_logic;
SIGNAL \alu_i|Mux31~40_combout\ : std_logic;
SIGNAL \alu_i|Mux31~41_combout\ : std_logic;
SIGNAL \alu_i|Mux31~42_combout\ : std_logic;
SIGNAL \alu_i|Mux31~43_combout\ : std_logic;
SIGNAL \alu_i|Mux31~44_combout\ : std_logic;
SIGNAL \alu_i|Mux31~45_combout\ : std_logic;
SIGNAL \reg_pipeline|r_d_alu|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_d_mem|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \reg_pipeline|r_d_wb|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r3_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r1_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r2_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r7_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r4_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_b_alu|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_a_alu|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_y_mem|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_y_wb|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_ir_wb|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r0_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r5_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regf_i|r6_i|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pc_i|sPC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_ir_mem|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_ir_alu|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \reg_pipeline|r_ir_rf|sREG\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_iRST~inputclkctrl_outclk\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|ALT_INV_counter_comb_bita1~0_combout\ : std_logic;
SIGNAL \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|ALT_INV_dffe4~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_iCLK <= iCLK;
ww_iRST <= iRST;
oZ <= ww_oZ;
oIns <= ww_oIns;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \pc_i|sPC\(0) & \pc_i|sPC\(1) & \pc_i|sPC\(2) & \pc_i|sPC\(3) & \pc_i|sPC\(4) & \pc_i|sPC\(5) & \pc_i|sPC\(6) & 
\pc_i|sPC\(7) & \pc_i|sPC\(8) & \pc_i|sPC\(9) & \pc_i|sPC\(10) & \pc_i|sPC\(11) & \pc_i|sPC\(12) & \pc_i|sPC\(13) & \pc_i|sPC\(14) & \pc_i|sPC\(15) & \pc_i|sPC\(16) & \pc_i|sPC\(17) & \pc_i|sPC\(18) & \pc_i|sPC\(19) & \pc_i|sPC\(20) & 
\pc_i|sPC\(21) & \pc_i|sPC\(22) & \pc_i|sPC\(23) & \pc_i|sPC\(24) & \pc_i|sPC\(25) & \pc_i|sPC\(26) & \pc_i|sPC\(27) & \pc_i|sPC\(28) & \pc_i|sPC\(29) & \pc_i|sPC\(30) & \pc_i|sPC\(31));

\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTAADDR_bus\(0) <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_reg_bit\(0);

\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBADDR_bus\(0) <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_reg_bit\(0);

\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(0);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a1\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(1);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a2\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(2);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a3\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(3);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a4\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(4);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a5\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(5);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a6\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(6);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a7\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(7);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a8\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(8);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a9\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(9);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a10\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(10);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a11\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(11);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a12\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(12);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a13\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(13);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a14\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(14);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a15\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(15);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a16\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(16);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a17\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(17);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a18\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(18);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a19\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(19);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a20\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(20);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a21\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(21);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a22\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(22);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a23\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(23);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a24\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(24);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a25\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(25);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a26\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(26);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a27\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(27);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a28\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(28);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a29\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(29);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a30\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(30);
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a31\ <= \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\(31);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\iRST~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \iRST~input_o\);

\iCLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \iCLK~input_o\);
\ALT_INV_iRST~inputclkctrl_outclk\ <= NOT \iRST~inputclkctrl_outclk\;
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|ALT_INV_counter_comb_bita1~0_combout\ <= NOT \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout\;
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|ALT_INV_dffe4~q\ <= NOT \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X26_Y25_N20
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X50_Y14_N23
\oZ[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(0),
	devoe => ww_devoe,
	o => \oZ[0]~output_o\);

-- Location: IOOBUF_X8_Y17_N23
\oZ[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(1),
	devoe => ww_devoe,
	o => \oZ[1]~output_o\);

-- Location: IOOBUF_X19_Y17_N2
\oZ[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(2),
	devoe => ww_devoe,
	o => \oZ[2]~output_o\);

-- Location: IOOBUF_X19_Y17_N9
\oZ[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(3),
	devoe => ww_devoe,
	o => \oZ[3]~output_o\);

-- Location: IOOBUF_X50_Y11_N9
\oZ[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(4),
	devoe => ww_devoe,
	o => \oZ[4]~output_o\);

-- Location: IOOBUF_X50_Y16_N16
\oZ[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(5),
	devoe => ww_devoe,
	o => \oZ[5]~output_o\);

-- Location: IOOBUF_X25_Y25_N23
\oZ[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(6),
	devoe => ww_devoe,
	o => \oZ[6]~output_o\);

-- Location: IOOBUF_X50_Y21_N24
\oZ[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(7),
	devoe => ww_devoe,
	o => \oZ[7]~output_o\);

-- Location: IOOBUF_X50_Y21_N2
\oZ[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(8),
	devoe => ww_devoe,
	o => \oZ[8]~output_o\);

-- Location: IOOBUF_X50_Y11_N24
\oZ[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(9),
	devoe => ww_devoe,
	o => \oZ[9]~output_o\);

-- Location: IOOBUF_X50_Y10_N23
\oZ[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(10),
	devoe => ww_devoe,
	o => \oZ[10]~output_o\);

-- Location: IOOBUF_X21_Y17_N30
\oZ[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(11),
	devoe => ww_devoe,
	o => \oZ[11]~output_o\);

-- Location: IOOBUF_X50_Y21_N16
\oZ[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(12),
	devoe => ww_devoe,
	o => \oZ[12]~output_o\);

-- Location: IOOBUF_X12_Y17_N23
\oZ[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(13),
	devoe => ww_devoe,
	o => \oZ[13]~output_o\);

-- Location: IOOBUF_X50_Y15_N16
\oZ[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(14),
	devoe => ww_devoe,
	o => \oZ[14]~output_o\);

-- Location: IOOBUF_X25_Y22_N16
\oZ[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(15),
	devoe => ww_devoe,
	o => \oZ[15]~output_o\);

-- Location: IOOBUF_X25_Y25_N16
\oZ[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(16),
	devoe => ww_devoe,
	o => \oZ[16]~output_o\);

-- Location: IOOBUF_X25_Y23_N16
\oZ[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(17),
	devoe => ww_devoe,
	o => \oZ[17]~output_o\);

-- Location: IOOBUF_X50_Y8_N2
\oZ[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(18),
	devoe => ww_devoe,
	o => \oZ[18]~output_o\);

-- Location: IOOBUF_X50_Y10_N9
\oZ[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(19),
	devoe => ww_devoe,
	o => \oZ[19]~output_o\);

-- Location: IOOBUF_X50_Y11_N2
\oZ[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(20),
	devoe => ww_devoe,
	o => \oZ[20]~output_o\);

-- Location: IOOBUF_X50_Y10_N2
\oZ[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(21),
	devoe => ww_devoe,
	o => \oZ[21]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\oZ[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(22),
	devoe => ww_devoe,
	o => \oZ[22]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\oZ[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(23),
	devoe => ww_devoe,
	o => \oZ[23]~output_o\);

-- Location: IOOBUF_X50_Y16_N23
\oZ[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(24),
	devoe => ww_devoe,
	o => \oZ[24]~output_o\);

-- Location: IOOBUF_X50_Y24_N16
\oZ[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(25),
	devoe => ww_devoe,
	o => \oZ[25]~output_o\);

-- Location: IOOBUF_X50_Y10_N16
\oZ[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(26),
	devoe => ww_devoe,
	o => \oZ[26]~output_o\);

-- Location: IOOBUF_X50_Y15_N23
\oZ[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(27),
	devoe => ww_devoe,
	o => \oZ[27]~output_o\);

-- Location: IOOBUF_X19_Y17_N16
\oZ[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(28),
	devoe => ww_devoe,
	o => \oZ[28]~output_o\);

-- Location: IOOBUF_X50_Y22_N9
\oZ[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(29),
	devoe => ww_devoe,
	o => \oZ[29]~output_o\);

-- Location: IOOBUF_X50_Y26_N16
\oZ[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(30),
	devoe => ww_devoe,
	o => \oZ[30]~output_o\);

-- Location: IOOBUF_X50_Y11_N16
\oZ[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_y_wb|sREG\(31),
	devoe => ww_devoe,
	o => \oZ[31]~output_o\);

-- Location: IOOBUF_X50_Y24_N2
\oIns[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_ir_wb|sREG\(26),
	devoe => ww_devoe,
	o => \oIns[0]~output_o\);

-- Location: IOOBUF_X50_Y21_N9
\oIns[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_ir_wb|sREG\(27),
	devoe => ww_devoe,
	o => \oIns[1]~output_o\);

-- Location: IOOBUF_X50_Y22_N16
\oIns[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_ir_wb|sREG\(28),
	devoe => ww_devoe,
	o => \oIns[2]~output_o\);

-- Location: IOOBUF_X50_Y22_N2
\oIns[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_ir_wb|sREG\(29),
	devoe => ww_devoe,
	o => \oIns[3]~output_o\);

-- Location: IOOBUF_X50_Y22_N23
\oIns[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_ir_wb|sREG\(30),
	devoe => ww_devoe,
	o => \oIns[4]~output_o\);

-- Location: IOOBUF_X50_Y14_N16
\oIns[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_pipeline|r_ir_wb|sREG\(31),
	devoe => ww_devoe,
	o => \oIns[5]~output_o\);

-- Location: IOIBUF_X0_Y8_N15
\iCLK~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_iCLK,
	o => \iCLK~input_o\);

-- Location: CLKCTRL_G3
\iCLK~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \iCLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \iCLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X47_Y13_N26
\pc_i|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux1~3_combout\ = (!\pc_i|sPC\(6) & (\pc_i|sPC\(5) & \pc_i|sPC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(5),
	datad => \pc_i|sPC\(7),
	combout => \pc_i|Mux1~3_combout\);

-- Location: LCCOMB_X48_Y12_N2
\pc_i|sPC_4[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[2]~0_combout\ = \pc_i|sPC\(2) $ (VCC)
-- \pc_i|sPC_4[2]~1\ = CARRY(\pc_i|sPC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(2),
	datad => VCC,
	combout => \pc_i|sPC_4[2]~0_combout\,
	cout => \pc_i|sPC_4[2]~1\);

-- Location: LCCOMB_X47_Y16_N18
\prog_i|Equal35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal35~0_combout\ = (\pc_i|sPC\(2) & (\pc_i|sPC\(4) & !\pc_i|sPC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(2),
	datab => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|Equal35~0_combout\);

-- Location: LCCOMB_X48_Y14_N24
\prog_i|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal6~1_combout\ = (!\pc_i|sPC\(4) & (!\pc_i|sPC\(5) & !\pc_i|sPC\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(5),
	datad => \pc_i|sPC\(6),
	combout => \prog_i|Equal6~1_combout\);

-- Location: LCCOMB_X47_Y12_N8
\prog_i|oQ[11]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[11]~34_combout\ = (\pc_i|sPC\(6) & \pc_i|sPC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|sPC\(6),
	datad => \pc_i|sPC\(5),
	combout => \prog_i|oQ[11]~34_combout\);

-- Location: LCCOMB_X47_Y12_N18
\prog_i|oQ[2]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[2]~75_combout\ = (!\pc_i|sPC\(7) & ((\prog_i|Equal6~1_combout\) # ((\prog_i|Equal35~0_combout\ & \prog_i|oQ[11]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|Equal35~0_combout\,
	datab => \prog_i|Equal6~1_combout\,
	datac => \pc_i|sPC\(7),
	datad => \prog_i|oQ[11]~34_combout\,
	combout => \prog_i|oQ[2]~75_combout\);

-- Location: LCCOMB_X47_Y16_N10
\prog_i|oQ[30]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[30]~43_combout\ = (\pc_i|sPC\(3) & (!\pc_i|sPC\(4) & ((!\pc_i|sPC\(2)) # (!\pc_i|sPC\(5))))) # (!\pc_i|sPC\(3) & (!\pc_i|sPC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[30]~43_combout\);

-- Location: LCCOMB_X47_Y16_N2
\prog_i|oQ[30]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[30]~44_combout\ = (\pc_i|sPC\(6) & (\pc_i|sPC\(5) & (\prog_i|Equal35~0_combout\))) # (!\pc_i|sPC\(6) & (((\prog_i|oQ[30]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \prog_i|Equal35~0_combout\,
	datac => \pc_i|sPC\(6),
	datad => \prog_i|oQ[30]~43_combout\,
	combout => \prog_i|oQ[30]~44_combout\);

-- Location: LCCOMB_X47_Y16_N14
\prog_i|oQ[11]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[11]~35_combout\ = (\pc_i|sPC\(7)) # ((\prog_i|oQ[11]~34_combout\ & (\pc_i|sPC\(3) & \pc_i|sPC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[11]~34_combout\,
	datab => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(7),
	combout => \prog_i|oQ[11]~35_combout\);

-- Location: LCCOMB_X47_Y12_N30
\prog_i|oQ~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~9_combout\ = (!\pc_i|sPC\(3) & (!\pc_i|sPC\(2) & !\pc_i|sPC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(4),
	combout => \prog_i|oQ~9_combout\);

-- Location: LCCOMB_X47_Y12_N24
\prog_i|oQ~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~80_combout\ = (\prog_i|oQ~9_combout\ & (!\pc_i|sPC\(6) & (\pc_i|sPC\(7) & \pc_i|sPC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ~9_combout\,
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(7),
	datad => \pc_i|sPC\(5),
	combout => \prog_i|oQ~80_combout\);

-- Location: LCCOMB_X47_Y16_N0
\prog_i|oQ[30]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[30]~45_combout\ = (\prog_i|oQ[11]~35_combout\ & ((\prog_i|oQ~80_combout\))) # (!\prog_i|oQ[11]~35_combout\ & (\prog_i|oQ[30]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[30]~44_combout\,
	datab => \prog_i|oQ[11]~35_combout\,
	datad => \prog_i|oQ~80_combout\,
	combout => \prog_i|oQ[30]~45_combout\);

-- Location: LCCOMB_X47_Y16_N24
\prog_i|oQ[29]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[29]~46_combout\ = (\pc_i|sPC\(4) & (\pc_i|sPC\(2) & (\pc_i|sPC\(6) $ (!\pc_i|sPC\(3))))) # (!\pc_i|sPC\(4) & (\pc_i|sPC\(6) & ((!\pc_i|sPC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(6),
	datab => \pc_i|sPC\(2),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[29]~46_combout\);

-- Location: LCCOMB_X47_Y16_N20
\prog_i|oQ[29]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[29]~47_combout\ = (!\pc_i|sPC\(5) & (!\pc_i|sPC\(7) & \prog_i|oQ[29]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(7),
	datad => \prog_i|oQ[29]~46_combout\,
	combout => \prog_i|oQ[29]~47_combout\);

-- Location: LCCOMB_X48_Y14_N18
\prog_i|Equal9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal9~0_combout\ = (\pc_i|sPC\(6) & (\pc_i|sPC\(5) & !\pc_i|sPC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(5),
	datad => \pc_i|sPC\(7),
	combout => \prog_i|Equal9~0_combout\);

-- Location: LCCOMB_X48_Y14_N20
\prog_i|oQ~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~25_combout\ = ((\pc_i|sPC\(3) & \pc_i|sPC\(4))) # (!\prog_i|Equal9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(4),
	datad => \prog_i|Equal9~0_combout\,
	combout => \prog_i|oQ~25_combout\);

-- Location: LCCOMB_X48_Y14_N4
\prog_i|oQ~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~24_combout\ = (\pc_i|sPC\(4) $ (((!\pc_i|sPC\(3) & !\pc_i|sPC\(2))))) # (!\prog_i|Equal9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(2),
	datad => \prog_i|Equal9~0_combout\,
	combout => \prog_i|oQ~24_combout\);

-- Location: LCCOMB_X47_Y12_N26
\prog_i|oQ~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~36_combout\ = (!\pc_i|sPC\(6) & (!\pc_i|sPC\(2) & !\pc_i|sPC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ~36_combout\);

-- Location: LCCOMB_X47_Y12_N10
\prog_i|oQ~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~77_combout\ = (\prog_i|oQ~36_combout\ & (\pc_i|sPC\(5) & (\pc_i|sPC\(7) & !\pc_i|sPC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ~36_combout\,
	datab => \pc_i|sPC\(5),
	datac => \pc_i|sPC\(7),
	datad => \pc_i|sPC\(4),
	combout => \prog_i|oQ~77_combout\);

-- Location: LCCOMB_X48_Y14_N16
\prog_i|Equal6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal6~3_combout\ = (\pc_i|sPC\(3) & (\pc_i|sPC\(7) & (!\pc_i|sPC\(2) & \prog_i|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datab => \pc_i|sPC\(7),
	datac => \pc_i|sPC\(2),
	datad => \prog_i|Equal6~1_combout\,
	combout => \prog_i|Equal6~3_combout\);

-- Location: LCCOMB_X48_Y14_N26
\prog_i|oQ~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~78_combout\ = (\pc_i|sPC\(3)) # ((!\prog_i|Equal6~1_combout\) # (!\pc_i|sPC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(7),
	datad => \prog_i|Equal6~1_combout\,
	combout => \prog_i|oQ~78_combout\);

-- Location: LCCOMB_X48_Y14_N28
\prog_i|oQ~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~79_combout\ = ((!\prog_i|Equal9~0_combout\) # (!\pc_i|sPC\(4))) # (!\pc_i|sPC\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(4),
	datad => \prog_i|Equal9~0_combout\,
	combout => \prog_i|oQ~79_combout\);

-- Location: LCCOMB_X48_Y14_N10
\prog_i|oQ~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~37_combout\ = (((!\prog_i|oQ~77_combout\ & !\prog_i|Equal6~3_combout\)) # (!\prog_i|oQ~79_combout\)) # (!\prog_i|oQ~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ~77_combout\,
	datab => \prog_i|Equal6~3_combout\,
	datac => \prog_i|oQ~78_combout\,
	datad => \prog_i|oQ~79_combout\,
	combout => \prog_i|oQ~37_combout\);

-- Location: LCCOMB_X48_Y14_N12
\prog_i|oQ~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~48_combout\ = (\prog_i|oQ~24_combout\ & ((!\prog_i|oQ~37_combout\) # (!\prog_i|oQ~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \prog_i|oQ~25_combout\,
	datac => \prog_i|oQ~24_combout\,
	datad => \prog_i|oQ~37_combout\,
	combout => \prog_i|oQ~48_combout\);

-- Location: LCCOMB_X47_Y16_N6
\prog_i|oQ[29]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[29]~49_combout\ = (\prog_i|oQ[29]~47_combout\) # ((\prog_i|oQ~48_combout\ & ((\prog_i|oQ[11]~34_combout\) # (\pc_i|sPC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[11]~34_combout\,
	datab => \prog_i|oQ[29]~47_combout\,
	datac => \prog_i|oQ~48_combout\,
	datad => \pc_i|sPC\(7),
	combout => \prog_i|oQ[29]~49_combout\);

-- Location: LCCOMB_X47_Y16_N4
\prog_i|oQ[26]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[26]~33_combout\ = (\pc_i|sPC\(5) & (!\pc_i|sPC\(2) & ((!\pc_i|sPC\(3)) # (!\pc_i|sPC\(4))))) # (!\pc_i|sPC\(5) & (\pc_i|sPC\(2) & (!\pc_i|sPC\(4) & !\pc_i|sPC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(2),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[26]~33_combout\);

-- Location: LCCOMB_X47_Y15_N16
\prog_i|oQ[26]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[26]~32_combout\ = \pc_i|sPC\(6) $ (((\pc_i|sPC\(3)) # ((!\pc_i|sPC\(2) & \pc_i|sPC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(2),
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[26]~32_combout\);

-- Location: LCCOMB_X48_Y16_N18
\prog_i|oQ[26]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[26]~38_combout\ = (\prog_i|oQ[11]~35_combout\ & (((!\prog_i|oQ~37_combout\)))) # (!\prog_i|oQ[11]~35_combout\ & (\prog_i|oQ[26]~33_combout\ & (\prog_i|oQ[26]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[11]~35_combout\,
	datab => \prog_i|oQ[26]~33_combout\,
	datac => \prog_i|oQ[26]~32_combout\,
	datad => \prog_i|oQ~37_combout\,
	combout => \prog_i|oQ[26]~38_combout\);

-- Location: LCCOMB_X48_Y16_N28
\cu_if|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux20~0_combout\ = (!\prog_i|oQ[29]~49_combout\ & \prog_i|oQ[26]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \prog_i|oQ[29]~49_combout\,
	datad => \prog_i|oQ[26]~38_combout\,
	combout => \cu_if|Mux20~0_combout\);

-- Location: LCCOMB_X48_Y14_N2
\prog_i|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal6~0_combout\ = (\pc_i|sPC\(7) & (!\pc_i|sPC\(4) & (!\pc_i|sPC\(5) & !\pc_i|sPC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(5),
	datad => \pc_i|sPC\(6),
	combout => \prog_i|Equal6~0_combout\);

-- Location: LCCOMB_X47_Y16_N26
\prog_i|oQ~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~41_combout\ = (\prog_i|oQ~77_combout\) # ((\pc_i|sPC\(2) & (\pc_i|sPC\(3) & \prog_i|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(2),
	datab => \pc_i|sPC\(3),
	datac => \prog_i|oQ~77_combout\,
	datad => \prog_i|Equal6~0_combout\,
	combout => \prog_i|oQ~41_combout\);

-- Location: LCCOMB_X47_Y16_N22
\prog_i|oQ[28]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[28]~39_combout\ = (\pc_i|sPC\(5) & (\pc_i|sPC\(4) $ ((\pc_i|sPC\(6))))) # (!\pc_i|sPC\(5) & ((\pc_i|sPC\(4) $ (\pc_i|sPC\(6))) # (!\pc_i|sPC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(6),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[28]~39_combout\);

-- Location: LCCOMB_X47_Y16_N12
\prog_i|oQ[28]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[28]~40_combout\ = (\prog_i|oQ[28]~39_combout\) # ((\pc_i|sPC\(7) & (\pc_i|sPC\(4))) # (!\pc_i|sPC\(7) & ((!\prog_i|Equal35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[28]~39_combout\,
	datab => \pc_i|sPC\(7),
	datac => \pc_i|sPC\(4),
	datad => \prog_i|Equal35~0_combout\,
	combout => \prog_i|oQ[28]~40_combout\);

-- Location: LCCOMB_X47_Y16_N16
\prog_i|oQ[28]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[28]~42_combout\ = (!\prog_i|oQ[28]~40_combout\ & (((\pc_i|sPC\(4)) # (\prog_i|oQ~41_combout\)) # (!\pc_i|sPC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(4),
	datac => \prog_i|oQ~41_combout\,
	datad => \prog_i|oQ[28]~40_combout\,
	combout => \prog_i|oQ[28]~42_combout\);

-- Location: LCCOMB_X48_Y16_N10
\cu_if|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux20~1_combout\ = (\prog_i|oQ[30]~45_combout\ & (\cu_if|Mux20~0_combout\ $ (((\prog_i|oQ[27]~31_combout\))))) # (!\prog_i|oQ[30]~45_combout\ & ((\cu_if|Mux20~0_combout\ & (!\prog_i|oQ[28]~42_combout\ & \prog_i|oQ[27]~31_combout\)) # 
-- (!\cu_if|Mux20~0_combout\ & ((!\prog_i|oQ[27]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[30]~45_combout\,
	datab => \cu_if|Mux20~0_combout\,
	datac => \prog_i|oQ[28]~42_combout\,
	datad => \prog_i|oQ[27]~31_combout\,
	combout => \cu_if|Mux20~1_combout\);

-- Location: LCCOMB_X47_Y15_N14
\prog_i|oQ[16]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[16]~27_combout\ = (\pc_i|sPC\(4) & (!\pc_i|sPC\(2) & !\pc_i|sPC\(3))) # (!\pc_i|sPC\(4) & ((\pc_i|sPC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[16]~27_combout\);

-- Location: LCCOMB_X47_Y15_N24
\prog_i|oQ[31]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[31]~86_combout\ = (\pc_i|sPC\(3) & (\pc_i|sPC\(4) $ (((!\pc_i|sPC\(6)) # (!\pc_i|sPC\(2)))))) # (!\pc_i|sPC\(3) & (((!\pc_i|sPC\(2) & !\pc_i|sPC\(6))) # (!\pc_i|sPC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datab => \pc_i|sPC\(2),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(6),
	combout => \prog_i|oQ[31]~86_combout\);

-- Location: LCCOMB_X47_Y15_N22
\prog_i|oQ[31]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[31]~87_combout\ = (\pc_i|sPC\(5) & (\pc_i|sPC\(6))) # (!\pc_i|sPC\(5) & ((\prog_i|oQ[31]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(5),
	datad => \prog_i|oQ[31]~86_combout\,
	combout => \prog_i|oQ[31]~87_combout\);

-- Location: LCCOMB_X48_Y14_N14
\prog_i|oQ~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~26_combout\ = (\prog_i|oQ~24_combout\ & (((\pc_i|sPC\(3) & \prog_i|Equal6~0_combout\)) # (!\prog_i|oQ~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datab => \prog_i|Equal6~0_combout\,
	datac => \prog_i|oQ~24_combout\,
	datad => \prog_i|oQ~25_combout\,
	combout => \prog_i|oQ~26_combout\);

-- Location: LCCOMB_X47_Y15_N4
\prog_i|oQ[31]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[31]~28_combout\ = (\pc_i|sPC\(5) & ((\prog_i|oQ[31]~87_combout\ & ((\prog_i|oQ~26_combout\))) # (!\prog_i|oQ[31]~87_combout\ & (\prog_i|oQ[16]~27_combout\)))) # (!\pc_i|sPC\(5) & (((\prog_i|oQ[31]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \prog_i|oQ[16]~27_combout\,
	datac => \prog_i|oQ[31]~87_combout\,
	datad => \prog_i|oQ~26_combout\,
	combout => \prog_i|oQ[31]~28_combout\);

-- Location: LCCOMB_X47_Y15_N2
\prog_i|oQ[31]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[31]~29_combout\ = (\pc_i|sPC\(7) & ((\prog_i|oQ~26_combout\))) # (!\pc_i|sPC\(7) & (\prog_i|oQ[31]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(7),
	datac => \prog_i|oQ[31]~28_combout\,
	datad => \prog_i|oQ~26_combout\,
	combout => \prog_i|oQ[31]~29_combout\);

-- Location: LCCOMB_X48_Y16_N16
\cu_if|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux4~0_combout\ = (\prog_i|oQ[27]~31_combout\ & (\prog_i|oQ[28]~42_combout\ & ((!\prog_i|oQ[26]~38_combout\)))) # (!\prog_i|oQ[27]~31_combout\ & (\prog_i|oQ[28]~42_combout\ $ (((\prog_i|oQ[29]~49_combout\) # (!\prog_i|oQ[26]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[28]~42_combout\,
	datab => \prog_i|oQ[27]~31_combout\,
	datac => \prog_i|oQ[29]~49_combout\,
	datad => \prog_i|oQ[26]~38_combout\,
	combout => \cu_if|Mux4~0_combout\);

-- Location: LCCOMB_X48_Y16_N14
\cu_if|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux19~0_combout\ = (\prog_i|oQ[31]~29_combout\ & ((\prog_i|oQ[30]~45_combout\ & (!\prog_i|oQ[28]~42_combout\)) # (!\prog_i|oQ[30]~45_combout\ & ((\cu_if|Mux4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[30]~45_combout\,
	datab => \prog_i|oQ[31]~29_combout\,
	datac => \prog_i|oQ[28]~42_combout\,
	datad => \cu_if|Mux4~0_combout\,
	combout => \cu_if|Mux19~0_combout\);

-- Location: LCCOMB_X47_Y16_N8
\cu_if|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux16~0_combout\ = (\prog_i|oQ[29]~49_combout\ & (\prog_i|oQ[28]~42_combout\ & \prog_i|oQ[30]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[29]~49_combout\,
	datab => \prog_i|oQ[28]~42_combout\,
	datad => \prog_i|oQ[30]~45_combout\,
	combout => \cu_if|Mux16~0_combout\);

-- Location: LCCOMB_X48_Y16_N0
\cu_if|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux19~1_combout\ = (!\prog_i|oQ[31]~29_combout\ & (\cu_if|Mux16~0_combout\ & ((\prog_i|oQ[26]~38_combout\) # (!\prog_i|oQ[27]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[27]~31_combout\,
	datab => \prog_i|oQ[26]~38_combout\,
	datac => \prog_i|oQ[31]~29_combout\,
	datad => \cu_if|Mux16~0_combout\,
	combout => \cu_if|Mux19~1_combout\);

-- Location: LCCOMB_X48_Y16_N26
\cu_if|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux19~2_combout\ = (\cu_if|Mux19~0_combout\) # (\cu_if|Mux19~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cu_if|Mux19~0_combout\,
	datad => \cu_if|Mux19~1_combout\,
	combout => \cu_if|Mux19~2_combout\);

-- Location: LCCOMB_X48_Y16_N24
\cu_if|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux23~0_combout\ = (\prog_i|oQ[30]~45_combout\ & ((\prog_i|oQ[26]~38_combout\ & (\prog_i|oQ[28]~42_combout\ $ (\prog_i|oQ[27]~31_combout\))) # (!\prog_i|oQ[26]~38_combout\ & (!\prog_i|oQ[28]~42_combout\ & !\prog_i|oQ[27]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[30]~45_combout\,
	datab => \prog_i|oQ[26]~38_combout\,
	datac => \prog_i|oQ[28]~42_combout\,
	datad => \prog_i|oQ[27]~31_combout\,
	combout => \cu_if|Mux23~0_combout\);

-- Location: LCCOMB_X48_Y16_N30
\cu_if|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux23~1_combout\ = (\prog_i|oQ[28]~42_combout\ & (((\prog_i|oQ[29]~49_combout\ & \cu_if|Mux23~0_combout\)))) # (!\prog_i|oQ[28]~42_combout\ & (!\prog_i|oQ[26]~38_combout\ & (!\prog_i|oQ[29]~49_combout\ & !\cu_if|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[28]~42_combout\,
	datab => \prog_i|oQ[26]~38_combout\,
	datac => \prog_i|oQ[29]~49_combout\,
	datad => \cu_if|Mux23~0_combout\,
	combout => \cu_if|Mux23~1_combout\);

-- Location: LCCOMB_X48_Y16_N12
\cu_if|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux23~2_combout\ = (\prog_i|oQ[31]~29_combout\ & (!\prog_i|oQ[27]~31_combout\)) # (!\prog_i|oQ[31]~29_combout\ & (((\prog_i|oQ[29]~49_combout\ & \cu_if|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[27]~31_combout\,
	datab => \prog_i|oQ[29]~49_combout\,
	datac => \prog_i|oQ[31]~29_combout\,
	datad => \cu_if|Mux23~0_combout\,
	combout => \cu_if|Mux23~2_combout\);

-- Location: LCCOMB_X48_Y16_N2
\cu_if|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux23~3_combout\ = (\cu_if|Mux23~2_combout\ & (((!\cu_if|Mux16~0_combout\ & \cu_if|Mux23~1_combout\)) # (!\prog_i|oQ[31]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_if|Mux16~0_combout\,
	datab => \prog_i|oQ[31]~29_combout\,
	datac => \cu_if|Mux23~1_combout\,
	datad => \cu_if|Mux23~2_combout\,
	combout => \cu_if|Mux23~3_combout\);

-- Location: LCCOMB_X48_Y16_N6
\cu_if|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux22~0_combout\ = (((\cu_if|Mux19~2_combout\) # (!\cu_if|Mux23~3_combout\)) # (!\prog_i|oQ[31]~29_combout\)) # (!\cu_if|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_if|Mux20~1_combout\,
	datab => \prog_i|oQ[31]~29_combout\,
	datac => \cu_if|Mux19~2_combout\,
	datad => \cu_if|Mux23~3_combout\,
	combout => \cu_if|Mux22~0_combout\);

-- Location: LCCOMB_X47_Y12_N14
\pc_i|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux29~0_combout\ = (\pc_i|Mux0~13_combout\ & ((\pc_i|sPC_4[2]~0_combout\) # ((!\cu_if|Mux22~0_combout\)))) # (!\pc_i|Mux0~13_combout\ & (((\prog_i|oQ[2]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC_4[2]~0_combout\,
	datab => \prog_i|oQ[2]~75_combout\,
	datac => \pc_i|Mux0~13_combout\,
	datad => \cu_if|Mux22~0_combout\,
	combout => \pc_i|Mux29~0_combout\);

-- Location: IOIBUF_X0_Y8_N22
\iRST~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_iRST,
	o => \iRST~input_o\);

-- Location: CLKCTRL_G4
\iRST~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \iRST~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \iRST~inputclkctrl_outclk\);

-- Location: FF_X47_Y12_N15
\pc_i|sPC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux29~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(2));

-- Location: LCCOMB_X48_Y12_N4
\pc_i|sPC_4[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[3]~2_combout\ = (\pc_i|sPC\(3) & (!\pc_i|sPC_4[2]~1\)) # (!\pc_i|sPC\(3) & ((\pc_i|sPC_4[2]~1\) # (GND)))
-- \pc_i|sPC_4[3]~3\ = CARRY((!\pc_i|sPC_4[2]~1\) # (!\pc_i|sPC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(3),
	datad => VCC,
	cin => \pc_i|sPC_4[2]~1\,
	combout => \pc_i|sPC_4[3]~2_combout\,
	cout => \pc_i|sPC_4[3]~3\);

-- Location: LCCOMB_X47_Y12_N4
\prog_i|oQ[3]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[3]~74_combout\ = (\prog_i|oQ~36_combout\ & ((\pc_i|sPC\(7) & (!\pc_i|sPC\(4) & \pc_i|sPC\(5))) # (!\pc_i|sPC\(7) & (\pc_i|sPC\(4) & !\pc_i|sPC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datab => \pc_i|sPC\(4),
	datac => \prog_i|oQ~36_combout\,
	datad => \pc_i|sPC\(5),
	combout => \prog_i|oQ[3]~74_combout\);

-- Location: LCCOMB_X48_Y16_N4
\pc_i|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux19~0_combout\ = (\cu_if|Mux19~2_combout\ $ (((!\prog_i|oQ[31]~29_combout\) # (!\cu_if|Mux20~1_combout\)))) # (!\cu_if|Mux23~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_if|Mux20~1_combout\,
	datab => \prog_i|oQ[31]~29_combout\,
	datac => \cu_if|Mux19~2_combout\,
	datad => \cu_if|Mux23~3_combout\,
	combout => \pc_i|Mux19~0_combout\);

-- Location: LCCOMB_X47_Y12_N20
\pc_i|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux28~0_combout\ = (\pc_i|sPC_4[3]~2_combout\ & ((\pc_i|Mux19~0_combout\) # ((\prog_i|oQ[3]~74_combout\ & !\pc_i|Mux0~13_combout\)))) # (!\pc_i|sPC_4[3]~2_combout\ & (\prog_i|oQ[3]~74_combout\ & (!\pc_i|Mux0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC_4[3]~2_combout\,
	datab => \prog_i|oQ[3]~74_combout\,
	datac => \pc_i|Mux0~13_combout\,
	datad => \pc_i|Mux19~0_combout\,
	combout => \pc_i|Mux28~0_combout\);

-- Location: FF_X47_Y12_N21
\pc_i|sPC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux28~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(3));

-- Location: LCCOMB_X48_Y12_N6
\pc_i|sPC_4[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[4]~4_combout\ = (\pc_i|sPC\(4) & (\pc_i|sPC_4[3]~3\ $ (GND))) # (!\pc_i|sPC\(4) & (!\pc_i|sPC_4[3]~3\ & VCC))
-- \pc_i|sPC_4[4]~5\ = CARRY((\pc_i|sPC\(4) & !\pc_i|sPC_4[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(4),
	datad => VCC,
	cin => \pc_i|sPC_4[3]~3\,
	combout => \pc_i|sPC_4[4]~4_combout\,
	cout => \pc_i|sPC_4[4]~5\);

-- Location: LCCOMB_X48_Y14_N8
\pc_i|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux27~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[4]~4_combout\,
	combout => \pc_i|Mux27~0_combout\);

-- Location: FF_X48_Y14_N9
\pc_i|sPC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux27~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(4));

-- Location: LCCOMB_X47_Y13_N0
\pc_i|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux1~13_combout\ = (\pc_i|Mux1~3_combout\ & (!\pc_i|sPC\(4) & (!\pc_i|sPC\(3) & !\pc_i|sPC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~3_combout\,
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(3),
	datad => \pc_i|sPC\(2),
	combout => \pc_i|Mux1~13_combout\);

-- Location: LCCOMB_X48_Y12_N10
\pc_i|sPC_4[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[6]~8_combout\ = (\pc_i|sPC\(6) & (\pc_i|sPC_4[5]~7\ $ (GND))) # (!\pc_i|sPC\(6) & (!\pc_i|sPC_4[5]~7\ & VCC))
-- \pc_i|sPC_4[6]~9\ = CARRY((\pc_i|sPC\(6) & !\pc_i|sPC_4[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(6),
	datad => VCC,
	cin => \pc_i|sPC_4[5]~7\,
	combout => \pc_i|sPC_4[6]~8_combout\,
	cout => \pc_i|sPC_4[6]~9\);

-- Location: LCCOMB_X48_Y12_N12
\pc_i|sPC_4[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[7]~10_combout\ = (\pc_i|sPC\(7) & (!\pc_i|sPC_4[6]~9\)) # (!\pc_i|sPC\(7) & ((\pc_i|sPC_4[6]~9\) # (GND)))
-- \pc_i|sPC_4[7]~11\ = CARRY((!\pc_i|sPC_4[6]~9\) # (!\pc_i|sPC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datad => VCC,
	cin => \pc_i|sPC_4[6]~9\,
	combout => \pc_i|sPC_4[7]~10_combout\,
	cout => \pc_i|sPC_4[7]~11\);

-- Location: LCCOMB_X49_Y12_N0
\pc_i|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux24~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[7]~10_combout\,
	combout => \pc_i|Mux24~0_combout\);

-- Location: FF_X48_Y12_N27
\pc_i|sPC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \pc_i|Mux24~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(7));

-- Location: LCCOMB_X47_Y13_N22
\pc_i|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux0~3_combout\ = (\pc_i|sPC\(6)) # ((!\pc_i|sPC\(7)) # (!\pc_i|sPC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(5),
	datad => \pc_i|sPC\(7),
	combout => \pc_i|Mux0~3_combout\);

-- Location: LCCOMB_X47_Y13_N12
\pc_i|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux0~13_combout\ = (\pc_i|Mux0~3_combout\) # ((\pc_i|sPC\(4)) # ((\pc_i|sPC\(3)) # (\pc_i|sPC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux0~3_combout\,
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(3),
	datad => \pc_i|sPC\(2),
	combout => \pc_i|Mux0~13_combout\);

-- Location: LCCOMB_X48_Y12_N8
\pc_i|sPC_4[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[5]~6_combout\ = (\pc_i|sPC\(5) & (!\pc_i|sPC_4[4]~5\)) # (!\pc_i|sPC\(5) & ((\pc_i|sPC_4[4]~5\) # (GND)))
-- \pc_i|sPC_4[5]~7\ = CARRY((!\pc_i|sPC_4[4]~5\) # (!\pc_i|sPC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(5),
	datad => VCC,
	cin => \pc_i|sPC_4[4]~5\,
	combout => \pc_i|sPC_4[5]~6_combout\,
	cout => \pc_i|sPC_4[5]~7\);

-- Location: LCCOMB_X47_Y12_N28
\pc_i|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux26~0_combout\ = (\pc_i|Mux0~13_combout\ & (((\pc_i|sPC_4[5]~6_combout\ & \pc_i|Mux19~0_combout\)))) # (!\pc_i|Mux0~13_combout\ & ((\prog_i|oQ~80_combout\) # ((\pc_i|sPC_4[5]~6_combout\ & \pc_i|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux0~13_combout\,
	datab => \prog_i|oQ~80_combout\,
	datac => \pc_i|sPC_4[5]~6_combout\,
	datad => \pc_i|Mux19~0_combout\,
	combout => \pc_i|Mux26~0_combout\);

-- Location: FF_X47_Y12_N29
\pc_i|sPC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux26~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(5));

-- Location: LCCOMB_X47_Y12_N22
\pc_i|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux25~0_combout\ = (\pc_i|sPC_4[6]~8_combout\ & !\pc_i|Mux1~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|sPC_4[6]~8_combout\,
	datad => \pc_i|Mux1~13_combout\,
	combout => \pc_i|Mux25~0_combout\);

-- Location: FF_X47_Y12_N23
\pc_i|sPC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux25~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(6));

-- Location: LCCOMB_X47_Y14_N2
\prog_i|oQ[27]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[27]~30_combout\ = (\pc_i|sPC\(5) & (!\pc_i|sPC\(3) & (!\pc_i|sPC\(4) & !\pc_i|sPC\(2)))) # (!\pc_i|sPC\(5) & (\pc_i|sPC\(3) & (\pc_i|sPC\(4) & \pc_i|sPC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(2),
	combout => \prog_i|oQ[27]~30_combout\);

-- Location: LCCOMB_X47_Y14_N16
\prog_i|oQ[27]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[27]~31_combout\ = (\pc_i|sPC\(6) & (!\pc_i|sPC\(7) & \prog_i|oQ[27]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(7),
	datad => \prog_i|oQ[27]~30_combout\,
	combout => \prog_i|oQ[27]~31_combout\);

-- Location: LCCOMB_X46_Y16_N16
\reg_pipeline|r_ir_rf|sREG[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_rf|sREG[27]~feeder_combout\ = \prog_i|oQ[27]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \prog_i|oQ[27]~31_combout\,
	combout => \reg_pipeline|r_ir_rf|sREG[27]~feeder_combout\);

-- Location: FF_X46_Y16_N17
\reg_pipeline|r_ir_rf|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_rf|sREG[27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(27));

-- Location: FF_X36_Y8_N3
\reg_pipeline|r_ir_alu|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(27));

-- Location: FF_X47_Y16_N31
\reg_pipeline|r_ir_rf|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \prog_i|oQ[26]~38_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(26));

-- Location: FF_X36_Y8_N21
\reg_pipeline|r_ir_alu|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(26));

-- Location: LCCOMB_X46_Y16_N2
\reg_pipeline|r_ir_rf|sREG[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_rf|sREG[28]~feeder_combout\ = \prog_i|oQ[28]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \prog_i|oQ[28]~42_combout\,
	combout => \reg_pipeline|r_ir_rf|sREG[28]~feeder_combout\);

-- Location: FF_X46_Y16_N3
\reg_pipeline|r_ir_rf|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_rf|sREG[28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(28));

-- Location: FF_X36_Y8_N15
\reg_pipeline|r_ir_alu|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(28));

-- Location: FF_X47_Y15_N1
\reg_pipeline|r_ir_rf|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \prog_i|oQ[31]~29_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(31));

-- Location: FF_X36_Y8_N17
\reg_pipeline|r_ir_alu|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(31));

-- Location: FF_X47_Y16_N21
\reg_pipeline|r_ir_rf|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \prog_i|oQ[29]~49_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(29));

-- Location: FF_X36_Y8_N27
\reg_pipeline|r_ir_alu|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(29));

-- Location: LCCOMB_X38_Y8_N28
\cu_alu|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux25~7_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & (\reg_pipeline|r_ir_alu|sREG\(28) $ (\reg_pipeline|r_ir_alu|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_alu|sREG\(28),
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \reg_pipeline|r_ir_alu|sREG\(29),
	combout => \cu_alu|Mux25~7_combout\);

-- Location: LCCOMB_X38_Y8_N30
\cu_alu|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux25~8_combout\ = (\cu_alu|Mux25~7_combout\ & (\reg_pipeline|r_ir_alu|sREG\(27) $ (\reg_pipeline|r_ir_alu|sREG\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_alu|sREG\(27),
	datac => \reg_pipeline|r_ir_alu|sREG\(26),
	datad => \cu_alu|Mux25~7_combout\,
	combout => \cu_alu|Mux25~8_combout\);

-- Location: LCCOMB_X37_Y7_N10
\cu_alu|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux27~7_combout\ = (\reg_pipeline|r_ir_alu|sREG\(26) & (\reg_pipeline|r_ir_alu|sREG\(27) $ (((\reg_pipeline|r_ir_alu|sREG\(28)) # (!\reg_pipeline|r_ir_alu|sREG\(29)))))) # (!\reg_pipeline|r_ir_alu|sREG\(26) & (\reg_pipeline|r_ir_alu|sREG\(28) & 
-- ((\reg_pipeline|r_ir_alu|sREG\(27)) # (!\reg_pipeline|r_ir_alu|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(27),
	datab => \reg_pipeline|r_ir_alu|sREG\(26),
	datac => \reg_pipeline|r_ir_alu|sREG\(28),
	datad => \reg_pipeline|r_ir_alu|sREG\(29),
	combout => \cu_alu|Mux27~7_combout\);

-- Location: LCCOMB_X37_Y7_N20
\cu_alu|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux27~8_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & \cu_alu|Mux27~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \cu_alu|Mux27~7_combout\,
	combout => \cu_alu|Mux27~8_combout\);

-- Location: LCCOMB_X46_Y16_N0
\reg_pipeline|r_ir_rf|sREG[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_rf|sREG[30]~feeder_combout\ = \prog_i|oQ[30]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \prog_i|oQ[30]~45_combout\,
	combout => \reg_pipeline|r_ir_rf|sREG[30]~feeder_combout\);

-- Location: FF_X46_Y16_N1
\reg_pipeline|r_ir_rf|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_rf|sREG[30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(30));

-- Location: FF_X36_Y8_N29
\reg_pipeline|r_ir_alu|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(30));

-- Location: LCCOMB_X37_Y7_N28
\cu_alu|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux24~7_combout\ = (\reg_pipeline|r_ir_alu|sREG\(29) & ((\reg_pipeline|r_ir_alu|sREG\(28) & (!\reg_pipeline|r_ir_alu|sREG\(31) & \reg_pipeline|r_ir_alu|sREG\(30))) # (!\reg_pipeline|r_ir_alu|sREG\(28) & (\reg_pipeline|r_ir_alu|sREG\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \reg_pipeline|r_ir_alu|sREG\(29),
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \reg_pipeline|r_ir_alu|sREG\(30),
	combout => \cu_alu|Mux24~7_combout\);

-- Location: LCCOMB_X37_Y6_N14
\cu_alu|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux24~8_combout\ = (\cu_alu|Mux24~7_combout\ & ((\reg_pipeline|r_ir_alu|sREG\(27) & ((\reg_pipeline|r_ir_alu|sREG\(26)))) # (!\reg_pipeline|r_ir_alu|sREG\(27) & (!\reg_pipeline|r_ir_alu|sREG\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \reg_pipeline|r_ir_alu|sREG\(26),
	datac => \cu_alu|Mux24~7_combout\,
	datad => \reg_pipeline|r_ir_alu|sREG\(27),
	combout => \cu_alu|Mux24~8_combout\);

-- Location: LCCOMB_X37_Y7_N22
\cu_alu|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux23~6_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & (((!\reg_pipeline|r_ir_alu|sREG\(29))))) # (!\reg_pipeline|r_ir_alu|sREG\(31) & (!\reg_pipeline|r_ir_alu|sREG\(27) & (\reg_pipeline|r_ir_alu|sREG\(30) & \reg_pipeline|r_ir_alu|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(27),
	datab => \reg_pipeline|r_ir_alu|sREG\(30),
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \reg_pipeline|r_ir_alu|sREG\(29),
	combout => \cu_alu|Mux23~6_combout\);

-- Location: LCCOMB_X37_Y7_N4
\cu_alu|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux23~7_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & (!\reg_pipeline|r_ir_alu|sREG\(27) & ((!\reg_pipeline|r_ir_alu|sREG\(29))))) # (!\reg_pipeline|r_ir_alu|sREG\(31) & (((\reg_pipeline|r_ir_alu|sREG\(30) & \reg_pipeline|r_ir_alu|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(27),
	datab => \reg_pipeline|r_ir_alu|sREG\(30),
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \reg_pipeline|r_ir_alu|sREG\(29),
	combout => \cu_alu|Mux23~7_combout\);

-- Location: LCCOMB_X36_Y8_N30
\cu_alu|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux23~10_combout\ = (\reg_pipeline|r_ir_alu|sREG\(29) & ((\reg_pipeline|r_ir_alu|sREG\(31)) # ((\reg_pipeline|r_ir_alu|sREG\(27) & \reg_pipeline|r_ir_alu|sREG\(30))))) # (!\reg_pipeline|r_ir_alu|sREG\(29) & (\reg_pipeline|r_ir_alu|sREG\(27) & 
-- ((\reg_pipeline|r_ir_alu|sREG\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(29),
	datab => \reg_pipeline|r_ir_alu|sREG\(27),
	datac => \reg_pipeline|r_ir_alu|sREG\(30),
	datad => \reg_pipeline|r_ir_alu|sREG\(31),
	combout => \cu_alu|Mux23~10_combout\);

-- Location: LCCOMB_X37_Y7_N2
\cu_alu|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux23~11_combout\ = (\reg_pipeline|r_ir_alu|sREG\(28) & (\reg_pipeline|r_ir_alu|sREG\(26))) # (!\reg_pipeline|r_ir_alu|sREG\(28) & (\cu_alu|Mux23~10_combout\ & ((\reg_pipeline|r_ir_alu|sREG\(26)) # (\reg_pipeline|r_ir_alu|sREG\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \reg_pipeline|r_ir_alu|sREG\(26),
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \cu_alu|Mux23~10_combout\,
	combout => \cu_alu|Mux23~11_combout\);

-- Location: LCCOMB_X37_Y7_N18
\cu_alu|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux23~9_combout\ = (\reg_pipeline|r_ir_alu|sREG\(28) & ((\cu_alu|Mux23~11_combout\ & ((\cu_alu|Mux23~7_combout\))) # (!\cu_alu|Mux23~11_combout\ & (\cu_alu|Mux23~6_combout\)))) # (!\reg_pipeline|r_ir_alu|sREG\(28) & 
-- (((\cu_alu|Mux23~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~6_combout\,
	datab => \reg_pipeline|r_ir_alu|sREG\(28),
	datac => \cu_alu|Mux23~7_combout\,
	datad => \cu_alu|Mux23~11_combout\,
	combout => \cu_alu|Mux23~9_combout\);

-- Location: LCCOMB_X41_Y6_N8
\alu_i|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~17_combout\ = (\cu_alu|Mux24~8_combout\ & (((\cu_alu|Mux25~8_combout\) # (\cu_alu|Mux23~9_combout\)))) # (!\cu_alu|Mux24~8_combout\ & ((\cu_alu|Mux25~8_combout\ & ((\cu_alu|Mux23~9_combout\))) # (!\cu_alu|Mux25~8_combout\ & 
-- (\cu_alu|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \alu_i|Mux31~17_combout\);

-- Location: LCCOMB_X37_Y7_N30
\cu_alu|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux22~4_combout\ = (\reg_pipeline|r_ir_alu|sREG\(28) & ((\reg_pipeline|r_ir_alu|sREG\(31) & (!\reg_pipeline|r_ir_alu|sREG\(27))) # (!\reg_pipeline|r_ir_alu|sREG\(31) & (\reg_pipeline|r_ir_alu|sREG\(27) & \reg_pipeline|r_ir_alu|sREG\(30))))) # 
-- (!\reg_pipeline|r_ir_alu|sREG\(28) & (\reg_pipeline|r_ir_alu|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \reg_pipeline|r_ir_alu|sREG\(31),
	datac => \reg_pipeline|r_ir_alu|sREG\(27),
	datad => \reg_pipeline|r_ir_alu|sREG\(30),
	combout => \cu_alu|Mux22~4_combout\);

-- Location: LCCOMB_X37_Y7_N24
\cu_alu|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux22~7_combout\ = (\reg_pipeline|r_ir_alu|sREG\(29) & ((\reg_pipeline|r_ir_alu|sREG\(26) & ((\cu_alu|Mux22~4_combout\))) # (!\reg_pipeline|r_ir_alu|sREG\(26) & (\reg_pipeline|r_ir_alu|sREG\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(26),
	datab => \reg_pipeline|r_ir_alu|sREG\(31),
	datac => \cu_alu|Mux22~4_combout\,
	datad => \reg_pipeline|r_ir_alu|sREG\(29),
	combout => \cu_alu|Mux22~7_combout\);

-- Location: LCCOMB_X47_Y13_N16
\prog_i|Equal36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal36~0_combout\ = (!\pc_i|sPC\(6) & (!\pc_i|sPC\(5) & !\pc_i|sPC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(5),
	datad => \pc_i|sPC\(7),
	combout => \prog_i|Equal36~0_combout\);

-- Location: LCCOMB_X47_Y13_N6
\prog_i|oQ[22]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[22]~59_combout\ = ((\pc_i|sPC\(3)) # (!\prog_i|Equal36~0_combout\)) # (!\pc_i|sPC\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(3),
	datad => \prog_i|Equal36~0_combout\,
	combout => \prog_i|oQ[22]~59_combout\);

-- Location: LCCOMB_X47_Y13_N20
\prog_i|Equal37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal37~0_combout\ = (!\pc_i|sPC\(7) & (!\pc_i|sPC\(6) & (!\pc_i|sPC\(5) & !\pc_i|sPC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datab => \pc_i|sPC\(6),
	datac => \pc_i|sPC\(5),
	datad => \pc_i|sPC\(4),
	combout => \prog_i|Equal37~0_combout\);

-- Location: LCCOMB_X47_Y13_N28
\prog_i|oQ[22]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[22]~60_combout\ = (\pc_i|sPC\(3)) # (!\prog_i|Equal37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|sPC\(3),
	datad => \prog_i|Equal37~0_combout\,
	combout => \prog_i|oQ[22]~60_combout\);

-- Location: LCCOMB_X47_Y14_N14
\prog_i|oQ~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~56_combout\ = (!\pc_i|sPC\(5) & (!\pc_i|sPC\(7) & (\pc_i|sPC\(4) $ (!\pc_i|sPC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(7),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(2),
	combout => \prog_i|oQ~56_combout\);

-- Location: LCCOMB_X48_Y14_N30
\prog_i|oQ~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~54_combout\ = (\pc_i|sPC\(7) & (((\pc_i|sPC\(3) & \pc_i|sPC\(2))) # (!\prog_i|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datab => \pc_i|sPC\(2),
	datac => \pc_i|sPC\(7),
	datad => \prog_i|Equal6~1_combout\,
	combout => \prog_i|oQ~54_combout\);

-- Location: LCCOMB_X48_Y14_N0
\prog_i|Equal6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|Equal6~2_combout\ = (\prog_i|Equal6~1_combout\ & (\pc_i|sPC\(7) & \pc_i|sPC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \prog_i|Equal6~1_combout\,
	datac => \pc_i|sPC\(7),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|Equal6~2_combout\);

-- Location: LCCOMB_X48_Y14_N6
\prog_i|oQ~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~55_combout\ = (\prog_i|oQ~54_combout\ & ((\prog_i|oQ~77_combout\) # ((\pc_i|sPC\(2) & \prog_i|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ~77_combout\,
	datab => \pc_i|sPC\(2),
	datac => \prog_i|oQ~54_combout\,
	datad => \prog_i|Equal6~2_combout\,
	combout => \prog_i|oQ~55_combout\);

-- Location: LCCOMB_X47_Y14_N20
\prog_i|oQ~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~57_combout\ = (\prog_i|oQ~55_combout\) # ((\pc_i|sPC\(6) & (\pc_i|sPC\(3) & \prog_i|oQ~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(6),
	datab => \pc_i|sPC\(3),
	datac => \prog_i|oQ~56_combout\,
	datad => \prog_i|oQ~55_combout\,
	combout => \prog_i|oQ~57_combout\);

-- Location: LCCOMB_X47_Y13_N10
\prog_i|oQ[22]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[22]~58_combout\ = (!\prog_i|Equal37~0_combout\) # (!\pc_i|sPC\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|sPC\(3),
	datad => \prog_i|Equal37~0_combout\,
	combout => \prog_i|oQ[22]~58_combout\);

-- Location: LCCOMB_X47_Y13_N24
\prog_i|oQ[17]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[17]~61_combout\ = (((\prog_i|oQ~57_combout\) # (!\prog_i|oQ[22]~58_combout\)) # (!\prog_i|oQ[22]~60_combout\)) # (!\prog_i|oQ[22]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[22]~59_combout\,
	datab => \prog_i|oQ[22]~60_combout\,
	datac => \prog_i|oQ~57_combout\,
	datad => \prog_i|oQ[22]~58_combout\,
	combout => \prog_i|oQ[17]~61_combout\);

-- Location: FF_X47_Y13_N25
\reg_pipeline|r_ir_rf|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[17]~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(17));

-- Location: FF_X29_Y13_N13
\reg_pipeline|r_ir_mem|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_alu|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(30));

-- Location: FF_X37_Y13_N25
\reg_pipeline|r_ir_wb|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(30));

-- Location: FF_X29_Y13_N3
\reg_pipeline|r_ir_mem|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_alu|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(31));

-- Location: FF_X37_Y13_N7
\reg_pipeline|r_ir_wb|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(31));

-- Location: FF_X29_Y13_N11
\reg_pipeline|r_ir_mem|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_alu|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(29));

-- Location: FF_X37_Y13_N3
\reg_pipeline|r_ir_wb|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(29));

-- Location: FF_X29_Y13_N27
\reg_pipeline|r_ir_mem|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_alu|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(27));

-- Location: FF_X37_Y13_N19
\reg_pipeline|r_ir_wb|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(27));

-- Location: FF_X29_Y13_N9
\reg_pipeline|r_ir_mem|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_alu|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(28));

-- Location: FF_X37_Y13_N5
\reg_pipeline|r_ir_wb|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(28));

-- Location: FF_X29_Y13_N5
\reg_pipeline|r_ir_mem|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_alu|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(26));

-- Location: FF_X37_Y13_N13
\reg_pipeline|r_ir_wb|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(26));

-- Location: LCCOMB_X41_Y13_N0
\cu_wb|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux22~6_combout\ = (\reg_pipeline|r_ir_wb|sREG\(27) & (\reg_pipeline|r_ir_wb|sREG\(28) & \reg_pipeline|r_ir_wb|sREG\(26))) # (!\reg_pipeline|r_ir_wb|sREG\(27) & (!\reg_pipeline|r_ir_wb|sREG\(28) & !\reg_pipeline|r_ir_wb|sREG\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_wb|sREG\(27),
	datac => \reg_pipeline|r_ir_wb|sREG\(28),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux22~6_combout\);

-- Location: LCCOMB_X41_Y13_N26
\cu_wb|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux22~11_combout\ = (\reg_pipeline|r_ir_wb|sREG\(30) & (!\reg_pipeline|r_ir_wb|sREG\(31) & (\reg_pipeline|r_ir_wb|sREG\(29) & \cu_wb|Mux22~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(30),
	datab => \reg_pipeline|r_ir_wb|sREG\(31),
	datac => \reg_pipeline|r_ir_wb|sREG\(29),
	datad => \cu_wb|Mux22~6_combout\,
	combout => \cu_wb|Mux22~11_combout\);

-- Location: LCCOMB_X29_Y13_N24
\cu_mem|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux23~0_combout\ = (\reg_pipeline|r_ir_mem|sREG\(28) & (\reg_pipeline|r_ir_mem|sREG\(30) $ (((!\reg_pipeline|r_ir_mem|sREG\(27)) # (!\reg_pipeline|r_ir_mem|sREG\(26)))))) # (!\reg_pipeline|r_ir_mem|sREG\(28) & (((\reg_pipeline|r_ir_mem|sREG\(27) & 
-- !\reg_pipeline|r_ir_mem|sREG\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(26),
	datab => \reg_pipeline|r_ir_mem|sREG\(28),
	datac => \reg_pipeline|r_ir_mem|sREG\(27),
	datad => \reg_pipeline|r_ir_mem|sREG\(30),
	combout => \cu_mem|Mux23~0_combout\);

-- Location: LCCOMB_X29_Y13_N6
\cu_mem|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux23~1_combout\ = ((\reg_pipeline|r_ir_mem|sREG\(30) & ((\cu_mem|Mux23~0_combout\))) # (!\reg_pipeline|r_ir_mem|sREG\(30) & ((!\cu_mem|Mux23~0_combout\) # (!\reg_pipeline|r_ir_mem|sREG\(29))))) # (!\reg_pipeline|r_ir_mem|sREG\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(30),
	datab => \reg_pipeline|r_ir_mem|sREG\(31),
	datac => \reg_pipeline|r_ir_mem|sREG\(29),
	datad => \cu_mem|Mux23~0_combout\,
	combout => \cu_mem|Mux23~1_combout\);

-- Location: LCCOMB_X29_Y13_N16
\cu_mem|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux21~1_combout\ = (\reg_pipeline|r_ir_mem|sREG\(30) & (\reg_pipeline|r_ir_mem|sREG\(29) & !\reg_pipeline|r_ir_mem|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(30),
	datac => \reg_pipeline|r_ir_mem|sREG\(29),
	datad => \reg_pipeline|r_ir_mem|sREG\(31),
	combout => \cu_mem|Mux21~1_combout\);

-- Location: LCCOMB_X29_Y13_N0
\cu_mem|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux19~2_combout\ = (\reg_pipeline|r_ir_mem|sREG\(27) & !\reg_pipeline|r_ir_mem|sREG\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_ir_mem|sREG\(27),
	datad => \reg_pipeline|r_ir_mem|sREG\(26),
	combout => \cu_mem|Mux19~2_combout\);

-- Location: LCCOMB_X29_Y13_N20
\cu_mem|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux4~0_combout\ = (\reg_pipeline|r_ir_mem|sREG\(27) & ((\reg_pipeline|r_ir_mem|sREG\(26)) # (\reg_pipeline|r_ir_mem|sREG\(28) $ (!\reg_pipeline|r_ir_mem|sREG\(30))))) # (!\reg_pipeline|r_ir_mem|sREG\(27) & (\reg_pipeline|r_ir_mem|sREG\(28) $ 
-- (((\reg_pipeline|r_ir_mem|sREG\(26) & !\reg_pipeline|r_ir_mem|sREG\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(27),
	datab => \reg_pipeline|r_ir_mem|sREG\(28),
	datac => \reg_pipeline|r_ir_mem|sREG\(26),
	datad => \reg_pipeline|r_ir_mem|sREG\(30),
	combout => \cu_mem|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y13_N8
\cu_mem|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux19~0_combout\ = (\reg_pipeline|r_ir_mem|sREG\(27) & ((\reg_pipeline|r_ir_mem|sREG\(28) & (!\reg_pipeline|r_ir_mem|sREG\(26) & !\reg_pipeline|r_ir_mem|sREG\(30))) # (!\reg_pipeline|r_ir_mem|sREG\(28) & ((\reg_pipeline|r_ir_mem|sREG\(30)))))) # 
-- (!\reg_pipeline|r_ir_mem|sREG\(27) & (((!\reg_pipeline|r_ir_mem|sREG\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(27),
	datab => \reg_pipeline|r_ir_mem|sREG\(26),
	datac => \reg_pipeline|r_ir_mem|sREG\(28),
	datad => \reg_pipeline|r_ir_mem|sREG\(30),
	combout => \cu_mem|Mux19~0_combout\);

-- Location: LCCOMB_X29_Y13_N18
\cu_mem|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux19~1_combout\ = (\reg_pipeline|r_ir_mem|sREG\(31) & ((\reg_pipeline|r_ir_mem|sREG\(29) & ((\cu_mem|Mux19~0_combout\))) # (!\reg_pipeline|r_ir_mem|sREG\(29) & (!\cu_mem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(29),
	datab => \cu_mem|Mux4~0_combout\,
	datac => \reg_pipeline|r_ir_mem|sREG\(31),
	datad => \cu_mem|Mux19~0_combout\,
	combout => \cu_mem|Mux19~1_combout\);

-- Location: LCCOMB_X28_Y13_N10
\cu_mem|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux19~3_combout\ = (\cu_mem|Mux19~1_combout\) # ((\reg_pipeline|r_ir_mem|sREG\(28) & (\cu_mem|Mux21~1_combout\ & !\cu_mem|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(28),
	datab => \cu_mem|Mux21~1_combout\,
	datac => \cu_mem|Mux19~2_combout\,
	datad => \cu_mem|Mux19~1_combout\,
	combout => \cu_mem|Mux19~3_combout\);

-- Location: LCCOMB_X29_Y13_N4
\cu_mem|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux21~2_combout\ = (\reg_pipeline|r_ir_mem|sREG\(29) & (\reg_pipeline|r_ir_mem|sREG\(26) & ((!\reg_pipeline|r_ir_mem|sREG\(28)) # (!\reg_pipeline|r_ir_mem|sREG\(27))))) # (!\reg_pipeline|r_ir_mem|sREG\(29) & 
-- (((!\reg_pipeline|r_ir_mem|sREG\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(27),
	datab => \reg_pipeline|r_ir_mem|sREG\(29),
	datac => \reg_pipeline|r_ir_mem|sREG\(26),
	datad => \reg_pipeline|r_ir_mem|sREG\(28),
	combout => \cu_mem|Mux21~2_combout\);

-- Location: LCCOMB_X29_Y13_N2
\cu_mem|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux21~0_combout\ = (\reg_pipeline|r_ir_mem|sREG\(27) & (\reg_pipeline|r_ir_mem|sREG\(26) & !\reg_pipeline|r_ir_mem|sREG\(28))) # (!\reg_pipeline|r_ir_mem|sREG\(27) & (\reg_pipeline|r_ir_mem|sREG\(26) $ (!\reg_pipeline|r_ir_mem|sREG\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(27),
	datab => \reg_pipeline|r_ir_mem|sREG\(26),
	datad => \reg_pipeline|r_ir_mem|sREG\(28),
	combout => \cu_mem|Mux21~0_combout\);

-- Location: LCCOMB_X28_Y13_N8
\cu_mem|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux21~3_combout\ = (\cu_mem|Mux21~2_combout\ & ((\reg_pipeline|r_ir_mem|sREG\(31)) # ((\cu_mem|Mux21~1_combout\ & \cu_mem|Mux21~0_combout\)))) # (!\cu_mem|Mux21~2_combout\ & (\cu_mem|Mux21~1_combout\ & ((\cu_mem|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux21~2_combout\,
	datab => \cu_mem|Mux21~1_combout\,
	datac => \reg_pipeline|r_ir_mem|sREG\(31),
	datad => \cu_mem|Mux21~0_combout\,
	combout => \cu_mem|Mux21~3_combout\);

-- Location: LCCOMB_X29_Y13_N26
\cu_mem|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux3~0_combout\ = (\reg_pipeline|r_ir_mem|sREG\(28) & (((!\reg_pipeline|r_ir_mem|sREG\(26)) # (!\reg_pipeline|r_ir_mem|sREG\(27))))) # (!\reg_pipeline|r_ir_mem|sREG\(28) & ((\reg_pipeline|r_ir_mem|sREG\(30) & (\reg_pipeline|r_ir_mem|sREG\(27) & 
-- \reg_pipeline|r_ir_mem|sREG\(26))) # (!\reg_pipeline|r_ir_mem|sREG\(30) & ((\reg_pipeline|r_ir_mem|sREG\(27)) # (\reg_pipeline|r_ir_mem|sREG\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(30),
	datab => \reg_pipeline|r_ir_mem|sREG\(28),
	datac => \reg_pipeline|r_ir_mem|sREG\(27),
	datad => \reg_pipeline|r_ir_mem|sREG\(26),
	combout => \cu_mem|Mux3~0_combout\);

-- Location: LCCOMB_X29_Y13_N10
\cu_mem|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux18~0_combout\ = (!\reg_pipeline|r_ir_mem|sREG\(28) & (\reg_pipeline|r_ir_mem|sREG\(29) & ((\reg_pipeline|r_ir_mem|sREG\(30)) # (!\reg_pipeline|r_ir_mem|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(27),
	datab => \reg_pipeline|r_ir_mem|sREG\(28),
	datac => \reg_pipeline|r_ir_mem|sREG\(29),
	datad => \reg_pipeline|r_ir_mem|sREG\(30),
	combout => \cu_mem|Mux18~0_combout\);

-- Location: LCCOMB_X29_Y13_N30
\cu_mem|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux18~1_combout\ = (\reg_pipeline|r_ir_mem|sREG\(31) & ((\cu_mem|Mux18~0_combout\) # ((\cu_mem|Mux3~0_combout\ & !\reg_pipeline|r_ir_mem|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux3~0_combout\,
	datab => \reg_pipeline|r_ir_mem|sREG\(31),
	datac => \reg_pipeline|r_ir_mem|sREG\(29),
	datad => \cu_mem|Mux18~0_combout\,
	combout => \cu_mem|Mux18~1_combout\);

-- Location: LCCOMB_X29_Y13_N14
\cu_mem|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux20~1_combout\ = (\reg_pipeline|r_ir_mem|sREG\(27) & (((!\cu_mem|Mux21~1_combout\ & \reg_pipeline|r_ir_mem|sREG\(28))) # (!\reg_pipeline|r_ir_mem|sREG\(26)))) # (!\reg_pipeline|r_ir_mem|sREG\(27) & (\reg_pipeline|r_ir_mem|sREG\(26) & 
-- ((\reg_pipeline|r_ir_mem|sREG\(28)) # (!\cu_mem|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(27),
	datab => \reg_pipeline|r_ir_mem|sREG\(26),
	datac => \cu_mem|Mux21~1_combout\,
	datad => \reg_pipeline|r_ir_mem|sREG\(28),
	combout => \cu_mem|Mux20~1_combout\);

-- Location: LCCOMB_X29_Y13_N12
\cu_mem|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux20~0_combout\ = \reg_pipeline|r_ir_mem|sREG\(30) $ (((\reg_pipeline|r_ir_mem|sREG\(29) & \reg_pipeline|r_ir_mem|sREG\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_mem|sREG\(29),
	datac => \reg_pipeline|r_ir_mem|sREG\(30),
	datad => \reg_pipeline|r_ir_mem|sREG\(26),
	combout => \cu_mem|Mux20~0_combout\);

-- Location: LCCOMB_X29_Y13_N28
\cu_mem|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux20~2_combout\ = (\reg_pipeline|r_ir_mem|sREG\(26) & ((\reg_pipeline|r_ir_mem|sREG\(28) & (\reg_pipeline|r_ir_mem|sREG\(27))) # (!\reg_pipeline|r_ir_mem|sREG\(28) & ((\cu_mem|Mux21~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(27),
	datab => \reg_pipeline|r_ir_mem|sREG\(26),
	datac => \cu_mem|Mux21~1_combout\,
	datad => \reg_pipeline|r_ir_mem|sREG\(28),
	combout => \cu_mem|Mux20~2_combout\);

-- Location: LCCOMB_X29_Y13_N22
\cu_mem|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux20~3_combout\ = (\cu_mem|Mux20~2_combout\ & (((!\cu_mem|Mux20~1_combout\)))) # (!\cu_mem|Mux20~2_combout\ & (\reg_pipeline|r_ir_mem|sREG\(31) & (\cu_mem|Mux20~1_combout\ $ (!\cu_mem|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_mem|sREG\(31),
	datab => \cu_mem|Mux20~1_combout\,
	datac => \cu_mem|Mux20~0_combout\,
	datad => \cu_mem|Mux20~2_combout\,
	combout => \cu_mem|Mux20~3_combout\);

-- Location: LCCOMB_X28_Y13_N0
\cu_mem|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux22~0_combout\ = (!\cu_mem|Mux18~1_combout\ & ((\cu_mem|Mux19~3_combout\ & (!\cu_mem|Mux21~3_combout\ & \cu_mem|Mux20~3_combout\)) # (!\cu_mem|Mux19~3_combout\ & (\cu_mem|Mux21~3_combout\ & !\cu_mem|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux19~3_combout\,
	datab => \cu_mem|Mux21~3_combout\,
	datac => \cu_mem|Mux18~1_combout\,
	datad => \cu_mem|Mux20~3_combout\,
	combout => \cu_mem|Mux22~0_combout\);

-- Location: LCCOMB_X47_Y14_N22
\prog_i|oQ~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~62_combout\ = (\pc_i|sPC\(5) & (!\pc_i|sPC\(2) & (\pc_i|sPC\(3) $ (\pc_i|sPC\(4))))) # (!\pc_i|sPC\(5) & (!\pc_i|sPC\(3) & (\pc_i|sPC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(2),
	combout => \prog_i|oQ~62_combout\);

-- Location: LCCOMB_X47_Y14_N4
\prog_i|oQ~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~63_combout\ = (\prog_i|oQ~55_combout\) # ((!\pc_i|sPC\(6) & (!\pc_i|sPC\(7) & \prog_i|oQ~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(6),
	datab => \pc_i|sPC\(7),
	datac => \prog_i|oQ~62_combout\,
	datad => \prog_i|oQ~55_combout\,
	combout => \prog_i|oQ~63_combout\);

-- Location: LCCOMB_X47_Y16_N28
\prog_i|oQ[23]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[23]~71_combout\ = (!\prog_i|Equal37~0_combout\ & \prog_i|oQ~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \prog_i|Equal37~0_combout\,
	datad => \prog_i|oQ~63_combout\,
	combout => \prog_i|oQ[23]~71_combout\);

-- Location: FF_X47_Y16_N29
\reg_pipeline|r_ir_rf|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[23]~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(23));

-- Location: LCCOMB_X47_Y12_N2
\prog_i|oQ~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ~65_combout\ = (\pc_i|sPC\(7) & (\prog_i|Equal6~1_combout\ & (\pc_i|sPC\(2) & \pc_i|sPC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datab => \prog_i|Equal6~1_combout\,
	datac => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ~65_combout\);

-- Location: FF_X47_Y12_N3
\reg_pipeline|r_ir_rf|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(13));

-- Location: LCCOMB_X46_Y16_N20
\cu_rf|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_rf|Mux23~10_combout\ = (\reg_pipeline|r_ir_rf|sREG\(31) & (((\reg_pipeline|r_ir_rf|sREG\(28))))) # (!\reg_pipeline|r_ir_rf|sREG\(31) & (((!\reg_pipeline|r_ir_rf|sREG\(28)) # (!\reg_pipeline|r_ir_rf|sREG\(30))) # (!\reg_pipeline|r_ir_rf|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(29),
	datab => \reg_pipeline|r_ir_rf|sREG\(30),
	datac => \reg_pipeline|r_ir_rf|sREG\(31),
	datad => \reg_pipeline|r_ir_rf|sREG\(28),
	combout => \cu_rf|Mux23~10_combout\);

-- Location: LCCOMB_X46_Y16_N10
\cu_rf|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_rf|Mux23~11_combout\ = (\reg_pipeline|r_ir_rf|sREG\(27) & ((\reg_pipeline|r_ir_rf|sREG\(26) & ((\cu_rf|Mux23~10_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(26) & (!\reg_pipeline|r_ir_rf|sREG\(31))))) # (!\reg_pipeline|r_ir_rf|sREG\(27) & 
-- (!\reg_pipeline|r_ir_rf|sREG\(31) & ((\cu_rf|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(31),
	datab => \reg_pipeline|r_ir_rf|sREG\(27),
	datac => \reg_pipeline|r_ir_rf|sREG\(26),
	datad => \cu_rf|Mux23~10_combout\,
	combout => \cu_rf|Mux23~11_combout\);

-- Location: LCCOMB_X46_Y16_N14
\sRA2[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sRA2[2]~2_combout\ = (\cu_rf|Mux23~11_combout\ & (\reg_pipeline|r_ir_rf|sREG\(23))) # (!\cu_rf|Mux23~11_combout\ & ((\reg_pipeline|r_ir_rf|sREG\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(23),
	datac => \reg_pipeline|r_ir_rf|sREG\(13),
	datad => \cu_rf|Mux23~11_combout\,
	combout => \sRA2[2]~2_combout\);

-- Location: FF_X47_Y16_N9
\reg_pipeline|r_ir_alu|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(23));

-- Location: FF_X47_Y16_N1
\reg_pipeline|r_ir_mem|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_alu|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(23));

-- Location: FF_X44_Y16_N9
\reg_pipeline|r_ir_wb|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(23));

-- Location: LCCOMB_X47_Y15_N18
\prog_i|oQ[16]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[16]~69_combout\ = (\pc_i|sPC\(2) & ((!\pc_i|sPC\(4)) # (!\pc_i|sPC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(3),
	datab => \pc_i|sPC\(2),
	datac => \pc_i|sPC\(4),
	combout => \prog_i|oQ[16]~69_combout\);

-- Location: LCCOMB_X47_Y15_N0
\prog_i|oQ[16]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[16]~50_combout\ = (\pc_i|sPC\(4)) # ((\pc_i|sPC\(2)) # (\pc_i|sPC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(4),
	datab => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[16]~50_combout\);

-- Location: LCCOMB_X47_Y15_N28
\prog_i|oQ[21]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[21]~70_combout\ = (\pc_i|sPC\(5) & (\pc_i|sPC\(6))) # (!\pc_i|sPC\(5) & ((\pc_i|sPC\(6) & ((!\prog_i|oQ[16]~50_combout\))) # (!\pc_i|sPC\(6) & (\prog_i|oQ[16]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(6),
	datac => \prog_i|oQ[16]~69_combout\,
	datad => \prog_i|oQ[16]~50_combout\,
	combout => \prog_i|oQ[21]~70_combout\);

-- Location: LCCOMB_X47_Y15_N10
\prog_i|oQ[21]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[21]~84_combout\ = (\pc_i|sPC\(5) & (\pc_i|sPC\(3) & (!\pc_i|sPC\(4) & !\prog_i|oQ[21]~70_combout\))) # (!\pc_i|sPC\(5) & (((\prog_i|oQ[21]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(4),
	datad => \prog_i|oQ[21]~70_combout\,
	combout => \prog_i|oQ[21]~84_combout\);

-- Location: LCCOMB_X47_Y15_N12
\prog_i|oQ[21]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[21]~85_combout\ = (\pc_i|sPC\(7) & (((\prog_i|oQ~48_combout\)))) # (!\pc_i|sPC\(7) & ((\prog_i|oQ[21]~84_combout\) # ((\prog_i|oQ~48_combout\ & \prog_i|oQ[21]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[21]~84_combout\,
	datab => \pc_i|sPC\(7),
	datac => \prog_i|oQ~48_combout\,
	datad => \prog_i|oQ[21]~70_combout\,
	combout => \prog_i|oQ[21]~85_combout\);

-- Location: FF_X47_Y15_N13
\reg_pipeline|r_ir_rf|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[21]~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(21));

-- Location: FF_X46_Y15_N19
\reg_pipeline|r_ir_alu|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(21));

-- Location: LCCOMB_X46_Y15_N4
\reg_pipeline|r_ir_mem|sREG[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_mem|sREG[21]~feeder_combout\ = \reg_pipeline|r_ir_alu|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_ir_alu|sREG\(21),
	combout => \reg_pipeline|r_ir_mem|sREG[21]~feeder_combout\);

-- Location: FF_X46_Y15_N5
\reg_pipeline|r_ir_mem|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_mem|sREG[21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(21));

-- Location: LCCOMB_X44_Y17_N28
\reg_pipeline|r_ir_wb|sREG[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_wb|sREG[21]~feeder_combout\ = \reg_pipeline|r_ir_mem|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_ir_mem|sREG\(21),
	combout => \reg_pipeline|r_ir_wb|sREG[21]~feeder_combout\);

-- Location: FF_X44_Y17_N29
\reg_pipeline|r_ir_wb|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_wb|sREG[21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(21));

-- Location: LCCOMB_X47_Y13_N2
\prog_i|oQ[22]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[22]~66_combout\ = ((\prog_i|oQ[22]~59_combout\ & (\prog_i|oQ[22]~60_combout\ & \prog_i|oQ~57_combout\))) # (!\prog_i|oQ[22]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[22]~59_combout\,
	datab => \prog_i|oQ[22]~60_combout\,
	datac => \prog_i|oQ~57_combout\,
	datad => \prog_i|oQ[22]~58_combout\,
	combout => \prog_i|oQ[22]~66_combout\);

-- Location: FF_X47_Y13_N3
\reg_pipeline|r_ir_rf|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[22]~66_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(22));

-- Location: LCCOMB_X47_Y17_N16
\reg_pipeline|r_ir_alu|sREG[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_alu|sREG[22]~feeder_combout\ = \reg_pipeline|r_ir_rf|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_ir_rf|sREG\(22),
	combout => \reg_pipeline|r_ir_alu|sREG[22]~feeder_combout\);

-- Location: FF_X47_Y17_N17
\reg_pipeline|r_ir_alu|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_alu|sREG[22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_alu|sREG\(22));

-- Location: LCCOMB_X44_Y17_N18
\reg_pipeline|r_ir_mem|sREG[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_mem|sREG[22]~feeder_combout\ = \reg_pipeline|r_ir_alu|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_ir_alu|sREG\(22),
	combout => \reg_pipeline|r_ir_mem|sREG[22]~feeder_combout\);

-- Location: FF_X44_Y17_N19
\reg_pipeline|r_ir_mem|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_mem|sREG[22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_mem|sREG\(22));

-- Location: LCCOMB_X44_Y17_N26
\reg_pipeline|r_ir_wb|sREG[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_wb|sREG[22]~feeder_combout\ = \reg_pipeline|r_ir_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_ir_mem|sREG\(22),
	combout => \reg_pipeline|r_ir_wb|sREG[22]~feeder_combout\);

-- Location: FF_X44_Y17_N27
\reg_pipeline|r_ir_wb|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_wb|sREG[22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_wb|sREG\(22));

-- Location: LCCOMB_X37_Y13_N6
\cu_wb|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~15_combout\ = (\reg_pipeline|r_ir_wb|sREG\(28) & (\reg_pipeline|r_ir_wb|sREG\(31) & (\reg_pipeline|r_ir_wb|sREG\(27) $ (\reg_pipeline|r_ir_wb|sREG\(26))))) # (!\reg_pipeline|r_ir_wb|sREG\(28) & (!\reg_pipeline|r_ir_wb|sREG\(27) & 
-- (!\reg_pipeline|r_ir_wb|sREG\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(27),
	datab => \reg_pipeline|r_ir_wb|sREG\(28),
	datac => \reg_pipeline|r_ir_wb|sREG\(31),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux24~15_combout\);

-- Location: LCCOMB_X37_Y13_N20
\cu_wb|Mux24~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~21_combout\ = (\reg_pipeline|r_ir_wb|sREG\(31) & (\reg_pipeline|r_ir_wb|sREG\(27) & !\reg_pipeline|r_ir_wb|sREG\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(31),
	datac => \reg_pipeline|r_ir_wb|sREG\(27),
	datad => \reg_pipeline|r_ir_wb|sREG\(28),
	combout => \cu_wb|Mux24~21_combout\);

-- Location: LCCOMB_X37_Y13_N26
\cu_wb|Mux24~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~22_combout\ = (\reg_pipeline|r_ir_wb|sREG\(30) & (\reg_pipeline|r_ir_wb|sREG\(29))) # (!\reg_pipeline|r_ir_wb|sREG\(30) & (\cu_wb|Mux24~21_combout\ & ((!\reg_pipeline|r_ir_wb|sREG\(26)) # (!\reg_pipeline|r_ir_wb|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(29),
	datab => \cu_wb|Mux24~21_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(30),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux24~22_combout\);

-- Location: LCCOMB_X37_Y13_N22
\cu_wb|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~14_combout\ = (\reg_pipeline|r_ir_wb|sREG\(31) & (!\reg_pipeline|r_ir_wb|sREG\(28) & (\reg_pipeline|r_ir_wb|sREG\(27) & \reg_pipeline|r_ir_wb|sREG\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(31),
	datab => \reg_pipeline|r_ir_wb|sREG\(28),
	datac => \reg_pipeline|r_ir_wb|sREG\(27),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux24~14_combout\);

-- Location: LCCOMB_X37_Y13_N30
\cu_wb|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~19_combout\ = (\reg_pipeline|r_ir_wb|sREG\(30) & ((\cu_wb|Mux24~22_combout\ & (\cu_wb|Mux24~15_combout\)) # (!\cu_wb|Mux24~22_combout\ & ((\cu_wb|Mux24~14_combout\))))) # (!\reg_pipeline|r_ir_wb|sREG\(30) & (((\cu_wb|Mux24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(30),
	datab => \cu_wb|Mux24~15_combout\,
	datac => \cu_wb|Mux24~22_combout\,
	datad => \cu_wb|Mux24~14_combout\,
	combout => \cu_wb|Mux24~19_combout\);

-- Location: LCCOMB_X37_Y13_N12
\cu_wb|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux16~0_combout\ = (\reg_pipeline|r_ir_wb|sREG\(31) & (\reg_pipeline|r_ir_wb|sREG\(28) & ((!\reg_pipeline|r_ir_wb|sREG\(27)) # (!\reg_pipeline|r_ir_wb|sREG\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(31),
	datab => \reg_pipeline|r_ir_wb|sREG\(28),
	datac => \reg_pipeline|r_ir_wb|sREG\(26),
	datad => \reg_pipeline|r_ir_wb|sREG\(27),
	combout => \cu_wb|Mux16~0_combout\);

-- Location: LCCOMB_X37_Y13_N0
\cu_wb|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux16~1_combout\ = (\reg_pipeline|r_ir_wb|sREG\(29) & (\reg_pipeline|r_ir_wb|sREG\(30) & \cu_wb|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(29),
	datac => \reg_pipeline|r_ir_wb|sREG\(30),
	datad => \cu_wb|Mux16~0_combout\,
	combout => \cu_wb|Mux16~1_combout\);

-- Location: LCCOMB_X37_Y13_N18
\cu_wb|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux3~0_combout\ = (\reg_pipeline|r_ir_wb|sREG\(28) & (((!\reg_pipeline|r_ir_wb|sREG\(26)) # (!\reg_pipeline|r_ir_wb|sREG\(27))))) # (!\reg_pipeline|r_ir_wb|sREG\(28) & ((\reg_pipeline|r_ir_wb|sREG\(30) & (\reg_pipeline|r_ir_wb|sREG\(27) & 
-- \reg_pipeline|r_ir_wb|sREG\(26))) # (!\reg_pipeline|r_ir_wb|sREG\(30) & ((\reg_pipeline|r_ir_wb|sREG\(27)) # (\reg_pipeline|r_ir_wb|sREG\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(30),
	datab => \reg_pipeline|r_ir_wb|sREG\(28),
	datac => \reg_pipeline|r_ir_wb|sREG\(27),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux3~0_combout\);

-- Location: LCCOMB_X37_Y13_N2
\cu_wb|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux18~0_combout\ = (!\reg_pipeline|r_ir_wb|sREG\(28) & (\reg_pipeline|r_ir_wb|sREG\(29) & ((\reg_pipeline|r_ir_wb|sREG\(30)) # (!\reg_pipeline|r_ir_wb|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(30),
	datab => \reg_pipeline|r_ir_wb|sREG\(28),
	datac => \reg_pipeline|r_ir_wb|sREG\(29),
	datad => \reg_pipeline|r_ir_wb|sREG\(27),
	combout => \cu_wb|Mux18~0_combout\);

-- Location: LCCOMB_X37_Y13_N8
\cu_wb|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux18~1_combout\ = (\reg_pipeline|r_ir_wb|sREG\(31) & ((\cu_wb|Mux18~0_combout\) # ((\cu_wb|Mux3~0_combout\ & !\reg_pipeline|r_ir_wb|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(31),
	datab => \cu_wb|Mux3~0_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(29),
	datad => \cu_wb|Mux18~0_combout\,
	combout => \cu_wb|Mux18~1_combout\);

-- Location: LCCOMB_X37_Y13_N4
\cu_wb|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~7_combout\ = (\reg_pipeline|r_ir_wb|sREG\(28) & ((\reg_pipeline|r_ir_wb|sREG\(31) $ (\reg_pipeline|r_ir_wb|sREG\(26))) # (!\reg_pipeline|r_ir_wb|sREG\(27)))) # (!\reg_pipeline|r_ir_wb|sREG\(28) & (!\reg_pipeline|r_ir_wb|sREG\(31) & 
-- (\reg_pipeline|r_ir_wb|sREG\(27) $ (!\reg_pipeline|r_ir_wb|sREG\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(31),
	datab => \reg_pipeline|r_ir_wb|sREG\(27),
	datac => \reg_pipeline|r_ir_wb|sREG\(28),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux24~7_combout\);

-- Location: LCCOMB_X37_Y13_N16
\cu_wb|Mux24~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~23_combout\ = (\reg_pipeline|r_ir_wb|sREG\(26) & (\reg_pipeline|r_ir_wb|sREG\(29) & (\reg_pipeline|r_ir_wb|sREG\(28) $ (\reg_pipeline|r_ir_wb|sREG\(27))))) # (!\reg_pipeline|r_ir_wb|sREG\(26) & (\reg_pipeline|r_ir_wb|sREG\(29) $ 
-- (((!\reg_pipeline|r_ir_wb|sREG\(28) & !\reg_pipeline|r_ir_wb|sREG\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(28),
	datab => \reg_pipeline|r_ir_wb|sREG\(29),
	datac => \reg_pipeline|r_ir_wb|sREG\(27),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux24~23_combout\);

-- Location: LCCOMB_X37_Y13_N14
\cu_wb|Mux24~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~24_combout\ = (\reg_pipeline|r_ir_wb|sREG\(30) & (((\reg_pipeline|r_ir_wb|sREG\(29))))) # (!\reg_pipeline|r_ir_wb|sREG\(30) & (\cu_wb|Mux24~23_combout\ & ((\reg_pipeline|r_ir_wb|sREG\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(30),
	datab => \cu_wb|Mux24~23_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(29),
	datad => \reg_pipeline|r_ir_wb|sREG\(31),
	combout => \cu_wb|Mux24~24_combout\);

-- Location: LCCOMB_X37_Y13_N24
\cu_wb|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~6_combout\ = (\reg_pipeline|r_ir_wb|sREG\(31) & (!\reg_pipeline|r_ir_wb|sREG\(28) & !\reg_pipeline|r_ir_wb|sREG\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(31),
	datab => \reg_pipeline|r_ir_wb|sREG\(28),
	datad => \reg_pipeline|r_ir_wb|sREG\(27),
	combout => \cu_wb|Mux24~6_combout\);

-- Location: LCCOMB_X37_Y13_N28
\cu_wb|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~17_combout\ = (\reg_pipeline|r_ir_wb|sREG\(30) & ((\cu_wb|Mux24~24_combout\ & (\cu_wb|Mux24~7_combout\)) # (!\cu_wb|Mux24~24_combout\ & ((\cu_wb|Mux24~6_combout\))))) # (!\reg_pipeline|r_ir_wb|sREG\(30) & (((\cu_wb|Mux24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(30),
	datab => \cu_wb|Mux24~7_combout\,
	datac => \cu_wb|Mux24~24_combout\,
	datad => \cu_wb|Mux24~6_combout\,
	combout => \cu_wb|Mux24~17_combout\);

-- Location: LCCOMB_X37_Y13_N10
\cu_wb|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux24~20_combout\ = (\cu_wb|Mux24~17_combout\) # ((!\cu_wb|Mux24~19_combout\ & (!\cu_wb|Mux16~1_combout\ & \cu_wb|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux24~19_combout\,
	datab => \cu_wb|Mux16~1_combout\,
	datac => \cu_wb|Mux18~1_combout\,
	datad => \cu_wb|Mux24~17_combout\,
	combout => \cu_wb|Mux24~20_combout\);

-- Location: LCCOMB_X44_Y17_N14
\regf_i|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux23~0_combout\ = (\reg_pipeline|r_ir_wb|sREG\(23) & (\reg_pipeline|r_ir_wb|sREG\(21) & (\reg_pipeline|r_ir_wb|sREG\(22) & \cu_wb|Mux24~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \reg_pipeline|r_ir_wb|sREG\(21),
	datac => \reg_pipeline|r_ir_wb|sREG\(22),
	datad => \cu_wb|Mux24~20_combout\,
	combout => \regf_i|Mux23~0_combout\);

-- Location: FF_X42_Y15_N7
\regf_i|r7_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux31~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(0));

-- Location: LCCOMB_X47_Y15_N26
\prog_i|oQ[11]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[11]~82_combout\ = (\pc_i|sPC\(5) & (!\pc_i|sPC\(2) & (\pc_i|sPC\(4) $ (\pc_i|sPC\(6))))) # (!\pc_i|sPC\(5) & (!\pc_i|sPC\(4) & ((\pc_i|sPC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(6),
	combout => \prog_i|oQ[11]~82_combout\);

-- Location: LCCOMB_X47_Y15_N20
\prog_i|oQ[11]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[11]~83_combout\ = (\prog_i|oQ[11]~82_combout\ & ((\pc_i|sPC\(5) & (!\pc_i|sPC\(2) & !\pc_i|sPC\(3))) # (!\pc_i|sPC\(5) & (\pc_i|sPC\(2) $ (\pc_i|sPC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(2),
	datac => \prog_i|oQ[11]~82_combout\,
	datad => \pc_i|sPC\(3),
	combout => \prog_i|oQ[11]~83_combout\);

-- Location: LCCOMB_X47_Y16_N30
\pc_i|sPC[11]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC[11]~0_combout\ = (\prog_i|oQ[11]~35_combout\ & (\prog_i|Equal6~2_combout\)) # (!\prog_i|oQ[11]~35_combout\ & ((\prog_i|oQ[11]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|Equal6~2_combout\,
	datab => \prog_i|oQ[11]~35_combout\,
	datad => \prog_i|oQ[11]~83_combout\,
	combout => \pc_i|sPC[11]~0_combout\);

-- Location: FF_X47_Y16_N19
\reg_pipeline|r_ir_rf|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \pc_i|sPC[11]~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(11));

-- Location: LCCOMB_X46_Y16_N4
\sRA2[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sRA2[0]~1_combout\ = (\cu_rf|Mux23~11_combout\ & ((\reg_pipeline|r_ir_rf|sREG\(21)))) # (!\cu_rf|Mux23~11_combout\ & (\reg_pipeline|r_ir_rf|sREG\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(11),
	datac => \reg_pipeline|r_ir_rf|sREG\(21),
	datad => \cu_rf|Mux23~11_combout\,
	combout => \sRA2[0]~1_combout\);

-- Location: LCCOMB_X41_Y13_N28
\regf_i|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux25~0_combout\ = (\reg_pipeline|r_ir_wb|sREG\(23) & (\cu_wb|Mux24~20_combout\ & (\reg_pipeline|r_ir_wb|sREG\(21) & !\reg_pipeline|r_ir_wb|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \cu_wb|Mux24~20_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(21),
	datad => \reg_pipeline|r_ir_wb|sREG\(22),
	combout => \regf_i|Mux25~0_combout\);

-- Location: FF_X42_Y15_N21
\regf_i|r5_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux31~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(0));

-- Location: LCCOMB_X44_Y17_N20
\regf_i|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux26~0_combout\ = (\reg_pipeline|r_ir_wb|sREG\(23) & (!\reg_pipeline|r_ir_wb|sREG\(21) & (!\reg_pipeline|r_ir_wb|sREG\(22) & \cu_wb|Mux24~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \reg_pipeline|r_ir_wb|sREG\(21),
	datac => \reg_pipeline|r_ir_wb|sREG\(22),
	datad => \cu_wb|Mux24~20_combout\,
	combout => \regf_i|Mux26~0_combout\);

-- Location: FF_X43_Y15_N19
\regf_i|r4_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux31~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(0));

-- Location: LCCOMB_X47_Y12_N12
\prog_i|oQ[12]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[12]~67_combout\ = (\pc_i|sPC\(7) & (!\pc_i|sPC\(4) & (!\pc_i|sPC\(2) & !\pc_i|sPC\(6)))) # (!\pc_i|sPC\(7) & (\pc_i|sPC\(6) & (\pc_i|sPC\(4) $ (!\pc_i|sPC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(2),
	datad => \pc_i|sPC\(6),
	combout => \prog_i|oQ[12]~67_combout\);

-- Location: LCCOMB_X47_Y12_N0
\prog_i|oQ[12]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[12]~68_combout\ = (\prog_i|oQ[12]~67_combout\ & (!\pc_i|sPC\(5) & \pc_i|sPC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ[12]~67_combout\,
	datab => \pc_i|sPC\(5),
	datac => \pc_i|sPC\(3),
	combout => \prog_i|oQ[12]~68_combout\);

-- Location: FF_X47_Y12_N1
\reg_pipeline|r_ir_rf|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[12]~68_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(12));

-- Location: LCCOMB_X46_Y16_N18
\sRA2[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \sRA2[1]~0_combout\ = (\cu_rf|Mux23~11_combout\ & (\reg_pipeline|r_ir_rf|sREG\(22))) # (!\cu_rf|Mux23~11_combout\ & ((\reg_pipeline|r_ir_rf|sREG\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(22),
	datac => \reg_pipeline|r_ir_rf|sREG\(12),
	datad => \cu_rf|Mux23~11_combout\,
	combout => \sRA2[1]~0_combout\);

-- Location: LCCOMB_X42_Y15_N0
\regf_i|Mux94~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux94~2_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(0)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(0) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(0),
	datab => \regf_i|r4_i|sREG\(0),
	datac => \sRA2[1]~0_combout\,
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux94~2_combout\);

-- Location: LCCOMB_X42_Y15_N20
\regf_i|Mux94~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux94~3_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux94~2_combout\ & (\regf_i|r7_i|sREG\(0))) # (!\regf_i|Mux94~2_combout\ & ((\regf_i|r5_i|sREG\(0)))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux94~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(0),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r5_i|sREG\(0),
	datad => \regf_i|Mux94~2_combout\,
	combout => \regf_i|Mux94~3_combout\);

-- Location: LCCOMB_X46_Y14_N8
\regf_i|r3_i|sREG[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|r3_i|sREG[0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \regf_i|r3_i|sREG[0]~feeder_combout\);

-- Location: LCCOMB_X41_Y13_N20
\regf_i|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux27~0_combout\ = (!\reg_pipeline|r_ir_wb|sREG\(23) & (\cu_wb|Mux24~20_combout\ & (\reg_pipeline|r_ir_wb|sREG\(21) & \reg_pipeline|r_ir_wb|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \cu_wb|Mux24~20_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(21),
	datad => \reg_pipeline|r_ir_wb|sREG\(22),
	combout => \regf_i|Mux27~0_combout\);

-- Location: FF_X46_Y14_N9
\regf_i|r3_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|r3_i|sREG[0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(0));

-- Location: LCCOMB_X41_Y13_N12
\regf_i|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux28~0_combout\ = (!\reg_pipeline|r_ir_wb|sREG\(23) & (\cu_wb|Mux24~20_combout\ & (!\reg_pipeline|r_ir_wb|sREG\(21) & \reg_pipeline|r_ir_wb|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \cu_wb|Mux24~20_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(21),
	datad => \reg_pipeline|r_ir_wb|sREG\(22),
	combout => \regf_i|Mux28~0_combout\);

-- Location: FF_X43_Y16_N1
\regf_i|r2_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux31~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(0));

-- Location: LCCOMB_X41_Y13_N22
\regf_i|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux29~0_combout\ = (!\reg_pipeline|r_ir_wb|sREG\(23) & (\cu_wb|Mux24~20_combout\ & (\reg_pipeline|r_ir_wb|sREG\(21) & !\reg_pipeline|r_ir_wb|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \cu_wb|Mux24~20_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(21),
	datad => \reg_pipeline|r_ir_wb|sREG\(22),
	combout => \regf_i|Mux29~0_combout\);

-- Location: FF_X42_Y16_N5
\regf_i|r1_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux31~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(0));

-- Location: LCCOMB_X44_Y17_N16
\regf_i|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux30~0_combout\ = (!\reg_pipeline|r_ir_wb|sREG\(23) & (!\reg_pipeline|r_ir_wb|sREG\(21) & (!\reg_pipeline|r_ir_wb|sREG\(22) & \cu_wb|Mux24~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \reg_pipeline|r_ir_wb|sREG\(21),
	datac => \reg_pipeline|r_ir_wb|sREG\(22),
	datad => \cu_wb|Mux24~20_combout\,
	combout => \regf_i|Mux30~0_combout\);

-- Location: FF_X43_Y16_N11
\regf_i|r0_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux31~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(0));

-- Location: LCCOMB_X43_Y16_N10
\regf_i|Mux94~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux94~0_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(0)) # ((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (((\regf_i|r0_i|sREG\(0) & !\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r1_i|sREG\(0),
	datac => \regf_i|r0_i|sREG\(0),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux94~0_combout\);

-- Location: LCCOMB_X43_Y16_N0
\regf_i|Mux94~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux94~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux94~0_combout\ & (\regf_i|r3_i|sREG\(0))) # (!\regf_i|Mux94~0_combout\ & ((\regf_i|r2_i|sREG\(0)))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r3_i|sREG\(0),
	datac => \regf_i|r2_i|sREG\(0),
	datad => \regf_i|Mux94~0_combout\,
	combout => \regf_i|Mux94~1_combout\);

-- Location: LCCOMB_X41_Y12_N28
\reg_pipeline|r_b_alu|sREG[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[0]~0_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux94~3_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux94~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux94~3_combout\,
	datad => \regf_i|Mux94~1_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[0]~0_combout\);

-- Location: FF_X41_Y12_N29
\reg_pipeline|r_d_alu|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[0]~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(0));

-- Location: LCCOMB_X38_Y12_N22
\reg_pipeline|r_d_mem|sREG[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[0]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(0),
	combout => \reg_pipeline|r_d_mem|sREG[0]~feeder_combout\);

-- Location: FF_X38_Y12_N23
\reg_pipeline|r_d_mem|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(0));

-- Location: LCCOMB_X27_Y15_N20
\data_i|rMEM[43][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[43][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[43][0]~feeder_combout\);

-- Location: LCCOMB_X36_Y8_N4
\cu_alu|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux21~0_combout\ = (\reg_pipeline|r_ir_alu|sREG\(28) & (\reg_pipeline|r_ir_alu|sREG\(26) & (!\reg_pipeline|r_ir_alu|sREG\(27)))) # (!\reg_pipeline|r_ir_alu|sREG\(28) & (\reg_pipeline|r_ir_alu|sREG\(26) $ (((!\reg_pipeline|r_ir_alu|sREG\(27) & 
-- !\reg_pipeline|r_ir_alu|sREG\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \reg_pipeline|r_ir_alu|sREG\(26),
	datac => \reg_pipeline|r_ir_alu|sREG\(27),
	datad => \reg_pipeline|r_ir_alu|sREG\(31),
	combout => \cu_alu|Mux21~0_combout\);

-- Location: LCCOMB_X37_Y8_N20
\cu_alu|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux21~1_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & ((\reg_pipeline|r_ir_alu|sREG\(29)) # (!\reg_pipeline|r_ir_alu|sREG\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_alu|sREG\(29),
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \reg_pipeline|r_ir_alu|sREG\(26),
	combout => \cu_alu|Mux21~1_combout\);

-- Location: LCCOMB_X37_Y8_N16
\cu_alu|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux21~2_combout\ = (\reg_pipeline|r_ir_alu|sREG\(29) & (\cu_alu|Mux21~0_combout\ & ((\reg_pipeline|r_ir_alu|sREG\(30)) # (\cu_alu|Mux21~1_combout\)))) # (!\reg_pipeline|r_ir_alu|sREG\(29) & (((\cu_alu|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(30),
	datab => \reg_pipeline|r_ir_alu|sREG\(29),
	datac => \cu_alu|Mux21~0_combout\,
	datad => \cu_alu|Mux21~1_combout\,
	combout => \cu_alu|Mux21~2_combout\);

-- Location: LCCOMB_X36_Y8_N24
\cu_alu|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux17~1_combout\ = (\reg_pipeline|r_ir_alu|sREG\(28) & (!\reg_pipeline|r_ir_alu|sREG\(30) & ((!\reg_pipeline|r_ir_alu|sREG\(26)) # (!\reg_pipeline|r_ir_alu|sREG\(27))))) # (!\reg_pipeline|r_ir_alu|sREG\(28) & 
-- (((\reg_pipeline|r_ir_alu|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(30),
	datab => \reg_pipeline|r_ir_alu|sREG\(27),
	datac => \reg_pipeline|r_ir_alu|sREG\(26),
	datad => \reg_pipeline|r_ir_alu|sREG\(28),
	combout => \cu_alu|Mux17~1_combout\);

-- Location: LCCOMB_X36_Y8_N2
\cu_alu|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux11~0_combout\ = (\reg_pipeline|r_ir_alu|sREG\(27) & \reg_pipeline|r_ir_alu|sREG\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_ir_alu|sREG\(27),
	datad => \reg_pipeline|r_ir_alu|sREG\(26),
	combout => \cu_alu|Mux11~0_combout\);

-- Location: LCCOMB_X36_Y8_N10
\cu_alu|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux17~0_combout\ = (\reg_pipeline|r_ir_alu|sREG\(30) & (((!\reg_pipeline|r_ir_alu|sREG\(29) & !\cu_alu|Mux11~0_combout\)) # (!\reg_pipeline|r_ir_alu|sREG\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(29),
	datab => \reg_pipeline|r_ir_alu|sREG\(30),
	datac => \cu_alu|Mux11~0_combout\,
	datad => \reg_pipeline|r_ir_alu|sREG\(28),
	combout => \cu_alu|Mux17~0_combout\);

-- Location: LCCOMB_X37_Y8_N22
\cu_alu|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux17~2_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & ((\cu_alu|Mux17~0_combout\) # ((\cu_alu|Mux17~1_combout\ & \reg_pipeline|r_ir_alu|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(31),
	datab => \cu_alu|Mux17~1_combout\,
	datac => \reg_pipeline|r_ir_alu|sREG\(29),
	datad => \cu_alu|Mux17~0_combout\,
	combout => \cu_alu|Mux17~2_combout\);

-- Location: LCCOMB_X36_Y8_N6
\cu_alu|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux16~0_combout\ = (\reg_pipeline|r_ir_alu|sREG\(29) & \reg_pipeline|r_ir_alu|sREG\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_ir_alu|sREG\(29),
	datad => \reg_pipeline|r_ir_alu|sREG\(28),
	combout => \cu_alu|Mux16~0_combout\);

-- Location: LCCOMB_X36_Y8_N16
\cu_alu|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux19~1_combout\ = (!\reg_pipeline|r_ir_alu|sREG\(31) & (\cu_alu|Mux16~0_combout\ & ((\reg_pipeline|r_ir_alu|sREG\(26)) # (!\reg_pipeline|r_ir_alu|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(26),
	datab => \reg_pipeline|r_ir_alu|sREG\(27),
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \cu_alu|Mux16~0_combout\,
	combout => \cu_alu|Mux19~1_combout\);

-- Location: LCCOMB_X36_Y8_N14
\cu_alu|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux4~0_combout\ = (\reg_pipeline|r_ir_alu|sREG\(26) & ((\reg_pipeline|r_ir_alu|sREG\(27)) # (\reg_pipeline|r_ir_alu|sREG\(29) $ (!\reg_pipeline|r_ir_alu|sREG\(28))))) # (!\reg_pipeline|r_ir_alu|sREG\(26) & ((\reg_pipeline|r_ir_alu|sREG\(28) $ 
-- (\reg_pipeline|r_ir_alu|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(29),
	datab => \reg_pipeline|r_ir_alu|sREG\(26),
	datac => \reg_pipeline|r_ir_alu|sREG\(28),
	datad => \reg_pipeline|r_ir_alu|sREG\(27),
	combout => \cu_alu|Mux4~0_combout\);

-- Location: LCCOMB_X36_Y8_N0
\cu_alu|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux19~0_combout\ = (!\reg_pipeline|r_ir_alu|sREG\(30) & (!\cu_alu|Mux4~0_combout\ & \reg_pipeline|r_ir_alu|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_alu|sREG\(30),
	datac => \cu_alu|Mux4~0_combout\,
	datad => \reg_pipeline|r_ir_alu|sREG\(31),
	combout => \cu_alu|Mux19~0_combout\);

-- Location: LCCOMB_X36_Y8_N8
\cu_alu|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux19~2_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & (!\reg_pipeline|r_ir_alu|sREG\(28) & ((\reg_pipeline|r_ir_alu|sREG\(29)) # (!\cu_alu|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(29),
	datab => \reg_pipeline|r_ir_alu|sREG\(31),
	datac => \cu_alu|Mux11~0_combout\,
	datad => \reg_pipeline|r_ir_alu|sREG\(28),
	combout => \cu_alu|Mux19~2_combout\);

-- Location: LCCOMB_X37_Y8_N8
\cu_alu|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux19~3_combout\ = (\cu_alu|Mux19~0_combout\) # ((\reg_pipeline|r_ir_alu|sREG\(30) & ((\cu_alu|Mux19~1_combout\) # (\cu_alu|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux19~1_combout\,
	datab => \reg_pipeline|r_ir_alu|sREG\(30),
	datac => \cu_alu|Mux19~0_combout\,
	datad => \cu_alu|Mux19~2_combout\,
	combout => \cu_alu|Mux19~3_combout\);

-- Location: LCCOMB_X37_Y8_N24
\cu_alu|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux26~0_combout\ = (!\cu_alu|Mux21~2_combout\ & (!\cu_alu|Mux17~2_combout\ & !\cu_alu|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux21~2_combout\,
	datac => \cu_alu|Mux17~2_combout\,
	datad => \cu_alu|Mux19~3_combout\,
	combout => \cu_alu|Mux26~0_combout\);

-- Location: LCCOMB_X36_Y8_N26
\cu_alu|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux20~0_combout\ = \reg_pipeline|r_ir_alu|sREG\(27) $ (\reg_pipeline|r_ir_alu|sREG\(30) $ (((\reg_pipeline|r_ir_alu|sREG\(29)) # (!\reg_pipeline|r_ir_alu|sREG\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(26),
	datab => \reg_pipeline|r_ir_alu|sREG\(27),
	datac => \reg_pipeline|r_ir_alu|sREG\(29),
	datad => \reg_pipeline|r_ir_alu|sREG\(30),
	combout => \cu_alu|Mux20~0_combout\);

-- Location: LCCOMB_X37_Y8_N26
\cu_alu|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux20~2_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & (!\reg_pipeline|r_ir_alu|sREG\(28))) # (!\reg_pipeline|r_ir_alu|sREG\(31) & ((\reg_pipeline|r_ir_alu|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \reg_pipeline|r_ir_alu|sREG\(29),
	datad => \reg_pipeline|r_ir_alu|sREG\(31),
	combout => \cu_alu|Mux20~2_combout\);

-- Location: LCCOMB_X36_Y8_N18
\cu_alu|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux20~1_combout\ = (\reg_pipeline|r_ir_alu|sREG\(26) & ((\reg_pipeline|r_ir_alu|sREG\(27) & ((\cu_alu|Mux20~0_combout\))) # (!\reg_pipeline|r_ir_alu|sREG\(27) & (!\reg_pipeline|r_ir_alu|sREG\(28) & !\cu_alu|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \reg_pipeline|r_ir_alu|sREG\(27),
	datac => \reg_pipeline|r_ir_alu|sREG\(26),
	datad => \cu_alu|Mux20~0_combout\,
	combout => \cu_alu|Mux20~1_combout\);

-- Location: LCCOMB_X37_Y8_N6
\cu_alu|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux20~3_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & (\cu_alu|Mux20~0_combout\ & ((\cu_alu|Mux20~2_combout\) # (!\cu_alu|Mux20~1_combout\)))) # (!\reg_pipeline|r_ir_alu|sREG\(31) & (((\cu_alu|Mux20~2_combout\ & \cu_alu|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux20~0_combout\,
	datab => \reg_pipeline|r_ir_alu|sREG\(31),
	datac => \cu_alu|Mux20~2_combout\,
	datad => \cu_alu|Mux20~1_combout\,
	combout => \cu_alu|Mux20~3_combout\);

-- Location: LCCOMB_X36_Y8_N28
\cu_alu|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux16~1_combout\ = (\cu_alu|Mux16~0_combout\ & (!\cu_alu|Mux11~0_combout\ & (\reg_pipeline|r_ir_alu|sREG\(30) & \reg_pipeline|r_ir_alu|sREG\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux16~0_combout\,
	datab => \cu_alu|Mux11~0_combout\,
	datac => \reg_pipeline|r_ir_alu|sREG\(30),
	datad => \reg_pipeline|r_ir_alu|sREG\(31),
	combout => \cu_alu|Mux16~1_combout\);

-- Location: LCCOMB_X36_Y8_N20
\cu_alu|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux18~0_combout\ = (\reg_pipeline|r_ir_alu|sREG\(29) & (!\reg_pipeline|r_ir_alu|sREG\(27) & ((!\reg_pipeline|r_ir_alu|sREG\(28))))) # (!\reg_pipeline|r_ir_alu|sREG\(29) & ((\reg_pipeline|r_ir_alu|sREG\(27) & ((!\reg_pipeline|r_ir_alu|sREG\(28)) # 
-- (!\reg_pipeline|r_ir_alu|sREG\(26)))) # (!\reg_pipeline|r_ir_alu|sREG\(27) & ((\reg_pipeline|r_ir_alu|sREG\(26)) # (\reg_pipeline|r_ir_alu|sREG\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(29),
	datab => \reg_pipeline|r_ir_alu|sREG\(27),
	datac => \reg_pipeline|r_ir_alu|sREG\(26),
	datad => \reg_pipeline|r_ir_alu|sREG\(28),
	combout => \cu_alu|Mux18~0_combout\);

-- Location: LCCOMB_X36_Y8_N12
\cu_alu|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux18~1_combout\ = (\reg_pipeline|r_ir_alu|sREG\(30) & (\reg_pipeline|r_ir_alu|sREG\(29))) # (!\reg_pipeline|r_ir_alu|sREG\(30) & ((\cu_alu|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(29),
	datab => \reg_pipeline|r_ir_alu|sREG\(30),
	datac => \cu_alu|Mux18~0_combout\,
	combout => \cu_alu|Mux18~1_combout\);

-- Location: LCCOMB_X36_Y8_N22
\cu_alu|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux18~2_combout\ = (\reg_pipeline|r_ir_alu|sREG\(30) & (\reg_pipeline|r_ir_alu|sREG\(28) $ (((\cu_alu|Mux11~0_combout\) # (\cu_alu|Mux18~1_combout\))))) # (!\reg_pipeline|r_ir_alu|sREG\(30) & (((\cu_alu|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datab => \cu_alu|Mux11~0_combout\,
	datac => \reg_pipeline|r_ir_alu|sREG\(30),
	datad => \cu_alu|Mux18~1_combout\,
	combout => \cu_alu|Mux18~2_combout\);

-- Location: LCCOMB_X37_Y8_N0
\cu_alu|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux26~4_combout\ = (\cu_alu|Mux20~3_combout\ & (\cu_alu|Mux16~1_combout\ & ((!\cu_alu|Mux18~2_combout\) # (!\reg_pipeline|r_ir_alu|sREG\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux20~3_combout\,
	datab => \cu_alu|Mux16~1_combout\,
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \cu_alu|Mux18~2_combout\,
	combout => \cu_alu|Mux26~4_combout\);

-- Location: LCCOMB_X37_Y8_N30
\cu_alu|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux18~3_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & \cu_alu|Mux18~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \cu_alu|Mux18~2_combout\,
	combout => \cu_alu|Mux18~3_combout\);

-- Location: LCCOMB_X37_Y8_N4
\cu_alu|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux26~2_combout\ = (!\cu_alu|Mux21~2_combout\ & ((\cu_alu|Mux17~2_combout\ & ((!\cu_alu|Mux20~3_combout\))) # (!\cu_alu|Mux17~2_combout\ & (\cu_alu|Mux19~3_combout\ & \cu_alu|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux17~2_combout\,
	datab => \cu_alu|Mux21~2_combout\,
	datac => \cu_alu|Mux19~3_combout\,
	datad => \cu_alu|Mux20~3_combout\,
	combout => \cu_alu|Mux26~2_combout\);

-- Location: LCCOMB_X37_Y8_N2
\cu_alu|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux26~1_combout\ = (\cu_alu|Mux20~3_combout\ & (\cu_alu|Mux21~2_combout\ $ (((\cu_alu|Mux17~2_combout\ & \cu_alu|Mux19~3_combout\))))) # (!\cu_alu|Mux20~3_combout\ & (\cu_alu|Mux21~2_combout\ & ((\cu_alu|Mux17~2_combout\) # 
-- (\cu_alu|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux20~3_combout\,
	datab => \cu_alu|Mux21~2_combout\,
	datac => \cu_alu|Mux17~2_combout\,
	datad => \cu_alu|Mux19~3_combout\,
	combout => \cu_alu|Mux26~1_combout\);

-- Location: LCCOMB_X37_Y8_N18
\cu_alu|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux26~3_combout\ = (!\cu_alu|Mux16~1_combout\ & ((\cu_alu|Mux18~3_combout\ & ((\cu_alu|Mux26~1_combout\))) # (!\cu_alu|Mux18~3_combout\ & (\cu_alu|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux18~3_combout\,
	datab => \cu_alu|Mux16~1_combout\,
	datac => \cu_alu|Mux26~2_combout\,
	datad => \cu_alu|Mux26~1_combout\,
	combout => \cu_alu|Mux26~3_combout\);

-- Location: LCCOMB_X37_Y8_N10
\reg_pipeline|r_y_mem|sREG[24]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[24]~38_combout\ = (!\cu_alu|Mux25~8_combout\ & (!\cu_alu|Mux26~3_combout\ & ((!\cu_alu|Mux26~4_combout\) # (!\cu_alu|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux25~8_combout\,
	datab => \cu_alu|Mux26~0_combout\,
	datac => \cu_alu|Mux26~4_combout\,
	datad => \cu_alu|Mux26~3_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[24]~38_combout\);

-- Location: LCCOMB_X37_Y9_N14
\reg_pipeline|r_y_mem|sREG[8]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[8]~61_combout\ = (!\cu_alu|Mux23~9_combout\ & \reg_pipeline|r_y_mem|sREG[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[8]~61_combout\);

-- Location: LCCOMB_X38_Y6_N24
\alu_i|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~0_combout\ = (!\cu_alu|Mux22~7_combout\ & !\cu_alu|Mux24~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cu_alu|Mux22~7_combout\,
	datad => \cu_alu|Mux24~8_combout\,
	combout => \alu_i|Mux15~0_combout\);

-- Location: LCCOMB_X35_Y9_N30
\alu_i|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~13_combout\ = ((\cu_alu|Mux23~9_combout\ & (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & \cu_alu|Mux27~8_combout\)) # (!\cu_alu|Mux23~9_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~38_combout\))) # (!\alu_i|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \cu_alu|Mux27~8_combout\,
	combout => \alu_i|Mux27~13_combout\);

-- Location: LCCOMB_X47_Y15_N30
\prog_i|oQ[16]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[16]~51_combout\ = (\pc_i|sPC\(6) & (\pc_i|sPC\(5))) # (!\pc_i|sPC\(6) & ((\pc_i|sPC\(3) & ((!\pc_i|sPC\(4)))) # (!\pc_i|sPC\(3) & (!\pc_i|sPC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(3),
	datac => \pc_i|sPC\(4),
	datad => \pc_i|sPC\(6),
	combout => \prog_i|oQ[16]~51_combout\);

-- Location: LCCOMB_X47_Y15_N8
\prog_i|oQ[16]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[16]~52_combout\ = (\pc_i|sPC\(6) & ((\prog_i|oQ[16]~51_combout\ & (\prog_i|oQ~26_combout\)) # (!\prog_i|oQ[16]~51_combout\ & ((!\prog_i|oQ[16]~50_combout\))))) # (!\pc_i|sPC\(6) & (((\prog_i|oQ[16]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \prog_i|oQ~26_combout\,
	datab => \pc_i|sPC\(6),
	datac => \prog_i|oQ[16]~51_combout\,
	datad => \prog_i|oQ[16]~50_combout\,
	combout => \prog_i|oQ[16]~52_combout\);

-- Location: LCCOMB_X47_Y15_N6
\prog_i|oQ[16]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[16]~53_combout\ = (\pc_i|sPC\(7) & ((\prog_i|oQ~26_combout\))) # (!\pc_i|sPC\(7) & (\prog_i|oQ[16]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(7),
	datac => \prog_i|oQ[16]~52_combout\,
	datad => \prog_i|oQ~26_combout\,
	combout => \prog_i|oQ[16]~53_combout\);

-- Location: FF_X47_Y15_N7
\reg_pipeline|r_ir_rf|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[16]~53_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(16));

-- Location: FF_X42_Y15_N29
\regf_i|r7_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(4));

-- Location: FF_X42_Y15_N31
\regf_i|r5_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(4));

-- Location: FF_X43_Y15_N27
\regf_i|r4_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(4));

-- Location: LCCOMB_X41_Y13_N30
\regf_i|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux24~0_combout\ = (\reg_pipeline|r_ir_wb|sREG\(23) & (\cu_wb|Mux24~20_combout\ & (!\reg_pipeline|r_ir_wb|sREG\(21) & \reg_pipeline|r_ir_wb|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(23),
	datab => \cu_wb|Mux24~20_combout\,
	datac => \reg_pipeline|r_ir_wb|sREG\(21),
	datad => \reg_pipeline|r_ir_wb|sREG\(22),
	combout => \regf_i|Mux24~0_combout\);

-- Location: FF_X43_Y15_N9
\regf_i|r6_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(4));

-- Location: LCCOMB_X43_Y15_N8
\regf_i|Mux58~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux58~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(4)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(4) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(4),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(4),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux58~0_combout\);

-- Location: LCCOMB_X42_Y15_N30
\regf_i|Mux58~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux58~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux58~0_combout\ & (\regf_i|r7_i|sREG\(4))) # (!\regf_i|Mux58~0_combout\ & ((\regf_i|r5_i|sREG\(4)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(4),
	datac => \regf_i|r5_i|sREG\(4),
	datad => \regf_i|Mux58~0_combout\,
	combout => \regf_i|Mux58~1_combout\);

-- Location: LCCOMB_X46_Y12_N10
\prog_i|oQ[18]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[18]~64_combout\ = (\prog_i|Equal37~0_combout\) # (\prog_i|oQ~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \prog_i|Equal37~0_combout\,
	datac => \prog_i|oQ~63_combout\,
	combout => \prog_i|oQ[18]~64_combout\);

-- Location: FF_X46_Y12_N11
\reg_pipeline|r_ir_rf|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[18]~64_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(18));

-- Location: FF_X39_Y11_N29
\regf_i|r3_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(4));

-- Location: FF_X44_Y14_N1
\regf_i|r1_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(4));

-- Location: FF_X44_Y14_N31
\regf_i|r0_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(4));

-- Location: LCCOMB_X44_Y14_N30
\regf_i|Mux58~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux58~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(4))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(4),
	datac => \regf_i|r0_i|sREG\(4),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux58~2_combout\);

-- Location: LCCOMB_X39_Y14_N22
\regf_i|Mux58~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux58~3_combout\ = (\regf_i|Mux58~2_combout\ & ((\regf_i|r3_i|sREG\(4)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux58~2_combout\ & (((\regf_i|r2_i|sREG\(4) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(4),
	datab => \regf_i|Mux58~2_combout\,
	datac => \regf_i|r2_i|sREG\(4),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux58~3_combout\);

-- Location: LCCOMB_X43_Y10_N12
\regf_i|Mux58~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux58~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux58~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux58~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regf_i|Mux58~1_combout\,
	datac => \reg_pipeline|r_ir_rf|sREG\(18),
	datad => \regf_i|Mux58~3_combout\,
	combout => \regf_i|Mux58~4_combout\);

-- Location: LCCOMB_X47_Y14_N18
\prog_i|oQ[19]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[19]~21_combout\ = (\pc_i|sPC\(3) & (!\pc_i|sPC\(4) & ((\pc_i|sPC\(2)) # (!\pc_i|sPC\(7))))) # (!\pc_i|sPC\(3) & (((!\pc_i|sPC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(4),
	datab => \pc_i|sPC\(7),
	datac => \pc_i|sPC\(3),
	datad => \pc_i|sPC\(2),
	combout => \prog_i|oQ[19]~21_combout\);

-- Location: LCCOMB_X47_Y14_N8
\prog_i|oQ[19]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[19]~81_combout\ = (!\pc_i|sPC\(5) & (!\pc_i|sPC\(6) & \prog_i|oQ[19]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(6),
	datad => \prog_i|oQ[19]~21_combout\,
	combout => \prog_i|oQ[19]~81_combout\);

-- Location: FF_X47_Y14_N9
\reg_pipeline|r_ir_rf|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[19]~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(19));

-- Location: FF_X43_Y10_N13
\reg_pipeline|r_a_alu|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux58~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(4));

-- Location: LCCOMB_X37_Y9_N0
\reg_pipeline|r_y_mem|sREG[2]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~41_combout\ = (\cu_alu|Mux23~9_combout\ & ((\cu_alu|Mux22~7_combout\) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~41_combout\);

-- Location: FF_X43_Y14_N7
\regf_i|r2_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~109_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(7));

-- Location: FF_X44_Y14_N19
\regf_i|r0_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~109_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(7));

-- Location: FF_X44_Y14_N17
\regf_i|r1_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~109_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(7));

-- Location: LCCOMB_X44_Y14_N16
\regf_i|Mux87~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux87~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(7)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(7),
	datac => \regf_i|r1_i|sREG\(7),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux87~2_combout\);

-- Location: FF_X37_Y15_N17
\regf_i|r3_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~109_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(7));

-- Location: LCCOMB_X43_Y14_N12
\regf_i|Mux87~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux87~3_combout\ = (\regf_i|Mux87~2_combout\ & (((\regf_i|r3_i|sREG\(7)) # (!\sRA2[1]~0_combout\)))) # (!\regf_i|Mux87~2_combout\ & (\regf_i|r2_i|sREG\(7) & ((\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(7),
	datab => \regf_i|Mux87~2_combout\,
	datac => \regf_i|r3_i|sREG\(7),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux87~3_combout\);

-- Location: LCCOMB_X42_Y11_N8
\regf_i|Mux87~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux87~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux87~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux87~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regf_i|Mux87~3_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux87~1_combout\,
	combout => \regf_i|Mux87~4_combout\);

-- Location: FF_X42_Y11_N9
\reg_pipeline|r_d_alu|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux87~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(7));

-- Location: FF_X35_Y12_N27
\reg_pipeline|r_d_mem|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(7));

-- Location: LCCOMB_X17_Y12_N4
\data_i|rMEM[55][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[55][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[55][7]~feeder_combout\);

-- Location: LCCOMB_X38_Y7_N6
\alu_i|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~2_combout\ = (\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux23~9_combout\ & !\reg_pipeline|r_y_mem|sREG[24]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux28~2_combout\);

-- Location: LCCOMB_X41_Y7_N6
\reg_pipeline|r_y_mem|sREG[2]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~42_combout\ = (\cu_alu|Mux22~7_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & !\cu_alu|Mux23~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~42_combout\);

-- Location: FF_X41_Y16_N21
\regf_i|r2_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(3));

-- Location: FF_X42_Y16_N17
\regf_i|r1_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(3));

-- Location: FF_X41_Y16_N23
\regf_i|r0_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(3));

-- Location: LCCOMB_X41_Y16_N22
\regf_i|Mux91~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux91~0_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(3)) # ((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (((\regf_i|r0_i|sREG\(3) & !\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r1_i|sREG\(3),
	datac => \regf_i|r0_i|sREG\(3),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux91~0_combout\);

-- Location: LCCOMB_X42_Y16_N10
\regf_i|Mux91~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux91~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux91~0_combout\ & ((\regf_i|r3_i|sREG\(3)))) # (!\regf_i|Mux91~0_combout\ & (\regf_i|r2_i|sREG\(3))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux91~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(3),
	datac => \regf_i|r3_i|sREG\(3),
	datad => \regf_i|Mux91~0_combout\,
	combout => \regf_i|Mux91~1_combout\);

-- Location: FF_X41_Y17_N31
\regf_i|r7_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(3));

-- Location: FF_X41_Y17_N17
\regf_i|r5_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(3));

-- Location: FF_X42_Y17_N17
\regf_i|r4_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(3));

-- Location: FF_X42_Y17_N31
\regf_i|r6_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(3));

-- Location: LCCOMB_X42_Y17_N30
\regf_i|Mux91~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux91~2_combout\ = (\sRA2[1]~0_combout\ & (((\regf_i|r6_i|sREG\(3)) # (\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (\regf_i|r4_i|sREG\(3) & ((!\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r4_i|sREG\(3),
	datac => \regf_i|r6_i|sREG\(3),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux91~2_combout\);

-- Location: LCCOMB_X42_Y17_N26
\regf_i|Mux91~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux91~3_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux91~2_combout\ & (\regf_i|r7_i|sREG\(3))) # (!\regf_i|Mux91~2_combout\ & ((\regf_i|r5_i|sREG\(3)))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux91~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(3),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r5_i|sREG\(3),
	datad => \regf_i|Mux91~2_combout\,
	combout => \regf_i|Mux91~3_combout\);

-- Location: LCCOMB_X33_Y10_N22
\reg_pipeline|r_b_alu|sREG[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[3]~1_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux91~3_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux91~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux91~1_combout\,
	datad => \regf_i|Mux91~3_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[3]~1_combout\);

-- Location: LCCOMB_X33_Y10_N20
\reg_pipeline|r_b_alu|sREG[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[3]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[3]~1_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[3]~feeder_combout\);

-- Location: FF_X47_Y12_N5
\reg_pipeline|r_ir_rf|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[3]~74_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(3));

-- Location: LCCOMB_X46_Y16_N12
\cu_rf|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_rf|Mux22~9_combout\ = (\reg_pipeline|r_ir_rf|sREG\(31) & (((\reg_pipeline|r_ir_rf|sREG\(26) & \reg_pipeline|r_ir_rf|sREG\(27))))) # (!\reg_pipeline|r_ir_rf|sREG\(31) & (((!\reg_pipeline|r_ir_rf|sREG\(26) & \reg_pipeline|r_ir_rf|sREG\(27))) # 
-- (!\reg_pipeline|r_ir_rf|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(29),
	datab => \reg_pipeline|r_ir_rf|sREG\(31),
	datac => \reg_pipeline|r_ir_rf|sREG\(26),
	datad => \reg_pipeline|r_ir_rf|sREG\(27),
	combout => \cu_rf|Mux22~9_combout\);

-- Location: LCCOMB_X46_Y16_N26
\cu_rf|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_rf|Mux22~10_combout\ = (\cu_rf|Mux22~9_combout\) # ((\reg_pipeline|r_ir_rf|sREG\(31) & (\reg_pipeline|r_ir_rf|sREG\(30))) # (!\reg_pipeline|r_ir_rf|sREG\(31) & (!\reg_pipeline|r_ir_rf|sREG\(30) & \reg_pipeline|r_ir_rf|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(31),
	datab => \reg_pipeline|r_ir_rf|sREG\(30),
	datac => \reg_pipeline|r_ir_rf|sREG\(29),
	datad => \cu_rf|Mux22~9_combout\,
	combout => \cu_rf|Mux22~10_combout\);

-- Location: LCCOMB_X46_Y16_N30
\cu_rf|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_rf|Mux22~4_combout\ = ((\reg_pipeline|r_ir_rf|sREG\(29) & ((\reg_pipeline|r_ir_rf|sREG\(31)) # (!\reg_pipeline|r_ir_rf|sREG\(26)))) # (!\reg_pipeline|r_ir_rf|sREG\(29) & (!\reg_pipeline|r_ir_rf|sREG\(31)))) # (!\reg_pipeline|r_ir_rf|sREG\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(29),
	datab => \reg_pipeline|r_ir_rf|sREG\(31),
	datac => \reg_pipeline|r_ir_rf|sREG\(26),
	datad => \reg_pipeline|r_ir_rf|sREG\(27),
	combout => \cu_rf|Mux22~4_combout\);

-- Location: LCCOMB_X46_Y16_N24
\cu_rf|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_rf|Mux22~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(30) & ((\cu_rf|Mux22~4_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(30) & (!\reg_pipeline|r_ir_rf|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(31),
	datab => \reg_pipeline|r_ir_rf|sREG\(30),
	datac => \cu_rf|Mux22~4_combout\,
	combout => \cu_rf|Mux22~2_combout\);

-- Location: LCCOMB_X46_Y16_N22
\cu_rf|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_rf|Mux22~8_combout\ = (\reg_pipeline|r_ir_rf|sREG\(28) & (\cu_rf|Mux22~10_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(28) & ((\cu_rf|Mux22~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(28),
	datac => \cu_rf|Mux22~10_combout\,
	datad => \cu_rf|Mux22~2_combout\,
	combout => \cu_rf|Mux22~8_combout\);

-- Location: FF_X33_Y10_N21
\reg_pipeline|r_b_alu|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[3]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(3));

-- Location: LCCOMB_X37_Y8_N14
\cu_alu|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_alu|Mux26~5_combout\ = (\cu_alu|Mux26~3_combout\) # ((\cu_alu|Mux26~0_combout\ & \cu_alu|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux26~0_combout\,
	datac => \cu_alu|Mux26~4_combout\,
	datad => \cu_alu|Mux26~3_combout\,
	combout => \cu_alu|Mux26~5_combout\);

-- Location: LCCOMB_X38_Y8_N24
\reg_pipeline|r_y_mem|sREG[2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~36_combout\ = (!\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux23~9_combout\ & \cu_alu|Mux26~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~36_combout\);

-- Location: LCCOMB_X35_Y7_N22
\alu_i|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~8_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) $ (\reg_pipeline|r_a_alu|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG[2]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	datad => \reg_pipeline|r_a_alu|sREG\(3),
	combout => \alu_i|Mux28~8_combout\);

-- Location: LCCOMB_X38_Y7_N14
\reg_pipeline|r_y_mem|sREG[2]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~47_combout\ = (\cu_alu|Mux22~7_combout\ & ((\cu_alu|Mux25~8_combout\))) # (!\cu_alu|Mux22~7_combout\ & (\cu_alu|Mux27~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~47_combout\);

-- Location: FF_X43_Y16_N15
\regf_i|r2_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~119_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(2));

-- Location: FF_X42_Y16_N31
\regf_i|r3_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~119_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(2));

-- Location: FF_X42_Y16_N25
\regf_i|r1_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~119_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(2));

-- Location: FF_X43_Y16_N29
\regf_i|r0_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~119_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(2));

-- Location: LCCOMB_X43_Y16_N28
\regf_i|Mux92~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux92~0_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(2)) # ((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (((\regf_i|r0_i|sREG\(2) & !\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r1_i|sREG\(2),
	datac => \regf_i|r0_i|sREG\(2),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux92~0_combout\);

-- Location: LCCOMB_X42_Y16_N30
\regf_i|Mux92~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux92~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux92~0_combout\ & ((\regf_i|r3_i|sREG\(2)))) # (!\regf_i|Mux92~0_combout\ & (\regf_i|r2_i|sREG\(2))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(2),
	datac => \regf_i|r3_i|sREG\(2),
	datad => \regf_i|Mux92~0_combout\,
	combout => \regf_i|Mux92~1_combout\);

-- Location: FF_X38_Y12_N19
\regf_i|r5_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~119_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(2));

-- Location: FF_X38_Y15_N13
\regf_i|r4_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~119_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(2));

-- Location: FF_X38_Y15_N19
\regf_i|r6_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~119_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(2));

-- Location: LCCOMB_X38_Y15_N18
\regf_i|Mux92~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux92~2_combout\ = (\sRA2[1]~0_combout\ & (((\regf_i|r6_i|sREG\(2)) # (\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (\regf_i|r4_i|sREG\(2) & ((!\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(2),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r6_i|sREG\(2),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux92~2_combout\);

-- Location: LCCOMB_X38_Y12_N24
\regf_i|Mux92~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux92~3_combout\ = (\regf_i|Mux92~2_combout\ & ((\regf_i|r7_i|sREG\(2)) # ((!\sRA2[0]~1_combout\)))) # (!\regf_i|Mux92~2_combout\ & (((\regf_i|r5_i|sREG\(2) & \sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(2),
	datab => \regf_i|r5_i|sREG\(2),
	datac => \regf_i|Mux92~2_combout\,
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux92~3_combout\);

-- Location: LCCOMB_X37_Y10_N22
\reg_pipeline|r_b_alu|sREG[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[2]~2_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux92~3_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux92~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regf_i|Mux92~1_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux92~3_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[2]~2_combout\);

-- Location: LCCOMB_X37_Y10_N0
\reg_pipeline|r_b_alu|sREG[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[2]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[2]~2_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[2]~feeder_combout\);

-- Location: FF_X47_Y12_N19
\reg_pipeline|r_ir_rf|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[2]~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(2));

-- Location: FF_X37_Y10_N1
\reg_pipeline|r_b_alu|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[2]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(2));

-- Location: LCCOMB_X46_Y12_N22
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout\ = !\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(0)
-- \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT\ = CARRY(!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(0),
	combout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout\,
	cout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT\);

-- Location: FF_X46_Y12_N23
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|ALT_INV_counter_comb_bita1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(0));

-- Location: LCCOMB_X46_Y12_N24
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(1) & (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT\)) # 
-- (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(1) & ((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT\) # (GND)))
-- \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT\ = CARRY((!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(1),
	datad => VCC,
	cin => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT\,
	combout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout\,
	cout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT\);

-- Location: FF_X46_Y12_N25
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|ALT_INV_counter_comb_bita1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_reg_bit\(1));

-- Location: LCCOMB_X46_Y12_N26
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout\ = !\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT\,
	combout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout\);

-- Location: LCCOMB_X46_Y12_N8
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~feeder_combout\ = \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout\,
	combout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~feeder_combout\);

-- Location: FF_X46_Y12_N9
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|dffe4~q\);

-- Location: LCCOMB_X48_Y16_N8
\pc_i|sPC[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC[11]~feeder_combout\ = \pc_i|sPC[11]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pc_i|sPC[11]~0_combout\,
	combout => \pc_i|sPC[11]~feeder_combout\);

-- Location: LCCOMB_X48_Y12_N14
\pc_i|sPC_4[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[8]~12_combout\ = (\pc_i|sPC\(8) & (\pc_i|sPC_4[7]~11\ $ (GND))) # (!\pc_i|sPC\(8) & (!\pc_i|sPC_4[7]~11\ & VCC))
-- \pc_i|sPC_4[8]~13\ = CARRY((\pc_i|sPC\(8) & !\pc_i|sPC_4[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(8),
	datad => VCC,
	cin => \pc_i|sPC_4[7]~11\,
	combout => \pc_i|sPC_4[8]~12_combout\,
	cout => \pc_i|sPC_4[8]~13\);

-- Location: LCCOMB_X49_Y12_N30
\pc_i|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux23~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[8]~12_combout\,
	combout => \pc_i|Mux23~0_combout\);

-- Location: FF_X49_Y12_N31
\pc_i|sPC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux23~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(8));

-- Location: LCCOMB_X48_Y12_N16
\pc_i|sPC_4[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[9]~14_combout\ = (\pc_i|sPC\(9) & (!\pc_i|sPC_4[8]~13\)) # (!\pc_i|sPC\(9) & ((\pc_i|sPC_4[8]~13\) # (GND)))
-- \pc_i|sPC_4[9]~15\ = CARRY((!\pc_i|sPC_4[8]~13\) # (!\pc_i|sPC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(9),
	datad => VCC,
	cin => \pc_i|sPC_4[8]~13\,
	combout => \pc_i|sPC_4[9]~14_combout\,
	cout => \pc_i|sPC_4[9]~15\);

-- Location: LCCOMB_X48_Y12_N0
\pc_i|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux22~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[9]~14_combout\,
	combout => \pc_i|Mux22~0_combout\);

-- Location: FF_X48_Y12_N1
\pc_i|sPC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux22~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(9));

-- Location: LCCOMB_X48_Y12_N18
\pc_i|sPC_4[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[10]~16_combout\ = (\pc_i|sPC\(10) & (\pc_i|sPC_4[9]~15\ $ (GND))) # (!\pc_i|sPC\(10) & (!\pc_i|sPC_4[9]~15\ & VCC))
-- \pc_i|sPC_4[10]~17\ = CARRY((\pc_i|sPC\(10) & !\pc_i|sPC_4[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(10),
	datad => VCC,
	cin => \pc_i|sPC_4[9]~15\,
	combout => \pc_i|sPC_4[10]~16_combout\,
	cout => \pc_i|sPC_4[10]~17\);

-- Location: LCCOMB_X49_Y12_N12
\pc_i|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux21~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[10]~16_combout\,
	combout => \pc_i|Mux21~0_combout\);

-- Location: FF_X49_Y12_N13
\pc_i|sPC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux21~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(10));

-- Location: LCCOMB_X48_Y12_N20
\pc_i|sPC_4[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[11]~18_combout\ = (\pc_i|sPC\(11) & (!\pc_i|sPC_4[10]~17\)) # (!\pc_i|sPC\(11) & ((\pc_i|sPC_4[10]~17\) # (GND)))
-- \pc_i|sPC_4[11]~19\ = CARRY((!\pc_i|sPC_4[10]~17\) # (!\pc_i|sPC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(11),
	datad => VCC,
	cin => \pc_i|sPC_4[10]~17\,
	combout => \pc_i|sPC_4[11]~18_combout\,
	cout => \pc_i|sPC_4[11]~19\);

-- Location: LCCOMB_X48_Y16_N22
\pc_i|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux20~0_combout\ = (\pc_i|sPC_4[11]~18_combout\ & \cu_if|Mux22~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|sPC_4[11]~18_combout\,
	datad => \cu_if|Mux22~0_combout\,
	combout => \pc_i|Mux20~0_combout\);

-- Location: FF_X48_Y16_N9
\pc_i|sPC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|sPC[11]~feeder_combout\,
	asdata => \pc_i|Mux20~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \pc_i|Mux0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(11));

-- Location: LCCOMB_X48_Y12_N22
\pc_i|sPC_4[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[12]~20_combout\ = (\pc_i|sPC\(12) & (\pc_i|sPC_4[11]~19\ $ (GND))) # (!\pc_i|sPC\(12) & (!\pc_i|sPC_4[11]~19\ & VCC))
-- \pc_i|sPC_4[12]~21\ = CARRY((\pc_i|sPC\(12) & !\pc_i|sPC_4[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(12),
	datad => VCC,
	cin => \pc_i|sPC_4[11]~19\,
	combout => \pc_i|sPC_4[12]~20_combout\,
	cout => \pc_i|sPC_4[12]~21\);

-- Location: LCCOMB_X47_Y12_N16
\pc_i|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux19~1_combout\ = (\pc_i|Mux0~13_combout\ & (((\pc_i|sPC_4[12]~20_combout\ & \pc_i|Mux19~0_combout\)))) # (!\pc_i|Mux0~13_combout\ & ((\prog_i|oQ[12]~68_combout\) # ((\pc_i|sPC_4[12]~20_combout\ & \pc_i|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux0~13_combout\,
	datab => \prog_i|oQ[12]~68_combout\,
	datac => \pc_i|sPC_4[12]~20_combout\,
	datad => \pc_i|Mux19~0_combout\,
	combout => \pc_i|Mux19~1_combout\);

-- Location: FF_X47_Y12_N17
\pc_i|sPC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux19~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(12));

-- Location: LCCOMB_X48_Y12_N24
\pc_i|sPC_4[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[13]~22_combout\ = (\pc_i|sPC\(13) & (!\pc_i|sPC_4[12]~21\)) # (!\pc_i|sPC\(13) & ((\pc_i|sPC_4[12]~21\) # (GND)))
-- \pc_i|sPC_4[13]~23\ = CARRY((!\pc_i|sPC_4[12]~21\) # (!\pc_i|sPC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(13),
	datad => VCC,
	cin => \pc_i|sPC_4[12]~21\,
	combout => \pc_i|sPC_4[13]~22_combout\,
	cout => \pc_i|sPC_4[13]~23\);

-- Location: LCCOMB_X47_Y12_N6
\pc_i|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux18~0_combout\ = (\pc_i|Mux0~13_combout\ & (\pc_i|sPC_4[13]~22_combout\ & ((\pc_i|Mux19~0_combout\)))) # (!\pc_i|Mux0~13_combout\ & ((\prog_i|oQ~65_combout\) # ((\pc_i|sPC_4[13]~22_combout\ & \pc_i|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux0~13_combout\,
	datab => \pc_i|sPC_4[13]~22_combout\,
	datac => \prog_i|oQ~65_combout\,
	datad => \pc_i|Mux19~0_combout\,
	combout => \pc_i|Mux18~0_combout\);

-- Location: FF_X47_Y12_N7
\pc_i|sPC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux18~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(13));

-- Location: LCCOMB_X48_Y12_N26
\pc_i|sPC_4[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[14]~24_combout\ = (\pc_i|sPC\(14) & (\pc_i|sPC_4[13]~23\ $ (GND))) # (!\pc_i|sPC\(14) & (!\pc_i|sPC_4[13]~23\ & VCC))
-- \pc_i|sPC_4[14]~25\ = CARRY((\pc_i|sPC\(14) & !\pc_i|sPC_4[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(14),
	datad => VCC,
	cin => \pc_i|sPC_4[13]~23\,
	combout => \pc_i|sPC_4[14]~24_combout\,
	cout => \pc_i|sPC_4[14]~25\);

-- Location: LCCOMB_X49_Y12_N2
\pc_i|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux17~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[14]~24_combout\,
	combout => \pc_i|Mux17~0_combout\);

-- Location: FF_X49_Y12_N3
\pc_i|sPC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux17~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(14));

-- Location: LCCOMB_X48_Y12_N28
\pc_i|sPC_4[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[15]~26_combout\ = (\pc_i|sPC\(15) & (!\pc_i|sPC_4[14]~25\)) # (!\pc_i|sPC\(15) & ((\pc_i|sPC_4[14]~25\) # (GND)))
-- \pc_i|sPC_4[15]~27\ = CARRY((!\pc_i|sPC_4[14]~25\) # (!\pc_i|sPC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(15),
	datad => VCC,
	cin => \pc_i|sPC_4[14]~25\,
	combout => \pc_i|sPC_4[15]~26_combout\,
	cout => \pc_i|sPC_4[15]~27\);

-- Location: LCCOMB_X49_Y12_N4
\pc_i|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux16~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[15]~26_combout\,
	combout => \pc_i|Mux16~0_combout\);

-- Location: FF_X49_Y12_N5
\pc_i|sPC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux16~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(15));

-- Location: LCCOMB_X48_Y12_N30
\pc_i|sPC_4[16]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[16]~28_combout\ = (\pc_i|sPC\(16) & (\pc_i|sPC_4[15]~27\ $ (GND))) # (!\pc_i|sPC\(16) & (!\pc_i|sPC_4[15]~27\ & VCC))
-- \pc_i|sPC_4[16]~29\ = CARRY((\pc_i|sPC\(16) & !\pc_i|sPC_4[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(16),
	datad => VCC,
	cin => \pc_i|sPC_4[15]~27\,
	combout => \pc_i|sPC_4[16]~28_combout\,
	cout => \pc_i|sPC_4[16]~29\);

-- Location: LCCOMB_X49_Y12_N10
\pc_i|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux15~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[16]~28_combout\,
	combout => \pc_i|Mux15~0_combout\);

-- Location: FF_X49_Y12_N11
\pc_i|sPC[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux15~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(16));

-- Location: LCCOMB_X48_Y11_N0
\pc_i|sPC_4[17]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[17]~30_combout\ = (\pc_i|sPC\(17) & (!\pc_i|sPC_4[16]~29\)) # (!\pc_i|sPC\(17) & ((\pc_i|sPC_4[16]~29\) # (GND)))
-- \pc_i|sPC_4[17]~31\ = CARRY((!\pc_i|sPC_4[16]~29\) # (!\pc_i|sPC\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(17),
	datad => VCC,
	cin => \pc_i|sPC_4[16]~29\,
	combout => \pc_i|sPC_4[17]~30_combout\,
	cout => \pc_i|sPC_4[17]~31\);

-- Location: LCCOMB_X49_Y11_N6
\pc_i|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux14~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[17]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~13_combout\,
	datac => \pc_i|sPC_4[17]~30_combout\,
	combout => \pc_i|Mux14~0_combout\);

-- Location: FF_X49_Y11_N7
\pc_i|sPC[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux14~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(17));

-- Location: LCCOMB_X48_Y11_N2
\pc_i|sPC_4[18]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[18]~32_combout\ = (\pc_i|sPC\(18) & (\pc_i|sPC_4[17]~31\ $ (GND))) # (!\pc_i|sPC\(18) & (!\pc_i|sPC_4[17]~31\ & VCC))
-- \pc_i|sPC_4[18]~33\ = CARRY((\pc_i|sPC\(18) & !\pc_i|sPC_4[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(18),
	datad => VCC,
	cin => \pc_i|sPC_4[17]~31\,
	combout => \pc_i|sPC_4[18]~32_combout\,
	cout => \pc_i|sPC_4[18]~33\);

-- Location: LCCOMB_X49_Y11_N4
\pc_i|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux13~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[18]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[18]~32_combout\,
	combout => \pc_i|Mux13~0_combout\);

-- Location: FF_X49_Y11_N5
\pc_i|sPC[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux13~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(18));

-- Location: LCCOMB_X48_Y11_N4
\pc_i|sPC_4[19]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[19]~34_combout\ = (\pc_i|sPC\(19) & (!\pc_i|sPC_4[18]~33\)) # (!\pc_i|sPC\(19) & ((\pc_i|sPC_4[18]~33\) # (GND)))
-- \pc_i|sPC_4[19]~35\ = CARRY((!\pc_i|sPC_4[18]~33\) # (!\pc_i|sPC\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(19),
	datad => VCC,
	cin => \pc_i|sPC_4[18]~33\,
	combout => \pc_i|sPC_4[19]~34_combout\,
	cout => \pc_i|sPC_4[19]~35\);

-- Location: LCCOMB_X49_Y11_N2
\pc_i|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux12~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[19]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~13_combout\,
	datac => \pc_i|sPC_4[19]~34_combout\,
	combout => \pc_i|Mux12~0_combout\);

-- Location: FF_X49_Y11_N3
\pc_i|sPC[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux12~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(19));

-- Location: LCCOMB_X48_Y11_N6
\pc_i|sPC_4[20]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[20]~36_combout\ = (\pc_i|sPC\(20) & (\pc_i|sPC_4[19]~35\ $ (GND))) # (!\pc_i|sPC\(20) & (!\pc_i|sPC_4[19]~35\ & VCC))
-- \pc_i|sPC_4[20]~37\ = CARRY((\pc_i|sPC\(20) & !\pc_i|sPC_4[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(20),
	datad => VCC,
	cin => \pc_i|sPC_4[19]~35\,
	combout => \pc_i|sPC_4[20]~36_combout\,
	cout => \pc_i|sPC_4[20]~37\);

-- Location: LCCOMB_X49_Y11_N24
\pc_i|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux11~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[20]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~13_combout\,
	datac => \pc_i|sPC_4[20]~36_combout\,
	combout => \pc_i|Mux11~0_combout\);

-- Location: FF_X49_Y11_N25
\pc_i|sPC[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux11~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(20));

-- Location: LCCOMB_X48_Y11_N8
\pc_i|sPC_4[21]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[21]~38_combout\ = (\pc_i|sPC\(21) & (!\pc_i|sPC_4[20]~37\)) # (!\pc_i|sPC\(21) & ((\pc_i|sPC_4[20]~37\) # (GND)))
-- \pc_i|sPC_4[21]~39\ = CARRY((!\pc_i|sPC_4[20]~37\) # (!\pc_i|sPC\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(21),
	datad => VCC,
	cin => \pc_i|sPC_4[20]~37\,
	combout => \pc_i|sPC_4[21]~38_combout\,
	cout => \pc_i|sPC_4[21]~39\);

-- Location: LCCOMB_X49_Y11_N30
\pc_i|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux10~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[21]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[21]~38_combout\,
	combout => \pc_i|Mux10~0_combout\);

-- Location: FF_X49_Y11_N31
\pc_i|sPC[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux10~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(21));

-- Location: LCCOMB_X48_Y11_N10
\pc_i|sPC_4[22]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[22]~40_combout\ = (\pc_i|sPC\(22) & (\pc_i|sPC_4[21]~39\ $ (GND))) # (!\pc_i|sPC\(22) & (!\pc_i|sPC_4[21]~39\ & VCC))
-- \pc_i|sPC_4[22]~41\ = CARRY((\pc_i|sPC\(22) & !\pc_i|sPC_4[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(22),
	datad => VCC,
	cin => \pc_i|sPC_4[21]~39\,
	combout => \pc_i|sPC_4[22]~40_combout\,
	cout => \pc_i|sPC_4[22]~41\);

-- Location: LCCOMB_X49_Y11_N16
\pc_i|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux9~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[22]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[22]~40_combout\,
	combout => \pc_i|Mux9~0_combout\);

-- Location: FF_X49_Y11_N17
\pc_i|sPC[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux9~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(22));

-- Location: LCCOMB_X48_Y11_N12
\pc_i|sPC_4[23]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[23]~42_combout\ = (\pc_i|sPC\(23) & (!\pc_i|sPC_4[22]~41\)) # (!\pc_i|sPC\(23) & ((\pc_i|sPC_4[22]~41\) # (GND)))
-- \pc_i|sPC_4[23]~43\ = CARRY((!\pc_i|sPC_4[22]~41\) # (!\pc_i|sPC\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(23),
	datad => VCC,
	cin => \pc_i|sPC_4[22]~41\,
	combout => \pc_i|sPC_4[23]~42_combout\,
	cout => \pc_i|sPC_4[23]~43\);

-- Location: LCCOMB_X47_Y11_N16
\pc_i|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux8~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[23]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~13_combout\,
	datac => \pc_i|sPC_4[23]~42_combout\,
	combout => \pc_i|Mux8~0_combout\);

-- Location: FF_X47_Y11_N17
\pc_i|sPC[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux8~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(23));

-- Location: LCCOMB_X48_Y11_N14
\pc_i|sPC_4[24]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[24]~44_combout\ = (\pc_i|sPC\(24) & (\pc_i|sPC_4[23]~43\ $ (GND))) # (!\pc_i|sPC\(24) & (!\pc_i|sPC_4[23]~43\ & VCC))
-- \pc_i|sPC_4[24]~45\ = CARRY((\pc_i|sPC\(24) & !\pc_i|sPC_4[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(24),
	datad => VCC,
	cin => \pc_i|sPC_4[23]~43\,
	combout => \pc_i|sPC_4[24]~44_combout\,
	cout => \pc_i|sPC_4[24]~45\);

-- Location: LCCOMB_X49_Y11_N18
\pc_i|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux7~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[24]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[24]~44_combout\,
	combout => \pc_i|Mux7~0_combout\);

-- Location: FF_X49_Y11_N19
\pc_i|sPC[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux7~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(24));

-- Location: LCCOMB_X48_Y11_N16
\pc_i|sPC_4[25]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[25]~46_combout\ = (\pc_i|sPC\(25) & (!\pc_i|sPC_4[24]~45\)) # (!\pc_i|sPC\(25) & ((\pc_i|sPC_4[24]~45\) # (GND)))
-- \pc_i|sPC_4[25]~47\ = CARRY((!\pc_i|sPC_4[24]~45\) # (!\pc_i|sPC\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(25),
	datad => VCC,
	cin => \pc_i|sPC_4[24]~45\,
	combout => \pc_i|sPC_4[25]~46_combout\,
	cout => \pc_i|sPC_4[25]~47\);

-- Location: LCCOMB_X49_Y11_N28
\pc_i|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux6~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[25]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~13_combout\,
	datac => \pc_i|sPC_4[25]~46_combout\,
	combout => \pc_i|Mux6~0_combout\);

-- Location: FF_X49_Y11_N29
\pc_i|sPC[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux6~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(25));

-- Location: LCCOMB_X48_Y11_N18
\pc_i|sPC_4[26]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[26]~48_combout\ = (\pc_i|sPC\(26) & (\pc_i|sPC_4[25]~47\ $ (GND))) # (!\pc_i|sPC\(26) & (!\pc_i|sPC_4[25]~47\ & VCC))
-- \pc_i|sPC_4[26]~49\ = CARRY((\pc_i|sPC\(26) & !\pc_i|sPC_4[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(26),
	datad => VCC,
	cin => \pc_i|sPC_4[25]~47\,
	combout => \pc_i|sPC_4[26]~48_combout\,
	cout => \pc_i|sPC_4[26]~49\);

-- Location: LCCOMB_X49_Y11_N22
\pc_i|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux5~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[26]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[26]~48_combout\,
	combout => \pc_i|Mux5~0_combout\);

-- Location: FF_X49_Y11_N23
\pc_i|sPC[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux5~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(26));

-- Location: LCCOMB_X48_Y11_N20
\pc_i|sPC_4[27]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[27]~50_combout\ = (\pc_i|sPC\(27) & (!\pc_i|sPC_4[26]~49\)) # (!\pc_i|sPC\(27) & ((\pc_i|sPC_4[26]~49\) # (GND)))
-- \pc_i|sPC_4[27]~51\ = CARRY((!\pc_i|sPC_4[26]~49\) # (!\pc_i|sPC\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(27),
	datad => VCC,
	cin => \pc_i|sPC_4[26]~49\,
	combout => \pc_i|sPC_4[27]~50_combout\,
	cout => \pc_i|sPC_4[27]~51\);

-- Location: LCCOMB_X49_Y11_N12
\pc_i|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux4~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[27]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[27]~50_combout\,
	combout => \pc_i|Mux4~0_combout\);

-- Location: FF_X49_Y11_N13
\pc_i|sPC[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux4~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(27));

-- Location: LCCOMB_X48_Y11_N22
\pc_i|sPC_4[28]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[28]~52_combout\ = (\pc_i|sPC\(28) & (\pc_i|sPC_4[27]~51\ $ (GND))) # (!\pc_i|sPC\(28) & (!\pc_i|sPC_4[27]~51\ & VCC))
-- \pc_i|sPC_4[28]~53\ = CARRY((\pc_i|sPC\(28) & !\pc_i|sPC_4[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(28),
	datad => VCC,
	cin => \pc_i|sPC_4[27]~51\,
	combout => \pc_i|sPC_4[28]~52_combout\,
	cout => \pc_i|sPC_4[28]~53\);

-- Location: LCCOMB_X49_Y11_N10
\pc_i|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux3~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[28]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[28]~52_combout\,
	combout => \pc_i|Mux3~0_combout\);

-- Location: FF_X49_Y11_N11
\pc_i|sPC[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux3~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(28));

-- Location: LCCOMB_X48_Y11_N24
\pc_i|sPC_4[29]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[29]~54_combout\ = (\pc_i|sPC\(29) & (!\pc_i|sPC_4[28]~53\)) # (!\pc_i|sPC\(29) & ((\pc_i|sPC_4[28]~53\) # (GND)))
-- \pc_i|sPC_4[29]~55\ = CARRY((!\pc_i|sPC_4[28]~53\) # (!\pc_i|sPC\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(29),
	datad => VCC,
	cin => \pc_i|sPC_4[28]~53\,
	combout => \pc_i|sPC_4[29]~54_combout\,
	cout => \pc_i|sPC_4[29]~55\);

-- Location: LCCOMB_X48_Y11_N30
\pc_i|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux2~0_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[29]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|Mux1~13_combout\,
	datad => \pc_i|sPC_4[29]~54_combout\,
	combout => \pc_i|Mux2~0_combout\);

-- Location: FF_X48_Y11_N31
\pc_i|sPC[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux2~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(29));

-- Location: LCCOMB_X48_Y11_N26
\pc_i|sPC_4[30]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[30]~56_combout\ = (\pc_i|sPC\(30) & (\pc_i|sPC_4[29]~55\ $ (GND))) # (!\pc_i|sPC\(30) & (!\pc_i|sPC_4[29]~55\ & VCC))
-- \pc_i|sPC_4[30]~57\ = CARRY((\pc_i|sPC\(30) & !\pc_i|sPC_4[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(30),
	datad => VCC,
	cin => \pc_i|sPC_4[29]~55\,
	combout => \pc_i|sPC_4[30]~56_combout\,
	cout => \pc_i|sPC_4[30]~57\);

-- Location: LCCOMB_X49_Y11_N20
\pc_i|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux1~12_combout\ = (!\pc_i|Mux1~13_combout\ & \pc_i|sPC_4[30]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux1~13_combout\,
	datac => \pc_i|sPC_4[30]~56_combout\,
	combout => \pc_i|Mux1~12_combout\);

-- Location: FF_X49_Y11_N21
\pc_i|sPC[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux1~12_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(30));

-- Location: LCCOMB_X48_Y11_N28
\pc_i|sPC_4[31]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|sPC_4[31]~58_combout\ = \pc_i|sPC_4[30]~57\ $ (\pc_i|sPC\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pc_i|sPC\(31),
	cin => \pc_i|sPC_4[30]~57\,
	combout => \pc_i|sPC_4[31]~58_combout\);

-- Location: LCCOMB_X48_Y13_N24
\pc_i|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux0~12_combout\ = (\pc_i|Mux0~13_combout\ & ((\pc_i|sPC_4[31]~58_combout\) # (!\cu_if|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|Mux0~13_combout\,
	datac => \cu_if|Mux22~0_combout\,
	datad => \pc_i|sPC_4[31]~58_combout\,
	combout => \pc_i|Mux0~12_combout\);

-- Location: FF_X48_Y13_N25
\pc_i|sPC[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux0~12_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(31));

-- Location: LCCOMB_X46_Y12_N28
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\ = !\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\);

-- Location: FF_X46_Y12_N29
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: LCCOMB_X48_Y16_N20
\cu_if|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_if|Mux23~4_combout\ = (\cu_if|Mux19~2_combout\ & (\cu_if|Mux23~3_combout\ & ((!\prog_i|oQ[31]~29_combout\) # (!\cu_if|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_if|Mux20~1_combout\,
	datab => \prog_i|oQ[31]~29_combout\,
	datac => \cu_if|Mux19~2_combout\,
	datad => \cu_if|Mux23~3_combout\,
	combout => \cu_if|Mux23~4_combout\);

-- Location: LCCOMB_X47_Y13_N14
\pc_i|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux30~2_combout\ = (!\pc_i|sPC\(4) & (\prog_i|Equal36~0_combout\ & (\pc_i|sPC\(3) & !\cu_if|Mux23~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(4),
	datab => \prog_i|Equal36~0_combout\,
	datac => \pc_i|sPC\(3),
	datad => \cu_if|Mux23~4_combout\,
	combout => \pc_i|Mux30~2_combout\);

-- Location: FF_X47_Y13_N15
\pc_i|sPC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux30~2_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \pc_i|Mux1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(1));

-- Location: LCCOMB_X47_Y13_N18
\prog_i|oQ[0]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[0]~72_combout\ = (!\pc_i|sPC\(4) & ((\pc_i|sPC\(5) & (\pc_i|sPC\(3) & !\pc_i|sPC\(2))) # (!\pc_i|sPC\(5) & ((\pc_i|sPC\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(5),
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(3),
	datad => \pc_i|sPC\(2),
	combout => \prog_i|oQ[0]~72_combout\);

-- Location: LCCOMB_X47_Y13_N4
\pc_i|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pc_i|Mux31~0_combout\ = (!\pc_i|sPC\(7) & (\prog_i|oQ[0]~72_combout\ & (!\pc_i|sPC\(6) & !\cu_if|Mux23~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datab => \prog_i|oQ[0]~72_combout\,
	datac => \pc_i|sPC\(6),
	datad => \cu_if|Mux23~4_combout\,
	combout => \pc_i|Mux31~0_combout\);

-- Location: FF_X47_Y13_N5
\pc_i|sPC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \pc_i|Mux31~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \pc_i|Mux1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_i|sPC\(0));

-- Location: M9K_X45_Y12_N0
\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_rf|altshift_taps:sREG_rtl_0|shift_taps_3vl:auto_generated|altsyncram_eca1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 2,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 1,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1,
	port_b_logical_ram_depth => 2,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \iCLK~inputclkctrl_outclk\,
	clr0 => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|ALT_INV_dffe4~q\,
	portadatain => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTADATAIN_bus\,
	portaaddr => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTAADDR_bus\,
	portbaddr => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y13_N18
\cu_wb|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_wb|Mux23~10_combout\ = (\reg_pipeline|r_ir_wb|sREG\(31) & (((!\reg_pipeline|r_ir_wb|sREG\(26)) # (!\reg_pipeline|r_ir_wb|sREG\(28))) # (!\reg_pipeline|r_ir_wb|sREG\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_wb|sREG\(31),
	datab => \reg_pipeline|r_ir_wb|sREG\(27),
	datac => \reg_pipeline|r_ir_wb|sREG\(28),
	datad => \reg_pipeline|r_ir_wb|sREG\(26),
	combout => \cu_wb|Mux23~10_combout\);

-- Location: FF_X43_Y17_N29
\regf_i|r5_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux30~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(1));

-- Location: FF_X42_Y17_N21
\regf_i|r4_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux30~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(1));

-- Location: FF_X43_Y17_N19
\regf_i|r6_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux30~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(1));

-- Location: LCCOMB_X43_Y17_N18
\regf_i|Mux93~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux93~2_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(1)))) # (!\sRA2[1]~0_combout\ & (\regf_i|r4_i|sREG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r4_i|sREG\(1),
	datac => \regf_i|r6_i|sREG\(1),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux93~2_combout\);

-- Location: LCCOMB_X43_Y17_N8
\regf_i|Mux93~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux93~3_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux93~2_combout\ & ((\regf_i|r7_i|sREG\(1)))) # (!\regf_i|Mux93~2_combout\ & (\regf_i|r5_i|sREG\(1))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux93~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(1),
	datac => \regf_i|r7_i|sREG\(1),
	datad => \regf_i|Mux93~2_combout\,
	combout => \regf_i|Mux93~3_combout\);

-- Location: FF_X43_Y16_N27
\regf_i|r2_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux30~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(1));

-- Location: FF_X46_Y14_N7
\regf_i|r3_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux30~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(1));

-- Location: FF_X42_Y16_N29
\regf_i|r1_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux30~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(1));

-- Location: FF_X43_Y16_N17
\regf_i|r0_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux30~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(1));

-- Location: LCCOMB_X43_Y16_N16
\regf_i|Mux93~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux93~0_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & (\regf_i|r1_i|sREG\(1))) # (!\sRA2[0]~1_combout\ & ((\regf_i|r0_i|sREG\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r1_i|sREG\(1),
	datac => \regf_i|r0_i|sREG\(1),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux93~0_combout\);

-- Location: LCCOMB_X46_Y14_N6
\regf_i|Mux93~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux93~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux93~0_combout\ & ((\regf_i|r3_i|sREG\(1)))) # (!\regf_i|Mux93~0_combout\ & (\regf_i|r2_i|sREG\(1))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(1),
	datac => \regf_i|r3_i|sREG\(1),
	datad => \regf_i|Mux93~0_combout\,
	combout => \regf_i|Mux93~1_combout\);

-- Location: LCCOMB_X46_Y14_N16
\reg_pipeline|r_b_alu|sREG[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[1]~3_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux93~3_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux93~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux93~3_combout\,
	datad => \regf_i|Mux93~1_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[1]~3_combout\);

-- Location: LCCOMB_X43_Y8_N2
\reg_pipeline|r_b_alu|sREG[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[1]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[1]~3_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[1]~feeder_combout\);

-- Location: LCCOMB_X47_Y13_N30
\prog_i|oQ[1]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[1]~76_combout\ = (!\pc_i|sPC\(4) & (\pc_i|sPC\(3) & \prog_i|Equal36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_i|sPC\(4),
	datac => \pc_i|sPC\(3),
	datad => \prog_i|Equal36~0_combout\,
	combout => \prog_i|oQ[1]~76_combout\);

-- Location: FF_X47_Y13_N31
\reg_pipeline|r_ir_rf|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[1]~76_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(1));

-- Location: FF_X43_Y8_N3
\reg_pipeline|r_b_alu|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[1]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(1));

-- Location: LCCOMB_X41_Y5_N14
\alu_i|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~9_combout\ = ((\cu_alu|Mux25~8_combout\ & ((\reg_pipeline|r_b_alu|sREG\(1)) # (!\cu_alu|Mux26~5_combout\)))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux25~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux30~9_combout\);

-- Location: LCCOMB_X41_Y5_N12
\alu_i|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~8_combout\ = (\reg_pipeline|r_a_alu|sREG\(1) & ((\cu_alu|Mux26~5_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1))))) # (!\reg_pipeline|r_a_alu|sREG\(1) & (\cu_alu|Mux27~8_combout\ & ((\cu_alu|Mux26~5_combout\) # 
-- (!\reg_pipeline|r_b_alu|sREG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(1),
	datab => \cu_alu|Mux26~5_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \cu_alu|Mux27~8_combout\,
	combout => \alu_i|Mux30~8_combout\);

-- Location: LCCOMB_X41_Y5_N16
\alu_i|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~10_combout\ = (\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux30~9_combout\) # (\alu_i|Mux30~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux30~9_combout\,
	datad => \alu_i|Mux30~8_combout\,
	combout => \alu_i|Mux30~10_combout\);

-- Location: LCCOMB_X43_Y8_N0
\reg_pipeline|r_b_alu|sREG[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[0]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[0]~0_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[0]~feeder_combout\);

-- Location: LCCOMB_X47_Y13_N8
\prog_i|oQ[0]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \prog_i|oQ[0]~73_combout\ = (!\pc_i|sPC\(7) & (!\pc_i|sPC\(6) & \prog_i|oQ[0]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_i|sPC\(7),
	datac => \pc_i|sPC\(6),
	datad => \prog_i|oQ[0]~72_combout\,
	combout => \prog_i|oQ[0]~73_combout\);

-- Location: FF_X47_Y13_N9
\reg_pipeline|r_ir_rf|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \prog_i|oQ[0]~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(0));

-- Location: FF_X43_Y8_N1
\reg_pipeline|r_b_alu|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[0]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(0));

-- Location: LCCOMB_X42_Y10_N0
\alu_i|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~0_combout\ = (\reg_pipeline|r_a_alu|sREG\(0) & (\reg_pipeline|r_b_alu|sREG\(0) $ (VCC))) # (!\reg_pipeline|r_a_alu|sREG\(0) & (\reg_pipeline|r_b_alu|sREG\(0) & VCC))
-- \alu_i|Add0~1\ = CARRY((\reg_pipeline|r_a_alu|sREG\(0) & \reg_pipeline|r_b_alu|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(0),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datad => VCC,
	combout => \alu_i|Add0~0_combout\,
	cout => \alu_i|Add0~1\);

-- Location: LCCOMB_X42_Y10_N2
\alu_i|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(1) & (\alu_i|Add0~1\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(1) & (!\alu_i|Add0~1\)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(1) & 
-- (!\alu_i|Add0~1\)) # (!\reg_pipeline|r_a_alu|sREG\(1) & ((\alu_i|Add0~1\) # (GND)))))
-- \alu_i|Add0~3\ = CARRY((\reg_pipeline|r_b_alu|sREG\(1) & (!\reg_pipeline|r_a_alu|sREG\(1) & !\alu_i|Add0~1\)) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((!\alu_i|Add0~1\) # (!\reg_pipeline|r_a_alu|sREG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(1),
	datad => VCC,
	cin => \alu_i|Add0~1\,
	combout => \alu_i|Add0~2_combout\,
	cout => \alu_i|Add0~3\);

-- Location: LCCOMB_X41_Y10_N0
\alu_i|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~0_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(0) $ (VCC))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(0)) # (GND)))
-- \alu_i|Add1~1\ = CARRY((\reg_pipeline|r_a_alu|sREG\(0)) # (!\reg_pipeline|r_b_alu|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_a_alu|sREG\(0),
	datad => VCC,
	combout => \alu_i|Add1~0_combout\,
	cout => \alu_i|Add1~1\);

-- Location: LCCOMB_X41_Y10_N2
\alu_i|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~2_combout\ = (\reg_pipeline|r_a_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(1) & (!\alu_i|Add1~1\)) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\alu_i|Add1~1\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(1) & 
-- ((\alu_i|Add1~1\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (!\alu_i|Add1~1\))))
-- \alu_i|Add1~3\ = CARRY((\reg_pipeline|r_a_alu|sREG\(1) & (\reg_pipeline|r_b_alu|sREG\(1) & !\alu_i|Add1~1\)) # (!\reg_pipeline|r_a_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(1)) # (!\alu_i|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datad => VCC,
	cin => \alu_i|Add1~1\,
	combout => \alu_i|Add1~2_combout\,
	cout => \alu_i|Add1~3\);

-- Location: LCCOMB_X42_Y6_N22
\alu_i|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~11_combout\ = (\cu_alu|Mux23~9_combout\ & (\cu_alu|Mux27~8_combout\)) # (!\cu_alu|Mux23~9_combout\ & ((\cu_alu|Mux27~8_combout\ & ((\alu_i|Add1~2_combout\))) # (!\cu_alu|Mux27~8_combout\ & (\alu_i|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \alu_i|Add0~2_combout\,
	datad => \alu_i|Add1~2_combout\,
	combout => \alu_i|Mux30~11_combout\);

-- Location: LCCOMB_X42_Y4_N26
\alu_i|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~12_combout\ = (\cu_alu|Mux24~8_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\alu_i|Mux30~11_combout\) # (\cu_alu|Mux23~9_combout\))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((!\cu_alu|Mux23~9_combout\) # 
-- (!\alu_i|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \alu_i|Mux30~11_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \cu_alu|Mux24~8_combout\,
	combout => \alu_i|Mux30~12_combout\);

-- Location: LCCOMB_X41_Y5_N28
\alu_i|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~0_combout\ = \reg_pipeline|r_b_alu|sREG\(1) $ (\reg_pipeline|r_a_alu|sREG\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(1),
	combout => \alu_i|Equal0~0_combout\);

-- Location: LCCOMB_X44_Y13_N2
\Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a29\ $ (VCC)
-- \Add0~1\ = CARRY(\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a29\,
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X44_Y13_N4
\Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a28\ & (!\Add0~1\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a28\ & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a28\,
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X44_Y13_N6
\Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a27\ & (\Add0~3\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a27\ & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a27\ & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a27\,
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X44_Y13_N8
\Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a26\ & (!\Add0~5\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a26\ & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a26\,
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X44_Y13_N10
\Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a25\ & (\Add0~7\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a25\ & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a25\ & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a25\,
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X44_Y13_N12
\Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a24\ & (!\Add0~9\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a24\ & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a24\,
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X44_Y13_N14
\Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a23\ & (\Add0~11\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a23\ & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a23\ & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a23\,
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X44_Y13_N16
\Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a22\ & (!\Add0~13\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a22\ & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a22\,
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X44_Y13_N18
\Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a21\ & (\Add0~15\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a21\ & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a21\ & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a21\,
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X44_Y13_N20
\Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a20\ & (!\Add0~17\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a20\ & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a20\,
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X44_Y13_N22
\Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a19\ & (\Add0~19\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a19\ & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a19\ & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a19\,
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X44_Y13_N24
\Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a18\ & (!\Add0~21\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a18\ & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a18\,
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X44_Y13_N26
\Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a17\ & (\Add0~23\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a17\ & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a17\ & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a17\,
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X44_Y13_N28
\Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a16\ & (!\Add0~25\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a16\ & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a16\,
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X44_Y13_N30
\Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a15\ & (\Add0~27\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a15\ & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a15\ & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a15\,
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X44_Y12_N0
\Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a14\ & (!\Add0~29\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a14\ & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a14\,
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCCOMB_X44_Y12_N2
\Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a13\ & (\Add0~31\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a13\ & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a13\ & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a13\,
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X44_Y12_N4
\Add0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a12\ & (!\Add0~33\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a12\ & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a12\,
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: LCCOMB_X44_Y12_N6
\Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a11\ & (\Add0~35\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a11\ & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a11\ & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a11\,
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCCOMB_X44_Y12_N8
\Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a10\ & (!\Add0~37\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a10\ & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a10\,
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X44_Y12_N10
\Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a9\ & (\Add0~39\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a9\ & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a9\ & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a9\,
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: LCCOMB_X44_Y12_N12
\Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a8\ & (!\Add0~41\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a8\ & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a8\,
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X44_Y12_N14
\Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a7\ & (\Add0~43\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a7\ & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a7\ & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a7\,
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: LCCOMB_X44_Y12_N16
\Add0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a6\ & (!\Add0~45\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a6\ & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a6\,
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: LCCOMB_X44_Y12_N18
\Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a5\ & (\Add0~47\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a5\ & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a5\ & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a5\,
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X44_Y12_N20
\Add0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a4\ & (!\Add0~49\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a4\ & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a4\,
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: LCCOMB_X44_Y12_N22
\Add0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a3\ & (\Add0~51\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a3\ & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a3\ & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a3\,
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: LCCOMB_X44_Y12_N24
\Add0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a2\ & (!\Add0~53\)) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a2\ & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a2\,
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: LCCOMB_X44_Y12_N26
\Add0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a1\ & (\Add0~55\ $ (GND))) # (!\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a1\ & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a1\ & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a1\,
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: LCCOMB_X44_Y12_N28
\Add0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = \Add0~57\ $ (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout\,
	cin => \Add0~57\,
	combout => \Add0~58_combout\);

-- Location: FF_X42_Y15_N19
\regf_i|r5_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(31));

-- Location: FF_X39_Y15_N9
\regf_i|r7_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(31));

-- Location: FF_X38_Y15_N9
\regf_i|r6_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(31));

-- Location: FF_X38_Y15_N23
\regf_i|r4_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(31));

-- Location: LCCOMB_X38_Y15_N22
\regf_i|Mux63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux63~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(31))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(31),
	datac => \regf_i|r4_i|sREG\(31),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux63~0_combout\);

-- Location: LCCOMB_X39_Y15_N8
\regf_i|Mux63~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux63~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux63~0_combout\ & ((\regf_i|r7_i|sREG\(31)))) # (!\regf_i|Mux63~0_combout\ & (\regf_i|r5_i|sREG\(31))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(31),
	datac => \regf_i|r7_i|sREG\(31),
	datad => \regf_i|Mux63~0_combout\,
	combout => \regf_i|Mux63~1_combout\);

-- Location: FF_X41_Y12_N31
\regf_i|r3_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(31));

-- Location: FF_X41_Y15_N25
\regf_i|r1_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(31));

-- Location: LCCOMB_X41_Y15_N24
\regf_i|Mux63~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux63~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(31)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(31) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(31),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(31),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux63~2_combout\);

-- Location: FF_X41_Y14_N19
\regf_i|r2_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(31));

-- Location: LCCOMB_X41_Y14_N8
\regf_i|Mux63~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux63~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux63~2_combout\ & (\regf_i|r3_i|sREG\(31))) # (!\regf_i|Mux63~2_combout\ & ((\regf_i|r2_i|sREG\(31)))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r3_i|sREG\(31),
	datac => \regf_i|Mux63~2_combout\,
	datad => \regf_i|r2_i|sREG\(31),
	combout => \regf_i|Mux63~3_combout\);

-- Location: LCCOMB_X39_Y14_N30
\regf_i|Mux63~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux63~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux63~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux63~1_combout\,
	datad => \regf_i|Mux63~3_combout\,
	combout => \regf_i|Mux63~4_combout\);

-- Location: FF_X39_Y14_N31
\reg_pipeline|r_d_alu|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux63~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(31));

-- Location: LCCOMB_X36_Y15_N22
\reg_pipeline|r_d_mem|sREG[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[31]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(31),
	combout => \reg_pipeline|r_d_mem|sREG[31]~feeder_combout\);

-- Location: FF_X36_Y15_N23
\reg_pipeline|r_d_mem|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(31));

-- Location: LCCOMB_X28_Y13_N6
\cu_mem|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux23~2_combout\ = (!\cu_mem|Mux21~3_combout\ & !\cu_mem|Mux19~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cu_mem|Mux21~3_combout\,
	datad => \cu_mem|Mux19~3_combout\,
	combout => \cu_mem|Mux23~2_combout\);

-- Location: LCCOMB_X28_Y13_N16
\cu_mem|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \cu_mem|Mux23~3_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux20~3_combout\ & (!\cu_mem|Mux18~1_combout\ & \cu_mem|Mux23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datab => \cu_mem|Mux20~3_combout\,
	datac => \cu_mem|Mux18~1_combout\,
	datad => \cu_mem|Mux23~2_combout\,
	combout => \cu_mem|Mux23~3_combout\);

-- Location: LCCOMB_X30_Y13_N22
\data_i|Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~14_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & \cu_mem|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \cu_mem|Mux23~3_combout\,
	combout => \data_i|Decoder0~14_combout\);

-- Location: LCCOMB_X30_Y13_N10
\data_i|Decoder0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~70_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~14_combout\ & \reg_pipeline|r_y_mem|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|Decoder0~70_combout\);

-- Location: FF_X26_Y15_N7
\data_i|rMEM[60][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][31]~q\);

-- Location: LCCOMB_X28_Y11_N22
\data_i|Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~2_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\cu_mem|Mux23~3_combout\ & \reg_pipeline|r_y_mem|sREG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \cu_mem|Mux23~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|Decoder0~2_combout\);

-- Location: LCCOMB_X24_Y11_N8
\data_i|Decoder0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~68_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~68_combout\);

-- Location: FF_X30_Y15_N15
\data_i|rMEM[62][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][31]~q\);

-- Location: LCCOMB_X29_Y11_N2
\data_i|Decoder0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~37_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~37_combout\);

-- Location: FF_X31_Y14_N19
\data_i|rMEM[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][31]~q\);

-- Location: LCCOMB_X30_Y13_N8
\data_i|Decoder0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~38_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~14_combout\ & \reg_pipeline|r_y_mem|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|Decoder0~38_combout\);

-- Location: FF_X31_Y14_N1
\data_i|rMEM[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][31]~q\);

-- Location: LCCOMB_X31_Y14_N0
\data_i|oRD[31]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~137_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[30][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[28][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[28][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[31]~137_combout\);

-- Location: LCCOMB_X30_Y15_N14
\data_i|oRD[31]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~138_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~137_combout\ & ((\data_i|rMEM[62][31]~q\))) # (!\data_i|oRD[31]~137_combout\ & (\data_i|rMEM[60][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[62][31]~q\,
	datad => \data_i|oRD[31]~137_combout\,
	combout => \data_i|oRD[31]~138_combout\);

-- Location: LCCOMB_X29_Y16_N20
\data_i|Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~8_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & \cu_mem|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \cu_mem|Mux23~3_combout\,
	combout => \data_i|Decoder0~8_combout\);

-- Location: LCCOMB_X30_Y16_N4
\data_i|Decoder0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~69_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7) & \data_i|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|Decoder0~8_combout\,
	combout => \data_i|Decoder0~69_combout\);

-- Location: FF_X27_Y8_N13
\data_i|rMEM[61][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][31]~q\);

-- Location: LCCOMB_X27_Y11_N22
\data_i|Decoder0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~71_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~71_combout\);

-- Location: FF_X27_Y8_N23
\data_i|rMEM[63][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][31]~q\);

-- Location: LCCOMB_X27_Y11_N10
\data_i|Decoder0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~39_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~39_combout\);

-- Location: FF_X32_Y17_N15
\data_i|rMEM[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][31]~q\);

-- Location: LCCOMB_X29_Y16_N24
\data_i|Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~36_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~8_combout\,
	combout => \data_i|Decoder0~36_combout\);

-- Location: FF_X33_Y13_N31
\data_i|rMEM[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][31]~q\);

-- Location: LCCOMB_X33_Y13_N30
\data_i|oRD[31]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~144_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[31][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[29][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[31][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[29][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[31]~144_combout\);

-- Location: LCCOMB_X27_Y8_N22
\data_i|oRD[31]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~145_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~144_combout\ & ((\data_i|rMEM[63][31]~q\))) # (!\data_i|oRD[31]~144_combout\ & (\data_i|rMEM[61][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[61][31]~q\,
	datac => \data_i|rMEM[63][31]~q\,
	datad => \data_i|oRD[31]~144_combout\,
	combout => \data_i|oRD[31]~145_combout\);

-- Location: LCCOMB_X28_Y13_N18
\data_i|Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~12_combout\ = (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & \cu_mem|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \cu_mem|Mux23~3_combout\,
	combout => \data_i|Decoder0~12_combout\);

-- Location: LCCOMB_X28_Y13_N24
\data_i|Decoder0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~58_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~58_combout\);

-- Location: FF_X28_Y11_N29
\data_i|rMEM[56][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][31]~q\);

-- Location: LCCOMB_X28_Y11_N16
\data_i|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~0_combout\ = (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\cu_mem|Mux23~3_combout\ & \reg_pipeline|r_y_mem|sREG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \cu_mem|Mux23~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|Decoder0~0_combout\);

-- Location: LCCOMB_X28_Y11_N8
\data_i|Decoder0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~57_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~0_combout\,
	combout => \data_i|Decoder0~57_combout\);

-- Location: FF_X28_Y11_N27
\data_i|rMEM[58][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][31]~q\);

-- Location: LCCOMB_X34_Y11_N28
\data_i|rMEM[26][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[26][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[26][31]~feeder_combout\);

-- Location: LCCOMB_X28_Y11_N24
\data_i|Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~24_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~0_combout\,
	combout => \data_i|Decoder0~24_combout\);

-- Location: FF_X34_Y11_N29
\data_i|rMEM[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[26][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][31]~q\);

-- Location: LCCOMB_X28_Y13_N28
\data_i|Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~26_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~26_combout\);

-- Location: FF_X31_Y11_N27
\data_i|rMEM[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][31]~q\);

-- Location: LCCOMB_X31_Y11_N26
\data_i|oRD[31]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~141_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[26][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[24][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[24][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[31]~141_combout\);

-- Location: LCCOMB_X28_Y11_N26
\data_i|oRD[31]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~142_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~141_combout\ & ((\data_i|rMEM[58][31]~q\))) # (!\data_i|oRD[31]~141_combout\ & (\data_i|rMEM[56][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[56][31]~q\,
	datac => \data_i|rMEM[58][31]~q\,
	datad => \data_i|oRD[31]~141_combout\,
	combout => \data_i|oRD[31]~142_combout\);

-- Location: LCCOMB_X19_Y10_N8
\data_i|rMEM[57][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[57][31]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N20
\data_i|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~6_combout\ = (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(2) & \cu_mem|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \cu_mem|Mux23~3_combout\,
	combout => \data_i|Decoder0~6_combout\);

-- Location: LCCOMB_X29_Y10_N30
\data_i|Decoder0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~56_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~6_combout\,
	combout => \data_i|Decoder0~56_combout\);

-- Location: FF_X19_Y10_N9
\data_i|rMEM[57][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][31]~q\);

-- Location: LCCOMB_X29_Y16_N18
\data_i|Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~18_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(3) & \cu_mem|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \cu_mem|Mux23~3_combout\,
	combout => \data_i|Decoder0~18_combout\);

-- Location: LCCOMB_X29_Y16_N26
\data_i|Decoder0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~59_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~59_combout\);

-- Location: FF_X28_Y10_N1
\data_i|rMEM[59][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][31]~q\);

-- Location: LCCOMB_X31_Y9_N16
\data_i|rMEM[27][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[27][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[27][31]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N0
\data_i|Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~27_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~27_combout\);

-- Location: FF_X31_Y9_N17
\data_i|rMEM[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[27][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][31]~q\);

-- Location: LCCOMB_X30_Y13_N24
\data_i|Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~25_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~6_combout\,
	combout => \data_i|Decoder0~25_combout\);

-- Location: FF_X33_Y13_N25
\data_i|rMEM[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][31]~q\);

-- Location: LCCOMB_X33_Y13_N24
\data_i|oRD[31]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~139_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[27][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[25][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[25][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[31]~139_combout\);

-- Location: LCCOMB_X28_Y10_N0
\data_i|oRD[31]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~140_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~139_combout\ & ((\data_i|rMEM[59][31]~q\))) # (!\data_i|oRD[31]~139_combout\ & (\data_i|rMEM[57][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][31]~q\,
	datac => \data_i|rMEM[59][31]~q\,
	datad => \data_i|oRD[31]~139_combout\,
	combout => \data_i|oRD[31]~140_combout\);

-- Location: LCCOMB_X28_Y11_N0
\data_i|oRD[31]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~143_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[31]~140_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[31]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[31]~142_combout\,
	datad => \data_i|oRD[31]~140_combout\,
	combout => \data_i|oRD[31]~143_combout\);

-- Location: LCCOMB_X28_Y11_N30
\data_i|oRD[31]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~146_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[31]~143_combout\ & ((\data_i|oRD[31]~145_combout\))) # (!\data_i|oRD[31]~143_combout\ & (\data_i|oRD[31]~138_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[31]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[31]~138_combout\,
	datac => \data_i|oRD[31]~145_combout\,
	datad => \data_i|oRD[31]~143_combout\,
	combout => \data_i|oRD[31]~146_combout\);

-- Location: LCCOMB_X27_Y11_N20
\data_i|Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~31_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~31_combout\);

-- Location: FF_X24_Y6_N17
\data_i|rMEM[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][31]~q\);

-- Location: LCCOMB_X29_Y16_N10
\data_i|Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~35_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~35_combout\);

-- Location: FF_X21_Y6_N25
\data_i|rMEM[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][31]~q\);

-- Location: LCCOMB_X21_Y6_N24
\data_i|oRD[31]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~113_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][31]~q\,
	datac => \data_i|rMEM[19][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[31]~113_combout\);

-- Location: FF_X24_Y6_N27
\data_i|rMEM[55][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][31]~q\);

-- Location: LCCOMB_X29_Y16_N14
\data_i|Decoder0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~67_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~67_combout\);

-- Location: FF_X25_Y10_N21
\data_i|rMEM[51][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][31]~q\);

-- Location: LCCOMB_X24_Y6_N26
\data_i|oRD[31]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~114_combout\ = (\data_i|oRD[31]~113_combout\ & (((\data_i|rMEM[55][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7)))) # (!\data_i|oRD[31]~113_combout\ & (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[51][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[31]~113_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[55][31]~q\,
	datad => \data_i|rMEM[51][31]~q\,
	combout => \data_i|oRD[31]~114_combout\);

-- Location: LCCOMB_X29_Y16_N8
\data_i|Decoder0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~61_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~8_combout\,
	combout => \data_i|Decoder0~61_combout\);

-- Location: FF_X20_Y12_N13
\data_i|rMEM[53][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][31]~q\);

-- Location: LCCOMB_X30_Y10_N8
\data_i|Decoder0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~64_combout\ = (!\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & \data_i|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|Decoder0~6_combout\,
	combout => \data_i|Decoder0~64_combout\);

-- Location: FF_X20_Y12_N15
\data_i|rMEM[49][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][31]~q\);

-- Location: LCCOMB_X30_Y8_N14
\data_i|Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~28_combout\ = (!\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|Decoder0~8_combout\ & !\reg_pipeline|r_y_mem|sREG\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|Decoder0~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|Decoder0~28_combout\);

-- Location: FF_X20_Y10_N9
\data_i|rMEM[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][31]~q\);

-- Location: LCCOMB_X30_Y13_N30
\data_i|Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~33_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~6_combout\,
	combout => \data_i|Decoder0~33_combout\);

-- Location: FF_X20_Y10_N3
\data_i|rMEM[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][31]~q\);

-- Location: LCCOMB_X20_Y10_N2
\data_i|oRD[31]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~106_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][31]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][31]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[31]~106_combout\);

-- Location: LCCOMB_X20_Y12_N14
\data_i|oRD[31]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~107_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~106_combout\ & (\data_i|rMEM[53][31]~q\)) # (!\data_i|oRD[31]~106_combout\ & ((\data_i|rMEM[49][31]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[49][31]~q\,
	datad => \data_i|oRD[31]~106_combout\,
	combout => \data_i|oRD[31]~107_combout\);

-- Location: LCCOMB_X28_Y11_N14
\data_i|Decoder0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~65_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~0_combout\,
	combout => \data_i|Decoder0~65_combout\);

-- Location: FF_X22_Y12_N5
\data_i|rMEM[50][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][31]~q\);

-- Location: LCCOMB_X24_Y11_N22
\data_i|Decoder0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~60_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~60_combout\);

-- Location: FF_X22_Y12_N31
\data_i|rMEM[54][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][31]~q\);

-- Location: LCCOMB_X27_Y7_N30
\data_i|Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~29_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(7) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~29_combout\);

-- Location: FF_X17_Y10_N13
\data_i|rMEM[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][31]~q\);

-- Location: LCCOMB_X28_Y11_N10
\data_i|Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~32_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~0_combout\,
	combout => \data_i|Decoder0~32_combout\);

-- Location: FF_X17_Y10_N19
\data_i|rMEM[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][31]~q\);

-- Location: LCCOMB_X17_Y10_N18
\data_i|oRD[31]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~108_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[22][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[18][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[18][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[31]~108_combout\);

-- Location: LCCOMB_X22_Y12_N30
\data_i|oRD[31]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~109_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~108_combout\ & ((\data_i|rMEM[54][31]~q\))) # (!\data_i|oRD[31]~108_combout\ & (\data_i|rMEM[50][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[50][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[54][31]~q\,
	datad => \data_i|oRD[31]~108_combout\,
	combout => \data_i|oRD[31]~109_combout\);

-- Location: LCCOMB_X28_Y13_N2
\data_i|Decoder0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~66_combout\ = (!\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~66_combout\);

-- Location: FF_X26_Y12_N29
\data_i|rMEM[48][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][31]~q\);

-- Location: LCCOMB_X30_Y13_N28
\data_i|Decoder0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~62_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~14_combout\ & !\reg_pipeline|r_y_mem|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|Decoder0~62_combout\);

-- Location: FF_X26_Y12_N31
\data_i|rMEM[52][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][31]~q\);

-- Location: LCCOMB_X34_Y10_N6
\data_i|Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~30_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(7) & \data_i|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|Decoder0~14_combout\,
	combout => \data_i|Decoder0~30_combout\);

-- Location: FF_X34_Y8_N9
\data_i|rMEM[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][31]~q\);

-- Location: LCCOMB_X28_Y13_N30
\data_i|Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~34_combout\ = (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~34_combout\);

-- Location: FF_X34_Y8_N23
\data_i|rMEM[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][31]~q\);

-- Location: LCCOMB_X34_Y8_N22
\data_i|oRD[31]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~110_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[20][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[16][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[31]~110_combout\);

-- Location: LCCOMB_X26_Y12_N30
\data_i|oRD[31]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~111_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~110_combout\ & ((\data_i|rMEM[52][31]~q\))) # (!\data_i|oRD[31]~110_combout\ & (\data_i|rMEM[48][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[48][31]~q\,
	datac => \data_i|rMEM[52][31]~q\,
	datad => \data_i|oRD[31]~110_combout\,
	combout => \data_i|oRD[31]~111_combout\);

-- Location: LCCOMB_X24_Y11_N12
\data_i|oRD[31]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~112_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[31]~109_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|oRD[31]~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[31]~109_combout\,
	datad => \data_i|oRD[31]~111_combout\,
	combout => \data_i|oRD[31]~112_combout\);

-- Location: LCCOMB_X24_Y11_N30
\data_i|oRD[31]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~115_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[31]~112_combout\ & (\data_i|oRD[31]~114_combout\)) # (!\data_i|oRD[31]~112_combout\ & ((\data_i|oRD[31]~107_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[31]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[31]~114_combout\,
	datac => \data_i|oRD[31]~107_combout\,
	datad => \data_i|oRD[31]~112_combout\,
	combout => \data_i|oRD[31]~115_combout\);

-- Location: LCCOMB_X29_Y11_N20
\data_i|Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~1_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~0_combout\ & !\reg_pipeline|r_y_mem|sREG\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~0_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|Decoder0~1_combout\);

-- Location: FF_X27_Y15_N11
\data_i|rMEM[42][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][31]~q\);

-- Location: FF_X27_Y15_N5
\data_i|rMEM[43][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][31]~q\);

-- Location: LCCOMB_X29_Y16_N12
\data_i|Decoder0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~43_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~43_combout\);

-- Location: FF_X25_Y16_N9
\data_i|rMEM[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][31]~q\);

-- Location: LCCOMB_X28_Y11_N2
\data_i|Decoder0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~51_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~0_combout\,
	combout => \data_i|Decoder0~51_combout\);

-- Location: FF_X27_Y16_N1
\data_i|rMEM[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][31]~q\);

-- Location: LCCOMB_X27_Y16_N0
\data_i|oRD[31]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~116_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[11][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[10][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[10][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[31]~116_combout\);

-- Location: LCCOMB_X27_Y15_N4
\data_i|oRD[31]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~117_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~116_combout\ & ((\data_i|rMEM[43][31]~q\))) # (!\data_i|oRD[31]~116_combout\ & (\data_i|rMEM[42][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[42][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[43][31]~q\,
	datad => \data_i|oRD[31]~116_combout\,
	combout => \data_i|oRD[31]~117_combout\);

-- Location: LCCOMB_X19_Y16_N16
\data_i|rMEM[15][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[15][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[15][31]~feeder_combout\);

-- Location: LCCOMB_X27_Y11_N26
\data_i|Decoder0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~55_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~55_combout\);

-- Location: FF_X19_Y16_N17
\data_i|rMEM[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[15][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][31]~q\);

-- Location: LCCOMB_X28_Y11_N18
\data_i|Decoder0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~47_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~47_combout\);

-- Location: FF_X19_Y12_N21
\data_i|rMEM[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][31]~q\);

-- Location: LCCOMB_X19_Y12_N20
\data_i|oRD[31]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~123_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][31]~q\,
	datac => \data_i|rMEM[14][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[31]~123_combout\);

-- Location: LCCOMB_X27_Y11_N14
\data_i|Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~23_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~23_combout\);

-- Location: FF_X20_Y11_N7
\data_i|rMEM[47][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][31]~q\);

-- Location: LCCOMB_X25_Y11_N6
\data_i|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~5_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~5_combout\);

-- Location: FF_X20_Y11_N21
\data_i|rMEM[46][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][31]~q\);

-- Location: LCCOMB_X20_Y11_N6
\data_i|oRD[31]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~124_combout\ = (\data_i|oRD[31]~123_combout\ & (((\data_i|rMEM[47][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7)))) # (!\data_i|oRD[31]~123_combout\ & (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[46][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[31]~123_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[47][31]~q\,
	datad => \data_i|rMEM[46][31]~q\,
	combout => \data_i|oRD[31]~124_combout\);

-- Location: LCCOMB_X30_Y13_N2
\data_i|Decoder0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~17_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~14_combout\ & \reg_pipeline|r_y_mem|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|Decoder0~17_combout\);

-- Location: FF_X32_Y11_N9
\data_i|rMEM[44][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][31]~q\);

-- Location: LCCOMB_X30_Y17_N26
\data_i|Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~11_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & \data_i|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|Decoder0~8_combout\,
	combout => \data_i|Decoder0~11_combout\);

-- Location: FF_X32_Y11_N19
\data_i|rMEM[45][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][31]~q\);

-- Location: LCCOMB_X32_Y7_N24
\data_i|rMEM[13][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[13][31]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N22
\data_i|Decoder0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~52_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~8_combout\,
	combout => \data_i|Decoder0~52_combout\);

-- Location: FF_X32_Y7_N25
\data_i|rMEM[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][31]~q\);

-- Location: LCCOMB_X30_Y13_N12
\data_i|Decoder0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~44_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~14_combout\ & \reg_pipeline|r_y_mem|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|Decoder0~44_combout\);

-- Location: FF_X35_Y11_N31
\data_i|rMEM[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][31]~q\);

-- Location: LCCOMB_X35_Y11_N30
\data_i|oRD[31]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~118_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[13][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[12][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[13][31]~q\,
	datac => \data_i|rMEM[12][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[31]~118_combout\);

-- Location: LCCOMB_X32_Y11_N18
\data_i|oRD[31]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~119_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~118_combout\ & ((\data_i|rMEM[45][31]~q\))) # (!\data_i|oRD[31]~118_combout\ & (\data_i|rMEM[44][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][31]~q\,
	datac => \data_i|rMEM[45][31]~q\,
	datad => \data_i|oRD[31]~118_combout\,
	combout => \data_i|oRD[31]~119_combout\);

-- Location: LCCOMB_X28_Y13_N20
\data_i|Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~13_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~13_combout\);

-- Location: FF_X24_Y15_N1
\data_i|rMEM[40][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][31]~q\);

-- Location: LCCOMB_X30_Y13_N26
\data_i|Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~7_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~6_combout\,
	combout => \data_i|Decoder0~7_combout\);

-- Location: FF_X24_Y15_N31
\data_i|rMEM[41][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][31]~q\);

-- Location: LCCOMB_X34_Y15_N20
\data_i|rMEM[9][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[9][31]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N12
\data_i|Decoder0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~40_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~6_combout\ & !\reg_pipeline|r_y_mem|sREG\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~6_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|Decoder0~40_combout\);

-- Location: FF_X34_Y15_N21
\data_i|rMEM[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][31]~q\);

-- Location: LCCOMB_X28_Y13_N12
\data_i|Decoder0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~48_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~48_combout\);

-- Location: FF_X35_Y11_N21
\data_i|rMEM[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][31]~q\);

-- Location: LCCOMB_X35_Y11_N20
\data_i|oRD[31]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~120_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[9][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[9][31]~q\,
	datac => \data_i|rMEM[8][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[31]~120_combout\);

-- Location: LCCOMB_X24_Y15_N30
\data_i|oRD[31]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~121_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~120_combout\ & ((\data_i|rMEM[41][31]~q\))) # (!\data_i|oRD[31]~120_combout\ & (\data_i|rMEM[40][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[40][31]~q\,
	datac => \data_i|rMEM[41][31]~q\,
	datad => \data_i|oRD[31]~120_combout\,
	combout => \data_i|oRD[31]~121_combout\);

-- Location: LCCOMB_X24_Y11_N24
\data_i|oRD[31]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~122_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[31]~119_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[31]~121_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[31]~119_combout\,
	datad => \data_i|oRD[31]~121_combout\,
	combout => \data_i|oRD[31]~122_combout\);

-- Location: LCCOMB_X24_Y11_N26
\data_i|oRD[31]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~125_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[31]~122_combout\ & ((\data_i|oRD[31]~124_combout\))) # (!\data_i|oRD[31]~122_combout\ & (\data_i|oRD[31]~117_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[31]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[31]~117_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[31]~124_combout\,
	datad => \data_i|oRD[31]~122_combout\,
	combout => \data_i|oRD[31]~125_combout\);

-- Location: LCCOMB_X24_Y5_N18
\data_i|rMEM[37][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[37][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[37][31]~feeder_combout\);

-- Location: LCCOMB_X28_Y11_N6
\data_i|Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~9_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~8_combout\,
	combout => \data_i|Decoder0~9_combout\);

-- Location: FF_X24_Y5_N19
\data_i|rMEM[37][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[37][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][31]~q\);

-- Location: LCCOMB_X27_Y11_N8
\data_i|Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~21_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~21_combout\);

-- Location: FF_X24_Y5_N21
\data_i|rMEM[39][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][31]~q\);

-- Location: LCCOMB_X27_Y11_N16
\data_i|Decoder0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~53_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~53_combout\);

-- Location: FF_X28_Y5_N11
\data_i|rMEM[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][31]~q\);

-- Location: LCCOMB_X29_Y16_N16
\data_i|Decoder0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~54_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~8_combout\,
	combout => \data_i|Decoder0~54_combout\);

-- Location: FF_X27_Y5_N9
\data_i|rMEM[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][31]~q\);

-- Location: LCCOMB_X27_Y5_N8
\data_i|oRD[31]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~133_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[7][31]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[5][31]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[7][31]~q\,
	datac => \data_i|rMEM[5][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[31]~133_combout\);

-- Location: LCCOMB_X24_Y5_N20
\data_i|oRD[31]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~134_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~133_combout\ & ((\data_i|rMEM[39][31]~q\))) # (!\data_i|oRD[31]~133_combout\ & (\data_i|rMEM[37][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[37][31]~q\,
	datac => \data_i|rMEM[39][31]~q\,
	datad => \data_i|oRD[31]~133_combout\,
	combout => \data_i|oRD[31]~134_combout\);

-- Location: LCCOMB_X30_Y13_N0
\data_i|Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~15_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~14_combout\ & !\reg_pipeline|r_y_mem|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|Decoder0~15_combout\);

-- Location: FF_X21_Y7_N1
\data_i|rMEM[36][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][31]~q\);

-- Location: LCCOMB_X21_Y10_N10
\data_i|Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~3_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~3_combout\);

-- Location: FF_X22_Y7_N5
\data_i|rMEM[38][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][31]~q\);

-- Location: LCCOMB_X28_Y11_N12
\data_i|Decoder0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~45_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~2_combout\,
	combout => \data_i|Decoder0~45_combout\);

-- Location: FF_X34_Y7_N11
\data_i|rMEM[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][31]~q\);

-- Location: LCCOMB_X30_Y13_N14
\data_i|Decoder0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~46_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|Decoder0~14_combout\ & !\reg_pipeline|r_y_mem|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|Decoder0~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|Decoder0~46_combout\);

-- Location: FF_X34_Y7_N25
\data_i|rMEM[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][31]~q\);

-- Location: LCCOMB_X34_Y7_N24
\data_i|oRD[31]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~126_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[6][31]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[4][31]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[4][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[31]~126_combout\);

-- Location: LCCOMB_X22_Y7_N4
\data_i|oRD[31]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~127_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~126_combout\ & ((\data_i|rMEM[38][31]~q\))) # (!\data_i|oRD[31]~126_combout\ & (\data_i|rMEM[36][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[38][31]~q\,
	datad => \data_i|oRD[31]~126_combout\,
	combout => \data_i|oRD[31]~127_combout\);

-- Location: LCCOMB_X26_Y13_N16
\data_i|rMEM[33][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[33][31]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(31),
	combout => \data_i|rMEM[33][31]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N4
\data_i|Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~10_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~6_combout\,
	combout => \data_i|Decoder0~10_combout\);

-- Location: FF_X26_Y13_N17
\data_i|rMEM[33][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[33][31]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][31]~q\);

-- Location: LCCOMB_X29_Y16_N2
\data_i|Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~22_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~22_combout\);

-- Location: FF_X24_Y13_N21
\data_i|rMEM[35][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][31]~q\);

-- Location: LCCOMB_X29_Y16_N30
\data_i|Decoder0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~41_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~41_combout\);

-- Location: FF_X20_Y13_N5
\data_i|rMEM[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][31]~q\);

-- Location: LCCOMB_X30_Y13_N18
\data_i|Decoder0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~42_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~6_combout\,
	combout => \data_i|Decoder0~42_combout\);

-- Location: FF_X20_Y13_N19
\data_i|rMEM[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][31]~q\);

-- Location: LCCOMB_X20_Y13_N18
\data_i|oRD[31]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~128_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][31]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][31]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[3][31]~q\,
	datac => \data_i|rMEM[1][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[31]~128_combout\);

-- Location: LCCOMB_X24_Y13_N20
\data_i|oRD[31]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~129_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~128_combout\ & ((\data_i|rMEM[35][31]~q\))) # (!\data_i|oRD[31]~128_combout\ & (\data_i|rMEM[33][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][31]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][31]~q\,
	datad => \data_i|oRD[31]~128_combout\,
	combout => \data_i|oRD[31]~129_combout\);

-- Location: LCCOMB_X28_Y13_N22
\data_i|Decoder0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~16_combout\ = (!\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~16_combout\);

-- Location: FF_X19_Y11_N9
\data_i|rMEM[32][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][31]~q\);

-- Location: LCCOMB_X28_Y11_N20
\data_i|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~4_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~0_combout\,
	combout => \data_i|Decoder0~4_combout\);

-- Location: FF_X19_Y11_N27
\data_i|rMEM[34][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][31]~q\);

-- Location: LCCOMB_X28_Y11_N4
\data_i|Decoder0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~49_combout\ = (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~0_combout\,
	combout => \data_i|Decoder0~49_combout\);

-- Location: FF_X22_Y9_N13
\data_i|rMEM[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][31]~q\);

-- Location: LCCOMB_X28_Y13_N26
\data_i|Decoder0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~50_combout\ = (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & \data_i|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|Decoder0~12_combout\,
	combout => \data_i|Decoder0~50_combout\);

-- Location: FF_X22_Y9_N27
\data_i|rMEM[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][31]~q\);

-- Location: LCCOMB_X22_Y9_N26
\data_i|oRD[31]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~130_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[2][31]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[0][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[2][31]~q\,
	datac => \data_i|rMEM[0][31]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[31]~130_combout\);

-- Location: LCCOMB_X19_Y11_N26
\data_i|oRD[31]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~131_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[31]~130_combout\ & ((\data_i|rMEM[34][31]~q\))) # (!\data_i|oRD[31]~130_combout\ & (\data_i|rMEM[32][31]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[31]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[32][31]~q\,
	datac => \data_i|rMEM[34][31]~q\,
	datad => \data_i|oRD[31]~130_combout\,
	combout => \data_i|oRD[31]~131_combout\);

-- Location: LCCOMB_X24_Y11_N28
\data_i|oRD[31]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~132_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[31]~129_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[31]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[31]~129_combout\,
	datad => \data_i|oRD[31]~131_combout\,
	combout => \data_i|oRD[31]~132_combout\);

-- Location: LCCOMB_X24_Y11_N2
\data_i|oRD[31]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~135_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[31]~132_combout\ & (\data_i|oRD[31]~134_combout\)) # (!\data_i|oRD[31]~132_combout\ & ((\data_i|oRD[31]~127_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[31]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[31]~134_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[31]~127_combout\,
	datad => \data_i|oRD[31]~132_combout\,
	combout => \data_i|oRD[31]~135_combout\);

-- Location: LCCOMB_X24_Y11_N16
\data_i|oRD[31]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~136_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|oRD[31]~125_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[31]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[31]~125_combout\,
	datad => \data_i|oRD[31]~135_combout\,
	combout => \data_i|oRD[31]~136_combout\);

-- Location: LCCOMB_X24_Y11_N18
\data_i|oRD[31]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~147_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[31]~136_combout\ & (\data_i|oRD[31]~146_combout\)) # (!\data_i|oRD[31]~136_combout\ & ((\data_i|oRD[31]~115_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[31]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[31]~146_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[31]~115_combout\,
	datad => \data_i|oRD[31]~136_combout\,
	combout => \data_i|oRD[31]~147_combout\);

-- Location: LCCOMB_X33_Y11_N4
\data_i|oRD[31]~1409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[31]~1409_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[31]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[31]~147_combout\,
	combout => \data_i|oRD[31]~1409_combout\);

-- Location: FF_X33_Y11_N5
\reg_pipeline|r_d_wb|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[31]~1409_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(31));

-- Location: LCCOMB_X41_Y5_N0
\alu_i|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~4_combout\ = (!\reg_pipeline|r_b_alu|sREG\(4) & (!\reg_pipeline|r_b_alu|sREG\(1) & (!\reg_pipeline|r_b_alu|sREG\(2) & !\reg_pipeline|r_b_alu|sREG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \alu_i|Mux1~4_combout\);

-- Location: LCCOMB_X41_Y5_N8
\reg_pipeline|r_y_mem|sREG[30]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[30]~74_combout\ = (!\cu_alu|Mux27~8_combout\ & (!\cu_alu|Mux25~8_combout\ & \cu_alu|Mux22~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[30]~74_combout\);

-- Location: LCCOMB_X41_Y5_N18
\reg_pipeline|r_y_mem|sREG[30]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[30]~75_combout\ = (\cu_alu|Mux24~8_combout\ & (((\cu_alu|Mux26~5_combout\) # (!\cu_alu|Mux23~9_combout\)))) # (!\cu_alu|Mux24~8_combout\ & (!\cu_alu|Mux23~9_combout\ & ((\reg_pipeline|r_b_alu|sREG\(0)) # 
-- (\cu_alu|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \cu_alu|Mux24~8_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[30]~75_combout\);

-- Location: LCCOMB_X41_Y5_N24
\reg_pipeline|r_y_mem|sREG[30]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[30]~76_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~74_combout\ & ((\cu_alu|Mux23~9_combout\ & ((\reg_pipeline|r_y_mem|sREG[30]~75_combout\))) # (!\cu_alu|Mux23~9_combout\ & (\alu_i|Mux1~4_combout\ & 
-- !\reg_pipeline|r_y_mem|sREG[30]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux1~4_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[30]~74_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[30]~75_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[30]~76_combout\);

-- Location: LCCOMB_X42_Y4_N16
\reg_pipeline|r_y_mem|sREG[30]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[30]~78_combout\ = (\cu_alu|Mux23~9_combout\ & (!\cu_alu|Mux25~8_combout\ & \cu_alu|Mux24~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \cu_alu|Mux24~8_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[30]~78_combout\);

-- Location: LCCOMB_X42_Y4_N12
\alu_i|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~0_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~78_combout\ & ((\cu_alu|Mux26~5_combout\) # (!\cu_alu|Mux22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux26~5_combout\,
	datac => \cu_alu|Mux22~7_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[30]~78_combout\,
	combout => \alu_i|Mux0~0_combout\);

-- Location: LCCOMB_X39_Y14_N12
\s_i_b_alu[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[31]~0_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux63~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux63~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \regf_i|Mux63~1_combout\,
	datad => \regf_i|Mux63~3_combout\,
	combout => \s_i_b_alu[31]~0_combout\);

-- Location: FF_X39_Y14_N13
\reg_pipeline|r_b_alu|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[31]~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(31));

-- Location: LCCOMB_X42_Y4_N30
\reg_pipeline|r_y_mem|sREG[30]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[30]~77_combout\ = (\cu_alu|Mux24~8_combout\ & ((\cu_alu|Mux27~8_combout\) # ((\cu_alu|Mux25~8_combout\) # (!\cu_alu|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \cu_alu|Mux24~8_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[30]~77_combout\);

-- Location: LCCOMB_X41_Y7_N18
\alu_i|sOutput~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sOutput~1_combout\ = (\reg_pipeline|r_a_alu|sREG\(31)) # (\reg_pipeline|r_b_alu|sREG\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(31),
	datad => \reg_pipeline|r_b_alu|sREG\(31),
	combout => \alu_i|sOutput~1_combout\);

-- Location: LCCOMB_X42_Y4_N2
\reg_pipeline|r_y_mem|sREG[30]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[30]~79_combout\ = (!\reg_pipeline|r_y_mem|sREG[30]~78_combout\ & (((\cu_alu|Mux22~7_combout\ & \reg_pipeline|r_y_mem|sREG[2]~36_combout\)) # (!\reg_pipeline|r_y_mem|sREG[30]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[30]~78_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[30]~77_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[30]~79_combout\);

-- Location: LCCOMB_X39_Y7_N22
\reg_pipeline|r_y_mem|sREG[29]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[29]~85_combout\ = (\cu_alu|Mux22~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~36_combout\) # (!\cu_alu|Mux25~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux25~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[29]~85_combout\);

-- Location: LCCOMB_X42_Y11_N12
\alu_i|Equal0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~24_combout\ = \reg_pipeline|r_a_alu|sREG\(31) $ (\reg_pipeline|r_b_alu|sREG\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(31),
	datad => \reg_pipeline|r_b_alu|sREG\(31),
	combout => \alu_i|Equal0~24_combout\);

-- Location: LCCOMB_X38_Y7_N8
\alu_i|sSRA_s4[31]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[31]~15_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & (!\reg_pipeline|r_b_alu|sREG\(3) & !\reg_pipeline|r_a_alu|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \reg_pipeline|r_a_alu|sREG\(31),
	combout => \alu_i|sSRA_s4[31]~15_combout\);

-- Location: LCCOMB_X38_Y7_N30
\alu_i|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # (((\cu_alu|Mux23~9_combout\) # (!\cu_alu|Mux27~8_combout\)) # (!\alu_i|sSRA_s4[31]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \alu_i|sSRA_s4[31]~15_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \alu_i|Mux0~5_combout\);

-- Location: LCCOMB_X37_Y7_N8
\alu_i|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~5_combout\ = ((\reg_pipeline|r_ir_alu|sREG\(26)) # (!\reg_pipeline|r_ir_alu|sREG\(27))) # (!\reg_pipeline|r_ir_alu|sREG\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datac => \reg_pipeline|r_ir_alu|sREG\(27),
	datad => \reg_pipeline|r_ir_alu|sREG\(26),
	combout => \alu_i|Mux31~5_combout\);

-- Location: LCCOMB_X37_Y7_N26
\alu_i|Mux31~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~46_combout\ = ((\alu_i|Mux31~5_combout\) # ((!\reg_pipeline|r_ir_alu|sREG\(29)) # (!\reg_pipeline|r_ir_alu|sREG\(31)))) # (!\reg_pipeline|r_ir_alu|sREG\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(30),
	datab => \alu_i|Mux31~5_combout\,
	datac => \reg_pipeline|r_ir_alu|sREG\(31),
	datad => \reg_pipeline|r_ir_alu|sREG\(29),
	combout => \alu_i|Mux31~46_combout\);

-- Location: LCCOMB_X38_Y7_N0
\alu_i|Mux31~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~25_combout\ = (\alu_i|Mux31~46_combout\ & (!\cu_alu|Mux23~9_combout\ & (!\cu_alu|Mux27~8_combout\ & !\cu_alu|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~46_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~3_combout\,
	combout => \alu_i|Mux31~25_combout\);

-- Location: LCCOMB_X42_Y5_N12
\alu_i|sSHL_s4[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[2]~2_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & !\reg_pipeline|r_b_alu|sREG\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \alu_i|sSHL_s4[2]~2_combout\);

-- Location: LCCOMB_X41_Y5_N6
\alu_i|sSHR_s4[31]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[31]~21_combout\ = (\reg_pipeline|r_a_alu|sREG\(31) & (\alu_i|sSHL_s4[2]~2_combout\ & (!\reg_pipeline|r_b_alu|sREG\(1) & !\reg_pipeline|r_b_alu|sREG\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(31),
	datab => \alu_i|sSHL_s4[2]~2_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_b_alu|sREG\(0),
	combout => \alu_i|sSHR_s4[31]~21_combout\);

-- Location: LCCOMB_X41_Y5_N26
\alu_i|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~1_combout\ = (\cu_alu|Mux23~9_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(4) & \alu_i|sSHR_s4[31]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|sSHR_s4[31]~21_combout\,
	combout => \alu_i|Mux0~1_combout\);

-- Location: LCCOMB_X41_Y7_N24
\alu_i|sSHL_s2[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[3]~2_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(2)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(3),
	datad => \reg_pipeline|r_a_alu|sREG\(2),
	combout => \alu_i|sSHL_s2[3]~2_combout\);

-- Location: LCCOMB_X43_Y10_N16
\alu_i|sSHL_s1[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s1[1]~0_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(0)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(0),
	combout => \alu_i|sSHL_s1[1]~0_combout\);

-- Location: LCCOMB_X41_Y7_N4
\alu_i|sSHL_s2[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[3]~10_combout\ = (\alu_i|sSHL_s2[3]~2_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHL_s1[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHL_s2[3]~2_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \alu_i|sSHL_s1[1]~0_combout\,
	combout => \alu_i|sSHL_s2[3]~10_combout\);

-- Location: LCCOMB_X44_Y14_N18
\regf_i|Mux55~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux55~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(7))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(7),
	datac => \regf_i|r0_i|sREG\(7),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux55~2_combout\);

-- Location: LCCOMB_X43_Y14_N6
\regf_i|Mux55~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux55~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux55~2_combout\ & (\regf_i|r3_i|sREG\(7))) # (!\regf_i|Mux55~2_combout\ & ((\regf_i|r2_i|sREG\(7)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(7),
	datac => \regf_i|r2_i|sREG\(7),
	datad => \regf_i|Mux55~2_combout\,
	combout => \regf_i|Mux55~3_combout\);

-- Location: FF_X42_Y15_N13
\regf_i|r7_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~109_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(7));

-- Location: LCCOMB_X38_Y15_N4
\regf_i|r6_i|sREG[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|r6_i|sREG[7]~feeder_combout\ = \Add0~109_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~109_combout\,
	combout => \regf_i|r6_i|sREG[7]~feeder_combout\);

-- Location: FF_X38_Y15_N5
\regf_i|r6_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|r6_i|sREG[7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(7));

-- Location: FF_X43_Y15_N25
\regf_i|r4_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~109_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(7));

-- Location: LCCOMB_X43_Y15_N6
\regf_i|Mux55~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux55~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r6_i|sREG\(7))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- ((\regf_i|r4_i|sREG\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(7),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \reg_pipeline|r_ir_rf|sREG\(17),
	datad => \regf_i|r4_i|sREG\(7),
	combout => \regf_i|Mux55~0_combout\);

-- Location: LCCOMB_X42_Y15_N14
\regf_i|Mux55~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux55~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux55~0_combout\ & (\regf_i|r7_i|sREG\(7))) # (!\regf_i|Mux55~0_combout\ & ((\regf_i|r5_i|sREG\(7)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(7),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(7),
	datad => \regf_i|Mux55~0_combout\,
	combout => \regf_i|Mux55~1_combout\);

-- Location: LCCOMB_X43_Y9_N10
\regf_i|Mux55~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux55~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux55~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux55~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux55~3_combout\,
	datad => \regf_i|Mux55~1_combout\,
	combout => \regf_i|Mux55~4_combout\);

-- Location: FF_X43_Y9_N11
\reg_pipeline|r_a_alu|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux55~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(7));

-- Location: FF_X36_Y13_N17
\regf_i|r7_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(5));

-- Location: FF_X39_Y17_N29
\regf_i|r5_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(5));

-- Location: FF_X42_Y17_N15
\regf_i|r6_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(5));

-- Location: FF_X42_Y17_N1
\regf_i|r4_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(5));

-- Location: LCCOMB_X42_Y17_N0
\regf_i|Mux57~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux57~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r6_i|sREG\(5))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- ((\regf_i|r4_i|sREG\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r6_i|sREG\(5),
	datac => \regf_i|r4_i|sREG\(5),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux57~0_combout\);

-- Location: LCCOMB_X39_Y17_N28
\regf_i|Mux57~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux57~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux57~0_combout\ & (\regf_i|r7_i|sREG\(5))) # (!\regf_i|Mux57~0_combout\ & ((\regf_i|r5_i|sREG\(5)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(5),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(5),
	datad => \regf_i|Mux57~0_combout\,
	combout => \regf_i|Mux57~1_combout\);

-- Location: FF_X42_Y16_N23
\regf_i|r3_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(5));

-- Location: FF_X42_Y16_N13
\regf_i|r1_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(5));

-- Location: FF_X43_Y16_N25
\regf_i|r0_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(5));

-- Location: LCCOMB_X42_Y16_N12
\regf_i|Mux57~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux57~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(5))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(5),
	datad => \regf_i|r0_i|sREG\(5),
	combout => \regf_i|Mux57~2_combout\);

-- Location: LCCOMB_X43_Y16_N30
\regf_i|Mux57~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux57~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux57~2_combout\ & (\regf_i|r3_i|sREG\(5))) # (!\regf_i|Mux57~2_combout\ & ((\regf_i|r2_i|sREG\(5)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(5),
	datac => \regf_i|r2_i|sREG\(5),
	datad => \regf_i|Mux57~2_combout\,
	combout => \regf_i|Mux57~3_combout\);

-- Location: LCCOMB_X43_Y10_N22
\regf_i|Mux57~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux57~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux57~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux57~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datab => \regf_i|Mux57~1_combout\,
	datad => \regf_i|Mux57~3_combout\,
	combout => \regf_i|Mux57~4_combout\);

-- Location: FF_X43_Y10_N23
\reg_pipeline|r_a_alu|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux57~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(5));

-- Location: LCCOMB_X42_Y6_N26
\alu_i|sSHL_s2[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[7]~11_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(5)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(7),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(5),
	combout => \alu_i|sSHL_s2[7]~11_combout\);

-- Location: FF_X43_Y15_N21
\regf_i|r6_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(6));

-- Location: FF_X43_Y15_N15
\regf_i|r4_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(6));

-- Location: LCCOMB_X43_Y15_N14
\regf_i|Mux88~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux88~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(6)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(6) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r6_i|sREG\(6),
	datac => \regf_i|r4_i|sREG\(6),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux88~0_combout\);

-- Location: FF_X43_Y13_N29
\regf_i|r5_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(6));

-- Location: LCCOMB_X43_Y13_N2
\regf_i|Mux88~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux88~1_combout\ = (\regf_i|Mux88~0_combout\ & (((\regf_i|r7_i|sREG\(6))) # (!\sRA2[0]~1_combout\))) # (!\regf_i|Mux88~0_combout\ & (\sRA2[0]~1_combout\ & ((\regf_i|r5_i|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux88~0_combout\,
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(6),
	datad => \regf_i|r5_i|sREG\(6),
	combout => \regf_i|Mux88~1_combout\);

-- Location: FF_X41_Y13_N3
\regf_i|r3_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(6));

-- Location: FF_X43_Y14_N23
\regf_i|r2_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(6));

-- Location: FF_X44_Y14_N7
\regf_i|r0_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(6));

-- Location: FF_X44_Y14_N29
\regf_i|r1_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(6));

-- Location: LCCOMB_X44_Y14_N28
\regf_i|Mux88~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux88~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(6)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(6),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r1_i|sREG\(6),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux88~2_combout\);

-- Location: LCCOMB_X43_Y14_N24
\regf_i|Mux88~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux88~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux88~2_combout\ & (\regf_i|r3_i|sREG\(6))) # (!\regf_i|Mux88~2_combout\ & ((\regf_i|r2_i|sREG\(6)))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux88~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r3_i|sREG\(6),
	datac => \regf_i|r2_i|sREG\(6),
	datad => \regf_i|Mux88~2_combout\,
	combout => \regf_i|Mux88~3_combout\);

-- Location: LCCOMB_X42_Y11_N26
\regf_i|Mux88~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux88~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux88~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux88~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux88~1_combout\,
	datad => \regf_i|Mux88~3_combout\,
	combout => \regf_i|Mux88~4_combout\);

-- Location: FF_X42_Y11_N27
\reg_pipeline|r_d_alu|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux88~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(6));

-- Location: LCCOMB_X36_Y11_N6
\reg_pipeline|r_d_mem|sREG[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[6]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(6),
	combout => \reg_pipeline|r_d_mem|sREG[6]~feeder_combout\);

-- Location: FF_X36_Y11_N7
\reg_pipeline|r_d_mem|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(6));

-- Location: FF_X27_Y6_N1
\data_i|rMEM[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][6]~q\);

-- Location: FF_X28_Y8_N11
\data_i|rMEM[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][6]~q\);

-- Location: LCCOMB_X32_Y6_N24
\data_i|rMEM[29][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[29][6]~feeder_combout\);

-- Location: FF_X32_Y6_N25
\data_i|rMEM[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][6]~q\);

-- Location: FF_X30_Y6_N7
\data_i|rMEM[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][6]~q\);

-- Location: LCCOMB_X30_Y6_N6
\data_i|oRD[6]~1163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1163_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[29][6]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[21][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[29][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[21][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[6]~1163_combout\);

-- Location: LCCOMB_X28_Y8_N10
\data_i|oRD[6]~1164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1164_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[6]~1163_combout\ & ((\data_i|rMEM[31][6]~q\))) # (!\data_i|oRD[6]~1163_combout\ & (\data_i|rMEM[23][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[6]~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[23][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[31][6]~q\,
	datad => \data_i|oRD[6]~1163_combout\,
	combout => \data_i|oRD[6]~1164_combout\);

-- Location: LCCOMB_X21_Y6_N12
\data_i|rMEM[19][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[19][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[19][6]~feeder_combout\);

-- Location: FF_X21_Y6_N13
\data_i|rMEM[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[19][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][6]~q\);

-- Location: FF_X28_Y8_N25
\data_i|rMEM[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][6]~q\);

-- Location: FF_X33_Y8_N19
\data_i|rMEM[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][6]~q\);

-- Location: FF_X33_Y8_N29
\data_i|rMEM[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][6]~q\);

-- Location: LCCOMB_X33_Y8_N28
\data_i|oRD[6]~1158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1158_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[25][6]~q\) # ((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[17][6]~q\ & !\reg_pipeline|r_y_mem|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[25][6]~q\,
	datac => \data_i|rMEM[17][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[6]~1158_combout\);

-- Location: LCCOMB_X28_Y8_N24
\data_i|oRD[6]~1159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1159_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[6]~1158_combout\ & ((\data_i|rMEM[27][6]~q\))) # (!\data_i|oRD[6]~1158_combout\ & (\data_i|rMEM[19][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[6]~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[19][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[27][6]~q\,
	datad => \data_i|oRD[6]~1158_combout\,
	combout => \data_i|oRD[6]~1159_combout\);

-- Location: FF_X34_Y9_N11
\data_i|rMEM[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][6]~q\);

-- Location: FF_X34_Y9_N13
\data_i|rMEM[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][6]~q\);

-- Location: LCCOMB_X34_Y9_N10
\data_i|oRD[6]~1160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1160_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|rMEM[24][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[16][6]~q\,
	datad => \data_i|rMEM[24][6]~q\,
	combout => \data_i|oRD[6]~1160_combout\);

-- Location: FF_X29_Y8_N25
\data_i|rMEM[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][6]~q\);

-- Location: LCCOMB_X21_Y8_N26
\data_i|rMEM[18][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[18][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[18][6]~feeder_combout\);

-- Location: FF_X21_Y8_N27
\data_i|rMEM[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[18][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][6]~q\);

-- Location: LCCOMB_X29_Y8_N24
\data_i|oRD[6]~1161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1161_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[6]~1160_combout\ & (\data_i|rMEM[26][6]~q\)) # (!\data_i|oRD[6]~1160_combout\ & ((\data_i|rMEM[18][6]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[6]~1160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[6]~1160_combout\,
	datac => \data_i|rMEM[26][6]~q\,
	datad => \data_i|rMEM[18][6]~q\,
	combout => \data_i|oRD[6]~1161_combout\);

-- Location: LCCOMB_X29_Y8_N14
\data_i|oRD[6]~1162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1162_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1159_combout\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((!\reg_pipeline|r_y_mem|sREG\(4) & \data_i|oRD[6]~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[6]~1159_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[6]~1161_combout\,
	combout => \data_i|oRD[6]~1162_combout\);

-- Location: LCCOMB_X34_Y11_N30
\data_i|rMEM[30][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[30][6]~feeder_combout\);

-- Location: FF_X34_Y11_N31
\data_i|rMEM[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][6]~q\);

-- Location: FF_X31_Y6_N23
\data_i|rMEM[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][6]~q\);

-- Location: LCCOMB_X30_Y7_N20
\data_i|rMEM[28][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[28][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[28][6]~feeder_combout\);

-- Location: FF_X30_Y7_N21
\data_i|rMEM[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[28][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][6]~q\);

-- Location: FF_X31_Y6_N21
\data_i|rMEM[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][6]~q\);

-- Location: LCCOMB_X31_Y6_N20
\data_i|oRD[6]~1156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1156_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[28][6]~q\) # ((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[20][6]~q\ & !\reg_pipeline|r_y_mem|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[28][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[20][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[6]~1156_combout\);

-- Location: LCCOMB_X31_Y6_N22
\data_i|oRD[6]~1157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1157_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[6]~1156_combout\ & (\data_i|rMEM[30][6]~q\)) # (!\data_i|oRD[6]~1156_combout\ & ((\data_i|rMEM[22][6]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[6]~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[22][6]~q\,
	datad => \data_i|oRD[6]~1156_combout\,
	combout => \data_i|oRD[6]~1157_combout\);

-- Location: LCCOMB_X29_Y8_N0
\data_i|oRD[6]~1165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1165_combout\ = (\data_i|oRD[6]~1162_combout\ & ((\data_i|oRD[6]~1164_combout\) # ((!\reg_pipeline|r_y_mem|sREG\(4))))) # (!\data_i|oRD[6]~1162_combout\ & (((\reg_pipeline|r_y_mem|sREG\(4) & \data_i|oRD[6]~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[6]~1164_combout\,
	datab => \data_i|oRD[6]~1162_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[6]~1157_combout\,
	combout => \data_i|oRD[6]~1165_combout\);

-- Location: FF_X29_Y4_N29
\data_i|rMEM[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][6]~q\);

-- Location: FF_X29_Y4_N23
\data_i|rMEM[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][6]~q\);

-- Location: FF_X29_Y7_N29
\data_i|rMEM[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][6]~q\);

-- Location: FF_X29_Y7_N27
\data_i|rMEM[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][6]~q\);

-- Location: LCCOMB_X29_Y7_N26
\data_i|oRD[6]~1189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1189_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[60][6]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[52][6]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[60][6]~q\,
	datac => \data_i|rMEM[52][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[6]~1189_combout\);

-- Location: LCCOMB_X29_Y4_N22
\data_i|oRD[6]~1190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1190_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1189_combout\ & ((\data_i|rMEM[61][6]~q\))) # (!\data_i|oRD[6]~1189_combout\ & (\data_i|rMEM[53][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[53][6]~q\,
	datac => \data_i|rMEM[61][6]~q\,
	datad => \data_i|oRD[6]~1189_combout\,
	combout => \data_i|oRD[6]~1190_combout\);

-- Location: FF_X29_Y9_N1
\data_i|rMEM[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][6]~q\);

-- Location: FF_X29_Y9_N31
\data_i|rMEM[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][6]~q\);

-- Location: FF_X28_Y9_N9
\data_i|rMEM[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][6]~q\);

-- Location: FF_X28_Y9_N19
\data_i|rMEM[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][6]~q\);

-- Location: LCCOMB_X28_Y9_N8
\data_i|oRD[6]~1191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1191_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|rMEM[56][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[48][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[48][6]~q\,
	datad => \data_i|rMEM[56][6]~q\,
	combout => \data_i|oRD[6]~1191_combout\);

-- Location: LCCOMB_X29_Y9_N30
\data_i|oRD[6]~1192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1192_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1191_combout\ & ((\data_i|rMEM[57][6]~q\))) # (!\data_i|oRD[6]~1191_combout\ & (\data_i|rMEM[49][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[49][6]~q\,
	datac => \data_i|rMEM[57][6]~q\,
	datad => \data_i|oRD[6]~1191_combout\,
	combout => \data_i|oRD[6]~1192_combout\);

-- Location: LCCOMB_X29_Y8_N12
\data_i|oRD[6]~1193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1193_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[6]~1190_combout\) # ((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|oRD[6]~1192_combout\ & !\reg_pipeline|r_y_mem|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[6]~1190_combout\,
	datac => \data_i|oRD[6]~1192_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[6]~1193_combout\);

-- Location: LCCOMB_X25_Y10_N4
\data_i|rMEM[55][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[55][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[55][6]~feeder_combout\);

-- Location: FF_X25_Y10_N5
\data_i|rMEM[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[55][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][6]~q\);

-- Location: FF_X27_Y8_N25
\data_i|rMEM[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][6]~q\);

-- Location: LCCOMB_X25_Y15_N2
\data_i|rMEM[62][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[62][6]~feeder_combout\);

-- Location: FF_X25_Y15_N3
\data_i|rMEM[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][6]~q\);

-- Location: FF_X22_Y12_N9
\data_i|rMEM[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][6]~q\);

-- Location: LCCOMB_X22_Y12_N8
\data_i|oRD[6]~1194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1194_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[62][6]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[54][6]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[62][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[54][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[6]~1194_combout\);

-- Location: LCCOMB_X27_Y8_N24
\data_i|oRD[6]~1195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1195_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1194_combout\ & ((\data_i|rMEM[63][6]~q\))) # (!\data_i|oRD[6]~1194_combout\ & (\data_i|rMEM[55][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[63][6]~q\,
	datad => \data_i|oRD[6]~1194_combout\,
	combout => \data_i|oRD[6]~1195_combout\);

-- Location: FF_X27_Y9_N5
\data_i|rMEM[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][6]~q\);

-- Location: FF_X27_Y9_N31
\data_i|rMEM[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][6]~q\);

-- Location: FF_X20_Y9_N3
\data_i|rMEM[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][6]~q\);

-- Location: FF_X20_Y9_N25
\data_i|rMEM[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][6]~q\);

-- Location: LCCOMB_X20_Y9_N24
\data_i|oRD[6]~1187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1187_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[58][6]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[50][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[58][6]~q\,
	datac => \data_i|rMEM[50][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[6]~1187_combout\);

-- Location: LCCOMB_X27_Y9_N30
\data_i|oRD[6]~1188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1188_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1187_combout\ & ((\data_i|rMEM[59][6]~q\))) # (!\data_i|oRD[6]~1187_combout\ & (\data_i|rMEM[51][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[51][6]~q\,
	datac => \data_i|rMEM[59][6]~q\,
	datad => \data_i|oRD[6]~1187_combout\,
	combout => \data_i|oRD[6]~1188_combout\);

-- Location: LCCOMB_X29_Y8_N22
\data_i|oRD[6]~1196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1196_combout\ = (\data_i|oRD[6]~1193_combout\ & (((\data_i|oRD[6]~1195_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3)))) # (!\data_i|oRD[6]~1193_combout\ & (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[6]~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[6]~1193_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[6]~1195_combout\,
	datad => \data_i|oRD[6]~1188_combout\,
	combout => \data_i|oRD[6]~1196_combout\);

-- Location: FF_X26_Y5_N29
\data_i|rMEM[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][6]~q\);

-- Location: FF_X26_Y4_N13
\data_i|rMEM[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][6]~q\);

-- Location: FF_X27_Y12_N27
\data_i|rMEM[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][6]~q\);

-- Location: FF_X26_Y9_N21
\data_i|rMEM[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][6]~q\);

-- Location: LCCOMB_X26_Y9_N20
\data_i|oRD[6]~1173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1173_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[43][6]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[35][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[43][6]~q\,
	datac => \data_i|rMEM[35][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[6]~1173_combout\);

-- Location: LCCOMB_X26_Y4_N12
\data_i|oRD[6]~1174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1174_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[6]~1173_combout\ & ((\data_i|rMEM[47][6]~q\))) # (!\data_i|oRD[6]~1173_combout\ & (\data_i|rMEM[39][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[6]~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[47][6]~q\,
	datad => \data_i|oRD[6]~1173_combout\,
	combout => \data_i|oRD[6]~1174_combout\);

-- Location: LCCOMB_X28_Y18_N8
\data_i|rMEM[37][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[37][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[37][6]~feeder_combout\);

-- Location: FF_X28_Y18_N9
\data_i|rMEM[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[37][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][6]~q\);

-- Location: FF_X28_Y15_N7
\data_i|rMEM[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][6]~q\);

-- Location: FF_X26_Y13_N1
\data_i|rMEM[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][6]~q\);

-- Location: FF_X26_Y13_N27
\data_i|rMEM[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][6]~q\);

-- Location: LCCOMB_X26_Y13_N26
\data_i|oRD[6]~1166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1166_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[41][6]~q\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[33][6]~q\ & !\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[33][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[6]~1166_combout\);

-- Location: LCCOMB_X28_Y15_N6
\data_i|oRD[6]~1167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1167_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[6]~1166_combout\ & ((\data_i|rMEM[45][6]~q\))) # (!\data_i|oRD[6]~1166_combout\ & (\data_i|rMEM[37][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[6]~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[37][6]~q\,
	datac => \data_i|rMEM[45][6]~q\,
	datad => \data_i|oRD[6]~1166_combout\,
	combout => \data_i|oRD[6]~1167_combout\);

-- Location: LCCOMB_X21_Y10_N16
\data_i|rMEM[38][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[38][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[38][6]~feeder_combout\);

-- Location: FF_X21_Y10_N17
\data_i|rMEM[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[38][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][6]~q\);

-- Location: FF_X26_Y10_N19
\data_i|rMEM[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][6]~q\);

-- Location: FF_X24_Y10_N3
\data_i|rMEM[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][6]~q\);

-- Location: FF_X24_Y10_N21
\data_i|rMEM[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][6]~q\);

-- Location: LCCOMB_X24_Y10_N20
\data_i|oRD[6]~1168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1168_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[42][6]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[34][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[42][6]~q\,
	datac => \data_i|rMEM[34][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[6]~1168_combout\);

-- Location: LCCOMB_X26_Y10_N18
\data_i|oRD[6]~1169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1169_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[6]~1168_combout\ & ((\data_i|rMEM[46][6]~q\))) # (!\data_i|oRD[6]~1168_combout\ & (\data_i|rMEM[38][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[6]~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[38][6]~q\,
	datac => \data_i|rMEM[46][6]~q\,
	datad => \data_i|oRD[6]~1168_combout\,
	combout => \data_i|oRD[6]~1169_combout\);

-- Location: FF_X30_Y9_N17
\data_i|rMEM[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][6]~q\);

-- Location: FF_X26_Y10_N21
\data_i|rMEM[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][6]~q\);

-- Location: FF_X27_Y11_N19
\data_i|rMEM[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][6]~q\);

-- Location: FF_X27_Y11_N5
\data_i|rMEM[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][6]~q\);

-- Location: LCCOMB_X27_Y11_N4
\data_i|oRD[6]~1170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1170_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[40][6]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[32][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[40][6]~q\,
	datac => \data_i|rMEM[32][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[6]~1170_combout\);

-- Location: LCCOMB_X26_Y10_N20
\data_i|oRD[6]~1171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1171_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[6]~1170_combout\ & ((\data_i|rMEM[44][6]~q\))) # (!\data_i|oRD[6]~1170_combout\ & (\data_i|rMEM[36][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[6]~1170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[44][6]~q\,
	datad => \data_i|oRD[6]~1170_combout\,
	combout => \data_i|oRD[6]~1171_combout\);

-- Location: LCCOMB_X29_Y8_N18
\data_i|oRD[6]~1172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1172_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[6]~1169_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[6]~1169_combout\,
	datad => \data_i|oRD[6]~1171_combout\,
	combout => \data_i|oRD[6]~1172_combout\);

-- Location: LCCOMB_X29_Y8_N4
\data_i|oRD[6]~1175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1175_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1172_combout\ & (\data_i|oRD[6]~1174_combout\)) # (!\data_i|oRD[6]~1172_combout\ & ((\data_i|oRD[6]~1167_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[6]~1174_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[6]~1167_combout\,
	datad => \data_i|oRD[6]~1172_combout\,
	combout => \data_i|oRD[6]~1175_combout\);

-- Location: FF_X26_Y5_N31
\data_i|rMEM[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][6]~q\);

-- Location: FF_X19_Y8_N3
\data_i|rMEM[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][6]~q\);

-- Location: LCCOMB_X19_Y12_N8
\data_i|rMEM[14][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[14][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[14][6]~feeder_combout\);

-- Location: FF_X19_Y12_N9
\data_i|rMEM[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[14][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][6]~q\);

-- Location: FF_X19_Y8_N29
\data_i|rMEM[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][6]~q\);

-- Location: LCCOMB_X19_Y8_N28
\data_i|oRD[6]~1183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1183_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[14][6]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[6][6]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[14][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[6][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[6]~1183_combout\);

-- Location: LCCOMB_X19_Y8_N2
\data_i|oRD[6]~1184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1184_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1183_combout\ & ((\data_i|rMEM[15][6]~q\))) # (!\data_i|oRD[6]~1183_combout\ & (\data_i|rMEM[7][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[7][6]~q\,
	datac => \data_i|rMEM[15][6]~q\,
	datad => \data_i|oRD[6]~1183_combout\,
	combout => \data_i|oRD[6]~1184_combout\);

-- Location: LCCOMB_X33_Y17_N16
\data_i|rMEM[1][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[1][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[1][6]~feeder_combout\);

-- Location: FF_X33_Y17_N17
\data_i|rMEM[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[1][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][6]~q\);

-- Location: FF_X32_Y7_N1
\data_i|rMEM[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][6]~q\);

-- Location: FF_X31_Y7_N19
\data_i|rMEM[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][6]~q\);

-- Location: FF_X31_Y7_N9
\data_i|rMEM[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][6]~q\);

-- Location: LCCOMB_X31_Y7_N8
\data_i|oRD[6]~1180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1180_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[8][6]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[8][6]~q\,
	datac => \data_i|rMEM[0][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[6]~1180_combout\);

-- Location: LCCOMB_X32_Y7_N0
\data_i|oRD[6]~1181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1181_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1180_combout\ & ((\data_i|rMEM[9][6]~q\))) # (!\data_i|oRD[6]~1180_combout\ & (\data_i|rMEM[1][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[1][6]~q\,
	datac => \data_i|rMEM[9][6]~q\,
	datad => \data_i|oRD[6]~1180_combout\,
	combout => \data_i|oRD[6]~1181_combout\);

-- Location: LCCOMB_X32_Y6_N22
\data_i|rMEM[5][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[5][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[5][6]~feeder_combout\);

-- Location: FF_X32_Y6_N23
\data_i|rMEM[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[5][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][6]~q\);

-- Location: FF_X33_Y9_N11
\data_i|rMEM[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][6]~q\);

-- Location: FF_X30_Y9_N19
\data_i|rMEM[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][6]~q\);

-- Location: LCCOMB_X32_Y10_N20
\data_i|rMEM[12][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[12][6]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(6),
	combout => \data_i|rMEM[12][6]~feeder_combout\);

-- Location: FF_X32_Y10_N21
\data_i|rMEM[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[12][6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][6]~q\);

-- Location: LCCOMB_X30_Y9_N18
\data_i|oRD[6]~1178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1178_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(5))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[12][6]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|rMEM[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[4][6]~q\,
	datad => \data_i|rMEM[12][6]~q\,
	combout => \data_i|oRD[6]~1178_combout\);

-- Location: LCCOMB_X33_Y9_N10
\data_i|oRD[6]~1179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1179_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1178_combout\ & ((\data_i|rMEM[13][6]~q\))) # (!\data_i|oRD[6]~1178_combout\ & (\data_i|rMEM[5][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[5][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[13][6]~q\,
	datad => \data_i|oRD[6]~1178_combout\,
	combout => \data_i|oRD[6]~1179_combout\);

-- Location: LCCOMB_X29_Y8_N26
\data_i|oRD[6]~1182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1182_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[6]~1179_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[6]~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[6]~1181_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[6]~1179_combout\,
	combout => \data_i|oRD[6]~1182_combout\);

-- Location: FF_X26_Y9_N31
\data_i|rMEM[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][6]~q\);

-- Location: FF_X27_Y12_N17
\data_i|rMEM[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][6]~q\);

-- Location: FF_X36_Y10_N13
\data_i|rMEM[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][6]~q\);

-- Location: FF_X36_Y10_N11
\data_i|rMEM[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(6),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][6]~q\);

-- Location: LCCOMB_X36_Y10_N10
\data_i|oRD[6]~1176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1176_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[10][6]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[2][6]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[10][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][6]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[6]~1176_combout\);

-- Location: LCCOMB_X27_Y12_N16
\data_i|oRD[6]~1177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1177_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[6]~1176_combout\ & ((\data_i|rMEM[11][6]~q\))) # (!\data_i|oRD[6]~1176_combout\ & (\data_i|rMEM[3][6]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[6]~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[3][6]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[11][6]~q\,
	datad => \data_i|oRD[6]~1176_combout\,
	combout => \data_i|oRD[6]~1177_combout\);

-- Location: LCCOMB_X29_Y8_N20
\data_i|oRD[6]~1185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1185_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[6]~1182_combout\ & (\data_i|oRD[6]~1184_combout\)) # (!\data_i|oRD[6]~1182_combout\ & ((\data_i|oRD[6]~1177_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[6]~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[6]~1184_combout\,
	datac => \data_i|oRD[6]~1182_combout\,
	datad => \data_i|oRD[6]~1177_combout\,
	combout => \data_i|oRD[6]~1185_combout\);

-- Location: LCCOMB_X29_Y8_N6
\data_i|oRD[6]~1186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1186_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[6]~1175_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|oRD[6]~1185_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[6]~1175_combout\,
	datad => \data_i|oRD[6]~1185_combout\,
	combout => \data_i|oRD[6]~1186_combout\);

-- Location: LCCOMB_X29_Y8_N8
\data_i|oRD[6]~1197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1197_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[6]~1186_combout\ & ((\data_i|oRD[6]~1196_combout\))) # (!\data_i|oRD[6]~1186_combout\ & (\data_i|oRD[6]~1165_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[6]~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|oRD[6]~1165_combout\,
	datac => \data_i|oRD[6]~1196_combout\,
	datad => \data_i|oRD[6]~1186_combout\,
	combout => \data_i|oRD[6]~1197_combout\);

-- Location: LCCOMB_X33_Y10_N2
\data_i|oRD[6]~1434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[6]~1434_combout\ = (\cu_mem|Mux22~0_combout\ & (\cu_mem|Mux23~1_combout\ & \data_i|oRD[6]~1197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux22~0_combout\,
	datac => \cu_mem|Mux23~1_combout\,
	datad => \data_i|oRD[6]~1197_combout\,
	combout => \data_i|oRD[6]~1434_combout\);

-- Location: FF_X33_Y10_N3
\reg_pipeline|r_d_wb|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[6]~1434_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(6));

-- Location: LCCOMB_X36_Y13_N26
\reg_pipeline|r_y_wb|sREG[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_wb|sREG[6]~feeder_combout\ = \reg_pipeline|r_y_mem|sREG\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \reg_pipeline|r_y_wb|sREG[6]~feeder_combout\);

-- Location: FF_X36_Y13_N27
\reg_pipeline|r_y_wb|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_y_wb|sREG[6]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(6));

-- Location: LCCOMB_X42_Y13_N28
\Add0~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~110_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(6))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(6),
	datad => \Add0~8_combout\,
	combout => \Add0~110_combout\);

-- Location: LCCOMB_X41_Y13_N2
\Add0~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~111_combout\ = (\Add0~110_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(6),
	datad => \Add0~110_combout\,
	combout => \Add0~111_combout\);

-- Location: FF_X43_Y13_N3
\regf_i|r7_i|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~111_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(6));

-- Location: LCCOMB_X43_Y15_N20
\regf_i|Mux56~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux56~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(6)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(6) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r4_i|sREG\(6),
	datac => \regf_i|r6_i|sREG\(6),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux56~0_combout\);

-- Location: LCCOMB_X43_Y13_N28
\regf_i|Mux56~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux56~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux56~0_combout\ & (\regf_i|r7_i|sREG\(6))) # (!\regf_i|Mux56~0_combout\ & ((\regf_i|r5_i|sREG\(6)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(6),
	datac => \regf_i|r5_i|sREG\(6),
	datad => \regf_i|Mux56~0_combout\,
	combout => \regf_i|Mux56~1_combout\);

-- Location: LCCOMB_X44_Y14_N6
\regf_i|Mux56~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux56~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(6))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(6),
	datac => \regf_i|r0_i|sREG\(6),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux56~2_combout\);

-- Location: LCCOMB_X43_Y14_N22
\regf_i|Mux56~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux56~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux56~2_combout\ & (\regf_i|r3_i|sREG\(6))) # (!\regf_i|Mux56~2_combout\ & ((\regf_i|r2_i|sREG\(6)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(6),
	datac => \regf_i|r2_i|sREG\(6),
	datad => \regf_i|Mux56~2_combout\,
	combout => \regf_i|Mux56~3_combout\);

-- Location: LCCOMB_X43_Y10_N6
\regf_i|Mux56~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux56~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux56~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux56~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datab => \regf_i|Mux56~1_combout\,
	datad => \regf_i|Mux56~3_combout\,
	combout => \regf_i|Mux56~4_combout\);

-- Location: FF_X42_Y10_N17
\reg_pipeline|r_a_alu|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \regf_i|Mux56~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(6));

-- Location: LCCOMB_X43_Y6_N26
\alu_i|sSHL_s2[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[6]~8_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(4))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(4),
	datac => \reg_pipeline|r_a_alu|sREG\(6),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[6]~8_combout\);

-- Location: LCCOMB_X42_Y6_N12
\alu_i|sSHL_s2[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[7]~12_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[6]~8_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[7]~11_combout\,
	datad => \alu_i|sSHL_s2[6]~8_combout\,
	combout => \alu_i|sSHL_s2[7]~12_combout\);

-- Location: LCCOMB_X41_Y7_N8
\alu_i|sSHL_s4[15]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[15]~20_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[3]~10_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[7]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHL_s2[3]~10_combout\,
	datad => \alu_i|sSHL_s2[7]~12_combout\,
	combout => \alu_i|sSHL_s4[15]~20_combout\);

-- Location: FF_X43_Y14_N9
\regf_i|r2_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(15));

-- Location: FF_X44_Y14_N3
\regf_i|r0_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(15));

-- Location: FF_X44_Y14_N9
\regf_i|r1_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(15));

-- Location: LCCOMB_X44_Y14_N8
\regf_i|Mux79~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux79~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(15)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(15),
	datac => \regf_i|r1_i|sREG\(15),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux79~2_combout\);

-- Location: FF_X43_Y11_N29
\regf_i|r3_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(15));

-- Location: LCCOMB_X43_Y11_N10
\regf_i|Mux79~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux79~3_combout\ = (\regf_i|Mux79~2_combout\ & (((\regf_i|r3_i|sREG\(15)) # (!\sRA2[1]~0_combout\)))) # (!\regf_i|Mux79~2_combout\ & (\regf_i|r2_i|sREG\(15) & (\sRA2[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(15),
	datab => \regf_i|Mux79~2_combout\,
	datac => \sRA2[1]~0_combout\,
	datad => \regf_i|r3_i|sREG\(15),
	combout => \regf_i|Mux79~3_combout\);

-- Location: FF_X43_Y13_N9
\regf_i|r5_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(15));

-- Location: FF_X43_Y15_N13
\regf_i|r6_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(15));

-- Location: FF_X43_Y15_N23
\regf_i|r4_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(15));

-- Location: LCCOMB_X43_Y15_N22
\regf_i|Mux79~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux79~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(15)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(15) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(15),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r4_i|sREG\(15),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux79~0_combout\);

-- Location: LCCOMB_X43_Y13_N22
\regf_i|Mux79~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux79~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux79~0_combout\ & ((\regf_i|r7_i|sREG\(15)))) # (!\regf_i|Mux79~0_combout\ & (\regf_i|r5_i|sREG\(15))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(15),
	datac => \regf_i|r7_i|sREG\(15),
	datad => \regf_i|Mux79~0_combout\,
	combout => \regf_i|Mux79~1_combout\);

-- Location: LCCOMB_X43_Y11_N16
\regf_i|Mux79~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux79~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux79~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux79~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux79~3_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux79~1_combout\,
	combout => \regf_i|Mux79~4_combout\);

-- Location: FF_X43_Y11_N17
\reg_pipeline|r_d_alu|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux79~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(15));

-- Location: FF_X39_Y11_N27
\reg_pipeline|r_d_mem|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(15));

-- Location: LCCOMB_X28_Y10_N12
\data_i|rMEM[57][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][15]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(15),
	combout => \data_i|rMEM[57][15]~feeder_combout\);

-- Location: FF_X28_Y10_N13
\data_i|rMEM[57][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][15]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][15]~q\);

-- Location: FF_X32_Y14_N19
\data_i|rMEM[61][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][15]~q\);

-- Location: FF_X31_Y16_N1
\data_i|rMEM[53][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][15]~q\);

-- Location: FF_X31_Y16_N7
\data_i|rMEM[49][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][15]~q\);

-- Location: LCCOMB_X31_Y16_N6
\data_i|oRD[15]~809\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~809_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[53][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[49][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[53][15]~q\,
	datac => \data_i|rMEM[49][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[15]~809_combout\);

-- Location: LCCOMB_X32_Y14_N18
\data_i|oRD[15]~810\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~810_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~809_combout\ & ((\data_i|rMEM[61][15]~q\))) # (!\data_i|oRD[15]~809_combout\ & (\data_i|rMEM[57][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[57][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[61][15]~q\,
	datad => \data_i|oRD[15]~809_combout\,
	combout => \data_i|oRD[15]~810_combout\);

-- Location: FF_X25_Y14_N3
\data_i|rMEM[54][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][15]~q\);

-- Location: FF_X25_Y14_N5
\data_i|rMEM[62][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][15]~q\);

-- Location: FF_X25_Y13_N29
\data_i|rMEM[58][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][15]~q\);

-- Location: FF_X25_Y13_N11
\data_i|rMEM[50][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][15]~q\);

-- Location: LCCOMB_X25_Y13_N10
\data_i|oRD[15]~811\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~811_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[58][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[50][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[58][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[50][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~811_combout\);

-- Location: LCCOMB_X25_Y14_N4
\data_i|oRD[15]~812\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~812_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[15]~811_combout\ & ((\data_i|rMEM[62][15]~q\))) # (!\data_i|oRD[15]~811_combout\ & (\data_i|rMEM[54][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[15]~811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[54][15]~q\,
	datac => \data_i|rMEM[62][15]~q\,
	datad => \data_i|oRD[15]~811_combout\,
	combout => \data_i|oRD[15]~812_combout\);

-- Location: FF_X25_Y8_N9
\data_i|rMEM[56][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][15]~q\);

-- Location: FF_X26_Y8_N31
\data_i|rMEM[48][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][15]~q\);

-- Location: LCCOMB_X26_Y8_N30
\data_i|oRD[15]~813\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~813_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[56][15]~q\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[48][15]~q\ & !\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[48][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[15]~813_combout\);

-- Location: FF_X29_Y7_N1
\data_i|rMEM[60][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][15]~q\);

-- Location: FF_X29_Y7_N3
\data_i|rMEM[52][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][15]~q\);

-- Location: LCCOMB_X29_Y7_N0
\data_i|oRD[15]~814\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~814_combout\ = (\data_i|oRD[15]~813_combout\ & (((\data_i|rMEM[60][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4)))) # (!\data_i|oRD[15]~813_combout\ & (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[52][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[15]~813_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[60][15]~q\,
	datad => \data_i|rMEM[52][15]~q\,
	combout => \data_i|oRD[15]~814_combout\);

-- Location: LCCOMB_X32_Y14_N8
\data_i|oRD[15]~815\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~815_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[15]~812_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|oRD[15]~814_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[15]~812_combout\,
	datad => \data_i|oRD[15]~814_combout\,
	combout => \data_i|oRD[15]~815_combout\);

-- Location: LCCOMB_X25_Y10_N0
\data_i|rMEM[55][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[55][15]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(15),
	combout => \data_i|rMEM[55][15]~feeder_combout\);

-- Location: FF_X25_Y10_N1
\data_i|rMEM[55][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[55][15]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][15]~q\);

-- Location: FF_X24_Y14_N1
\data_i|rMEM[51][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][15]~q\);

-- Location: LCCOMB_X24_Y14_N0
\data_i|oRD[15]~816\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~816_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[55][15]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[51][15]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[51][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~816_combout\);

-- Location: FF_X28_Y14_N19
\data_i|rMEM[59][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][15]~q\);

-- Location: FF_X28_Y14_N13
\data_i|rMEM[63][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][15]~q\);

-- Location: LCCOMB_X28_Y14_N12
\data_i|oRD[15]~817\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~817_combout\ = (\data_i|oRD[15]~816_combout\ & (((\data_i|rMEM[63][15]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[15]~816_combout\ & (\data_i|rMEM[59][15]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[15]~816_combout\,
	datab => \data_i|rMEM[59][15]~q\,
	datac => \data_i|rMEM[63][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~817_combout\);

-- Location: LCCOMB_X32_Y14_N2
\data_i|oRD[15]~818\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~818_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[15]~815_combout\ & ((\data_i|oRD[15]~817_combout\))) # (!\data_i|oRD[15]~815_combout\ & (\data_i|oRD[15]~810_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[15]~815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[15]~810_combout\,
	datac => \data_i|oRD[15]~815_combout\,
	datad => \data_i|oRD[15]~817_combout\,
	combout => \data_i|oRD[15]~818_combout\);

-- Location: FF_X25_Y15_N11
\data_i|rMEM[46][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][15]~q\);

-- Location: FF_X22_Y14_N31
\data_i|rMEM[44][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][15]~q\);

-- Location: FF_X21_Y10_N29
\data_i|rMEM[36][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][15]~q\);

-- Location: FF_X21_Y10_N19
\data_i|rMEM[38][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][15]~q\);

-- Location: LCCOMB_X21_Y10_N28
\data_i|oRD[15]~778\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~778_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[38][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[36][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[36][15]~q\,
	datad => \data_i|rMEM[38][15]~q\,
	combout => \data_i|oRD[15]~778_combout\);

-- Location: LCCOMB_X22_Y14_N30
\data_i|oRD[15]~779\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~779_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~778_combout\ & (\data_i|rMEM[46][15]~q\)) # (!\data_i|oRD[15]~778_combout\ & ((\data_i|rMEM[44][15]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][15]~q\,
	datad => \data_i|oRD[15]~778_combout\,
	combout => \data_i|oRD[15]~779_combout\);

-- Location: FF_X28_Y18_N11
\data_i|rMEM[37][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][15]~q\);

-- Location: FF_X28_Y18_N21
\data_i|rMEM[39][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][15]~q\);

-- Location: LCCOMB_X28_Y18_N10
\data_i|oRD[15]~785\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~785_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[39][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[37][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][15]~q\,
	datad => \data_i|rMEM[39][15]~q\,
	combout => \data_i|oRD[15]~785_combout\);

-- Location: FF_X28_Y15_N21
\data_i|rMEM[45][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][15]~q\);

-- Location: FF_X28_Y15_N27
\data_i|rMEM[47][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][15]~q\);

-- Location: LCCOMB_X28_Y15_N26
\data_i|oRD[15]~786\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~786_combout\ = (\data_i|oRD[15]~785_combout\ & (((\data_i|rMEM[47][15]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[15]~785_combout\ & (\data_i|rMEM[45][15]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[15]~785_combout\,
	datab => \data_i|rMEM[45][15]~q\,
	datac => \data_i|rMEM[47][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~786_combout\);

-- Location: FF_X33_Y19_N21
\data_i|rMEM[41][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][15]~q\);

-- Location: FF_X33_Y19_N19
\data_i|rMEM[43][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][15]~q\);

-- Location: FF_X30_Y19_N1
\data_i|rMEM[35][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][15]~q\);

-- Location: FF_X30_Y19_N3
\data_i|rMEM[33][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][15]~q\);

-- Location: LCCOMB_X30_Y19_N2
\data_i|oRD[15]~780\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~780_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[35][15]~q\,
	datac => \data_i|rMEM[33][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[15]~780_combout\);

-- Location: LCCOMB_X33_Y19_N18
\data_i|oRD[15]~781\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~781_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~780_combout\ & ((\data_i|rMEM[43][15]~q\))) # (!\data_i|oRD[15]~780_combout\ & (\data_i|rMEM[41][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[43][15]~q\,
	datad => \data_i|oRD[15]~780_combout\,
	combout => \data_i|oRD[15]~781_combout\);

-- Location: FF_X32_Y13_N25
\data_i|rMEM[40][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][15]~q\);

-- Location: FF_X33_Y15_N1
\data_i|rMEM[42][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][15]~q\);

-- Location: LCCOMB_X19_Y11_N12
\data_i|rMEM[34][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][15]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(15),
	combout => \data_i|rMEM[34][15]~feeder_combout\);

-- Location: FF_X19_Y11_N13
\data_i|rMEM[34][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][15]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][15]~q\);

-- Location: FF_X27_Y11_N13
\data_i|rMEM[32][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][15]~q\);

-- Location: LCCOMB_X27_Y11_N12
\data_i|oRD[15]~782\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~782_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][15]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][15]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[34][15]~q\,
	datac => \data_i|rMEM[32][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~782_combout\);

-- Location: LCCOMB_X33_Y15_N0
\data_i|oRD[15]~783\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~783_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~782_combout\ & ((\data_i|rMEM[42][15]~q\))) # (!\data_i|oRD[15]~782_combout\ & (\data_i|rMEM[40][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[42][15]~q\,
	datad => \data_i|oRD[15]~782_combout\,
	combout => \data_i|oRD[15]~783_combout\);

-- Location: LCCOMB_X33_Y15_N14
\data_i|oRD[15]~784\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~784_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[15]~781_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[15]~783_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[15]~781_combout\,
	datad => \data_i|oRD[15]~783_combout\,
	combout => \data_i|oRD[15]~784_combout\);

-- Location: LCCOMB_X32_Y14_N22
\data_i|oRD[15]~787\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~787_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[15]~784_combout\ & ((\data_i|oRD[15]~786_combout\))) # (!\data_i|oRD[15]~784_combout\ & (\data_i|oRD[15]~779_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[15]~784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[15]~779_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[15]~786_combout\,
	datad => \data_i|oRD[15]~784_combout\,
	combout => \data_i|oRD[15]~787_combout\);

-- Location: FF_X36_Y12_N25
\data_i|rMEM[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][15]~q\);

-- Location: FF_X36_Y12_N19
\data_i|rMEM[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][15]~q\);

-- Location: FF_X35_Y10_N19
\data_i|rMEM[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][15]~q\);

-- Location: FF_X35_Y10_N21
\data_i|rMEM[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][15]~q\);

-- Location: LCCOMB_X35_Y10_N18
\data_i|oRD[15]~802\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~802_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[4][15]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[0][15]~q\,
	datad => \data_i|rMEM[4][15]~q\,
	combout => \data_i|oRD[15]~802_combout\);

-- Location: LCCOMB_X36_Y12_N18
\data_i|oRD[15]~803\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~803_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~802_combout\ & ((\data_i|rMEM[12][15]~q\))) # (!\data_i|oRD[15]~802_combout\ & (\data_i|rMEM[8][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[8][15]~q\,
	datac => \data_i|rMEM[12][15]~q\,
	datad => \data_i|oRD[15]~802_combout\,
	combout => \data_i|oRD[15]~803_combout\);

-- Location: FF_X32_Y12_N7
\data_i|rMEM[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][15]~q\);

-- Location: FF_X31_Y15_N31
\data_i|rMEM[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][15]~q\);

-- Location: FF_X28_Y16_N21
\data_i|rMEM[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][15]~q\);

-- Location: FF_X28_Y16_N11
\data_i|rMEM[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][15]~q\);

-- Location: LCCOMB_X28_Y16_N10
\data_i|oRD[15]~800\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~800_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[6][15]~q\,
	datac => \data_i|rMEM[2][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[15]~800_combout\);

-- Location: LCCOMB_X31_Y15_N30
\data_i|oRD[15]~801\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~801_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~800_combout\ & ((\data_i|rMEM[14][15]~q\))) # (!\data_i|oRD[15]~800_combout\ & (\data_i|rMEM[10][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[10][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[14][15]~q\,
	datad => \data_i|oRD[15]~800_combout\,
	combout => \data_i|oRD[15]~801_combout\);

-- Location: LCCOMB_X32_Y14_N28
\data_i|oRD[15]~804\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~804_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[15]~801_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[15]~803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[15]~803_combout\,
	datad => \data_i|oRD[15]~801_combout\,
	combout => \data_i|oRD[15]~804_combout\);

-- Location: LCCOMB_X25_Y16_N24
\data_i|rMEM[11][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[11][15]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(15),
	combout => \data_i|rMEM[11][15]~feeder_combout\);

-- Location: FF_X25_Y16_N25
\data_i|rMEM[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[11][15]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][15]~q\);

-- Location: FF_X33_Y16_N3
\data_i|rMEM[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][15]~q\);

-- Location: FF_X34_Y16_N23
\data_i|rMEM[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][15]~q\);

-- Location: FF_X34_Y16_N29
\data_i|rMEM[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][15]~q\);

-- Location: LCCOMB_X34_Y16_N22
\data_i|oRD[15]~805\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~805_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][15]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][15]~q\,
	datad => \data_i|rMEM[7][15]~q\,
	combout => \data_i|oRD[15]~805_combout\);

-- Location: LCCOMB_X33_Y16_N2
\data_i|oRD[15]~806\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~806_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~805_combout\ & ((\data_i|rMEM[15][15]~q\))) # (!\data_i|oRD[15]~805_combout\ & (\data_i|rMEM[11][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[11][15]~q\,
	datac => \data_i|rMEM[15][15]~q\,
	datad => \data_i|oRD[15]~805_combout\,
	combout => \data_i|oRD[15]~806_combout\);

-- Location: LCCOMB_X33_Y12_N20
\data_i|rMEM[9][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][15]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(15),
	combout => \data_i|rMEM[9][15]~feeder_combout\);

-- Location: FF_X33_Y12_N21
\data_i|rMEM[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][15]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][15]~q\);

-- Location: FF_X31_Y15_N9
\data_i|rMEM[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][15]~q\);

-- Location: FF_X35_Y18_N29
\data_i|rMEM[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][15]~q\);

-- Location: FF_X35_Y18_N31
\data_i|rMEM[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][15]~q\);

-- Location: LCCOMB_X35_Y18_N30
\data_i|oRD[15]~798\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~798_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[5][15]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[1][15]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[5][15]~q\,
	datac => \data_i|rMEM[1][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~798_combout\);

-- Location: LCCOMB_X31_Y15_N8
\data_i|oRD[15]~799\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~799_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~798_combout\ & ((\data_i|rMEM[13][15]~q\))) # (!\data_i|oRD[15]~798_combout\ & (\data_i|rMEM[9][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~798_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[9][15]~q\,
	datac => \data_i|rMEM[13][15]~q\,
	datad => \data_i|oRD[15]~798_combout\,
	combout => \data_i|oRD[15]~799_combout\);

-- Location: LCCOMB_X32_Y14_N30
\data_i|oRD[15]~807\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~807_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[15]~804_combout\ & (\data_i|oRD[15]~806_combout\)) # (!\data_i|oRD[15]~804_combout\ & ((\data_i|oRD[15]~799_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[15]~804_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[15]~804_combout\,
	datac => \data_i|oRD[15]~806_combout\,
	datad => \data_i|oRD[15]~799_combout\,
	combout => \data_i|oRD[15]~807_combout\);

-- Location: FF_X34_Y11_N7
\data_i|rMEM[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][15]~q\);

-- Location: FF_X30_Y10_N21
\data_i|rMEM[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][15]~q\);

-- Location: FF_X30_Y10_N31
\data_i|rMEM[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][15]~q\);

-- Location: LCCOMB_X30_Y10_N30
\data_i|oRD[15]~795\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~795_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[23][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[22][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[23][15]~q\,
	datac => \data_i|rMEM[22][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[15]~795_combout\);

-- Location: FF_X31_Y10_N23
\data_i|rMEM[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][15]~q\);

-- Location: LCCOMB_X31_Y10_N22
\data_i|oRD[15]~796\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~796_combout\ = (\data_i|oRD[15]~795_combout\ & (((\data_i|rMEM[31][15]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[15]~795_combout\ & (\data_i|rMEM[30][15]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][15]~q\,
	datab => \data_i|oRD[15]~795_combout\,
	datac => \data_i|rMEM[31][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~796_combout\);

-- Location: FF_X35_Y16_N21
\data_i|rMEM[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][15]~q\);

-- Location: FF_X35_Y16_N27
\data_i|rMEM[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][15]~q\);

-- Location: LCCOMB_X30_Y8_N2
\data_i|rMEM[17][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[17][15]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(15),
	combout => \data_i|rMEM[17][15]~feeder_combout\);

-- Location: FF_X30_Y8_N3
\data_i|rMEM[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[17][15]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][15]~q\);

-- Location: FF_X36_Y16_N25
\data_i|rMEM[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][15]~q\);

-- Location: LCCOMB_X36_Y16_N24
\data_i|oRD[15]~792\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~792_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[17][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[17][15]~q\,
	datac => \data_i|rMEM[16][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[15]~792_combout\);

-- Location: LCCOMB_X35_Y16_N26
\data_i|oRD[15]~793\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~793_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[15]~792_combout\ & ((\data_i|rMEM[25][15]~q\))) # (!\data_i|oRD[15]~792_combout\ & (\data_i|rMEM[24][15]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[15]~792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][15]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[25][15]~q\,
	datad => \data_i|oRD[15]~792_combout\,
	combout => \data_i|oRD[15]~793_combout\);

-- Location: LCCOMB_X30_Y8_N28
\data_i|rMEM[21][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[21][15]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(15),
	combout => \data_i|rMEM[21][15]~feeder_combout\);

-- Location: FF_X30_Y8_N29
\data_i|rMEM[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[21][15]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][15]~q\);

-- Location: FF_X34_Y8_N21
\data_i|rMEM[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][15]~q\);

-- Location: LCCOMB_X34_Y8_N20
\data_i|oRD[15]~790\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~790_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[21][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[20][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[21][15]~q\,
	datac => \data_i|rMEM[20][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[15]~790_combout\);

-- Location: FF_X34_Y12_N21
\data_i|rMEM[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][15]~q\);

-- Location: FF_X34_Y12_N11
\data_i|rMEM[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][15]~q\);

-- Location: LCCOMB_X34_Y12_N20
\data_i|oRD[15]~791\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~791_combout\ = (\data_i|oRD[15]~790_combout\ & (((\data_i|rMEM[29][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[15]~790_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[28][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[15]~790_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[29][15]~q\,
	datad => \data_i|rMEM[28][15]~q\,
	combout => \data_i|oRD[15]~791_combout\);

-- Location: LCCOMB_X32_Y14_N4
\data_i|oRD[15]~794\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~794_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[15]~791_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[15]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[15]~793_combout\,
	datad => \data_i|oRD[15]~791_combout\,
	combout => \data_i|oRD[15]~794_combout\);

-- Location: FF_X27_Y19_N25
\data_i|rMEM[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][15]~q\);

-- Location: FF_X27_Y19_N19
\data_i|rMEM[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][15]~q\);

-- Location: LCCOMB_X27_Y19_N18
\data_i|oRD[15]~788\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~788_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][15]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][15]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[19][15]~q\,
	datac => \data_i|rMEM[18][15]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[15]~788_combout\);

-- Location: FF_X31_Y9_N21
\data_i|rMEM[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][15]~q\);

-- Location: FF_X31_Y9_N3
\data_i|rMEM[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][15]~q\);

-- Location: LCCOMB_X31_Y9_N20
\data_i|oRD[15]~789\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~789_combout\ = (\data_i|oRD[15]~788_combout\ & (((\data_i|rMEM[27][15]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[15]~788_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[26][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[15]~788_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[27][15]~q\,
	datad => \data_i|rMEM[26][15]~q\,
	combout => \data_i|oRD[15]~789_combout\);

-- Location: LCCOMB_X32_Y14_N10
\data_i|oRD[15]~797\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~797_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[15]~794_combout\ & (\data_i|oRD[15]~796_combout\)) # (!\data_i|oRD[15]~794_combout\ & ((\data_i|oRD[15]~789_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[15]~794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[15]~796_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[15]~794_combout\,
	datad => \data_i|oRD[15]~789_combout\,
	combout => \data_i|oRD[15]~797_combout\);

-- Location: LCCOMB_X32_Y14_N0
\data_i|oRD[15]~808\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~808_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[15]~797_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (\data_i|oRD[15]~807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[15]~807_combout\,
	datad => \data_i|oRD[15]~797_combout\,
	combout => \data_i|oRD[15]~808_combout\);

-- Location: LCCOMB_X32_Y14_N20
\data_i|oRD[15]~819\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~819_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[15]~808_combout\ & (\data_i|oRD[15]~818_combout\)) # (!\data_i|oRD[15]~808_combout\ & ((\data_i|oRD[15]~787_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[15]~808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|oRD[15]~818_combout\,
	datac => \data_i|oRD[15]~787_combout\,
	datad => \data_i|oRD[15]~808_combout\,
	combout => \data_i|oRD[15]~819_combout\);

-- Location: LCCOMB_X32_Y14_N12
\data_i|oRD[15]~1425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[15]~1425_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[15]~819_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[15]~819_combout\,
	combout => \data_i|oRD[15]~1425_combout\);

-- Location: FF_X32_Y14_N13
\reg_pipeline|r_d_wb|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[15]~1425_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(15));

-- Location: LCCOMB_X43_Y11_N30
\s_i_b_alu[15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[15]~16_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux79~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux79~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \regf_i|Mux79~1_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux79~3_combout\,
	combout => \s_i_b_alu[15]~16_combout\);

-- Location: FF_X43_Y11_N31
\reg_pipeline|r_b_alu|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[15]~16_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(15));

-- Location: LCCOMB_X38_Y8_N14
\reg_pipeline|r_y_mem|sREG[2]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~39_combout\ = (\cu_alu|Mux25~8_combout\) # ((\cu_alu|Mux22~7_combout\ & (!\cu_alu|Mux27~8_combout\ & \cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux25~8_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~39_combout\);

-- Location: LCCOMB_X37_Y7_N16
\reg_pipeline|r_y_mem|sREG[2]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~20_combout\ = (\reg_pipeline|r_ir_alu|sREG\(28) & (\reg_pipeline|r_ir_alu|sREG\(27) & !\reg_pipeline|r_ir_alu|sREG\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(28),
	datac => \reg_pipeline|r_ir_alu|sREG\(27),
	datad => \reg_pipeline|r_ir_alu|sREG\(26),
	combout => \reg_pipeline|r_y_mem|sREG[2]~20_combout\);

-- Location: LCCOMB_X37_Y7_N6
\reg_pipeline|r_y_mem|sREG[2]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~86_combout\ = (\reg_pipeline|r_ir_alu|sREG\(31) & (\reg_pipeline|r_ir_alu|sREG\(29) & (\reg_pipeline|r_ir_alu|sREG\(30) & \reg_pipeline|r_y_mem|sREG[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_alu|sREG\(31),
	datab => \reg_pipeline|r_ir_alu|sREG\(29),
	datac => \reg_pipeline|r_ir_alu|sREG\(30),
	datad => \reg_pipeline|r_y_mem|sREG[2]~20_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~86_combout\);

-- Location: LCCOMB_X37_Y8_N12
\reg_pipeline|r_y_mem|sREG[2]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~37_combout\ = (\cu_alu|Mux22~7_combout\ & (!\cu_alu|Mux27~8_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~86_combout\) # (\cu_alu|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~86_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~3_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~37_combout\);

-- Location: LCCOMB_X35_Y9_N22
\alu_i|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~7_combout\ = (\reg_pipeline|r_a_alu|sREG\(15)) # ((\reg_pipeline|r_b_alu|sREG\(15)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(15),
	datac => \reg_pipeline|r_b_alu|sREG\(15),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux16~7_combout\);

-- Location: LCCOMB_X38_Y8_N8
\reg_pipeline|r_y_mem|sREG[2]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~40_combout\ = (\cu_alu|Mux25~8_combout\) # ((\cu_alu|Mux27~8_combout\ & !\cu_alu|Mux26~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux25~8_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~40_combout\);

-- Location: LCCOMB_X35_Y9_N8
\alu_i|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux16~7_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(15))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(15),
	datab => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datac => \alu_i|Mux16~7_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux16~8_combout\);

-- Location: LCCOMB_X35_Y9_N14
\alu_i|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(15) & (\reg_pipeline|r_b_alu|sREG\(15))) # (!\reg_pipeline|r_a_alu|sREG\(15) & (!\reg_pipeline|r_b_alu|sREG\(15) & !\alu_i|Mux16~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(15),
	datab => \reg_pipeline|r_b_alu|sREG\(15),
	datac => \alu_i|Mux16~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux16~9_combout\);

-- Location: LCCOMB_X37_Y5_N30
\reg_pipeline|r_y_mem|sREG[8]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[8]~64_combout\ = (!\cu_alu|Mux22~7_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux27~8_combout\ & !\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[8]~64_combout\);

-- Location: FF_X41_Y13_N17
\regf_i|r3_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(14));

-- Location: FF_X43_Y14_N31
\regf_i|r2_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(14));

-- Location: FF_X44_Y14_N25
\regf_i|r1_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(14));

-- Location: FF_X44_Y14_N23
\regf_i|r0_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(14));

-- Location: LCCOMB_X44_Y14_N22
\regf_i|Mux48~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux48~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(14))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(14),
	datac => \regf_i|r0_i|sREG\(14),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux48~2_combout\);

-- Location: LCCOMB_X43_Y14_N30
\regf_i|Mux48~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux48~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux48~2_combout\ & (\regf_i|r3_i|sREG\(14))) # (!\regf_i|Mux48~2_combout\ & ((\regf_i|r2_i|sREG\(14)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(14),
	datac => \regf_i|r2_i|sREG\(14),
	datad => \regf_i|Mux48~2_combout\,
	combout => \regf_i|Mux48~3_combout\);

-- Location: FF_X43_Y13_N27
\regf_i|r7_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(14));

-- Location: FF_X42_Y13_N9
\regf_i|r6_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(14));

-- Location: FF_X42_Y13_N31
\regf_i|r4_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(14));

-- Location: LCCOMB_X42_Y13_N8
\regf_i|Mux48~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux48~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (\reg_pipeline|r_ir_rf|sREG\(17))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r6_i|sREG\(14))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- ((\regf_i|r4_i|sREG\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(14),
	datad => \regf_i|r4_i|sREG\(14),
	combout => \regf_i|Mux48~0_combout\);

-- Location: LCCOMB_X43_Y13_N4
\regf_i|Mux48~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux48~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux48~0_combout\ & (\regf_i|r7_i|sREG\(14))) # (!\regf_i|Mux48~0_combout\ & ((\regf_i|r5_i|sREG\(14)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(14),
	datac => \regf_i|r5_i|sREG\(14),
	datad => \regf_i|Mux48~0_combout\,
	combout => \regf_i|Mux48~1_combout\);

-- Location: LCCOMB_X44_Y8_N20
\regf_i|Mux48~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux48~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux48~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux48~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux48~3_combout\,
	datac => \regf_i|Mux48~1_combout\,
	datad => \reg_pipeline|r_ir_rf|sREG\(18),
	combout => \regf_i|Mux48~4_combout\);

-- Location: FF_X44_Y8_N21
\reg_pipeline|r_a_alu|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux48~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(14));

-- Location: LCCOMB_X37_Y9_N20
\alu_i|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~7_combout\ = (\reg_pipeline|r_a_alu|sREG\(14)) # ((\reg_pipeline|r_b_alu|sREG\(14)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(14),
	datac => \reg_pipeline|r_b_alu|sREG\(14),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux17~7_combout\);

-- Location: LCCOMB_X37_Y9_N2
\alu_i|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux17~7_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(14))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(14),
	datab => \alu_i|Mux17~7_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux17~8_combout\);

-- Location: LCCOMB_X37_Y9_N8
\alu_i|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(14) & (\reg_pipeline|r_b_alu|sREG\(14))) # (!\reg_pipeline|r_a_alu|sREG\(14) & (!\reg_pipeline|r_b_alu|sREG\(14) & !\alu_i|Mux17~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(14),
	datab => \reg_pipeline|r_b_alu|sREG\(14),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux17~8_combout\,
	combout => \alu_i|Mux17~9_combout\);

-- Location: LCCOMB_X37_Y6_N6
\reg_pipeline|r_y_mem|sREG[8]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[8]~62_combout\ = (!\cu_alu|Mux25~8_combout\ & \cu_alu|Mux22~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cu_alu|Mux25~8_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[8]~62_combout\);

-- Location: LCCOMB_X37_Y8_N28
\reg_pipeline|r_y_mem|sREG[2]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~80_combout\ = (!\cu_alu|Mux26~3_combout\ & (\cu_alu|Mux23~9_combout\ & ((!\cu_alu|Mux26~4_combout\) # (!\cu_alu|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux26~3_combout\,
	datab => \cu_alu|Mux26~0_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \cu_alu|Mux26~4_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~80_combout\);

-- Location: LCCOMB_X37_Y7_N0
\reg_pipeline|r_y_mem|sREG[2]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~54_combout\ = ((\reg_pipeline|r_b_alu|sREG\(4)) # (\cu_alu|Mux23~9_combout\)) # (!\cu_alu|Mux27~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux27~8_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \cu_alu|Mux23~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~54_combout\);

-- Location: LCCOMB_X37_Y6_N4
\reg_pipeline|r_y_mem|sREG[8]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[8]~63_combout\ = (\cu_alu|Mux22~7_combout\ & ((\cu_alu|Mux25~8_combout\) # ((\reg_pipeline|r_b_alu|sREG\(3) & !\reg_pipeline|r_y_mem|sREG[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~54_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[8]~63_combout\);

-- Location: LCCOMB_X36_Y5_N24
\alu_i|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~6_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & (!\reg_pipeline|r_y_mem|sREG[2]~80_combout\ & (!\cu_alu|Mux26~5_combout\ & !\reg_pipeline|r_y_mem|sREG[8]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	datac => \cu_alu|Mux26~5_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	combout => \alu_i|Mux23~6_combout\);

-- Location: LCCOMB_X36_Y5_N22
\alu_i|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~7_combout\ = (\cu_alu|Mux24~8_combout\) # ((\reg_pipeline|r_b_alu|sREG\(4) & (!\cu_alu|Mux27~8_combout\ & \alu_i|Mux23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux24~8_combout\,
	datad => \alu_i|Mux23~6_combout\,
	combout => \alu_i|Mux23~7_combout\);

-- Location: FF_X43_Y16_N19
\regf_i|r2_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(13));

-- Location: FF_X42_Y16_N1
\regf_i|r3_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(13));

-- Location: FF_X42_Y16_N19
\regf_i|r1_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(13));

-- Location: FF_X43_Y16_N5
\regf_i|r0_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(13));

-- Location: LCCOMB_X43_Y16_N4
\regf_i|Mux81~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux81~0_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & (\regf_i|r1_i|sREG\(13))) # (!\sRA2[0]~1_combout\ & ((\regf_i|r0_i|sREG\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r1_i|sREG\(13),
	datac => \regf_i|r0_i|sREG\(13),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux81~0_combout\);

-- Location: LCCOMB_X42_Y16_N0
\regf_i|Mux81~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux81~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux81~0_combout\ & ((\regf_i|r3_i|sREG\(13)))) # (!\regf_i|Mux81~0_combout\ & (\regf_i|r2_i|sREG\(13))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(13),
	datac => \regf_i|r3_i|sREG\(13),
	datad => \regf_i|Mux81~0_combout\,
	combout => \regf_i|Mux81~1_combout\);

-- Location: FF_X36_Y13_N1
\regf_i|r7_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(13));

-- Location: FF_X38_Y13_N17
\regf_i|r5_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(13));

-- Location: FF_X42_Y13_N23
\regf_i|r6_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(13));

-- Location: LCCOMB_X42_Y13_N22
\regf_i|Mux81~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux81~2_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(13)))) # (!\sRA2[1]~0_combout\ & (\regf_i|r4_i|sREG\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r4_i|sREG\(13),
	datac => \regf_i|r6_i|sREG\(13),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux81~2_combout\);

-- Location: LCCOMB_X42_Y13_N26
\regf_i|Mux81~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux81~3_combout\ = (\regf_i|Mux81~2_combout\ & ((\regf_i|r7_i|sREG\(13)) # ((!\sRA2[0]~1_combout\)))) # (!\regf_i|Mux81~2_combout\ & (((\regf_i|r5_i|sREG\(13) & \sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(13),
	datab => \regf_i|r5_i|sREG\(13),
	datac => \regf_i|Mux81~2_combout\,
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux81~3_combout\);

-- Location: LCCOMB_X46_Y16_N6
\reg_pipeline|r_b_alu|sREG[13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[13]~7_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux81~3_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux81~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux81~1_combout\,
	datad => \regf_i|Mux81~3_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[13]~7_combout\);

-- Location: FF_X46_Y16_N7
\reg_pipeline|r_d_alu|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[13]~7_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(13));

-- Location: LCCOMB_X35_Y17_N20
\reg_pipeline|r_d_mem|sREG[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[13]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(13),
	combout => \reg_pipeline|r_d_mem|sREG[13]~feeder_combout\);

-- Location: FF_X35_Y17_N21
\reg_pipeline|r_d_mem|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(13));

-- Location: FF_X24_Y12_N29
\data_i|rMEM[61][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][13]~q\);

-- Location: FF_X24_Y12_N31
\data_i|rMEM[63][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][13]~q\);

-- Location: FF_X34_Y12_N29
\data_i|rMEM[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][13]~q\);

-- Location: FF_X28_Y8_N31
\data_i|rMEM[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][13]~q\);

-- Location: LCCOMB_X34_Y12_N28
\data_i|oRD[13]~900\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~900_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[31][13]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[29][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[29][13]~q\,
	datad => \data_i|rMEM[31][13]~q\,
	combout => \data_i|oRD[13]~900_combout\);

-- Location: LCCOMB_X24_Y12_N30
\data_i|oRD[13]~901\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~901_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~900_combout\ & ((\data_i|rMEM[63][13]~q\))) # (!\data_i|oRD[13]~900_combout\ & (\data_i|rMEM[61][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[61][13]~q\,
	datac => \data_i|rMEM[63][13]~q\,
	datad => \data_i|oRD[13]~900_combout\,
	combout => \data_i|oRD[13]~901_combout\);

-- Location: LCCOMB_X26_Y15_N18
\data_i|rMEM[60][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[60][13]~feeder_combout\);

-- Location: FF_X26_Y15_N19
\data_i|rMEM[60][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][13]~q\);

-- Location: FF_X25_Y15_N29
\data_i|rMEM[62][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][13]~q\);

-- Location: LCCOMB_X34_Y11_N4
\data_i|rMEM[30][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[30][13]~feeder_combout\);

-- Location: FF_X34_Y11_N5
\data_i|rMEM[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][13]~q\);

-- Location: FF_X30_Y7_N7
\data_i|rMEM[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][13]~q\);

-- Location: LCCOMB_X30_Y7_N6
\data_i|oRD[13]~893\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~893_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[30][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[28][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[30][13]~q\,
	datac => \data_i|rMEM[28][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~893_combout\);

-- Location: LCCOMB_X25_Y15_N28
\data_i|oRD[13]~894\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~894_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~893_combout\ & ((\data_i|rMEM[62][13]~q\))) # (!\data_i|oRD[13]~893_combout\ & (\data_i|rMEM[60][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[60][13]~q\,
	datac => \data_i|rMEM[62][13]~q\,
	datad => \data_i|oRD[13]~893_combout\,
	combout => \data_i|oRD[13]~894_combout\);

-- Location: FF_X19_Y15_N11
\data_i|rMEM[56][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][13]~q\);

-- Location: FF_X19_Y15_N25
\data_i|rMEM[58][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][13]~q\);

-- Location: FF_X20_Y15_N17
\data_i|rMEM[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][13]~q\);

-- Location: FF_X20_Y15_N31
\data_i|rMEM[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][13]~q\);

-- Location: LCCOMB_X20_Y15_N30
\data_i|oRD[13]~897\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~897_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[26][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[24][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[26][13]~q\,
	datac => \data_i|rMEM[24][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~897_combout\);

-- Location: LCCOMB_X20_Y15_N4
\data_i|oRD[13]~898\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~898_combout\ = (\data_i|oRD[13]~897_combout\ & (((\data_i|rMEM[58][13]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[13]~897_combout\ & (\data_i|rMEM[56][13]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][13]~q\,
	datab => \data_i|rMEM[58][13]~q\,
	datac => \data_i|oRD[13]~897_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~898_combout\);

-- Location: LCCOMB_X29_Y9_N18
\data_i|rMEM[57][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[57][13]~feeder_combout\);

-- Location: FF_X29_Y9_N19
\data_i|rMEM[57][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][13]~q\);

-- Location: FF_X27_Y9_N29
\data_i|rMEM[59][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][13]~q\);

-- Location: FF_X28_Y7_N29
\data_i|rMEM[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][13]~q\);

-- Location: FF_X28_Y7_N27
\data_i|rMEM[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][13]~q\);

-- Location: LCCOMB_X28_Y7_N26
\data_i|oRD[13]~895\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~895_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[27][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[25][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[27][13]~q\,
	datac => \data_i|rMEM[25][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~895_combout\);

-- Location: LCCOMB_X27_Y9_N28
\data_i|oRD[13]~896\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~896_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~895_combout\ & ((\data_i|rMEM[59][13]~q\))) # (!\data_i|oRD[13]~895_combout\ & (\data_i|rMEM[57][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][13]~q\,
	datac => \data_i|rMEM[59][13]~q\,
	datad => \data_i|oRD[13]~895_combout\,
	combout => \data_i|oRD[13]~896_combout\);

-- Location: LCCOMB_X21_Y11_N12
\data_i|oRD[13]~899\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~899_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[13]~896_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[13]~898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[13]~898_combout\,
	datad => \data_i|oRD[13]~896_combout\,
	combout => \data_i|oRD[13]~899_combout\);

-- Location: LCCOMB_X21_Y11_N22
\data_i|oRD[13]~902\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~902_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[13]~899_combout\ & (\data_i|oRD[13]~901_combout\)) # (!\data_i|oRD[13]~899_combout\ & ((\data_i|oRD[13]~894_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[13]~899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[13]~901_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[13]~894_combout\,
	datad => \data_i|oRD[13]~899_combout\,
	combout => \data_i|oRD[13]~902_combout\);

-- Location: LCCOMB_X24_Y6_N24
\data_i|rMEM[23][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[23][13]~feeder_combout\);

-- Location: FF_X24_Y6_N25
\data_i|rMEM[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][13]~q\);

-- Location: FF_X21_Y6_N31
\data_i|rMEM[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][13]~q\);

-- Location: LCCOMB_X21_Y6_N30
\data_i|oRD[13]~869\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~869_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][13]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][13]~q\,
	datac => \data_i|rMEM[19][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[13]~869_combout\);

-- Location: LCCOMB_X21_Y14_N18
\data_i|rMEM[51][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[51][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[51][13]~feeder_combout\);

-- Location: FF_X21_Y14_N19
\data_i|rMEM[51][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[51][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][13]~q\);

-- Location: FF_X21_Y14_N21
\data_i|rMEM[55][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][13]~q\);

-- Location: LCCOMB_X21_Y14_N20
\data_i|oRD[13]~870\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~870_combout\ = (\data_i|oRD[13]~869_combout\ & (((\data_i|rMEM[55][13]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[13]~869_combout\ & (\data_i|rMEM[51][13]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[13]~869_combout\,
	datab => \data_i|rMEM[51][13]~q\,
	datac => \data_i|rMEM[55][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~870_combout\);

-- Location: FF_X24_Y8_N3
\data_i|rMEM[54][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][13]~q\);

-- Location: FF_X21_Y9_N13
\data_i|rMEM[50][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][13]~q\);

-- Location: LCCOMB_X26_Y6_N16
\data_i|rMEM[22][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[22][13]~feeder_combout\);

-- Location: FF_X26_Y6_N17
\data_i|rMEM[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][13]~q\);

-- Location: FF_X21_Y6_N17
\data_i|rMEM[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][13]~q\);

-- Location: LCCOMB_X21_Y6_N16
\data_i|oRD[13]~862\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~862_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[22][13]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[18][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[22][13]~q\,
	datac => \data_i|rMEM[18][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[13]~862_combout\);

-- Location: LCCOMB_X21_Y9_N12
\data_i|oRD[13]~863\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~863_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~862_combout\ & (\data_i|rMEM[54][13]~q\)) # (!\data_i|oRD[13]~862_combout\ & ((\data_i|rMEM[50][13]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[54][13]~q\,
	datac => \data_i|rMEM[50][13]~q\,
	datad => \data_i|oRD[13]~862_combout\,
	combout => \data_i|oRD[13]~863_combout\);

-- Location: LCCOMB_X25_Y8_N12
\data_i|rMEM[48][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[48][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[48][13]~feeder_combout\);

-- Location: FF_X25_Y8_N13
\data_i|rMEM[48][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[48][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][13]~q\);

-- Location: FF_X24_Y8_N9
\data_i|rMEM[52][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][13]~q\);

-- Location: FF_X27_Y6_N3
\data_i|rMEM[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][13]~q\);

-- Location: FF_X26_Y8_N1
\data_i|rMEM[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][13]~q\);

-- Location: LCCOMB_X26_Y8_N0
\data_i|oRD[13]~866\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~866_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[20][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[16][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][13]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[16][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~866_combout\);

-- Location: LCCOMB_X24_Y8_N8
\data_i|oRD[13]~867\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~867_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~866_combout\ & ((\data_i|rMEM[52][13]~q\))) # (!\data_i|oRD[13]~866_combout\ & (\data_i|rMEM[48][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[48][13]~q\,
	datac => \data_i|rMEM[52][13]~q\,
	datad => \data_i|oRD[13]~866_combout\,
	combout => \data_i|oRD[13]~867_combout\);

-- Location: LCCOMB_X29_Y9_N8
\data_i|rMEM[49][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[49][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[49][13]~feeder_combout\);

-- Location: FF_X29_Y9_N9
\data_i|rMEM[49][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[49][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][13]~q\);

-- Location: FF_X17_Y11_N17
\data_i|rMEM[53][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][13]~q\);

-- Location: FF_X29_Y6_N15
\data_i|rMEM[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][13]~q\);

-- Location: FF_X20_Y10_N1
\data_i|rMEM[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][13]~q\);

-- Location: LCCOMB_X20_Y10_N0
\data_i|oRD[13]~864\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~864_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][13]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~864_combout\);

-- Location: LCCOMB_X17_Y11_N16
\data_i|oRD[13]~865\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~865_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~864_combout\ & ((\data_i|rMEM[53][13]~q\))) # (!\data_i|oRD[13]~864_combout\ & (\data_i|rMEM[49][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][13]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[53][13]~q\,
	datad => \data_i|oRD[13]~864_combout\,
	combout => \data_i|oRD[13]~865_combout\);

-- Location: LCCOMB_X21_Y11_N18
\data_i|oRD[13]~868\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~868_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[13]~865_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[13]~867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[13]~867_combout\,
	datad => \data_i|oRD[13]~865_combout\,
	combout => \data_i|oRD[13]~868_combout\);

-- Location: LCCOMB_X21_Y11_N8
\data_i|oRD[13]~871\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~871_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[13]~868_combout\ & (\data_i|oRD[13]~870_combout\)) # (!\data_i|oRD[13]~868_combout\ & ((\data_i|oRD[13]~863_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[13]~868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[13]~870_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[13]~863_combout\,
	datad => \data_i|oRD[13]~868_combout\,
	combout => \data_i|oRD[13]~871_combout\);

-- Location: FF_X21_Y13_N23
\data_i|rMEM[33][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][13]~q\);

-- Location: FF_X21_Y13_N21
\data_i|rMEM[35][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][13]~q\);

-- Location: FF_X20_Y13_N29
\data_i|rMEM[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][13]~q\);

-- Location: FF_X20_Y13_N31
\data_i|rMEM[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][13]~q\);

-- Location: LCCOMB_X20_Y13_N30
\data_i|oRD[13]~884\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~884_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[3][13]~q\,
	datac => \data_i|rMEM[1][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~884_combout\);

-- Location: LCCOMB_X21_Y13_N20
\data_i|oRD[13]~885\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~885_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~884_combout\ & ((\data_i|rMEM[35][13]~q\))) # (!\data_i|oRD[13]~884_combout\ & (\data_i|rMEM[33][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][13]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][13]~q\,
	datad => \data_i|oRD[13]~884_combout\,
	combout => \data_i|oRD[13]~885_combout\);

-- Location: LCCOMB_X21_Y8_N16
\data_i|rMEM[32][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[32][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[32][13]~feeder_combout\);

-- Location: FF_X21_Y8_N17
\data_i|rMEM[32][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[32][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][13]~q\);

-- Location: FF_X21_Y9_N3
\data_i|rMEM[34][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][13]~q\);

-- Location: FF_X22_Y9_N5
\data_i|rMEM[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][13]~q\);

-- Location: FF_X22_Y9_N7
\data_i|rMEM[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][13]~q\);

-- Location: LCCOMB_X22_Y9_N6
\data_i|oRD[13]~886\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~886_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[2][13]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[2][13]~q\,
	datac => \data_i|rMEM[0][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[13]~886_combout\);

-- Location: LCCOMB_X21_Y9_N2
\data_i|oRD[13]~887\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~887_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~886_combout\ & ((\data_i|rMEM[34][13]~q\))) # (!\data_i|oRD[13]~886_combout\ & (\data_i|rMEM[32][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[32][13]~q\,
	datac => \data_i|rMEM[34][13]~q\,
	datad => \data_i|oRD[13]~886_combout\,
	combout => \data_i|oRD[13]~887_combout\);

-- Location: LCCOMB_X21_Y11_N30
\data_i|oRD[13]~888\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~888_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[13]~885_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[13]~887_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[13]~885_combout\,
	datad => \data_i|oRD[13]~887_combout\,
	combout => \data_i|oRD[13]~888_combout\);

-- Location: FF_X21_Y10_N7
\data_i|rMEM[36][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][13]~q\);

-- Location: FF_X21_Y10_N1
\data_i|rMEM[38][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][13]~q\);

-- Location: FF_X25_Y6_N7
\data_i|rMEM[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][13]~q\);

-- Location: FF_X28_Y6_N19
\data_i|rMEM[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][13]~q\);

-- Location: LCCOMB_X28_Y6_N18
\data_i|oRD[13]~882\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~882_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[6][13]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[6][13]~q\,
	datac => \data_i|rMEM[4][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[13]~882_combout\);

-- Location: LCCOMB_X21_Y10_N0
\data_i|oRD[13]~883\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~883_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~882_combout\ & ((\data_i|rMEM[38][13]~q\))) # (!\data_i|oRD[13]~882_combout\ & (\data_i|rMEM[36][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][13]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[38][13]~q\,
	datad => \data_i|oRD[13]~882_combout\,
	combout => \data_i|oRD[13]~883_combout\);

-- Location: FF_X20_Y7_N17
\data_i|rMEM[37][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][13]~q\);

-- Location: FF_X20_Y7_N23
\data_i|rMEM[39][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][13]~q\);

-- Location: LCCOMB_X28_Y5_N28
\data_i|rMEM[7][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[7][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[7][13]~feeder_combout\);

-- Location: FF_X28_Y5_N29
\data_i|rMEM[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[7][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][13]~q\);

-- Location: FF_X27_Y5_N25
\data_i|rMEM[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][13]~q\);

-- Location: LCCOMB_X27_Y5_N24
\data_i|oRD[13]~889\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~889_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[7][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[5][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[7][13]~q\,
	datac => \data_i|rMEM[5][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~889_combout\);

-- Location: LCCOMB_X20_Y7_N22
\data_i|oRD[13]~890\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~890_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~889_combout\ & ((\data_i|rMEM[39][13]~q\))) # (!\data_i|oRD[13]~889_combout\ & (\data_i|rMEM[37][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[37][13]~q\,
	datac => \data_i|rMEM[39][13]~q\,
	datad => \data_i|oRD[13]~889_combout\,
	combout => \data_i|oRD[13]~890_combout\);

-- Location: LCCOMB_X21_Y11_N4
\data_i|oRD[13]~891\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~891_combout\ = (\data_i|oRD[13]~888_combout\ & (((\data_i|oRD[13]~890_combout\) # (!\reg_pipeline|r_y_mem|sREG\(4))))) # (!\data_i|oRD[13]~888_combout\ & (\data_i|oRD[13]~883_combout\ & (\reg_pipeline|r_y_mem|sREG\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[13]~888_combout\,
	datab => \data_i|oRD[13]~883_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[13]~890_combout\,
	combout => \data_i|oRD[13]~891_combout\);

-- Location: FF_X20_Y11_N23
\data_i|rMEM[46][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][13]~q\);

-- Location: FF_X20_Y11_N13
\data_i|rMEM[47][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][13]~q\);

-- Location: LCCOMB_X19_Y10_N16
\data_i|rMEM[15][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[15][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[15][13]~feeder_combout\);

-- Location: FF_X19_Y10_N17
\data_i|rMEM[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[15][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][13]~q\);

-- Location: FF_X19_Y12_N31
\data_i|rMEM[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][13]~q\);

-- Location: LCCOMB_X19_Y12_N30
\data_i|oRD[13]~879\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~879_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][13]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][13]~q\,
	datac => \data_i|rMEM[14][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[13]~879_combout\);

-- Location: LCCOMB_X20_Y11_N12
\data_i|oRD[13]~880\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~880_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~879_combout\ & ((\data_i|rMEM[47][13]~q\))) # (!\data_i|oRD[13]~879_combout\ & (\data_i|rMEM[46][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][13]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[47][13]~q\,
	datad => \data_i|oRD[13]~879_combout\,
	combout => \data_i|oRD[13]~880_combout\);

-- Location: FF_X32_Y11_N21
\data_i|rMEM[44][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][13]~q\);

-- Location: FF_X32_Y11_N7
\data_i|rMEM[45][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][13]~q\);

-- Location: LCCOMB_X32_Y7_N14
\data_i|rMEM[13][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[13][13]~feeder_combout\);

-- Location: FF_X32_Y7_N15
\data_i|rMEM[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][13]~q\);

-- Location: FF_X35_Y11_N15
\data_i|rMEM[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][13]~q\);

-- Location: LCCOMB_X35_Y11_N14
\data_i|oRD[13]~874\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~874_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[13][13]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[13][13]~q\,
	datac => \data_i|rMEM[12][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[13]~874_combout\);

-- Location: LCCOMB_X32_Y11_N6
\data_i|oRD[13]~875\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~875_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~874_combout\ & ((\data_i|rMEM[45][13]~q\))) # (!\data_i|oRD[13]~874_combout\ & (\data_i|rMEM[44][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][13]~q\,
	datac => \data_i|rMEM[45][13]~q\,
	datad => \data_i|oRD[13]~874_combout\,
	combout => \data_i|oRD[13]~875_combout\);

-- Location: FF_X21_Y11_N27
\data_i|rMEM[40][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][13]~q\);

-- Location: FF_X21_Y11_N21
\data_i|rMEM[41][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][13]~q\);

-- Location: LCCOMB_X32_Y7_N12
\data_i|rMEM[9][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][13]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(13),
	combout => \data_i|rMEM[9][13]~feeder_combout\);

-- Location: FF_X32_Y7_N13
\data_i|rMEM[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][13]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][13]~q\);

-- Location: FF_X31_Y7_N29
\data_i|rMEM[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][13]~q\);

-- Location: LCCOMB_X31_Y7_N28
\data_i|oRD[13]~876\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~876_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[9][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[8][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[9][13]~q\,
	datac => \data_i|rMEM[8][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~876_combout\);

-- Location: LCCOMB_X21_Y11_N20
\data_i|oRD[13]~877\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~877_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~876_combout\ & ((\data_i|rMEM[41][13]~q\))) # (!\data_i|oRD[13]~876_combout\ & (\data_i|rMEM[40][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][13]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[41][13]~q\,
	datad => \data_i|oRD[13]~876_combout\,
	combout => \data_i|oRD[13]~877_combout\);

-- Location: LCCOMB_X21_Y11_N14
\data_i|oRD[13]~878\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~878_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[13]~875_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[13]~877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[13]~875_combout\,
	datad => \data_i|oRD[13]~877_combout\,
	combout => \data_i|oRD[13]~878_combout\);

-- Location: FF_X27_Y14_N3
\data_i|rMEM[42][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][13]~q\);

-- Location: FF_X27_Y14_N17
\data_i|rMEM[43][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][13]~q\);

-- Location: FF_X33_Y6_N17
\data_i|rMEM[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][13]~q\);

-- Location: FF_X33_Y6_N7
\data_i|rMEM[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][13]~q\);

-- Location: LCCOMB_X33_Y6_N6
\data_i|oRD[13]~872\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~872_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[11][13]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[10][13]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[11][13]~q\,
	datac => \data_i|rMEM[10][13]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[13]~872_combout\);

-- Location: LCCOMB_X27_Y14_N16
\data_i|oRD[13]~873\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~873_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[13]~872_combout\ & ((\data_i|rMEM[43][13]~q\))) # (!\data_i|oRD[13]~872_combout\ & (\data_i|rMEM[42][13]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[13]~872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[42][13]~q\,
	datac => \data_i|rMEM[43][13]~q\,
	datad => \data_i|oRD[13]~872_combout\,
	combout => \data_i|oRD[13]~873_combout\);

-- Location: LCCOMB_X21_Y11_N0
\data_i|oRD[13]~881\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~881_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[13]~878_combout\ & (\data_i|oRD[13]~880_combout\)) # (!\data_i|oRD[13]~878_combout\ & ((\data_i|oRD[13]~873_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[13]~878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[13]~880_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[13]~878_combout\,
	datad => \data_i|oRD[13]~873_combout\,
	combout => \data_i|oRD[13]~881_combout\);

-- Location: LCCOMB_X21_Y11_N10
\data_i|oRD[13]~892\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~892_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|oRD[13]~881_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|oRD[13]~891_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[13]~891_combout\,
	datad => \data_i|oRD[13]~881_combout\,
	combout => \data_i|oRD[13]~892_combout\);

-- Location: LCCOMB_X21_Y11_N24
\data_i|oRD[13]~903\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~903_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[13]~892_combout\ & (\data_i|oRD[13]~902_combout\)) # (!\data_i|oRD[13]~892_combout\ & ((\data_i|oRD[13]~871_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[13]~892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[13]~902_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[13]~871_combout\,
	datad => \data_i|oRD[13]~892_combout\,
	combout => \data_i|oRD[13]~903_combout\);

-- Location: LCCOMB_X33_Y11_N30
\data_i|oRD[13]~1427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[13]~1427_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[13]~903_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[13]~903_combout\,
	combout => \data_i|oRD[13]~1427_combout\);

-- Location: FF_X33_Y11_N31
\reg_pipeline|r_d_wb|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[13]~1427_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(13));

-- Location: LCCOMB_X46_Y16_N28
\reg_pipeline|r_b_alu|sREG[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[13]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[13]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[13]~7_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[13]~feeder_combout\);

-- Location: FF_X46_Y16_N29
\reg_pipeline|r_b_alu|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[13]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(13));

-- Location: LCCOMB_X35_Y5_N26
\alu_i|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~37_combout\ & ((\reg_pipeline|r_b_alu|sREG\(13)) # (\reg_pipeline|r_a_alu|sREG\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(13),
	datac => \reg_pipeline|r_a_alu|sREG\(13),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux18~7_combout\);

-- Location: LCCOMB_X35_Y5_N16
\alu_i|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\alu_i|Mux18~7_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(13) & 
-- ((\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(13),
	datac => \alu_i|Mux18~7_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux18~8_combout\);

-- Location: LCCOMB_X35_Y5_N30
\alu_i|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(13) & (\reg_pipeline|r_a_alu|sREG\(13))) # (!\reg_pipeline|r_b_alu|sREG\(13) & (!\reg_pipeline|r_a_alu|sREG\(13) & \alu_i|Mux18~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(13),
	datab => \reg_pipeline|r_a_alu|sREG\(13),
	datac => \alu_i|Mux18~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux18~9_combout\);

-- Location: FF_X39_Y13_N11
\reg_pipeline|r_d_alu|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[12]~6_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(12));

-- Location: LCCOMB_X39_Y13_N16
\reg_pipeline|r_d_mem|sREG[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[12]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(12),
	combout => \reg_pipeline|r_d_mem|sREG[12]~feeder_combout\);

-- Location: FF_X39_Y13_N17
\reg_pipeline|r_d_mem|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(12));

-- Location: FF_X26_Y10_N13
\data_i|rMEM[46][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][12]~q\);

-- Location: FF_X26_Y10_N11
\data_i|rMEM[44][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][12]~q\);

-- Location: FF_X21_Y10_N5
\data_i|rMEM[36][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][12]~q\);

-- Location: FF_X21_Y10_N3
\data_i|rMEM[38][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][12]~q\);

-- Location: LCCOMB_X21_Y10_N4
\data_i|oRD[12]~904\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~904_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[38][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[36][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[36][12]~q\,
	datad => \data_i|rMEM[38][12]~q\,
	combout => \data_i|oRD[12]~904_combout\);

-- Location: LCCOMB_X26_Y10_N10
\data_i|oRD[12]~905\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~905_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~904_combout\ & (\data_i|rMEM[46][12]~q\)) # (!\data_i|oRD[12]~904_combout\ & ((\data_i|rMEM[44][12]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][12]~q\,
	datad => \data_i|oRD[12]~904_combout\,
	combout => \data_i|oRD[12]~905_combout\);

-- Location: LCCOMB_X28_Y15_N14
\data_i|rMEM[45][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[45][12]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(12),
	combout => \data_i|rMEM[45][12]~feeder_combout\);

-- Location: FF_X28_Y15_N15
\data_i|rMEM[45][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[45][12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][12]~q\);

-- Location: FF_X28_Y15_N17
\data_i|rMEM[47][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][12]~q\);

-- Location: FF_X28_Y18_N29
\data_i|rMEM[39][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][12]~q\);

-- Location: FF_X28_Y18_N31
\data_i|rMEM[37][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][12]~q\);

-- Location: LCCOMB_X28_Y18_N30
\data_i|oRD[12]~911\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~911_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[39][12]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[37][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[12]~911_combout\);

-- Location: LCCOMB_X28_Y15_N16
\data_i|oRD[12]~912\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~912_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~911_combout\ & ((\data_i|rMEM[47][12]~q\))) # (!\data_i|oRD[12]~911_combout\ & (\data_i|rMEM[45][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[45][12]~q\,
	datac => \data_i|rMEM[47][12]~q\,
	datad => \data_i|oRD[12]~911_combout\,
	combout => \data_i|oRD[12]~912_combout\);

-- Location: LCCOMB_X32_Y13_N4
\data_i|rMEM[40][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[40][12]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(12),
	combout => \data_i|rMEM[40][12]~feeder_combout\);

-- Location: FF_X32_Y13_N5
\data_i|rMEM[40][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[40][12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][12]~q\);

-- Location: FF_X33_Y15_N23
\data_i|rMEM[42][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][12]~q\);

-- Location: FF_X22_Y10_N7
\data_i|rMEM[32][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][12]~q\);

-- Location: FF_X24_Y10_N19
\data_i|rMEM[34][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][12]~q\);

-- Location: LCCOMB_X22_Y10_N6
\data_i|oRD[12]~908\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~908_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][12]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[32][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][12]~q\,
	datad => \data_i|rMEM[34][12]~q\,
	combout => \data_i|oRD[12]~908_combout\);

-- Location: LCCOMB_X33_Y15_N22
\data_i|oRD[12]~909\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~909_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~908_combout\ & ((\data_i|rMEM[42][12]~q\))) # (!\data_i|oRD[12]~908_combout\ & (\data_i|rMEM[40][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[42][12]~q\,
	datad => \data_i|oRD[12]~908_combout\,
	combout => \data_i|oRD[12]~909_combout\);

-- Location: LCCOMB_X32_Y13_N10
\data_i|rMEM[41][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[41][12]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(12),
	combout => \data_i|rMEM[41][12]~feeder_combout\);

-- Location: FF_X32_Y13_N11
\data_i|rMEM[41][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[41][12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][12]~q\);

-- Location: FF_X33_Y15_N13
\data_i|rMEM[43][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][12]~q\);

-- Location: FF_X30_Y19_N27
\data_i|rMEM[33][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][12]~q\);

-- Location: FF_X30_Y19_N25
\data_i|rMEM[35][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][12]~q\);

-- Location: LCCOMB_X30_Y19_N26
\data_i|oRD[12]~906\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~906_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[35][12]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[33][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[33][12]~q\,
	datad => \data_i|rMEM[35][12]~q\,
	combout => \data_i|oRD[12]~906_combout\);

-- Location: LCCOMB_X33_Y15_N12
\data_i|oRD[12]~907\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~907_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~906_combout\ & ((\data_i|rMEM[43][12]~q\))) # (!\data_i|oRD[12]~906_combout\ & (\data_i|rMEM[41][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[43][12]~q\,
	datad => \data_i|oRD[12]~906_combout\,
	combout => \data_i|oRD[12]~907_combout\);

-- Location: LCCOMB_X33_Y15_N24
\data_i|oRD[12]~910\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~910_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(4)) # (\data_i|oRD[12]~907_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[12]~909_combout\ & (!\reg_pipeline|r_y_mem|sREG\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[12]~909_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[12]~907_combout\,
	combout => \data_i|oRD[12]~910_combout\);

-- Location: LCCOMB_X33_Y15_N6
\data_i|oRD[12]~913\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~913_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[12]~910_combout\ & ((\data_i|oRD[12]~912_combout\))) # (!\data_i|oRD[12]~910_combout\ & (\data_i|oRD[12]~905_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[12]~910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[12]~905_combout\,
	datab => \data_i|oRD[12]~912_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[12]~910_combout\,
	combout => \data_i|oRD[12]~913_combout\);

-- Location: FF_X28_Y14_N15
\data_i|rMEM[59][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][12]~q\);

-- Location: FF_X28_Y14_N1
\data_i|rMEM[63][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][12]~q\);

-- Location: FF_X21_Y14_N27
\data_i|rMEM[55][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][12]~q\);

-- Location: FF_X24_Y14_N7
\data_i|rMEM[51][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][12]~q\);

-- Location: LCCOMB_X24_Y14_N6
\data_i|oRD[12]~942\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~942_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[55][12]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[51][12]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[51][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[12]~942_combout\);

-- Location: LCCOMB_X28_Y14_N0
\data_i|oRD[12]~943\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~943_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~942_combout\ & ((\data_i|rMEM[63][12]~q\))) # (!\data_i|oRD[12]~942_combout\ & (\data_i|rMEM[59][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[59][12]~q\,
	datac => \data_i|rMEM[63][12]~q\,
	datad => \data_i|oRD[12]~942_combout\,
	combout => \data_i|oRD[12]~943_combout\);

-- Location: FF_X29_Y17_N27
\data_i|rMEM[57][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][12]~q\);

-- Location: FF_X29_Y17_N9
\data_i|rMEM[61][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][12]~q\);

-- Location: FF_X31_Y16_N25
\data_i|rMEM[53][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][12]~q\);

-- Location: FF_X31_Y16_N11
\data_i|rMEM[49][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][12]~q\);

-- Location: LCCOMB_X31_Y16_N10
\data_i|oRD[12]~935\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~935_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[53][12]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[49][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[53][12]~q\,
	datac => \data_i|rMEM[49][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[12]~935_combout\);

-- Location: LCCOMB_X29_Y17_N8
\data_i|oRD[12]~936\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~936_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~935_combout\ & ((\data_i|rMEM[61][12]~q\))) # (!\data_i|oRD[12]~935_combout\ & (\data_i|rMEM[57][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~935_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[57][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[61][12]~q\,
	datad => \data_i|oRD[12]~935_combout\,
	combout => \data_i|oRD[12]~936_combout\);

-- Location: FF_X29_Y7_N23
\data_i|rMEM[52][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][12]~q\);

-- Location: FF_X29_Y7_N17
\data_i|rMEM[60][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][12]~q\);

-- Location: FF_X28_Y13_N15
\data_i|rMEM[56][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][12]~q\);

-- Location: FF_X28_Y13_N5
\data_i|rMEM[48][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][12]~q\);

-- Location: LCCOMB_X28_Y13_N4
\data_i|oRD[12]~939\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~939_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[56][12]~q\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[48][12]~q\ & !\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[56][12]~q\,
	datac => \data_i|rMEM[48][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[12]~939_combout\);

-- Location: LCCOMB_X29_Y7_N16
\data_i|oRD[12]~940\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~940_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[12]~939_combout\ & ((\data_i|rMEM[60][12]~q\))) # (!\data_i|oRD[12]~939_combout\ & (\data_i|rMEM[52][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[12]~939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[60][12]~q\,
	datad => \data_i|oRD[12]~939_combout\,
	combout => \data_i|oRD[12]~940_combout\);

-- Location: FF_X25_Y14_N27
\data_i|rMEM[54][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][12]~q\);

-- Location: FF_X25_Y14_N1
\data_i|rMEM[62][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][12]~q\);

-- Location: FF_X29_Y14_N19
\data_i|rMEM[58][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][12]~q\);

-- Location: FF_X29_Y14_N9
\data_i|rMEM[50][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][12]~q\);

-- Location: LCCOMB_X29_Y14_N8
\data_i|oRD[12]~937\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~937_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[58][12]~q\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[50][12]~q\ & !\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[58][12]~q\,
	datac => \data_i|rMEM[50][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[12]~937_combout\);

-- Location: LCCOMB_X25_Y14_N0
\data_i|oRD[12]~938\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~938_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[12]~937_combout\ & ((\data_i|rMEM[62][12]~q\))) # (!\data_i|oRD[12]~937_combout\ & (\data_i|rMEM[54][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[12]~937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[54][12]~q\,
	datac => \data_i|rMEM[62][12]~q\,
	datad => \data_i|oRD[12]~937_combout\,
	combout => \data_i|oRD[12]~938_combout\);

-- Location: LCCOMB_X33_Y15_N2
\data_i|oRD[12]~941\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~941_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[12]~938_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[12]~940_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[12]~940_combout\,
	datad => \data_i|oRD[12]~938_combout\,
	combout => \data_i|oRD[12]~941_combout\);

-- Location: LCCOMB_X33_Y15_N8
\data_i|oRD[12]~944\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~944_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[12]~941_combout\ & (\data_i|oRD[12]~943_combout\)) # (!\data_i|oRD[12]~941_combout\ & ((\data_i|oRD[12]~936_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[12]~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[12]~943_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[12]~936_combout\,
	datad => \data_i|oRD[12]~941_combout\,
	combout => \data_i|oRD[12]~944_combout\);

-- Location: FF_X33_Y16_N25
\data_i|rMEM[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][12]~q\);

-- Location: FF_X33_Y16_N7
\data_i|rMEM[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][12]~q\);

-- Location: FF_X34_Y16_N19
\data_i|rMEM[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][12]~q\);

-- Location: FF_X34_Y16_N13
\data_i|rMEM[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][12]~q\);

-- Location: LCCOMB_X34_Y16_N18
\data_i|oRD[12]~931\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~931_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][12]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][12]~q\,
	datad => \data_i|rMEM[7][12]~q\,
	combout => \data_i|oRD[12]~931_combout\);

-- Location: LCCOMB_X33_Y16_N6
\data_i|oRD[12]~932\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~932_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~931_combout\ & ((\data_i|rMEM[15][12]~q\))) # (!\data_i|oRD[12]~931_combout\ & (\data_i|rMEM[11][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[11][12]~q\,
	datac => \data_i|rMEM[15][12]~q\,
	datad => \data_i|oRD[12]~931_combout\,
	combout => \data_i|oRD[12]~932_combout\);

-- Location: FF_X34_Y15_N3
\data_i|rMEM[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][12]~q\);

-- Location: FF_X34_Y15_N13
\data_i|rMEM[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][12]~q\);

-- Location: FF_X35_Y18_N21
\data_i|rMEM[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][12]~q\);

-- Location: FF_X35_Y18_N23
\data_i|rMEM[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][12]~q\);

-- Location: LCCOMB_X35_Y18_N22
\data_i|oRD[12]~924\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~924_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[5][12]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[1][12]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[5][12]~q\,
	datac => \data_i|rMEM[1][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[12]~924_combout\);

-- Location: LCCOMB_X34_Y15_N12
\data_i|oRD[12]~925\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~925_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~924_combout\ & ((\data_i|rMEM[13][12]~q\))) # (!\data_i|oRD[12]~924_combout\ & (\data_i|rMEM[9][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[9][12]~q\,
	datac => \data_i|rMEM[13][12]~q\,
	datad => \data_i|oRD[12]~924_combout\,
	combout => \data_i|oRD[12]~925_combout\);

-- Location: LCCOMB_X35_Y14_N12
\data_i|rMEM[10][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[10][12]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(12),
	combout => \data_i|rMEM[10][12]~feeder_combout\);

-- Location: FF_X35_Y14_N13
\data_i|rMEM[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[10][12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][12]~q\);

-- Location: FF_X31_Y15_N5
\data_i|rMEM[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][12]~q\);

-- Location: FF_X28_Y16_N29
\data_i|rMEM[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][12]~q\);

-- Location: FF_X28_Y16_N31
\data_i|rMEM[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][12]~q\);

-- Location: LCCOMB_X28_Y16_N30
\data_i|oRD[12]~926\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~926_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][12]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[12]~926_combout\);

-- Location: LCCOMB_X31_Y15_N4
\data_i|oRD[12]~927\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~927_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~926_combout\ & ((\data_i|rMEM[14][12]~q\))) # (!\data_i|oRD[12]~926_combout\ & (\data_i|rMEM[10][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[10][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[14][12]~q\,
	datad => \data_i|oRD[12]~926_combout\,
	combout => \data_i|oRD[12]~927_combout\);

-- Location: FF_X36_Y12_N7
\data_i|rMEM[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][12]~q\);

-- Location: FF_X36_Y12_N17
\data_i|rMEM[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][12]~q\);

-- Location: FF_X37_Y12_N13
\data_i|rMEM[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][12]~q\);

-- Location: FF_X37_Y12_N19
\data_i|rMEM[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][12]~q\);

-- Location: LCCOMB_X37_Y12_N18
\data_i|oRD[12]~928\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~928_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[4][12]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[0][12]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[4][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[0][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[12]~928_combout\);

-- Location: LCCOMB_X37_Y12_N0
\data_i|oRD[12]~929\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~929_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~928_combout\ & (\data_i|rMEM[12][12]~q\)) # (!\data_i|oRD[12]~928_combout\ & ((\data_i|rMEM[8][12]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[12][12]~q\,
	datac => \data_i|rMEM[8][12]~q\,
	datad => \data_i|oRD[12]~928_combout\,
	combout => \data_i|oRD[12]~929_combout\);

-- Location: LCCOMB_X33_Y15_N16
\data_i|oRD[12]~930\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~930_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[12]~927_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[12]~929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[12]~927_combout\,
	datad => \data_i|oRD[12]~929_combout\,
	combout => \data_i|oRD[12]~930_combout\);

-- Location: LCCOMB_X33_Y15_N26
\data_i|oRD[12]~933\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~933_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[12]~930_combout\ & (\data_i|oRD[12]~932_combout\)) # (!\data_i|oRD[12]~930_combout\ & ((\data_i|oRD[12]~925_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[12]~930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[12]~932_combout\,
	datac => \data_i|oRD[12]~925_combout\,
	datad => \data_i|oRD[12]~930_combout\,
	combout => \data_i|oRD[12]~933_combout\);

-- Location: FF_X34_Y12_N7
\data_i|rMEM[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][12]~q\);

-- Location: FF_X34_Y12_N1
\data_i|rMEM[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][12]~q\);

-- Location: FF_X29_Y6_N29
\data_i|rMEM[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][12]~q\);

-- Location: FF_X31_Y6_N1
\data_i|rMEM[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][12]~q\);

-- Location: LCCOMB_X31_Y6_N0
\data_i|oRD[12]~916\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~916_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[21][12]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[20][12]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[20][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[12]~916_combout\);

-- Location: LCCOMB_X34_Y12_N0
\data_i|oRD[12]~917\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~917_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~916_combout\ & ((\data_i|rMEM[29][12]~q\))) # (!\data_i|oRD[12]~916_combout\ & (\data_i|rMEM[28][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[28][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[29][12]~q\,
	datad => \data_i|oRD[12]~916_combout\,
	combout => \data_i|oRD[12]~917_combout\);

-- Location: LCCOMB_X35_Y13_N2
\data_i|rMEM[24][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[24][12]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(12),
	combout => \data_i|rMEM[24][12]~feeder_combout\);

-- Location: FF_X35_Y13_N3
\data_i|rMEM[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[24][12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][12]~q\);

-- Location: FF_X33_Y13_N27
\data_i|rMEM[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][12]~q\);

-- Location: FF_X34_Y9_N3
\data_i|rMEM[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][12]~q\);

-- Location: LCCOMB_X33_Y10_N30
\data_i|rMEM[17][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[17][12]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(12),
	combout => \data_i|rMEM[17][12]~feeder_combout\);

-- Location: FF_X33_Y10_N31
\data_i|rMEM[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[17][12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][12]~q\);

-- Location: LCCOMB_X34_Y9_N2
\data_i|oRD[12]~918\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~918_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[17][12]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|rMEM[16][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[16][12]~q\,
	datad => \data_i|rMEM[17][12]~q\,
	combout => \data_i|oRD[12]~918_combout\);

-- Location: LCCOMB_X33_Y13_N26
\data_i|oRD[12]~919\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~919_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~918_combout\ & ((\data_i|rMEM[25][12]~q\))) # (!\data_i|oRD[12]~918_combout\ & (\data_i|rMEM[24][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[24][12]~q\,
	datac => \data_i|rMEM[25][12]~q\,
	datad => \data_i|oRD[12]~918_combout\,
	combout => \data_i|oRD[12]~919_combout\);

-- Location: LCCOMB_X33_Y15_N28
\data_i|oRD[12]~920\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~920_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[12]~917_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[12]~919_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[12]~917_combout\,
	datad => \data_i|oRD[12]~919_combout\,
	combout => \data_i|oRD[12]~920_combout\);

-- Location: FF_X32_Y17_N29
\data_i|rMEM[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][12]~q\);

-- Location: FF_X32_Y17_N27
\data_i|rMEM[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][12]~q\);

-- Location: FF_X27_Y6_N25
\data_i|rMEM[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][12]~q\);

-- Location: FF_X31_Y6_N15
\data_i|rMEM[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][12]~q\);

-- Location: LCCOMB_X31_Y6_N14
\data_i|oRD[12]~921\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~921_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[23][12]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[22][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[23][12]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[22][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[12]~921_combout\);

-- Location: LCCOMB_X32_Y17_N26
\data_i|oRD[12]~922\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~922_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~921_combout\ & ((\data_i|rMEM[31][12]~q\))) # (!\data_i|oRD[12]~921_combout\ & (\data_i|rMEM[30][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[30][12]~q\,
	datac => \data_i|rMEM[31][12]~q\,
	datad => \data_i|oRD[12]~921_combout\,
	combout => \data_i|oRD[12]~922_combout\);

-- Location: FF_X27_Y17_N25
\data_i|rMEM[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][12]~q\);

-- Location: FF_X27_Y17_N19
\data_i|rMEM[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][12]~q\);

-- Location: FF_X27_Y19_N17
\data_i|rMEM[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][12]~q\);

-- Location: FF_X27_Y19_N27
\data_i|rMEM[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][12]~q\);

-- Location: LCCOMB_X27_Y19_N26
\data_i|oRD[12]~914\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~914_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][12]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][12]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[19][12]~q\,
	datac => \data_i|rMEM[18][12]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[12]~914_combout\);

-- Location: LCCOMB_X27_Y17_N18
\data_i|oRD[12]~915\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~915_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[12]~914_combout\ & ((\data_i|rMEM[27][12]~q\))) # (!\data_i|oRD[12]~914_combout\ & (\data_i|rMEM[26][12]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[12]~914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[26][12]~q\,
	datac => \data_i|rMEM[27][12]~q\,
	datad => \data_i|oRD[12]~914_combout\,
	combout => \data_i|oRD[12]~915_combout\);

-- Location: LCCOMB_X33_Y15_N10
\data_i|oRD[12]~923\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~923_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[12]~920_combout\ & (\data_i|oRD[12]~922_combout\)) # (!\data_i|oRD[12]~920_combout\ & ((\data_i|oRD[12]~915_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[12]~920_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[12]~920_combout\,
	datac => \data_i|oRD[12]~922_combout\,
	datad => \data_i|oRD[12]~915_combout\,
	combout => \data_i|oRD[12]~923_combout\);

-- Location: LCCOMB_X33_Y15_N20
\data_i|oRD[12]~934\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~934_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|oRD[12]~923_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[12]~933_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[12]~933_combout\,
	datad => \data_i|oRD[12]~923_combout\,
	combout => \data_i|oRD[12]~934_combout\);

-- Location: LCCOMB_X33_Y15_N30
\data_i|oRD[12]~945\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~945_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[12]~934_combout\ & ((\data_i|oRD[12]~944_combout\))) # (!\data_i|oRD[12]~934_combout\ & (\data_i|oRD[12]~913_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[12]~934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[12]~913_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[12]~944_combout\,
	datad => \data_i|oRD[12]~934_combout\,
	combout => \data_i|oRD[12]~945_combout\);

-- Location: LCCOMB_X36_Y15_N18
\data_i|oRD[12]~1428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[12]~1428_combout\ = (\cu_mem|Mux23~1_combout\ & (\data_i|oRD[12]~945_combout\ & \cu_mem|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datac => \data_i|oRD[12]~945_combout\,
	datad => \cu_mem|Mux22~0_combout\,
	combout => \data_i|oRD[12]~1428_combout\);

-- Location: FF_X36_Y15_N19
\reg_pipeline|r_d_wb|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[12]~1428_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(12));

-- Location: FF_X36_Y13_N23
\regf_i|r7_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~99_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(12));

-- Location: FF_X42_Y17_N23
\regf_i|r6_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~99_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(12));

-- Location: FF_X42_Y17_N25
\regf_i|r4_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~99_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(12));

-- Location: LCCOMB_X42_Y17_N24
\regf_i|Mux50~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux50~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(12)) # ((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r4_i|sREG\(12) & !\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(12),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r4_i|sREG\(12),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux50~0_combout\);

-- Location: LCCOMB_X41_Y17_N10
\regf_i|Mux50~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux50~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux50~0_combout\ & ((\regf_i|r7_i|sREG\(12)))) # (!\regf_i|Mux50~0_combout\ & (\regf_i|r5_i|sREG\(12))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(12),
	datab => \regf_i|r7_i|sREG\(12),
	datac => \reg_pipeline|r_ir_rf|sREG\(16),
	datad => \regf_i|Mux50~0_combout\,
	combout => \regf_i|Mux50~1_combout\);

-- Location: FF_X42_Y16_N27
\regf_i|r1_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~99_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(12));

-- Location: FF_X43_Y16_N7
\regf_i|r0_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~99_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(12));

-- Location: LCCOMB_X42_Y16_N26
\regf_i|Mux50~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux50~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(12))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(12),
	datad => \regf_i|r0_i|sREG\(12),
	combout => \regf_i|Mux50~2_combout\);

-- Location: FF_X42_Y16_N21
\regf_i|r3_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~99_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(12));

-- Location: FF_X41_Y13_N11
\regf_i|r2_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~99_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(12));

-- Location: LCCOMB_X42_Y16_N14
\regf_i|Mux50~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux50~3_combout\ = (\regf_i|Mux50~2_combout\ & ((\regf_i|r3_i|sREG\(12)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux50~2_combout\ & (((\regf_i|r2_i|sREG\(12) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux50~2_combout\,
	datab => \regf_i|r3_i|sREG\(12),
	datac => \regf_i|r2_i|sREG\(12),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux50~3_combout\);

-- Location: LCCOMB_X44_Y8_N18
\regf_i|Mux50~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux50~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux50~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux50~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux50~1_combout\,
	datad => \regf_i|Mux50~3_combout\,
	combout => \regf_i|Mux50~4_combout\);

-- Location: FF_X44_Y8_N19
\reg_pipeline|r_a_alu|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux50~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(12));

-- Location: LCCOMB_X39_Y5_N28
\alu_i|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(12)) # ((\reg_pipeline|r_a_alu|sREG\(12)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(12),
	datab => \reg_pipeline|r_a_alu|sREG\(12),
	datac => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux19~7_combout\);

-- Location: LCCOMB_X39_Y5_N26
\alu_i|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux19~7_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(12))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(12),
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux19~7_combout\,
	combout => \alu_i|Mux19~8_combout\);

-- Location: LCCOMB_X39_Y5_N8
\alu_i|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(12) & (\reg_pipeline|r_a_alu|sREG\(12))) # (!\reg_pipeline|r_b_alu|sREG\(12) & (!\reg_pipeline|r_a_alu|sREG\(12) & !\alu_i|Mux19~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(12),
	datab => \reg_pipeline|r_a_alu|sREG\(12),
	datac => \alu_i|Mux19~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux19~9_combout\);

-- Location: FF_X38_Y13_N31
\regf_i|r5_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~101_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(11));

-- Location: FF_X33_Y11_N11
\regf_i|r7_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~101_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(11));

-- Location: FF_X42_Y17_N29
\regf_i|r4_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~101_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(11));

-- Location: FF_X42_Y17_N7
\regf_i|r6_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~101_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(11));

-- Location: LCCOMB_X42_Y17_N6
\regf_i|Mux83~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux83~2_combout\ = (\sRA2[1]~0_combout\ & (((\regf_i|r6_i|sREG\(11)) # (\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (\regf_i|r4_i|sREG\(11) & ((!\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r4_i|sREG\(11),
	datac => \regf_i|r6_i|sREG\(11),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux83~2_combout\);

-- Location: LCCOMB_X38_Y13_N4
\regf_i|Mux83~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux83~3_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux83~2_combout\ & ((\regf_i|r7_i|sREG\(11)))) # (!\regf_i|Mux83~2_combout\ & (\regf_i|r5_i|sREG\(11))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux83~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(11),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(11),
	datad => \regf_i|Mux83~2_combout\,
	combout => \regf_i|Mux83~3_combout\);

-- Location: FF_X41_Y13_N5
\regf_i|r2_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~101_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(11));

-- Location: FF_X41_Y13_N15
\regf_i|r3_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~101_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(11));

-- Location: FF_X42_Y16_N9
\regf_i|r1_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~101_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(11));

-- Location: LCCOMB_X42_Y16_N6
\regf_i|Mux83~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux83~0_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(11)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(11) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(11),
	datab => \regf_i|r1_i|sREG\(11),
	datac => \sRA2[0]~1_combout\,
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux83~0_combout\);

-- Location: LCCOMB_X41_Y13_N14
\regf_i|Mux83~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux83~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux83~0_combout\ & ((\regf_i|r3_i|sREG\(11)))) # (!\regf_i|Mux83~0_combout\ & (\regf_i|r2_i|sREG\(11))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux83~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(11),
	datac => \regf_i|r3_i|sREG\(11),
	datad => \regf_i|Mux83~0_combout\,
	combout => \regf_i|Mux83~1_combout\);

-- Location: LCCOMB_X38_Y13_N8
\reg_pipeline|r_b_alu|sREG[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[11]~5_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux83~3_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux83~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux83~3_combout\,
	datad => \regf_i|Mux83~1_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[11]~5_combout\);

-- Location: FF_X38_Y13_N9
\reg_pipeline|r_d_alu|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[11]~5_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(11));

-- Location: LCCOMB_X36_Y13_N6
\reg_pipeline|r_d_mem|sREG[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[11]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(11),
	combout => \reg_pipeline|r_d_mem|sREG[11]~feeder_combout\);

-- Location: FF_X36_Y13_N7
\reg_pipeline|r_d_mem|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(11));

-- Location: FF_X32_Y8_N29
\data_i|rMEM[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][11]~q\);

-- Location: FF_X32_Y8_N31
\data_i|rMEM[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][11]~q\);

-- Location: LCCOMB_X32_Y8_N30
\data_i|oRD[11]~953\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~953_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][11]~q\,
	datac => \data_i|rMEM[11][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~953_combout\);

-- Location: FF_X31_Y8_N17
\data_i|rMEM[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][11]~q\);

-- Location: LCCOMB_X31_Y8_N10
\data_i|rMEM[27][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[27][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[27][11]~feeder_combout\);

-- Location: FF_X31_Y8_N11
\data_i|rMEM[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[27][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][11]~q\);

-- Location: LCCOMB_X31_Y8_N16
\data_i|oRD[11]~954\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~954_combout\ = (\data_i|oRD[11]~953_combout\ & (((\data_i|rMEM[31][11]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6)))) # (!\data_i|oRD[11]~953_combout\ & (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[27][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[11]~953_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[31][11]~q\,
	datad => \data_i|rMEM[27][11]~q\,
	combout => \data_i|oRD[11]~954_combout\);

-- Location: LCCOMB_X31_Y12_N20
\data_i|rMEM[30][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[30][11]~feeder_combout\);

-- Location: FF_X31_Y12_N21
\data_i|rMEM[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][11]~q\);

-- Location: FF_X31_Y12_N31
\data_i|rMEM[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][11]~q\);

-- Location: FF_X35_Y14_N23
\data_i|rMEM[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][11]~q\);

-- Location: FF_X35_Y14_N25
\data_i|rMEM[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][11]~q\);

-- Location: LCCOMB_X35_Y14_N24
\data_i|oRD[11]~946\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~946_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[14][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[10][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~946_combout\);

-- Location: LCCOMB_X31_Y12_N30
\data_i|oRD[11]~947\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~947_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~946_combout\ & (\data_i|rMEM[30][11]~q\)) # (!\data_i|oRD[11]~946_combout\ & ((\data_i|rMEM[26][11]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[30][11]~q\,
	datac => \data_i|rMEM[26][11]~q\,
	datad => \data_i|oRD[11]~946_combout\,
	combout => \data_i|oRD[11]~947_combout\);

-- Location: FF_X31_Y11_N29
\data_i|rMEM[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][11]~q\);

-- Location: FF_X31_Y11_N31
\data_i|rMEM[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][11]~q\);

-- Location: FF_X35_Y11_N27
\data_i|rMEM[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][11]~q\);

-- Location: FF_X35_Y11_N13
\data_i|rMEM[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][11]~q\);

-- Location: LCCOMB_X35_Y11_N26
\data_i|oRD[11]~950\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~950_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[12][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[8][11]~q\,
	datad => \data_i|rMEM[12][11]~q\,
	combout => \data_i|oRD[11]~950_combout\);

-- Location: LCCOMB_X31_Y11_N30
\data_i|oRD[11]~951\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~951_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~950_combout\ & ((\data_i|rMEM[28][11]~q\))) # (!\data_i|oRD[11]~950_combout\ & (\data_i|rMEM[24][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[24][11]~q\,
	datac => \data_i|rMEM[28][11]~q\,
	datad => \data_i|oRD[11]~950_combout\,
	combout => \data_i|oRD[11]~951_combout\);

-- Location: FF_X33_Y13_N29
\data_i|rMEM[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][11]~q\);

-- Location: FF_X33_Y13_N3
\data_i|rMEM[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][11]~q\);

-- Location: FF_X33_Y9_N19
\data_i|rMEM[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][11]~q\);

-- Location: FF_X33_Y9_N17
\data_i|rMEM[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][11]~q\);

-- Location: LCCOMB_X33_Y9_N16
\data_i|oRD[11]~948\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~948_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[13][11]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[9][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[13][11]~q\,
	datac => \data_i|rMEM[9][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[11]~948_combout\);

-- Location: LCCOMB_X33_Y13_N2
\data_i|oRD[11]~949\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~949_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~948_combout\ & ((\data_i|rMEM[29][11]~q\))) # (!\data_i|oRD[11]~948_combout\ & (\data_i|rMEM[25][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[25][11]~q\,
	datac => \data_i|rMEM[29][11]~q\,
	datad => \data_i|oRD[11]~948_combout\,
	combout => \data_i|oRD[11]~949_combout\);

-- Location: LCCOMB_X31_Y11_N0
\data_i|oRD[11]~952\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~952_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[11]~949_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[11]~951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[11]~951_combout\,
	datad => \data_i|oRD[11]~949_combout\,
	combout => \data_i|oRD[11]~952_combout\);

-- Location: LCCOMB_X31_Y11_N14
\data_i|oRD[11]~955\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~955_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[11]~952_combout\ & (\data_i|oRD[11]~954_combout\)) # (!\data_i|oRD[11]~952_combout\ & ((\data_i|oRD[11]~947_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[11]~952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[11]~954_combout\,
	datac => \data_i|oRD[11]~947_combout\,
	datad => \data_i|oRD[11]~952_combout\,
	combout => \data_i|oRD[11]~955_combout\);

-- Location: LCCOMB_X25_Y7_N26
\data_i|rMEM[53][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[53][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[53][11]~feeder_combout\);

-- Location: FF_X25_Y7_N27
\data_i|rMEM[53][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[53][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][11]~q\);

-- Location: FF_X27_Y7_N13
\data_i|rMEM[55][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][11]~q\);

-- Location: LCCOMB_X20_Y7_N4
\data_i|rMEM[39][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[39][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[39][11]~feeder_combout\);

-- Location: FF_X20_Y7_N5
\data_i|rMEM[39][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[39][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][11]~q\);

-- Location: FF_X26_Y7_N15
\data_i|rMEM[37][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][11]~q\);

-- Location: LCCOMB_X26_Y7_N14
\data_i|oRD[11]~963\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~963_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[37][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~963_combout\);

-- Location: LCCOMB_X27_Y7_N12
\data_i|oRD[11]~964\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~964_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~963_combout\ & ((\data_i|rMEM[55][11]~q\))) # (!\data_i|oRD[11]~963_combout\ & (\data_i|rMEM[53][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[53][11]~q\,
	datac => \data_i|rMEM[55][11]~q\,
	datad => \data_i|oRD[11]~963_combout\,
	combout => \data_i|oRD[11]~964_combout\);

-- Location: LCCOMB_X24_Y11_N10
\data_i|rMEM[48][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[48][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[48][11]~feeder_combout\);

-- Location: FF_X24_Y11_N11
\data_i|rMEM[48][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[48][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][11]~q\);

-- Location: FF_X24_Y11_N1
\data_i|rMEM[50][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][11]~q\);

-- Location: LCCOMB_X21_Y9_N0
\data_i|rMEM[34][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[34][11]~feeder_combout\);

-- Location: FF_X21_Y9_N1
\data_i|rMEM[34][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][11]~q\);

-- Location: FF_X22_Y10_N1
\data_i|rMEM[32][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][11]~q\);

-- Location: LCCOMB_X22_Y10_N0
\data_i|oRD[11]~960\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~960_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~960_combout\);

-- Location: LCCOMB_X24_Y11_N0
\data_i|oRD[11]~961\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~961_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~960_combout\ & ((\data_i|rMEM[50][11]~q\))) # (!\data_i|oRD[11]~960_combout\ & (\data_i|rMEM[48][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[48][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[50][11]~q\,
	datad => \data_i|oRD[11]~960_combout\,
	combout => \data_i|oRD[11]~961_combout\);

-- Location: FF_X24_Y8_N27
\data_i|rMEM[52][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][11]~q\);

-- Location: FF_X24_Y8_N21
\data_i|rMEM[54][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][11]~q\);

-- Location: FF_X24_Y7_N11
\data_i|rMEM[38][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][11]~q\);

-- Location: FF_X24_Y7_N1
\data_i|rMEM[36][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][11]~q\);

-- Location: LCCOMB_X24_Y7_N0
\data_i|oRD[11]~958\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~958_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[36][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~958_combout\);

-- Location: LCCOMB_X24_Y8_N20
\data_i|oRD[11]~959\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~959_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~958_combout\ & ((\data_i|rMEM[54][11]~q\))) # (!\data_i|oRD[11]~958_combout\ & (\data_i|rMEM[52][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][11]~q\,
	datad => \data_i|oRD[11]~958_combout\,
	combout => \data_i|oRD[11]~959_combout\);

-- Location: LCCOMB_X31_Y11_N8
\data_i|oRD[11]~962\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~962_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[11]~959_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[11]~961_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[11]~961_combout\,
	datad => \data_i|oRD[11]~959_combout\,
	combout => \data_i|oRD[11]~962_combout\);

-- Location: FF_X27_Y13_N5
\data_i|rMEM[49][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][11]~q\);

-- Location: FF_X27_Y13_N19
\data_i|rMEM[51][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][11]~q\);

-- Location: LCCOMB_X21_Y13_N6
\data_i|rMEM[35][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[35][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[35][11]~feeder_combout\);

-- Location: FF_X21_Y13_N7
\data_i|rMEM[35][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[35][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][11]~q\);

-- Location: FF_X26_Y13_N11
\data_i|rMEM[33][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][11]~q\);

-- Location: LCCOMB_X26_Y13_N10
\data_i|oRD[11]~956\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~956_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[35][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[33][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[35][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[33][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~956_combout\);

-- Location: LCCOMB_X27_Y13_N18
\data_i|oRD[11]~957\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~957_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~956_combout\ & ((\data_i|rMEM[51][11]~q\))) # (!\data_i|oRD[11]~956_combout\ & (\data_i|rMEM[49][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][11]~q\,
	datad => \data_i|oRD[11]~956_combout\,
	combout => \data_i|oRD[11]~957_combout\);

-- Location: LCCOMB_X31_Y11_N22
\data_i|oRD[11]~965\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~965_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[11]~962_combout\ & (\data_i|oRD[11]~964_combout\)) # (!\data_i|oRD[11]~962_combout\ & ((\data_i|oRD[11]~957_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[11]~962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[11]~964_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[11]~962_combout\,
	datad => \data_i|oRD[11]~957_combout\,
	combout => \data_i|oRD[11]~965_combout\);

-- Location: FF_X32_Y5_N17
\data_i|rMEM[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][11]~q\);

-- Location: FF_X32_Y5_N19
\data_i|rMEM[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][11]~q\);

-- Location: LCCOMB_X32_Y5_N18
\data_i|oRD[11]~970\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~970_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[1][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[0][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[1][11]~q\,
	datac => \data_i|rMEM[0][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~970_combout\);

-- Location: LCCOMB_X34_Y9_N4
\data_i|rMEM[16][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[16][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[16][11]~feeder_combout\);

-- Location: FF_X34_Y9_N5
\data_i|rMEM[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[16][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][11]~q\);

-- Location: FF_X32_Y9_N11
\data_i|rMEM[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][11]~q\);

-- Location: LCCOMB_X32_Y9_N10
\data_i|oRD[11]~971\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~971_combout\ = (\data_i|oRD[11]~970_combout\ & (((\data_i|rMEM[17][11]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[11]~970_combout\ & (\data_i|rMEM[16][11]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[11]~970_combout\,
	datab => \data_i|rMEM[16][11]~q\,
	datac => \data_i|rMEM[17][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~971_combout\);

-- Location: FF_X30_Y6_N29
\data_i|rMEM[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][11]~q\);

-- Location: FF_X30_Y6_N3
\data_i|rMEM[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][11]~q\);

-- Location: LCCOMB_X28_Y6_N0
\data_i|rMEM[4][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[4][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[4][11]~feeder_combout\);

-- Location: FF_X28_Y6_N1
\data_i|rMEM[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[4][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][11]~q\);

-- Location: LCCOMB_X27_Y5_N10
\data_i|rMEM[5][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[5][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[5][11]~feeder_combout\);

-- Location: FF_X27_Y5_N11
\data_i|rMEM[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[5][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][11]~q\);

-- Location: LCCOMB_X29_Y6_N10
\data_i|oRD[11]~968\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~968_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(6)) # (\data_i|rMEM[5][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[4][11]~q\ & (!\reg_pipeline|r_y_mem|sREG\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[4][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|rMEM[5][11]~q\,
	combout => \data_i|oRD[11]~968_combout\);

-- Location: LCCOMB_X30_Y6_N2
\data_i|oRD[11]~969\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~969_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~968_combout\ & ((\data_i|rMEM[21][11]~q\))) # (!\data_i|oRD[11]~968_combout\ & (\data_i|rMEM[20][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~968_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[20][11]~q\,
	datac => \data_i|rMEM[21][11]~q\,
	datad => \data_i|oRD[11]~968_combout\,
	combout => \data_i|oRD[11]~969_combout\);

-- Location: LCCOMB_X31_Y11_N20
\data_i|oRD[11]~972\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~972_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[11]~969_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[11]~971_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[11]~971_combout\,
	datad => \data_i|oRD[11]~969_combout\,
	combout => \data_i|oRD[11]~972_combout\);

-- Location: FF_X17_Y13_N27
\data_i|rMEM[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][11]~q\);

-- Location: FF_X16_Y13_N9
\data_i|rMEM[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][11]~q\);

-- Location: FF_X16_Y13_N7
\data_i|rMEM[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][11]~q\);

-- Location: LCCOMB_X16_Y13_N6
\data_i|oRD[11]~966\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~966_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[3][11]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[2][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[3][11]~q\,
	datac => \data_i|rMEM[2][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[11]~966_combout\);

-- Location: FF_X17_Y13_N29
\data_i|rMEM[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][11]~q\);

-- Location: LCCOMB_X17_Y13_N28
\data_i|oRD[11]~967\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~967_combout\ = (\data_i|oRD[11]~966_combout\ & (((\data_i|rMEM[19][11]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[11]~966_combout\ & (\data_i|rMEM[18][11]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[18][11]~q\,
	datab => \data_i|oRD[11]~966_combout\,
	datac => \data_i|rMEM[19][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~967_combout\);

-- Location: FF_X30_Y10_N25
\data_i|rMEM[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][11]~q\);

-- Location: FF_X30_Y10_N27
\data_i|rMEM[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][11]~q\);

-- Location: FF_X22_Y6_N11
\data_i|rMEM[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][11]~q\);

-- Location: FF_X22_Y6_N29
\data_i|rMEM[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][11]~q\);

-- Location: LCCOMB_X22_Y6_N10
\data_i|oRD[11]~973\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~973_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[7][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[6][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[6][11]~q\,
	datad => \data_i|rMEM[7][11]~q\,
	combout => \data_i|oRD[11]~973_combout\);

-- Location: LCCOMB_X30_Y10_N26
\data_i|oRD[11]~974\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~974_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~973_combout\ & ((\data_i|rMEM[23][11]~q\))) # (!\data_i|oRD[11]~973_combout\ & (\data_i|rMEM[22][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[22][11]~q\,
	datac => \data_i|rMEM[23][11]~q\,
	datad => \data_i|oRD[11]~973_combout\,
	combout => \data_i|oRD[11]~974_combout\);

-- Location: LCCOMB_X31_Y11_N18
\data_i|oRD[11]~975\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~975_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[11]~972_combout\ & ((\data_i|oRD[11]~974_combout\))) # (!\data_i|oRD[11]~972_combout\ & (\data_i|oRD[11]~967_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[11]~972_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[11]~972_combout\,
	datac => \data_i|oRD[11]~967_combout\,
	datad => \data_i|oRD[11]~974_combout\,
	combout => \data_i|oRD[11]~975_combout\);

-- Location: LCCOMB_X31_Y11_N4
\data_i|oRD[11]~976\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~976_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[11]~965_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|oRD[11]~975_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[11]~965_combout\,
	datad => \data_i|oRD[11]~975_combout\,
	combout => \data_i|oRD[11]~976_combout\);

-- Location: FF_X29_Y16_N29
\data_i|rMEM[58][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][11]~q\);

-- Location: FF_X29_Y16_N7
\data_i|rMEM[59][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][11]~q\);

-- Location: FF_X27_Y14_N27
\data_i|rMEM[43][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][11]~q\);

-- Location: FF_X27_Y14_N13
\data_i|rMEM[42][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][11]~q\);

-- Location: LCCOMB_X27_Y14_N12
\data_i|oRD[11]~977\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~977_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[43][11]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[42][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[43][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[42][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[11]~977_combout\);

-- Location: LCCOMB_X29_Y16_N6
\data_i|oRD[11]~978\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~978_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[11]~977_combout\ & ((\data_i|rMEM[59][11]~q\))) # (!\data_i|oRD[11]~977_combout\ & (\data_i|rMEM[58][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[11]~977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][11]~q\,
	datac => \data_i|rMEM[59][11]~q\,
	datad => \data_i|oRD[11]~977_combout\,
	combout => \data_i|oRD[11]~978_combout\);

-- Location: FF_X31_Y13_N13
\data_i|rMEM[41][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][11]~q\);

-- Location: FF_X31_Y13_N27
\data_i|rMEM[57][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][11]~q\);

-- Location: FF_X28_Y17_N11
\data_i|rMEM[56][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][11]~q\);

-- Location: FF_X28_Y17_N29
\data_i|rMEM[40][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][11]~q\);

-- Location: LCCOMB_X28_Y17_N28
\data_i|oRD[11]~981\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~981_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[56][11]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[40][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[40][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[11]~981_combout\);

-- Location: LCCOMB_X31_Y13_N26
\data_i|oRD[11]~982\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~982_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[11]~981_combout\ & ((\data_i|rMEM[57][11]~q\))) # (!\data_i|oRD[11]~981_combout\ & (\data_i|rMEM[41][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[11]~981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[57][11]~q\,
	datad => \data_i|oRD[11]~981_combout\,
	combout => \data_i|oRD[11]~982_combout\);

-- Location: FF_X30_Y17_N11
\data_i|rMEM[45][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][11]~q\);

-- Location: FF_X31_Y17_N27
\data_i|rMEM[61][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][11]~q\);

-- Location: FF_X30_Y17_N13
\data_i|rMEM[44][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][11]~q\);

-- Location: LCCOMB_X30_Y18_N28
\data_i|rMEM[60][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[60][11]~feeder_combout\);

-- Location: FF_X30_Y18_N29
\data_i|rMEM[60][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][11]~q\);

-- Location: LCCOMB_X31_Y17_N28
\data_i|oRD[11]~979\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~979_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[60][11]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (\data_i|rMEM[44][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[44][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|rMEM[60][11]~q\,
	combout => \data_i|oRD[11]~979_combout\);

-- Location: LCCOMB_X31_Y17_N26
\data_i|oRD[11]~980\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~980_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[11]~979_combout\ & ((\data_i|rMEM[61][11]~q\))) # (!\data_i|oRD[11]~979_combout\ & (\data_i|rMEM[45][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[11]~979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][11]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[61][11]~q\,
	datad => \data_i|oRD[11]~979_combout\,
	combout => \data_i|oRD[11]~980_combout\);

-- Location: LCCOMB_X31_Y13_N28
\data_i|oRD[11]~983\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~983_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[11]~980_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[11]~982_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[11]~982_combout\,
	datad => \data_i|oRD[11]~980_combout\,
	combout => \data_i|oRD[11]~983_combout\);

-- Location: LCCOMB_X27_Y18_N30
\data_i|rMEM[47][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[47][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[47][11]~feeder_combout\);

-- Location: FF_X27_Y18_N31
\data_i|rMEM[47][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[47][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][11]~q\);

-- Location: LCCOMB_X27_Y18_N24
\data_i|rMEM[63][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[63][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[63][11]~feeder_combout\);

-- Location: FF_X27_Y18_N25
\data_i|rMEM[63][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[63][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][11]~q\);

-- Location: LCCOMB_X25_Y15_N18
\data_i|rMEM[62][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][11]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(11),
	combout => \data_i|rMEM[62][11]~feeder_combout\);

-- Location: FF_X25_Y15_N19
\data_i|rMEM[62][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][11]~q\);

-- Location: FF_X25_Y15_N25
\data_i|rMEM[46][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][11]~q\);

-- Location: LCCOMB_X25_Y15_N24
\data_i|oRD[11]~984\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~984_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[62][11]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[46][11]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[62][11]~q\,
	datac => \data_i|rMEM[46][11]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[11]~984_combout\);

-- Location: LCCOMB_X26_Y18_N12
\data_i|oRD[11]~985\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~985_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[11]~984_combout\ & ((\data_i|rMEM[63][11]~q\))) # (!\data_i|oRD[11]~984_combout\ & (\data_i|rMEM[47][11]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[11]~984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[47][11]~q\,
	datab => \data_i|rMEM[63][11]~q\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[11]~984_combout\,
	combout => \data_i|oRD[11]~985_combout\);

-- Location: LCCOMB_X31_Y11_N10
\data_i|oRD[11]~986\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~986_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[11]~983_combout\ & ((\data_i|oRD[11]~985_combout\))) # (!\data_i|oRD[11]~983_combout\ & (\data_i|oRD[11]~978_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[11]~983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[11]~978_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[11]~983_combout\,
	datad => \data_i|oRD[11]~985_combout\,
	combout => \data_i|oRD[11]~986_combout\);

-- Location: LCCOMB_X31_Y11_N24
\data_i|oRD[11]~987\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~987_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[11]~976_combout\ & ((\data_i|oRD[11]~986_combout\))) # (!\data_i|oRD[11]~976_combout\ & (\data_i|oRD[11]~955_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[11]~976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[11]~955_combout\,
	datac => \data_i|oRD[11]~976_combout\,
	datad => \data_i|oRD[11]~986_combout\,
	combout => \data_i|oRD[11]~987_combout\);

-- Location: LCCOMB_X33_Y11_N8
\data_i|oRD[11]~1429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[11]~1429_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[11]~987_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[11]~987_combout\,
	combout => \data_i|oRD[11]~1429_combout\);

-- Location: FF_X33_Y11_N9
\reg_pipeline|r_d_wb|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[11]~1429_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(11));

-- Location: LCCOMB_X39_Y10_N20
\reg_pipeline|r_b_alu|sREG[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[11]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[11]~5_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[11]~feeder_combout\);

-- Location: FF_X39_Y10_N21
\reg_pipeline|r_b_alu|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[11]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(11));

-- Location: LCCOMB_X37_Y6_N28
\alu_i|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(11)) # ((\reg_pipeline|r_a_alu|sREG\(11)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(11),
	datac => \reg_pipeline|r_a_alu|sREG\(11),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux20~7_combout\);

-- Location: LCCOMB_X37_Y6_N18
\alu_i|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\alu_i|Mux20~7_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(11)))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \alu_i|Mux20~7_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(11),
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux20~8_combout\);

-- Location: LCCOMB_X37_Y6_N12
\alu_i|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(11) & (\reg_pipeline|r_a_alu|sREG\(11))) # (!\reg_pipeline|r_b_alu|sREG\(11) & (!\reg_pipeline|r_a_alu|sREG\(11) & !\alu_i|Mux20~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(11),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(11),
	datad => \alu_i|Mux20~8_combout\,
	combout => \alu_i|Mux20~9_combout\);

-- Location: FF_X42_Y13_N5
\regf_i|r6_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(10));

-- Location: FF_X42_Y13_N3
\regf_i|r4_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(10));

-- Location: LCCOMB_X42_Y13_N2
\regf_i|Mux84~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux84~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(10)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(10) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r6_i|sREG\(10),
	datac => \regf_i|r4_i|sREG\(10),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux84~0_combout\);

-- Location: FF_X43_Y13_N7
\regf_i|r7_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(10));

-- Location: FF_X43_Y13_N21
\regf_i|r5_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(10));

-- Location: LCCOMB_X43_Y13_N6
\regf_i|Mux84~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux84~1_combout\ = (\regf_i|Mux84~0_combout\ & (((\regf_i|r7_i|sREG\(10))) # (!\sRA2[0]~1_combout\))) # (!\regf_i|Mux84~0_combout\ & (\sRA2[0]~1_combout\ & ((\regf_i|r5_i|sREG\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux84~0_combout\,
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(10),
	datad => \regf_i|r5_i|sREG\(10),
	combout => \regf_i|Mux84~1_combout\);

-- Location: LCCOMB_X39_Y10_N22
\regf_i|Mux84~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux84~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux84~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux84~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux84~3_combout\,
	datad => \regf_i|Mux84~1_combout\,
	combout => \regf_i|Mux84~4_combout\);

-- Location: FF_X39_Y10_N23
\reg_pipeline|r_d_alu|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux84~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(10));

-- Location: LCCOMB_X37_Y10_N6
\reg_pipeline|r_d_mem|sREG[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[10]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(10),
	combout => \reg_pipeline|r_d_mem|sREG[10]~feeder_combout\);

-- Location: FF_X37_Y10_N7
\reg_pipeline|r_d_mem|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(10));

-- Location: FF_X26_Y15_N13
\data_i|rMEM[60][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][10]~q\);

-- Location: FF_X26_Y15_N15
\data_i|rMEM[62][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][10]~q\);

-- Location: FF_X34_Y13_N25
\data_i|rMEM[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][10]~q\);

-- Location: FF_X34_Y13_N3
\data_i|rMEM[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][10]~q\);

-- Location: LCCOMB_X34_Y13_N24
\data_i|oRD[10]~1019\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1019_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[30][10]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[28][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[28][10]~q\,
	datad => \data_i|rMEM[30][10]~q\,
	combout => \data_i|oRD[10]~1019_combout\);

-- Location: LCCOMB_X26_Y15_N14
\data_i|oRD[10]~1020\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1020_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1019_combout\ & ((\data_i|rMEM[62][10]~q\))) # (!\data_i|oRD[10]~1019_combout\ & (\data_i|rMEM[60][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[62][10]~q\,
	datad => \data_i|oRD[10]~1019_combout\,
	combout => \data_i|oRD[10]~1020_combout\);

-- Location: FF_X24_Y12_N1
\data_i|rMEM[61][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][10]~q\);

-- Location: FF_X24_Y12_N23
\data_i|rMEM[63][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][10]~q\);

-- Location: FF_X31_Y10_N21
\data_i|rMEM[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][10]~q\);

-- Location: FF_X31_Y10_N3
\data_i|rMEM[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][10]~q\);

-- Location: LCCOMB_X31_Y10_N2
\data_i|oRD[10]~1026\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1026_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[31][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[29][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[31][10]~q\,
	datac => \data_i|rMEM[29][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~1026_combout\);

-- Location: LCCOMB_X24_Y12_N22
\data_i|oRD[10]~1027\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1027_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1026_combout\ & ((\data_i|rMEM[63][10]~q\))) # (!\data_i|oRD[10]~1026_combout\ & (\data_i|rMEM[61][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[61][10]~q\,
	datac => \data_i|rMEM[63][10]~q\,
	datad => \data_i|oRD[10]~1026_combout\,
	combout => \data_i|oRD[10]~1027_combout\);

-- Location: FF_X21_Y12_N27
\data_i|rMEM[56][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][10]~q\);

-- Location: FF_X21_Y12_N9
\data_i|rMEM[58][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][10]~q\);

-- Location: FF_X20_Y15_N19
\data_i|rMEM[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][10]~q\);

-- Location: FF_X20_Y15_N9
\data_i|rMEM[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][10]~q\);

-- Location: LCCOMB_X20_Y15_N8
\data_i|oRD[10]~1023\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1023_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[26][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[24][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[26][10]~q\,
	datac => \data_i|rMEM[24][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~1023_combout\);

-- Location: LCCOMB_X21_Y12_N8
\data_i|oRD[10]~1024\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1024_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1023_combout\ & ((\data_i|rMEM[58][10]~q\))) # (!\data_i|oRD[10]~1023_combout\ & (\data_i|rMEM[56][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1023_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[58][10]~q\,
	datad => \data_i|oRD[10]~1023_combout\,
	combout => \data_i|oRD[10]~1024_combout\);

-- Location: FF_X28_Y10_N15
\data_i|rMEM[57][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][10]~q\);

-- Location: FF_X28_Y10_N17
\data_i|rMEM[59][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][10]~q\);

-- Location: FF_X28_Y7_N21
\data_i|rMEM[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][10]~q\);

-- Location: FF_X28_Y7_N19
\data_i|rMEM[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][10]~q\);

-- Location: LCCOMB_X28_Y7_N18
\data_i|oRD[10]~1021\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1021_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[27][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[25][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[27][10]~q\,
	datac => \data_i|rMEM[25][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~1021_combout\);

-- Location: LCCOMB_X28_Y10_N16
\data_i|oRD[10]~1022\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1022_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1021_combout\ & ((\data_i|rMEM[59][10]~q\))) # (!\data_i|oRD[10]~1021_combout\ & (\data_i|rMEM[57][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][10]~q\,
	datac => \data_i|rMEM[59][10]~q\,
	datad => \data_i|oRD[10]~1021_combout\,
	combout => \data_i|oRD[10]~1022_combout\);

-- Location: LCCOMB_X21_Y12_N10
\data_i|oRD[10]~1025\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1025_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[10]~1022_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[10]~1024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[10]~1024_combout\,
	datad => \data_i|oRD[10]~1022_combout\,
	combout => \data_i|oRD[10]~1025_combout\);

-- Location: LCCOMB_X21_Y12_N28
\data_i|oRD[10]~1028\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1028_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[10]~1025_combout\ & ((\data_i|oRD[10]~1027_combout\))) # (!\data_i|oRD[10]~1025_combout\ & (\data_i|oRD[10]~1020_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[10]~1025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[10]~1020_combout\,
	datac => \data_i|oRD[10]~1027_combout\,
	datad => \data_i|oRD[10]~1025_combout\,
	combout => \data_i|oRD[10]~1028_combout\);

-- Location: FF_X22_Y12_N11
\data_i|rMEM[54][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][10]~q\);

-- Location: FF_X22_Y12_N21
\data_i|rMEM[50][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][10]~q\);

-- Location: LCCOMB_X26_Y6_N26
\data_i|rMEM[22][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[22][10]~feeder_combout\);

-- Location: FF_X26_Y6_N27
\data_i|rMEM[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][10]~q\);

-- Location: FF_X21_Y6_N9
\data_i|rMEM[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][10]~q\);

-- Location: LCCOMB_X21_Y6_N8
\data_i|oRD[10]~988\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~988_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[22][10]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[18][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[22][10]~q\,
	datac => \data_i|rMEM[18][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[10]~988_combout\);

-- Location: LCCOMB_X22_Y12_N20
\data_i|oRD[10]~989\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~989_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~988_combout\ & (\data_i|rMEM[54][10]~q\)) # (!\data_i|oRD[10]~988_combout\ & ((\data_i|rMEM[50][10]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[50][10]~q\,
	datad => \data_i|oRD[10]~988_combout\,
	combout => \data_i|oRD[10]~989_combout\);

-- Location: FF_X21_Y14_N29
\data_i|rMEM[51][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][10]~q\);

-- Location: FF_X21_Y14_N31
\data_i|rMEM[55][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][10]~q\);

-- Location: LCCOMB_X24_Y6_N30
\data_i|rMEM[23][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[23][10]~feeder_combout\);

-- Location: FF_X24_Y6_N31
\data_i|rMEM[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][10]~q\);

-- Location: FF_X21_Y6_N23
\data_i|rMEM[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][10]~q\);

-- Location: LCCOMB_X21_Y6_N22
\data_i|oRD[10]~995\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~995_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][10]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][10]~q\,
	datac => \data_i|rMEM[19][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[10]~995_combout\);

-- Location: LCCOMB_X21_Y14_N30
\data_i|oRD[10]~996\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~996_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~995_combout\ & ((\data_i|rMEM[55][10]~q\))) # (!\data_i|oRD[10]~995_combout\ & (\data_i|rMEM[51][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[51][10]~q\,
	datac => \data_i|rMEM[55][10]~q\,
	datad => \data_i|oRD[10]~995_combout\,
	combout => \data_i|oRD[10]~996_combout\);

-- Location: FF_X20_Y12_N7
\data_i|rMEM[49][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][10]~q\);

-- Location: FF_X20_Y12_N5
\data_i|rMEM[53][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][10]~q\);

-- Location: FF_X20_Y10_N31
\data_i|rMEM[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][10]~q\);

-- Location: FF_X20_Y10_N5
\data_i|rMEM[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][10]~q\);

-- Location: LCCOMB_X20_Y10_N4
\data_i|oRD[10]~990\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~990_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~990_combout\);

-- Location: LCCOMB_X20_Y12_N4
\data_i|oRD[10]~991\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~991_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~990_combout\ & ((\data_i|rMEM[53][10]~q\))) # (!\data_i|oRD[10]~990_combout\ & (\data_i|rMEM[49][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[53][10]~q\,
	datad => \data_i|oRD[10]~990_combout\,
	combout => \data_i|oRD[10]~991_combout\);

-- Location: FF_X26_Y12_N1
\data_i|rMEM[48][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][10]~q\);

-- Location: FF_X26_Y12_N27
\data_i|rMEM[52][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][10]~q\);

-- Location: FF_X34_Y8_N11
\data_i|rMEM[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][10]~q\);

-- Location: FF_X34_Y8_N1
\data_i|rMEM[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][10]~q\);

-- Location: LCCOMB_X34_Y8_N0
\data_i|oRD[10]~992\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~992_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[20][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[16][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[16][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~992_combout\);

-- Location: LCCOMB_X26_Y12_N26
\data_i|oRD[10]~993\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~993_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~992_combout\ & ((\data_i|rMEM[52][10]~q\))) # (!\data_i|oRD[10]~992_combout\ & (\data_i|rMEM[48][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[48][10]~q\,
	datac => \data_i|rMEM[52][10]~q\,
	datad => \data_i|oRD[10]~992_combout\,
	combout => \data_i|oRD[10]~993_combout\);

-- Location: LCCOMB_X21_Y12_N12
\data_i|oRD[10]~994\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~994_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[10]~991_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[10]~993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[10]~991_combout\,
	datad => \data_i|oRD[10]~993_combout\,
	combout => \data_i|oRD[10]~994_combout\);

-- Location: LCCOMB_X21_Y12_N22
\data_i|oRD[10]~997\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~997_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[10]~994_combout\ & ((\data_i|oRD[10]~996_combout\))) # (!\data_i|oRD[10]~994_combout\ & (\data_i|oRD[10]~989_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[10]~994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[10]~989_combout\,
	datab => \data_i|oRD[10]~996_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \data_i|oRD[10]~994_combout\,
	combout => \data_i|oRD[10]~997_combout\);

-- Location: FF_X21_Y13_N9
\data_i|rMEM[33][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][10]~q\);

-- Location: FF_X21_Y13_N31
\data_i|rMEM[35][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][10]~q\);

-- Location: FF_X20_Y13_N21
\data_i|rMEM[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][10]~q\);

-- Location: FF_X20_Y13_N23
\data_i|rMEM[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][10]~q\);

-- Location: LCCOMB_X20_Y13_N22
\data_i|oRD[10]~1010\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1010_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[3][10]~q\,
	datac => \data_i|rMEM[1][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~1010_combout\);

-- Location: LCCOMB_X21_Y13_N30
\data_i|oRD[10]~1011\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1011_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1010_combout\ & ((\data_i|rMEM[35][10]~q\))) # (!\data_i|oRD[10]~1010_combout\ & (\data_i|rMEM[33][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1010_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][10]~q\,
	datad => \data_i|oRD[10]~1010_combout\,
	combout => \data_i|oRD[10]~1011_combout\);

-- Location: LCCOMB_X21_Y7_N18
\data_i|rMEM[32][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[32][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[32][10]~feeder_combout\);

-- Location: FF_X21_Y7_N19
\data_i|rMEM[32][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[32][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][10]~q\);

-- Location: FF_X21_Y9_N31
\data_i|rMEM[34][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][10]~q\);

-- Location: FF_X22_Y9_N29
\data_i|rMEM[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][10]~q\);

-- Location: FF_X22_Y9_N3
\data_i|rMEM[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][10]~q\);

-- Location: LCCOMB_X22_Y9_N2
\data_i|oRD[10]~1012\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1012_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[2][10]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[2][10]~q\,
	datac => \data_i|rMEM[0][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[10]~1012_combout\);

-- Location: LCCOMB_X21_Y9_N30
\data_i|oRD[10]~1013\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1013_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1012_combout\ & ((\data_i|rMEM[34][10]~q\))) # (!\data_i|oRD[10]~1012_combout\ & (\data_i|rMEM[32][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[32][10]~q\,
	datac => \data_i|rMEM[34][10]~q\,
	datad => \data_i|oRD[10]~1012_combout\,
	combout => \data_i|oRD[10]~1013_combout\);

-- Location: LCCOMB_X21_Y12_N0
\data_i|oRD[10]~1014\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1014_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[10]~1011_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[10]~1013_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[10]~1011_combout\,
	datad => \data_i|oRD[10]~1013_combout\,
	combout => \data_i|oRD[10]~1014_combout\);

-- Location: LCCOMB_X20_Y7_N2
\data_i|rMEM[39][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[39][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[39][10]~feeder_combout\);

-- Location: FF_X20_Y7_N3
\data_i|rMEM[39][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[39][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][10]~q\);

-- Location: LCCOMB_X29_Y5_N14
\data_i|rMEM[37][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[37][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[37][10]~feeder_combout\);

-- Location: FF_X29_Y5_N15
\data_i|rMEM[37][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[37][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][10]~q\);

-- Location: LCCOMB_X26_Y5_N6
\data_i|rMEM[7][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[7][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[7][10]~feeder_combout\);

-- Location: FF_X26_Y5_N7
\data_i|rMEM[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[7][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][10]~q\);

-- Location: FF_X21_Y5_N29
\data_i|rMEM[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][10]~q\);

-- Location: LCCOMB_X21_Y5_N28
\data_i|oRD[10]~1015\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1015_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[7][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[5][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[7][10]~q\,
	datac => \data_i|rMEM[5][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~1015_combout\);

-- Location: LCCOMB_X21_Y5_N2
\data_i|oRD[10]~1016\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1016_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1015_combout\ & (\data_i|rMEM[39][10]~q\)) # (!\data_i|oRD[10]~1015_combout\ & ((\data_i|rMEM[37][10]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[37][10]~q\,
	datad => \data_i|oRD[10]~1015_combout\,
	combout => \data_i|oRD[10]~1016_combout\);

-- Location: FF_X21_Y10_N31
\data_i|rMEM[36][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][10]~q\);

-- Location: FF_X21_Y10_N9
\data_i|rMEM[38][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][10]~q\);

-- Location: FF_X34_Y7_N7
\data_i|rMEM[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][10]~q\);

-- Location: FF_X34_Y7_N1
\data_i|rMEM[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][10]~q\);

-- Location: LCCOMB_X34_Y7_N0
\data_i|oRD[10]~1008\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1008_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[6][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[4][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[4][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~1008_combout\);

-- Location: LCCOMB_X21_Y10_N8
\data_i|oRD[10]~1009\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1009_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1008_combout\ & ((\data_i|rMEM[38][10]~q\))) # (!\data_i|oRD[10]~1008_combout\ & (\data_i|rMEM[36][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[38][10]~q\,
	datad => \data_i|oRD[10]~1008_combout\,
	combout => \data_i|oRD[10]~1009_combout\);

-- Location: LCCOMB_X21_Y12_N30
\data_i|oRD[10]~1017\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1017_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[10]~1014_combout\ & (\data_i|oRD[10]~1016_combout\)) # (!\data_i|oRD[10]~1014_combout\ & ((\data_i|oRD[10]~1009_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[10]~1014_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[10]~1014_combout\,
	datac => \data_i|oRD[10]~1016_combout\,
	datad => \data_i|oRD[10]~1009_combout\,
	combout => \data_i|oRD[10]~1017_combout\);

-- Location: FF_X20_Y11_N11
\data_i|rMEM[46][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][10]~q\);

-- Location: FF_X20_Y11_N25
\data_i|rMEM[47][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][10]~q\);

-- Location: LCCOMB_X19_Y10_N2
\data_i|rMEM[15][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[15][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[15][10]~feeder_combout\);

-- Location: FF_X19_Y10_N3
\data_i|rMEM[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[15][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][10]~q\);

-- Location: FF_X19_Y12_N29
\data_i|rMEM[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][10]~q\);

-- Location: LCCOMB_X19_Y12_N28
\data_i|oRD[10]~1005\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1005_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][10]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][10]~q\,
	datac => \data_i|rMEM[14][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[10]~1005_combout\);

-- Location: LCCOMB_X20_Y11_N24
\data_i|oRD[10]~1006\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1006_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1005_combout\ & ((\data_i|rMEM[47][10]~q\))) # (!\data_i|oRD[10]~1005_combout\ & (\data_i|rMEM[46][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[47][10]~q\,
	datad => \data_i|oRD[10]~1005_combout\,
	combout => \data_i|oRD[10]~1006_combout\);

-- Location: FF_X27_Y14_N19
\data_i|rMEM[42][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][10]~q\);

-- Location: FF_X27_Y14_N5
\data_i|rMEM[43][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][10]~q\);

-- Location: FF_X33_Y6_N13
\data_i|rMEM[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][10]~q\);

-- Location: FF_X33_Y6_N23
\data_i|rMEM[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][10]~q\);

-- Location: LCCOMB_X33_Y6_N22
\data_i|oRD[10]~998\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~998_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[11][10]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[10][10]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[10][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[10]~998_combout\);

-- Location: LCCOMB_X27_Y14_N4
\data_i|oRD[10]~999\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~999_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~998_combout\ & ((\data_i|rMEM[43][10]~q\))) # (!\data_i|oRD[10]~998_combout\ & (\data_i|rMEM[42][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[42][10]~q\,
	datac => \data_i|rMEM[43][10]~q\,
	datad => \data_i|oRD[10]~998_combout\,
	combout => \data_i|oRD[10]~999_combout\);

-- Location: FF_X25_Y12_N7
\data_i|rMEM[40][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][10]~q\);

-- Location: FF_X25_Y12_N25
\data_i|rMEM[41][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][10]~q\);

-- Location: LCCOMB_X35_Y9_N28
\data_i|rMEM[9][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[9][10]~feeder_combout\);

-- Location: FF_X35_Y9_N29
\data_i|rMEM[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][10]~q\);

-- Location: FF_X35_Y11_N11
\data_i|rMEM[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][10]~q\);

-- Location: LCCOMB_X35_Y11_N10
\data_i|oRD[10]~1002\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1002_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[9][10]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[9][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[8][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[10]~1002_combout\);

-- Location: LCCOMB_X25_Y12_N24
\data_i|oRD[10]~1003\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1003_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1002_combout\ & ((\data_i|rMEM[41][10]~q\))) # (!\data_i|oRD[10]~1002_combout\ & (\data_i|rMEM[40][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[41][10]~q\,
	datad => \data_i|oRD[10]~1002_combout\,
	combout => \data_i|oRD[10]~1003_combout\);

-- Location: FF_X32_Y11_N25
\data_i|rMEM[44][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][10]~q\);

-- Location: FF_X32_Y11_N11
\data_i|rMEM[45][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][10]~q\);

-- Location: LCCOMB_X34_Y15_N6
\data_i|rMEM[13][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][10]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(10),
	combout => \data_i|rMEM[13][10]~feeder_combout\);

-- Location: FF_X34_Y15_N7
\data_i|rMEM[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][10]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][10]~q\);

-- Location: FF_X35_Y11_N9
\data_i|rMEM[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][10]~q\);

-- Location: LCCOMB_X35_Y11_N8
\data_i|oRD[10]~1000\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1000_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[13][10]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[12][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[13][10]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[12][10]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[10]~1000_combout\);

-- Location: LCCOMB_X32_Y11_N10
\data_i|oRD[10]~1001\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1001_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[10]~1000_combout\ & ((\data_i|rMEM[45][10]~q\))) # (!\data_i|oRD[10]~1000_combout\ & (\data_i|rMEM[44][10]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[10]~1000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][10]~q\,
	datac => \data_i|rMEM[45][10]~q\,
	datad => \data_i|oRD[10]~1000_combout\,
	combout => \data_i|oRD[10]~1001_combout\);

-- Location: LCCOMB_X21_Y12_N20
\data_i|oRD[10]~1004\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1004_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[10]~1001_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[10]~1003_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[10]~1003_combout\,
	datad => \data_i|oRD[10]~1001_combout\,
	combout => \data_i|oRD[10]~1004_combout\);

-- Location: LCCOMB_X21_Y12_N18
\data_i|oRD[10]~1007\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1007_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[10]~1004_combout\ & (\data_i|oRD[10]~1006_combout\)) # (!\data_i|oRD[10]~1004_combout\ & ((\data_i|oRD[10]~999_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[10]~1004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[10]~1006_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[10]~999_combout\,
	datad => \data_i|oRD[10]~1004_combout\,
	combout => \data_i|oRD[10]~1007_combout\);

-- Location: LCCOMB_X21_Y12_N16
\data_i|oRD[10]~1018\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1018_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[10]~1007_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[10]~1017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[10]~1017_combout\,
	datad => \data_i|oRD[10]~1007_combout\,
	combout => \data_i|oRD[10]~1018_combout\);

-- Location: LCCOMB_X21_Y12_N2
\data_i|oRD[10]~1029\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1029_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[10]~1018_combout\ & (\data_i|oRD[10]~1028_combout\)) # (!\data_i|oRD[10]~1018_combout\ & ((\data_i|oRD[10]~997_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[10]~1018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|oRD[10]~1028_combout\,
	datac => \data_i|oRD[10]~997_combout\,
	datad => \data_i|oRD[10]~1018_combout\,
	combout => \data_i|oRD[10]~1029_combout\);

-- Location: LCCOMB_X35_Y12_N20
\data_i|oRD[10]~1430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[10]~1430_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[10]~1029_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[10]~1029_combout\,
	combout => \data_i|oRD[10]~1430_combout\);

-- Location: FF_X35_Y12_N21
\reg_pipeline|r_d_wb|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[10]~1430_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(10));

-- Location: FF_X39_Y12_N3
\regf_i|r3_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(10));

-- Location: FF_X44_Y14_N21
\regf_i|r1_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(10));

-- Location: FF_X44_Y14_N11
\regf_i|r0_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(10));

-- Location: LCCOMB_X44_Y14_N10
\regf_i|Mux52~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux52~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(10))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(10),
	datac => \regf_i|r0_i|sREG\(10),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux52~2_combout\);

-- Location: LCCOMB_X43_Y14_N10
\regf_i|Mux52~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux52~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux52~2_combout\ & (\regf_i|r3_i|sREG\(10))) # (!\regf_i|Mux52~2_combout\ & ((\regf_i|r2_i|sREG\(10)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(10),
	datac => \regf_i|r2_i|sREG\(10),
	datad => \regf_i|Mux52~2_combout\,
	combout => \regf_i|Mux52~3_combout\);

-- Location: LCCOMB_X42_Y13_N4
\regf_i|Mux52~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux52~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (\reg_pipeline|r_ir_rf|sREG\(17))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r6_i|sREG\(10))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- ((\regf_i|r4_i|sREG\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(10),
	datad => \regf_i|r4_i|sREG\(10),
	combout => \regf_i|Mux52~0_combout\);

-- Location: LCCOMB_X43_Y13_N20
\regf_i|Mux52~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux52~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux52~0_combout\ & ((\regf_i|r7_i|sREG\(10)))) # (!\regf_i|Mux52~0_combout\ & (\regf_i|r5_i|sREG\(10))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|Mux52~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|Mux52~0_combout\,
	datac => \regf_i|r5_i|sREG\(10),
	datad => \regf_i|r7_i|sREG\(10),
	combout => \regf_i|Mux52~1_combout\);

-- Location: LCCOMB_X43_Y10_N18
\regf_i|Mux52~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux52~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux52~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux52~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux52~3_combout\,
	datad => \regf_i|Mux52~1_combout\,
	combout => \regf_i|Mux52~4_combout\);

-- Location: FF_X43_Y10_N19
\reg_pipeline|r_a_alu|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux52~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(10));

-- Location: LCCOMB_X38_Y5_N6
\alu_i|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~7_combout\ = ((\reg_pipeline|r_a_alu|sREG\(10)) # (\reg_pipeline|r_b_alu|sREG\(10))) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(10),
	datad => \reg_pipeline|r_b_alu|sREG\(10),
	combout => \alu_i|Mux21~7_combout\);

-- Location: LCCOMB_X38_Y5_N0
\alu_i|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux21~7_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(10))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(10),
	datab => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux21~7_combout\,
	combout => \alu_i|Mux21~8_combout\);

-- Location: LCCOMB_X38_Y5_N14
\alu_i|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(10) & (\reg_pipeline|r_a_alu|sREG\(10))) # (!\reg_pipeline|r_b_alu|sREG\(10) & (!\reg_pipeline|r_a_alu|sREG\(10) & !\alu_i|Mux21~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(10),
	datac => \reg_pipeline|r_a_alu|sREG\(10),
	datad => \alu_i|Mux21~8_combout\,
	combout => \alu_i|Mux21~9_combout\);

-- Location: FF_X43_Y14_N19
\regf_i|r2_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(9));

-- Location: FF_X43_Y11_N25
\regf_i|r3_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(9));

-- Location: FF_X44_Y14_N15
\regf_i|r0_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(9));

-- Location: FF_X44_Y14_N5
\regf_i|r1_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(9));

-- Location: LCCOMB_X44_Y14_N4
\regf_i|Mux85~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux85~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(9)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(9),
	datac => \regf_i|r1_i|sREG\(9),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux85~2_combout\);

-- Location: LCCOMB_X43_Y14_N20
\regf_i|Mux85~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux85~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux85~2_combout\ & ((\regf_i|r3_i|sREG\(9)))) # (!\regf_i|Mux85~2_combout\ & (\regf_i|r2_i|sREG\(9))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux85~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(9),
	datac => \regf_i|r3_i|sREG\(9),
	datad => \regf_i|Mux85~2_combout\,
	combout => \regf_i|Mux85~3_combout\);

-- Location: LCCOMB_X39_Y10_N28
\regf_i|Mux85~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux85~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux85~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux85~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux85~1_combout\,
	datad => \regf_i|Mux85~3_combout\,
	combout => \regf_i|Mux85~4_combout\);

-- Location: FF_X39_Y10_N29
\reg_pipeline|r_d_alu|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux85~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(9));

-- Location: LCCOMB_X37_Y10_N28
\reg_pipeline|r_d_mem|sREG[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[9]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(9),
	combout => \reg_pipeline|r_d_mem|sREG[9]~feeder_combout\);

-- Location: FF_X37_Y10_N29
\reg_pipeline|r_d_mem|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(9));

-- Location: FF_X33_Y16_N5
\data_i|rMEM[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][9]~q\);

-- Location: FF_X33_Y16_N15
\data_i|rMEM[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][9]~q\);

-- Location: FF_X34_Y16_N3
\data_i|rMEM[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][9]~q\);

-- Location: FF_X34_Y16_N1
\data_i|rMEM[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][9]~q\);

-- Location: LCCOMB_X34_Y16_N2
\data_i|oRD[9]~1057\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1057_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][9]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][9]~q\,
	datad => \data_i|rMEM[7][9]~q\,
	combout => \data_i|oRD[9]~1057_combout\);

-- Location: LCCOMB_X33_Y16_N14
\data_i|oRD[9]~1058\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1058_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1057_combout\ & ((\data_i|rMEM[15][9]~q\))) # (!\data_i|oRD[9]~1057_combout\ & (\data_i|rMEM[11][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[11][9]~q\,
	datac => \data_i|rMEM[15][9]~q\,
	datad => \data_i|oRD[9]~1057_combout\,
	combout => \data_i|oRD[9]~1058_combout\);

-- Location: LCCOMB_X32_Y12_N12
\data_i|rMEM[10][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[10][9]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(9),
	combout => \data_i|rMEM[10][9]~feeder_combout\);

-- Location: FF_X32_Y12_N13
\data_i|rMEM[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[10][9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][9]~q\);

-- Location: FF_X31_Y15_N11
\data_i|rMEM[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][9]~q\);

-- Location: FF_X28_Y16_N13
\data_i|rMEM[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][9]~q\);

-- Location: FF_X28_Y16_N15
\data_i|rMEM[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][9]~q\);

-- Location: LCCOMB_X28_Y16_N14
\data_i|oRD[9]~1052\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1052_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[9]~1052_combout\);

-- Location: LCCOMB_X31_Y15_N10
\data_i|oRD[9]~1053\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1053_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1052_combout\ & ((\data_i|rMEM[14][9]~q\))) # (!\data_i|oRD[9]~1052_combout\ & (\data_i|rMEM[10][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[10][9]~q\,
	datac => \data_i|rMEM[14][9]~q\,
	datad => \data_i|oRD[9]~1052_combout\,
	combout => \data_i|oRD[9]~1053_combout\);

-- Location: FF_X36_Y12_N29
\data_i|rMEM[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][9]~q\);

-- Location: FF_X36_Y12_N27
\data_i|rMEM[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][9]~q\);

-- Location: FF_X35_Y10_N13
\data_i|rMEM[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][9]~q\);

-- Location: FF_X35_Y10_N31
\data_i|rMEM[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][9]~q\);

-- Location: LCCOMB_X35_Y10_N30
\data_i|oRD[9]~1054\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1054_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[4][9]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[0][9]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[4][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[0][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[9]~1054_combout\);

-- Location: LCCOMB_X36_Y12_N26
\data_i|oRD[9]~1055\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1055_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1054_combout\ & ((\data_i|rMEM[12][9]~q\))) # (!\data_i|oRD[9]~1054_combout\ & (\data_i|rMEM[8][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[8][9]~q\,
	datac => \data_i|rMEM[12][9]~q\,
	datad => \data_i|oRD[9]~1054_combout\,
	combout => \data_i|oRD[9]~1055_combout\);

-- Location: LCCOMB_X32_Y15_N26
\data_i|oRD[9]~1056\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1056_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[9]~1053_combout\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((!\reg_pipeline|r_y_mem|sREG\(2) & \data_i|oRD[9]~1055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1053_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[9]~1055_combout\,
	combout => \data_i|oRD[9]~1056_combout\);

-- Location: FF_X35_Y18_N1
\data_i|rMEM[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][9]~q\);

-- Location: FF_X35_Y18_N15
\data_i|rMEM[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][9]~q\);

-- Location: LCCOMB_X35_Y18_N14
\data_i|oRD[9]~1050\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1050_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[5][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[1][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[5][9]~q\,
	datac => \data_i|rMEM[1][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[9]~1050_combout\);

-- Location: FF_X34_Y15_N27
\data_i|rMEM[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][9]~q\);

-- Location: FF_X34_Y15_N29
\data_i|rMEM[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][9]~q\);

-- Location: LCCOMB_X34_Y15_N26
\data_i|oRD[9]~1051\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1051_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1050_combout\ & (\data_i|rMEM[13][9]~q\)) # (!\data_i|oRD[9]~1050_combout\ & ((\data_i|rMEM[9][9]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[9]~1050_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[9]~1050_combout\,
	datac => \data_i|rMEM[13][9]~q\,
	datad => \data_i|rMEM[9][9]~q\,
	combout => \data_i|oRD[9]~1051_combout\);

-- Location: LCCOMB_X32_Y15_N4
\data_i|oRD[9]~1059\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1059_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[9]~1056_combout\ & (\data_i|oRD[9]~1058_combout\)) # (!\data_i|oRD[9]~1056_combout\ & ((\data_i|oRD[9]~1051_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[9]~1056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1058_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[9]~1056_combout\,
	datad => \data_i|oRD[9]~1051_combout\,
	combout => \data_i|oRD[9]~1059_combout\);

-- Location: FF_X32_Y17_N17
\data_i|rMEM[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][9]~q\);

-- Location: FF_X32_Y17_N19
\data_i|rMEM[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][9]~q\);

-- Location: LCCOMB_X24_Y6_N20
\data_i|rMEM[23][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][9]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(9),
	combout => \data_i|rMEM[23][9]~feeder_combout\);

-- Location: FF_X24_Y6_N21
\data_i|rMEM[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][9]~q\);

-- Location: FF_X31_Y6_N25
\data_i|rMEM[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][9]~q\);

-- Location: LCCOMB_X31_Y6_N24
\data_i|oRD[9]~1047\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1047_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[23][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[22][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[23][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[22][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[9]~1047_combout\);

-- Location: LCCOMB_X32_Y17_N18
\data_i|oRD[9]~1048\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1048_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1047_combout\ & ((\data_i|rMEM[31][9]~q\))) # (!\data_i|oRD[9]~1047_combout\ & (\data_i|rMEM[30][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[30][9]~q\,
	datac => \data_i|rMEM[31][9]~q\,
	datad => \data_i|oRD[9]~1047_combout\,
	combout => \data_i|oRD[9]~1048_combout\);

-- Location: FF_X34_Y12_N27
\data_i|rMEM[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][9]~q\);

-- Location: FF_X34_Y12_N25
\data_i|rMEM[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][9]~q\);

-- Location: FF_X30_Y8_N11
\data_i|rMEM[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][9]~q\);

-- Location: FF_X34_Y8_N15
\data_i|rMEM[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][9]~q\);

-- Location: LCCOMB_X34_Y8_N14
\data_i|oRD[9]~1042\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1042_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[21][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[20][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[21][9]~q\,
	datac => \data_i|rMEM[20][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[9]~1042_combout\);

-- Location: LCCOMB_X34_Y12_N24
\data_i|oRD[9]~1043\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1043_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1042_combout\ & ((\data_i|rMEM[29][9]~q\))) # (!\data_i|oRD[9]~1042_combout\ & (\data_i|rMEM[28][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[28][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[29][9]~q\,
	datad => \data_i|oRD[9]~1042_combout\,
	combout => \data_i|oRD[9]~1043_combout\);

-- Location: FF_X35_Y16_N25
\data_i|rMEM[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][9]~q\);

-- Location: FF_X35_Y16_N7
\data_i|rMEM[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][9]~q\);

-- Location: FF_X30_Y8_N25
\data_i|rMEM[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][9]~q\);

-- Location: FF_X34_Y8_N5
\data_i|rMEM[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][9]~q\);

-- Location: LCCOMB_X34_Y8_N4
\data_i|oRD[9]~1044\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1044_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[17][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[17][9]~q\,
	datac => \data_i|rMEM[16][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[9]~1044_combout\);

-- Location: LCCOMB_X35_Y16_N6
\data_i|oRD[9]~1045\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1045_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1044_combout\ & ((\data_i|rMEM[25][9]~q\))) # (!\data_i|oRD[9]~1044_combout\ & (\data_i|rMEM[24][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[25][9]~q\,
	datad => \data_i|oRD[9]~1044_combout\,
	combout => \data_i|oRD[9]~1045_combout\);

-- Location: LCCOMB_X32_Y15_N14
\data_i|oRD[9]~1046\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1046_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[9]~1043_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[9]~1045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[9]~1043_combout\,
	datad => \data_i|oRD[9]~1045_combout\,
	combout => \data_i|oRD[9]~1046_combout\);

-- Location: FF_X27_Y19_N13
\data_i|rMEM[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][9]~q\);

-- Location: FF_X27_Y19_N23
\data_i|rMEM[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][9]~q\);

-- Location: LCCOMB_X27_Y19_N22
\data_i|oRD[9]~1040\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1040_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][9]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][9]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[19][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[18][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[9]~1040_combout\);

-- Location: FF_X27_Y17_N1
\data_i|rMEM[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][9]~q\);

-- Location: FF_X27_Y17_N15
\data_i|rMEM[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][9]~q\);

-- Location: LCCOMB_X27_Y17_N14
\data_i|oRD[9]~1041\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1041_combout\ = (\data_i|oRD[9]~1040_combout\ & (((\data_i|rMEM[27][9]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[9]~1040_combout\ & (\data_i|rMEM[26][9]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1040_combout\,
	datab => \data_i|rMEM[26][9]~q\,
	datac => \data_i|rMEM[27][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[9]~1041_combout\);

-- Location: LCCOMB_X32_Y15_N20
\data_i|oRD[9]~1049\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1049_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[9]~1046_combout\ & (\data_i|oRD[9]~1048_combout\)) # (!\data_i|oRD[9]~1046_combout\ & ((\data_i|oRD[9]~1041_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[9]~1046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1048_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[9]~1046_combout\,
	datad => \data_i|oRD[9]~1041_combout\,
	combout => \data_i|oRD[9]~1049_combout\);

-- Location: LCCOMB_X32_Y15_N22
\data_i|oRD[9]~1060\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1060_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|oRD[9]~1049_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[9]~1059_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[9]~1059_combout\,
	datad => \data_i|oRD[9]~1049_combout\,
	combout => \data_i|oRD[9]~1060_combout\);

-- Location: FF_X28_Y18_N5
\data_i|rMEM[39][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][9]~q\);

-- Location: FF_X28_Y18_N23
\data_i|rMEM[37][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][9]~q\);

-- Location: LCCOMB_X28_Y18_N22
\data_i|oRD[9]~1037\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1037_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[39][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[37][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[9]~1037_combout\);

-- Location: FF_X28_Y15_N3
\data_i|rMEM[45][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][9]~q\);

-- Location: FF_X28_Y15_N25
\data_i|rMEM[47][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][9]~q\);

-- Location: LCCOMB_X28_Y15_N24
\data_i|oRD[9]~1038\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1038_combout\ = (\data_i|oRD[9]~1037_combout\ & (((\data_i|rMEM[47][9]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[9]~1037_combout\ & (\data_i|rMEM[45][9]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1037_combout\,
	datab => \data_i|rMEM[45][9]~q\,
	datac => \data_i|rMEM[47][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[9]~1038_combout\);

-- Location: FF_X22_Y10_N11
\data_i|rMEM[36][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][9]~q\);

-- Location: LCCOMB_X21_Y10_N14
\data_i|rMEM[38][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[38][9]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(9),
	combout => \data_i|rMEM[38][9]~feeder_combout\);

-- Location: FF_X21_Y10_N15
\data_i|rMEM[38][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[38][9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][9]~q\);

-- Location: LCCOMB_X22_Y10_N10
\data_i|oRD[9]~1030\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1030_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][9]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[36][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[36][9]~q\,
	datad => \data_i|rMEM[38][9]~q\,
	combout => \data_i|oRD[9]~1030_combout\);

-- Location: FF_X26_Y10_N31
\data_i|rMEM[44][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][9]~q\);

-- Location: LCCOMB_X26_Y10_N0
\data_i|rMEM[46][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][9]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(9),
	combout => \data_i|rMEM[46][9]~feeder_combout\);

-- Location: FF_X26_Y10_N1
\data_i|rMEM[46][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][9]~q\);

-- Location: LCCOMB_X26_Y10_N30
\data_i|oRD[9]~1031\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1031_combout\ = (\data_i|oRD[9]~1030_combout\ & (((\data_i|rMEM[46][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[9]~1030_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[44][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1030_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][9]~q\,
	datad => \data_i|rMEM[46][9]~q\,
	combout => \data_i|oRD[9]~1031_combout\);

-- Location: FF_X33_Y19_N13
\data_i|rMEM[41][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][9]~q\);

-- Location: FF_X33_Y19_N11
\data_i|rMEM[43][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][9]~q\);

-- Location: FF_X30_Y19_N21
\data_i|rMEM[35][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][9]~q\);

-- Location: FF_X30_Y19_N23
\data_i|rMEM[33][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][9]~q\);

-- Location: LCCOMB_X30_Y19_N22
\data_i|oRD[9]~1032\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1032_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[35][9]~q\,
	datac => \data_i|rMEM[33][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[9]~1032_combout\);

-- Location: LCCOMB_X33_Y19_N10
\data_i|oRD[9]~1033\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1033_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1032_combout\ & ((\data_i|rMEM[43][9]~q\))) # (!\data_i|oRD[9]~1032_combout\ & (\data_i|rMEM[41][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[43][9]~q\,
	datad => \data_i|oRD[9]~1032_combout\,
	combout => \data_i|oRD[9]~1033_combout\);

-- Location: FF_X32_Y15_N19
\data_i|rMEM[40][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][9]~q\);

-- Location: FF_X32_Y15_N1
\data_i|rMEM[42][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][9]~q\);

-- Location: LCCOMB_X24_Y10_N12
\data_i|rMEM[34][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][9]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(9),
	combout => \data_i|rMEM[34][9]~feeder_combout\);

-- Location: FF_X24_Y10_N13
\data_i|rMEM[34][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][9]~q\);

-- Location: FF_X22_Y10_N5
\data_i|rMEM[32][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][9]~q\);

-- Location: LCCOMB_X22_Y10_N4
\data_i|oRD[9]~1034\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1034_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[34][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[32][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[34][9]~q\,
	datac => \data_i|rMEM[32][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[9]~1034_combout\);

-- Location: LCCOMB_X32_Y15_N0
\data_i|oRD[9]~1035\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1035_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1034_combout\ & ((\data_i|rMEM[42][9]~q\))) # (!\data_i|oRD[9]~1034_combout\ & (\data_i|rMEM[40][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[40][9]~q\,
	datac => \data_i|rMEM[42][9]~q\,
	datad => \data_i|oRD[9]~1034_combout\,
	combout => \data_i|oRD[9]~1035_combout\);

-- Location: LCCOMB_X32_Y15_N10
\data_i|oRD[9]~1036\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1036_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[9]~1033_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[9]~1035_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[9]~1033_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[9]~1035_combout\,
	combout => \data_i|oRD[9]~1036_combout\);

-- Location: LCCOMB_X32_Y15_N8
\data_i|oRD[9]~1039\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1039_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[9]~1036_combout\ & (\data_i|oRD[9]~1038_combout\)) # (!\data_i|oRD[9]~1036_combout\ & ((\data_i|oRD[9]~1031_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[9]~1036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[9]~1038_combout\,
	datac => \data_i|oRD[9]~1031_combout\,
	datad => \data_i|oRD[9]~1036_combout\,
	combout => \data_i|oRD[9]~1039_combout\);

-- Location: FF_X29_Y4_N13
\data_i|rMEM[53][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][9]~q\);

-- Location: FF_X29_Y4_N15
\data_i|rMEM[61][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][9]~q\);

-- Location: FF_X29_Y9_N13
\data_i|rMEM[57][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][9]~q\);

-- Location: FF_X29_Y9_N23
\data_i|rMEM[49][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][9]~q\);

-- Location: LCCOMB_X29_Y9_N22
\data_i|oRD[9]~1061\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1061_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[57][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[49][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[57][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[49][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[9]~1061_combout\);

-- Location: LCCOMB_X29_Y4_N14
\data_i|oRD[9]~1062\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1062_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[9]~1061_combout\ & ((\data_i|rMEM[61][9]~q\))) # (!\data_i|oRD[9]~1061_combout\ & (\data_i|rMEM[53][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[9]~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[61][9]~q\,
	datad => \data_i|oRD[9]~1061_combout\,
	combout => \data_i|oRD[9]~1062_combout\);

-- Location: LCCOMB_X24_Y6_N10
\data_i|rMEM[55][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[55][9]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(9),
	combout => \data_i|rMEM[55][9]~feeder_combout\);

-- Location: FF_X24_Y6_N11
\data_i|rMEM[55][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[55][9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][9]~q\);

-- Location: FF_X24_Y12_N21
\data_i|rMEM[63][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][9]~q\);

-- Location: FF_X24_Y14_N13
\data_i|rMEM[59][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][9]~q\);

-- Location: FF_X24_Y14_N23
\data_i|rMEM[51][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][9]~q\);

-- Location: LCCOMB_X24_Y14_N22
\data_i|oRD[9]~1068\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1068_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[59][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[51][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[59][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[51][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[9]~1068_combout\);

-- Location: LCCOMB_X24_Y12_N20
\data_i|oRD[9]~1069\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1069_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[9]~1068_combout\ & ((\data_i|rMEM[63][9]~q\))) # (!\data_i|oRD[9]~1068_combout\ & (\data_i|rMEM[55][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[9]~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[63][9]~q\,
	datad => \data_i|oRD[9]~1068_combout\,
	combout => \data_i|oRD[9]~1069_combout\);

-- Location: FF_X30_Y12_N23
\data_i|rMEM[58][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][9]~q\);

-- Location: FF_X30_Y12_N5
\data_i|rMEM[62][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][9]~q\);

-- Location: FF_X22_Y12_N13
\data_i|rMEM[54][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][9]~q\);

-- Location: FF_X22_Y12_N23
\data_i|rMEM[50][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][9]~q\);

-- Location: LCCOMB_X22_Y12_N22
\data_i|oRD[9]~1063\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1063_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[54][9]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[50][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[50][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[9]~1063_combout\);

-- Location: LCCOMB_X30_Y12_N4
\data_i|oRD[9]~1064\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1064_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[9]~1063_combout\ & ((\data_i|rMEM[62][9]~q\))) # (!\data_i|oRD[9]~1063_combout\ & (\data_i|rMEM[58][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[9]~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[58][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[62][9]~q\,
	datad => \data_i|oRD[9]~1063_combout\,
	combout => \data_i|oRD[9]~1064_combout\);

-- Location: LCCOMB_X29_Y7_N6
\data_i|rMEM[52][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[52][9]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(9),
	combout => \data_i|rMEM[52][9]~feeder_combout\);

-- Location: FF_X29_Y7_N7
\data_i|rMEM[52][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[52][9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][9]~q\);

-- Location: FF_X29_Y7_N21
\data_i|rMEM[60][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][9]~q\);

-- Location: FF_X25_Y8_N3
\data_i|rMEM[56][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][9]~q\);

-- Location: FF_X26_Y8_N27
\data_i|rMEM[48][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(9),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][9]~q\);

-- Location: LCCOMB_X26_Y8_N26
\data_i|oRD[9]~1065\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1065_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[56][9]~q\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[48][9]~q\ & !\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[48][9]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[9]~1065_combout\);

-- Location: LCCOMB_X29_Y7_N20
\data_i|oRD[9]~1066\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1066_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[9]~1065_combout\ & ((\data_i|rMEM[60][9]~q\))) # (!\data_i|oRD[9]~1065_combout\ & (\data_i|rMEM[52][9]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[9]~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][9]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[60][9]~q\,
	datad => \data_i|oRD[9]~1065_combout\,
	combout => \data_i|oRD[9]~1066_combout\);

-- Location: LCCOMB_X32_Y15_N16
\data_i|oRD[9]~1067\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1067_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[9]~1064_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|oRD[9]~1066_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[9]~1064_combout\,
	datad => \data_i|oRD[9]~1066_combout\,
	combout => \data_i|oRD[9]~1067_combout\);

-- Location: LCCOMB_X32_Y15_N2
\data_i|oRD[9]~1070\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1070_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[9]~1067_combout\ & ((\data_i|oRD[9]~1069_combout\))) # (!\data_i|oRD[9]~1067_combout\ & (\data_i|oRD[9]~1062_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[9]~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1062_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[9]~1069_combout\,
	datad => \data_i|oRD[9]~1067_combout\,
	combout => \data_i|oRD[9]~1070_combout\);

-- Location: LCCOMB_X32_Y15_N12
\data_i|oRD[9]~1071\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1071_combout\ = (\data_i|oRD[9]~1060_combout\ & (((\data_i|oRD[9]~1070_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(7)))) # (!\data_i|oRD[9]~1060_combout\ & (\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[9]~1039_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[9]~1060_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[9]~1039_combout\,
	datad => \data_i|oRD[9]~1070_combout\,
	combout => \data_i|oRD[9]~1071_combout\);

-- Location: LCCOMB_X33_Y11_N18
\data_i|oRD[9]~1431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[9]~1431_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[9]~1071_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[9]~1071_combout\,
	combout => \data_i|oRD[9]~1431_combout\);

-- Location: FF_X33_Y11_N19
\reg_pipeline|r_d_wb|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[9]~1431_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(9));

-- Location: LCCOMB_X44_Y14_N14
\regf_i|Mux53~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux53~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(9))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(9),
	datac => \regf_i|r0_i|sREG\(9),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux53~2_combout\);

-- Location: LCCOMB_X43_Y14_N18
\regf_i|Mux53~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux53~3_combout\ = (\regf_i|Mux53~2_combout\ & ((\regf_i|r3_i|sREG\(9)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux53~2_combout\ & (((\regf_i|r2_i|sREG\(9) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(9),
	datab => \regf_i|Mux53~2_combout\,
	datac => \regf_i|r2_i|sREG\(9),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux53~3_combout\);

-- Location: FF_X43_Y13_N31
\regf_i|r7_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(9));

-- Location: FF_X42_Y13_N19
\regf_i|r4_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(9));

-- Location: FF_X42_Y13_N13
\regf_i|r6_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(9));

-- Location: LCCOMB_X42_Y13_N12
\regf_i|Mux53~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux53~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(9)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r4_i|sREG\(9),
	datac => \regf_i|r6_i|sREG\(9),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux53~0_combout\);

-- Location: LCCOMB_X43_Y13_N0
\regf_i|Mux53~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux53~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux53~0_combout\ & (\regf_i|r7_i|sREG\(9))) # (!\regf_i|Mux53~0_combout\ & ((\regf_i|r5_i|sREG\(9)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(9),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(9),
	datad => \regf_i|Mux53~0_combout\,
	combout => \regf_i|Mux53~1_combout\);

-- Location: LCCOMB_X43_Y10_N4
\regf_i|Mux53~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux53~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux53~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux53~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux53~3_combout\,
	datad => \regf_i|Mux53~1_combout\,
	combout => \regf_i|Mux53~4_combout\);

-- Location: FF_X43_Y10_N5
\reg_pipeline|r_a_alu|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux53~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(9));

-- Location: LCCOMB_X37_Y6_N10
\alu_i|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~7_combout\ = (\reg_pipeline|r_a_alu|sREG\(9)) # ((\reg_pipeline|r_b_alu|sREG\(9)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(9),
	datab => \reg_pipeline|r_b_alu|sREG\(9),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux22~7_combout\);

-- Location: LCCOMB_X37_Y6_N24
\alu_i|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & \alu_i|Mux22~7_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(9)) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(9),
	datab => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datad => \alu_i|Mux22~7_combout\,
	combout => \alu_i|Mux22~8_combout\);

-- Location: LCCOMB_X37_Y6_N2
\alu_i|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(9) & (\reg_pipeline|r_b_alu|sREG\(9))) # (!\reg_pipeline|r_a_alu|sREG\(9) & (!\reg_pipeline|r_b_alu|sREG\(9) & !\alu_i|Mux22~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(9),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(9),
	datad => \alu_i|Mux22~8_combout\,
	combout => \alu_i|Mux22~9_combout\);

-- Location: FF_X43_Y13_N13
\regf_i|r5_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(8));

-- Location: FF_X43_Y13_N11
\regf_i|r7_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(8));

-- Location: FF_X42_Y13_N21
\regf_i|r6_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(8));

-- Location: FF_X42_Y13_N11
\regf_i|r4_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(8));

-- Location: LCCOMB_X42_Y13_N10
\regf_i|Mux86~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux86~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(8))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(8),
	datac => \regf_i|r4_i|sREG\(8),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux86~0_combout\);

-- Location: LCCOMB_X43_Y13_N10
\regf_i|Mux86~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux86~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux86~0_combout\ & ((\regf_i|r7_i|sREG\(8)))) # (!\regf_i|Mux86~0_combout\ & (\regf_i|r5_i|sREG\(8))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux86~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(8),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(8),
	datad => \regf_i|Mux86~0_combout\,
	combout => \regf_i|Mux86~1_combout\);

-- Location: LCCOMB_X37_Y10_N26
\regf_i|Mux86~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux86~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux86~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux86~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux86~3_combout\,
	datad => \regf_i|Mux86~1_combout\,
	combout => \regf_i|Mux86~4_combout\);

-- Location: FF_X37_Y10_N27
\reg_pipeline|r_d_alu|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux86~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(8));

-- Location: LCCOMB_X37_Y10_N30
\reg_pipeline|r_d_mem|sREG[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[8]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_d_alu|sREG\(8),
	combout => \reg_pipeline|r_d_mem|sREG[8]~feeder_combout\);

-- Location: FF_X37_Y10_N31
\reg_pipeline|r_d_mem|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(8));

-- Location: LCCOMB_X25_Y15_N12
\data_i|rMEM[62][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[62][8]~feeder_combout\);

-- Location: FF_X25_Y15_N13
\data_i|rMEM[62][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][8]~q\);

-- Location: LCCOMB_X25_Y15_N6
\data_i|rMEM[46][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[46][8]~feeder_combout\);

-- Location: FF_X25_Y15_N7
\data_i|rMEM[46][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][8]~q\);

-- Location: FF_X35_Y15_N27
\data_i|rMEM[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][8]~q\);

-- Location: FF_X31_Y15_N23
\data_i|rMEM[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][8]~q\);

-- Location: LCCOMB_X31_Y15_N22
\data_i|oRD[8]~1103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1103_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[30][8]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[14][8]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[14][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1103_combout\);

-- Location: LCCOMB_X29_Y15_N28
\data_i|oRD[8]~1104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1104_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[8]~1103_combout\ & (\data_i|rMEM[62][8]~q\)) # (!\data_i|oRD[8]~1103_combout\ & ((\data_i|rMEM[46][8]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[8]~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[62][8]~q\,
	datac => \data_i|rMEM[46][8]~q\,
	datad => \data_i|oRD[8]~1103_combout\,
	combout => \data_i|oRD[8]~1104_combout\);

-- Location: FF_X31_Y8_N19
\data_i|rMEM[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][8]~q\);

-- Location: FF_X29_Y12_N1
\data_i|rMEM[63][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][8]~q\);

-- Location: LCCOMB_X26_Y4_N10
\data_i|rMEM[47][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[47][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[47][8]~feeder_combout\);

-- Location: FF_X26_Y4_N11
\data_i|rMEM[47][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[47][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][8]~q\);

-- Location: FF_X29_Y12_N19
\data_i|rMEM[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][8]~q\);

-- Location: LCCOMB_X29_Y12_N18
\data_i|oRD[8]~1110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1110_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[47][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[15][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[47][8]~q\,
	datac => \data_i|rMEM[15][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1110_combout\);

-- Location: LCCOMB_X29_Y12_N0
\data_i|oRD[8]~1111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1111_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1110_combout\ & ((\data_i|rMEM[63][8]~q\))) # (!\data_i|oRD[8]~1110_combout\ & (\data_i|rMEM[31][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[31][8]~q\,
	datac => \data_i|rMEM[63][8]~q\,
	datad => \data_i|oRD[8]~1110_combout\,
	combout => \data_i|oRD[8]~1111_combout\);

-- Location: FF_X28_Y8_N5
\data_i|rMEM[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][8]~q\);

-- Location: FF_X28_Y14_N7
\data_i|rMEM[59][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][8]~q\);

-- Location: FF_X27_Y12_N1
\data_i|rMEM[43][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][8]~q\);

-- Location: FF_X27_Y12_N11
\data_i|rMEM[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][8]~q\);

-- Location: LCCOMB_X27_Y12_N10
\data_i|oRD[8]~1105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1105_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[43][8]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[11][8]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[43][8]~q\,
	datac => \data_i|rMEM[11][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[8]~1105_combout\);

-- Location: LCCOMB_X28_Y14_N6
\data_i|oRD[8]~1106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1106_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1105_combout\ & ((\data_i|rMEM[59][8]~q\))) # (!\data_i|oRD[8]~1105_combout\ & (\data_i|rMEM[27][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[27][8]~q\,
	datac => \data_i|rMEM[59][8]~q\,
	datad => \data_i|oRD[8]~1105_combout\,
	combout => \data_i|oRD[8]~1106_combout\);

-- Location: LCCOMB_X30_Y16_N6
\data_i|rMEM[42][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[42][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[42][8]~feeder_combout\);

-- Location: FF_X30_Y16_N7
\data_i|rMEM[42][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[42][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][8]~q\);

-- Location: FF_X30_Y15_N25
\data_i|rMEM[58][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][8]~q\);

-- Location: FF_X29_Y8_N17
\data_i|rMEM[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][8]~q\);

-- Location: FF_X29_Y8_N31
\data_i|rMEM[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][8]~q\);

-- Location: LCCOMB_X29_Y8_N30
\data_i|oRD[8]~1107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1107_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[26][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[10][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[26][8]~q\,
	datac => \data_i|rMEM[10][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[8]~1107_combout\);

-- Location: LCCOMB_X30_Y15_N24
\data_i|oRD[8]~1108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1108_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[8]~1107_combout\ & ((\data_i|rMEM[58][8]~q\))) # (!\data_i|oRD[8]~1107_combout\ & (\data_i|rMEM[42][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[8]~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[42][8]~q\,
	datac => \data_i|rMEM[58][8]~q\,
	datad => \data_i|oRD[8]~1107_combout\,
	combout => \data_i|oRD[8]~1108_combout\);

-- Location: LCCOMB_X30_Y11_N18
\data_i|oRD[8]~1109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1109_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[8]~1106_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[8]~1108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[8]~1106_combout\,
	datad => \data_i|oRD[8]~1108_combout\,
	combout => \data_i|oRD[8]~1109_combout\);

-- Location: LCCOMB_X30_Y11_N12
\data_i|oRD[8]~1112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1112_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[8]~1109_combout\ & ((\data_i|oRD[8]~1111_combout\))) # (!\data_i|oRD[8]~1109_combout\ & (\data_i|oRD[8]~1104_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[8]~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[8]~1104_combout\,
	datac => \data_i|oRD[8]~1111_combout\,
	datad => \data_i|oRD[8]~1109_combout\,
	combout => \data_i|oRD[8]~1112_combout\);

-- Location: FF_X31_Y17_N13
\data_i|rMEM[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][8]~q\);

-- Location: FF_X31_Y17_N7
\data_i|rMEM[61][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][8]~q\);

-- Location: FF_X30_Y17_N3
\data_i|rMEM[45][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][8]~q\);

-- Location: FF_X31_Y15_N17
\data_i|rMEM[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][8]~q\);

-- Location: LCCOMB_X31_Y15_N16
\data_i|oRD[8]~1079\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1079_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[45][8]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[13][8]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[45][8]~q\,
	datac => \data_i|rMEM[13][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[8]~1079_combout\);

-- Location: LCCOMB_X31_Y17_N6
\data_i|oRD[8]~1080\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1080_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1079_combout\ & ((\data_i|rMEM[61][8]~q\))) # (!\data_i|oRD[8]~1079_combout\ & (\data_i|rMEM[29][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[29][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[61][8]~q\,
	datad => \data_i|oRD[8]~1079_combout\,
	combout => \data_i|oRD[8]~1080_combout\);

-- Location: FF_X30_Y11_N29
\data_i|rMEM[40][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][8]~q\);

-- Location: FF_X30_Y11_N31
\data_i|rMEM[56][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][8]~q\);

-- Location: FF_X31_Y11_N7
\data_i|rMEM[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][8]~q\);

-- Location: FF_X35_Y11_N1
\data_i|rMEM[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][8]~q\);

-- Location: LCCOMB_X35_Y11_N0
\data_i|oRD[8]~1076\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1076_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[24][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[8][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[8]~1076_combout\);

-- Location: LCCOMB_X30_Y11_N30
\data_i|oRD[8]~1077\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1077_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[8]~1076_combout\ & ((\data_i|rMEM[56][8]~q\))) # (!\data_i|oRD[8]~1076_combout\ & (\data_i|rMEM[40][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[8]~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[40][8]~q\,
	datac => \data_i|rMEM[56][8]~q\,
	datad => \data_i|oRD[8]~1076_combout\,
	combout => \data_i|oRD[8]~1077_combout\);

-- Location: FF_X22_Y14_N17
\data_i|rMEM[44][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][8]~q\);

-- Location: FF_X29_Y7_N15
\data_i|rMEM[60][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][8]~q\);

-- Location: FF_X30_Y7_N1
\data_i|rMEM[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][8]~q\);

-- Location: FF_X30_Y7_N27
\data_i|rMEM[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][8]~q\);

-- Location: LCCOMB_X30_Y7_N26
\data_i|oRD[8]~1074\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1074_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[28][8]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[12][8]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[28][8]~q\,
	datac => \data_i|rMEM[12][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1074_combout\);

-- Location: LCCOMB_X29_Y7_N14
\data_i|oRD[8]~1075\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1075_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[8]~1074_combout\ & ((\data_i|rMEM[60][8]~q\))) # (!\data_i|oRD[8]~1074_combout\ & (\data_i|rMEM[44][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[8]~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[44][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[60][8]~q\,
	datad => \data_i|oRD[8]~1074_combout\,
	combout => \data_i|oRD[8]~1075_combout\);

-- Location: LCCOMB_X30_Y11_N8
\data_i|oRD[8]~1078\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1078_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[8]~1075_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[8]~1077_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[8]~1077_combout\,
	datad => \data_i|oRD[8]~1075_combout\,
	combout => \data_i|oRD[8]~1078_combout\);

-- Location: FF_X29_Y9_N5
\data_i|rMEM[57][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][8]~q\);

-- Location: FF_X33_Y12_N27
\data_i|rMEM[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][8]~q\);

-- Location: LCCOMB_X26_Y17_N28
\data_i|rMEM[41][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[41][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[41][8]~feeder_combout\);

-- Location: FF_X26_Y17_N29
\data_i|rMEM[41][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[41][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][8]~q\);

-- Location: FF_X33_Y12_N25
\data_i|rMEM[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][8]~q\);

-- Location: LCCOMB_X33_Y12_N24
\data_i|oRD[8]~1072\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1072_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[41][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[9][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[41][8]~q\,
	datac => \data_i|rMEM[9][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1072_combout\);

-- Location: LCCOMB_X33_Y12_N26
\data_i|oRD[8]~1073\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1073_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1072_combout\ & (\data_i|rMEM[57][8]~q\)) # (!\data_i|oRD[8]~1072_combout\ & ((\data_i|rMEM[25][8]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[57][8]~q\,
	datac => \data_i|rMEM[25][8]~q\,
	datad => \data_i|oRD[8]~1072_combout\,
	combout => \data_i|oRD[8]~1073_combout\);

-- Location: LCCOMB_X30_Y11_N22
\data_i|oRD[8]~1081\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1081_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[8]~1078_combout\ & (\data_i|oRD[8]~1080_combout\)) # (!\data_i|oRD[8]~1078_combout\ & ((\data_i|oRD[8]~1073_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[8]~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[8]~1080_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[8]~1078_combout\,
	datad => \data_i|oRD[8]~1073_combout\,
	combout => \data_i|oRD[8]~1081_combout\);

-- Location: LCCOMB_X27_Y6_N26
\data_i|rMEM[23][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[23][8]~feeder_combout\);

-- Location: FF_X27_Y6_N27
\data_i|rMEM[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][8]~q\);

-- Location: FF_X27_Y7_N1
\data_i|rMEM[55][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][8]~q\);

-- Location: FF_X28_Y5_N5
\data_i|rMEM[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][8]~q\);

-- Location: FF_X28_Y5_N19
\data_i|rMEM[39][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][8]~q\);

-- Location: LCCOMB_X28_Y5_N4
\data_i|oRD[8]~1089\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1089_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[39][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[7][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[7][8]~q\,
	datad => \data_i|rMEM[39][8]~q\,
	combout => \data_i|oRD[8]~1089_combout\);

-- Location: LCCOMB_X27_Y7_N0
\data_i|oRD[8]~1090\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1090_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1089_combout\ & ((\data_i|rMEM[55][8]~q\))) # (!\data_i|oRD[8]~1089_combout\ & (\data_i|rMEM[23][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[23][8]~q\,
	datac => \data_i|rMEM[55][8]~q\,
	datad => \data_i|oRD[8]~1089_combout\,
	combout => \data_i|oRD[8]~1090_combout\);

-- Location: LCCOMB_X19_Y6_N0
\data_i|rMEM[19][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[19][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[19][8]~feeder_combout\);

-- Location: FF_X19_Y6_N1
\data_i|rMEM[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[19][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][8]~q\);

-- Location: FF_X27_Y7_N19
\data_i|rMEM[51][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][8]~q\);

-- Location: FF_X26_Y9_N13
\data_i|rMEM[35][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][8]~q\);

-- Location: FF_X26_Y9_N7
\data_i|rMEM[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][8]~q\);

-- Location: LCCOMB_X26_Y9_N6
\data_i|oRD[8]~1082\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1082_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[35][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[3][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[35][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[3][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1082_combout\);

-- Location: LCCOMB_X27_Y7_N18
\data_i|oRD[8]~1083\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1083_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1082_combout\ & ((\data_i|rMEM[51][8]~q\))) # (!\data_i|oRD[8]~1082_combout\ & (\data_i|rMEM[19][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[19][8]~q\,
	datac => \data_i|rMEM[51][8]~q\,
	datad => \data_i|oRD[8]~1082_combout\,
	combout => \data_i|oRD[8]~1083_combout\);

-- Location: FF_X26_Y11_N13
\data_i|rMEM[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][8]~q\);

-- Location: FF_X26_Y11_N11
\data_i|rMEM[50][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][8]~q\);

-- Location: FF_X22_Y8_N11
\data_i|rMEM[34][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][8]~q\);

-- Location: FF_X22_Y8_N29
\data_i|rMEM[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][8]~q\);

-- Location: LCCOMB_X22_Y8_N28
\data_i|oRD[8]~1086\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1086_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[34][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[2][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[2][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1086_combout\);

-- Location: LCCOMB_X26_Y11_N10
\data_i|oRD[8]~1087\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1087_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1086_combout\ & ((\data_i|rMEM[50][8]~q\))) # (!\data_i|oRD[8]~1086_combout\ & (\data_i|rMEM[18][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[18][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[50][8]~q\,
	datad => \data_i|oRD[8]~1086_combout\,
	combout => \data_i|oRD[8]~1087_combout\);

-- Location: FF_X26_Y6_N13
\data_i|rMEM[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][8]~q\);

-- Location: FF_X26_Y6_N15
\data_i|rMEM[54][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][8]~q\);

-- Location: LCCOMB_X22_Y5_N0
\data_i|rMEM[38][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[38][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[38][8]~feeder_combout\);

-- Location: FF_X22_Y5_N1
\data_i|rMEM[38][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[38][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][8]~q\);

-- Location: FF_X25_Y6_N25
\data_i|rMEM[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][8]~q\);

-- Location: LCCOMB_X25_Y6_N24
\data_i|oRD[8]~1084\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1084_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[38][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[6][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[6][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1084_combout\);

-- Location: LCCOMB_X26_Y6_N14
\data_i|oRD[8]~1085\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1085_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1084_combout\ & ((\data_i|rMEM[54][8]~q\))) # (!\data_i|oRD[8]~1084_combout\ & (\data_i|rMEM[22][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][8]~q\,
	datad => \data_i|oRD[8]~1084_combout\,
	combout => \data_i|oRD[8]~1085_combout\);

-- Location: LCCOMB_X30_Y11_N0
\data_i|oRD[8]~1088\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1088_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[8]~1085_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[8]~1087_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[8]~1087_combout\,
	datad => \data_i|oRD[8]~1085_combout\,
	combout => \data_i|oRD[8]~1088_combout\);

-- Location: LCCOMB_X30_Y11_N26
\data_i|oRD[8]~1091\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1091_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[8]~1088_combout\ & (\data_i|oRD[8]~1090_combout\)) # (!\data_i|oRD[8]~1088_combout\ & ((\data_i|oRD[8]~1083_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[8]~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[8]~1090_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[8]~1083_combout\,
	datad => \data_i|oRD[8]~1088_combout\,
	combout => \data_i|oRD[8]~1091_combout\);

-- Location: FF_X30_Y8_N7
\data_i|rMEM[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][8]~q\);

-- Location: FF_X29_Y9_N3
\data_i|rMEM[49][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][8]~q\);

-- Location: FF_X29_Y11_N1
\data_i|rMEM[33][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][8]~q\);

-- Location: FF_X29_Y11_N19
\data_i|rMEM[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][8]~q\);

-- Location: LCCOMB_X29_Y11_N18
\data_i|oRD[8]~1092\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1092_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[33][8]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[1][8]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[33][8]~q\,
	datac => \data_i|rMEM[1][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[8]~1092_combout\);

-- Location: LCCOMB_X29_Y9_N2
\data_i|oRD[8]~1093\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1093_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1092_combout\ & ((\data_i|rMEM[49][8]~q\))) # (!\data_i|oRD[8]~1092_combout\ & (\data_i|rMEM[17][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[17][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[49][8]~q\,
	datad => \data_i|oRD[8]~1092_combout\,
	combout => \data_i|oRD[8]~1093_combout\);

-- Location: FF_X30_Y8_N13
\data_i|rMEM[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][8]~q\);

-- Location: FF_X30_Y5_N29
\data_i|rMEM[53][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][8]~q\);

-- Location: FF_X29_Y5_N11
\data_i|rMEM[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][8]~q\);

-- Location: FF_X29_Y5_N21
\data_i|rMEM[37][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][8]~q\);

-- Location: LCCOMB_X30_Y5_N18
\data_i|oRD[8]~1099\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1099_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[37][8]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (\data_i|rMEM[5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[5][8]~q\,
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|rMEM[37][8]~q\,
	combout => \data_i|oRD[8]~1099_combout\);

-- Location: LCCOMB_X30_Y5_N28
\data_i|oRD[8]~1100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1100_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1099_combout\ & ((\data_i|rMEM[53][8]~q\))) # (!\data_i|oRD[8]~1099_combout\ & (\data_i|rMEM[21][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[21][8]~q\,
	datac => \data_i|rMEM[53][8]~q\,
	datad => \data_i|oRD[8]~1099_combout\,
	combout => \data_i|oRD[8]~1100_combout\);

-- Location: LCCOMB_X30_Y6_N0
\data_i|rMEM[20][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[20][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[20][8]~feeder_combout\);

-- Location: FF_X30_Y6_N1
\data_i|rMEM[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[20][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][8]~q\);

-- Location: FF_X29_Y7_N25
\data_i|rMEM[52][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][8]~q\);

-- Location: LCCOMB_X24_Y7_N30
\data_i|rMEM[36][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[36][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[36][8]~feeder_combout\);

-- Location: FF_X24_Y7_N31
\data_i|rMEM[36][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[36][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][8]~q\);

-- Location: FF_X28_Y6_N11
\data_i|rMEM[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][8]~q\);

-- Location: LCCOMB_X28_Y6_N10
\data_i|oRD[8]~1094\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1094_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[36][8]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[4][8]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[36][8]~q\,
	datac => \data_i|rMEM[4][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[8]~1094_combout\);

-- Location: LCCOMB_X29_Y7_N24
\data_i|oRD[8]~1095\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1095_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1094_combout\ & ((\data_i|rMEM[52][8]~q\))) # (!\data_i|oRD[8]~1094_combout\ & (\data_i|rMEM[20][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[52][8]~q\,
	datad => \data_i|oRD[8]~1094_combout\,
	combout => \data_i|oRD[8]~1095_combout\);

-- Location: FF_X26_Y8_N21
\data_i|rMEM[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][8]~q\);

-- Location: FF_X26_Y8_N23
\data_i|rMEM[48][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][8]~q\);

-- Location: LCCOMB_X21_Y8_N2
\data_i|rMEM[32][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[32][8]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(8),
	combout => \data_i|rMEM[32][8]~feeder_combout\);

-- Location: FF_X21_Y8_N3
\data_i|rMEM[32][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[32][8]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][8]~q\);

-- Location: FF_X20_Y8_N23
\data_i|rMEM[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][8]~q\);

-- Location: LCCOMB_X20_Y8_N22
\data_i|oRD[8]~1096\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1096_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[32][8]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[32][8]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[0][8]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[8]~1096_combout\);

-- Location: LCCOMB_X26_Y8_N22
\data_i|oRD[8]~1097\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1097_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[8]~1096_combout\ & ((\data_i|rMEM[48][8]~q\))) # (!\data_i|oRD[8]~1096_combout\ & (\data_i|rMEM[16][8]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[8]~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[16][8]~q\,
	datac => \data_i|rMEM[48][8]~q\,
	datad => \data_i|oRD[8]~1096_combout\,
	combout => \data_i|oRD[8]~1097_combout\);

-- Location: LCCOMB_X30_Y11_N20
\data_i|oRD[8]~1098\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1098_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[8]~1095_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[8]~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[8]~1095_combout\,
	datad => \data_i|oRD[8]~1097_combout\,
	combout => \data_i|oRD[8]~1098_combout\);

-- Location: LCCOMB_X30_Y11_N2
\data_i|oRD[8]~1101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1101_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[8]~1098_combout\ & ((\data_i|oRD[8]~1100_combout\))) # (!\data_i|oRD[8]~1098_combout\ & (\data_i|oRD[8]~1093_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[8]~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[8]~1093_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[8]~1100_combout\,
	datad => \data_i|oRD[8]~1098_combout\,
	combout => \data_i|oRD[8]~1101_combout\);

-- Location: LCCOMB_X30_Y11_N24
\data_i|oRD[8]~1102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1102_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[8]~1091_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|oRD[8]~1101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[8]~1091_combout\,
	datad => \data_i|oRD[8]~1101_combout\,
	combout => \data_i|oRD[8]~1102_combout\);

-- Location: LCCOMB_X30_Y11_N10
\data_i|oRD[8]~1113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1113_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[8]~1102_combout\ & (\data_i|oRD[8]~1112_combout\)) # (!\data_i|oRD[8]~1102_combout\ & ((\data_i|oRD[8]~1081_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[8]~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[8]~1112_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[8]~1081_combout\,
	datad => \data_i|oRD[8]~1102_combout\,
	combout => \data_i|oRD[8]~1113_combout\);

-- Location: LCCOMB_X33_Y11_N24
\data_i|oRD[8]~1432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[8]~1432_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[8]~1113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[8]~1113_combout\,
	combout => \data_i|oRD[8]~1432_combout\);

-- Location: FF_X33_Y11_N25
\reg_pipeline|r_d_wb|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[8]~1432_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(8));

-- Location: LCCOMB_X42_Y13_N20
\regf_i|Mux54~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux54~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (\reg_pipeline|r_ir_rf|sREG\(17))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r6_i|sREG\(8))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- ((\regf_i|r4_i|sREG\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(8),
	datad => \regf_i|r4_i|sREG\(8),
	combout => \regf_i|Mux54~0_combout\);

-- Location: LCCOMB_X43_Y13_N12
\regf_i|Mux54~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux54~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux54~0_combout\ & ((\regf_i|r7_i|sREG\(8)))) # (!\regf_i|Mux54~0_combout\ & (\regf_i|r5_i|sREG\(8))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|Mux54~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|Mux54~0_combout\,
	datac => \regf_i|r5_i|sREG\(8),
	datad => \regf_i|r7_i|sREG\(8),
	combout => \regf_i|Mux54~1_combout\);

-- Location: FF_X41_Y13_N25
\regf_i|r3_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(8));

-- Location: FF_X44_Y14_N27
\regf_i|r0_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(8));

-- Location: FF_X44_Y14_N13
\regf_i|r1_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(8));

-- Location: LCCOMB_X44_Y14_N26
\regf_i|Mux54~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux54~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(8)))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- (\regf_i|r0_i|sREG\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r0_i|sREG\(8),
	datad => \regf_i|r1_i|sREG\(8),
	combout => \regf_i|Mux54~2_combout\);

-- Location: LCCOMB_X41_Y14_N22
\regf_i|Mux54~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux54~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux54~2_combout\ & (\regf_i|r3_i|sREG\(8))) # (!\regf_i|Mux54~2_combout\ & ((\regf_i|r2_i|sREG\(8)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(8),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(8),
	datad => \regf_i|Mux54~2_combout\,
	combout => \regf_i|Mux54~3_combout\);

-- Location: LCCOMB_X43_Y10_N0
\regf_i|Mux54~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux54~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux54~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux54~1_combout\,
	datad => \regf_i|Mux54~3_combout\,
	combout => \regf_i|Mux54~4_combout\);

-- Location: FF_X42_Y10_N11
\reg_pipeline|r_a_alu|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \regf_i|Mux54~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(8));

-- Location: LCCOMB_X38_Y6_N10
\alu_i|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~37_combout\ & ((\reg_pipeline|r_a_alu|sREG\(8)) # (\reg_pipeline|r_b_alu|sREG\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(8),
	datad => \reg_pipeline|r_b_alu|sREG\(8),
	combout => \alu_i|Mux23~9_combout\);

-- Location: LCCOMB_X38_Y6_N0
\alu_i|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux23~9_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(8))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(8),
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux23~9_combout\,
	combout => \alu_i|Mux23~10_combout\);

-- Location: LCCOMB_X38_Y6_N26
\alu_i|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~11_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(8) & (\reg_pipeline|r_a_alu|sREG\(8))) # (!\reg_pipeline|r_b_alu|sREG\(8) & (!\reg_pipeline|r_a_alu|sREG\(8) & \alu_i|Mux23~10_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(8),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(8),
	datad => \alu_i|Mux23~10_combout\,
	combout => \alu_i|Mux23~11_combout\);

-- Location: LCCOMB_X42_Y11_N0
\s_i_b_alu[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[6]~22_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux88~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux88~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \regf_i|Mux88~1_combout\,
	datad => \regf_i|Mux88~3_combout\,
	combout => \s_i_b_alu[6]~22_combout\);

-- Location: FF_X42_Y11_N1
\reg_pipeline|r_b_alu|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[6]~22_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(6));

-- Location: LCCOMB_X41_Y10_N6
\alu_i|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~6_combout\ = (\reg_pipeline|r_a_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(3) & (!\alu_i|Add1~5\)) # (!\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|Add1~5\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(3) & 
-- ((\alu_i|Add1~5\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (!\alu_i|Add1~5\))))
-- \alu_i|Add1~7\ = CARRY((\reg_pipeline|r_a_alu|sREG\(3) & (\reg_pipeline|r_b_alu|sREG\(3) & !\alu_i|Add1~5\)) # (!\reg_pipeline|r_a_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(3)) # (!\alu_i|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datad => VCC,
	cin => \alu_i|Add1~5\,
	combout => \alu_i|Add1~6_combout\,
	cout => \alu_i|Add1~7\);

-- Location: LCCOMB_X41_Y10_N8
\alu_i|Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~8_combout\ = ((\reg_pipeline|r_a_alu|sREG\(4) $ (\reg_pipeline|r_b_alu|sREG\(4) $ (\alu_i|Add1~7\)))) # (GND)
-- \alu_i|Add1~9\ = CARRY((\reg_pipeline|r_a_alu|sREG\(4) & ((!\alu_i|Add1~7\) # (!\reg_pipeline|r_b_alu|sREG\(4)))) # (!\reg_pipeline|r_a_alu|sREG\(4) & (!\reg_pipeline|r_b_alu|sREG\(4) & !\alu_i|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(4),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datad => VCC,
	cin => \alu_i|Add1~7\,
	combout => \alu_i|Add1~8_combout\,
	cout => \alu_i|Add1~9\);

-- Location: LCCOMB_X41_Y10_N10
\alu_i|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~10_combout\ = (\reg_pipeline|r_a_alu|sREG\(5) & ((\reg_pipeline|r_b_alu|sREG\(5) & (!\alu_i|Add1~9\)) # (!\reg_pipeline|r_b_alu|sREG\(5) & (\alu_i|Add1~9\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(5) & ((\reg_pipeline|r_b_alu|sREG\(5) & 
-- ((\alu_i|Add1~9\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(5) & (!\alu_i|Add1~9\))))
-- \alu_i|Add1~11\ = CARRY((\reg_pipeline|r_a_alu|sREG\(5) & (\reg_pipeline|r_b_alu|sREG\(5) & !\alu_i|Add1~9\)) # (!\reg_pipeline|r_a_alu|sREG\(5) & ((\reg_pipeline|r_b_alu|sREG\(5)) # (!\alu_i|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(5),
	datab => \reg_pipeline|r_b_alu|sREG\(5),
	datad => VCC,
	cin => \alu_i|Add1~9\,
	combout => \alu_i|Add1~10_combout\,
	cout => \alu_i|Add1~11\);

-- Location: LCCOMB_X41_Y10_N12
\alu_i|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~12_combout\ = ((\reg_pipeline|r_b_alu|sREG\(6) $ (\reg_pipeline|r_a_alu|sREG\(6) $ (\alu_i|Add1~11\)))) # (GND)
-- \alu_i|Add1~13\ = CARRY((\reg_pipeline|r_b_alu|sREG\(6) & (\reg_pipeline|r_a_alu|sREG\(6) & !\alu_i|Add1~11\)) # (!\reg_pipeline|r_b_alu|sREG\(6) & ((\reg_pipeline|r_a_alu|sREG\(6)) # (!\alu_i|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(6),
	datab => \reg_pipeline|r_a_alu|sREG\(6),
	datad => VCC,
	cin => \alu_i|Add1~11\,
	combout => \alu_i|Add1~12_combout\,
	cout => \alu_i|Add1~13\);

-- Location: LCCOMB_X41_Y10_N14
\alu_i|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~14_combout\ = (\reg_pipeline|r_b_alu|sREG\(7) & ((\reg_pipeline|r_a_alu|sREG\(7) & (!\alu_i|Add1~13\)) # (!\reg_pipeline|r_a_alu|sREG\(7) & ((\alu_i|Add1~13\) # (GND))))) # (!\reg_pipeline|r_b_alu|sREG\(7) & ((\reg_pipeline|r_a_alu|sREG\(7) & 
-- (\alu_i|Add1~13\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(7) & (!\alu_i|Add1~13\))))
-- \alu_i|Add1~15\ = CARRY((\reg_pipeline|r_b_alu|sREG\(7) & ((!\alu_i|Add1~13\) # (!\reg_pipeline|r_a_alu|sREG\(7)))) # (!\reg_pipeline|r_b_alu|sREG\(7) & (!\reg_pipeline|r_a_alu|sREG\(7) & !\alu_i|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(7),
	datab => \reg_pipeline|r_a_alu|sREG\(7),
	datad => VCC,
	cin => \alu_i|Add1~13\,
	combout => \alu_i|Add1~14_combout\,
	cout => \alu_i|Add1~15\);

-- Location: LCCOMB_X41_Y10_N16
\alu_i|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~16_combout\ = ((\reg_pipeline|r_b_alu|sREG\(8) $ (\reg_pipeline|r_a_alu|sREG\(8) $ (\alu_i|Add1~15\)))) # (GND)
-- \alu_i|Add1~17\ = CARRY((\reg_pipeline|r_b_alu|sREG\(8) & (\reg_pipeline|r_a_alu|sREG\(8) & !\alu_i|Add1~15\)) # (!\reg_pipeline|r_b_alu|sREG\(8) & ((\reg_pipeline|r_a_alu|sREG\(8)) # (!\alu_i|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(8),
	datab => \reg_pipeline|r_a_alu|sREG\(8),
	datad => VCC,
	cin => \alu_i|Add1~15\,
	combout => \alu_i|Add1~16_combout\,
	cout => \alu_i|Add1~17\);

-- Location: FF_X39_Y12_N21
\regf_i|r3_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(19));

-- Location: FF_X39_Y14_N15
\regf_i|r2_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(19));

-- Location: FF_X42_Y14_N3
\regf_i|r0_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(19));

-- Location: FF_X42_Y14_N9
\regf_i|r1_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(19));

-- Location: LCCOMB_X42_Y14_N8
\regf_i|Mux75~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux75~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(19)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(19),
	datac => \regf_i|r1_i|sREG\(19),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux75~2_combout\);

-- Location: LCCOMB_X39_Y14_N16
\regf_i|Mux75~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux75~3_combout\ = (\regf_i|Mux75~2_combout\ & ((\regf_i|r3_i|sREG\(19)) # ((!\sRA2[1]~0_combout\)))) # (!\regf_i|Mux75~2_combout\ & (((\regf_i|r2_i|sREG\(19) & \sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(19),
	datab => \regf_i|r2_i|sREG\(19),
	datac => \regf_i|Mux75~2_combout\,
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux75~3_combout\);

-- Location: FF_X43_Y12_N11
\regf_i|r6_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(19));

-- Location: LCCOMB_X43_Y12_N4
\regf_i|Mux75~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux75~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(19)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(19) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(19),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r4_i|sREG\(19),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux75~0_combout\);

-- Location: FF_X42_Y12_N17
\regf_i|r5_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(19));

-- Location: FF_X42_Y12_N3
\regf_i|r7_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(19));

-- Location: LCCOMB_X42_Y12_N2
\regf_i|Mux75~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux75~1_combout\ = (\regf_i|Mux75~0_combout\ & (((\regf_i|r7_i|sREG\(19)) # (!\sRA2[0]~1_combout\)))) # (!\regf_i|Mux75~0_combout\ & (\regf_i|r5_i|sREG\(19) & ((\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux75~0_combout\,
	datab => \regf_i|r5_i|sREG\(19),
	datac => \regf_i|r7_i|sREG\(19),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux75~1_combout\);

-- Location: LCCOMB_X41_Y11_N14
\s_i_b_alu[19]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[19]~12_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux75~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux75~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux75~3_combout\,
	datad => \regf_i|Mux75~1_combout\,
	combout => \s_i_b_alu[19]~12_combout\);

-- Location: FF_X41_Y11_N15
\reg_pipeline|r_b_alu|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[19]~12_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(19));

-- Location: LCCOMB_X41_Y8_N18
\alu_i|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~9_combout\ = (\reg_pipeline|r_a_alu|sREG\(19)) # ((\reg_pipeline|r_b_alu|sREG\(19)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datac => \reg_pipeline|r_b_alu|sREG\(19),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux12~9_combout\);

-- Location: LCCOMB_X41_Y8_N8
\alu_i|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\alu_i|Mux12~9_combout\ & \reg_pipeline|r_y_mem|sREG[2]~39_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(19)) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datab => \alu_i|Mux12~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux12~10_combout\);

-- Location: LCCOMB_X41_Y8_N10
\alu_i|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~11_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(19) & ((\reg_pipeline|r_a_alu|sREG\(19)))) # (!\reg_pipeline|r_b_alu|sREG\(19) & (!\alu_i|Mux12~10_combout\ & !\reg_pipeline|r_a_alu|sREG\(19))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(19),
	datac => \alu_i|Mux12~10_combout\,
	datad => \reg_pipeline|r_a_alu|sREG\(19),
	combout => \alu_i|Mux12~11_combout\);

-- Location: LCCOMB_X41_Y8_N4
\alu_i|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~12_combout\ = (\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux12~11_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datad => \alu_i|Mux12~11_combout\,
	combout => \alu_i|Mux12~12_combout\);

-- Location: LCCOMB_X39_Y5_N14
\reg_pipeline|r_y_mem|sREG[23]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[23]~65_combout\ = (\cu_alu|Mux27~8_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(4) & \reg_pipeline|r_b_alu|sREG\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \cu_alu|Mux27~8_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[23]~65_combout\);

-- Location: LCCOMB_X37_Y4_N10
\reg_pipeline|r_y_mem|sREG[23]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[23]~82_combout\ = (\cu_alu|Mux22~7_combout\ & (!\cu_alu|Mux25~8_combout\ & (\reg_pipeline|r_b_alu|sREG\(4) & !\cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \cu_alu|Mux25~8_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[23]~82_combout\);

-- Location: LCCOMB_X38_Y4_N14
\alu_i|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~8_combout\ = (\cu_alu|Mux24~8_combout\) # ((\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (!\cu_alu|Mux23~9_combout\ & \reg_pipeline|r_y_mem|sREG[23]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux24~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~82_combout\,
	combout => \alu_i|Mux14~8_combout\);

-- Location: LCCOMB_X37_Y4_N24
\alu_i|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~19_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & !\alu_i|Mux14~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datac => \alu_i|Mux14~8_combout\,
	combout => \alu_i|Mux14~19_combout\);

-- Location: FF_X42_Y12_N1
\regf_i|r5_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(18));

-- Location: FF_X42_Y12_N7
\regf_i|r7_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(18));

-- Location: FF_X43_Y12_N3
\regf_i|r6_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(18));

-- Location: FF_X43_Y12_N17
\regf_i|r4_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(18));

-- Location: LCCOMB_X43_Y12_N16
\regf_i|Mux76~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux76~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(18)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(18) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r6_i|sREG\(18),
	datac => \regf_i|r4_i|sREG\(18),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux76~0_combout\);

-- Location: LCCOMB_X42_Y12_N6
\regf_i|Mux76~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux76~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux76~0_combout\ & ((\regf_i|r7_i|sREG\(18)))) # (!\regf_i|Mux76~0_combout\ & (\regf_i|r5_i|sREG\(18))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(18),
	datac => \regf_i|r7_i|sREG\(18),
	datad => \regf_i|Mux76~0_combout\,
	combout => \regf_i|Mux76~1_combout\);

-- Location: LCCOMB_X41_Y14_N10
\regf_i|Mux76~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux76~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux76~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux76~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux76~3_combout\,
	datad => \regf_i|Mux76~1_combout\,
	combout => \regf_i|Mux76~4_combout\);

-- Location: FF_X41_Y14_N11
\reg_pipeline|r_d_alu|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux76~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(18));

-- Location: LCCOMB_X36_Y16_N10
\reg_pipeline|r_d_mem|sREG[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[18]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(18),
	combout => \reg_pipeline|r_d_mem|sREG[18]~feeder_combout\);

-- Location: FF_X36_Y16_N11
\reg_pipeline|r_d_mem|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[18]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(18));

-- Location: FF_X25_Y15_N31
\data_i|rMEM[46][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][18]~q\);

-- Location: FF_X22_Y14_N5
\data_i|rMEM[44][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][18]~q\);

-- Location: FF_X21_Y10_N27
\data_i|rMEM[38][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][18]~q\);

-- Location: FF_X21_Y10_N25
\data_i|rMEM[36][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][18]~q\);

-- Location: LCCOMB_X21_Y10_N24
\data_i|oRD[18]~652\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~652_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[38][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[36][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[36][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[18]~652_combout\);

-- Location: LCCOMB_X22_Y14_N4
\data_i|oRD[18]~653\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~653_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~652_combout\ & (\data_i|rMEM[46][18]~q\)) # (!\data_i|oRD[18]~652_combout\ & ((\data_i|rMEM[44][18]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][18]~q\,
	datad => \data_i|oRD[18]~652_combout\,
	combout => \data_i|oRD[18]~653_combout\);

-- Location: FF_X32_Y15_N29
\data_i|rMEM[40][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][18]~q\);

-- Location: FF_X32_Y15_N31
\data_i|rMEM[42][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][18]~q\);

-- Location: LCCOMB_X24_Y10_N16
\data_i|rMEM[34][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][18]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(18),
	combout => \data_i|rMEM[34][18]~feeder_combout\);

-- Location: FF_X24_Y10_N17
\data_i|rMEM[34][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][18]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][18]~q\);

-- Location: FF_X20_Y14_N1
\data_i|rMEM[32][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][18]~q\);

-- Location: LCCOMB_X20_Y14_N0
\data_i|oRD[18]~656\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~656_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][18]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][18]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[34][18]~q\,
	datac => \data_i|rMEM[32][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[18]~656_combout\);

-- Location: LCCOMB_X32_Y15_N30
\data_i|oRD[18]~657\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~657_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~656_combout\ & ((\data_i|rMEM[42][18]~q\))) # (!\data_i|oRD[18]~656_combout\ & (\data_i|rMEM[40][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[40][18]~q\,
	datac => \data_i|rMEM[42][18]~q\,
	datad => \data_i|oRD[18]~656_combout\,
	combout => \data_i|oRD[18]~657_combout\);

-- Location: FF_X33_Y19_N5
\data_i|rMEM[41][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][18]~q\);

-- Location: FF_X33_Y19_N3
\data_i|rMEM[43][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][18]~q\);

-- Location: FF_X30_Y19_N11
\data_i|rMEM[33][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][18]~q\);

-- Location: FF_X30_Y19_N17
\data_i|rMEM[35][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][18]~q\);

-- Location: LCCOMB_X30_Y19_N10
\data_i|oRD[18]~654\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~654_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[35][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[33][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[33][18]~q\,
	datad => \data_i|rMEM[35][18]~q\,
	combout => \data_i|oRD[18]~654_combout\);

-- Location: LCCOMB_X33_Y19_N2
\data_i|oRD[18]~655\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~655_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~654_combout\ & ((\data_i|rMEM[43][18]~q\))) # (!\data_i|oRD[18]~654_combout\ & (\data_i|rMEM[41][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[43][18]~q\,
	datad => \data_i|oRD[18]~654_combout\,
	combout => \data_i|oRD[18]~655_combout\);

-- Location: LCCOMB_X32_Y15_N24
\data_i|oRD[18]~658\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~658_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[18]~655_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[18]~657_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[18]~657_combout\,
	datad => \data_i|oRD[18]~655_combout\,
	combout => \data_i|oRD[18]~658_combout\);

-- Location: FF_X28_Y15_N13
\data_i|rMEM[45][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][18]~q\);

-- Location: FF_X28_Y15_N19
\data_i|rMEM[47][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][18]~q\);

-- Location: FF_X28_Y18_N17
\data_i|rMEM[39][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][18]~q\);

-- Location: FF_X28_Y18_N7
\data_i|rMEM[37][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][18]~q\);

-- Location: LCCOMB_X28_Y18_N6
\data_i|oRD[18]~659\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~659_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[39][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[37][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[18]~659_combout\);

-- Location: LCCOMB_X28_Y15_N18
\data_i|oRD[18]~660\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~660_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~659_combout\ & ((\data_i|rMEM[47][18]~q\))) # (!\data_i|oRD[18]~659_combout\ & (\data_i|rMEM[45][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[47][18]~q\,
	datad => \data_i|oRD[18]~659_combout\,
	combout => \data_i|oRD[18]~660_combout\);

-- Location: LCCOMB_X32_Y12_N0
\data_i|oRD[18]~661\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~661_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[18]~658_combout\ & ((\data_i|oRD[18]~660_combout\))) # (!\data_i|oRD[18]~658_combout\ & (\data_i|oRD[18]~653_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[18]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[18]~653_combout\,
	datac => \data_i|oRD[18]~658_combout\,
	datad => \data_i|oRD[18]~660_combout\,
	combout => \data_i|oRD[18]~661_combout\);

-- Location: FF_X31_Y16_N17
\data_i|rMEM[53][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][18]~q\);

-- Location: FF_X29_Y15_N7
\data_i|rMEM[61][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][18]~q\);

-- Location: FF_X28_Y10_N29
\data_i|rMEM[57][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][18]~q\);

-- Location: FF_X31_Y16_N31
\data_i|rMEM[49][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][18]~q\);

-- Location: LCCOMB_X31_Y16_N30
\data_i|oRD[18]~683\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~683_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[57][18]~q\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[49][18]~q\ & !\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[57][18]~q\,
	datac => \data_i|rMEM[49][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[18]~683_combout\);

-- Location: LCCOMB_X29_Y15_N6
\data_i|oRD[18]~684\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~684_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[18]~683_combout\ & ((\data_i|rMEM[61][18]~q\))) # (!\data_i|oRD[18]~683_combout\ & (\data_i|rMEM[53][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[18]~683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[61][18]~q\,
	datad => \data_i|oRD[18]~683_combout\,
	combout => \data_i|oRD[18]~684_combout\);

-- Location: FF_X25_Y10_N23
\data_i|rMEM[55][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][18]~q\);

-- Location: FF_X29_Y15_N31
\data_i|rMEM[63][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][18]~q\);

-- Location: FF_X24_Y14_N29
\data_i|rMEM[59][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][18]~q\);

-- Location: FF_X24_Y14_N3
\data_i|rMEM[51][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][18]~q\);

-- Location: LCCOMB_X24_Y14_N2
\data_i|oRD[18]~690\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~690_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[59][18]~q\) # ((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[51][18]~q\ & !\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[59][18]~q\,
	datac => \data_i|rMEM[51][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[18]~690_combout\);

-- Location: LCCOMB_X29_Y15_N30
\data_i|oRD[18]~691\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~691_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[18]~690_combout\ & ((\data_i|rMEM[63][18]~q\))) # (!\data_i|oRD[18]~690_combout\ & (\data_i|rMEM[55][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[18]~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[63][18]~q\,
	datad => \data_i|oRD[18]~690_combout\,
	combout => \data_i|oRD[18]~691_combout\);

-- Location: LCCOMB_X25_Y13_N22
\data_i|rMEM[58][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[58][18]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(18),
	combout => \data_i|rMEM[58][18]~feeder_combout\);

-- Location: FF_X25_Y13_N23
\data_i|rMEM[58][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[58][18]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][18]~q\);

-- Location: FF_X25_Y15_N5
\data_i|rMEM[62][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][18]~q\);

-- Location: LCCOMB_X24_Y8_N16
\data_i|rMEM[54][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[54][18]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(18),
	combout => \data_i|rMEM[54][18]~feeder_combout\);

-- Location: FF_X24_Y8_N17
\data_i|rMEM[54][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[54][18]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][18]~q\);

-- Location: FF_X25_Y11_N15
\data_i|rMEM[50][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][18]~q\);

-- Location: LCCOMB_X25_Y11_N14
\data_i|oRD[18]~685\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~685_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[54][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[50][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[54][18]~q\,
	datac => \data_i|rMEM[50][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[18]~685_combout\);

-- Location: LCCOMB_X25_Y15_N4
\data_i|oRD[18]~686\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~686_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~685_combout\ & ((\data_i|rMEM[62][18]~q\))) # (!\data_i|oRD[18]~685_combout\ & (\data_i|rMEM[58][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[58][18]~q\,
	datac => \data_i|rMEM[62][18]~q\,
	datad => \data_i|oRD[18]~685_combout\,
	combout => \data_i|oRD[18]~686_combout\);

-- Location: LCCOMB_X28_Y9_N28
\data_i|rMEM[56][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][18]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(18),
	combout => \data_i|rMEM[56][18]~feeder_combout\);

-- Location: FF_X28_Y9_N29
\data_i|rMEM[56][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][18]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][18]~q\);

-- Location: FF_X28_Y12_N31
\data_i|rMEM[60][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][18]~q\);

-- Location: LCCOMB_X24_Y8_N18
\data_i|rMEM[52][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[52][18]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(18),
	combout => \data_i|rMEM[52][18]~feeder_combout\);

-- Location: FF_X24_Y8_N19
\data_i|rMEM[52][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[52][18]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][18]~q\);

-- Location: FF_X26_Y8_N13
\data_i|rMEM[48][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][18]~q\);

-- Location: LCCOMB_X26_Y8_N12
\data_i|oRD[18]~687\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~687_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[52][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[48][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[48][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[18]~687_combout\);

-- Location: LCCOMB_X28_Y12_N30
\data_i|oRD[18]~688\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~688_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~687_combout\ & ((\data_i|rMEM[60][18]~q\))) # (!\data_i|oRD[18]~687_combout\ & (\data_i|rMEM[56][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[60][18]~q\,
	datad => \data_i|oRD[18]~687_combout\,
	combout => \data_i|oRD[18]~688_combout\);

-- Location: LCCOMB_X29_Y15_N20
\data_i|oRD[18]~689\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~689_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[18]~686_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[18]~688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[18]~686_combout\,
	datad => \data_i|oRD[18]~688_combout\,
	combout => \data_i|oRD[18]~689_combout\);

-- Location: LCCOMB_X29_Y15_N8
\data_i|oRD[18]~692\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~692_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[18]~689_combout\ & ((\data_i|oRD[18]~691_combout\))) # (!\data_i|oRD[18]~689_combout\ & (\data_i|oRD[18]~684_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[18]~689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[18]~684_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[18]~691_combout\,
	datad => \data_i|oRD[18]~689_combout\,
	combout => \data_i|oRD[18]~692_combout\);

-- Location: FF_X33_Y16_N19
\data_i|rMEM[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][18]~q\);

-- Location: FF_X33_Y16_N21
\data_i|rMEM[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][18]~q\);

-- Location: FF_X34_Y16_N7
\data_i|rMEM[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][18]~q\);

-- Location: FF_X34_Y16_N21
\data_i|rMEM[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][18]~q\);

-- Location: LCCOMB_X34_Y16_N6
\data_i|oRD[18]~679\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~679_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][18]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][18]~q\,
	datad => \data_i|rMEM[7][18]~q\,
	combout => \data_i|oRD[18]~679_combout\);

-- Location: LCCOMB_X33_Y16_N20
\data_i|oRD[18]~680\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~680_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~679_combout\ & ((\data_i|rMEM[15][18]~q\))) # (!\data_i|oRD[18]~679_combout\ & (\data_i|rMEM[11][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[11][18]~q\,
	datac => \data_i|rMEM[15][18]~q\,
	datad => \data_i|oRD[18]~679_combout\,
	combout => \data_i|oRD[18]~680_combout\);

-- Location: FF_X34_Y15_N23
\data_i|rMEM[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][18]~q\);

-- Location: FF_X34_Y15_N5
\data_i|rMEM[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][18]~q\);

-- Location: FF_X35_Y18_N17
\data_i|rMEM[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][18]~q\);

-- Location: FF_X35_Y18_N7
\data_i|rMEM[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][18]~q\);

-- Location: LCCOMB_X35_Y18_N6
\data_i|oRD[18]~672\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~672_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[5][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[1][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[5][18]~q\,
	datac => \data_i|rMEM[1][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[18]~672_combout\);

-- Location: LCCOMB_X34_Y15_N4
\data_i|oRD[18]~673\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~673_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~672_combout\ & ((\data_i|rMEM[13][18]~q\))) # (!\data_i|oRD[18]~672_combout\ & (\data_i|rMEM[9][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[9][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[13][18]~q\,
	datad => \data_i|oRD[18]~672_combout\,
	combout => \data_i|oRD[18]~673_combout\);

-- Location: FF_X36_Y12_N21
\data_i|rMEM[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][18]~q\);

-- Location: FF_X36_Y12_N15
\data_i|rMEM[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][18]~q\);

-- Location: FF_X35_Y10_N1
\data_i|rMEM[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][18]~q\);

-- Location: FF_X35_Y10_N27
\data_i|rMEM[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][18]~q\);

-- Location: LCCOMB_X35_Y10_N26
\data_i|oRD[18]~676\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~676_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[4][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[4][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[0][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[18]~676_combout\);

-- Location: LCCOMB_X36_Y12_N14
\data_i|oRD[18]~677\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~677_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~676_combout\ & ((\data_i|rMEM[12][18]~q\))) # (!\data_i|oRD[18]~676_combout\ & (\data_i|rMEM[8][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[8][18]~q\,
	datac => \data_i|rMEM[12][18]~q\,
	datad => \data_i|oRD[18]~676_combout\,
	combout => \data_i|oRD[18]~677_combout\);

-- Location: FF_X27_Y16_N11
\data_i|rMEM[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][18]~q\);

-- Location: FF_X27_Y16_N25
\data_i|rMEM[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][18]~q\);

-- Location: FF_X28_Y16_N9
\data_i|rMEM[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][18]~q\);

-- Location: FF_X28_Y16_N19
\data_i|rMEM[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][18]~q\);

-- Location: LCCOMB_X28_Y16_N18
\data_i|oRD[18]~674\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~674_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[18]~674_combout\);

-- Location: LCCOMB_X27_Y16_N24
\data_i|oRD[18]~675\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~675_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~674_combout\ & ((\data_i|rMEM[14][18]~q\))) # (!\data_i|oRD[18]~674_combout\ & (\data_i|rMEM[10][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[10][18]~q\,
	datac => \data_i|rMEM[14][18]~q\,
	datad => \data_i|oRD[18]~674_combout\,
	combout => \data_i|oRD[18]~675_combout\);

-- Location: LCCOMB_X31_Y12_N24
\data_i|oRD[18]~678\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~678_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[18]~675_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[18]~677_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[18]~677_combout\,
	datad => \data_i|oRD[18]~675_combout\,
	combout => \data_i|oRD[18]~678_combout\);

-- Location: LCCOMB_X32_Y12_N8
\data_i|oRD[18]~681\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~681_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[18]~678_combout\ & (\data_i|oRD[18]~680_combout\)) # (!\data_i|oRD[18]~678_combout\ & ((\data_i|oRD[18]~673_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[18]~678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[18]~680_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[18]~673_combout\,
	datad => \data_i|oRD[18]~678_combout\,
	combout => \data_i|oRD[18]~681_combout\);

-- Location: FF_X30_Y8_N31
\data_i|rMEM[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][18]~q\);

-- Location: FF_X34_Y8_N19
\data_i|rMEM[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][18]~q\);

-- Location: LCCOMB_X34_Y8_N18
\data_i|oRD[18]~664\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~664_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[21][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[20][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[21][18]~q\,
	datac => \data_i|rMEM[20][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[18]~664_combout\);

-- Location: FF_X34_Y12_N5
\data_i|rMEM[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][18]~q\);

-- Location: FF_X34_Y12_N3
\data_i|rMEM[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][18]~q\);

-- Location: LCCOMB_X34_Y12_N4
\data_i|oRD[18]~665\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~665_combout\ = (\data_i|oRD[18]~664_combout\ & (((\data_i|rMEM[29][18]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[18]~664_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[28][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[18]~664_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[29][18]~q\,
	datad => \data_i|rMEM[28][18]~q\,
	combout => \data_i|oRD[18]~665_combout\);

-- Location: FF_X35_Y12_N3
\data_i|rMEM[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][18]~q\);

-- Location: FF_X33_Y12_N29
\data_i|rMEM[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][18]~q\);

-- Location: FF_X32_Y9_N7
\data_i|rMEM[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][18]~q\);

-- Location: FF_X32_Y9_N5
\data_i|rMEM[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][18]~q\);

-- Location: LCCOMB_X32_Y9_N4
\data_i|oRD[18]~666\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~666_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[17][18]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[16][18]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[17][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[16][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[18]~666_combout\);

-- Location: LCCOMB_X33_Y12_N28
\data_i|oRD[18]~667\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~667_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~666_combout\ & ((\data_i|rMEM[25][18]~q\))) # (!\data_i|oRD[18]~666_combout\ & (\data_i|rMEM[24][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[24][18]~q\,
	datac => \data_i|rMEM[25][18]~q\,
	datad => \data_i|oRD[18]~666_combout\,
	combout => \data_i|oRD[18]~667_combout\);

-- Location: LCCOMB_X33_Y12_N2
\data_i|oRD[18]~668\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~668_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[18]~665_combout\) # ((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((!\reg_pipeline|r_y_mem|sREG\(3) & \data_i|oRD[18]~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[18]~665_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \data_i|oRD[18]~667_combout\,
	combout => \data_i|oRD[18]~668_combout\);

-- Location: FF_X28_Y12_N9
\data_i|rMEM[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][18]~q\);

-- Location: FF_X28_Y8_N17
\data_i|rMEM[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][18]~q\);

-- Location: FF_X27_Y4_N23
\data_i|rMEM[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][18]~q\);

-- Location: FF_X27_Y4_N13
\data_i|rMEM[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][18]~q\);

-- Location: LCCOMB_X27_Y4_N22
\data_i|oRD[18]~669\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~669_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[23][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[22][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[22][18]~q\,
	datad => \data_i|rMEM[23][18]~q\,
	combout => \data_i|oRD[18]~669_combout\);

-- Location: LCCOMB_X28_Y8_N16
\data_i|oRD[18]~670\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~670_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~669_combout\ & ((\data_i|rMEM[31][18]~q\))) # (!\data_i|oRD[18]~669_combout\ & (\data_i|rMEM[30][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[31][18]~q\,
	datad => \data_i|oRD[18]~669_combout\,
	combout => \data_i|oRD[18]~670_combout\);

-- Location: FF_X31_Y9_N7
\data_i|rMEM[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][18]~q\);

-- Location: FF_X31_Y9_N29
\data_i|rMEM[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][18]~q\);

-- Location: FF_X27_Y19_N1
\data_i|rMEM[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][18]~q\);

-- Location: FF_X27_Y19_N11
\data_i|rMEM[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][18]~q\);

-- Location: LCCOMB_X27_Y19_N10
\data_i|oRD[18]~662\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~662_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][18]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][18]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[19][18]~q\,
	datac => \data_i|rMEM[18][18]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[18]~662_combout\);

-- Location: LCCOMB_X31_Y9_N28
\data_i|oRD[18]~663\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~663_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[18]~662_combout\ & ((\data_i|rMEM[27][18]~q\))) # (!\data_i|oRD[18]~662_combout\ & (\data_i|rMEM[26][18]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[18]~662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][18]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[27][18]~q\,
	datad => \data_i|oRD[18]~662_combout\,
	combout => \data_i|oRD[18]~663_combout\);

-- Location: LCCOMB_X32_Y12_N10
\data_i|oRD[18]~671\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~671_combout\ = (\data_i|oRD[18]~668_combout\ & (((\data_i|oRD[18]~670_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3)))) # (!\data_i|oRD[18]~668_combout\ & (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[18]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[18]~668_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[18]~670_combout\,
	datad => \data_i|oRD[18]~663_combout\,
	combout => \data_i|oRD[18]~671_combout\);

-- Location: LCCOMB_X32_Y12_N2
\data_i|oRD[18]~682\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~682_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[18]~671_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (\data_i|oRD[18]~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[18]~681_combout\,
	datad => \data_i|oRD[18]~671_combout\,
	combout => \data_i|oRD[18]~682_combout\);

-- Location: LCCOMB_X32_Y12_N24
\data_i|oRD[18]~693\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~693_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[18]~682_combout\ & ((\data_i|oRD[18]~692_combout\))) # (!\data_i|oRD[18]~682_combout\ & (\data_i|oRD[18]~661_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[18]~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|oRD[18]~661_combout\,
	datac => \data_i|oRD[18]~692_combout\,
	datad => \data_i|oRD[18]~682_combout\,
	combout => \data_i|oRD[18]~693_combout\);

-- Location: LCCOMB_X35_Y12_N22
\data_i|oRD[18]~1422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[18]~1422_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[18]~693_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[18]~693_combout\,
	combout => \data_i|oRD[18]~1422_combout\);

-- Location: FF_X35_Y12_N23
\reg_pipeline|r_d_wb|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[18]~1422_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(18));

-- Location: FF_X41_Y12_N27
\regf_i|r3_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(18));

-- Location: FF_X41_Y14_N27
\regf_i|r2_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(18));

-- Location: FF_X42_Y14_N17
\regf_i|r1_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(18));

-- Location: LCCOMB_X42_Y14_N26
\regf_i|Mux44~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux44~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17)) # ((\regf_i|r1_i|sREG\(18))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r0_i|sREG\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r0_i|sREG\(18),
	datad => \regf_i|r1_i|sREG\(18),
	combout => \regf_i|Mux44~2_combout\);

-- Location: LCCOMB_X41_Y14_N26
\regf_i|Mux44~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux44~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux44~2_combout\ & (\regf_i|r3_i|sREG\(18))) # (!\regf_i|Mux44~2_combout\ & ((\regf_i|r2_i|sREG\(18)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(18),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(18),
	datad => \regf_i|Mux44~2_combout\,
	combout => \regf_i|Mux44~3_combout\);

-- Location: LCCOMB_X43_Y12_N2
\regf_i|Mux44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux44~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(18)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(18) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r4_i|sREG\(18),
	datac => \regf_i|r6_i|sREG\(18),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux44~0_combout\);

-- Location: LCCOMB_X42_Y12_N0
\regf_i|Mux44~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux44~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux44~0_combout\ & (\regf_i|r7_i|sREG\(18))) # (!\regf_i|Mux44~0_combout\ & ((\regf_i|r5_i|sREG\(18)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(18),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(18),
	datad => \regf_i|Mux44~0_combout\,
	combout => \regf_i|Mux44~1_combout\);

-- Location: LCCOMB_X43_Y9_N6
\regf_i|Mux44~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux44~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux44~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux44~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux44~3_combout\,
	datad => \regf_i|Mux44~1_combout\,
	combout => \regf_i|Mux44~4_combout\);

-- Location: FF_X43_Y9_N7
\reg_pipeline|r_a_alu|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux44~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(18));

-- Location: LCCOMB_X39_Y8_N28
\alu_i|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~37_combout\ & ((\reg_pipeline|r_a_alu|sREG\(18)) # (\reg_pipeline|r_b_alu|sREG\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(18),
	datac => \reg_pipeline|r_b_alu|sREG\(18),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux13~8_combout\);

-- Location: LCCOMB_X39_Y8_N22
\alu_i|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux13~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(18))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(18),
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux13~8_combout\,
	combout => \alu_i|Mux13~9_combout\);

-- Location: LCCOMB_X39_Y8_N4
\alu_i|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~10_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(18) & (\reg_pipeline|r_a_alu|sREG\(18))) # (!\reg_pipeline|r_b_alu|sREG\(18) & (!\reg_pipeline|r_a_alu|sREG\(18) & \alu_i|Mux13~9_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(18),
	datab => \reg_pipeline|r_a_alu|sREG\(18),
	datac => \alu_i|Mux13~9_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux13~10_combout\);

-- Location: FF_X43_Y13_N17
\regf_i|r5_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(17));

-- Location: FF_X43_Y13_N19
\regf_i|r7_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(17));

-- Location: FF_X43_Y12_N27
\regf_i|r6_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(17));

-- Location: FF_X43_Y12_N1
\regf_i|r4_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(17));

-- Location: LCCOMB_X43_Y12_N0
\regf_i|Mux77~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux77~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(17)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(17) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(17),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r4_i|sREG\(17),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux77~0_combout\);

-- Location: LCCOMB_X43_Y13_N18
\regf_i|Mux77~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux77~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux77~0_combout\ & ((\regf_i|r7_i|sREG\(17)))) # (!\regf_i|Mux77~0_combout\ & (\regf_i|r5_i|sREG\(17))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(17),
	datac => \regf_i|r7_i|sREG\(17),
	datad => \regf_i|Mux77~0_combout\,
	combout => \regf_i|Mux77~1_combout\);

-- Location: FF_X43_Y14_N15
\regf_i|r2_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(17));

-- Location: FF_X42_Y14_N15
\regf_i|r0_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(17));

-- Location: FF_X42_Y14_N21
\regf_i|r1_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(17));

-- Location: LCCOMB_X42_Y14_N20
\regf_i|Mux77~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux77~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(17)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(17),
	datac => \regf_i|r1_i|sREG\(17),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux77~2_combout\);

-- Location: LCCOMB_X43_Y11_N6
\regf_i|Mux77~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux77~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux77~2_combout\ & ((\regf_i|r3_i|sREG\(17)))) # (!\regf_i|Mux77~2_combout\ & (\regf_i|r2_i|sREG\(17))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux77~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(17),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r3_i|sREG\(17),
	datad => \regf_i|Mux77~2_combout\,
	combout => \regf_i|Mux77~3_combout\);

-- Location: LCCOMB_X43_Y11_N0
\s_i_b_alu[17]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[17]~14_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux77~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux77~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \regf_i|Mux77~1_combout\,
	datad => \regf_i|Mux77~3_combout\,
	combout => \s_i_b_alu[17]~14_combout\);

-- Location: FF_X43_Y11_N1
\reg_pipeline|r_b_alu|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[17]~14_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(17));

-- Location: FF_X41_Y14_N3
\regf_i|r2_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(16));

-- Location: FF_X41_Y13_N7
\regf_i|r3_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(16));

-- Location: FF_X42_Y14_N29
\regf_i|r1_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(16));

-- Location: LCCOMB_X42_Y14_N28
\regf_i|Mux78~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux78~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(16)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(16) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(16),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(16),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux78~2_combout\);

-- Location: LCCOMB_X41_Y14_N0
\regf_i|Mux78~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux78~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux78~2_combout\ & ((\regf_i|r3_i|sREG\(16)))) # (!\regf_i|Mux78~2_combout\ & (\regf_i|r2_i|sREG\(16))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux78~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(16),
	datac => \regf_i|r3_i|sREG\(16),
	datad => \regf_i|Mux78~2_combout\,
	combout => \regf_i|Mux78~3_combout\);

-- Location: FF_X42_Y13_N25
\regf_i|r6_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(16));

-- Location: FF_X42_Y13_N15
\regf_i|r4_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(16));

-- Location: LCCOMB_X42_Y13_N14
\regf_i|Mux78~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux78~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(16))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(16),
	datac => \regf_i|r4_i|sREG\(16),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux78~0_combout\);

-- Location: FF_X43_Y13_N15
\regf_i|r7_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(16));

-- Location: FF_X43_Y13_N25
\regf_i|r5_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(16));

-- Location: LCCOMB_X43_Y13_N14
\regf_i|Mux78~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux78~1_combout\ = (\regf_i|Mux78~0_combout\ & (((\regf_i|r7_i|sREG\(16))) # (!\sRA2[0]~1_combout\))) # (!\regf_i|Mux78~0_combout\ & (\sRA2[0]~1_combout\ & ((\regf_i|r5_i|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux78~0_combout\,
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(16),
	datad => \regf_i|r5_i|sREG\(16),
	combout => \regf_i|Mux78~1_combout\);

-- Location: LCCOMB_X42_Y11_N28
\s_i_b_alu[16]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[16]~15_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux78~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux78~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \regf_i|Mux78~3_combout\,
	datac => \cu_rf|Mux22~8_combout\,
	datad => \regf_i|Mux78~1_combout\,
	combout => \s_i_b_alu[16]~15_combout\);

-- Location: FF_X42_Y11_N29
\reg_pipeline|r_b_alu|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[16]~15_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(16));

-- Location: LCCOMB_X41_Y10_N30
\alu_i|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~30_combout\ = (\reg_pipeline|r_b_alu|sREG\(15) & ((\reg_pipeline|r_a_alu|sREG\(15) & (!\alu_i|Add1~29\)) # (!\reg_pipeline|r_a_alu|sREG\(15) & ((\alu_i|Add1~29\) # (GND))))) # (!\reg_pipeline|r_b_alu|sREG\(15) & 
-- ((\reg_pipeline|r_a_alu|sREG\(15) & (\alu_i|Add1~29\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(15) & (!\alu_i|Add1~29\))))
-- \alu_i|Add1~31\ = CARRY((\reg_pipeline|r_b_alu|sREG\(15) & ((!\alu_i|Add1~29\) # (!\reg_pipeline|r_a_alu|sREG\(15)))) # (!\reg_pipeline|r_b_alu|sREG\(15) & (!\reg_pipeline|r_a_alu|sREG\(15) & !\alu_i|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(15),
	datab => \reg_pipeline|r_a_alu|sREG\(15),
	datad => VCC,
	cin => \alu_i|Add1~29\,
	combout => \alu_i|Add1~30_combout\,
	cout => \alu_i|Add1~31\);

-- Location: LCCOMB_X41_Y9_N0
\alu_i|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~32_combout\ = ((\reg_pipeline|r_a_alu|sREG\(16) $ (\reg_pipeline|r_b_alu|sREG\(16) $ (\alu_i|Add1~31\)))) # (GND)
-- \alu_i|Add1~33\ = CARRY((\reg_pipeline|r_a_alu|sREG\(16) & ((!\alu_i|Add1~31\) # (!\reg_pipeline|r_b_alu|sREG\(16)))) # (!\reg_pipeline|r_a_alu|sREG\(16) & (!\reg_pipeline|r_b_alu|sREG\(16) & !\alu_i|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(16),
	datab => \reg_pipeline|r_b_alu|sREG\(16),
	datad => VCC,
	cin => \alu_i|Add1~31\,
	combout => \alu_i|Add1~32_combout\,
	cout => \alu_i|Add1~33\);

-- Location: LCCOMB_X42_Y10_N8
\alu_i|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~8_combout\ = ((\reg_pipeline|r_a_alu|sREG\(4) $ (\reg_pipeline|r_b_alu|sREG\(4) $ (!\alu_i|Add0~7\)))) # (GND)
-- \alu_i|Add0~9\ = CARRY((\reg_pipeline|r_a_alu|sREG\(4) & ((\reg_pipeline|r_b_alu|sREG\(4)) # (!\alu_i|Add0~7\))) # (!\reg_pipeline|r_a_alu|sREG\(4) & (\reg_pipeline|r_b_alu|sREG\(4) & !\alu_i|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(4),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datad => VCC,
	cin => \alu_i|Add0~7\,
	combout => \alu_i|Add0~8_combout\,
	cout => \alu_i|Add0~9\);

-- Location: LCCOMB_X42_Y10_N10
\alu_i|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~10_combout\ = (\reg_pipeline|r_b_alu|sREG\(5) & ((\reg_pipeline|r_a_alu|sREG\(5) & (\alu_i|Add0~9\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(5) & (!\alu_i|Add0~9\)))) # (!\reg_pipeline|r_b_alu|sREG\(5) & ((\reg_pipeline|r_a_alu|sREG\(5) & 
-- (!\alu_i|Add0~9\)) # (!\reg_pipeline|r_a_alu|sREG\(5) & ((\alu_i|Add0~9\) # (GND)))))
-- \alu_i|Add0~11\ = CARRY((\reg_pipeline|r_b_alu|sREG\(5) & (!\reg_pipeline|r_a_alu|sREG\(5) & !\alu_i|Add0~9\)) # (!\reg_pipeline|r_b_alu|sREG\(5) & ((!\alu_i|Add0~9\) # (!\reg_pipeline|r_a_alu|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(5),
	datab => \reg_pipeline|r_a_alu|sREG\(5),
	datad => VCC,
	cin => \alu_i|Add0~9\,
	combout => \alu_i|Add0~10_combout\,
	cout => \alu_i|Add0~11\);

-- Location: LCCOMB_X42_Y10_N12
\alu_i|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~12_combout\ = ((\reg_pipeline|r_b_alu|sREG\(6) $ (\reg_pipeline|r_a_alu|sREG\(6) $ (!\alu_i|Add0~11\)))) # (GND)
-- \alu_i|Add0~13\ = CARRY((\reg_pipeline|r_b_alu|sREG\(6) & ((\reg_pipeline|r_a_alu|sREG\(6)) # (!\alu_i|Add0~11\))) # (!\reg_pipeline|r_b_alu|sREG\(6) & (\reg_pipeline|r_a_alu|sREG\(6) & !\alu_i|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(6),
	datab => \reg_pipeline|r_a_alu|sREG\(6),
	datad => VCC,
	cin => \alu_i|Add0~11\,
	combout => \alu_i|Add0~12_combout\,
	cout => \alu_i|Add0~13\);

-- Location: LCCOMB_X42_Y10_N14
\alu_i|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~14_combout\ = (\reg_pipeline|r_b_alu|sREG\(7) & ((\reg_pipeline|r_a_alu|sREG\(7) & (\alu_i|Add0~13\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(7) & (!\alu_i|Add0~13\)))) # (!\reg_pipeline|r_b_alu|sREG\(7) & ((\reg_pipeline|r_a_alu|sREG\(7) & 
-- (!\alu_i|Add0~13\)) # (!\reg_pipeline|r_a_alu|sREG\(7) & ((\alu_i|Add0~13\) # (GND)))))
-- \alu_i|Add0~15\ = CARRY((\reg_pipeline|r_b_alu|sREG\(7) & (!\reg_pipeline|r_a_alu|sREG\(7) & !\alu_i|Add0~13\)) # (!\reg_pipeline|r_b_alu|sREG\(7) & ((!\alu_i|Add0~13\) # (!\reg_pipeline|r_a_alu|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(7),
	datab => \reg_pipeline|r_a_alu|sREG\(7),
	datad => VCC,
	cin => \alu_i|Add0~13\,
	combout => \alu_i|Add0~14_combout\,
	cout => \alu_i|Add0~15\);

-- Location: LCCOMB_X42_Y10_N16
\alu_i|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~16_combout\ = ((\reg_pipeline|r_a_alu|sREG\(8) $ (\reg_pipeline|r_b_alu|sREG\(8) $ (!\alu_i|Add0~15\)))) # (GND)
-- \alu_i|Add0~17\ = CARRY((\reg_pipeline|r_a_alu|sREG\(8) & ((\reg_pipeline|r_b_alu|sREG\(8)) # (!\alu_i|Add0~15\))) # (!\reg_pipeline|r_a_alu|sREG\(8) & (\reg_pipeline|r_b_alu|sREG\(8) & !\alu_i|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(8),
	datab => \reg_pipeline|r_b_alu|sREG\(8),
	datad => VCC,
	cin => \alu_i|Add0~15\,
	combout => \alu_i|Add0~16_combout\,
	cout => \alu_i|Add0~17\);

-- Location: LCCOMB_X42_Y10_N18
\alu_i|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~18_combout\ = (\reg_pipeline|r_a_alu|sREG\(9) & ((\reg_pipeline|r_b_alu|sREG\(9) & (\alu_i|Add0~17\ & VCC)) # (!\reg_pipeline|r_b_alu|sREG\(9) & (!\alu_i|Add0~17\)))) # (!\reg_pipeline|r_a_alu|sREG\(9) & ((\reg_pipeline|r_b_alu|sREG\(9) & 
-- (!\alu_i|Add0~17\)) # (!\reg_pipeline|r_b_alu|sREG\(9) & ((\alu_i|Add0~17\) # (GND)))))
-- \alu_i|Add0~19\ = CARRY((\reg_pipeline|r_a_alu|sREG\(9) & (!\reg_pipeline|r_b_alu|sREG\(9) & !\alu_i|Add0~17\)) # (!\reg_pipeline|r_a_alu|sREG\(9) & ((!\alu_i|Add0~17\) # (!\reg_pipeline|r_b_alu|sREG\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(9),
	datab => \reg_pipeline|r_b_alu|sREG\(9),
	datad => VCC,
	cin => \alu_i|Add0~17\,
	combout => \alu_i|Add0~18_combout\,
	cout => \alu_i|Add0~19\);

-- Location: LCCOMB_X42_Y10_N20
\alu_i|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~20_combout\ = ((\reg_pipeline|r_b_alu|sREG\(10) $ (\reg_pipeline|r_a_alu|sREG\(10) $ (!\alu_i|Add0~19\)))) # (GND)
-- \alu_i|Add0~21\ = CARRY((\reg_pipeline|r_b_alu|sREG\(10) & ((\reg_pipeline|r_a_alu|sREG\(10)) # (!\alu_i|Add0~19\))) # (!\reg_pipeline|r_b_alu|sREG\(10) & (\reg_pipeline|r_a_alu|sREG\(10) & !\alu_i|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(10),
	datab => \reg_pipeline|r_a_alu|sREG\(10),
	datad => VCC,
	cin => \alu_i|Add0~19\,
	combout => \alu_i|Add0~20_combout\,
	cout => \alu_i|Add0~21\);

-- Location: LCCOMB_X42_Y10_N22
\alu_i|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~22_combout\ = (\reg_pipeline|r_b_alu|sREG\(11) & ((\reg_pipeline|r_a_alu|sREG\(11) & (\alu_i|Add0~21\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(11) & (!\alu_i|Add0~21\)))) # (!\reg_pipeline|r_b_alu|sREG\(11) & ((\reg_pipeline|r_a_alu|sREG\(11) & 
-- (!\alu_i|Add0~21\)) # (!\reg_pipeline|r_a_alu|sREG\(11) & ((\alu_i|Add0~21\) # (GND)))))
-- \alu_i|Add0~23\ = CARRY((\reg_pipeline|r_b_alu|sREG\(11) & (!\reg_pipeline|r_a_alu|sREG\(11) & !\alu_i|Add0~21\)) # (!\reg_pipeline|r_b_alu|sREG\(11) & ((!\alu_i|Add0~21\) # (!\reg_pipeline|r_a_alu|sREG\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(11),
	datab => \reg_pipeline|r_a_alu|sREG\(11),
	datad => VCC,
	cin => \alu_i|Add0~21\,
	combout => \alu_i|Add0~22_combout\,
	cout => \alu_i|Add0~23\);

-- Location: LCCOMB_X42_Y10_N24
\alu_i|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~24_combout\ = ((\reg_pipeline|r_b_alu|sREG\(12) $ (\reg_pipeline|r_a_alu|sREG\(12) $ (!\alu_i|Add0~23\)))) # (GND)
-- \alu_i|Add0~25\ = CARRY((\reg_pipeline|r_b_alu|sREG\(12) & ((\reg_pipeline|r_a_alu|sREG\(12)) # (!\alu_i|Add0~23\))) # (!\reg_pipeline|r_b_alu|sREG\(12) & (\reg_pipeline|r_a_alu|sREG\(12) & !\alu_i|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(12),
	datab => \reg_pipeline|r_a_alu|sREG\(12),
	datad => VCC,
	cin => \alu_i|Add0~23\,
	combout => \alu_i|Add0~24_combout\,
	cout => \alu_i|Add0~25\);

-- Location: LCCOMB_X42_Y10_N26
\alu_i|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~26_combout\ = (\reg_pipeline|r_b_alu|sREG\(13) & ((\reg_pipeline|r_a_alu|sREG\(13) & (\alu_i|Add0~25\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(13) & (!\alu_i|Add0~25\)))) # (!\reg_pipeline|r_b_alu|sREG\(13) & ((\reg_pipeline|r_a_alu|sREG\(13) & 
-- (!\alu_i|Add0~25\)) # (!\reg_pipeline|r_a_alu|sREG\(13) & ((\alu_i|Add0~25\) # (GND)))))
-- \alu_i|Add0~27\ = CARRY((\reg_pipeline|r_b_alu|sREG\(13) & (!\reg_pipeline|r_a_alu|sREG\(13) & !\alu_i|Add0~25\)) # (!\reg_pipeline|r_b_alu|sREG\(13) & ((!\alu_i|Add0~25\) # (!\reg_pipeline|r_a_alu|sREG\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(13),
	datab => \reg_pipeline|r_a_alu|sREG\(13),
	datad => VCC,
	cin => \alu_i|Add0~25\,
	combout => \alu_i|Add0~26_combout\,
	cout => \alu_i|Add0~27\);

-- Location: LCCOMB_X42_Y10_N28
\alu_i|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~28_combout\ = ((\reg_pipeline|r_a_alu|sREG\(14) $ (\reg_pipeline|r_b_alu|sREG\(14) $ (!\alu_i|Add0~27\)))) # (GND)
-- \alu_i|Add0~29\ = CARRY((\reg_pipeline|r_a_alu|sREG\(14) & ((\reg_pipeline|r_b_alu|sREG\(14)) # (!\alu_i|Add0~27\))) # (!\reg_pipeline|r_a_alu|sREG\(14) & (\reg_pipeline|r_b_alu|sREG\(14) & !\alu_i|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(14),
	datab => \reg_pipeline|r_b_alu|sREG\(14),
	datad => VCC,
	cin => \alu_i|Add0~27\,
	combout => \alu_i|Add0~28_combout\,
	cout => \alu_i|Add0~29\);

-- Location: LCCOMB_X42_Y10_N30
\alu_i|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~30_combout\ = (\reg_pipeline|r_b_alu|sREG\(15) & ((\reg_pipeline|r_a_alu|sREG\(15) & (\alu_i|Add0~29\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(15) & (!\alu_i|Add0~29\)))) # (!\reg_pipeline|r_b_alu|sREG\(15) & ((\reg_pipeline|r_a_alu|sREG\(15) & 
-- (!\alu_i|Add0~29\)) # (!\reg_pipeline|r_a_alu|sREG\(15) & ((\alu_i|Add0~29\) # (GND)))))
-- \alu_i|Add0~31\ = CARRY((\reg_pipeline|r_b_alu|sREG\(15) & (!\reg_pipeline|r_a_alu|sREG\(15) & !\alu_i|Add0~29\)) # (!\reg_pipeline|r_b_alu|sREG\(15) & ((!\alu_i|Add0~29\) # (!\reg_pipeline|r_a_alu|sREG\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(15),
	datab => \reg_pipeline|r_a_alu|sREG\(15),
	datad => VCC,
	cin => \alu_i|Add0~29\,
	combout => \alu_i|Add0~30_combout\,
	cout => \alu_i|Add0~31\);

-- Location: LCCOMB_X42_Y9_N0
\alu_i|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~32_combout\ = ((\reg_pipeline|r_b_alu|sREG\(16) $ (\reg_pipeline|r_a_alu|sREG\(16) $ (!\alu_i|Add0~31\)))) # (GND)
-- \alu_i|Add0~33\ = CARRY((\reg_pipeline|r_b_alu|sREG\(16) & ((\reg_pipeline|r_a_alu|sREG\(16)) # (!\alu_i|Add0~31\))) # (!\reg_pipeline|r_b_alu|sREG\(16) & (\reg_pipeline|r_a_alu|sREG\(16) & !\alu_i|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(16),
	datab => \reg_pipeline|r_a_alu|sREG\(16),
	datad => VCC,
	cin => \alu_i|Add0~31\,
	combout => \alu_i|Add0~32_combout\,
	cout => \alu_i|Add0~33\);

-- Location: LCCOMB_X38_Y6_N4
\alu_i|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~1_combout\ = (\alu_i|Mux15~0_combout\ & ((\cu_alu|Mux27~8_combout\ & (\alu_i|Add1~32_combout\)) # (!\cu_alu|Mux27~8_combout\ & ((\alu_i|Add0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Add1~32_combout\,
	datab => \alu_i|Mux15~0_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|Add0~32_combout\,
	combout => \alu_i|Mux15~1_combout\);

-- Location: LCCOMB_X38_Y6_N18
\alu_i|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~2_combout\ = (\cu_alu|Mux25~8_combout\ & ((\reg_pipeline|r_a_alu|sREG\(16) & ((\cu_alu|Mux24~8_combout\) # (!\reg_pipeline|r_b_alu|sREG\(16)))) # (!\reg_pipeline|r_a_alu|sREG\(16) & ((\reg_pipeline|r_b_alu|sREG\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(16),
	datac => \cu_alu|Mux25~8_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(16),
	combout => \alu_i|Mux15~2_combout\);

-- Location: LCCOMB_X38_Y6_N22
\alu_i|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~10_combout\ = (\cu_alu|Mux24~8_combout\ & (!\cu_alu|Mux27~8_combout\ & \reg_pipeline|r_a_alu|sREG\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \reg_pipeline|r_a_alu|sREG\(16),
	combout => \alu_i|Mux15~10_combout\);

-- Location: FF_X42_Y15_N23
\regf_i|r5_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(26));

-- Location: FF_X42_Y17_N13
\regf_i|r6_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(26));

-- Location: FF_X42_Y17_N19
\regf_i|r4_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(26));

-- Location: LCCOMB_X42_Y17_N18
\regf_i|Mux68~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux68~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(26))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(26),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r4_i|sREG\(26),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux68~0_combout\);

-- Location: LCCOMB_X42_Y15_N4
\regf_i|Mux68~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux68~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux68~0_combout\ & ((\regf_i|r7_i|sREG\(26)))) # (!\regf_i|Mux68~0_combout\ & (\regf_i|r5_i|sREG\(26))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux68~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(26),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(26),
	datad => \regf_i|Mux68~0_combout\,
	combout => \regf_i|Mux68~1_combout\);

-- Location: FF_X41_Y13_N9
\regf_i|r2_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(26));

-- Location: FF_X41_Y15_N19
\regf_i|r0_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(26));

-- Location: FF_X41_Y15_N13
\regf_i|r1_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(26));

-- Location: LCCOMB_X41_Y15_N12
\regf_i|Mux68~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux68~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(26)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(26),
	datac => \regf_i|r1_i|sREG\(26),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux68~2_combout\);

-- Location: FF_X41_Y12_N13
\regf_i|r3_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(26));

-- Location: LCCOMB_X41_Y12_N22
\regf_i|Mux68~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux68~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux68~2_combout\ & ((\regf_i|r3_i|sREG\(26)))) # (!\regf_i|Mux68~2_combout\ & (\regf_i|r2_i|sREG\(26))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux68~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(26),
	datac => \regf_i|Mux68~2_combout\,
	datad => \regf_i|r3_i|sREG\(26),
	combout => \regf_i|Mux68~3_combout\);

-- Location: LCCOMB_X39_Y12_N12
\regf_i|Mux68~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux68~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux68~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux68~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux68~1_combout\,
	datad => \regf_i|Mux68~3_combout\,
	combout => \regf_i|Mux68~4_combout\);

-- Location: FF_X39_Y12_N13
\reg_pipeline|r_d_alu|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux68~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(26));

-- Location: FF_X35_Y9_N19
\reg_pipeline|r_d_mem|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(26));

-- Location: FF_X33_Y13_N19
\data_i|rMEM[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][26]~q\);

-- Location: FF_X33_Y13_N13
\data_i|rMEM[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][26]~q\);

-- Location: FF_X33_Y9_N3
\data_i|rMEM[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][26]~q\);

-- Location: FF_X33_Y9_N25
\data_i|rMEM[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][26]~q\);

-- Location: LCCOMB_X33_Y9_N24
\data_i|oRD[26]~316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~316_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[13][26]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[9][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[13][26]~q\,
	datac => \data_i|rMEM[9][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[26]~316_combout\);

-- Location: LCCOMB_X33_Y13_N12
\data_i|oRD[26]~317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~317_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~316_combout\ & (\data_i|rMEM[29][26]~q\)) # (!\data_i|oRD[26]~316_combout\ & ((\data_i|rMEM[25][26]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[29][26]~q\,
	datac => \data_i|rMEM[25][26]~q\,
	datad => \data_i|oRD[26]~316_combout\,
	combout => \data_i|oRD[26]~317_combout\);

-- Location: FF_X31_Y8_N23
\data_i|rMEM[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][26]~q\);

-- Location: FF_X31_Y8_N1
\data_i|rMEM[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][26]~q\);

-- Location: FF_X32_Y8_N25
\data_i|rMEM[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][26]~q\);

-- Location: FF_X32_Y8_N27
\data_i|rMEM[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][26]~q\);

-- Location: LCCOMB_X32_Y8_N26
\data_i|oRD[26]~323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~323_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][26]~q\,
	datac => \data_i|rMEM[11][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~323_combout\);

-- Location: LCCOMB_X31_Y8_N0
\data_i|oRD[26]~324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~324_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~323_combout\ & ((\data_i|rMEM[31][26]~q\))) # (!\data_i|oRD[26]~323_combout\ & (\data_i|rMEM[27][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[31][26]~q\,
	datad => \data_i|oRD[26]~323_combout\,
	combout => \data_i|oRD[26]~324_combout\);

-- Location: FF_X35_Y14_N5
\data_i|rMEM[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][26]~q\);

-- Location: FF_X35_Y14_N15
\data_i|rMEM[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][26]~q\);

-- Location: LCCOMB_X35_Y14_N14
\data_i|oRD[26]~318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~318_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][26]~q\,
	datac => \data_i|rMEM[10][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~318_combout\);

-- Location: FF_X34_Y13_N23
\data_i|rMEM[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][26]~q\);

-- Location: LCCOMB_X34_Y11_N8
\data_i|rMEM[26][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[26][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[26][26]~feeder_combout\);

-- Location: FF_X34_Y11_N9
\data_i|rMEM[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[26][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][26]~q\);

-- Location: LCCOMB_X34_Y13_N22
\data_i|oRD[26]~319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~319_combout\ = (\data_i|oRD[26]~318_combout\ & (((\data_i|rMEM[30][26]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6)))) # (!\data_i|oRD[26]~318_combout\ & (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[26][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[26]~318_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[30][26]~q\,
	datad => \data_i|rMEM[26][26]~q\,
	combout => \data_i|oRD[26]~319_combout\);

-- Location: FF_X35_Y13_N31
\data_i|rMEM[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][26]~q\);

-- Location: FF_X34_Y13_N17
\data_i|rMEM[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][26]~q\);

-- Location: FF_X35_Y11_N29
\data_i|rMEM[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][26]~q\);

-- Location: FF_X35_Y11_N7
\data_i|rMEM[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][26]~q\);

-- Location: LCCOMB_X35_Y11_N6
\data_i|oRD[26]~320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~320_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[12][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[8][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[12][26]~q\,
	datac => \data_i|rMEM[8][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~320_combout\);

-- Location: LCCOMB_X34_Y13_N16
\data_i|oRD[26]~321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~321_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~320_combout\ & ((\data_i|rMEM[28][26]~q\))) # (!\data_i|oRD[26]~320_combout\ & (\data_i|rMEM[24][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[28][26]~q\,
	datad => \data_i|oRD[26]~320_combout\,
	combout => \data_i|oRD[26]~321_combout\);

-- Location: LCCOMB_X34_Y13_N6
\data_i|oRD[26]~322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~322_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[26]~319_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|oRD[26]~321_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[26]~319_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \data_i|oRD[26]~321_combout\,
	combout => \data_i|oRD[26]~322_combout\);

-- Location: LCCOMB_X33_Y13_N20
\data_i|oRD[26]~325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~325_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[26]~322_combout\ & ((\data_i|oRD[26]~324_combout\))) # (!\data_i|oRD[26]~322_combout\ & (\data_i|oRD[26]~317_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[26]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[26]~317_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[26]~324_combout\,
	datad => \data_i|oRD[26]~322_combout\,
	combout => \data_i|oRD[26]~325_combout\);

-- Location: LCCOMB_X30_Y12_N24
\data_i|rMEM[58][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[58][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[58][26]~feeder_combout\);

-- Location: FF_X30_Y12_N25
\data_i|rMEM[58][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[58][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][26]~q\);

-- Location: FF_X28_Y14_N25
\data_i|rMEM[59][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][26]~q\);

-- Location: FF_X27_Y14_N7
\data_i|rMEM[43][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][26]~q\);

-- Location: FF_X27_Y14_N25
\data_i|rMEM[42][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][26]~q\);

-- Location: LCCOMB_X27_Y14_N24
\data_i|oRD[26]~347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~347_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[43][26]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[42][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[43][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[42][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[26]~347_combout\);

-- Location: LCCOMB_X28_Y14_N24
\data_i|oRD[26]~348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~348_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~347_combout\ & ((\data_i|rMEM[59][26]~q\))) # (!\data_i|oRD[26]~347_combout\ & (\data_i|rMEM[58][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][26]~q\,
	datac => \data_i|rMEM[59][26]~q\,
	datad => \data_i|oRD[26]~347_combout\,
	combout => \data_i|oRD[26]~348_combout\);

-- Location: LCCOMB_X25_Y15_N22
\data_i|rMEM[62][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[62][26]~feeder_combout\);

-- Location: FF_X25_Y15_N23
\data_i|rMEM[62][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][26]~q\);

-- Location: FF_X28_Y14_N23
\data_i|rMEM[63][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][26]~q\);

-- Location: LCCOMB_X26_Y14_N4
\data_i|rMEM[47][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[47][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[47][26]~feeder_combout\);

-- Location: FF_X26_Y14_N5
\data_i|rMEM[47][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[47][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][26]~q\);

-- Location: FF_X26_Y14_N11
\data_i|rMEM[46][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][26]~q\);

-- Location: LCCOMB_X26_Y14_N10
\data_i|oRD[26]~354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~354_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[47][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[46][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[47][26]~q\,
	datac => \data_i|rMEM[46][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~354_combout\);

-- Location: LCCOMB_X28_Y14_N22
\data_i|oRD[26]~355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~355_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~354_combout\ & ((\data_i|rMEM[63][26]~q\))) # (!\data_i|oRD[26]~354_combout\ & (\data_i|rMEM[62][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[62][26]~q\,
	datac => \data_i|rMEM[63][26]~q\,
	datad => \data_i|oRD[26]~354_combout\,
	combout => \data_i|oRD[26]~355_combout\);

-- Location: LCCOMB_X28_Y17_N20
\data_i|rMEM[56][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[56][26]~feeder_combout\);

-- Location: FF_X28_Y17_N21
\data_i|rMEM[56][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][26]~q\);

-- Location: FF_X29_Y17_N5
\data_i|rMEM[57][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][26]~q\);

-- Location: FF_X26_Y17_N19
\data_i|rMEM[41][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][26]~q\);

-- Location: FF_X28_Y17_N23
\data_i|rMEM[40][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][26]~q\);

-- Location: LCCOMB_X28_Y17_N22
\data_i|oRD[26]~351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~351_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[41][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[40][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[40][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~351_combout\);

-- Location: LCCOMB_X29_Y17_N4
\data_i|oRD[26]~352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~352_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~351_combout\ & ((\data_i|rMEM[57][26]~q\))) # (!\data_i|oRD[26]~351_combout\ & (\data_i|rMEM[56][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[56][26]~q\,
	datac => \data_i|rMEM[57][26]~q\,
	datad => \data_i|oRD[26]~351_combout\,
	combout => \data_i|oRD[26]~352_combout\);

-- Location: FF_X26_Y15_N3
\data_i|rMEM[60][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][26]~q\);

-- Location: FF_X29_Y17_N11
\data_i|rMEM[61][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][26]~q\);

-- Location: FF_X30_Y17_N19
\data_i|rMEM[45][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][26]~q\);

-- Location: FF_X30_Y17_N17
\data_i|rMEM[44][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][26]~q\);

-- Location: LCCOMB_X30_Y17_N16
\data_i|oRD[26]~349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~349_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[45][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[44][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[45][26]~q\,
	datac => \data_i|rMEM[44][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~349_combout\);

-- Location: LCCOMB_X29_Y17_N10
\data_i|oRD[26]~350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~350_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~349_combout\ & ((\data_i|rMEM[61][26]~q\))) # (!\data_i|oRD[26]~349_combout\ & (\data_i|rMEM[60][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[60][26]~q\,
	datac => \data_i|rMEM[61][26]~q\,
	datad => \data_i|oRD[26]~349_combout\,
	combout => \data_i|oRD[26]~350_combout\);

-- Location: LCCOMB_X29_Y17_N6
\data_i|oRD[26]~353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~353_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[26]~350_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[26]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[26]~352_combout\,
	datad => \data_i|oRD[26]~350_combout\,
	combout => \data_i|oRD[26]~353_combout\);

-- Location: LCCOMB_X28_Y14_N16
\data_i|oRD[26]~356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~356_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[26]~353_combout\ & ((\data_i|oRD[26]~355_combout\))) # (!\data_i|oRD[26]~353_combout\ & (\data_i|oRD[26]~348_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[26]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[26]~348_combout\,
	datac => \data_i|oRD[26]~355_combout\,
	datad => \data_i|oRD[26]~353_combout\,
	combout => \data_i|oRD[26]~356_combout\);

-- Location: FF_X25_Y7_N31
\data_i|rMEM[53][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][26]~q\);

-- Location: FF_X27_Y7_N23
\data_i|rMEM[55][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][26]~q\);

-- Location: FF_X26_Y7_N11
\data_i|rMEM[39][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][26]~q\);

-- Location: FF_X26_Y7_N9
\data_i|rMEM[37][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][26]~q\);

-- Location: LCCOMB_X26_Y7_N8
\data_i|oRD[26]~333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~333_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[37][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~333_combout\);

-- Location: LCCOMB_X27_Y7_N22
\data_i|oRD[26]~334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~334_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~333_combout\ & ((\data_i|rMEM[55][26]~q\))) # (!\data_i|oRD[26]~333_combout\ & (\data_i|rMEM[53][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[53][26]~q\,
	datac => \data_i|rMEM[55][26]~q\,
	datad => \data_i|oRD[26]~333_combout\,
	combout => \data_i|oRD[26]~334_combout\);

-- Location: FF_X26_Y8_N17
\data_i|rMEM[48][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][26]~q\);

-- Location: FF_X27_Y10_N31
\data_i|rMEM[50][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][26]~q\);

-- Location: LCCOMB_X24_Y10_N8
\data_i|rMEM[34][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[34][26]~feeder_combout\);

-- Location: FF_X24_Y10_N9
\data_i|rMEM[34][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][26]~q\);

-- Location: FF_X22_Y10_N15
\data_i|rMEM[32][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][26]~q\);

-- Location: LCCOMB_X22_Y10_N14
\data_i|oRD[26]~330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~330_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~330_combout\);

-- Location: LCCOMB_X27_Y10_N30
\data_i|oRD[26]~331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~331_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~330_combout\ & ((\data_i|rMEM[50][26]~q\))) # (!\data_i|oRD[26]~330_combout\ & (\data_i|rMEM[48][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[48][26]~q\,
	datac => \data_i|rMEM[50][26]~q\,
	datad => \data_i|oRD[26]~330_combout\,
	combout => \data_i|oRD[26]~331_combout\);

-- Location: FF_X27_Y13_N7
\data_i|rMEM[49][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][26]~q\);

-- Location: FF_X27_Y13_N9
\data_i|rMEM[51][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][26]~q\);

-- Location: LCCOMB_X24_Y13_N8
\data_i|rMEM[35][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[35][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[35][26]~feeder_combout\);

-- Location: FF_X24_Y13_N9
\data_i|rMEM[35][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[35][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][26]~q\);

-- Location: FF_X26_Y13_N23
\data_i|rMEM[33][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][26]~q\);

-- Location: LCCOMB_X26_Y13_N22
\data_i|oRD[26]~328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~328_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][26]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[35][26]~q\,
	datac => \data_i|rMEM[33][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[26]~328_combout\);

-- Location: LCCOMB_X27_Y13_N8
\data_i|oRD[26]~329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~329_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~328_combout\ & ((\data_i|rMEM[51][26]~q\))) # (!\data_i|oRD[26]~328_combout\ & (\data_i|rMEM[49][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][26]~q\,
	datad => \data_i|oRD[26]~328_combout\,
	combout => \data_i|oRD[26]~329_combout\);

-- Location: LCCOMB_X27_Y10_N4
\data_i|oRD[26]~332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~332_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[26]~329_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[26]~331_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[26]~331_combout\,
	datad => \data_i|oRD[26]~329_combout\,
	combout => \data_i|oRD[26]~332_combout\);

-- Location: LCCOMB_X24_Y9_N26
\data_i|rMEM[52][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[52][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[52][26]~feeder_combout\);

-- Location: FF_X24_Y9_N27
\data_i|rMEM[52][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[52][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][26]~q\);

-- Location: FF_X27_Y10_N21
\data_i|rMEM[54][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][26]~q\);

-- Location: FF_X24_Y7_N27
\data_i|rMEM[38][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][26]~q\);

-- Location: FF_X24_Y7_N9
\data_i|rMEM[36][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][26]~q\);

-- Location: LCCOMB_X24_Y7_N8
\data_i|oRD[26]~326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~326_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[36][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~326_combout\);

-- Location: LCCOMB_X27_Y10_N20
\data_i|oRD[26]~327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~327_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~326_combout\ & ((\data_i|rMEM[54][26]~q\))) # (!\data_i|oRD[26]~326_combout\ & (\data_i|rMEM[52][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[52][26]~q\,
	datac => \data_i|rMEM[54][26]~q\,
	datad => \data_i|oRD[26]~326_combout\,
	combout => \data_i|oRD[26]~327_combout\);

-- Location: LCCOMB_X27_Y10_N14
\data_i|oRD[26]~335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~335_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[26]~332_combout\ & (\data_i|oRD[26]~334_combout\)) # (!\data_i|oRD[26]~332_combout\ & ((\data_i|oRD[26]~327_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[26]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[26]~334_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[26]~332_combout\,
	datad => \data_i|oRD[26]~327_combout\,
	combout => \data_i|oRD[26]~335_combout\);

-- Location: LCCOMB_X26_Y6_N18
\data_i|rMEM[22][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[22][26]~feeder_combout\);

-- Location: FF_X26_Y6_N19
\data_i|rMEM[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][26]~q\);

-- Location: FF_X27_Y6_N9
\data_i|rMEM[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][26]~q\);

-- Location: FF_X25_Y6_N13
\data_i|rMEM[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][26]~q\);

-- Location: FF_X28_Y5_N3
\data_i|rMEM[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][26]~q\);

-- Location: LCCOMB_X25_Y6_N12
\data_i|oRD[26]~343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~343_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[7][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[6][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[6][26]~q\,
	datad => \data_i|rMEM[7][26]~q\,
	combout => \data_i|oRD[26]~343_combout\);

-- Location: LCCOMB_X27_Y6_N8
\data_i|oRD[26]~344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~344_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~343_combout\ & ((\data_i|rMEM[23][26]~q\))) # (!\data_i|oRD[26]~343_combout\ & (\data_i|rMEM[22][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[22][26]~q\,
	datac => \data_i|rMEM[23][26]~q\,
	datad => \data_i|oRD[26]~343_combout\,
	combout => \data_i|oRD[26]~344_combout\);

-- Location: FF_X17_Y13_N21
\data_i|rMEM[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][26]~q\);

-- Location: FF_X17_Y13_N31
\data_i|rMEM[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][26]~q\);

-- Location: FF_X16_Y13_N17
\data_i|rMEM[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][26]~q\);

-- Location: FF_X16_Y13_N15
\data_i|rMEM[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][26]~q\);

-- Location: LCCOMB_X16_Y13_N14
\data_i|oRD[26]~336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~336_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[3][26]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[2][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[3][26]~q\,
	datac => \data_i|rMEM[2][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[26]~336_combout\);

-- Location: LCCOMB_X17_Y13_N30
\data_i|oRD[26]~337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~337_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~336_combout\ & ((\data_i|rMEM[19][26]~q\))) # (!\data_i|oRD[26]~336_combout\ & (\data_i|rMEM[18][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[18][26]~q\,
	datac => \data_i|rMEM[19][26]~q\,
	datad => \data_i|oRD[26]~336_combout\,
	combout => \data_i|oRD[26]~337_combout\);

-- Location: FF_X32_Y9_N31
\data_i|rMEM[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][26]~q\);

-- Location: FF_X32_Y5_N13
\data_i|rMEM[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][26]~q\);

-- Location: FF_X32_Y5_N27
\data_i|rMEM[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][26]~q\);

-- Location: LCCOMB_X32_Y5_N26
\data_i|oRD[26]~340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~340_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[1][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[0][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[1][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[0][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~340_combout\);

-- Location: FF_X32_Y9_N1
\data_i|rMEM[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][26]~q\);

-- Location: LCCOMB_X32_Y9_N0
\data_i|oRD[26]~341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~341_combout\ = (\data_i|oRD[26]~340_combout\ & (((\data_i|rMEM[17][26]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[26]~340_combout\ & (\data_i|rMEM[16][26]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[16][26]~q\,
	datab => \data_i|oRD[26]~340_combout\,
	datac => \data_i|rMEM[17][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~341_combout\);

-- Location: FF_X30_Y6_N5
\data_i|rMEM[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][26]~q\);

-- Location: FF_X29_Y6_N3
\data_i|rMEM[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][26]~q\);

-- Location: LCCOMB_X32_Y6_N10
\data_i|rMEM[5][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[5][26]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(26),
	combout => \data_i|rMEM[5][26]~feeder_combout\);

-- Location: FF_X32_Y6_N11
\data_i|rMEM[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[5][26]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][26]~q\);

-- Location: FF_X28_Y6_N25
\data_i|rMEM[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][26]~q\);

-- Location: LCCOMB_X28_Y6_N24
\data_i|oRD[26]~338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~338_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[5][26]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[4][26]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[5][26]~q\,
	datac => \data_i|rMEM[4][26]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[26]~338_combout\);

-- Location: LCCOMB_X29_Y6_N2
\data_i|oRD[26]~339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~339_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[26]~338_combout\ & ((\data_i|rMEM[21][26]~q\))) # (!\data_i|oRD[26]~338_combout\ & (\data_i|rMEM[20][26]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[26]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][26]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[21][26]~q\,
	datad => \data_i|oRD[26]~338_combout\,
	combout => \data_i|oRD[26]~339_combout\);

-- Location: LCCOMB_X28_Y10_N26
\data_i|oRD[26]~342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~342_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[26]~339_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[26]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[26]~341_combout\,
	datad => \data_i|oRD[26]~339_combout\,
	combout => \data_i|oRD[26]~342_combout\);

-- Location: LCCOMB_X27_Y10_N24
\data_i|oRD[26]~345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~345_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[26]~342_combout\ & (\data_i|oRD[26]~344_combout\)) # (!\data_i|oRD[26]~342_combout\ & ((\data_i|oRD[26]~337_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[26]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[26]~344_combout\,
	datac => \data_i|oRD[26]~337_combout\,
	datad => \data_i|oRD[26]~342_combout\,
	combout => \data_i|oRD[26]~345_combout\);

-- Location: LCCOMB_X27_Y10_N10
\data_i|oRD[26]~346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~346_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[26]~335_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|oRD[26]~345_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[26]~335_combout\,
	datad => \data_i|oRD[26]~345_combout\,
	combout => \data_i|oRD[26]~346_combout\);

-- Location: LCCOMB_X32_Y10_N8
\data_i|oRD[26]~357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~357_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[26]~346_combout\ & ((\data_i|oRD[26]~356_combout\))) # (!\data_i|oRD[26]~346_combout\ & (\data_i|oRD[26]~325_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[26]~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[26]~325_combout\,
	datac => \data_i|oRD[26]~356_combout\,
	datad => \data_i|oRD[26]~346_combout\,
	combout => \data_i|oRD[26]~357_combout\);

-- Location: LCCOMB_X33_Y10_N4
\data_i|oRD[26]~1414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[26]~1414_combout\ = (\cu_mem|Mux22~0_combout\ & (\cu_mem|Mux23~1_combout\ & \data_i|oRD[26]~357_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux22~0_combout\,
	datac => \cu_mem|Mux23~1_combout\,
	datad => \data_i|oRD[26]~357_combout\,
	combout => \data_i|oRD[26]~1414_combout\);

-- Location: FF_X33_Y10_N5
\reg_pipeline|r_d_wb|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[26]~1414_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(26));

-- Location: LCCOMB_X38_Y9_N4
\reg_pipeline|r_y_mem|sREG[24]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[24]~71_combout\ = (!\cu_alu|Mux23~9_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & \reg_pipeline|r_y_mem|sREG[24]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~59_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[24]~71_combout\);

-- Location: LCCOMB_X39_Y12_N28
\s_i_b_alu[26]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[26]~5_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux68~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux68~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux68~1_combout\,
	datad => \regf_i|Mux68~3_combout\,
	combout => \s_i_b_alu[26]~5_combout\);

-- Location: FF_X39_Y12_N29
\reg_pipeline|r_b_alu|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[26]~5_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(26));

-- Location: FF_X42_Y12_N29
\regf_i|r5_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(25));

-- Location: FF_X42_Y12_N11
\regf_i|r7_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(25));

-- Location: FF_X38_Y15_N21
\regf_i|r6_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(25));

-- Location: FF_X38_Y15_N7
\regf_i|r4_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(25));

-- Location: LCCOMB_X38_Y15_N6
\regf_i|Mux69~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux69~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(25))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(25),
	datac => \regf_i|r4_i|sREG\(25),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux69~0_combout\);

-- Location: LCCOMB_X42_Y12_N10
\regf_i|Mux69~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux69~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux69~0_combout\ & ((\regf_i|r7_i|sREG\(25)))) # (!\regf_i|Mux69~0_combout\ & (\regf_i|r5_i|sREG\(25))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux69~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(25),
	datac => \regf_i|r7_i|sREG\(25),
	datad => \regf_i|Mux69~0_combout\,
	combout => \regf_i|Mux69~1_combout\);

-- Location: FF_X41_Y15_N7
\regf_i|r0_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(25));

-- Location: FF_X41_Y15_N17
\regf_i|r1_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(25));

-- Location: LCCOMB_X41_Y15_N16
\regf_i|Mux69~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux69~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(25)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(25) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(25),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(25),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux69~2_combout\);

-- Location: FF_X41_Y14_N7
\regf_i|r2_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(25));

-- Location: LCCOMB_X41_Y14_N16
\regf_i|Mux69~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux69~3_combout\ = (\regf_i|Mux69~2_combout\ & (((\regf_i|r3_i|sREG\(25))) # (!\sRA2[1]~0_combout\))) # (!\regf_i|Mux69~2_combout\ & (\sRA2[1]~0_combout\ & ((\regf_i|r2_i|sREG\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux69~2_combout\,
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r3_i|sREG\(25),
	datad => \regf_i|r2_i|sREG\(25),
	combout => \regf_i|Mux69~3_combout\);

-- Location: LCCOMB_X41_Y12_N0
\regf_i|Mux69~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux69~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux69~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux69~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux69~1_combout\,
	datad => \regf_i|Mux69~3_combout\,
	combout => \regf_i|Mux69~4_combout\);

-- Location: FF_X41_Y12_N1
\reg_pipeline|r_d_alu|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux69~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(25));

-- Location: FF_X35_Y12_N31
\reg_pipeline|r_d_mem|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(25));

-- Location: LCCOMB_X32_Y16_N12
\data_i|rMEM[61][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[61][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[61][25]~feeder_combout\);

-- Location: FF_X32_Y16_N13
\data_i|rMEM[61][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[61][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][25]~q\);

-- Location: FF_X29_Y12_N17
\data_i|rMEM[63][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][25]~q\);

-- Location: FF_X31_Y10_N31
\data_i|rMEM[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][25]~q\);

-- Location: FF_X31_Y10_N29
\data_i|rMEM[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][25]~q\);

-- Location: LCCOMB_X31_Y10_N30
\data_i|oRD[25]~396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~396_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|rMEM[31][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[29][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[29][25]~q\,
	datad => \data_i|rMEM[31][25]~q\,
	combout => \data_i|oRD[25]~396_combout\);

-- Location: LCCOMB_X29_Y12_N16
\data_i|oRD[25]~397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~397_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~396_combout\ & ((\data_i|rMEM[63][25]~q\))) # (!\data_i|oRD[25]~396_combout\ & (\data_i|rMEM[61][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[61][25]~q\,
	datac => \data_i|rMEM[63][25]~q\,
	datad => \data_i|oRD[25]~396_combout\,
	combout => \data_i|oRD[25]~397_combout\);

-- Location: FF_X29_Y10_N21
\data_i|rMEM[57][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][25]~q\);

-- Location: FF_X29_Y10_N11
\data_i|rMEM[59][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][25]~q\);

-- Location: FF_X28_Y7_N5
\data_i|rMEM[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][25]~q\);

-- Location: FF_X28_Y7_N31
\data_i|rMEM[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][25]~q\);

-- Location: LCCOMB_X28_Y7_N30
\data_i|oRD[25]~391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~391_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[27][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[25][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[27][25]~q\,
	datac => \data_i|rMEM[25][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~391_combout\);

-- Location: LCCOMB_X29_Y10_N10
\data_i|oRD[25]~392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~392_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~391_combout\ & ((\data_i|rMEM[59][25]~q\))) # (!\data_i|oRD[25]~391_combout\ & (\data_i|rMEM[57][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][25]~q\,
	datac => \data_i|rMEM[59][25]~q\,
	datad => \data_i|oRD[25]~391_combout\,
	combout => \data_i|oRD[25]~392_combout\);

-- Location: FF_X28_Y17_N27
\data_i|rMEM[56][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][25]~q\);

-- Location: FF_X30_Y12_N7
\data_i|rMEM[58][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][25]~q\);

-- Location: FF_X20_Y15_N1
\data_i|rMEM[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][25]~q\);

-- Location: FF_X20_Y15_N7
\data_i|rMEM[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][25]~q\);

-- Location: LCCOMB_X20_Y15_N6
\data_i|oRD[25]~393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~393_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[26][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[24][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[26][25]~q\,
	datac => \data_i|rMEM[24][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~393_combout\);

-- Location: LCCOMB_X30_Y12_N6
\data_i|oRD[25]~394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~394_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~393_combout\ & ((\data_i|rMEM[58][25]~q\))) # (!\data_i|oRD[25]~393_combout\ & (\data_i|rMEM[56][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[58][25]~q\,
	datad => \data_i|oRD[25]~393_combout\,
	combout => \data_i|oRD[25]~394_combout\);

-- Location: LCCOMB_X30_Y12_N8
\data_i|oRD[25]~395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~395_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[25]~392_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[25]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[25]~392_combout\,
	datad => \data_i|oRD[25]~394_combout\,
	combout => \data_i|oRD[25]~395_combout\);

-- Location: LCCOMB_X26_Y15_N4
\data_i|rMEM[60][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[60][25]~feeder_combout\);

-- Location: FF_X26_Y15_N5
\data_i|rMEM[60][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][25]~q\);

-- Location: FF_X30_Y12_N17
\data_i|rMEM[62][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][25]~q\);

-- Location: FF_X31_Y14_N23
\data_i|rMEM[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][25]~q\);

-- Location: FF_X31_Y14_N9
\data_i|rMEM[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][25]~q\);

-- Location: LCCOMB_X31_Y14_N8
\data_i|oRD[25]~389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~389_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[30][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[28][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[28][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~389_combout\);

-- Location: LCCOMB_X30_Y12_N16
\data_i|oRD[25]~390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~390_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~389_combout\ & ((\data_i|rMEM[62][25]~q\))) # (!\data_i|oRD[25]~389_combout\ & (\data_i|rMEM[60][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[62][25]~q\,
	datad => \data_i|oRD[25]~389_combout\,
	combout => \data_i|oRD[25]~390_combout\);

-- Location: LCCOMB_X30_Y12_N18
\data_i|oRD[25]~398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~398_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[25]~395_combout\ & (\data_i|oRD[25]~397_combout\)) # (!\data_i|oRD[25]~395_combout\ & ((\data_i|oRD[25]~390_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[25]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[25]~397_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[25]~395_combout\,
	datad => \data_i|oRD[25]~390_combout\,
	combout => \data_i|oRD[25]~398_combout\);

-- Location: LCCOMB_X27_Y9_N20
\data_i|rMEM[51][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[51][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[51][25]~feeder_combout\);

-- Location: FF_X27_Y9_N21
\data_i|rMEM[51][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[51][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][25]~q\);

-- Location: FF_X27_Y5_N23
\data_i|rMEM[55][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][25]~q\);

-- Location: FF_X28_Y4_N13
\data_i|rMEM[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][25]~q\);

-- Location: FF_X28_Y4_N3
\data_i|rMEM[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][25]~q\);

-- Location: LCCOMB_X28_Y4_N2
\data_i|oRD[25]~365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~365_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[23][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[19][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[23][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[19][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~365_combout\);

-- Location: LCCOMB_X27_Y5_N22
\data_i|oRD[25]~366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~366_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~365_combout\ & ((\data_i|rMEM[55][25]~q\))) # (!\data_i|oRD[25]~365_combout\ & (\data_i|rMEM[51][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[51][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[55][25]~q\,
	datad => \data_i|oRD[25]~365_combout\,
	combout => \data_i|oRD[25]~366_combout\);

-- Location: FF_X24_Y13_N31
\data_i|rMEM[53][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][25]~q\);

-- Location: FF_X27_Y13_N31
\data_i|rMEM[49][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][25]~q\);

-- Location: FF_X20_Y10_N21
\data_i|rMEM[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][25]~q\);

-- Location: FF_X20_Y10_N7
\data_i|rMEM[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][25]~q\);

-- Location: LCCOMB_X20_Y10_N6
\data_i|oRD[25]~358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~358_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~358_combout\);

-- Location: LCCOMB_X27_Y13_N30
\data_i|oRD[25]~359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~359_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~358_combout\ & (\data_i|rMEM[53][25]~q\)) # (!\data_i|oRD[25]~358_combout\ & ((\data_i|rMEM[49][25]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[53][25]~q\,
	datac => \data_i|rMEM[49][25]~q\,
	datad => \data_i|oRD[25]~358_combout\,
	combout => \data_i|oRD[25]~359_combout\);

-- Location: FF_X26_Y12_N3
\data_i|rMEM[48][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][25]~q\);

-- Location: FF_X26_Y12_N25
\data_i|rMEM[52][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][25]~q\);

-- Location: FF_X34_Y8_N13
\data_i|rMEM[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][25]~q\);

-- Location: FF_X34_Y8_N7
\data_i|rMEM[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][25]~q\);

-- Location: LCCOMB_X34_Y8_N6
\data_i|oRD[25]~362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~362_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[20][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[16][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[16][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~362_combout\);

-- Location: LCCOMB_X26_Y12_N24
\data_i|oRD[25]~363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~363_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~362_combout\ & ((\data_i|rMEM[52][25]~q\))) # (!\data_i|oRD[25]~362_combout\ & (\data_i|rMEM[48][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[48][25]~q\,
	datac => \data_i|rMEM[52][25]~q\,
	datad => \data_i|oRD[25]~362_combout\,
	combout => \data_i|oRD[25]~363_combout\);

-- Location: FF_X27_Y10_N29
\data_i|rMEM[50][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][25]~q\);

-- Location: FF_X27_Y10_N3
\data_i|rMEM[54][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][25]~q\);

-- Location: FF_X17_Y10_N23
\data_i|rMEM[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][25]~q\);

-- Location: FF_X17_Y10_N1
\data_i|rMEM[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][25]~q\);

-- Location: LCCOMB_X17_Y10_N22
\data_i|oRD[25]~360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~360_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|rMEM[22][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[18][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[18][25]~q\,
	datad => \data_i|rMEM[22][25]~q\,
	combout => \data_i|oRD[25]~360_combout\);

-- Location: LCCOMB_X27_Y10_N2
\data_i|oRD[25]~361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~361_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~360_combout\ & ((\data_i|rMEM[54][25]~q\))) # (!\data_i|oRD[25]~360_combout\ & (\data_i|rMEM[50][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[50][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[54][25]~q\,
	datad => \data_i|oRD[25]~360_combout\,
	combout => \data_i|oRD[25]~361_combout\);

-- Location: LCCOMB_X27_Y10_N16
\data_i|oRD[25]~364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~364_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(2)) # (\data_i|oRD[25]~361_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[25]~363_combout\ & (!\reg_pipeline|r_y_mem|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[25]~363_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[25]~361_combout\,
	combout => \data_i|oRD[25]~364_combout\);

-- Location: LCCOMB_X30_Y12_N14
\data_i|oRD[25]~367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~367_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[25]~364_combout\ & (\data_i|oRD[25]~366_combout\)) # (!\data_i|oRD[25]~364_combout\ & ((\data_i|oRD[25]~359_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[25]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[25]~366_combout\,
	datac => \data_i|oRD[25]~359_combout\,
	datad => \data_i|oRD[25]~364_combout\,
	combout => \data_i|oRD[25]~367_combout\);

-- Location: LCCOMB_X27_Y15_N30
\data_i|rMEM[42][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[42][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[42][25]~feeder_combout\);

-- Location: FF_X27_Y15_N31
\data_i|rMEM[42][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[42][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][25]~q\);

-- Location: FF_X27_Y15_N25
\data_i|rMEM[43][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][25]~q\);

-- Location: LCCOMB_X25_Y16_N4
\data_i|rMEM[11][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[11][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[11][25]~feeder_combout\);

-- Location: FF_X25_Y16_N5
\data_i|rMEM[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[11][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][25]~q\);

-- Location: FF_X27_Y16_N9
\data_i|rMEM[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][25]~q\);

-- Location: LCCOMB_X27_Y16_N8
\data_i|oRD[25]~368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~368_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[11][25]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[10][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[10][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[25]~368_combout\);

-- Location: LCCOMB_X27_Y15_N24
\data_i|oRD[25]~369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~369_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~368_combout\ & ((\data_i|rMEM[43][25]~q\))) # (!\data_i|oRD[25]~368_combout\ & (\data_i|rMEM[42][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[42][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[43][25]~q\,
	datad => \data_i|oRD[25]~368_combout\,
	combout => \data_i|oRD[25]~369_combout\);

-- Location: FF_X32_Y11_N13
\data_i|rMEM[44][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][25]~q\);

-- Location: FF_X32_Y11_N15
\data_i|rMEM[45][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][25]~q\);

-- Location: FF_X33_Y4_N25
\data_i|rMEM[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][25]~q\);

-- Location: FF_X33_Y4_N19
\data_i|rMEM[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][25]~q\);

-- Location: LCCOMB_X33_Y4_N18
\data_i|oRD[25]~370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~370_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[13][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[12][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[13][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[12][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~370_combout\);

-- Location: LCCOMB_X32_Y11_N14
\data_i|oRD[25]~371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~371_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~370_combout\ & ((\data_i|rMEM[45][25]~q\))) # (!\data_i|oRD[25]~370_combout\ & (\data_i|rMEM[44][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[44][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[45][25]~q\,
	datad => \data_i|oRD[25]~370_combout\,
	combout => \data_i|oRD[25]~371_combout\);

-- Location: FF_X28_Y17_N13
\data_i|rMEM[40][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][25]~q\);

-- Location: FF_X31_Y13_N17
\data_i|rMEM[41][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][25]~q\);

-- Location: FF_X32_Y7_N19
\data_i|rMEM[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][25]~q\);

-- Location: FF_X31_Y7_N7
\data_i|rMEM[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][25]~q\);

-- Location: LCCOMB_X31_Y7_N6
\data_i|oRD[25]~372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~372_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[9][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[8][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[9][25]~q\,
	datac => \data_i|rMEM[8][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~372_combout\);

-- Location: LCCOMB_X31_Y13_N16
\data_i|oRD[25]~373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~373_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~372_combout\ & ((\data_i|rMEM[41][25]~q\))) # (!\data_i|oRD[25]~372_combout\ & (\data_i|rMEM[40][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[40][25]~q\,
	datac => \data_i|rMEM[41][25]~q\,
	datad => \data_i|oRD[25]~372_combout\,
	combout => \data_i|oRD[25]~373_combout\);

-- Location: LCCOMB_X31_Y13_N30
\data_i|oRD[25]~374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~374_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[25]~371_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[25]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[25]~371_combout\,
	datad => \data_i|oRD[25]~373_combout\,
	combout => \data_i|oRD[25]~374_combout\);

-- Location: FF_X20_Y11_N29
\data_i|rMEM[46][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][25]~q\);

-- Location: FF_X20_Y11_N15
\data_i|rMEM[47][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][25]~q\);

-- Location: FF_X19_Y16_N5
\data_i|rMEM[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][25]~q\);

-- Location: FF_X19_Y12_N1
\data_i|rMEM[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][25]~q\);

-- Location: LCCOMB_X19_Y12_N0
\data_i|oRD[25]~375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~375_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][25]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][25]~q\,
	datac => \data_i|rMEM[14][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[25]~375_combout\);

-- Location: LCCOMB_X20_Y11_N14
\data_i|oRD[25]~376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~376_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~375_combout\ & ((\data_i|rMEM[47][25]~q\))) # (!\data_i|oRD[25]~375_combout\ & (\data_i|rMEM[46][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[46][25]~q\,
	datac => \data_i|rMEM[47][25]~q\,
	datad => \data_i|oRD[25]~375_combout\,
	combout => \data_i|oRD[25]~376_combout\);

-- Location: LCCOMB_X31_Y13_N4
\data_i|oRD[25]~377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~377_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[25]~374_combout\ & ((\data_i|oRD[25]~376_combout\))) # (!\data_i|oRD[25]~374_combout\ & (\data_i|oRD[25]~369_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[25]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[25]~369_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[25]~374_combout\,
	datad => \data_i|oRD[25]~376_combout\,
	combout => \data_i|oRD[25]~377_combout\);

-- Location: LCCOMB_X21_Y7_N8
\data_i|rMEM[36][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[36][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[36][25]~feeder_combout\);

-- Location: FF_X21_Y7_N9
\data_i|rMEM[36][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[36][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][25]~q\);

-- Location: FF_X22_Y7_N23
\data_i|rMEM[38][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][25]~q\);

-- Location: FF_X34_Y7_N19
\data_i|rMEM[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][25]~q\);

-- Location: FF_X34_Y7_N13
\data_i|rMEM[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][25]~q\);

-- Location: LCCOMB_X34_Y7_N12
\data_i|oRD[25]~378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~378_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[6][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[4][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[6][25]~q\,
	datac => \data_i|rMEM[4][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~378_combout\);

-- Location: LCCOMB_X22_Y7_N22
\data_i|oRD[25]~379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~379_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~378_combout\ & ((\data_i|rMEM[38][25]~q\))) # (!\data_i|oRD[25]~378_combout\ & (\data_i|rMEM[36][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[38][25]~q\,
	datad => \data_i|oRD[25]~378_combout\,
	combout => \data_i|oRD[25]~379_combout\);

-- Location: FF_X29_Y5_N9
\data_i|rMEM[37][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][25]~q\);

-- Location: FF_X26_Y5_N17
\data_i|rMEM[39][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][25]~q\);

-- Location: LCCOMB_X26_Y5_N22
\data_i|rMEM[7][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[7][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[7][25]~feeder_combout\);

-- Location: FF_X26_Y5_N23
\data_i|rMEM[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[7][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][25]~q\);

-- Location: FF_X27_Y5_N5
\data_i|rMEM[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][25]~q\);

-- Location: LCCOMB_X27_Y5_N4
\data_i|oRD[25]~385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~385_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[7][25]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[5][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[7][25]~q\,
	datac => \data_i|rMEM[5][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[25]~385_combout\);

-- Location: LCCOMB_X26_Y5_N16
\data_i|oRD[25]~386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~386_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~385_combout\ & ((\data_i|rMEM[39][25]~q\))) # (!\data_i|oRD[25]~385_combout\ & (\data_i|rMEM[37][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[37][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[39][25]~q\,
	datad => \data_i|oRD[25]~385_combout\,
	combout => \data_i|oRD[25]~386_combout\);

-- Location: LCCOMB_X22_Y10_N20
\data_i|rMEM[32][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[32][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[32][25]~feeder_combout\);

-- Location: FF_X22_Y10_N21
\data_i|rMEM[32][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[32][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][25]~q\);

-- Location: FF_X24_Y10_N27
\data_i|rMEM[34][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][25]~q\);

-- Location: FF_X22_Y9_N25
\data_i|rMEM[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][25]~q\);

-- Location: FF_X22_Y9_N31
\data_i|rMEM[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][25]~q\);

-- Location: LCCOMB_X22_Y9_N30
\data_i|oRD[25]~382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~382_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[2][25]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[2][25]~q\,
	datac => \data_i|rMEM[0][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[25]~382_combout\);

-- Location: LCCOMB_X24_Y10_N26
\data_i|oRD[25]~383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~383_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~382_combout\ & ((\data_i|rMEM[34][25]~q\))) # (!\data_i|oRD[25]~382_combout\ & (\data_i|rMEM[32][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[32][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[34][25]~q\,
	datad => \data_i|oRD[25]~382_combout\,
	combout => \data_i|oRD[25]~383_combout\);

-- Location: LCCOMB_X26_Y13_N4
\data_i|rMEM[33][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[33][25]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(25),
	combout => \data_i|rMEM[33][25]~feeder_combout\);

-- Location: FF_X26_Y13_N5
\data_i|rMEM[33][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[33][25]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][25]~q\);

-- Location: FF_X24_Y13_N29
\data_i|rMEM[35][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][25]~q\);

-- Location: FF_X20_Y13_N13
\data_i|rMEM[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][25]~q\);

-- Location: FF_X20_Y13_N15
\data_i|rMEM[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][25]~q\);

-- Location: LCCOMB_X20_Y13_N14
\data_i|oRD[25]~380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~380_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][25]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][25]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[3][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[1][25]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[25]~380_combout\);

-- Location: LCCOMB_X24_Y13_N28
\data_i|oRD[25]~381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~381_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[25]~380_combout\ & ((\data_i|rMEM[35][25]~q\))) # (!\data_i|oRD[25]~380_combout\ & (\data_i|rMEM[33][25]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[25]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][25]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][25]~q\,
	datad => \data_i|oRD[25]~380_combout\,
	combout => \data_i|oRD[25]~381_combout\);

-- Location: LCCOMB_X24_Y10_N28
\data_i|oRD[25]~384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~384_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[25]~381_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[25]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[25]~383_combout\,
	datad => \data_i|oRD[25]~381_combout\,
	combout => \data_i|oRD[25]~384_combout\);

-- Location: LCCOMB_X30_Y12_N28
\data_i|oRD[25]~387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~387_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[25]~384_combout\ & ((\data_i|oRD[25]~386_combout\))) # (!\data_i|oRD[25]~384_combout\ & (\data_i|oRD[25]~379_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[25]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[25]~379_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[25]~386_combout\,
	datad => \data_i|oRD[25]~384_combout\,
	combout => \data_i|oRD[25]~387_combout\);

-- Location: LCCOMB_X30_Y12_N10
\data_i|oRD[25]~388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~388_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|oRD[25]~377_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[25]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[25]~377_combout\,
	datad => \data_i|oRD[25]~387_combout\,
	combout => \data_i|oRD[25]~388_combout\);

-- Location: LCCOMB_X30_Y12_N0
\data_i|oRD[25]~399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~399_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[25]~388_combout\ & (\data_i|oRD[25]~398_combout\)) # (!\data_i|oRD[25]~388_combout\ & ((\data_i|oRD[25]~367_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[25]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|oRD[25]~398_combout\,
	datac => \data_i|oRD[25]~367_combout\,
	datad => \data_i|oRD[25]~388_combout\,
	combout => \data_i|oRD[25]~399_combout\);

-- Location: LCCOMB_X35_Y12_N0
\data_i|oRD[25]~1415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[25]~1415_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[25]~399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[25]~399_combout\,
	combout => \data_i|oRD[25]~1415_combout\);

-- Location: FF_X35_Y12_N1
\reg_pipeline|r_d_wb|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[25]~1415_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(25));

-- Location: LCCOMB_X41_Y12_N2
\s_i_b_alu[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[25]~6_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux69~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux69~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \regf_i|Mux69~1_combout\,
	datad => \regf_i|Mux69~3_combout\,
	combout => \s_i_b_alu[25]~6_combout\);

-- Location: FF_X41_Y12_N3
\reg_pipeline|r_b_alu|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[25]~6_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(25));

-- Location: FF_X42_Y12_N13
\regf_i|r5_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(24));

-- Location: FF_X42_Y12_N23
\regf_i|r7_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(24));

-- Location: FF_X43_Y15_N31
\regf_i|r4_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(24));

-- Location: FF_X43_Y15_N17
\regf_i|r6_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(24));

-- Location: LCCOMB_X43_Y15_N30
\regf_i|Mux70~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux70~0_combout\ = (\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\) # ((\regf_i|r6_i|sREG\(24))))) # (!\sRA2[1]~0_combout\ & (!\sRA2[0]~1_combout\ & (\regf_i|r4_i|sREG\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r4_i|sREG\(24),
	datad => \regf_i|r6_i|sREG\(24),
	combout => \regf_i|Mux70~0_combout\);

-- Location: LCCOMB_X42_Y12_N22
\regf_i|Mux70~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux70~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux70~0_combout\ & ((\regf_i|r7_i|sREG\(24)))) # (!\regf_i|Mux70~0_combout\ & (\regf_i|r5_i|sREG\(24))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(24),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(24),
	datad => \regf_i|Mux70~0_combout\,
	combout => \regf_i|Mux70~1_combout\);

-- Location: FF_X41_Y16_N29
\regf_i|r2_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(24));

-- Location: FF_X41_Y12_N19
\regf_i|r3_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(24));

-- Location: FF_X41_Y15_N1
\regf_i|r1_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(24));

-- Location: LCCOMB_X41_Y15_N0
\regf_i|Mux70~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux70~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(24)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(24) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(24),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(24),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux70~2_combout\);

-- Location: LCCOMB_X41_Y16_N30
\regf_i|Mux70~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux70~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux70~2_combout\ & ((\regf_i|r3_i|sREG\(24)))) # (!\regf_i|Mux70~2_combout\ & (\regf_i|r2_i|sREG\(24))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux70~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(24),
	datab => \regf_i|r3_i|sREG\(24),
	datac => \sRA2[1]~0_combout\,
	datad => \regf_i|Mux70~2_combout\,
	combout => \regf_i|Mux70~3_combout\);

-- Location: LCCOMB_X39_Y12_N18
\s_i_b_alu[24]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[24]~7_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux70~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux70~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux70~1_combout\,
	datad => \regf_i|Mux70~3_combout\,
	combout => \s_i_b_alu[24]~7_combout\);

-- Location: FF_X39_Y12_N19
\reg_pipeline|r_b_alu|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[24]~7_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(24));

-- Location: FF_X42_Y14_N19
\regf_i|r0_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(23));

-- Location: FF_X42_Y14_N5
\regf_i|r1_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(23));

-- Location: LCCOMB_X42_Y14_N4
\regf_i|Mux71~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux71~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(23)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(23),
	datac => \regf_i|r1_i|sREG\(23),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux71~2_combout\);

-- Location: FF_X41_Y12_N17
\regf_i|r3_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(23));

-- Location: FF_X41_Y14_N31
\regf_i|r2_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(23));

-- Location: LCCOMB_X41_Y14_N24
\regf_i|Mux71~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux71~3_combout\ = (\regf_i|Mux71~2_combout\ & ((\regf_i|r3_i|sREG\(23)) # ((!\sRA2[1]~0_combout\)))) # (!\regf_i|Mux71~2_combout\ & (((\regf_i|r2_i|sREG\(23) & \sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux71~2_combout\,
	datab => \regf_i|r3_i|sREG\(23),
	datac => \regf_i|r2_i|sREG\(23),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux71~3_combout\);

-- Location: LCCOMB_X41_Y11_N26
\regf_i|Mux71~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux71~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux71~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux71~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux71~1_combout\,
	datad => \regf_i|Mux71~3_combout\,
	combout => \regf_i|Mux71~4_combout\);

-- Location: FF_X41_Y11_N27
\reg_pipeline|r_d_alu|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux71~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(23));

-- Location: FF_X36_Y11_N19
\reg_pipeline|r_d_mem|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(23));

-- Location: FF_X25_Y15_N9
\data_i|rMEM[62][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][23]~q\);

-- Location: FF_X30_Y14_N15
\data_i|rMEM[63][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][23]~q\);

-- Location: FF_X26_Y14_N7
\data_i|rMEM[47][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][23]~q\);

-- Location: FF_X26_Y14_N9
\data_i|rMEM[46][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][23]~q\);

-- Location: LCCOMB_X26_Y14_N8
\data_i|oRD[23]~480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~480_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[47][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[46][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[47][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[46][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~480_combout\);

-- Location: LCCOMB_X30_Y14_N14
\data_i|oRD[23]~481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~481_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~480_combout\ & ((\data_i|rMEM[63][23]~q\))) # (!\data_i|oRD[23]~480_combout\ & (\data_i|rMEM[62][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[62][23]~q\,
	datac => \data_i|rMEM[63][23]~q\,
	datad => \data_i|oRD[23]~480_combout\,
	combout => \data_i|oRD[23]~481_combout\);

-- Location: LCCOMB_X30_Y16_N24
\data_i|rMEM[58][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[58][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[58][23]~feeder_combout\);

-- Location: FF_X30_Y16_N25
\data_i|rMEM[58][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[58][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][23]~q\);

-- Location: FF_X28_Y14_N31
\data_i|rMEM[59][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][23]~q\);

-- Location: FF_X33_Y18_N27
\data_i|rMEM[42][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][23]~q\);

-- Location: FF_X33_Y18_N29
\data_i|rMEM[43][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][23]~q\);

-- Location: LCCOMB_X33_Y18_N26
\data_i|oRD[23]~473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~473_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[43][23]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|rMEM[42][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[42][23]~q\,
	datad => \data_i|rMEM[43][23]~q\,
	combout => \data_i|oRD[23]~473_combout\);

-- Location: LCCOMB_X28_Y14_N30
\data_i|oRD[23]~474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~474_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~473_combout\ & ((\data_i|rMEM[59][23]~q\))) # (!\data_i|oRD[23]~473_combout\ & (\data_i|rMEM[58][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][23]~q\,
	datac => \data_i|rMEM[59][23]~q\,
	datad => \data_i|oRD[23]~473_combout\,
	combout => \data_i|oRD[23]~474_combout\);

-- Location: FF_X30_Y18_N21
\data_i|rMEM[60][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][23]~q\);

-- Location: FF_X29_Y17_N25
\data_i|rMEM[61][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][23]~q\);

-- Location: FF_X30_Y17_N31
\data_i|rMEM[45][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][23]~q\);

-- Location: FF_X30_Y17_N5
\data_i|rMEM[44][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][23]~q\);

-- Location: LCCOMB_X30_Y17_N4
\data_i|oRD[23]~475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~475_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[45][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[44][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[44][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~475_combout\);

-- Location: LCCOMB_X29_Y17_N24
\data_i|oRD[23]~476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~476_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~475_combout\ & ((\data_i|rMEM[61][23]~q\))) # (!\data_i|oRD[23]~475_combout\ & (\data_i|rMEM[60][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[60][23]~q\,
	datac => \data_i|rMEM[61][23]~q\,
	datad => \data_i|oRD[23]~475_combout\,
	combout => \data_i|oRD[23]~476_combout\);

-- Location: FF_X28_Y17_N1
\data_i|rMEM[56][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][23]~q\);

-- Location: FF_X31_Y13_N19
\data_i|rMEM[57][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][23]~q\);

-- Location: LCCOMB_X26_Y17_N22
\data_i|rMEM[41][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[41][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[41][23]~feeder_combout\);

-- Location: FF_X26_Y17_N23
\data_i|rMEM[41][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[41][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][23]~q\);

-- Location: FF_X28_Y17_N19
\data_i|rMEM[40][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][23]~q\);

-- Location: LCCOMB_X28_Y17_N18
\data_i|oRD[23]~477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~477_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[41][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[40][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[40][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~477_combout\);

-- Location: LCCOMB_X31_Y13_N18
\data_i|oRD[23]~478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~478_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~477_combout\ & ((\data_i|rMEM[57][23]~q\))) # (!\data_i|oRD[23]~477_combout\ & (\data_i|rMEM[56][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[57][23]~q\,
	datad => \data_i|oRD[23]~477_combout\,
	combout => \data_i|oRD[23]~478_combout\);

-- Location: LCCOMB_X31_Y13_N24
\data_i|oRD[23]~479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~479_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[23]~476_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[23]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[23]~476_combout\,
	datad => \data_i|oRD[23]~478_combout\,
	combout => \data_i|oRD[23]~479_combout\);

-- Location: LCCOMB_X31_Y13_N2
\data_i|oRD[23]~482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~482_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[23]~479_combout\ & (\data_i|oRD[23]~481_combout\)) # (!\data_i|oRD[23]~479_combout\ & ((\data_i|oRD[23]~474_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[23]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[23]~481_combout\,
	datac => \data_i|oRD[23]~474_combout\,
	datad => \data_i|oRD[23]~479_combout\,
	combout => \data_i|oRD[23]~482_combout\);

-- Location: FF_X35_Y13_N9
\data_i|rMEM[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][23]~q\);

-- Location: FF_X34_Y13_N11
\data_i|rMEM[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][23]~q\);

-- Location: LCCOMB_X35_Y11_N4
\data_i|rMEM[12][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[12][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[12][23]~feeder_combout\);

-- Location: FF_X35_Y11_N5
\data_i|rMEM[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[12][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][23]~q\);

-- Location: FF_X35_Y13_N7
\data_i|rMEM[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][23]~q\);

-- Location: LCCOMB_X35_Y13_N6
\data_i|oRD[23]~446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~446_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[12][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[8][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[12][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[8][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~446_combout\);

-- Location: LCCOMB_X34_Y13_N10
\data_i|oRD[23]~447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~447_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~446_combout\ & ((\data_i|rMEM[28][23]~q\))) # (!\data_i|oRD[23]~446_combout\ & (\data_i|rMEM[24][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[28][23]~q\,
	datad => \data_i|oRD[23]~446_combout\,
	combout => \data_i|oRD[23]~447_combout\);

-- Location: LCCOMB_X34_Y17_N6
\data_i|rMEM[26][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[26][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[26][23]~feeder_combout\);

-- Location: FF_X34_Y17_N7
\data_i|rMEM[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[26][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][23]~q\);

-- Location: FF_X34_Y13_N1
\data_i|rMEM[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][23]~q\);

-- Location: FF_X35_Y14_N21
\data_i|rMEM[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][23]~q\);

-- Location: FF_X35_Y14_N3
\data_i|rMEM[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][23]~q\);

-- Location: LCCOMB_X35_Y14_N2
\data_i|oRD[23]~444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~444_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][23]~q\,
	datac => \data_i|rMEM[10][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~444_combout\);

-- Location: LCCOMB_X34_Y13_N0
\data_i|oRD[23]~445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~445_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~444_combout\ & ((\data_i|rMEM[30][23]~q\))) # (!\data_i|oRD[23]~444_combout\ & (\data_i|rMEM[26][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[30][23]~q\,
	datad => \data_i|oRD[23]~444_combout\,
	combout => \data_i|oRD[23]~445_combout\);

-- Location: LCCOMB_X34_Y13_N8
\data_i|oRD[23]~448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~448_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(2)) # (\data_i|oRD[23]~445_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[23]~447_combout\ & (!\reg_pipeline|r_y_mem|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[23]~447_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[23]~445_combout\,
	combout => \data_i|oRD[23]~448_combout\);

-- Location: FF_X33_Y9_N27
\data_i|rMEM[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][23]~q\);

-- Location: FF_X33_Y9_N13
\data_i|rMEM[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][23]~q\);

-- Location: LCCOMB_X33_Y9_N12
\data_i|oRD[23]~442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~442_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[13][23]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[9][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[13][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[9][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[23]~442_combout\);

-- Location: FF_X36_Y9_N25
\data_i|rMEM[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][23]~q\);

-- Location: LCCOMB_X34_Y17_N28
\data_i|rMEM[29][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[29][23]~feeder_combout\);

-- Location: FF_X34_Y17_N29
\data_i|rMEM[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][23]~q\);

-- Location: LCCOMB_X36_Y9_N24
\data_i|oRD[23]~443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~443_combout\ = (\data_i|oRD[23]~442_combout\ & (((\data_i|rMEM[29][23]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6)))) # (!\data_i|oRD[23]~442_combout\ & (\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[25][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[23]~442_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[25][23]~q\,
	datad => \data_i|rMEM[29][23]~q\,
	combout => \data_i|oRD[23]~443_combout\);

-- Location: FF_X31_Y8_N7
\data_i|rMEM[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][23]~q\);

-- Location: FF_X31_Y8_N29
\data_i|rMEM[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][23]~q\);

-- Location: FF_X32_Y8_N5
\data_i|rMEM[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][23]~q\);

-- Location: FF_X32_Y8_N3
\data_i|rMEM[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][23]~q\);

-- Location: LCCOMB_X32_Y8_N2
\data_i|oRD[23]~449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~449_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][23]~q\,
	datac => \data_i|rMEM[11][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~449_combout\);

-- Location: LCCOMB_X31_Y8_N28
\data_i|oRD[23]~450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~450_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~449_combout\ & ((\data_i|rMEM[31][23]~q\))) # (!\data_i|oRD[23]~449_combout\ & (\data_i|rMEM[27][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[31][23]~q\,
	datad => \data_i|oRD[23]~449_combout\,
	combout => \data_i|oRD[23]~450_combout\);

-- Location: LCCOMB_X32_Y13_N26
\data_i|oRD[23]~451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~451_combout\ = (\data_i|oRD[23]~448_combout\ & (((\data_i|oRD[23]~450_combout\) # (!\reg_pipeline|r_y_mem|sREG\(2))))) # (!\data_i|oRD[23]~448_combout\ & (\data_i|oRD[23]~443_combout\ & ((\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[23]~448_combout\,
	datab => \data_i|oRD[23]~443_combout\,
	datac => \data_i|oRD[23]~450_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[23]~451_combout\);

-- Location: LCCOMB_X30_Y10_N4
\data_i|rMEM[22][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[22][23]~feeder_combout\);

-- Location: FF_X30_Y10_N5
\data_i|rMEM[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][23]~q\);

-- Location: FF_X30_Y10_N15
\data_i|rMEM[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][23]~q\);

-- Location: LCCOMB_X28_Y5_N8
\data_i|rMEM[7][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[7][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[7][23]~feeder_combout\);

-- Location: FF_X28_Y5_N9
\data_i|rMEM[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[7][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][23]~q\);

-- Location: FF_X28_Y6_N21
\data_i|rMEM[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][23]~q\);

-- Location: LCCOMB_X28_Y6_N20
\data_i|oRD[23]~469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~469_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[7][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[6][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[7][23]~q\,
	datac => \data_i|rMEM[6][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~469_combout\);

-- Location: LCCOMB_X30_Y10_N14
\data_i|oRD[23]~470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~470_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~469_combout\ & ((\data_i|rMEM[23][23]~q\))) # (!\data_i|oRD[23]~469_combout\ & (\data_i|rMEM[22][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[23][23]~q\,
	datad => \data_i|oRD[23]~469_combout\,
	combout => \data_i|oRD[23]~470_combout\);

-- Location: FF_X17_Y13_N25
\data_i|rMEM[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][23]~q\);

-- Location: FF_X17_Y13_N11
\data_i|rMEM[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][23]~q\);

-- Location: FF_X16_Y13_N13
\data_i|rMEM[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][23]~q\);

-- Location: FF_X16_Y13_N3
\data_i|rMEM[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][23]~q\);

-- Location: LCCOMB_X16_Y13_N2
\data_i|oRD[23]~462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~462_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[3][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[2][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[3][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[2][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~462_combout\);

-- Location: LCCOMB_X17_Y13_N10
\data_i|oRD[23]~463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~463_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~462_combout\ & ((\data_i|rMEM[19][23]~q\))) # (!\data_i|oRD[23]~462_combout\ & (\data_i|rMEM[18][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[18][23]~q\,
	datac => \data_i|rMEM[19][23]~q\,
	datad => \data_i|oRD[23]~462_combout\,
	combout => \data_i|oRD[23]~463_combout\);

-- Location: FF_X30_Y6_N19
\data_i|rMEM[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][23]~q\);

-- Location: FF_X30_Y6_N13
\data_i|rMEM[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][23]~q\);

-- Location: FF_X32_Y6_N21
\data_i|rMEM[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][23]~q\);

-- Location: FF_X28_Y6_N15
\data_i|rMEM[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][23]~q\);

-- Location: LCCOMB_X28_Y6_N14
\data_i|oRD[23]~464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~464_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[5][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[4][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[5][23]~q\,
	datac => \data_i|rMEM[4][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~464_combout\);

-- Location: LCCOMB_X30_Y6_N12
\data_i|oRD[23]~465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~465_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~464_combout\ & ((\data_i|rMEM[21][23]~q\))) # (!\data_i|oRD[23]~464_combout\ & (\data_i|rMEM[20][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[20][23]~q\,
	datac => \data_i|rMEM[21][23]~q\,
	datad => \data_i|oRD[23]~464_combout\,
	combout => \data_i|oRD[23]~465_combout\);

-- Location: FF_X32_Y9_N3
\data_i|rMEM[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][23]~q\);

-- Location: FF_X32_Y9_N29
\data_i|rMEM[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][23]~q\);

-- Location: FF_X32_Y5_N1
\data_i|rMEM[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][23]~q\);

-- Location: FF_X32_Y5_N23
\data_i|rMEM[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][23]~q\);

-- Location: LCCOMB_X32_Y5_N22
\data_i|oRD[23]~466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~466_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[1][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[0][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[1][23]~q\,
	datac => \data_i|rMEM[0][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~466_combout\);

-- Location: LCCOMB_X32_Y9_N28
\data_i|oRD[23]~467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~467_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~466_combout\ & ((\data_i|rMEM[17][23]~q\))) # (!\data_i|oRD[23]~466_combout\ & (\data_i|rMEM[16][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[16][23]~q\,
	datac => \data_i|rMEM[17][23]~q\,
	datad => \data_i|oRD[23]~466_combout\,
	combout => \data_i|oRD[23]~467_combout\);

-- Location: LCCOMB_X31_Y13_N0
\data_i|oRD[23]~468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~468_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[23]~465_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[23]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[23]~465_combout\,
	datad => \data_i|oRD[23]~467_combout\,
	combout => \data_i|oRD[23]~468_combout\);

-- Location: LCCOMB_X31_Y13_N14
\data_i|oRD[23]~471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~471_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[23]~468_combout\ & (\data_i|oRD[23]~470_combout\)) # (!\data_i|oRD[23]~468_combout\ & ((\data_i|oRD[23]~463_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[23]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[23]~470_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[23]~463_combout\,
	datad => \data_i|oRD[23]~468_combout\,
	combout => \data_i|oRD[23]~471_combout\);

-- Location: FF_X24_Y9_N1
\data_i|rMEM[52][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][23]~q\);

-- Location: FF_X27_Y10_N7
\data_i|rMEM[54][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][23]~q\);

-- Location: FF_X22_Y7_N15
\data_i|rMEM[38][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][23]~q\);

-- Location: FF_X22_Y7_N25
\data_i|rMEM[36][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][23]~q\);

-- Location: LCCOMB_X22_Y7_N24
\data_i|oRD[23]~452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~452_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[38][23]~q\,
	datac => \data_i|rMEM[36][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~452_combout\);

-- Location: LCCOMB_X27_Y10_N6
\data_i|oRD[23]~453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~453_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~452_combout\ & ((\data_i|rMEM[54][23]~q\))) # (!\data_i|oRD[23]~452_combout\ & (\data_i|rMEM[52][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][23]~q\,
	datad => \data_i|oRD[23]~452_combout\,
	combout => \data_i|oRD[23]~453_combout\);

-- Location: FF_X26_Y8_N29
\data_i|rMEM[48][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][23]~q\);

-- Location: FF_X27_Y10_N9
\data_i|rMEM[50][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][23]~q\);

-- Location: LCCOMB_X24_Y10_N22
\data_i|rMEM[34][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[34][23]~feeder_combout\);

-- Location: FF_X24_Y10_N23
\data_i|rMEM[34][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][23]~q\);

-- Location: FF_X22_Y10_N17
\data_i|rMEM[32][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][23]~q\);

-- Location: LCCOMB_X22_Y10_N16
\data_i|oRD[23]~456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~456_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~456_combout\);

-- Location: LCCOMB_X27_Y10_N8
\data_i|oRD[23]~457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~457_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~456_combout\ & ((\data_i|rMEM[50][23]~q\))) # (!\data_i|oRD[23]~456_combout\ & (\data_i|rMEM[48][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[48][23]~q\,
	datac => \data_i|rMEM[50][23]~q\,
	datad => \data_i|oRD[23]~456_combout\,
	combout => \data_i|oRD[23]~457_combout\);

-- Location: FF_X27_Y13_N13
\data_i|rMEM[49][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][23]~q\);

-- Location: FF_X27_Y13_N23
\data_i|rMEM[51][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][23]~q\);

-- Location: FF_X24_Y13_N1
\data_i|rMEM[35][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][23]~q\);

-- Location: FF_X26_Y13_N13
\data_i|rMEM[33][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][23]~q\);

-- Location: LCCOMB_X26_Y13_N12
\data_i|oRD[23]~454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~454_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[35][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[33][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[35][23]~q\,
	datac => \data_i|rMEM[33][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~454_combout\);

-- Location: LCCOMB_X27_Y13_N22
\data_i|oRD[23]~455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~455_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~454_combout\ & ((\data_i|rMEM[51][23]~q\))) # (!\data_i|oRD[23]~454_combout\ & (\data_i|rMEM[49][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][23]~q\,
	datad => \data_i|oRD[23]~454_combout\,
	combout => \data_i|oRD[23]~455_combout\);

-- Location: LCCOMB_X27_Y10_N22
\data_i|oRD[23]~458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~458_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[23]~455_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[23]~457_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[23]~457_combout\,
	datad => \data_i|oRD[23]~455_combout\,
	combout => \data_i|oRD[23]~458_combout\);

-- Location: LCCOMB_X25_Y7_N0
\data_i|rMEM[53][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[53][23]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(23),
	combout => \data_i|rMEM[53][23]~feeder_combout\);

-- Location: FF_X25_Y7_N1
\data_i|rMEM[53][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[53][23]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][23]~q\);

-- Location: FF_X25_Y7_N19
\data_i|rMEM[55][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][23]~q\);

-- Location: FF_X20_Y7_N1
\data_i|rMEM[39][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][23]~q\);

-- Location: FF_X20_Y7_N11
\data_i|rMEM[37][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][23]~q\);

-- Location: LCCOMB_X20_Y7_N10
\data_i|oRD[23]~459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~459_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][23]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][23]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][23]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[37][23]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[23]~459_combout\);

-- Location: LCCOMB_X25_Y7_N18
\data_i|oRD[23]~460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~460_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[23]~459_combout\ & ((\data_i|rMEM[55][23]~q\))) # (!\data_i|oRD[23]~459_combout\ & (\data_i|rMEM[53][23]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[23]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[53][23]~q\,
	datac => \data_i|rMEM[55][23]~q\,
	datad => \data_i|oRD[23]~459_combout\,
	combout => \data_i|oRD[23]~460_combout\);

-- Location: LCCOMB_X27_Y10_N12
\data_i|oRD[23]~461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~461_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[23]~458_combout\ & ((\data_i|oRD[23]~460_combout\))) # (!\data_i|oRD[23]~458_combout\ & (\data_i|oRD[23]~453_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[23]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[23]~453_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[23]~458_combout\,
	datad => \data_i|oRD[23]~460_combout\,
	combout => \data_i|oRD[23]~461_combout\);

-- Location: LCCOMB_X31_Y13_N20
\data_i|oRD[23]~472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~472_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|oRD[23]~461_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|oRD[23]~471_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[23]~471_combout\,
	datad => \data_i|oRD[23]~461_combout\,
	combout => \data_i|oRD[23]~472_combout\);

-- Location: LCCOMB_X32_Y13_N8
\data_i|oRD[23]~483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~483_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[23]~472_combout\ & (\data_i|oRD[23]~482_combout\)) # (!\data_i|oRD[23]~472_combout\ & ((\data_i|oRD[23]~451_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[23]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[23]~482_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[23]~451_combout\,
	datad => \data_i|oRD[23]~472_combout\,
	combout => \data_i|oRD[23]~483_combout\);

-- Location: LCCOMB_X33_Y11_N6
\data_i|oRD[23]~1417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[23]~1417_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[23]~483_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[23]~483_combout\,
	combout => \data_i|oRD[23]~1417_combout\);

-- Location: FF_X33_Y11_N7
\reg_pipeline|r_d_wb|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[23]~1417_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(23));

-- Location: LCCOMB_X42_Y14_N18
\regf_i|Mux39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux39~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(23)) # ((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|r0_i|sREG\(23) & !\reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r1_i|sREG\(23),
	datac => \regf_i|r0_i|sREG\(23),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux39~2_combout\);

-- Location: LCCOMB_X41_Y14_N30
\regf_i|Mux39~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux39~3_combout\ = (\regf_i|Mux39~2_combout\ & ((\regf_i|r3_i|sREG\(23)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux39~2_combout\ & (((\regf_i|r2_i|sREG\(23) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(23),
	datab => \regf_i|Mux39~2_combout\,
	datac => \regf_i|r2_i|sREG\(23),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux39~3_combout\);

-- Location: FF_X42_Y12_N27
\regf_i|r7_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(23));

-- Location: FF_X43_Y12_N31
\regf_i|r4_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(23));

-- Location: LCCOMB_X43_Y12_N8
\regf_i|Mux39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux39~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(23)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(23),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r6_i|sREG\(23),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux39~0_combout\);

-- Location: FF_X42_Y12_N5
\regf_i|r5_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(23));

-- Location: LCCOMB_X42_Y12_N4
\regf_i|Mux39~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux39~1_combout\ = (\regf_i|Mux39~0_combout\ & ((\regf_i|r7_i|sREG\(23)) # ((!\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\regf_i|Mux39~0_combout\ & (((\regf_i|r5_i|sREG\(23) & \reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(23),
	datab => \regf_i|Mux39~0_combout\,
	datac => \regf_i|r5_i|sREG\(23),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux39~1_combout\);

-- Location: LCCOMB_X44_Y9_N2
\regf_i|Mux39~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux39~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux39~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux39~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux39~3_combout\,
	datad => \regf_i|Mux39~1_combout\,
	combout => \regf_i|Mux39~4_combout\);

-- Location: FF_X44_Y9_N3
\reg_pipeline|r_a_alu|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux39~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(23));

-- Location: LCCOMB_X41_Y4_N14
\alu_i|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(23)) # ((\reg_pipeline|r_a_alu|sREG\(23)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(23),
	datac => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	datad => \reg_pipeline|r_a_alu|sREG\(23),
	combout => \alu_i|Mux8~9_combout\);

-- Location: LCCOMB_X41_Y4_N8
\alu_i|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\alu_i|Mux8~9_combout\ & \reg_pipeline|r_y_mem|sREG[2]~39_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(23)) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(23),
	datab => \alu_i|Mux8~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux8~10_combout\);

-- Location: LCCOMB_X41_Y4_N26
\alu_i|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~11_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(23) & ((\reg_pipeline|r_a_alu|sREG\(23)))) # (!\reg_pipeline|r_b_alu|sREG\(23) & (!\alu_i|Mux8~10_combout\ & !\reg_pipeline|r_a_alu|sREG\(23))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\alu_i|Mux8~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \alu_i|Mux8~10_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(23),
	datad => \reg_pipeline|r_a_alu|sREG\(23),
	combout => \alu_i|Mux8~11_combout\);

-- Location: LCCOMB_X41_Y4_N0
\alu_i|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~12_combout\ = (\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux8~11_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux8~11_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	combout => \alu_i|Mux8~12_combout\);

-- Location: FF_X42_Y12_N9
\regf_i|r5_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(22));

-- Location: FF_X42_Y12_N15
\regf_i|r7_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(22));

-- Location: FF_X43_Y12_N19
\regf_i|r4_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(22));

-- Location: FF_X43_Y12_N21
\regf_i|r6_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(22));

-- Location: LCCOMB_X43_Y12_N18
\regf_i|Mux72~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux72~0_combout\ = (\sRA2[0]~1_combout\ & (\sRA2[1]~0_combout\)) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(22)))) # (!\sRA2[1]~0_combout\ & (\regf_i|r4_i|sREG\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r4_i|sREG\(22),
	datad => \regf_i|r6_i|sREG\(22),
	combout => \regf_i|Mux72~0_combout\);

-- Location: LCCOMB_X42_Y12_N14
\regf_i|Mux72~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux72~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux72~0_combout\ & ((\regf_i|r7_i|sREG\(22)))) # (!\regf_i|Mux72~0_combout\ & (\regf_i|r5_i|sREG\(22))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux72~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(22),
	datac => \regf_i|r7_i|sREG\(22),
	datad => \regf_i|Mux72~0_combout\,
	combout => \regf_i|Mux72~1_combout\);

-- Location: FF_X41_Y14_N15
\regf_i|r2_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(22));

-- Location: FF_X42_Y14_N23
\regf_i|r0_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(22));

-- Location: FF_X42_Y14_N1
\regf_i|r1_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(22));

-- Location: LCCOMB_X42_Y14_N0
\regf_i|Mux72~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux72~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(22)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(22) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(22),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(22),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux72~2_combout\);

-- Location: LCCOMB_X41_Y14_N12
\regf_i|Mux72~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux72~3_combout\ = (\regf_i|Mux72~2_combout\ & ((\regf_i|r3_i|sREG\(22)) # ((!\sRA2[1]~0_combout\)))) # (!\regf_i|Mux72~2_combout\ & (((\regf_i|r2_i|sREG\(22) & \sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(22),
	datab => \regf_i|r2_i|sREG\(22),
	datac => \regf_i|Mux72~2_combout\,
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux72~3_combout\);

-- Location: LCCOMB_X41_Y12_N8
\s_i_b_alu[22]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[22]~9_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux72~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux72~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \regf_i|Mux72~1_combout\,
	datad => \regf_i|Mux72~3_combout\,
	combout => \s_i_b_alu[22]~9_combout\);

-- Location: FF_X41_Y12_N9
\reg_pipeline|r_b_alu|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[22]~9_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(22));

-- Location: LCCOMB_X41_Y8_N2
\alu_i|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~37_combout\ & ((\reg_pipeline|r_a_alu|sREG\(22)) # (\reg_pipeline|r_b_alu|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(22),
	datac => \reg_pipeline|r_b_alu|sREG\(22),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux9~8_combout\);

-- Location: LCCOMB_X41_Y8_N16
\alu_i|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux9~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(22))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(22),
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux9~8_combout\,
	combout => \alu_i|Mux9~9_combout\);

-- Location: LCCOMB_X41_Y8_N14
\alu_i|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~10_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(22) & (\reg_pipeline|r_b_alu|sREG\(22))) # (!\reg_pipeline|r_a_alu|sREG\(22) & (!\reg_pipeline|r_b_alu|sREG\(22) & \alu_i|Mux9~9_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(22),
	datac => \reg_pipeline|r_b_alu|sREG\(22),
	datad => \alu_i|Mux9~9_combout\,
	combout => \alu_i|Mux9~10_combout\);

-- Location: FF_X43_Y14_N17
\regf_i|r2_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(21));

-- Location: FF_X41_Y12_N5
\regf_i|r3_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(21));

-- Location: FF_X42_Y14_N31
\regf_i|r0_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(21));

-- Location: FF_X42_Y14_N25
\regf_i|r1_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(21));

-- Location: LCCOMB_X42_Y14_N24
\regf_i|Mux73~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux73~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(21)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(21) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(21),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(21),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux73~2_combout\);

-- Location: LCCOMB_X42_Y11_N24
\regf_i|Mux73~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux73~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux73~2_combout\ & ((\regf_i|r3_i|sREG\(21)))) # (!\regf_i|Mux73~2_combout\ & (\regf_i|r2_i|sREG\(21))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux73~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(21),
	datab => \regf_i|r3_i|sREG\(21),
	datac => \sRA2[1]~0_combout\,
	datad => \regf_i|Mux73~2_combout\,
	combout => \regf_i|Mux73~3_combout\);

-- Location: LCCOMB_X42_Y11_N10
\regf_i|Mux73~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux73~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux73~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux73~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux73~1_combout\,
	datad => \regf_i|Mux73~3_combout\,
	combout => \regf_i|Mux73~4_combout\);

-- Location: FF_X42_Y11_N11
\reg_pipeline|r_d_alu|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux73~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(21));

-- Location: LCCOMB_X37_Y11_N16
\reg_pipeline|r_d_mem|sREG[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[21]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(21),
	combout => \reg_pipeline|r_d_mem|sREG[21]~feeder_combout\);

-- Location: FF_X37_Y11_N17
\reg_pipeline|r_d_mem|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(21));

-- Location: FF_X32_Y16_N19
\data_i|rMEM[57][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][21]~q\);

-- Location: FF_X32_Y16_N17
\data_i|rMEM[61][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][21]~q\);

-- Location: FF_X31_Y16_N29
\data_i|rMEM[53][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][21]~q\);

-- Location: FF_X31_Y16_N23
\data_i|rMEM[49][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][21]~q\);

-- Location: LCCOMB_X31_Y16_N22
\data_i|oRD[21]~557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~557_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[53][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[49][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[53][21]~q\,
	datac => \data_i|rMEM[49][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[21]~557_combout\);

-- Location: LCCOMB_X32_Y16_N16
\data_i|oRD[21]~558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~558_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~557_combout\ & ((\data_i|rMEM[61][21]~q\))) # (!\data_i|oRD[21]~557_combout\ & (\data_i|rMEM[57][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[57][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[61][21]~q\,
	datad => \data_i|oRD[21]~557_combout\,
	combout => \data_i|oRD[21]~558_combout\);

-- Location: LCCOMB_X21_Y14_N4
\data_i|rMEM[55][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[55][21]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(21),
	combout => \data_i|rMEM[55][21]~feeder_combout\);

-- Location: FF_X21_Y14_N5
\data_i|rMEM[55][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[55][21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][21]~q\);

-- Location: FF_X34_Y18_N29
\data_i|rMEM[59][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][21]~q\);

-- Location: FF_X30_Y14_N17
\data_i|rMEM[51][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][21]~q\);

-- Location: LCCOMB_X30_Y14_N16
\data_i|oRD[21]~564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~564_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[59][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[51][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[59][21]~q\,
	datac => \data_i|rMEM[51][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[21]~564_combout\);

-- Location: FF_X30_Y14_N27
\data_i|rMEM[63][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][21]~q\);

-- Location: LCCOMB_X30_Y14_N26
\data_i|oRD[21]~565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~565_combout\ = (\data_i|oRD[21]~564_combout\ & (((\data_i|rMEM[63][21]~q\) # (!\reg_pipeline|r_y_mem|sREG\(4))))) # (!\data_i|oRD[21]~564_combout\ & (\data_i|rMEM[55][21]~q\ & ((\reg_pipeline|r_y_mem|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][21]~q\,
	datab => \data_i|oRD[21]~564_combout\,
	datac => \data_i|rMEM[63][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[21]~565_combout\);

-- Location: FF_X33_Y14_N15
\data_i|rMEM[58][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][21]~q\);

-- Location: FF_X25_Y14_N11
\data_i|rMEM[62][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][21]~q\);

-- Location: FF_X25_Y14_N29
\data_i|rMEM[54][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][21]~q\);

-- Location: FF_X25_Y13_N1
\data_i|rMEM[50][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][21]~q\);

-- Location: LCCOMB_X25_Y13_N0
\data_i|oRD[21]~559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~559_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[54][21]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[50][21]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[50][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[21]~559_combout\);

-- Location: LCCOMB_X25_Y14_N10
\data_i|oRD[21]~560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~560_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~559_combout\ & ((\data_i|rMEM[62][21]~q\))) # (!\data_i|oRD[21]~559_combout\ & (\data_i|rMEM[58][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[58][21]~q\,
	datac => \data_i|rMEM[62][21]~q\,
	datad => \data_i|oRD[21]~559_combout\,
	combout => \data_i|oRD[21]~560_combout\);

-- Location: LCCOMB_X24_Y8_N4
\data_i|rMEM[52][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[52][21]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(21),
	combout => \data_i|rMEM[52][21]~feeder_combout\);

-- Location: FF_X24_Y8_N5
\data_i|rMEM[52][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[52][21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][21]~q\);

-- Location: FF_X25_Y8_N31
\data_i|rMEM[48][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][21]~q\);

-- Location: LCCOMB_X25_Y8_N30
\data_i|oRD[21]~561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~561_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[52][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[48][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[52][21]~q\,
	datac => \data_i|rMEM[48][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[21]~561_combout\);

-- Location: FF_X29_Y7_N9
\data_i|rMEM[60][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][21]~q\);

-- Location: FF_X25_Y8_N29
\data_i|rMEM[56][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][21]~q\);

-- Location: LCCOMB_X29_Y7_N8
\data_i|oRD[21]~562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~562_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~561_combout\ & (\data_i|rMEM[60][21]~q\)) # (!\data_i|oRD[21]~561_combout\ & ((\data_i|rMEM[56][21]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[21]~561_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[21]~561_combout\,
	datac => \data_i|rMEM[60][21]~q\,
	datad => \data_i|rMEM[56][21]~q\,
	combout => \data_i|oRD[21]~562_combout\);

-- Location: LCCOMB_X33_Y14_N20
\data_i|oRD[21]~563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~563_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[21]~560_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|oRD[21]~562_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[21]~560_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \data_i|oRD[21]~562_combout\,
	combout => \data_i|oRD[21]~563_combout\);

-- Location: LCCOMB_X33_Y14_N22
\data_i|oRD[21]~566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~566_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[21]~563_combout\ & ((\data_i|oRD[21]~565_combout\))) # (!\data_i|oRD[21]~563_combout\ & (\data_i|oRD[21]~558_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[21]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[21]~558_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[21]~565_combout\,
	datad => \data_i|oRD[21]~563_combout\,
	combout => \data_i|oRD[21]~566_combout\);

-- Location: FF_X28_Y15_N1
\data_i|rMEM[45][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][21]~q\);

-- Location: FF_X28_Y15_N31
\data_i|rMEM[47][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][21]~q\);

-- Location: FF_X28_Y18_N1
\data_i|rMEM[39][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][21]~q\);

-- Location: FF_X28_Y18_N27
\data_i|rMEM[37][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][21]~q\);

-- Location: LCCOMB_X28_Y18_N26
\data_i|oRD[21]~533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~533_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[39][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[37][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[21]~533_combout\);

-- Location: LCCOMB_X28_Y15_N30
\data_i|oRD[21]~534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~534_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~533_combout\ & ((\data_i|rMEM[47][21]~q\))) # (!\data_i|oRD[21]~533_combout\ & (\data_i|rMEM[45][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[47][21]~q\,
	datad => \data_i|oRD[21]~533_combout\,
	combout => \data_i|oRD[21]~534_combout\);

-- Location: FF_X26_Y14_N31
\data_i|rMEM[46][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][21]~q\);

-- Location: FF_X22_Y14_N21
\data_i|rMEM[44][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][21]~q\);

-- Location: FF_X22_Y14_N3
\data_i|rMEM[36][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][21]~q\);

-- Location: FF_X22_Y7_N19
\data_i|rMEM[38][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][21]~q\);

-- Location: LCCOMB_X22_Y14_N2
\data_i|oRD[21]~526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~526_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[38][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[36][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[36][21]~q\,
	datad => \data_i|rMEM[38][21]~q\,
	combout => \data_i|oRD[21]~526_combout\);

-- Location: LCCOMB_X22_Y14_N20
\data_i|oRD[21]~527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~527_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~526_combout\ & (\data_i|rMEM[46][21]~q\)) # (!\data_i|oRD[21]~526_combout\ & ((\data_i|rMEM[44][21]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][21]~q\,
	datad => \data_i|oRD[21]~526_combout\,
	combout => \data_i|oRD[21]~527_combout\);

-- Location: LCCOMB_X32_Y13_N2
\data_i|rMEM[40][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[40][21]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(21),
	combout => \data_i|rMEM[40][21]~feeder_combout\);

-- Location: FF_X32_Y13_N3
\data_i|rMEM[40][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[40][21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][21]~q\);

-- Location: FF_X33_Y14_N31
\data_i|rMEM[42][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][21]~q\);

-- Location: FF_X19_Y11_N29
\data_i|rMEM[34][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][21]~q\);

-- Location: FF_X19_Y11_N7
\data_i|rMEM[32][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][21]~q\);

-- Location: LCCOMB_X19_Y11_N6
\data_i|oRD[21]~530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~530_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[34][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[32][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[34][21]~q\,
	datac => \data_i|rMEM[32][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[21]~530_combout\);

-- Location: LCCOMB_X33_Y14_N30
\data_i|oRD[21]~531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~531_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~530_combout\ & ((\data_i|rMEM[42][21]~q\))) # (!\data_i|oRD[21]~530_combout\ & (\data_i|rMEM[40][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[42][21]~q\,
	datad => \data_i|oRD[21]~530_combout\,
	combout => \data_i|oRD[21]~531_combout\);

-- Location: FF_X33_Y19_N29
\data_i|rMEM[41][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][21]~q\);

-- Location: FF_X33_Y19_N7
\data_i|rMEM[43][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][21]~q\);

-- Location: FF_X29_Y19_N29
\data_i|rMEM[35][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][21]~q\);

-- Location: FF_X29_Y19_N7
\data_i|rMEM[33][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][21]~q\);

-- Location: LCCOMB_X29_Y19_N6
\data_i|oRD[21]~528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~528_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[35][21]~q\,
	datac => \data_i|rMEM[33][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[21]~528_combout\);

-- Location: LCCOMB_X33_Y19_N6
\data_i|oRD[21]~529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~529_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~528_combout\ & ((\data_i|rMEM[43][21]~q\))) # (!\data_i|oRD[21]~528_combout\ & (\data_i|rMEM[41][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[43][21]~q\,
	datad => \data_i|oRD[21]~528_combout\,
	combout => \data_i|oRD[21]~529_combout\);

-- Location: LCCOMB_X33_Y14_N28
\data_i|oRD[21]~532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~532_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[21]~529_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[21]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[21]~531_combout\,
	datad => \data_i|oRD[21]~529_combout\,
	combout => \data_i|oRD[21]~532_combout\);

-- Location: LCCOMB_X33_Y14_N18
\data_i|oRD[21]~535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~535_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[21]~532_combout\ & (\data_i|oRD[21]~534_combout\)) # (!\data_i|oRD[21]~532_combout\ & ((\data_i|oRD[21]~527_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[21]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[21]~534_combout\,
	datac => \data_i|oRD[21]~527_combout\,
	datad => \data_i|oRD[21]~532_combout\,
	combout => \data_i|oRD[21]~535_combout\);

-- Location: FF_X33_Y16_N1
\data_i|rMEM[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][21]~q\);

-- Location: FF_X33_Y16_N27
\data_i|rMEM[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][21]~q\);

-- Location: FF_X34_Y16_N27
\data_i|rMEM[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][21]~q\);

-- Location: FF_X34_Y16_N17
\data_i|rMEM[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][21]~q\);

-- Location: LCCOMB_X34_Y16_N26
\data_i|oRD[21]~553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~553_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][21]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][21]~q\,
	datad => \data_i|rMEM[7][21]~q\,
	combout => \data_i|oRD[21]~553_combout\);

-- Location: LCCOMB_X33_Y16_N26
\data_i|oRD[21]~554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~554_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~553_combout\ & ((\data_i|rMEM[15][21]~q\))) # (!\data_i|oRD[21]~553_combout\ & (\data_i|rMEM[11][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[11][21]~q\,
	datac => \data_i|rMEM[15][21]~q\,
	datad => \data_i|oRD[21]~553_combout\,
	combout => \data_i|oRD[21]~554_combout\);

-- Location: FF_X27_Y16_N17
\data_i|rMEM[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][21]~q\);

-- Location: FF_X27_Y16_N15
\data_i|rMEM[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][21]~q\);

-- Location: FF_X28_Y16_N17
\data_i|rMEM[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][21]~q\);

-- Location: FF_X28_Y16_N3
\data_i|rMEM[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][21]~q\);

-- Location: LCCOMB_X28_Y16_N2
\data_i|oRD[21]~548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~548_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[21]~548_combout\);

-- Location: LCCOMB_X27_Y16_N14
\data_i|oRD[21]~549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~549_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~548_combout\ & ((\data_i|rMEM[14][21]~q\))) # (!\data_i|oRD[21]~548_combout\ & (\data_i|rMEM[10][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[10][21]~q\,
	datac => \data_i|rMEM[14][21]~q\,
	datad => \data_i|oRD[21]~548_combout\,
	combout => \data_i|oRD[21]~549_combout\);

-- Location: LCCOMB_X31_Y7_N10
\data_i|rMEM[8][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[8][21]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(21),
	combout => \data_i|rMEM[8][21]~feeder_combout\);

-- Location: FF_X31_Y7_N11
\data_i|rMEM[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[8][21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][21]~q\);

-- Location: FF_X32_Y10_N27
\data_i|rMEM[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][21]~q\);

-- Location: FF_X35_Y10_N9
\data_i|rMEM[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][21]~q\);

-- Location: FF_X35_Y10_N15
\data_i|rMEM[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][21]~q\);

-- Location: LCCOMB_X35_Y10_N14
\data_i|oRD[21]~550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~550_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[4][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[4][21]~q\,
	datac => \data_i|rMEM[0][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[21]~550_combout\);

-- Location: LCCOMB_X32_Y10_N26
\data_i|oRD[21]~551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~551_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~550_combout\ & ((\data_i|rMEM[12][21]~q\))) # (!\data_i|oRD[21]~550_combout\ & (\data_i|rMEM[8][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[8][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[12][21]~q\,
	datad => \data_i|oRD[21]~550_combout\,
	combout => \data_i|oRD[21]~551_combout\);

-- Location: LCCOMB_X33_Y14_N8
\data_i|oRD[21]~552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~552_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[21]~549_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[21]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[21]~549_combout\,
	datad => \data_i|oRD[21]~551_combout\,
	combout => \data_i|oRD[21]~552_combout\);

-- Location: FF_X33_Y12_N19
\data_i|rMEM[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][21]~q\);

-- Location: FF_X35_Y18_N5
\data_i|rMEM[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][21]~q\);

-- Location: FF_X35_Y18_N11
\data_i|rMEM[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][21]~q\);

-- Location: LCCOMB_X35_Y18_N10
\data_i|oRD[21]~546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~546_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[5][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[1][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[5][21]~q\,
	datac => \data_i|rMEM[1][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[21]~546_combout\);

-- Location: FF_X34_Y14_N19
\data_i|rMEM[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][21]~q\);

-- Location: LCCOMB_X34_Y14_N18
\data_i|oRD[21]~547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~547_combout\ = (\data_i|oRD[21]~546_combout\ & (((\data_i|rMEM[13][21]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[21]~546_combout\ & (\data_i|rMEM[9][21]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[9][21]~q\,
	datab => \data_i|oRD[21]~546_combout\,
	datac => \data_i|rMEM[13][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[21]~547_combout\);

-- Location: LCCOMB_X33_Y14_N26
\data_i|oRD[21]~555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~555_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[21]~552_combout\ & (\data_i|oRD[21]~554_combout\)) # (!\data_i|oRD[21]~552_combout\ & ((\data_i|oRD[21]~547_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[21]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[21]~554_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[21]~552_combout\,
	datad => \data_i|oRD[21]~547_combout\,
	combout => \data_i|oRD[21]~555_combout\);

-- Location: FF_X30_Y7_N29
\data_i|rMEM[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][21]~q\);

-- Location: FF_X32_Y6_N7
\data_i|rMEM[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][21]~q\);

-- Location: LCCOMB_X29_Y6_N12
\data_i|rMEM[21][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[21][21]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(21),
	combout => \data_i|rMEM[21][21]~feeder_combout\);

-- Location: FF_X29_Y6_N13
\data_i|rMEM[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[21][21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][21]~q\);

-- Location: FF_X31_Y6_N29
\data_i|rMEM[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][21]~q\);

-- Location: LCCOMB_X31_Y6_N28
\data_i|oRD[21]~538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~538_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[21][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[20][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[20][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[21]~538_combout\);

-- Location: LCCOMB_X32_Y6_N6
\data_i|oRD[21]~539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~539_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~538_combout\ & ((\data_i|rMEM[29][21]~q\))) # (!\data_i|oRD[21]~538_combout\ & (\data_i|rMEM[28][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[28][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[29][21]~q\,
	datad => \data_i|oRD[21]~538_combout\,
	combout => \data_i|oRD[21]~539_combout\);

-- Location: LCCOMB_X37_Y11_N14
\data_i|rMEM[24][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[24][21]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(21),
	combout => \data_i|rMEM[24][21]~feeder_combout\);

-- Location: FF_X37_Y11_N15
\data_i|rMEM[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[24][21]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][21]~q\);

-- Location: FF_X33_Y12_N9
\data_i|rMEM[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][21]~q\);

-- Location: FF_X32_Y9_N27
\data_i|rMEM[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][21]~q\);

-- Location: FF_X32_Y9_N17
\data_i|rMEM[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][21]~q\);

-- Location: LCCOMB_X32_Y9_N16
\data_i|oRD[21]~540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~540_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[17][21]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[16][21]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[17][21]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[16][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[21]~540_combout\);

-- Location: LCCOMB_X33_Y12_N8
\data_i|oRD[21]~541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~541_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~540_combout\ & ((\data_i|rMEM[25][21]~q\))) # (!\data_i|oRD[21]~540_combout\ & (\data_i|rMEM[24][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[24][21]~q\,
	datac => \data_i|rMEM[25][21]~q\,
	datad => \data_i|oRD[21]~540_combout\,
	combout => \data_i|oRD[21]~541_combout\);

-- Location: LCCOMB_X33_Y14_N12
\data_i|oRD[21]~542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~542_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[21]~539_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[21]~541_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[21]~539_combout\,
	datad => \data_i|oRD[21]~541_combout\,
	combout => \data_i|oRD[21]~542_combout\);

-- Location: FF_X30_Y10_N29
\data_i|rMEM[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][21]~q\);

-- Location: FF_X30_Y10_N7
\data_i|rMEM[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][21]~q\);

-- Location: LCCOMB_X30_Y10_N6
\data_i|oRD[21]~543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~543_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[23][21]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[22][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[23][21]~q\,
	datac => \data_i|rMEM[22][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[21]~543_combout\);

-- Location: FF_X31_Y10_N11
\data_i|rMEM[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][21]~q\);

-- Location: FF_X31_Y14_N7
\data_i|rMEM[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][21]~q\);

-- Location: LCCOMB_X31_Y10_N10
\data_i|oRD[21]~544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~544_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~543_combout\ & (\data_i|rMEM[31][21]~q\)) # (!\data_i|oRD[21]~543_combout\ & ((\data_i|rMEM[30][21]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[21]~543_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[21]~543_combout\,
	datac => \data_i|rMEM[31][21]~q\,
	datad => \data_i|rMEM[30][21]~q\,
	combout => \data_i|oRD[21]~544_combout\);

-- Location: FF_X27_Y17_N21
\data_i|rMEM[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][21]~q\);

-- Location: FF_X27_Y17_N31
\data_i|rMEM[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][21]~q\);

-- Location: FF_X27_Y19_N5
\data_i|rMEM[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][21]~q\);

-- Location: FF_X27_Y19_N7
\data_i|rMEM[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][21]~q\);

-- Location: LCCOMB_X27_Y19_N6
\data_i|oRD[21]~536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~536_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][21]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][21]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[19][21]~q\,
	datac => \data_i|rMEM[18][21]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[21]~536_combout\);

-- Location: LCCOMB_X27_Y17_N30
\data_i|oRD[21]~537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~537_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[21]~536_combout\ & ((\data_i|rMEM[27][21]~q\))) # (!\data_i|oRD[21]~536_combout\ & (\data_i|rMEM[26][21]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[21]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[26][21]~q\,
	datac => \data_i|rMEM[27][21]~q\,
	datad => \data_i|oRD[21]~536_combout\,
	combout => \data_i|oRD[21]~537_combout\);

-- Location: LCCOMB_X33_Y14_N10
\data_i|oRD[21]~545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~545_combout\ = (\data_i|oRD[21]~542_combout\ & (((\data_i|oRD[21]~544_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3)))) # (!\data_i|oRD[21]~542_combout\ & (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[21]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[21]~542_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[21]~544_combout\,
	datad => \data_i|oRD[21]~537_combout\,
	combout => \data_i|oRD[21]~545_combout\);

-- Location: LCCOMB_X33_Y14_N16
\data_i|oRD[21]~556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~556_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|oRD[21]~545_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[21]~555_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[21]~555_combout\,
	datad => \data_i|oRD[21]~545_combout\,
	combout => \data_i|oRD[21]~556_combout\);

-- Location: LCCOMB_X33_Y14_N24
\data_i|oRD[21]~567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~567_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[21]~556_combout\ & (\data_i|oRD[21]~566_combout\)) # (!\data_i|oRD[21]~556_combout\ & ((\data_i|oRD[21]~535_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[21]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[21]~566_combout\,
	datab => \data_i|oRD[21]~535_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|oRD[21]~556_combout\,
	combout => \data_i|oRD[21]~567_combout\);

-- Location: LCCOMB_X32_Y14_N6
\data_i|oRD[21]~1419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[21]~1419_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[21]~567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[21]~567_combout\,
	combout => \data_i|oRD[21]~1419_combout\);

-- Location: FF_X32_Y14_N7
\reg_pipeline|r_d_wb|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[21]~1419_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(21));

-- Location: FF_X42_Y12_N31
\regf_i|r7_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(21));

-- Location: FF_X43_Y12_N7
\regf_i|r4_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(21));

-- Location: FF_X43_Y12_N13
\regf_i|r6_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(21));

-- Location: LCCOMB_X43_Y12_N12
\regf_i|Mux41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux41~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(21)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(21) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r4_i|sREG\(21),
	datac => \regf_i|r6_i|sREG\(21),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux41~0_combout\);

-- Location: LCCOMB_X42_Y12_N20
\regf_i|Mux41~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux41~1_combout\ = (\regf_i|Mux41~0_combout\ & ((\regf_i|r7_i|sREG\(21)) # ((!\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\regf_i|Mux41~0_combout\ & (((\regf_i|r5_i|sREG\(21) & \reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(21),
	datab => \regf_i|Mux41~0_combout\,
	datac => \regf_i|r5_i|sREG\(21),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux41~1_combout\);

-- Location: LCCOMB_X42_Y14_N30
\regf_i|Mux41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux41~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17)) # ((\regf_i|r1_i|sREG\(21))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r0_i|sREG\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r0_i|sREG\(21),
	datad => \regf_i|r1_i|sREG\(21),
	combout => \regf_i|Mux41~2_combout\);

-- Location: LCCOMB_X43_Y14_N16
\regf_i|Mux41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux41~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux41~2_combout\ & (\regf_i|r3_i|sREG\(21))) # (!\regf_i|Mux41~2_combout\ & ((\regf_i|r2_i|sREG\(21)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(21),
	datac => \regf_i|r2_i|sREG\(21),
	datad => \regf_i|Mux41~2_combout\,
	combout => \regf_i|Mux41~3_combout\);

-- Location: LCCOMB_X43_Y9_N14
\regf_i|Mux41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux41~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux41~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux41~1_combout\,
	datac => \reg_pipeline|r_ir_rf|sREG\(18),
	datad => \regf_i|Mux41~3_combout\,
	combout => \regf_i|Mux41~4_combout\);

-- Location: FF_X43_Y9_N15
\reg_pipeline|r_a_alu|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux41~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(21));

-- Location: FF_X42_Y12_N25
\regf_i|r5_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(20));

-- Location: FF_X42_Y12_N19
\regf_i|r7_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(20));

-- Location: FF_X43_Y12_N29
\regf_i|r6_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(20));

-- Location: FF_X43_Y12_N23
\regf_i|r4_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(20));

-- Location: LCCOMB_X43_Y12_N22
\regf_i|Mux74~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux74~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(20)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(20) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r6_i|sREG\(20),
	datac => \regf_i|r4_i|sREG\(20),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux74~0_combout\);

-- Location: LCCOMB_X42_Y12_N18
\regf_i|Mux74~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux74~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux74~0_combout\ & ((\regf_i|r7_i|sREG\(20)))) # (!\regf_i|Mux74~0_combout\ & (\regf_i|r5_i|sREG\(20))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux74~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(20),
	datac => \regf_i|r7_i|sREG\(20),
	datad => \regf_i|Mux74~0_combout\,
	combout => \regf_i|Mux74~1_combout\);

-- Location: FF_X43_Y14_N27
\regf_i|r2_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(20));

-- Location: FF_X42_Y14_N13
\regf_i|r1_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(20));

-- Location: LCCOMB_X42_Y14_N12
\regf_i|Mux74~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux74~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(20)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(20) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(20),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(20),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux74~2_combout\);

-- Location: FF_X43_Y14_N1
\regf_i|r3_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(20));

-- Location: LCCOMB_X43_Y14_N0
\regf_i|Mux74~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux74~3_combout\ = (\regf_i|Mux74~2_combout\ & (((\regf_i|r3_i|sREG\(20)) # (!\sRA2[1]~0_combout\)))) # (!\regf_i|Mux74~2_combout\ & (\regf_i|r2_i|sREG\(20) & ((\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(20),
	datab => \regf_i|Mux74~2_combout\,
	datac => \regf_i|r3_i|sREG\(20),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux74~3_combout\);

-- Location: LCCOMB_X43_Y11_N26
\s_i_b_alu[20]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[20]~11_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux74~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux74~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \regf_i|Mux74~1_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux74~3_combout\,
	combout => \s_i_b_alu[20]~11_combout\);

-- Location: FF_X43_Y11_N27
\reg_pipeline|r_b_alu|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[20]~11_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(20));

-- Location: LCCOMB_X41_Y9_N6
\alu_i|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~38_combout\ = (\reg_pipeline|r_b_alu|sREG\(19) & ((\reg_pipeline|r_a_alu|sREG\(19) & (!\alu_i|Add1~37\)) # (!\reg_pipeline|r_a_alu|sREG\(19) & ((\alu_i|Add1~37\) # (GND))))) # (!\reg_pipeline|r_b_alu|sREG\(19) & 
-- ((\reg_pipeline|r_a_alu|sREG\(19) & (\alu_i|Add1~37\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(19) & (!\alu_i|Add1~37\))))
-- \alu_i|Add1~39\ = CARRY((\reg_pipeline|r_b_alu|sREG\(19) & ((!\alu_i|Add1~37\) # (!\reg_pipeline|r_a_alu|sREG\(19)))) # (!\reg_pipeline|r_b_alu|sREG\(19) & (!\reg_pipeline|r_a_alu|sREG\(19) & !\alu_i|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(19),
	datab => \reg_pipeline|r_a_alu|sREG\(19),
	datad => VCC,
	cin => \alu_i|Add1~37\,
	combout => \alu_i|Add1~38_combout\,
	cout => \alu_i|Add1~39\);

-- Location: LCCOMB_X41_Y9_N8
\alu_i|Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~40_combout\ = ((\reg_pipeline|r_a_alu|sREG\(20) $ (\reg_pipeline|r_b_alu|sREG\(20) $ (\alu_i|Add1~39\)))) # (GND)
-- \alu_i|Add1~41\ = CARRY((\reg_pipeline|r_a_alu|sREG\(20) & ((!\alu_i|Add1~39\) # (!\reg_pipeline|r_b_alu|sREG\(20)))) # (!\reg_pipeline|r_a_alu|sREG\(20) & (!\reg_pipeline|r_b_alu|sREG\(20) & !\alu_i|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(20),
	datab => \reg_pipeline|r_b_alu|sREG\(20),
	datad => VCC,
	cin => \alu_i|Add1~39\,
	combout => \alu_i|Add1~40_combout\,
	cout => \alu_i|Add1~41\);

-- Location: LCCOMB_X39_Y4_N22
\alu_i|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(20)) # ((\reg_pipeline|r_a_alu|sREG\(20)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(20),
	datac => \reg_pipeline|r_a_alu|sREG\(20),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux11~9_combout\);

-- Location: LCCOMB_X39_Y4_N24
\alu_i|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\alu_i|Mux11~9_combout\ & \reg_pipeline|r_y_mem|sREG[2]~39_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(20)) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(20),
	datab => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datac => \alu_i|Mux11~9_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux11~10_combout\);

-- Location: LCCOMB_X39_Y4_N2
\alu_i|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~11_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(20) & (\reg_pipeline|r_b_alu|sREG\(20))) # (!\reg_pipeline|r_a_alu|sREG\(20) & (!\reg_pipeline|r_b_alu|sREG\(20) & !\alu_i|Mux11~10_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(20),
	datab => \reg_pipeline|r_b_alu|sREG\(20),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux11~10_combout\,
	combout => \alu_i|Mux11~11_combout\);

-- Location: LCCOMB_X38_Y4_N4
\alu_i|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~12_combout\ = (\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux11~11_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux24~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datad => \alu_i|Mux11~11_combout\,
	combout => \alu_i|Mux11~12_combout\);

-- Location: LCCOMB_X37_Y4_N30
\reg_pipeline|r_y_mem|sREG[23]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[23]~84_combout\ = (\cu_alu|Mux22~7_combout\ & ((\cu_alu|Mux25~8_combout\) # (\cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux25~8_combout\,
	datac => \cu_alu|Mux22~7_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[23]~84_combout\);

-- Location: LCCOMB_X42_Y9_N2
\alu_i|Add0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~34_combout\ = (\reg_pipeline|r_a_alu|sREG\(17) & ((\reg_pipeline|r_b_alu|sREG\(17) & (\alu_i|Add0~33\ & VCC)) # (!\reg_pipeline|r_b_alu|sREG\(17) & (!\alu_i|Add0~33\)))) # (!\reg_pipeline|r_a_alu|sREG\(17) & ((\reg_pipeline|r_b_alu|sREG\(17) & 
-- (!\alu_i|Add0~33\)) # (!\reg_pipeline|r_b_alu|sREG\(17) & ((\alu_i|Add0~33\) # (GND)))))
-- \alu_i|Add0~35\ = CARRY((\reg_pipeline|r_a_alu|sREG\(17) & (!\reg_pipeline|r_b_alu|sREG\(17) & !\alu_i|Add0~33\)) # (!\reg_pipeline|r_a_alu|sREG\(17) & ((!\alu_i|Add0~33\) # (!\reg_pipeline|r_b_alu|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(17),
	datab => \reg_pipeline|r_b_alu|sREG\(17),
	datad => VCC,
	cin => \alu_i|Add0~33\,
	combout => \alu_i|Add0~34_combout\,
	cout => \alu_i|Add0~35\);

-- Location: LCCOMB_X42_Y9_N4
\alu_i|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~36_combout\ = ((\reg_pipeline|r_a_alu|sREG\(18) $ (\reg_pipeline|r_b_alu|sREG\(18) $ (!\alu_i|Add0~35\)))) # (GND)
-- \alu_i|Add0~37\ = CARRY((\reg_pipeline|r_a_alu|sREG\(18) & ((\reg_pipeline|r_b_alu|sREG\(18)) # (!\alu_i|Add0~35\))) # (!\reg_pipeline|r_a_alu|sREG\(18) & (\reg_pipeline|r_b_alu|sREG\(18) & !\alu_i|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(18),
	datab => \reg_pipeline|r_b_alu|sREG\(18),
	datad => VCC,
	cin => \alu_i|Add0~35\,
	combout => \alu_i|Add0~36_combout\,
	cout => \alu_i|Add0~37\);

-- Location: LCCOMB_X42_Y9_N6
\alu_i|Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~38_combout\ = (\reg_pipeline|r_a_alu|sREG\(19) & ((\reg_pipeline|r_b_alu|sREG\(19) & (\alu_i|Add0~37\ & VCC)) # (!\reg_pipeline|r_b_alu|sREG\(19) & (!\alu_i|Add0~37\)))) # (!\reg_pipeline|r_a_alu|sREG\(19) & ((\reg_pipeline|r_b_alu|sREG\(19) & 
-- (!\alu_i|Add0~37\)) # (!\reg_pipeline|r_b_alu|sREG\(19) & ((\alu_i|Add0~37\) # (GND)))))
-- \alu_i|Add0~39\ = CARRY((\reg_pipeline|r_a_alu|sREG\(19) & (!\reg_pipeline|r_b_alu|sREG\(19) & !\alu_i|Add0~37\)) # (!\reg_pipeline|r_a_alu|sREG\(19) & ((!\alu_i|Add0~37\) # (!\reg_pipeline|r_b_alu|sREG\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datab => \reg_pipeline|r_b_alu|sREG\(19),
	datad => VCC,
	cin => \alu_i|Add0~37\,
	combout => \alu_i|Add0~38_combout\,
	cout => \alu_i|Add0~39\);

-- Location: LCCOMB_X42_Y9_N8
\alu_i|Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~40_combout\ = ((\reg_pipeline|r_b_alu|sREG\(20) $ (\reg_pipeline|r_a_alu|sREG\(20) $ (!\alu_i|Add0~39\)))) # (GND)
-- \alu_i|Add0~41\ = CARRY((\reg_pipeline|r_b_alu|sREG\(20) & ((\reg_pipeline|r_a_alu|sREG\(20)) # (!\alu_i|Add0~39\))) # (!\reg_pipeline|r_b_alu|sREG\(20) & (\reg_pipeline|r_a_alu|sREG\(20) & !\alu_i|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(20),
	datab => \reg_pipeline|r_a_alu|sREG\(20),
	datad => VCC,
	cin => \alu_i|Add0~39\,
	combout => \alu_i|Add0~40_combout\,
	cout => \alu_i|Add0~41\);

-- Location: LCCOMB_X41_Y4_N28
\alu_i|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((!\cu_alu|Mux23~9_combout\ & !\alu_i|Add0~40_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Add0~40_combout\,
	combout => \alu_i|Mux11~3_combout\);

-- Location: LCCOMB_X37_Y4_N20
\reg_pipeline|r_y_mem|sREG[23]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[23]~83_combout\ = ((\cu_alu|Mux25~8_combout\ & \reg_pipeline|r_y_mem|sREG[2]~36_combout\)) # (!\cu_alu|Mux22~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux25~8_combout\,
	datac => \cu_alu|Mux22~7_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[23]~83_combout\);

-- Location: LCCOMB_X38_Y4_N6
\alu_i|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~14_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & ((\reg_pipeline|r_a_alu|sREG\(20) $ (\reg_pipeline|r_b_alu|sREG\(20))) # (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & 
-- (((\reg_pipeline|r_y_mem|sREG[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(20),
	datab => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(20),
	datad => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	combout => \alu_i|Mux11~14_combout\);

-- Location: LCCOMB_X38_Y4_N16
\alu_i|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~4_combout\ = (\alu_i|Mux11~14_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~84_combout\) # (!\alu_i|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \alu_i|Mux11~3_combout\,
	datad => \alu_i|Mux11~14_combout\,
	combout => \alu_i|Mux11~4_combout\);

-- Location: LCCOMB_X44_Y6_N14
\alu_i|sSHR_s2[20]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[20]~14_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(22)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(20),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(22),
	combout => \alu_i|sSHR_s2[20]~14_combout\);

-- Location: LCCOMB_X44_Y6_N20
\alu_i|sSHR_s2[21]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[21]~13_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(23))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(23),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(21),
	combout => \alu_i|sSHR_s2[21]~13_combout\);

-- Location: LCCOMB_X44_Y6_N28
\alu_i|sSHR_s2[20]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[20]~15_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[21]~13_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[20]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[20]~14_combout\,
	datad => \alu_i|sSHR_s2[21]~13_combout\,
	combout => \alu_i|sSHR_s2[20]~15_combout\);

-- Location: LCCOMB_X36_Y6_N4
\alu_i|sSHR_s3[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[20]~12_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[24]~12_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[20]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[24]~12_combout\,
	datad => \alu_i|sSHR_s2[20]~15_combout\,
	combout => \alu_i|sSHR_s3[20]~12_combout\);

-- Location: FF_X42_Y15_N9
\regf_i|r5_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(30));

-- Location: FF_X39_Y15_N11
\regf_i|r7_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(30));

-- Location: FF_X38_Y15_N25
\regf_i|r6_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(30));

-- Location: FF_X38_Y15_N31
\regf_i|r4_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(30));

-- Location: LCCOMB_X38_Y15_N30
\regf_i|Mux64~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux64~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(30))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(30),
	datac => \regf_i|r4_i|sREG\(30),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux64~0_combout\);

-- Location: LCCOMB_X39_Y15_N10
\regf_i|Mux64~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux64~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux64~0_combout\ & ((\regf_i|r7_i|sREG\(30)))) # (!\regf_i|Mux64~0_combout\ & (\regf_i|r5_i|sREG\(30))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux64~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(30),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(30),
	datad => \regf_i|Mux64~0_combout\,
	combout => \regf_i|Mux64~1_combout\);

-- Location: FF_X39_Y15_N25
\regf_i|r2_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(30));

-- Location: FF_X41_Y15_N11
\regf_i|r0_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(30));

-- Location: FF_X41_Y15_N29
\regf_i|r1_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(30));

-- Location: LCCOMB_X41_Y15_N28
\regf_i|Mux64~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux64~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(30)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(30),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r1_i|sREG\(30),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux64~2_combout\);

-- Location: LCCOMB_X39_Y15_N30
\regf_i|Mux64~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux64~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux64~2_combout\ & (\regf_i|r3_i|sREG\(30))) # (!\regf_i|Mux64~2_combout\ & ((\regf_i|r2_i|sREG\(30)))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux64~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(30),
	datab => \regf_i|r2_i|sREG\(30),
	datac => \sRA2[1]~0_combout\,
	datad => \regf_i|Mux64~2_combout\,
	combout => \regf_i|Mux64~3_combout\);

-- Location: LCCOMB_X39_Y14_N28
\regf_i|Mux64~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux64~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux64~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux64~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \regf_i|Mux64~1_combout\,
	datac => \regf_i|Mux64~3_combout\,
	combout => \regf_i|Mux64~4_combout\);

-- Location: FF_X39_Y14_N29
\reg_pipeline|r_d_alu|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux64~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(30));

-- Location: LCCOMB_X37_Y14_N26
\reg_pipeline|r_d_mem|sREG[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[30]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(30),
	combout => \reg_pipeline|r_d_mem|sREG[30]~feeder_combout\);

-- Location: FF_X37_Y14_N27
\reg_pipeline|r_d_mem|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(30));

-- Location: FF_X28_Y14_N29
\data_i|rMEM[59][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][30]~q\);

-- Location: FF_X28_Y14_N3
\data_i|rMEM[63][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][30]~q\);

-- Location: FF_X21_Y14_N9
\data_i|rMEM[55][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][30]~q\);

-- Location: FF_X24_Y14_N17
\data_i|rMEM[51][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][30]~q\);

-- Location: LCCOMB_X24_Y14_N16
\data_i|oRD[30]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~186_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[55][30]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[51][30]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[51][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[30]~186_combout\);

-- Location: LCCOMB_X28_Y14_N2
\data_i|oRD[30]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~187_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~186_combout\ & ((\data_i|rMEM[63][30]~q\))) # (!\data_i|oRD[30]~186_combout\ & (\data_i|rMEM[59][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[59][30]~q\,
	datac => \data_i|rMEM[63][30]~q\,
	datad => \data_i|oRD[30]~186_combout\,
	combout => \data_i|oRD[30]~187_combout\);

-- Location: FF_X31_Y16_N9
\data_i|rMEM[53][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][30]~q\);

-- Location: FF_X31_Y16_N19
\data_i|rMEM[49][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][30]~q\);

-- Location: LCCOMB_X31_Y16_N18
\data_i|oRD[30]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~179_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[53][30]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[49][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[53][30]~q\,
	datac => \data_i|rMEM[49][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[30]~179_combout\);

-- Location: FF_X29_Y17_N15
\data_i|rMEM[57][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][30]~q\);

-- Location: FF_X29_Y17_N21
\data_i|rMEM[61][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][30]~q\);

-- Location: LCCOMB_X29_Y17_N20
\data_i|oRD[30]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~180_combout\ = (\data_i|oRD[30]~179_combout\ & (((\data_i|rMEM[61][30]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[30]~179_combout\ & (\data_i|rMEM[57][30]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~179_combout\,
	datab => \data_i|rMEM[57][30]~q\,
	datac => \data_i|rMEM[61][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[30]~180_combout\);

-- Location: LCCOMB_X28_Y17_N14
\data_i|rMEM[56][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[56][30]~feeder_combout\);

-- Location: FF_X28_Y17_N15
\data_i|rMEM[56][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][30]~q\);

-- Location: FF_X26_Y15_N17
\data_i|rMEM[60][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][30]~q\);

-- Location: FF_X26_Y12_N23
\data_i|rMEM[48][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][30]~q\);

-- Location: FF_X26_Y12_N21
\data_i|rMEM[52][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][30]~q\);

-- Location: LCCOMB_X26_Y12_N22
\data_i|oRD[30]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~183_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[52][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[48][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[48][30]~q\,
	datad => \data_i|rMEM[52][30]~q\,
	combout => \data_i|oRD[30]~183_combout\);

-- Location: LCCOMB_X26_Y15_N16
\data_i|oRD[30]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~184_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~183_combout\ & ((\data_i|rMEM[60][30]~q\))) # (!\data_i|oRD[30]~183_combout\ & (\data_i|rMEM[56][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[60][30]~q\,
	datad => \data_i|oRD[30]~183_combout\,
	combout => \data_i|oRD[30]~184_combout\);

-- Location: FF_X29_Y14_N17
\data_i|rMEM[50][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][30]~q\);

-- Location: LCCOMB_X24_Y8_N24
\data_i|rMEM[54][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[54][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[54][30]~feeder_combout\);

-- Location: FF_X24_Y8_N25
\data_i|rMEM[54][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[54][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][30]~q\);

-- Location: LCCOMB_X29_Y14_N16
\data_i|oRD[30]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~181_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[54][30]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[50][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[50][30]~q\,
	datad => \data_i|rMEM[54][30]~q\,
	combout => \data_i|oRD[30]~181_combout\);

-- Location: FF_X30_Y15_N29
\data_i|rMEM[62][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][30]~q\);

-- Location: FF_X30_Y15_N11
\data_i|rMEM[58][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][30]~q\);

-- Location: LCCOMB_X30_Y15_N28
\data_i|oRD[30]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~182_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~181_combout\ & (\data_i|rMEM[62][30]~q\)) # (!\data_i|oRD[30]~181_combout\ & ((\data_i|rMEM[58][30]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[30]~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[30]~181_combout\,
	datac => \data_i|rMEM[62][30]~q\,
	datad => \data_i|rMEM[58][30]~q\,
	combout => \data_i|oRD[30]~182_combout\);

-- Location: LCCOMB_X30_Y15_N6
\data_i|oRD[30]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~185_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[30]~182_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[30]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~184_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \data_i|oRD[30]~182_combout\,
	combout => \data_i|oRD[30]~185_combout\);

-- Location: LCCOMB_X30_Y15_N4
\data_i|oRD[30]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~188_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[30]~185_combout\ & (\data_i|oRD[30]~187_combout\)) # (!\data_i|oRD[30]~185_combout\ & ((\data_i|oRD[30]~180_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[30]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~187_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[30]~180_combout\,
	datad => \data_i|oRD[30]~185_combout\,
	combout => \data_i|oRD[30]~188_combout\);

-- Location: FF_X34_Y15_N19
\data_i|rMEM[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][30]~q\);

-- Location: FF_X34_Y15_N9
\data_i|rMEM[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][30]~q\);

-- Location: FF_X35_Y18_N9
\data_i|rMEM[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][30]~q\);

-- Location: FF_X35_Y18_N3
\data_i|rMEM[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][30]~q\);

-- Location: LCCOMB_X35_Y18_N2
\data_i|oRD[30]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~168_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[5][30]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[1][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[5][30]~q\,
	datac => \data_i|rMEM[1][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[30]~168_combout\);

-- Location: LCCOMB_X34_Y15_N8
\data_i|oRD[30]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~169_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~168_combout\ & ((\data_i|rMEM[13][30]~q\))) # (!\data_i|oRD[30]~168_combout\ & (\data_i|rMEM[9][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[9][30]~q\,
	datac => \data_i|rMEM[13][30]~q\,
	datad => \data_i|oRD[30]~168_combout\,
	combout => \data_i|oRD[30]~169_combout\);

-- Location: FF_X34_Y16_N31
\data_i|rMEM[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][30]~q\);

-- Location: FF_X34_Y16_N9
\data_i|rMEM[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][30]~q\);

-- Location: LCCOMB_X34_Y16_N30
\data_i|oRD[30]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~175_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][30]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][30]~q\,
	datad => \data_i|rMEM[7][30]~q\,
	combout => \data_i|oRD[30]~175_combout\);

-- Location: FF_X33_Y16_N31
\data_i|rMEM[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][30]~q\);

-- Location: FF_X33_Y16_N13
\data_i|rMEM[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][30]~q\);

-- Location: LCCOMB_X33_Y16_N30
\data_i|oRD[30]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~176_combout\ = (\data_i|oRD[30]~175_combout\ & (((\data_i|rMEM[15][30]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[30]~175_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[11][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~175_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[15][30]~q\,
	datad => \data_i|rMEM[11][30]~q\,
	combout => \data_i|oRD[30]~176_combout\);

-- Location: FF_X36_Y12_N9
\data_i|rMEM[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][30]~q\);

-- Location: FF_X36_Y12_N23
\data_i|rMEM[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][30]~q\);

-- Location: FF_X37_Y12_N29
\data_i|rMEM[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][30]~q\);

-- Location: FF_X37_Y12_N3
\data_i|rMEM[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][30]~q\);

-- Location: LCCOMB_X37_Y12_N2
\data_i|oRD[30]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~172_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[4][30]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[0][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[4][30]~q\,
	datac => \data_i|rMEM[0][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[30]~172_combout\);

-- Location: LCCOMB_X36_Y12_N22
\data_i|oRD[30]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~173_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~172_combout\ & ((\data_i|rMEM[12][30]~q\))) # (!\data_i|oRD[30]~172_combout\ & (\data_i|rMEM[8][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[8][30]~q\,
	datac => \data_i|rMEM[12][30]~q\,
	datad => \data_i|oRD[30]~172_combout\,
	combout => \data_i|oRD[30]~173_combout\);

-- Location: FF_X27_Y16_N19
\data_i|rMEM[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][30]~q\);

-- Location: FF_X27_Y16_N21
\data_i|rMEM[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][30]~q\);

-- Location: FF_X28_Y16_N1
\data_i|rMEM[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][30]~q\);

-- Location: FF_X28_Y16_N7
\data_i|rMEM[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][30]~q\);

-- Location: LCCOMB_X28_Y16_N6
\data_i|oRD[30]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~170_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][30]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[30]~170_combout\);

-- Location: LCCOMB_X27_Y16_N20
\data_i|oRD[30]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~171_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~170_combout\ & ((\data_i|rMEM[14][30]~q\))) # (!\data_i|oRD[30]~170_combout\ & (\data_i|rMEM[10][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[10][30]~q\,
	datac => \data_i|rMEM[14][30]~q\,
	datad => \data_i|oRD[30]~170_combout\,
	combout => \data_i|oRD[30]~171_combout\);

-- Location: LCCOMB_X31_Y15_N18
\data_i|oRD[30]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~174_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[30]~171_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[30]~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[30]~173_combout\,
	datad => \data_i|oRD[30]~171_combout\,
	combout => \data_i|oRD[30]~174_combout\);

-- Location: LCCOMB_X31_Y15_N20
\data_i|oRD[30]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~177_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[30]~174_combout\ & ((\data_i|oRD[30]~176_combout\))) # (!\data_i|oRD[30]~174_combout\ & (\data_i|oRD[30]~169_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[30]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~169_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[30]~176_combout\,
	datad => \data_i|oRD[30]~174_combout\,
	combout => \data_i|oRD[30]~177_combout\);

-- Location: LCCOMB_X35_Y13_N4
\data_i|rMEM[24][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[24][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[24][30]~feeder_combout\);

-- Location: FF_X35_Y13_N5
\data_i|rMEM[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[24][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][30]~q\);

-- Location: FF_X33_Y13_N23
\data_i|rMEM[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][30]~q\);

-- Location: FF_X33_Y5_N17
\data_i|rMEM[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][30]~q\);

-- Location: FF_X33_Y5_N11
\data_i|rMEM[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][30]~q\);

-- Location: LCCOMB_X33_Y5_N10
\data_i|oRD[30]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~162_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[17][30]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[16][30]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[17][30]~q\,
	datac => \data_i|rMEM[16][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[30]~162_combout\);

-- Location: LCCOMB_X33_Y13_N22
\data_i|oRD[30]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~163_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~162_combout\ & ((\data_i|rMEM[25][30]~q\))) # (!\data_i|oRD[30]~162_combout\ & (\data_i|rMEM[24][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[24][30]~q\,
	datac => \data_i|rMEM[25][30]~q\,
	datad => \data_i|oRD[30]~162_combout\,
	combout => \data_i|oRD[30]~163_combout\);

-- Location: LCCOMB_X34_Y13_N12
\data_i|rMEM[28][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[28][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[28][30]~feeder_combout\);

-- Location: FF_X34_Y13_N13
\data_i|rMEM[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[28][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][30]~q\);

-- Location: FF_X33_Y13_N17
\data_i|rMEM[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][30]~q\);

-- Location: LCCOMB_X31_Y4_N18
\data_i|rMEM[21][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[21][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[21][30]~feeder_combout\);

-- Location: FF_X31_Y4_N19
\data_i|rMEM[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[21][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][30]~q\);

-- Location: FF_X31_Y6_N17
\data_i|rMEM[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][30]~q\);

-- Location: LCCOMB_X31_Y6_N16
\data_i|oRD[30]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~160_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[21][30]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[20][30]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[20][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[30]~160_combout\);

-- Location: LCCOMB_X33_Y13_N16
\data_i|oRD[30]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~161_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~160_combout\ & ((\data_i|rMEM[29][30]~q\))) # (!\data_i|oRD[30]~160_combout\ & (\data_i|rMEM[28][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[28][30]~q\,
	datac => \data_i|rMEM[29][30]~q\,
	datad => \data_i|oRD[30]~160_combout\,
	combout => \data_i|oRD[30]~161_combout\);

-- Location: LCCOMB_X30_Y15_N12
\data_i|oRD[30]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~164_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(3)) # (\data_i|oRD[30]~161_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[30]~163_combout\ & (!\reg_pipeline|r_y_mem|sREG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~163_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \data_i|oRD[30]~161_combout\,
	combout => \data_i|oRD[30]~164_combout\);

-- Location: LCCOMB_X31_Y14_N10
\data_i|rMEM[30][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[30][30]~feeder_combout\);

-- Location: FF_X31_Y14_N11
\data_i|rMEM[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][30]~q\);

-- Location: FF_X31_Y10_N5
\data_i|rMEM[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][30]~q\);

-- Location: FF_X24_Y6_N9
\data_i|rMEM[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][30]~q\);

-- Location: FF_X31_Y6_N7
\data_i|rMEM[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][30]~q\);

-- Location: LCCOMB_X31_Y6_N6
\data_i|oRD[30]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~165_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[23][30]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[22][30]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[23][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[22][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[30]~165_combout\);

-- Location: LCCOMB_X31_Y10_N4
\data_i|oRD[30]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~166_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~165_combout\ & ((\data_i|rMEM[31][30]~q\))) # (!\data_i|oRD[30]~165_combout\ & (\data_i|rMEM[30][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[30][30]~q\,
	datac => \data_i|rMEM[31][30]~q\,
	datad => \data_i|oRD[30]~165_combout\,
	combout => \data_i|oRD[30]~166_combout\);

-- Location: FF_X27_Y17_N29
\data_i|rMEM[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][30]~q\);

-- Location: FF_X27_Y17_N3
\data_i|rMEM[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][30]~q\);

-- Location: FF_X27_Y19_N29
\data_i|rMEM[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][30]~q\);

-- Location: FF_X27_Y19_N3
\data_i|rMEM[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][30]~q\);

-- Location: LCCOMB_X27_Y19_N2
\data_i|oRD[30]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~158_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][30]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][30]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[19][30]~q\,
	datac => \data_i|rMEM[18][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[30]~158_combout\);

-- Location: LCCOMB_X27_Y17_N2
\data_i|oRD[30]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~159_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~158_combout\ & ((\data_i|rMEM[27][30]~q\))) # (!\data_i|oRD[30]~158_combout\ & (\data_i|rMEM[26][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[26][30]~q\,
	datac => \data_i|rMEM[27][30]~q\,
	datad => \data_i|oRD[30]~158_combout\,
	combout => \data_i|oRD[30]~159_combout\);

-- Location: LCCOMB_X30_Y15_N18
\data_i|oRD[30]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~167_combout\ = (\data_i|oRD[30]~164_combout\ & ((\data_i|oRD[30]~166_combout\) # ((!\reg_pipeline|r_y_mem|sREG\(3))))) # (!\data_i|oRD[30]~164_combout\ & (((\reg_pipeline|r_y_mem|sREG\(3) & \data_i|oRD[30]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~164_combout\,
	datab => \data_i|oRD[30]~166_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(3),
	datad => \data_i|oRD[30]~159_combout\,
	combout => \data_i|oRD[30]~167_combout\);

-- Location: LCCOMB_X30_Y15_N8
\data_i|oRD[30]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~178_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|oRD[30]~167_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[30]~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[30]~177_combout\,
	datad => \data_i|oRD[30]~167_combout\,
	combout => \data_i|oRD[30]~178_combout\);

-- Location: FF_X26_Y14_N1
\data_i|rMEM[46][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][30]~q\);

-- Location: FF_X22_Y14_N7
\data_i|rMEM[44][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][30]~q\);

-- Location: FF_X22_Y10_N13
\data_i|rMEM[36][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][30]~q\);

-- Location: LCCOMB_X22_Y7_N2
\data_i|rMEM[38][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[38][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[38][30]~feeder_combout\);

-- Location: FF_X22_Y7_N3
\data_i|rMEM[38][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[38][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][30]~q\);

-- Location: LCCOMB_X22_Y10_N12
\data_i|oRD[30]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~148_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][30]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[36][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[36][30]~q\,
	datad => \data_i|rMEM[38][30]~q\,
	combout => \data_i|oRD[30]~148_combout\);

-- Location: LCCOMB_X22_Y14_N6
\data_i|oRD[30]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~149_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~148_combout\ & (\data_i|rMEM[46][30]~q\)) # (!\data_i|oRD[30]~148_combout\ & ((\data_i|rMEM[44][30]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][30]~q\,
	datad => \data_i|oRD[30]~148_combout\,
	combout => \data_i|oRD[30]~149_combout\);

-- Location: FF_X26_Y17_N9
\data_i|rMEM[45][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][30]~q\);

-- Location: FF_X26_Y14_N15
\data_i|rMEM[47][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][30]~q\);

-- Location: FF_X29_Y5_N19
\data_i|rMEM[37][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][30]~q\);

-- Location: LCCOMB_X26_Y5_N8
\data_i|rMEM[39][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[39][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[39][30]~feeder_combout\);

-- Location: FF_X26_Y5_N9
\data_i|rMEM[39][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[39][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][30]~q\);

-- Location: LCCOMB_X29_Y5_N18
\data_i|oRD[30]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~155_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[39][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[37][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][30]~q\,
	datad => \data_i|rMEM[39][30]~q\,
	combout => \data_i|oRD[30]~155_combout\);

-- Location: LCCOMB_X26_Y14_N14
\data_i|oRD[30]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~156_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~155_combout\ & ((\data_i|rMEM[47][30]~q\))) # (!\data_i|oRD[30]~155_combout\ & (\data_i|rMEM[45][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[47][30]~q\,
	datad => \data_i|oRD[30]~155_combout\,
	combout => \data_i|oRD[30]~156_combout\);

-- Location: LCCOMB_X28_Y17_N16
\data_i|rMEM[40][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[40][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[40][30]~feeder_combout\);

-- Location: FF_X28_Y17_N17
\data_i|rMEM[40][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[40][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][30]~q\);

-- Location: FF_X27_Y15_N17
\data_i|rMEM[42][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][30]~q\);

-- Location: LCCOMB_X24_Y10_N14
\data_i|rMEM[34][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][30]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(30),
	combout => \data_i|rMEM[34][30]~feeder_combout\);

-- Location: FF_X24_Y10_N15
\data_i|rMEM[34][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][30]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][30]~q\);

-- Location: FF_X22_Y10_N23
\data_i|rMEM[32][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][30]~q\);

-- Location: LCCOMB_X22_Y10_N22
\data_i|oRD[30]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~152_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][30]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][30]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[30]~152_combout\);

-- Location: LCCOMB_X27_Y15_N16
\data_i|oRD[30]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~153_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~152_combout\ & ((\data_i|rMEM[42][30]~q\))) # (!\data_i|oRD[30]~152_combout\ & (\data_i|rMEM[40][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[40][30]~q\,
	datac => \data_i|rMEM[42][30]~q\,
	datad => \data_i|oRD[30]~152_combout\,
	combout => \data_i|oRD[30]~153_combout\);

-- Location: FF_X26_Y17_N27
\data_i|rMEM[41][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][30]~q\);

-- Location: FF_X27_Y15_N7
\data_i|rMEM[43][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][30]~q\);

-- Location: FF_X30_Y19_N29
\data_i|rMEM[35][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][30]~q\);

-- Location: FF_X30_Y19_N31
\data_i|rMEM[33][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][30]~q\);

-- Location: LCCOMB_X30_Y19_N30
\data_i|oRD[30]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~150_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][30]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[35][30]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[33][30]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[30]~150_combout\);

-- Location: LCCOMB_X27_Y15_N6
\data_i|oRD[30]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~151_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[30]~150_combout\ & ((\data_i|rMEM[43][30]~q\))) # (!\data_i|oRD[30]~150_combout\ & (\data_i|rMEM[41][30]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[30]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[41][30]~q\,
	datac => \data_i|rMEM[43][30]~q\,
	datad => \data_i|oRD[30]~150_combout\,
	combout => \data_i|oRD[30]~151_combout\);

-- Location: LCCOMB_X30_Y15_N20
\data_i|oRD[30]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~154_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[30]~151_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[30]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[30]~153_combout\,
	datad => \data_i|oRD[30]~151_combout\,
	combout => \data_i|oRD[30]~154_combout\);

-- Location: LCCOMB_X30_Y15_N2
\data_i|oRD[30]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~157_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[30]~154_combout\ & ((\data_i|oRD[30]~156_combout\))) # (!\data_i|oRD[30]~154_combout\ & (\data_i|oRD[30]~149_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[30]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[30]~149_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[30]~156_combout\,
	datad => \data_i|oRD[30]~154_combout\,
	combout => \data_i|oRD[30]~157_combout\);

-- Location: LCCOMB_X30_Y15_N26
\data_i|oRD[30]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~189_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[30]~178_combout\ & (\data_i|oRD[30]~188_combout\)) # (!\data_i|oRD[30]~178_combout\ & ((\data_i|oRD[30]~157_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[30]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|oRD[30]~188_combout\,
	datac => \data_i|oRD[30]~178_combout\,
	datad => \data_i|oRD[30]~157_combout\,
	combout => \data_i|oRD[30]~189_combout\);

-- Location: LCCOMB_X35_Y15_N16
\data_i|oRD[30]~1410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[30]~1410_combout\ = (\cu_mem|Mux22~0_combout\ & (\cu_mem|Mux23~1_combout\ & \data_i|oRD[30]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux22~0_combout\,
	datac => \cu_mem|Mux23~1_combout\,
	datad => \data_i|oRD[30]~189_combout\,
	combout => \data_i|oRD[30]~1410_combout\);

-- Location: FF_X35_Y15_N17
\reg_pipeline|r_d_wb|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[30]~1410_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(30));

-- Location: LCCOMB_X39_Y14_N18
\s_i_b_alu[30]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[30]~1_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux64~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux64~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \regf_i|Mux64~1_combout\,
	datac => \regf_i|Mux64~3_combout\,
	datad => \cu_rf|Mux22~8_combout\,
	combout => \s_i_b_alu[30]~1_combout\);

-- Location: FF_X39_Y14_N19
\reg_pipeline|r_b_alu|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[30]~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(30));

-- Location: LCCOMB_X39_Y14_N0
\alu_i|Equal0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~23_combout\ = \reg_pipeline|r_b_alu|sREG\(30) $ (\reg_pipeline|r_a_alu|sREG\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(30),
	datad => \reg_pipeline|r_a_alu|sREG\(30),
	combout => \alu_i|Equal0~23_combout\);

-- Location: LCCOMB_X38_Y7_N10
\reg_pipeline|r_y_mem|sREG[29]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[29]~73_combout\ = (\cu_alu|Mux26~5_combout\) # ((\reg_pipeline|r_b_alu|sREG\(4) & (!\cu_alu|Mux23~9_combout\ & !\cu_alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[29]~73_combout\);

-- Location: FF_X39_Y15_N27
\regf_i|r2_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(28));

-- Location: FF_X37_Y15_N7
\regf_i|r3_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(28));

-- Location: FF_X41_Y15_N15
\regf_i|r0_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(28));

-- Location: FF_X41_Y15_N5
\regf_i|r1_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(28));

-- Location: LCCOMB_X41_Y15_N4
\regf_i|Mux66~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux66~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(28)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(28),
	datac => \regf_i|r1_i|sREG\(28),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux66~2_combout\);

-- Location: LCCOMB_X39_Y15_N28
\regf_i|Mux66~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux66~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux66~2_combout\ & ((\regf_i|r3_i|sREG\(28)))) # (!\regf_i|Mux66~2_combout\ & (\regf_i|r2_i|sREG\(28))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux66~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(28),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r3_i|sREG\(28),
	datad => \regf_i|Mux66~2_combout\,
	combout => \regf_i|Mux66~3_combout\);

-- Location: FF_X42_Y15_N11
\regf_i|r5_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(28));

-- Location: FF_X42_Y15_N25
\regf_i|r7_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(28));

-- Location: FF_X38_Y15_N17
\regf_i|r6_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(28));

-- Location: LCCOMB_X38_Y15_N26
\regf_i|Mux66~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux66~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(28))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(28),
	datac => \regf_i|r4_i|sREG\(28),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux66~0_combout\);

-- Location: LCCOMB_X42_Y15_N24
\regf_i|Mux66~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux66~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux66~0_combout\ & ((\regf_i|r7_i|sREG\(28)))) # (!\regf_i|Mux66~0_combout\ & (\regf_i|r5_i|sREG\(28))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux66~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(28),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(28),
	datad => \regf_i|Mux66~0_combout\,
	combout => \regf_i|Mux66~1_combout\);

-- Location: LCCOMB_X41_Y11_N24
\regf_i|Mux66~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux66~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux66~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux66~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \regf_i|Mux66~3_combout\,
	datad => \regf_i|Mux66~1_combout\,
	combout => \regf_i|Mux66~4_combout\);

-- Location: FF_X41_Y11_N25
\reg_pipeline|r_d_alu|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux66~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(28));

-- Location: LCCOMB_X36_Y15_N4
\reg_pipeline|r_d_mem|sREG[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[28]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(28),
	combout => \reg_pipeline|r_d_mem|sREG[28]~feeder_combout\);

-- Location: FF_X36_Y15_N5
\reg_pipeline|r_d_mem|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(28));

-- Location: FF_X20_Y12_N19
\data_i|rMEM[53][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][28]~q\);

-- Location: FF_X27_Y13_N29
\data_i|rMEM[49][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][28]~q\);

-- Location: LCCOMB_X30_Y8_N16
\data_i|rMEM[21][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[21][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[21][28]~feeder_combout\);

-- Location: FF_X30_Y8_N17
\data_i|rMEM[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[21][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][28]~q\);

-- Location: FF_X33_Y8_N9
\data_i|rMEM[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][28]~q\);

-- Location: LCCOMB_X33_Y8_N8
\data_i|oRD[28]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~232_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][28]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][28]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[21][28]~q\,
	datac => \data_i|rMEM[17][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[28]~232_combout\);

-- Location: LCCOMB_X27_Y13_N28
\data_i|oRD[28]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~233_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~232_combout\ & (\data_i|rMEM[53][28]~q\)) # (!\data_i|oRD[28]~232_combout\ & ((\data_i|rMEM[49][28]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[53][28]~q\,
	datac => \data_i|rMEM[49][28]~q\,
	datad => \data_i|oRD[28]~232_combout\,
	combout => \data_i|oRD[28]~233_combout\);

-- Location: FF_X21_Y14_N7
\data_i|rMEM[51][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][28]~q\);

-- Location: FF_X21_Y14_N1
\data_i|rMEM[55][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][28]~q\);

-- Location: LCCOMB_X24_Y6_N2
\data_i|rMEM[23][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[23][28]~feeder_combout\);

-- Location: FF_X24_Y6_N3
\data_i|rMEM[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][28]~q\);

-- Location: FF_X21_Y6_N19
\data_i|rMEM[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][28]~q\);

-- Location: LCCOMB_X21_Y6_N18
\data_i|oRD[28]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~239_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][28]~q\,
	datac => \data_i|rMEM[19][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[28]~239_combout\);

-- Location: LCCOMB_X21_Y14_N0
\data_i|oRD[28]~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~240_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~239_combout\ & ((\data_i|rMEM[55][28]~q\))) # (!\data_i|oRD[28]~239_combout\ & (\data_i|rMEM[51][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[51][28]~q\,
	datac => \data_i|rMEM[55][28]~q\,
	datad => \data_i|oRD[28]~239_combout\,
	combout => \data_i|oRD[28]~240_combout\);

-- Location: LCCOMB_X26_Y12_N14
\data_i|rMEM[48][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[48][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[48][28]~feeder_combout\);

-- Location: FF_X26_Y12_N15
\data_i|rMEM[48][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[48][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][28]~q\);

-- Location: FF_X26_Y12_N13
\data_i|rMEM[52][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][28]~q\);

-- Location: LCCOMB_X31_Y6_N4
\data_i|rMEM[20][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[20][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[20][28]~feeder_combout\);

-- Location: FF_X31_Y6_N5
\data_i|rMEM[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[20][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][28]~q\);

-- Location: FF_X32_Y9_N21
\data_i|rMEM[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][28]~q\);

-- Location: LCCOMB_X32_Y9_N20
\data_i|oRD[28]~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~236_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[20][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[16][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[16][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[28]~236_combout\);

-- Location: LCCOMB_X26_Y12_N12
\data_i|oRD[28]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~237_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~236_combout\ & ((\data_i|rMEM[52][28]~q\))) # (!\data_i|oRD[28]~236_combout\ & (\data_i|rMEM[48][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[48][28]~q\,
	datac => \data_i|rMEM[52][28]~q\,
	datad => \data_i|oRD[28]~236_combout\,
	combout => \data_i|oRD[28]~237_combout\);

-- Location: FF_X22_Y12_N25
\data_i|rMEM[50][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][28]~q\);

-- Location: FF_X22_Y12_N15
\data_i|rMEM[54][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][28]~q\);

-- Location: LCCOMB_X26_Y6_N24
\data_i|rMEM[22][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[22][28]~feeder_combout\);

-- Location: FF_X26_Y6_N25
\data_i|rMEM[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][28]~q\);

-- Location: FF_X21_Y8_N13
\data_i|rMEM[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][28]~q\);

-- Location: LCCOMB_X21_Y8_N12
\data_i|oRD[28]~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~234_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[22][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[18][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[22][28]~q\,
	datac => \data_i|rMEM[18][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[28]~234_combout\);

-- Location: LCCOMB_X22_Y12_N14
\data_i|oRD[28]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~235_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~234_combout\ & ((\data_i|rMEM[54][28]~q\))) # (!\data_i|oRD[28]~234_combout\ & (\data_i|rMEM[50][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[50][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[54][28]~q\,
	datad => \data_i|oRD[28]~234_combout\,
	combout => \data_i|oRD[28]~235_combout\);

-- Location: LCCOMB_X24_Y15_N24
\data_i|oRD[28]~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~238_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[28]~235_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[28]~237_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[28]~237_combout\,
	datad => \data_i|oRD[28]~235_combout\,
	combout => \data_i|oRD[28]~238_combout\);

-- Location: LCCOMB_X24_Y15_N26
\data_i|oRD[28]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~241_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[28]~238_combout\ & ((\data_i|oRD[28]~240_combout\))) # (!\data_i|oRD[28]~238_combout\ & (\data_i|oRD[28]~233_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[28]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[28]~233_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[28]~240_combout\,
	datad => \data_i|oRD[28]~238_combout\,
	combout => \data_i|oRD[28]~241_combout\);

-- Location: FF_X34_Y12_N17
\data_i|rMEM[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][28]~q\);

-- Location: FF_X31_Y8_N9
\data_i|rMEM[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][28]~q\);

-- Location: LCCOMB_X34_Y12_N16
\data_i|oRD[28]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~270_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[31][28]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[29][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[29][28]~q\,
	datad => \data_i|rMEM[31][28]~q\,
	combout => \data_i|oRD[28]~270_combout\);

-- Location: FF_X29_Y15_N19
\data_i|rMEM[61][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][28]~q\);

-- Location: FF_X29_Y15_N1
\data_i|rMEM[63][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][28]~q\);

-- Location: LCCOMB_X29_Y15_N0
\data_i|oRD[28]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~271_combout\ = (\data_i|oRD[28]~270_combout\ & (((\data_i|rMEM[63][28]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[28]~270_combout\ & (\data_i|rMEM[61][28]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[28]~270_combout\,
	datab => \data_i|rMEM[61][28]~q\,
	datac => \data_i|rMEM[63][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[28]~271_combout\);

-- Location: LCCOMB_X26_Y15_N22
\data_i|rMEM[60][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[60][28]~feeder_combout\);

-- Location: FF_X26_Y15_N23
\data_i|rMEM[60][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][28]~q\);

-- Location: FF_X25_Y15_N17
\data_i|rMEM[62][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][28]~q\);

-- Location: FF_X31_Y14_N27
\data_i|rMEM[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][28]~q\);

-- Location: FF_X31_Y14_N5
\data_i|rMEM[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][28]~q\);

-- Location: LCCOMB_X31_Y14_N4
\data_i|oRD[28]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~263_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[30][28]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[28][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[28][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[30][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[28]~263_combout\);

-- Location: LCCOMB_X25_Y15_N16
\data_i|oRD[28]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~264_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~263_combout\ & ((\data_i|rMEM[62][28]~q\))) # (!\data_i|oRD[28]~263_combout\ & (\data_i|rMEM[60][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[60][28]~q\,
	datac => \data_i|rMEM[62][28]~q\,
	datad => \data_i|oRD[28]~263_combout\,
	combout => \data_i|oRD[28]~264_combout\);

-- Location: LCCOMB_X28_Y10_N30
\data_i|rMEM[57][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[57][28]~feeder_combout\);

-- Location: FF_X28_Y10_N31
\data_i|rMEM[57][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][28]~q\);

-- Location: FF_X28_Y10_N5
\data_i|rMEM[59][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][28]~q\);

-- Location: FF_X28_Y7_N13
\data_i|rMEM[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][28]~q\);

-- Location: FF_X28_Y7_N23
\data_i|rMEM[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][28]~q\);

-- Location: LCCOMB_X28_Y7_N22
\data_i|oRD[28]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~265_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[27][28]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[25][28]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[25][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[28]~265_combout\);

-- Location: LCCOMB_X28_Y10_N4
\data_i|oRD[28]~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~266_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~265_combout\ & ((\data_i|rMEM[59][28]~q\))) # (!\data_i|oRD[28]~265_combout\ & (\data_i|rMEM[57][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][28]~q\,
	datac => \data_i|rMEM[59][28]~q\,
	datad => \data_i|oRD[28]~265_combout\,
	combout => \data_i|oRD[28]~266_combout\);

-- Location: FF_X19_Y15_N29
\data_i|rMEM[56][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][28]~q\);

-- Location: FF_X19_Y15_N27
\data_i|rMEM[58][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][28]~q\);

-- Location: FF_X20_Y15_N29
\data_i|rMEM[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][28]~q\);

-- Location: FF_X20_Y15_N3
\data_i|rMEM[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][28]~q\);

-- Location: LCCOMB_X20_Y15_N2
\data_i|oRD[28]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~267_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[26][28]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[24][28]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[26][28]~q\,
	datac => \data_i|rMEM[24][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[28]~267_combout\);

-- Location: LCCOMB_X19_Y15_N26
\data_i|oRD[28]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~268_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~267_combout\ & ((\data_i|rMEM[58][28]~q\))) # (!\data_i|oRD[28]~267_combout\ & (\data_i|rMEM[56][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[56][28]~q\,
	datac => \data_i|rMEM[58][28]~q\,
	datad => \data_i|oRD[28]~267_combout\,
	combout => \data_i|oRD[28]~268_combout\);

-- Location: LCCOMB_X24_Y15_N10
\data_i|oRD[28]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~269_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[28]~266_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[28]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[28]~266_combout\,
	datad => \data_i|oRD[28]~268_combout\,
	combout => \data_i|oRD[28]~269_combout\);

-- Location: LCCOMB_X24_Y15_N4
\data_i|oRD[28]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~272_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[28]~269_combout\ & (\data_i|oRD[28]~271_combout\)) # (!\data_i|oRD[28]~269_combout\ & ((\data_i|oRD[28]~264_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[28]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[28]~271_combout\,
	datab => \data_i|oRD[28]~264_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[28]~269_combout\,
	combout => \data_i|oRD[28]~272_combout\);

-- Location: FF_X25_Y16_N15
\data_i|rMEM[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][28]~q\);

-- Location: FF_X27_Y16_N31
\data_i|rMEM[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][28]~q\);

-- Location: LCCOMB_X27_Y16_N30
\data_i|oRD[28]~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~242_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[11][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[10][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[10][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[28]~242_combout\);

-- Location: FF_X27_Y15_N9
\data_i|rMEM[43][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][28]~q\);

-- Location: FF_X27_Y15_N3
\data_i|rMEM[42][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][28]~q\);

-- Location: LCCOMB_X27_Y15_N8
\data_i|oRD[28]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~243_combout\ = (\data_i|oRD[28]~242_combout\ & (((\data_i|rMEM[43][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7)))) # (!\data_i|oRD[28]~242_combout\ & (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[42][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[28]~242_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[43][28]~q\,
	datad => \data_i|rMEM[42][28]~q\,
	combout => \data_i|oRD[28]~243_combout\);

-- Location: FF_X20_Y11_N17
\data_i|rMEM[46][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][28]~q\);

-- Location: FF_X20_Y11_N27
\data_i|rMEM[47][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][28]~q\);

-- Location: FF_X19_Y16_N15
\data_i|rMEM[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][28]~q\);

-- Location: FF_X19_Y12_N15
\data_i|rMEM[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][28]~q\);

-- Location: LCCOMB_X19_Y12_N14
\data_i|oRD[28]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~249_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][28]~q\,
	datac => \data_i|rMEM[14][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[28]~249_combout\);

-- Location: LCCOMB_X20_Y11_N26
\data_i|oRD[28]~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~250_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~249_combout\ & ((\data_i|rMEM[47][28]~q\))) # (!\data_i|oRD[28]~249_combout\ & (\data_i|rMEM[46][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[46][28]~q\,
	datac => \data_i|rMEM[47][28]~q\,
	datad => \data_i|oRD[28]~249_combout\,
	combout => \data_i|oRD[28]~250_combout\);

-- Location: FF_X24_Y15_N29
\data_i|rMEM[40][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][28]~q\);

-- Location: FF_X24_Y15_N23
\data_i|rMEM[41][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][28]~q\);

-- Location: LCCOMB_X32_Y7_N20
\data_i|rMEM[9][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[9][28]~feeder_combout\);

-- Location: FF_X32_Y7_N21
\data_i|rMEM[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][28]~q\);

-- Location: FF_X31_Y7_N13
\data_i|rMEM[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][28]~q\);

-- Location: LCCOMB_X31_Y7_N12
\data_i|oRD[28]~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~246_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[9][28]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[8][28]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[9][28]~q\,
	datac => \data_i|rMEM[8][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[28]~246_combout\);

-- Location: LCCOMB_X24_Y15_N22
\data_i|oRD[28]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~247_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~246_combout\ & ((\data_i|rMEM[41][28]~q\))) # (!\data_i|oRD[28]~246_combout\ & (\data_i|rMEM[40][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[40][28]~q\,
	datac => \data_i|rMEM[41][28]~q\,
	datad => \data_i|oRD[28]~246_combout\,
	combout => \data_i|oRD[28]~247_combout\);

-- Location: FF_X32_Y11_N5
\data_i|rMEM[44][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][28]~q\);

-- Location: FF_X32_Y11_N27
\data_i|rMEM[45][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][28]~q\);

-- Location: LCCOMB_X32_Y7_N2
\data_i|rMEM[13][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[13][28]~feeder_combout\);

-- Location: FF_X32_Y7_N3
\data_i|rMEM[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][28]~q\);

-- Location: FF_X35_Y11_N23
\data_i|rMEM[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][28]~q\);

-- Location: LCCOMB_X35_Y11_N22
\data_i|oRD[28]~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~244_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[13][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[12][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[13][28]~q\,
	datac => \data_i|rMEM[12][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[28]~244_combout\);

-- Location: LCCOMB_X32_Y11_N26
\data_i|oRD[28]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~245_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~244_combout\ & ((\data_i|rMEM[45][28]~q\))) # (!\data_i|oRD[28]~244_combout\ & (\data_i|rMEM[44][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][28]~q\,
	datac => \data_i|rMEM[45][28]~q\,
	datad => \data_i|oRD[28]~244_combout\,
	combout => \data_i|oRD[28]~245_combout\);

-- Location: LCCOMB_X24_Y15_N20
\data_i|oRD[28]~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~248_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[28]~245_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[28]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[28]~247_combout\,
	datad => \data_i|oRD[28]~245_combout\,
	combout => \data_i|oRD[28]~248_combout\);

-- Location: LCCOMB_X24_Y15_N14
\data_i|oRD[28]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~251_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[28]~248_combout\ & ((\data_i|oRD[28]~250_combout\))) # (!\data_i|oRD[28]~248_combout\ & (\data_i|oRD[28]~243_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[28]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[28]~243_combout\,
	datac => \data_i|oRD[28]~250_combout\,
	datad => \data_i|oRD[28]~248_combout\,
	combout => \data_i|oRD[28]~251_combout\);

-- Location: LCCOMB_X21_Y7_N14
\data_i|rMEM[36][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[36][28]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(28),
	combout => \data_i|rMEM[36][28]~feeder_combout\);

-- Location: FF_X21_Y7_N15
\data_i|rMEM[36][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[36][28]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][28]~q\);

-- Location: FF_X24_Y7_N29
\data_i|rMEM[38][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][28]~q\);

-- Location: FF_X34_Y7_N27
\data_i|rMEM[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][28]~q\);

-- Location: FF_X34_Y7_N21
\data_i|rMEM[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][28]~q\);

-- Location: LCCOMB_X34_Y7_N20
\data_i|oRD[28]~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~252_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[6][28]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[4][28]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[4][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[28]~252_combout\);

-- Location: LCCOMB_X24_Y7_N28
\data_i|oRD[28]~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~253_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~252_combout\ & ((\data_i|rMEM[38][28]~q\))) # (!\data_i|oRD[28]~252_combout\ & (\data_i|rMEM[36][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[36][28]~q\,
	datac => \data_i|rMEM[38][28]~q\,
	datad => \data_i|oRD[28]~252_combout\,
	combout => \data_i|oRD[28]~253_combout\);

-- Location: FF_X29_Y5_N29
\data_i|rMEM[37][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][28]~q\);

-- Location: FF_X28_Y5_N13
\data_i|rMEM[39][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][28]~q\);

-- Location: FF_X28_Y5_N23
\data_i|rMEM[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][28]~q\);

-- Location: FF_X29_Y5_N3
\data_i|rMEM[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][28]~q\);

-- Location: LCCOMB_X29_Y5_N2
\data_i|oRD[28]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~259_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[7][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[5][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[7][28]~q\,
	datac => \data_i|rMEM[5][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[28]~259_combout\);

-- Location: LCCOMB_X28_Y5_N12
\data_i|oRD[28]~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~260_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~259_combout\ & ((\data_i|rMEM[39][28]~q\))) # (!\data_i|oRD[28]~259_combout\ & (\data_i|rMEM[37][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[37][28]~q\,
	datac => \data_i|rMEM[39][28]~q\,
	datad => \data_i|oRD[28]~259_combout\,
	combout => \data_i|oRD[28]~260_combout\);

-- Location: FF_X21_Y8_N15
\data_i|rMEM[32][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][28]~q\);

-- Location: FF_X21_Y9_N9
\data_i|rMEM[34][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][28]~q\);

-- Location: FF_X22_Y9_N9
\data_i|rMEM[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][28]~q\);

-- Location: FF_X22_Y9_N19
\data_i|rMEM[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][28]~q\);

-- Location: LCCOMB_X22_Y9_N18
\data_i|oRD[28]~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~256_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[2][28]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[0][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[2][28]~q\,
	datac => \data_i|rMEM[0][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[28]~256_combout\);

-- Location: LCCOMB_X21_Y9_N8
\data_i|oRD[28]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~257_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~256_combout\ & ((\data_i|rMEM[34][28]~q\))) # (!\data_i|oRD[28]~256_combout\ & (\data_i|rMEM[32][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[32][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[34][28]~q\,
	datad => \data_i|oRD[28]~256_combout\,
	combout => \data_i|oRD[28]~257_combout\);

-- Location: FF_X21_Y13_N13
\data_i|rMEM[33][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][28]~q\);

-- Location: FF_X21_Y13_N27
\data_i|rMEM[35][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][28]~q\);

-- Location: FF_X20_Y13_N17
\data_i|rMEM[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][28]~q\);

-- Location: FF_X20_Y13_N11
\data_i|rMEM[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][28]~q\);

-- Location: LCCOMB_X20_Y13_N10
\data_i|oRD[28]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~254_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][28]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][28]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[3][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[1][28]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[28]~254_combout\);

-- Location: LCCOMB_X21_Y13_N26
\data_i|oRD[28]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~255_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[28]~254_combout\ & ((\data_i|rMEM[35][28]~q\))) # (!\data_i|oRD[28]~254_combout\ & (\data_i|rMEM[33][28]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[28]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][28]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][28]~q\,
	datad => \data_i|oRD[28]~254_combout\,
	combout => \data_i|oRD[28]~255_combout\);

-- Location: LCCOMB_X24_Y15_N12
\data_i|oRD[28]~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~258_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[28]~255_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[28]~257_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[28]~257_combout\,
	datad => \data_i|oRD[28]~255_combout\,
	combout => \data_i|oRD[28]~258_combout\);

-- Location: LCCOMB_X24_Y15_N18
\data_i|oRD[28]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~261_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[28]~258_combout\ & ((\data_i|oRD[28]~260_combout\))) # (!\data_i|oRD[28]~258_combout\ & (\data_i|oRD[28]~253_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[28]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[28]~253_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[28]~260_combout\,
	datad => \data_i|oRD[28]~258_combout\,
	combout => \data_i|oRD[28]~261_combout\);

-- Location: LCCOMB_X24_Y15_N16
\data_i|oRD[28]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~262_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|oRD[28]~251_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[28]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[28]~251_combout\,
	datad => \data_i|oRD[28]~261_combout\,
	combout => \data_i|oRD[28]~262_combout\);

-- Location: LCCOMB_X24_Y15_N2
\data_i|oRD[28]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~273_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[28]~262_combout\ & ((\data_i|oRD[28]~272_combout\))) # (!\data_i|oRD[28]~262_combout\ & (\data_i|oRD[28]~241_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[28]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[28]~241_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[28]~272_combout\,
	datad => \data_i|oRD[28]~262_combout\,
	combout => \data_i|oRD[28]~273_combout\);

-- Location: LCCOMB_X36_Y15_N20
\data_i|oRD[28]~1412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[28]~1412_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[28]~273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[28]~273_combout\,
	combout => \data_i|oRD[28]~1412_combout\);

-- Location: FF_X36_Y15_N21
\reg_pipeline|r_d_wb|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[28]~1412_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(28));

-- Location: LCCOMB_X38_Y8_N16
\alu_i|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~2_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\) # (((\cu_alu|Mux22~7_combout\) # (!\cu_alu|Mux27~8_combout\)) # (!\cu_alu|Mux23~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \alu_i|Mux3~2_combout\);

-- Location: LCCOMB_X41_Y11_N30
\s_i_b_alu[28]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[28]~3_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux66~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux66~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux66~3_combout\,
	datad => \regf_i|Mux66~1_combout\,
	combout => \s_i_b_alu[28]~3_combout\);

-- Location: FF_X41_Y11_N31
\reg_pipeline|r_b_alu|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[28]~3_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(28));

-- Location: LCCOMB_X41_Y7_N16
\alu_i|Equal0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~21_combout\ = \reg_pipeline|r_a_alu|sREG\(28) $ (\reg_pipeline|r_b_alu|sREG\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(28),
	datad => \reg_pipeline|r_b_alu|sREG\(28),
	combout => \alu_i|Equal0~21_combout\);

-- Location: FF_X44_Y12_N31
\regf_i|r3_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(27));

-- Location: FF_X44_Y15_N17
\regf_i|r2_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(27));

-- Location: FF_X41_Y15_N3
\regf_i|r0_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(27));

-- Location: FF_X41_Y15_N21
\regf_i|r1_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(27));

-- Location: LCCOMB_X41_Y15_N20
\regf_i|Mux67~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux67~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(27)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r0_i|sREG\(27),
	datac => \regf_i|r1_i|sREG\(27),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux67~2_combout\);

-- Location: LCCOMB_X44_Y15_N6
\regf_i|Mux67~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux67~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux67~2_combout\ & (\regf_i|r3_i|sREG\(27))) # (!\regf_i|Mux67~2_combout\ & ((\regf_i|r2_i|sREG\(27)))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux67~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(27),
	datab => \regf_i|r2_i|sREG\(27),
	datac => \sRA2[1]~0_combout\,
	datad => \regf_i|Mux67~2_combout\,
	combout => \regf_i|Mux67~3_combout\);

-- Location: LCCOMB_X44_Y15_N4
\regf_i|Mux67~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux67~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux67~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux67~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux67~1_combout\,
	datad => \regf_i|Mux67~3_combout\,
	combout => \regf_i|Mux67~4_combout\);

-- Location: FF_X44_Y15_N5
\reg_pipeline|r_d_alu|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux67~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(27));

-- Location: FF_X37_Y14_N3
\reg_pipeline|r_d_mem|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(27));

-- Location: LCCOMB_X19_Y14_N24
\data_i|rMEM[55][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[55][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[55][27]~feeder_combout\);

-- Location: FF_X19_Y14_N25
\data_i|rMEM[55][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[55][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][27]~q\);

-- Location: FF_X24_Y14_N31
\data_i|rMEM[51][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][27]~q\);

-- Location: LCCOMB_X24_Y14_N30
\data_i|oRD[27]~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~312_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[55][27]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[51][27]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[51][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~312_combout\);

-- Location: FF_X28_Y14_N9
\data_i|rMEM[59][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][27]~q\);

-- Location: FF_X28_Y14_N11
\data_i|rMEM[63][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][27]~q\);

-- Location: LCCOMB_X28_Y14_N10
\data_i|oRD[27]~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~313_combout\ = (\data_i|oRD[27]~312_combout\ & (((\data_i|rMEM[63][27]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[27]~312_combout\ & (\data_i|rMEM[59][27]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[27]~312_combout\,
	datab => \data_i|rMEM[59][27]~q\,
	datac => \data_i|rMEM[63][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~313_combout\);

-- Location: LCCOMB_X29_Y17_N16
\data_i|rMEM[57][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[57][27]~feeder_combout\);

-- Location: FF_X29_Y17_N17
\data_i|rMEM[57][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][27]~q\);

-- Location: FF_X31_Y17_N25
\data_i|rMEM[61][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][27]~q\);

-- Location: FF_X31_Y16_N13
\data_i|rMEM[53][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][27]~q\);

-- Location: FF_X31_Y16_N3
\data_i|rMEM[49][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][27]~q\);

-- Location: LCCOMB_X31_Y16_N2
\data_i|oRD[27]~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~305_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[53][27]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[49][27]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[49][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~305_combout\);

-- Location: LCCOMB_X31_Y17_N24
\data_i|oRD[27]~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~306_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~305_combout\ & ((\data_i|rMEM[61][27]~q\))) # (!\data_i|oRD[27]~305_combout\ & (\data_i|rMEM[57][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[57][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[61][27]~q\,
	datad => \data_i|oRD[27]~305_combout\,
	combout => \data_i|oRD[27]~306_combout\);

-- Location: FF_X30_Y12_N13
\data_i|rMEM[58][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][27]~q\);

-- Location: FF_X30_Y12_N27
\data_i|rMEM[62][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][27]~q\);

-- Location: FF_X22_Y12_N17
\data_i|rMEM[54][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][27]~q\);

-- Location: FF_X22_Y12_N27
\data_i|rMEM[50][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][27]~q\);

-- Location: LCCOMB_X22_Y12_N26
\data_i|oRD[27]~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~307_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[54][27]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[50][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[50][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[27]~307_combout\);

-- Location: LCCOMB_X30_Y12_N26
\data_i|oRD[27]~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~308_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~307_combout\ & ((\data_i|rMEM[62][27]~q\))) # (!\data_i|oRD[27]~307_combout\ & (\data_i|rMEM[58][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[58][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[62][27]~q\,
	datad => \data_i|oRD[27]~307_combout\,
	combout => \data_i|oRD[27]~308_combout\);

-- Location: LCCOMB_X21_Y15_N2
\data_i|rMEM[56][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[56][27]~feeder_combout\);

-- Location: FF_X21_Y15_N3
\data_i|rMEM[56][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][27]~q\);

-- Location: FF_X26_Y15_N9
\data_i|rMEM[60][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][27]~q\);

-- Location: FF_X26_Y12_N17
\data_i|rMEM[48][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][27]~q\);

-- Location: FF_X26_Y12_N19
\data_i|rMEM[52][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][27]~q\);

-- Location: LCCOMB_X26_Y12_N16
\data_i|oRD[27]~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~309_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[52][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[48][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[48][27]~q\,
	datad => \data_i|rMEM[52][27]~q\,
	combout => \data_i|oRD[27]~309_combout\);

-- Location: LCCOMB_X26_Y15_N8
\data_i|oRD[27]~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~310_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~309_combout\ & ((\data_i|rMEM[60][27]~q\))) # (!\data_i|oRD[27]~309_combout\ & (\data_i|rMEM[56][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[60][27]~q\,
	datad => \data_i|oRD[27]~309_combout\,
	combout => \data_i|oRD[27]~310_combout\);

-- Location: LCCOMB_X31_Y15_N2
\data_i|oRD[27]~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~311_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[27]~308_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[27]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[27]~308_combout\,
	datad => \data_i|oRD[27]~310_combout\,
	combout => \data_i|oRD[27]~311_combout\);

-- Location: LCCOMB_X35_Y15_N30
\data_i|oRD[27]~314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~314_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[27]~311_combout\ & (\data_i|oRD[27]~313_combout\)) # (!\data_i|oRD[27]~311_combout\ & ((\data_i|oRD[27]~306_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[27]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[27]~313_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[27]~306_combout\,
	datad => \data_i|oRD[27]~311_combout\,
	combout => \data_i|oRD[27]~314_combout\);

-- Location: FF_X34_Y16_N11
\data_i|rMEM[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][27]~q\);

-- Location: FF_X34_Y16_N5
\data_i|rMEM[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][27]~q\);

-- Location: LCCOMB_X34_Y16_N10
\data_i|oRD[27]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~301_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][27]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][27]~q\,
	datad => \data_i|rMEM[7][27]~q\,
	combout => \data_i|oRD[27]~301_combout\);

-- Location: FF_X33_Y16_N11
\data_i|rMEM[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][27]~q\);

-- Location: FF_X33_Y16_N17
\data_i|rMEM[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][27]~q\);

-- Location: LCCOMB_X33_Y16_N10
\data_i|oRD[27]~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~302_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~301_combout\ & (\data_i|rMEM[15][27]~q\)) # (!\data_i|oRD[27]~301_combout\ & ((\data_i|rMEM[11][27]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[27]~301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[27]~301_combout\,
	datac => \data_i|rMEM[15][27]~q\,
	datad => \data_i|rMEM[11][27]~q\,
	combout => \data_i|oRD[27]~302_combout\);

-- Location: FF_X34_Y15_N15
\data_i|rMEM[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][27]~q\);

-- Location: FF_X34_Y15_N17
\data_i|rMEM[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][27]~q\);

-- Location: FF_X35_Y18_N13
\data_i|rMEM[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][27]~q\);

-- Location: FF_X35_Y18_N19
\data_i|rMEM[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][27]~q\);

-- Location: LCCOMB_X35_Y18_N18
\data_i|oRD[27]~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~294_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[5][27]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[1][27]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[5][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[1][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~294_combout\);

-- Location: LCCOMB_X34_Y15_N16
\data_i|oRD[27]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~295_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~294_combout\ & ((\data_i|rMEM[13][27]~q\))) # (!\data_i|oRD[27]~294_combout\ & (\data_i|rMEM[9][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[9][27]~q\,
	datac => \data_i|rMEM[13][27]~q\,
	datad => \data_i|oRD[27]~294_combout\,
	combout => \data_i|oRD[27]~295_combout\);

-- Location: FF_X36_Y12_N5
\data_i|rMEM[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][27]~q\);

-- Location: FF_X36_Y12_N11
\data_i|rMEM[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][27]~q\);

-- Location: FF_X37_Y12_N17
\data_i|rMEM[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][27]~q\);

-- Location: FF_X37_Y12_N23
\data_i|rMEM[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][27]~q\);

-- Location: LCCOMB_X37_Y12_N22
\data_i|oRD[27]~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~298_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[4][27]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[0][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[4][27]~q\,
	datac => \data_i|rMEM[0][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[27]~298_combout\);

-- Location: LCCOMB_X36_Y12_N10
\data_i|oRD[27]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~299_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~298_combout\ & ((\data_i|rMEM[12][27]~q\))) # (!\data_i|oRD[27]~298_combout\ & (\data_i|rMEM[8][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[8][27]~q\,
	datac => \data_i|rMEM[12][27]~q\,
	datad => \data_i|oRD[27]~298_combout\,
	combout => \data_i|oRD[27]~299_combout\);

-- Location: FF_X27_Y16_N5
\data_i|rMEM[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][27]~q\);

-- Location: FF_X27_Y16_N23
\data_i|rMEM[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][27]~q\);

-- Location: FF_X28_Y16_N5
\data_i|rMEM[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][27]~q\);

-- Location: FF_X28_Y16_N27
\data_i|rMEM[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][27]~q\);

-- Location: LCCOMB_X28_Y16_N26
\data_i|oRD[27]~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~296_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][27]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[27]~296_combout\);

-- Location: LCCOMB_X27_Y16_N22
\data_i|oRD[27]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~297_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~296_combout\ & ((\data_i|rMEM[14][27]~q\))) # (!\data_i|oRD[27]~296_combout\ & (\data_i|rMEM[10][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[10][27]~q\,
	datac => \data_i|rMEM[14][27]~q\,
	datad => \data_i|oRD[27]~296_combout\,
	combout => \data_i|oRD[27]~297_combout\);

-- Location: LCCOMB_X35_Y15_N24
\data_i|oRD[27]~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~300_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[27]~297_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[27]~299_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[27]~299_combout\,
	datad => \data_i|oRD[27]~297_combout\,
	combout => \data_i|oRD[27]~300_combout\);

-- Location: LCCOMB_X35_Y15_N10
\data_i|oRD[27]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~303_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[27]~300_combout\ & (\data_i|oRD[27]~302_combout\)) # (!\data_i|oRD[27]~300_combout\ & ((\data_i|oRD[27]~295_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[27]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[27]~302_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[27]~295_combout\,
	datad => \data_i|oRD[27]~300_combout\,
	combout => \data_i|oRD[27]~303_combout\);

-- Location: FF_X31_Y14_N17
\data_i|rMEM[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][27]~q\);

-- Location: FF_X31_Y10_N19
\data_i|rMEM[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][27]~q\);

-- Location: LCCOMB_X27_Y6_N10
\data_i|rMEM[23][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[23][27]~feeder_combout\);

-- Location: FF_X27_Y6_N11
\data_i|rMEM[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][27]~q\);

-- Location: FF_X31_Y6_N19
\data_i|rMEM[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][27]~q\);

-- Location: LCCOMB_X31_Y6_N18
\data_i|oRD[27]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~291_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[23][27]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[22][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[23][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[22][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[27]~291_combout\);

-- Location: LCCOMB_X31_Y10_N18
\data_i|oRD[27]~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~292_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~291_combout\ & ((\data_i|rMEM[31][27]~q\))) # (!\data_i|oRD[27]~291_combout\ & (\data_i|rMEM[30][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[30][27]~q\,
	datac => \data_i|rMEM[31][27]~q\,
	datad => \data_i|oRD[27]~291_combout\,
	combout => \data_i|oRD[27]~292_combout\);

-- Location: FF_X27_Y17_N9
\data_i|rMEM[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][27]~q\);

-- Location: FF_X27_Y17_N27
\data_i|rMEM[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][27]~q\);

-- Location: FF_X27_Y19_N9
\data_i|rMEM[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][27]~q\);

-- Location: FF_X27_Y19_N31
\data_i|rMEM[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][27]~q\);

-- Location: LCCOMB_X27_Y19_N30
\data_i|oRD[27]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~284_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][27]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][27]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[19][27]~q\,
	datac => \data_i|rMEM[18][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~284_combout\);

-- Location: LCCOMB_X27_Y17_N26
\data_i|oRD[27]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~285_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~284_combout\ & ((\data_i|rMEM[27][27]~q\))) # (!\data_i|oRD[27]~284_combout\ & (\data_i|rMEM[26][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[26][27]~q\,
	datac => \data_i|rMEM[27][27]~q\,
	datad => \data_i|oRD[27]~284_combout\,
	combout => \data_i|oRD[27]~285_combout\);

-- Location: FF_X35_Y16_N13
\data_i|rMEM[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][27]~q\);

-- Location: FF_X35_Y16_N31
\data_i|rMEM[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][27]~q\);

-- Location: FF_X32_Y9_N23
\data_i|rMEM[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][27]~q\);

-- Location: FF_X32_Y9_N25
\data_i|rMEM[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][27]~q\);

-- Location: LCCOMB_X32_Y9_N24
\data_i|oRD[27]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~288_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[17][27]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[16][27]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[17][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[16][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~288_combout\);

-- Location: LCCOMB_X35_Y16_N30
\data_i|oRD[27]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~289_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~288_combout\ & ((\data_i|rMEM[25][27]~q\))) # (!\data_i|oRD[27]~288_combout\ & (\data_i|rMEM[24][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[25][27]~q\,
	datad => \data_i|oRD[27]~288_combout\,
	combout => \data_i|oRD[27]~289_combout\);

-- Location: FF_X34_Y12_N15
\data_i|rMEM[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][27]~q\);

-- Location: FF_X34_Y12_N13
\data_i|rMEM[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][27]~q\);

-- Location: LCCOMB_X30_Y8_N22
\data_i|rMEM[21][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[21][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[21][27]~feeder_combout\);

-- Location: FF_X30_Y8_N23
\data_i|rMEM[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[21][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][27]~q\);

-- Location: FF_X30_Y6_N15
\data_i|rMEM[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][27]~q\);

-- Location: LCCOMB_X30_Y6_N14
\data_i|oRD[27]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~286_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[21][27]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[20][27]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[20][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~286_combout\);

-- Location: LCCOMB_X34_Y12_N12
\data_i|oRD[27]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~287_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~286_combout\ & ((\data_i|rMEM[29][27]~q\))) # (!\data_i|oRD[27]~286_combout\ & (\data_i|rMEM[28][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[28][27]~q\,
	datac => \data_i|rMEM[29][27]~q\,
	datad => \data_i|oRD[27]~286_combout\,
	combout => \data_i|oRD[27]~287_combout\);

-- Location: LCCOMB_X35_Y15_N12
\data_i|oRD[27]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~290_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[27]~287_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[27]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[27]~289_combout\,
	datad => \data_i|oRD[27]~287_combout\,
	combout => \data_i|oRD[27]~290_combout\);

-- Location: LCCOMB_X35_Y15_N6
\data_i|oRD[27]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~293_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[27]~290_combout\ & (\data_i|oRD[27]~292_combout\)) # (!\data_i|oRD[27]~290_combout\ & ((\data_i|oRD[27]~285_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[27]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[27]~292_combout\,
	datac => \data_i|oRD[27]~285_combout\,
	datad => \data_i|oRD[27]~290_combout\,
	combout => \data_i|oRD[27]~293_combout\);

-- Location: LCCOMB_X35_Y15_N8
\data_i|oRD[27]~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~304_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[27]~293_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (\data_i|oRD[27]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[27]~303_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|oRD[27]~293_combout\,
	combout => \data_i|oRD[27]~304_combout\);

-- Location: FF_X28_Y18_N19
\data_i|rMEM[37][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][27]~q\);

-- Location: FF_X28_Y18_N25
\data_i|rMEM[39][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][27]~q\);

-- Location: LCCOMB_X28_Y18_N18
\data_i|oRD[27]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~281_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[39][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[37][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][27]~q\,
	datad => \data_i|rMEM[39][27]~q\,
	combout => \data_i|oRD[27]~281_combout\);

-- Location: FF_X28_Y15_N29
\data_i|rMEM[45][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][27]~q\);

-- Location: FF_X28_Y15_N11
\data_i|rMEM[47][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][27]~q\);

-- Location: LCCOMB_X28_Y15_N10
\data_i|oRD[27]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~282_combout\ = (\data_i|oRD[27]~281_combout\ & (((\data_i|rMEM[47][27]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[27]~281_combout\ & (\data_i|rMEM[45][27]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[27]~281_combout\,
	datab => \data_i|rMEM[45][27]~q\,
	datac => \data_i|rMEM[47][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[27]~282_combout\);

-- Location: LCCOMB_X21_Y15_N16
\data_i|rMEM[46][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[46][27]~feeder_combout\);

-- Location: FF_X21_Y15_N17
\data_i|rMEM[46][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][27]~q\);

-- Location: FF_X22_Y15_N21
\data_i|rMEM[44][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][27]~q\);

-- Location: FF_X22_Y7_N13
\data_i|rMEM[36][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][27]~q\);

-- Location: FF_X22_Y7_N11
\data_i|rMEM[38][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][27]~q\);

-- Location: LCCOMB_X22_Y7_N12
\data_i|oRD[27]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~274_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[38][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[36][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[36][27]~q\,
	datad => \data_i|rMEM[38][27]~q\,
	combout => \data_i|oRD[27]~274_combout\);

-- Location: LCCOMB_X22_Y15_N20
\data_i|oRD[27]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~275_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~274_combout\ & (\data_i|rMEM[46][27]~q\)) # (!\data_i|oRD[27]~274_combout\ & ((\data_i|rMEM[44][27]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][27]~q\,
	datad => \data_i|oRD[27]~274_combout\,
	combout => \data_i|oRD[27]~275_combout\);

-- Location: LCCOMB_X26_Y17_N0
\data_i|rMEM[41][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[41][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[41][27]~feeder_combout\);

-- Location: FF_X26_Y17_N1
\data_i|rMEM[41][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[41][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][27]~q\);

-- Location: FF_X27_Y15_N23
\data_i|rMEM[43][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][27]~q\);

-- Location: LCCOMB_X24_Y13_N14
\data_i|rMEM[35][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[35][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[35][27]~feeder_combout\);

-- Location: FF_X24_Y13_N15
\data_i|rMEM[35][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[35][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][27]~q\);

-- Location: FF_X26_Y13_N21
\data_i|rMEM[33][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][27]~q\);

-- Location: LCCOMB_X26_Y13_N20
\data_i|oRD[27]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~276_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][27]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[35][27]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[33][27]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[27]~276_combout\);

-- Location: LCCOMB_X27_Y15_N22
\data_i|oRD[27]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~277_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~276_combout\ & ((\data_i|rMEM[43][27]~q\))) # (!\data_i|oRD[27]~276_combout\ & (\data_i|rMEM[41][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[41][27]~q\,
	datac => \data_i|rMEM[43][27]~q\,
	datad => \data_i|oRD[27]~276_combout\,
	combout => \data_i|oRD[27]~277_combout\);

-- Location: LCCOMB_X24_Y15_N8
\data_i|rMEM[40][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[40][27]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(27),
	combout => \data_i|rMEM[40][27]~feeder_combout\);

-- Location: FF_X24_Y15_N9
\data_i|rMEM[40][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[40][27]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][27]~q\);

-- Location: FF_X27_Y15_N13
\data_i|rMEM[42][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][27]~q\);

-- Location: FF_X22_Y10_N9
\data_i|rMEM[32][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][27]~q\);

-- Location: FF_X24_Y10_N11
\data_i|rMEM[34][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][27]~q\);

-- Location: LCCOMB_X22_Y10_N8
\data_i|oRD[27]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~278_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][27]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[32][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][27]~q\,
	datad => \data_i|rMEM[34][27]~q\,
	combout => \data_i|oRD[27]~278_combout\);

-- Location: LCCOMB_X27_Y15_N12
\data_i|oRD[27]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~279_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[27]~278_combout\ & ((\data_i|rMEM[42][27]~q\))) # (!\data_i|oRD[27]~278_combout\ & (\data_i|rMEM[40][27]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[27]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[40][27]~q\,
	datac => \data_i|rMEM[42][27]~q\,
	datad => \data_i|oRD[27]~278_combout\,
	combout => \data_i|oRD[27]~279_combout\);

-- Location: LCCOMB_X35_Y15_N28
\data_i|oRD[27]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~280_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[27]~277_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[27]~279_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[27]~277_combout\,
	datad => \data_i|oRD[27]~279_combout\,
	combout => \data_i|oRD[27]~280_combout\);

-- Location: LCCOMB_X35_Y15_N18
\data_i|oRD[27]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~283_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[27]~280_combout\ & (\data_i|oRD[27]~282_combout\)) # (!\data_i|oRD[27]~280_combout\ & ((\data_i|oRD[27]~275_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[27]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[27]~282_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[27]~275_combout\,
	datad => \data_i|oRD[27]~280_combout\,
	combout => \data_i|oRD[27]~283_combout\);

-- Location: LCCOMB_X35_Y15_N0
\data_i|oRD[27]~315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~315_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[27]~304_combout\ & (\data_i|oRD[27]~314_combout\)) # (!\data_i|oRD[27]~304_combout\ & ((\data_i|oRD[27]~283_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[27]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[27]~314_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[27]~304_combout\,
	datad => \data_i|oRD[27]~283_combout\,
	combout => \data_i|oRD[27]~315_combout\);

-- Location: LCCOMB_X35_Y15_N22
\data_i|oRD[27]~1413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[27]~1413_combout\ = (\cu_mem|Mux22~0_combout\ & (\cu_mem|Mux23~1_combout\ & \data_i|oRD[27]~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux22~0_combout\,
	datac => \cu_mem|Mux23~1_combout\,
	datad => \data_i|oRD[27]~315_combout\,
	combout => \data_i|oRD[27]~1413_combout\);

-- Location: FF_X35_Y15_N23
\reg_pipeline|r_d_wb|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[27]~1413_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(27));

-- Location: LCCOMB_X38_Y9_N14
\alu_i|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~16_combout\ = (!\reg_pipeline|r_y_mem|sREG[24]~71_combout\ & (((\cu_alu|Mux22~7_combout\) # (\cu_alu|Mux24~8_combout\)) # (!\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~71_combout\,
	datad => \cu_alu|Mux24~8_combout\,
	combout => \alu_i|Mux6~16_combout\);

-- Location: FF_X43_Y15_N29
\regf_i|r6_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(27));

-- Location: FF_X43_Y15_N11
\regf_i|r4_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(27));

-- Location: LCCOMB_X43_Y15_N28
\regf_i|Mux35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux35~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16)) # ((\regf_i|r6_i|sREG\(27))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r4_i|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r6_i|sREG\(27),
	datad => \regf_i|r4_i|sREG\(27),
	combout => \regf_i|Mux35~0_combout\);

-- Location: FF_X42_Y15_N17
\regf_i|r7_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(27));

-- Location: LCCOMB_X42_Y15_N26
\regf_i|Mux35~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux35~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux35~0_combout\ & ((\regf_i|r7_i|sREG\(27)))) # (!\regf_i|Mux35~0_combout\ & (\regf_i|r5_i|sREG\(27))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|Mux35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|Mux35~0_combout\,
	datac => \regf_i|r5_i|sREG\(27),
	datad => \regf_i|r7_i|sREG\(27),
	combout => \regf_i|Mux35~1_combout\);

-- Location: LCCOMB_X41_Y15_N2
\regf_i|Mux35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux35~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(27)))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- (\regf_i|r0_i|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r0_i|sREG\(27),
	datad => \regf_i|r1_i|sREG\(27),
	combout => \regf_i|Mux35~2_combout\);

-- Location: LCCOMB_X44_Y15_N16
\regf_i|Mux35~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux35~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux35~2_combout\ & (\regf_i|r3_i|sREG\(27))) # (!\regf_i|Mux35~2_combout\ & ((\regf_i|r2_i|sREG\(27)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(27),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(27),
	datad => \regf_i|Mux35~2_combout\,
	combout => \regf_i|Mux35~3_combout\);

-- Location: LCCOMB_X44_Y9_N8
\regf_i|Mux35~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux35~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux35~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux35~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux35~1_combout\,
	datad => \regf_i|Mux35~3_combout\,
	combout => \regf_i|Mux35~4_combout\);

-- Location: FF_X44_Y9_N9
\reg_pipeline|r_a_alu|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux35~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(27));

-- Location: LCCOMB_X42_Y9_N20
\alu_i|Add0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~52_combout\ = ((\reg_pipeline|r_a_alu|sREG\(26) $ (\reg_pipeline|r_b_alu|sREG\(26) $ (!\alu_i|Add0~51\)))) # (GND)
-- \alu_i|Add0~53\ = CARRY((\reg_pipeline|r_a_alu|sREG\(26) & ((\reg_pipeline|r_b_alu|sREG\(26)) # (!\alu_i|Add0~51\))) # (!\reg_pipeline|r_a_alu|sREG\(26) & (\reg_pipeline|r_b_alu|sREG\(26) & !\alu_i|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(26),
	datab => \reg_pipeline|r_b_alu|sREG\(26),
	datad => VCC,
	cin => \alu_i|Add0~51\,
	combout => \alu_i|Add0~52_combout\,
	cout => \alu_i|Add0~53\);

-- Location: LCCOMB_X42_Y9_N22
\alu_i|Add0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~54_combout\ = (\reg_pipeline|r_b_alu|sREG\(27) & ((\reg_pipeline|r_a_alu|sREG\(27) & (\alu_i|Add0~53\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(27) & (!\alu_i|Add0~53\)))) # (!\reg_pipeline|r_b_alu|sREG\(27) & ((\reg_pipeline|r_a_alu|sREG\(27) & 
-- (!\alu_i|Add0~53\)) # (!\reg_pipeline|r_a_alu|sREG\(27) & ((\alu_i|Add0~53\) # (GND)))))
-- \alu_i|Add0~55\ = CARRY((\reg_pipeline|r_b_alu|sREG\(27) & (!\reg_pipeline|r_a_alu|sREG\(27) & !\alu_i|Add0~53\)) # (!\reg_pipeline|r_b_alu|sREG\(27) & ((!\alu_i|Add0~53\) # (!\reg_pipeline|r_a_alu|sREG\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(27),
	datab => \reg_pipeline|r_a_alu|sREG\(27),
	datad => VCC,
	cin => \alu_i|Add0~53\,
	combout => \alu_i|Add0~54_combout\,
	cout => \alu_i|Add0~55\);

-- Location: LCCOMB_X41_Y9_N14
\alu_i|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~46_combout\ = (\reg_pipeline|r_a_alu|sREG\(23) & ((\reg_pipeline|r_b_alu|sREG\(23) & (!\alu_i|Add1~45\)) # (!\reg_pipeline|r_b_alu|sREG\(23) & (\alu_i|Add1~45\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(23) & ((\reg_pipeline|r_b_alu|sREG\(23) & 
-- ((\alu_i|Add1~45\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(23) & (!\alu_i|Add1~45\))))
-- \alu_i|Add1~47\ = CARRY((\reg_pipeline|r_a_alu|sREG\(23) & (\reg_pipeline|r_b_alu|sREG\(23) & !\alu_i|Add1~45\)) # (!\reg_pipeline|r_a_alu|sREG\(23) & ((\reg_pipeline|r_b_alu|sREG\(23)) # (!\alu_i|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(23),
	datab => \reg_pipeline|r_b_alu|sREG\(23),
	datad => VCC,
	cin => \alu_i|Add1~45\,
	combout => \alu_i|Add1~46_combout\,
	cout => \alu_i|Add1~47\);

-- Location: LCCOMB_X41_Y9_N16
\alu_i|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~48_combout\ = ((\reg_pipeline|r_b_alu|sREG\(24) $ (\reg_pipeline|r_a_alu|sREG\(24) $ (\alu_i|Add1~47\)))) # (GND)
-- \alu_i|Add1~49\ = CARRY((\reg_pipeline|r_b_alu|sREG\(24) & (\reg_pipeline|r_a_alu|sREG\(24) & !\alu_i|Add1~47\)) # (!\reg_pipeline|r_b_alu|sREG\(24) & ((\reg_pipeline|r_a_alu|sREG\(24)) # (!\alu_i|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(24),
	datab => \reg_pipeline|r_a_alu|sREG\(24),
	datad => VCC,
	cin => \alu_i|Add1~47\,
	combout => \alu_i|Add1~48_combout\,
	cout => \alu_i|Add1~49\);

-- Location: LCCOMB_X41_Y9_N18
\alu_i|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~50_combout\ = (\reg_pipeline|r_a_alu|sREG\(25) & ((\reg_pipeline|r_b_alu|sREG\(25) & (!\alu_i|Add1~49\)) # (!\reg_pipeline|r_b_alu|sREG\(25) & (\alu_i|Add1~49\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(25) & ((\reg_pipeline|r_b_alu|sREG\(25) & 
-- ((\alu_i|Add1~49\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(25) & (!\alu_i|Add1~49\))))
-- \alu_i|Add1~51\ = CARRY((\reg_pipeline|r_a_alu|sREG\(25) & (\reg_pipeline|r_b_alu|sREG\(25) & !\alu_i|Add1~49\)) # (!\reg_pipeline|r_a_alu|sREG\(25) & ((\reg_pipeline|r_b_alu|sREG\(25)) # (!\alu_i|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(25),
	datab => \reg_pipeline|r_b_alu|sREG\(25),
	datad => VCC,
	cin => \alu_i|Add1~49\,
	combout => \alu_i|Add1~50_combout\,
	cout => \alu_i|Add1~51\);

-- Location: LCCOMB_X41_Y9_N20
\alu_i|Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~52_combout\ = ((\reg_pipeline|r_a_alu|sREG\(26) $ (\reg_pipeline|r_b_alu|sREG\(26) $ (\alu_i|Add1~51\)))) # (GND)
-- \alu_i|Add1~53\ = CARRY((\reg_pipeline|r_a_alu|sREG\(26) & ((!\alu_i|Add1~51\) # (!\reg_pipeline|r_b_alu|sREG\(26)))) # (!\reg_pipeline|r_a_alu|sREG\(26) & (!\reg_pipeline|r_b_alu|sREG\(26) & !\alu_i|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(26),
	datab => \reg_pipeline|r_b_alu|sREG\(26),
	datad => VCC,
	cin => \alu_i|Add1~51\,
	combout => \alu_i|Add1~52_combout\,
	cout => \alu_i|Add1~53\);

-- Location: LCCOMB_X41_Y9_N22
\alu_i|Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~54_combout\ = (\reg_pipeline|r_a_alu|sREG\(27) & ((\reg_pipeline|r_b_alu|sREG\(27) & (!\alu_i|Add1~53\)) # (!\reg_pipeline|r_b_alu|sREG\(27) & (\alu_i|Add1~53\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(27) & ((\reg_pipeline|r_b_alu|sREG\(27) & 
-- ((\alu_i|Add1~53\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(27) & (!\alu_i|Add1~53\))))
-- \alu_i|Add1~55\ = CARRY((\reg_pipeline|r_a_alu|sREG\(27) & (\reg_pipeline|r_b_alu|sREG\(27) & !\alu_i|Add1~53\)) # (!\reg_pipeline|r_a_alu|sREG\(27) & ((\reg_pipeline|r_b_alu|sREG\(27)) # (!\alu_i|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(27),
	datab => \reg_pipeline|r_b_alu|sREG\(27),
	datad => VCC,
	cin => \alu_i|Add1~53\,
	combout => \alu_i|Add1~54_combout\,
	cout => \alu_i|Add1~55\);

-- Location: LCCOMB_X43_Y7_N14
\alu_i|sSHR_s2[27]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[27]~46_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(30)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(28),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(30),
	combout => \alu_i|sSHR_s2[27]~46_combout\);

-- Location: FF_X41_Y15_N27
\regf_i|r0_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(29));

-- Location: FF_X41_Y15_N9
\regf_i|r1_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r1_i|sREG\(29));

-- Location: LCCOMB_X41_Y15_N8
\regf_i|Mux65~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux65~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(29)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(29) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(29),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(29),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux65~2_combout\);

-- Location: FF_X39_Y15_N15
\regf_i|r2_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(29));

-- Location: FF_X37_Y15_N29
\regf_i|r3_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(29));

-- Location: LCCOMB_X39_Y15_N4
\regf_i|Mux65~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux65~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux65~2_combout\ & ((\regf_i|r3_i|sREG\(29)))) # (!\regf_i|Mux65~2_combout\ & (\regf_i|r2_i|sREG\(29))))) # (!\sRA2[1]~0_combout\ & (\regf_i|Mux65~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|Mux65~2_combout\,
	datac => \regf_i|r2_i|sREG\(29),
	datad => \regf_i|r3_i|sREG\(29),
	combout => \regf_i|Mux65~3_combout\);

-- Location: FF_X38_Y16_N9
\regf_i|r5_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(29));

-- Location: FF_X38_Y15_N1
\regf_i|r6_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(29));

-- Location: FF_X38_Y15_N11
\regf_i|r4_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(29));

-- Location: LCCOMB_X38_Y15_N10
\regf_i|Mux65~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux65~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(29))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(29),
	datac => \regf_i|r4_i|sREG\(29),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux65~0_combout\);

-- Location: LCCOMB_X39_Y15_N20
\regf_i|Mux65~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux65~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux65~0_combout\ & ((\regf_i|r7_i|sREG\(29)))) # (!\regf_i|Mux65~0_combout\ & (\regf_i|r5_i|sREG\(29))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(29),
	datac => \regf_i|r7_i|sREG\(29),
	datad => \regf_i|Mux65~0_combout\,
	combout => \regf_i|Mux65~1_combout\);

-- Location: LCCOMB_X38_Y14_N26
\regf_i|Mux65~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux65~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux65~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux65~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux65~3_combout\,
	datad => \regf_i|Mux65~1_combout\,
	combout => \regf_i|Mux65~4_combout\);

-- Location: FF_X38_Y14_N27
\reg_pipeline|r_d_alu|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux65~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(29));

-- Location: LCCOMB_X37_Y14_N12
\reg_pipeline|r_d_mem|sREG[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[29]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(29),
	combout => \reg_pipeline|r_d_mem|sREG[29]~feeder_combout\);

-- Location: FF_X37_Y14_N13
\reg_pipeline|r_d_mem|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(29));

-- Location: FF_X28_Y8_N29
\data_i|rMEM[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][29]~q\);

-- Location: FF_X28_Y8_N19
\data_i|rMEM[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][29]~q\);

-- Location: FF_X32_Y8_N17
\data_i|rMEM[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][29]~q\);

-- Location: FF_X32_Y8_N23
\data_i|rMEM[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][29]~q\);

-- Location: LCCOMB_X32_Y8_N22
\data_i|oRD[29]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~197_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][29]~q\,
	datac => \data_i|rMEM[11][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~197_combout\);

-- Location: LCCOMB_X28_Y8_N18
\data_i|oRD[29]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~198_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~197_combout\ & ((\data_i|rMEM[31][29]~q\))) # (!\data_i|oRD[29]~197_combout\ & (\data_i|rMEM[27][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[27][29]~q\,
	datac => \data_i|rMEM[31][29]~q\,
	datad => \data_i|oRD[29]~197_combout\,
	combout => \data_i|oRD[29]~198_combout\);

-- Location: LCCOMB_X37_Y11_N24
\data_i|rMEM[24][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[24][29]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(29),
	combout => \data_i|rMEM[24][29]~feeder_combout\);

-- Location: FF_X37_Y11_N25
\data_i|rMEM[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[24][29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][29]~q\);

-- Location: FF_X36_Y11_N21
\data_i|rMEM[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][29]~q\);

-- Location: FF_X35_Y11_N25
\data_i|rMEM[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][29]~q\);

-- Location: FF_X35_Y11_N19
\data_i|rMEM[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][29]~q\);

-- Location: LCCOMB_X35_Y11_N24
\data_i|oRD[29]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~194_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[12][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[8][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[8][29]~q\,
	datad => \data_i|rMEM[12][29]~q\,
	combout => \data_i|oRD[29]~194_combout\);

-- Location: LCCOMB_X36_Y11_N20
\data_i|oRD[29]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~195_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~194_combout\ & ((\data_i|rMEM[28][29]~q\))) # (!\data_i|oRD[29]~194_combout\ & (\data_i|rMEM[24][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[24][29]~q\,
	datac => \data_i|rMEM[28][29]~q\,
	datad => \data_i|oRD[29]~194_combout\,
	combout => \data_i|oRD[29]~195_combout\);

-- Location: FF_X34_Y11_N11
\data_i|rMEM[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][29]~q\);

-- Location: FF_X34_Y11_N17
\data_i|rMEM[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][29]~q\);

-- Location: FF_X35_Y14_N1
\data_i|rMEM[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][29]~q\);

-- Location: FF_X35_Y14_N19
\data_i|rMEM[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][29]~q\);

-- Location: LCCOMB_X35_Y14_N18
\data_i|oRD[29]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~192_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][29]~q\,
	datac => \data_i|rMEM[10][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~192_combout\);

-- Location: LCCOMB_X34_Y11_N16
\data_i|oRD[29]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~193_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~192_combout\ & ((\data_i|rMEM[30][29]~q\))) # (!\data_i|oRD[29]~192_combout\ & (\data_i|rMEM[26][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][29]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[30][29]~q\,
	datad => \data_i|oRD[29]~192_combout\,
	combout => \data_i|oRD[29]~193_combout\);

-- Location: LCCOMB_X34_Y11_N2
\data_i|oRD[29]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~196_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[29]~193_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[29]~195_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[29]~195_combout\,
	datad => \data_i|oRD[29]~193_combout\,
	combout => \data_i|oRD[29]~196_combout\);

-- Location: FF_X33_Y13_N7
\data_i|rMEM[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][29]~q\);

-- Location: FF_X33_Y9_N7
\data_i|rMEM[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][29]~q\);

-- Location: FF_X33_Y9_N1
\data_i|rMEM[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][29]~q\);

-- Location: LCCOMB_X33_Y9_N0
\data_i|oRD[29]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~190_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[13][29]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[9][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[13][29]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[9][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[29]~190_combout\);

-- Location: FF_X33_Y13_N1
\data_i|rMEM[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][29]~q\);

-- Location: LCCOMB_X33_Y13_N0
\data_i|oRD[29]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~191_combout\ = (\data_i|oRD[29]~190_combout\ & ((\data_i|rMEM[29][29]~q\) # ((!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[29]~190_combout\ & (((\data_i|rMEM[25][29]~q\ & \reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[29][29]~q\,
	datab => \data_i|oRD[29]~190_combout\,
	datac => \data_i|rMEM[25][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~191_combout\);

-- Location: LCCOMB_X29_Y14_N6
\data_i|oRD[29]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~199_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[29]~196_combout\ & (\data_i|oRD[29]~198_combout\)) # (!\data_i|oRD[29]~196_combout\ & ((\data_i|oRD[29]~191_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[29]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[29]~198_combout\,
	datac => \data_i|oRD[29]~196_combout\,
	datad => \data_i|oRD[29]~191_combout\,
	combout => \data_i|oRD[29]~199_combout\);

-- Location: FF_X29_Y14_N13
\data_i|rMEM[58][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][29]~q\);

-- Location: FF_X28_Y14_N5
\data_i|rMEM[59][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][29]~q\);

-- Location: FF_X27_Y14_N31
\data_i|rMEM[43][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][29]~q\);

-- Location: FF_X27_Y14_N9
\data_i|rMEM[42][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][29]~q\);

-- Location: LCCOMB_X27_Y14_N8
\data_i|oRD[29]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~221_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[43][29]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[42][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[43][29]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[42][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[29]~221_combout\);

-- Location: LCCOMB_X28_Y14_N4
\data_i|oRD[29]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~222_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~221_combout\ & ((\data_i|rMEM[59][29]~q\))) # (!\data_i|oRD[29]~221_combout\ & (\data_i|rMEM[58][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][29]~q\,
	datac => \data_i|rMEM[59][29]~q\,
	datad => \data_i|oRD[29]~221_combout\,
	combout => \data_i|oRD[29]~222_combout\);

-- Location: FF_X25_Y14_N23
\data_i|rMEM[62][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][29]~q\);

-- Location: FF_X28_Y14_N27
\data_i|rMEM[63][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][29]~q\);

-- Location: FF_X26_Y14_N17
\data_i|rMEM[47][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][29]~q\);

-- Location: FF_X26_Y14_N19
\data_i|rMEM[46][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][29]~q\);

-- Location: LCCOMB_X26_Y14_N18
\data_i|oRD[29]~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~228_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[47][29]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[46][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[47][29]~q\,
	datac => \data_i|rMEM[46][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[29]~228_combout\);

-- Location: LCCOMB_X28_Y14_N26
\data_i|oRD[29]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~229_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~228_combout\ & ((\data_i|rMEM[63][29]~q\))) # (!\data_i|oRD[29]~228_combout\ & (\data_i|rMEM[62][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[62][29]~q\,
	datac => \data_i|rMEM[63][29]~q\,
	datad => \data_i|oRD[29]~228_combout\,
	combout => \data_i|oRD[29]~229_combout\);

-- Location: FF_X29_Y18_N9
\data_i|rMEM[60][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][29]~q\);

-- Location: FF_X29_Y17_N23
\data_i|rMEM[61][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][29]~q\);

-- Location: FF_X30_Y17_N15
\data_i|rMEM[45][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][29]~q\);

-- Location: FF_X30_Y17_N25
\data_i|rMEM[44][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][29]~q\);

-- Location: LCCOMB_X30_Y17_N24
\data_i|oRD[29]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~223_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[45][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[44][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[45][29]~q\,
	datac => \data_i|rMEM[44][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~223_combout\);

-- Location: LCCOMB_X29_Y17_N22
\data_i|oRD[29]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~224_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~223_combout\ & ((\data_i|rMEM[61][29]~q\))) # (!\data_i|oRD[29]~223_combout\ & (\data_i|rMEM[60][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[60][29]~q\,
	datac => \data_i|rMEM[61][29]~q\,
	datad => \data_i|oRD[29]~223_combout\,
	combout => \data_i|oRD[29]~224_combout\);

-- Location: FF_X28_Y17_N25
\data_i|rMEM[56][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][29]~q\);

-- Location: FF_X29_Y17_N1
\data_i|rMEM[57][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][29]~q\);

-- Location: FF_X26_Y17_N15
\data_i|rMEM[41][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][29]~q\);

-- Location: FF_X28_Y17_N31
\data_i|rMEM[40][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][29]~q\);

-- Location: LCCOMB_X28_Y17_N30
\data_i|oRD[29]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~225_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[41][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[40][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][29]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[40][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~225_combout\);

-- Location: LCCOMB_X29_Y17_N0
\data_i|oRD[29]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~226_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~225_combout\ & ((\data_i|rMEM[57][29]~q\))) # (!\data_i|oRD[29]~225_combout\ & (\data_i|rMEM[56][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[56][29]~q\,
	datac => \data_i|rMEM[57][29]~q\,
	datad => \data_i|oRD[29]~225_combout\,
	combout => \data_i|oRD[29]~226_combout\);

-- Location: LCCOMB_X29_Y17_N30
\data_i|oRD[29]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~227_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[29]~224_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[29]~226_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[29]~224_combout\,
	datad => \data_i|oRD[29]~226_combout\,
	combout => \data_i|oRD[29]~227_combout\);

-- Location: LCCOMB_X29_Y14_N2
\data_i|oRD[29]~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~230_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[29]~227_combout\ & ((\data_i|oRD[29]~229_combout\))) # (!\data_i|oRD[29]~227_combout\ & (\data_i|oRD[29]~222_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[29]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[29]~222_combout\,
	datac => \data_i|oRD[29]~229_combout\,
	datad => \data_i|oRD[29]~227_combout\,
	combout => \data_i|oRD[29]~230_combout\);

-- Location: LCCOMB_X24_Y13_N12
\data_i|rMEM[53][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[53][29]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(29),
	combout => \data_i|rMEM[53][29]~feeder_combout\);

-- Location: FF_X24_Y13_N13
\data_i|rMEM[53][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[53][29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][29]~q\);

-- Location: FF_X25_Y7_N21
\data_i|rMEM[55][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][29]~q\);

-- Location: FF_X26_Y7_N27
\data_i|rMEM[39][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][29]~q\);

-- Location: FF_X26_Y7_N29
\data_i|rMEM[37][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][29]~q\);

-- Location: LCCOMB_X26_Y7_N28
\data_i|oRD[29]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~207_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][29]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[37][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~207_combout\);

-- Location: LCCOMB_X25_Y7_N20
\data_i|oRD[29]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~208_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~207_combout\ & ((\data_i|rMEM[55][29]~q\))) # (!\data_i|oRD[29]~207_combout\ & (\data_i|rMEM[53][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[53][29]~q\,
	datac => \data_i|rMEM[55][29]~q\,
	datad => \data_i|oRD[29]~207_combout\,
	combout => \data_i|oRD[29]~208_combout\);

-- Location: FF_X27_Y13_N25
\data_i|rMEM[49][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][29]~q\);

-- Location: FF_X27_Y13_N27
\data_i|rMEM[51][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][29]~q\);

-- Location: LCCOMB_X24_Y13_N2
\data_i|rMEM[35][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[35][29]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(29),
	combout => \data_i|rMEM[35][29]~feeder_combout\);

-- Location: FF_X24_Y13_N3
\data_i|rMEM[35][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[35][29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][29]~q\);

-- Location: FF_X26_Y13_N15
\data_i|rMEM[33][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][29]~q\);

-- Location: LCCOMB_X26_Y13_N14
\data_i|oRD[29]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~202_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][29]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[35][29]~q\,
	datac => \data_i|rMEM[33][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[29]~202_combout\);

-- Location: LCCOMB_X27_Y13_N26
\data_i|oRD[29]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~203_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~202_combout\ & ((\data_i|rMEM[51][29]~q\))) # (!\data_i|oRD[29]~202_combout\ & (\data_i|rMEM[49][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][29]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][29]~q\,
	datad => \data_i|oRD[29]~202_combout\,
	combout => \data_i|oRD[29]~203_combout\);

-- Location: FF_X26_Y12_N9
\data_i|rMEM[48][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][29]~q\);

-- Location: FF_X29_Y14_N1
\data_i|rMEM[50][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][29]~q\);

-- Location: LCCOMB_X24_Y10_N0
\data_i|rMEM[34][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][29]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(29),
	combout => \data_i|rMEM[34][29]~feeder_combout\);

-- Location: FF_X24_Y10_N1
\data_i|rMEM[34][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][29]~q\);

-- Location: FF_X27_Y11_N25
\data_i|rMEM[32][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][29]~q\);

-- Location: LCCOMB_X27_Y11_N24
\data_i|oRD[29]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~204_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[34][29]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[32][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][29]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[32][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[29]~204_combout\);

-- Location: LCCOMB_X29_Y14_N0
\data_i|oRD[29]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~205_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~204_combout\ & ((\data_i|rMEM[50][29]~q\))) # (!\data_i|oRD[29]~204_combout\ & (\data_i|rMEM[48][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[48][29]~q\,
	datac => \data_i|rMEM[50][29]~q\,
	datad => \data_i|oRD[29]~204_combout\,
	combout => \data_i|oRD[29]~205_combout\);

-- Location: LCCOMB_X29_Y14_N14
\data_i|oRD[29]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~206_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[29]~203_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[29]~205_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[29]~203_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[29]~205_combout\,
	combout => \data_i|oRD[29]~206_combout\);

-- Location: LCCOMB_X24_Y9_N16
\data_i|rMEM[52][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[52][29]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(29),
	combout => \data_i|rMEM[52][29]~feeder_combout\);

-- Location: FF_X24_Y9_N17
\data_i|rMEM[52][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[52][29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][29]~q\);

-- Location: FF_X25_Y14_N21
\data_i|rMEM[54][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][29]~q\);

-- Location: LCCOMB_X22_Y7_N28
\data_i|rMEM[38][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[38][29]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(29),
	combout => \data_i|rMEM[38][29]~feeder_combout\);

-- Location: FF_X22_Y7_N29
\data_i|rMEM[38][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[38][29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][29]~q\);

-- Location: FF_X21_Y10_N13
\data_i|rMEM[36][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][29]~q\);

-- Location: LCCOMB_X21_Y10_N12
\data_i|oRD[29]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~200_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[38][29]~q\,
	datac => \data_i|rMEM[36][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~200_combout\);

-- Location: LCCOMB_X25_Y14_N20
\data_i|oRD[29]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~201_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~200_combout\ & ((\data_i|rMEM[54][29]~q\))) # (!\data_i|oRD[29]~200_combout\ & (\data_i|rMEM[52][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[52][29]~q\,
	datac => \data_i|rMEM[54][29]~q\,
	datad => \data_i|oRD[29]~200_combout\,
	combout => \data_i|oRD[29]~201_combout\);

-- Location: LCCOMB_X29_Y14_N4
\data_i|oRD[29]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~209_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[29]~206_combout\ & (\data_i|oRD[29]~208_combout\)) # (!\data_i|oRD[29]~206_combout\ & ((\data_i|oRD[29]~201_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[29]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[29]~208_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[29]~206_combout\,
	datad => \data_i|oRD[29]~201_combout\,
	combout => \data_i|oRD[29]~209_combout\);

-- Location: LCCOMB_X26_Y6_N22
\data_i|rMEM[22][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][29]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(29),
	combout => \data_i|rMEM[22][29]~feeder_combout\);

-- Location: FF_X26_Y6_N23
\data_i|rMEM[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][29]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][29]~q\);

-- Location: FF_X27_Y6_N29
\data_i|rMEM[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][29]~q\);

-- Location: FF_X28_Y5_N1
\data_i|rMEM[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][29]~q\);

-- Location: FF_X28_Y6_N27
\data_i|rMEM[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][29]~q\);

-- Location: LCCOMB_X28_Y6_N26
\data_i|oRD[29]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~217_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[7][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[6][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[7][29]~q\,
	datac => \data_i|rMEM[6][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~217_combout\);

-- Location: LCCOMB_X27_Y6_N28
\data_i|oRD[29]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~218_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~217_combout\ & ((\data_i|rMEM[23][29]~q\))) # (!\data_i|oRD[29]~217_combout\ & (\data_i|rMEM[22][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[22][29]~q\,
	datac => \data_i|rMEM[23][29]~q\,
	datad => \data_i|oRD[29]~217_combout\,
	combout => \data_i|oRD[29]~218_combout\);

-- Location: FF_X30_Y6_N25
\data_i|rMEM[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][29]~q\);

-- Location: FF_X29_Y6_N9
\data_i|rMEM[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][29]~q\);

-- Location: FF_X32_Y6_N1
\data_i|rMEM[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][29]~q\);

-- Location: FF_X28_Y6_N9
\data_i|rMEM[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][29]~q\);

-- Location: LCCOMB_X28_Y6_N8
\data_i|oRD[29]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~212_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[5][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[4][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[5][29]~q\,
	datac => \data_i|rMEM[4][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~212_combout\);

-- Location: LCCOMB_X29_Y6_N8
\data_i|oRD[29]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~213_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~212_combout\ & ((\data_i|rMEM[21][29]~q\))) # (!\data_i|oRD[29]~212_combout\ & (\data_i|rMEM[20][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[20][29]~q\,
	datac => \data_i|rMEM[21][29]~q\,
	datad => \data_i|oRD[29]~212_combout\,
	combout => \data_i|oRD[29]~213_combout\);

-- Location: FF_X33_Y5_N29
\data_i|rMEM[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][29]~q\);

-- Location: FF_X33_Y5_N7
\data_i|rMEM[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][29]~q\);

-- Location: FF_X32_Y5_N5
\data_i|rMEM[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][29]~q\);

-- Location: FF_X32_Y5_N15
\data_i|rMEM[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][29]~q\);

-- Location: LCCOMB_X32_Y5_N14
\data_i|oRD[29]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~214_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[1][29]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[0][29]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[1][29]~q\,
	datac => \data_i|rMEM[0][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[29]~214_combout\);

-- Location: LCCOMB_X33_Y5_N6
\data_i|oRD[29]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~215_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~214_combout\ & ((\data_i|rMEM[17][29]~q\))) # (!\data_i|oRD[29]~214_combout\ & (\data_i|rMEM[16][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[16][29]~q\,
	datac => \data_i|rMEM[17][29]~q\,
	datad => \data_i|oRD[29]~214_combout\,
	combout => \data_i|oRD[29]~215_combout\);

-- Location: LCCOMB_X29_Y14_N30
\data_i|oRD[29]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~216_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[29]~213_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[29]~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[29]~213_combout\,
	datad => \data_i|oRD[29]~215_combout\,
	combout => \data_i|oRD[29]~216_combout\);

-- Location: FF_X17_Y13_N1
\data_i|rMEM[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][29]~q\);

-- Location: FF_X17_Y13_N7
\data_i|rMEM[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][29]~q\);

-- Location: FF_X16_Y13_N5
\data_i|rMEM[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][29]~q\);

-- Location: FF_X16_Y13_N19
\data_i|rMEM[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][29]~q\);

-- Location: LCCOMB_X16_Y13_N18
\data_i|oRD[29]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~210_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[3][29]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[2][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[3][29]~q\,
	datac => \data_i|rMEM[2][29]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[29]~210_combout\);

-- Location: LCCOMB_X17_Y13_N6
\data_i|oRD[29]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~211_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[29]~210_combout\ & ((\data_i|rMEM[19][29]~q\))) # (!\data_i|oRD[29]~210_combout\ & (\data_i|rMEM[18][29]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[29]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[18][29]~q\,
	datac => \data_i|rMEM[19][29]~q\,
	datad => \data_i|oRD[29]~210_combout\,
	combout => \data_i|oRD[29]~211_combout\);

-- Location: LCCOMB_X29_Y14_N20
\data_i|oRD[29]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~219_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[29]~216_combout\ & (\data_i|oRD[29]~218_combout\)) # (!\data_i|oRD[29]~216_combout\ & ((\data_i|oRD[29]~211_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[29]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[29]~218_combout\,
	datac => \data_i|oRD[29]~216_combout\,
	datad => \data_i|oRD[29]~211_combout\,
	combout => \data_i|oRD[29]~219_combout\);

-- Location: LCCOMB_X29_Y14_N10
\data_i|oRD[29]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~220_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[29]~209_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|oRD[29]~219_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[29]~209_combout\,
	datad => \data_i|oRD[29]~219_combout\,
	combout => \data_i|oRD[29]~220_combout\);

-- Location: LCCOMB_X29_Y14_N24
\data_i|oRD[29]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~231_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[29]~220_combout\ & ((\data_i|oRD[29]~230_combout\))) # (!\data_i|oRD[29]~220_combout\ & (\data_i|oRD[29]~199_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[29]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[29]~199_combout\,
	datab => \data_i|oRD[29]~230_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|oRD[29]~220_combout\,
	combout => \data_i|oRD[29]~231_combout\);

-- Location: LCCOMB_X32_Y14_N26
\data_i|oRD[29]~1411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[29]~1411_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[29]~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[29]~231_combout\,
	combout => \data_i|oRD[29]~1411_combout\);

-- Location: FF_X32_Y14_N27
\reg_pipeline|r_d_wb|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[29]~1411_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(29));

-- Location: LCCOMB_X42_Y11_N16
\s_i_b_alu[29]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[29]~2_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux65~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux65~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux65~3_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \cu_rf|Mux22~8_combout\,
	datad => \regf_i|Mux65~1_combout\,
	combout => \s_i_b_alu[29]~2_combout\);

-- Location: FF_X42_Y11_N17
\reg_pipeline|r_b_alu|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[29]~2_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(29));

-- Location: LCCOMB_X42_Y9_N24
\alu_i|Add0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~56_combout\ = ((\reg_pipeline|r_b_alu|sREG\(28) $ (\reg_pipeline|r_a_alu|sREG\(28) $ (!\alu_i|Add0~55\)))) # (GND)
-- \alu_i|Add0~57\ = CARRY((\reg_pipeline|r_b_alu|sREG\(28) & ((\reg_pipeline|r_a_alu|sREG\(28)) # (!\alu_i|Add0~55\))) # (!\reg_pipeline|r_b_alu|sREG\(28) & (\reg_pipeline|r_a_alu|sREG\(28) & !\alu_i|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(28),
	datab => \reg_pipeline|r_a_alu|sREG\(28),
	datad => VCC,
	cin => \alu_i|Add0~55\,
	combout => \alu_i|Add0~56_combout\,
	cout => \alu_i|Add0~57\);

-- Location: LCCOMB_X42_Y9_N26
\alu_i|Add0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~58_combout\ = (\reg_pipeline|r_a_alu|sREG\(29) & ((\reg_pipeline|r_b_alu|sREG\(29) & (\alu_i|Add0~57\ & VCC)) # (!\reg_pipeline|r_b_alu|sREG\(29) & (!\alu_i|Add0~57\)))) # (!\reg_pipeline|r_a_alu|sREG\(29) & ((\reg_pipeline|r_b_alu|sREG\(29) & 
-- (!\alu_i|Add0~57\)) # (!\reg_pipeline|r_b_alu|sREG\(29) & ((\alu_i|Add0~57\) # (GND)))))
-- \alu_i|Add0~59\ = CARRY((\reg_pipeline|r_a_alu|sREG\(29) & (!\reg_pipeline|r_b_alu|sREG\(29) & !\alu_i|Add0~57\)) # (!\reg_pipeline|r_a_alu|sREG\(29) & ((!\alu_i|Add0~57\) # (!\reg_pipeline|r_b_alu|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(29),
	datab => \reg_pipeline|r_b_alu|sREG\(29),
	datad => VCC,
	cin => \alu_i|Add0~57\,
	combout => \alu_i|Add0~58_combout\,
	cout => \alu_i|Add0~59\);

-- Location: LCCOMB_X41_Y9_N24
\alu_i|Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~56_combout\ = ((\reg_pipeline|r_b_alu|sREG\(28) $ (\reg_pipeline|r_a_alu|sREG\(28) $ (\alu_i|Add1~55\)))) # (GND)
-- \alu_i|Add1~57\ = CARRY((\reg_pipeline|r_b_alu|sREG\(28) & (\reg_pipeline|r_a_alu|sREG\(28) & !\alu_i|Add1~55\)) # (!\reg_pipeline|r_b_alu|sREG\(28) & ((\reg_pipeline|r_a_alu|sREG\(28)) # (!\alu_i|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(28),
	datab => \reg_pipeline|r_a_alu|sREG\(28),
	datad => VCC,
	cin => \alu_i|Add1~55\,
	combout => \alu_i|Add1~56_combout\,
	cout => \alu_i|Add1~57\);

-- Location: LCCOMB_X41_Y9_N26
\alu_i|Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~58_combout\ = (\reg_pipeline|r_a_alu|sREG\(29) & ((\reg_pipeline|r_b_alu|sREG\(29) & (!\alu_i|Add1~57\)) # (!\reg_pipeline|r_b_alu|sREG\(29) & (\alu_i|Add1~57\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(29) & ((\reg_pipeline|r_b_alu|sREG\(29) & 
-- ((\alu_i|Add1~57\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(29) & (!\alu_i|Add1~57\))))
-- \alu_i|Add1~59\ = CARRY((\reg_pipeline|r_a_alu|sREG\(29) & (\reg_pipeline|r_b_alu|sREG\(29) & !\alu_i|Add1~57\)) # (!\reg_pipeline|r_a_alu|sREG\(29) & ((\reg_pipeline|r_b_alu|sREG\(29)) # (!\alu_i|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(29),
	datab => \reg_pipeline|r_b_alu|sREG\(29),
	datad => VCC,
	cin => \alu_i|Add1~57\,
	combout => \alu_i|Add1~58_combout\,
	cout => \alu_i|Add1~59\);

-- Location: LCCOMB_X42_Y8_N30
\alu_i|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & ((\cu_alu|Mux22~7_combout\) # ((\alu_i|Add1~58_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & (!\cu_alu|Mux22~7_combout\ & (\alu_i|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~47_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \alu_i|Add0~58_combout\,
	datad => \alu_i|Add1~58_combout\,
	combout => \alu_i|Mux2~7_combout\);

-- Location: LCCOMB_X42_Y11_N14
\alu_i|Equal0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~22_combout\ = \reg_pipeline|r_a_alu|sREG\(29) $ (\reg_pipeline|r_b_alu|sREG\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(29),
	datad => \reg_pipeline|r_b_alu|sREG\(29),
	combout => \alu_i|Equal0~22_combout\);

-- Location: LCCOMB_X43_Y6_N10
\alu_i|sSHL_s2[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[4]~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(2))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datac => \reg_pipeline|r_a_alu|sREG\(4),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[4]~4_combout\);

-- Location: LCCOMB_X43_Y6_N6
\alu_i|sSHL_s2[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[5]~6_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(3))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(3),
	datac => \reg_pipeline|r_a_alu|sREG\(5),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[5]~6_combout\);

-- Location: LCCOMB_X43_Y6_N16
\alu_i|sSHL_s2[5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[5]~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[4]~4_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s2[4]~4_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHL_s2[5]~6_combout\,
	combout => \alu_i|sSHL_s2[5]~7_combout\);

-- Location: LCCOMB_X44_Y5_N16
\alu_i|sSHL_s4[13]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[13]~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (!\reg_pipeline|r_b_alu|sREG\(1) & ((\alu_i|sSHL_s1[1]~0_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (((\alu_i|sSHL_s2[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHL_s2[5]~7_combout\,
	datad => \alu_i|sSHL_s1[1]~0_combout\,
	combout => \alu_i|sSHL_s4[13]~5_combout\);

-- Location: LCCOMB_X43_Y8_N8
\alu_i|sSHL_s2[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[8]~13_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(6)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(8),
	datac => \reg_pipeline|r_a_alu|sREG\(6),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[8]~13_combout\);

-- Location: LCCOMB_X43_Y8_N6
\alu_i|sSHL_s2[9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[9]~15_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(7))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(7),
	datad => \reg_pipeline|r_a_alu|sREG\(9),
	combout => \alu_i|sSHL_s2[9]~15_combout\);

-- Location: LCCOMB_X43_Y8_N24
\alu_i|sSHL_s2[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[9]~16_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[8]~13_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[9]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[8]~13_combout\,
	datad => \alu_i|sSHL_s2[9]~15_combout\,
	combout => \alu_i|sSHL_s2[9]~16_combout\);

-- Location: LCCOMB_X43_Y8_N4
\alu_i|sSHL_s2[13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[13]~21_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(10))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(10),
	datad => \reg_pipeline|r_a_alu|sREG\(12),
	combout => \alu_i|sSHL_s2[13]~21_combout\);

-- Location: LCCOMB_X44_Y10_N28
\alu_i|sSHL_s2[14]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[14]~23_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(11))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(11),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(13),
	combout => \alu_i|sSHL_s2[14]~23_combout\);

-- Location: LCCOMB_X44_Y5_N4
\alu_i|sSHL_s2[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[13]~24_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[13]~21_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[14]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[13]~21_combout\,
	datad => \alu_i|sSHL_s2[14]~23_combout\,
	combout => \alu_i|sSHL_s2[13]~24_combout\);

-- Location: LCCOMB_X44_Y5_N10
\alu_i|sSHL_s3[13]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[13]~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[9]~16_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[13]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHL_s2[9]~16_combout\,
	datac => \alu_i|sSHL_s2[13]~24_combout\,
	combout => \alu_i|sSHL_s3[13]~5_combout\);

-- Location: LCCOMB_X44_Y5_N24
\alu_i|sSHL_s4[13]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[13]~17_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHL_s4[13]~5_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHL_s3[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHL_s4[13]~5_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \alu_i|sSHL_s3[13]~5_combout\,
	combout => \alu_i|sSHL_s4[13]~17_combout\);

-- Location: LCCOMB_X46_Y7_N12
\alu_i|sSHL_s1[27]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s1[27]~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(26))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(26),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(27),
	combout => \alu_i|sSHL_s1[27]~2_combout\);

-- Location: LCCOMB_X46_Y7_N6
\alu_i|sSHL_s1[29]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s1[29]~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(28))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(28),
	datad => \reg_pipeline|r_a_alu|sREG\(29),
	combout => \alu_i|sSHL_s1[29]~4_combout\);

-- Location: LCCOMB_X44_Y7_N8
\alu_i|sSHL_s2[25]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[25]~45_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(22))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(22),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(24),
	combout => \alu_i|sSHL_s2[25]~45_combout\);

-- Location: LCCOMB_X46_Y7_N24
\alu_i|sSHL_s2[25]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[25]~47_combout\ = (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(23))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_a_alu|sREG\(23),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(25),
	combout => \alu_i|sSHL_s2[25]~47_combout\);

-- Location: LCCOMB_X46_Y7_N2
\alu_i|sSHL_s2[25]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[25]~48_combout\ = (\alu_i|sSHL_s2[25]~47_combout\) # ((\reg_pipeline|r_b_alu|sREG\(0) & \alu_i|sSHL_s2[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[25]~45_combout\,
	datad => \alu_i|sSHL_s2[25]~47_combout\,
	combout => \alu_i|sSHL_s2[25]~48_combout\);

-- Location: LCCOMB_X43_Y7_N24
\reg_pipeline|r_y_mem|sREG[2]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~44_combout\ = (\reg_pipeline|r_b_alu|sREG\(3)) # ((\reg_pipeline|r_b_alu|sREG\(1) & !\reg_pipeline|r_b_alu|sREG\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \reg_pipeline|r_y_mem|sREG[2]~44_combout\);

-- Location: LCCOMB_X46_Y7_N8
\alu_i|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & (((!\alu_i|sSHL_s4[2]~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|sSHL_s4[2]~2_combout\ & (\alu_i|sSHL_s1[29]~4_combout\)) # (!\alu_i|sSHL_s4[2]~2_combout\ & 
-- ((\alu_i|sSHL_s2[25]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s1[29]~4_combout\,
	datab => \alu_i|sSHL_s2[25]~48_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datad => \alu_i|sSHL_s4[2]~2_combout\,
	combout => \alu_i|Mux2~2_combout\);

-- Location: LCCOMB_X44_Y7_N26
\alu_i|sSHL_s2[22]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[22]~39_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(19))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(21),
	combout => \alu_i|sSHL_s2[22]~39_combout\);

-- Location: LCCOMB_X44_Y7_N16
\alu_i|sSHL_s2[21]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[21]~37_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(18)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(20),
	datad => \reg_pipeline|r_a_alu|sREG\(18),
	combout => \alu_i|sSHL_s2[21]~37_combout\);

-- Location: LCCOMB_X44_Y7_N28
\alu_i|sSHL_s2[21]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[21]~40_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[21]~37_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[22]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[22]~39_combout\,
	datad => \alu_i|sSHL_s2[21]~37_combout\,
	combout => \alu_i|sSHL_s2[21]~40_combout\);

-- Location: LCCOMB_X44_Y10_N10
\alu_i|sSHL_s2[18]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[18]~31_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(15)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(17),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(15),
	combout => \alu_i|sSHL_s2[18]~31_combout\);

-- Location: LCCOMB_X44_Y8_N24
\alu_i|sSHL_s2[17]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[17]~29_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(14))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(14),
	datac => \reg_pipeline|r_a_alu|sREG\(16),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[17]~29_combout\);

-- Location: LCCOMB_X44_Y8_N6
\alu_i|sSHL_s2[17]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[17]~32_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[17]~29_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[18]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[18]~31_combout\,
	datad => \alu_i|sSHL_s2[17]~29_combout\,
	combout => \alu_i|sSHL_s2[17]~32_combout\);

-- Location: LCCOMB_X44_Y5_N8
\alu_i|sSHL_s3[21]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[21]~13_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[17]~32_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[21]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[21]~40_combout\,
	datad => \alu_i|sSHL_s2[17]~32_combout\,
	combout => \alu_i|sSHL_s3[21]~13_combout\);

-- Location: LCCOMB_X46_Y7_N22
\alu_i|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~3_combout\ = (\alu_i|Mux2~2_combout\ & (((\alu_i|sSHL_s3[21]~13_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\)))) # (!\alu_i|Mux2~2_combout\ & (\alu_i|sSHL_s1[27]~2_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s1[27]~2_combout\,
	datab => \alu_i|Mux2~2_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datad => \alu_i|sSHL_s3[21]~13_combout\,
	combout => \alu_i|Mux2~3_combout\);

-- Location: LCCOMB_X42_Y5_N10
\alu_i|sSHR_s2[29]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[29]~26_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(30)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(29),
	datad => \reg_pipeline|r_a_alu|sREG\(30),
	combout => \alu_i|sSHR_s2[29]~26_combout\);

-- Location: LCCOMB_X42_Y5_N0
\alu_i|sSHR_s2[29]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[29]~27_combout\ = (\alu_i|sSHR_s2[29]~26_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(31) & !\reg_pipeline|r_b_alu|sREG\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHR_s2[29]~26_combout\,
	combout => \alu_i|sSHR_s2[29]~27_combout\);

-- Location: LCCOMB_X42_Y5_N24
\alu_i|sSHR_s4[29]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[29]~22_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSHR_s2[29]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s2[29]~27_combout\,
	combout => \alu_i|sSHR_s4[29]~22_combout\);

-- Location: LCCOMB_X38_Y5_N12
\alu_i|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~4_combout\ = (\cu_alu|Mux23~9_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(4) & \alu_i|sSHR_s4[29]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \alu_i|sSHR_s4[29]~22_combout\,
	combout => \alu_i|Mux2~4_combout\);

-- Location: LCCOMB_X38_Y5_N20
\reg_pipeline|r_y_mem|sREG[29]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[29]~72_combout\ = (\cu_alu|Mux23~9_combout\ & (((!\cu_alu|Mux26~5_combout\)))) # (!\cu_alu|Mux23~9_combout\ & (\cu_alu|Mux27~8_combout\ & ((!\cu_alu|Mux26~5_combout\) # (!\reg_pipeline|r_b_alu|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[29]~72_combout\);

-- Location: LCCOMB_X42_Y5_N16
\alu_i|sSRA_s4[29]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[29]~14_combout\ = (\alu_i|sSHR_s2[29]~26_combout\) # (((\reg_pipeline|r_a_alu|sREG\(31) & \reg_pipeline|r_b_alu|sREG\(1))) # (!\alu_i|sSHL_s4[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[29]~26_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \alu_i|sSHL_s4[2]~2_combout\,
	combout => \alu_i|sSRA_s4[29]~14_combout\);

-- Location: LCCOMB_X38_Y5_N18
\alu_i|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~5_combout\ = (\reg_pipeline|r_y_mem|sREG[29]~72_combout\ & ((\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & ((\alu_i|sSRA_s4[29]~14_combout\))) # (!\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & (\alu_i|Mux2~4_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[29]~72_combout\ & (((\reg_pipeline|r_y_mem|sREG[29]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux2~4_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[29]~72_combout\,
	datac => \alu_i|sSRA_s4[29]~14_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[29]~73_combout\,
	combout => \alu_i|Mux2~5_combout\);

-- Location: LCCOMB_X42_Y8_N16
\alu_i|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~6_combout\ = (\alu_i|Mux31~25_combout\ & ((\alu_i|Mux2~5_combout\ & (\alu_i|sSHL_s4[13]~17_combout\)) # (!\alu_i|Mux2~5_combout\ & ((\alu_i|Mux2~3_combout\))))) # (!\alu_i|Mux31~25_combout\ & (((\alu_i|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~25_combout\,
	datab => \alu_i|sSHL_s4[13]~17_combout\,
	datac => \alu_i|Mux2~3_combout\,
	datad => \alu_i|Mux2~5_combout\,
	combout => \alu_i|Mux2~6_combout\);

-- Location: LCCOMB_X42_Y8_N12
\alu_i|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~8_combout\ = (\alu_i|Mux2~7_combout\ & ((\alu_i|Equal0~22_combout\) # ((!\reg_pipeline|r_y_mem|sREG[29]~85_combout\)))) # (!\alu_i|Mux2~7_combout\ & (((\reg_pipeline|r_y_mem|sREG[29]~85_combout\ & \alu_i|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux2~7_combout\,
	datab => \alu_i|Equal0~22_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[29]~85_combout\,
	datad => \alu_i|Mux2~6_combout\,
	combout => \alu_i|Mux2~8_combout\);

-- Location: LCCOMB_X42_Y8_N22
\reg_pipeline|r_y_mem|sREG[29]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[29]~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & ((\alu_i|Mux2~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & (\alu_i|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~42_combout\,
	datab => \alu_i|Mux3~2_combout\,
	datad => \alu_i|Mux2~8_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[29]~2_combout\);

-- Location: LCCOMB_X42_Y8_N14
\alu_i|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(29)) # ((\reg_pipeline|r_a_alu|sREG\(29)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(29),
	datab => \reg_pipeline|r_a_alu|sREG\(29),
	datac => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux2~9_combout\);

-- Location: LCCOMB_X42_Y8_N24
\alu_i|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux2~9_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(29))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(29),
	datac => \alu_i|Mux2~9_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux2~10_combout\);

-- Location: LCCOMB_X42_Y8_N6
\alu_i|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~11_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(29) & (\reg_pipeline|r_b_alu|sREG\(29))) # (!\reg_pipeline|r_a_alu|sREG\(29) & (!\reg_pipeline|r_b_alu|sREG\(29) & !\alu_i|Mux2~10_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(29),
	datac => \reg_pipeline|r_b_alu|sREG\(29),
	datad => \alu_i|Mux2~10_combout\,
	combout => \alu_i|Mux2~11_combout\);

-- Location: LCCOMB_X42_Y8_N26
\alu_i|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux2~12_combout\ = ((\alu_i|Mux2~11_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & !\cu_alu|Mux22~7_combout\))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux22~7_combout\,
	datad => \alu_i|Mux2~11_combout\,
	combout => \alu_i|Mux2~12_combout\);

-- Location: FF_X42_Y8_N23
\reg_pipeline|r_y_mem|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_y_mem|sREG[29]~2_combout\,
	asdata => \alu_i|Mux2~12_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_alu|Mux24~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(29));

-- Location: FF_X37_Y15_N27
\reg_pipeline|r_y_wb|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(29),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(29));

-- Location: LCCOMB_X37_Y15_N26
\Add0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~64_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(29))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(29),
	datac => \reg_pipeline|r_y_wb|sREG\(29),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~64_combout\);

-- Location: LCCOMB_X37_Y15_N28
\Add0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~65_combout\ = (\cu_wb|Mux23~10_combout\ & (((\Add0~64_combout\)))) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~64_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \Add0~64_combout\,
	datad => \Add0~54_combout\,
	combout => \Add0~65_combout\);

-- Location: FF_X39_Y15_N21
\regf_i|r7_i|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~65_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(29));

-- Location: LCCOMB_X38_Y15_N0
\regf_i|Mux33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux33~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (\reg_pipeline|r_ir_rf|sREG\(17))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r6_i|sREG\(29))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- ((\regf_i|r4_i|sREG\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(29),
	datad => \regf_i|r4_i|sREG\(29),
	combout => \regf_i|Mux33~0_combout\);

-- Location: LCCOMB_X38_Y16_N8
\regf_i|Mux33~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux33~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux33~0_combout\ & (\regf_i|r7_i|sREG\(29))) # (!\regf_i|Mux33~0_combout\ & ((\regf_i|r5_i|sREG\(29)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(29),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(29),
	datad => \regf_i|Mux33~0_combout\,
	combout => \regf_i|Mux33~1_combout\);

-- Location: LCCOMB_X41_Y15_N26
\regf_i|Mux33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux33~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(29))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(29),
	datac => \regf_i|r0_i|sREG\(29),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux33~2_combout\);

-- Location: LCCOMB_X39_Y15_N14
\regf_i|Mux33~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux33~3_combout\ = (\regf_i|Mux33~2_combout\ & (((\regf_i|r3_i|sREG\(29))) # (!\reg_pipeline|r_ir_rf|sREG\(17)))) # (!\regf_i|Mux33~2_combout\ & (\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r2_i|sREG\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux33~2_combout\,
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(29),
	datad => \regf_i|r3_i|sREG\(29),
	combout => \regf_i|Mux33~3_combout\);

-- Location: LCCOMB_X43_Y9_N8
\regf_i|Mux33~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux33~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux33~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux33~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux33~1_combout\,
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux33~3_combout\,
	combout => \regf_i|Mux33~4_combout\);

-- Location: FF_X43_Y9_N9
\reg_pipeline|r_a_alu|sREG[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux33~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(29));

-- Location: LCCOMB_X44_Y9_N16
\alu_i|sSHR_s2[27]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[27]~47_combout\ = (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(29))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(29),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(27),
	combout => \alu_i|sSHR_s2[27]~47_combout\);

-- Location: LCCOMB_X36_Y7_N20
\alu_i|sSHR_s3[27]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[27]~10_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[27]~46_combout\) # (\alu_i|sSHR_s2[27]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[27]~46_combout\,
	datad => \alu_i|sSHR_s2[27]~47_combout\,
	combout => \alu_i|sSHR_s3[27]~10_combout\);

-- Location: LCCOMB_X36_Y7_N26
\alu_i|sSHR_s4[19]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[19]~9_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_b_alu|sREG\(2) & (!\reg_pipeline|r_b_alu|sREG\(0) & \reg_pipeline|r_a_alu|sREG\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(31),
	combout => \alu_i|sSHR_s4[19]~9_combout\);

-- Location: LCCOMB_X35_Y7_N30
\alu_i|sSHR_s4[27]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[27]~19_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[27]~10_combout\) # (\alu_i|sSHR_s4[19]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHR_s3[27]~10_combout\,
	datad => \alu_i|sSHR_s4[19]~9_combout\,
	combout => \alu_i|sSHR_s4[27]~19_combout\);

-- Location: LCCOMB_X43_Y7_N26
\reg_pipeline|r_y_mem|sREG[24]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[24]~68_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # ((\reg_pipeline|r_b_alu|sREG\(2) & !\reg_pipeline|r_b_alu|sREG\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \reg_pipeline|r_y_mem|sREG[24]~68_combout\);

-- Location: LCCOMB_X44_Y7_N22
\alu_i|sSHL_s2[24]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[24]~43_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(21))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datad => \reg_pipeline|r_a_alu|sREG\(23),
	combout => \alu_i|sSHL_s2[24]~43_combout\);

-- Location: LCCOMB_X44_Y7_N10
\alu_i|sSHL_s2[23]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[23]~41_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(20)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(22),
	datac => \reg_pipeline|r_a_alu|sREG\(20),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[23]~41_combout\);

-- Location: LCCOMB_X44_Y7_N24
\alu_i|sSHL_s2[23]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[23]~44_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[23]~41_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[24]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[24]~43_combout\,
	datad => \alu_i|sSHL_s2[23]~41_combout\,
	combout => \alu_i|sSHL_s2[23]~44_combout\);

-- Location: LCCOMB_X38_Y7_N26
\reg_pipeline|r_y_mem|sREG[24]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[24]~67_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # (\reg_pipeline|r_b_alu|sREG\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \reg_pipeline|r_y_mem|sREG[24]~67_combout\);

-- Location: LCCOMB_X46_Y7_N30
\alu_i|sSHL_s2[27]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[27]~51_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(24))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_a_alu|sREG\(24),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(25),
	combout => \alu_i|sSHL_s2[27]~51_combout\);

-- Location: LCCOMB_X46_Y7_N14
\alu_i|sSHL_s2[27]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[27]~52_combout\ = (\alu_i|sSHL_s2[27]~51_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHL_s1[27]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHL_s2[27]~51_combout\,
	datad => \alu_i|sSHL_s1[27]~2_combout\,
	combout => \alu_i|sSHL_s2[27]~52_combout\);

-- Location: LCCOMB_X44_Y7_N14
\alu_i|sSHL_s2[20]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[20]~35_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(17)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datac => \reg_pipeline|r_a_alu|sREG\(17),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[20]~35_combout\);

-- Location: LCCOMB_X44_Y7_N0
\alu_i|sSHL_s2[19]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[19]~33_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(16))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(16),
	datad => \reg_pipeline|r_a_alu|sREG\(18),
	combout => \alu_i|sSHL_s2[19]~33_combout\);

-- Location: LCCOMB_X44_Y7_N4
\alu_i|sSHL_s2[19]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[19]~36_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[19]~33_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[20]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[20]~35_combout\,
	datad => \alu_i|sSHL_s2[19]~33_combout\,
	combout => \alu_i|sSHL_s2[19]~36_combout\);

-- Location: LCCOMB_X44_Y7_N18
\alu_i|sSHL_s3[19]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[19]~11_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[15]~28_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[19]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[19]~36_combout\,
	datad => \alu_i|sSHL_s2[15]~28_combout\,
	combout => \alu_i|sSHL_s3[19]~11_combout\);

-- Location: LCCOMB_X43_Y7_N12
\alu_i|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~2_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~67_combout\)) # (!\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & ((\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & ((\alu_i|sSHL_s3[19]~11_combout\))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & (\alu_i|sSHL_s2[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~68_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~67_combout\,
	datac => \alu_i|sSHL_s2[27]~52_combout\,
	datad => \alu_i|sSHL_s3[19]~11_combout\,
	combout => \alu_i|Mux4~2_combout\);

-- Location: LCCOMB_X43_Y8_N30
\alu_i|sSHL_s2[10]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[10]~17_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(8)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(10),
	datac => \reg_pipeline|r_a_alu|sREG\(8),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[10]~17_combout\);

-- Location: LCCOMB_X43_Y8_N28
\alu_i|sSHL_s2[12]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[12]~19_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(9))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(9),
	datac => \reg_pipeline|r_a_alu|sREG\(11),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[12]~19_combout\);

-- Location: LCCOMB_X43_Y8_N14
\alu_i|sSHL_s2[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[11]~20_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[10]~17_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[12]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[10]~17_combout\,
	datad => \alu_i|sSHL_s2[12]~19_combout\,
	combout => \alu_i|sSHL_s2[11]~20_combout\);

-- Location: LCCOMB_X41_Y7_N0
\alu_i|sSHL_s3[11]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[11]~3_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[7]~12_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s2[7]~12_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHL_s2[11]~20_combout\,
	combout => \alu_i|sSHL_s3[11]~3_combout\);

-- Location: LCCOMB_X41_Y7_N30
\alu_i|sSHL_s4[11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[11]~14_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[3]~10_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHL_s3[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[3]~10_combout\,
	datad => \alu_i|sSHL_s3[11]~3_combout\,
	combout => \alu_i|sSHL_s4[11]~14_combout\);

-- Location: LCCOMB_X37_Y9_N22
\alu_i|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & ((\alu_i|Mux4~2_combout\ & ((\alu_i|sSHL_s4[11]~14_combout\))) # (!\alu_i|Mux4~2_combout\ & (\alu_i|sSHL_s2[23]~44_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & 
-- (((\alu_i|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~68_combout\,
	datab => \alu_i|sSHL_s2[23]~44_combout\,
	datac => \alu_i|Mux4~2_combout\,
	datad => \alu_i|sSHL_s4[11]~14_combout\,
	combout => \alu_i|Mux4~3_combout\);

-- Location: LCCOMB_X38_Y10_N22
\alu_i|Equal0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~20_combout\ = \reg_pipeline|r_a_alu|sREG\(27) $ (\reg_pipeline|r_b_alu|sREG\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(27),
	datad => \reg_pipeline|r_b_alu|sREG\(27),
	combout => \alu_i|Equal0~20_combout\);

-- Location: LCCOMB_X37_Y5_N26
\reg_pipeline|r_y_mem|sREG[7]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~50_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # ((\reg_pipeline|r_b_alu|sREG\(3)) # ((\cu_alu|Mux23~9_combout\) # (!\cu_alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~50_combout\);

-- Location: LCCOMB_X36_Y7_N10
\alu_i|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~4_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~50_combout\) # ((\alu_i|sSHR_s3[27]~10_combout\) # ((\reg_pipeline|r_b_alu|sREG\(2) & \reg_pipeline|r_a_alu|sREG\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datac => \reg_pipeline|r_y_mem|sREG[7]~50_combout\,
	datad => \alu_i|sSHR_s3[27]~10_combout\,
	combout => \alu_i|Mux4~4_combout\);

-- Location: LCCOMB_X38_Y9_N2
\reg_pipeline|r_y_mem|sREG[24]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[24]~69_combout\ = (\cu_alu|Mux26~5_combout\ & (((\cu_alu|Mux23~9_combout\ & !\cu_alu|Mux27~8_combout\)) # (!\cu_alu|Mux25~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[24]~69_combout\);

-- Location: LCCOMB_X37_Y9_N28
\alu_i|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~5_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Equal0~20_combout\) # ((!\reg_pipeline|r_y_mem|sREG[24]~69_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\alu_i|Mux4~4_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[24]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datab => \alu_i|Equal0~20_combout\,
	datac => \alu_i|Mux4~4_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~69_combout\,
	combout => \alu_i|Mux4~5_combout\);

-- Location: LCCOMB_X37_Y9_N26
\alu_i|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~6_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\alu_i|Mux4~5_combout\ & (\alu_i|sSHR_s4[27]~19_combout\)) # (!\alu_i|Mux4~5_combout\ & ((\alu_i|Mux4~3_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & 
-- (((\alu_i|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[27]~19_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \alu_i|Mux4~3_combout\,
	datad => \alu_i|Mux4~5_combout\,
	combout => \alu_i|Mux4~6_combout\);

-- Location: LCCOMB_X36_Y9_N28
\reg_pipeline|r_y_mem|sREG[7]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~57_combout\ = (!\cu_alu|Mux24~8_combout\ & ((\cu_alu|Mux22~7_combout\) # (!\cu_alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux24~8_combout\,
	datad => \cu_alu|Mux27~8_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~57_combout\);

-- Location: LCCOMB_X38_Y9_N6
\reg_pipeline|r_y_mem|sREG[24]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[24]~70_combout\ = (!\alu_i|Mux15~0_combout\ & (((!\reg_pipeline|r_y_mem|sREG[7]~57_combout\) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\)) # (!\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datad => \alu_i|Mux15~0_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[24]~70_combout\);

-- Location: LCCOMB_X37_Y9_N4
\alu_i|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~7_combout\ = (!\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux22~7_combout\ & (!\reg_pipeline|r_b_alu|sREG\(27) & \cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(27),
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux4~7_combout\);

-- Location: LCCOMB_X37_Y9_N6
\alu_i|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_a_alu|sREG\(27)) # ((!\alu_i|Mux4~7_combout\ & \reg_pipeline|r_y_mem|sREG[2]~40_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & 
-- (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(27),
	datab => \alu_i|Mux4~7_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux4~8_combout\);

-- Location: LCCOMB_X37_Y9_N16
\alu_i|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(27) & (\reg_pipeline|r_a_alu|sREG\(27))) # (!\reg_pipeline|r_b_alu|sREG\(27) & (!\reg_pipeline|r_a_alu|sREG\(27) & !\alu_i|Mux4~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(27),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(27),
	datad => \alu_i|Mux4~8_combout\,
	combout => \alu_i|Mux4~9_combout\);

-- Location: LCCOMB_X37_Y9_N18
\alu_i|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~13_combout\ = ((\alu_i|Mux4~9_combout\) # ((!\cu_alu|Mux22~7_combout\ & \reg_pipeline|r_y_mem|sREG[24]~38_combout\))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux4~9_combout\,
	combout => \alu_i|Mux4~13_combout\);

-- Location: LCCOMB_X37_Y9_N10
\alu_i|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~10_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & ((\alu_i|Mux4~6_combout\) # ((!\reg_pipeline|r_y_mem|sREG[24]~70_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\reg_pipeline|r_y_mem|sREG[24]~70_combout\ & 
-- \alu_i|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux4~6_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~70_combout\,
	datad => \alu_i|Mux4~13_combout\,
	combout => \alu_i|Mux4~10_combout\);

-- Location: LCCOMB_X37_Y9_N24
\alu_i|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~11_combout\ = (\alu_i|Mux15~0_combout\ & ((\alu_i|Mux4~10_combout\ & (\alu_i|Add0~54_combout\)) # (!\alu_i|Mux4~10_combout\ & ((\alu_i|Add1~54_combout\))))) # (!\alu_i|Mux15~0_combout\ & (((\alu_i|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \alu_i|Add0~54_combout\,
	datac => \alu_i|Add1~54_combout\,
	datad => \alu_i|Mux4~10_combout\,
	combout => \alu_i|Mux4~11_combout\);

-- Location: LCCOMB_X37_Y9_N12
\alu_i|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux4~12_combout\ = ((\alu_i|Mux6~16_combout\ & \alu_i|Mux4~11_combout\)) # (!\alu_i|Mux27~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux27~13_combout\,
	datac => \alu_i|Mux6~16_combout\,
	datad => \alu_i|Mux4~11_combout\,
	combout => \alu_i|Mux4~12_combout\);

-- Location: FF_X37_Y9_N13
\reg_pipeline|r_y_mem|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux4~12_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(27));

-- Location: FF_X37_Y15_N31
\reg_pipeline|r_y_wb|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(27),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(27));

-- Location: LCCOMB_X37_Y15_N30
\Add0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~68_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(27))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(27),
	datac => \reg_pipeline|r_y_wb|sREG\(27),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~68_combout\);

-- Location: LCCOMB_X44_Y12_N30
\Add0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~69_combout\ = (\cu_wb|Mux22~11_combout\ & (\Add0~68_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\Add0~68_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \Add0~68_combout\,
	datac => \cu_wb|Mux23~10_combout\,
	datad => \Add0~50_combout\,
	combout => \Add0~69_combout\);

-- Location: FF_X42_Y15_N27
\regf_i|r5_i|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~69_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(27));

-- Location: LCCOMB_X43_Y15_N10
\regf_i|Mux67~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux67~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(27)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(27) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r6_i|sREG\(27),
	datac => \regf_i|r4_i|sREG\(27),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux67~0_combout\);

-- Location: LCCOMB_X42_Y15_N16
\regf_i|Mux67~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux67~1_combout\ = (\regf_i|Mux67~0_combout\ & (((\regf_i|r7_i|sREG\(27)) # (!\sRA2[0]~1_combout\)))) # (!\regf_i|Mux67~0_combout\ & (\regf_i|r5_i|sREG\(27) & ((\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(27),
	datab => \regf_i|Mux67~0_combout\,
	datac => \regf_i|r7_i|sREG\(27),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux67~1_combout\);

-- Location: LCCOMB_X43_Y11_N4
\s_i_b_alu[27]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[27]~4_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux67~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux67~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \regf_i|Mux67~1_combout\,
	datad => \regf_i|Mux67~3_combout\,
	combout => \s_i_b_alu[27]~4_combout\);

-- Location: FF_X43_Y11_N5
\reg_pipeline|r_b_alu|sREG[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[27]~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(27));

-- Location: LCCOMB_X42_Y8_N2
\alu_i|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & ((\cu_alu|Mux22~7_combout\) # ((\alu_i|Add1~56_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & (!\cu_alu|Mux22~7_combout\ & (\alu_i|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~47_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \alu_i|Add0~56_combout\,
	datad => \alu_i|Add1~56_combout\,
	combout => \alu_i|Mux3~8_combout\);

-- Location: LCCOMB_X46_Y7_N26
\alu_i|sSHL_s1[26]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s1[26]~1_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(25)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(26),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(25),
	combout => \alu_i|sSHL_s1[26]~1_combout\);

-- Location: LCCOMB_X43_Y7_N4
\alu_i|sSHL_s2[16]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[16]~30_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[16]~27_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[17]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[16]~27_combout\,
	datad => \alu_i|sSHL_s2[17]~29_combout\,
	combout => \alu_i|sSHL_s2[16]~30_combout\);

-- Location: LCCOMB_X43_Y7_N28
\alu_i|sSHL_s2[20]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[20]~38_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[20]~35_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[21]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[20]~35_combout\,
	datad => \alu_i|sSHL_s2[21]~37_combout\,
	combout => \alu_i|sSHL_s2[20]~38_combout\);

-- Location: LCCOMB_X43_Y7_N30
\alu_i|sSHL_s3[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[20]~12_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[16]~30_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[20]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[16]~30_combout\,
	datad => \alu_i|sSHL_s2[20]~38_combout\,
	combout => \alu_i|sSHL_s3[20]~12_combout\);

-- Location: LCCOMB_X44_Y7_N30
\alu_i|sSHL_s2[24]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[24]~46_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[24]~43_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[25]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s2[24]~43_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHL_s2[25]~45_combout\,
	combout => \alu_i|sSHL_s2[24]~46_combout\);

-- Location: LCCOMB_X46_Y7_N18
\alu_i|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~3_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & (((!\alu_i|sSHL_s4[2]~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|sSHL_s4[2]~2_combout\ & (\alu_i|sSHL_s1[28]~3_combout\)) # (!\alu_i|sSHL_s4[2]~2_combout\ & 
-- ((\alu_i|sSHL_s2[24]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datab => \alu_i|sSHL_s1[28]~3_combout\,
	datac => \alu_i|sSHL_s2[24]~46_combout\,
	datad => \alu_i|sSHL_s4[2]~2_combout\,
	combout => \alu_i|Mux3~3_combout\);

-- Location: LCCOMB_X46_Y7_N28
\alu_i|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~4_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|Mux3~3_combout\ & ((\alu_i|sSHL_s3[20]~12_combout\))) # (!\alu_i|Mux3~3_combout\ & (\alu_i|sSHL_s1[26]~1_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & 
-- (((\alu_i|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s1[26]~1_combout\,
	datab => \alu_i|sSHL_s3[20]~12_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datad => \alu_i|Mux3~3_combout\,
	combout => \alu_i|Mux3~4_combout\);

-- Location: LCCOMB_X43_Y8_N26
\alu_i|sSHL_s2[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[12]~22_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[12]~19_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[13]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[13]~21_combout\,
	datad => \alu_i|sSHL_s2[12]~19_combout\,
	combout => \alu_i|sSHL_s2[12]~22_combout\);

-- Location: LCCOMB_X39_Y6_N18
\alu_i|sSHL_s2[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[8]~14_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[7]~11_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[8]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[7]~11_combout\,
	datad => \alu_i|sSHL_s2[8]~13_combout\,
	combout => \alu_i|sSHL_s2[8]~14_combout\);

-- Location: LCCOMB_X39_Y6_N30
\alu_i|sSHL_s3[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[12]~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[8]~14_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[12]~22_combout\,
	datad => \alu_i|sSHL_s2[8]~14_combout\,
	combout => \alu_i|sSHL_s3[12]~4_combout\);

-- Location: LCCOMB_X42_Y6_N4
\alu_i|sSHL_s3[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[4]~0_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(0) & !\reg_pipeline|r_b_alu|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(0),
	datad => \reg_pipeline|r_b_alu|sREG\(0),
	combout => \alu_i|sSHL_s3[4]~0_combout\);

-- Location: LCCOMB_X43_Y6_N20
\alu_i|sSHL_s2[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[4]~3_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(1))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(3),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s2[4]~3_combout\);

-- Location: LCCOMB_X43_Y6_N28
\alu_i|sSHL_s2[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[4]~5_combout\ = (\alu_i|sSHL_s2[4]~3_combout\) # ((\alu_i|sSHL_s2[4]~4_combout\ & !\reg_pipeline|r_b_alu|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s2[4]~4_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHL_s2[4]~3_combout\,
	combout => \alu_i|sSHL_s2[4]~5_combout\);

-- Location: LCCOMB_X39_Y6_N0
\alu_i|sSHL_s4[12]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[12]~15_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s3[4]~0_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[4]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s3[4]~0_combout\,
	datad => \alu_i|sSHL_s2[4]~5_combout\,
	combout => \alu_i|sSHL_s4[12]~15_combout\);

-- Location: LCCOMB_X39_Y6_N8
\alu_i|sSHL_s4[12]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[12]~16_combout\ = (\alu_i|sSHL_s4[12]~15_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHL_s3[12]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHL_s3[12]~4_combout\,
	datad => \alu_i|sSHL_s4[12]~15_combout\,
	combout => \alu_i|sSHL_s4[12]~16_combout\);

-- Location: LCCOMB_X42_Y5_N8
\alu_i|sSHR_s2[28]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[28]~8_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(29))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(29),
	datad => \reg_pipeline|r_a_alu|sREG\(28),
	combout => \alu_i|sSHR_s2[28]~8_combout\);

-- Location: LCCOMB_X37_Y5_N18
\alu_i|sSRA_s4[28]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[28]~13_combout\ = ((\alu_i|sSHR_s2[28]~8_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHR_s1[30]~2_combout\))) # (!\alu_i|sSHL_s4[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \alu_i|sSHR_s1[30]~2_combout\,
	datac => \alu_i|sSHL_s4[2]~2_combout\,
	datad => \alu_i|sSHR_s2[28]~8_combout\,
	combout => \alu_i|sSRA_s4[28]~13_combout\);

-- Location: LCCOMB_X37_Y5_N16
\alu_i|sSHR_s4[28]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[28]~20_combout\ = (\alu_i|sSHL_s4[2]~2_combout\ & ((\alu_i|sSHR_s2[28]~8_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHR_s1[30]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \alu_i|sSHR_s1[30]~2_combout\,
	datac => \alu_i|sSHL_s4[2]~2_combout\,
	datad => \alu_i|sSHR_s2[28]~8_combout\,
	combout => \alu_i|sSHR_s4[28]~20_combout\);

-- Location: LCCOMB_X37_Y5_N4
\alu_i|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~5_combout\ = (\cu_alu|Mux23~9_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(4) & \alu_i|sSHR_s4[28]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \alu_i|sSHR_s4[28]~20_combout\,
	combout => \alu_i|Mux3~5_combout\);

-- Location: LCCOMB_X38_Y5_N2
\alu_i|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~6_combout\ = (\reg_pipeline|r_y_mem|sREG[29]~72_combout\ & ((\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & (\alu_i|sSRA_s4[28]~13_combout\)) # (!\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & ((\alu_i|Mux3~5_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[29]~72_combout\ & (((\reg_pipeline|r_y_mem|sREG[29]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[28]~13_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[29]~72_combout\,
	datac => \alu_i|Mux3~5_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[29]~73_combout\,
	combout => \alu_i|Mux3~6_combout\);

-- Location: LCCOMB_X42_Y8_N20
\alu_i|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~7_combout\ = (\alu_i|Mux31~25_combout\ & ((\alu_i|Mux3~6_combout\ & ((\alu_i|sSHL_s4[12]~16_combout\))) # (!\alu_i|Mux3~6_combout\ & (\alu_i|Mux3~4_combout\)))) # (!\alu_i|Mux31~25_combout\ & (((\alu_i|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~25_combout\,
	datab => \alu_i|Mux3~4_combout\,
	datac => \alu_i|sSHL_s4[12]~16_combout\,
	datad => \alu_i|Mux3~6_combout\,
	combout => \alu_i|Mux3~7_combout\);

-- Location: LCCOMB_X42_Y8_N0
\alu_i|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~9_combout\ = (\alu_i|Mux3~8_combout\ & ((\alu_i|Equal0~21_combout\) # ((!\reg_pipeline|r_y_mem|sREG[29]~85_combout\)))) # (!\alu_i|Mux3~8_combout\ & (((\reg_pipeline|r_y_mem|sREG[29]~85_combout\ & \alu_i|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~21_combout\,
	datab => \alu_i|Mux3~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[29]~85_combout\,
	datad => \alu_i|Mux3~7_combout\,
	combout => \alu_i|Mux3~9_combout\);

-- Location: LCCOMB_X42_Y8_N8
\reg_pipeline|r_y_mem|sREG[28]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[28]~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & ((\alu_i|Mux3~9_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & (\alu_i|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~42_combout\,
	datab => \alu_i|Mux3~2_combout\,
	datad => \alu_i|Mux3~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[28]~1_combout\);

-- Location: LCCOMB_X42_Y8_N18
\alu_i|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~10_combout\ = (\reg_pipeline|r_a_alu|sREG\(28)) # ((\reg_pipeline|r_b_alu|sREG\(28)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(28),
	datac => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(28),
	combout => \alu_i|Mux3~10_combout\);

-- Location: LCCOMB_X42_Y8_N28
\alu_i|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~11_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & \alu_i|Mux3~10_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(28)) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(28),
	datac => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datad => \alu_i|Mux3~10_combout\,
	combout => \alu_i|Mux3~11_combout\);

-- Location: LCCOMB_X42_Y8_N10
\alu_i|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~12_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(28) & (\reg_pipeline|r_a_alu|sREG\(28))) # (!\reg_pipeline|r_b_alu|sREG\(28) & (!\reg_pipeline|r_a_alu|sREG\(28) & !\alu_i|Mux3~11_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(28),
	datab => \reg_pipeline|r_a_alu|sREG\(28),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux3~11_combout\,
	combout => \alu_i|Mux3~12_combout\);

-- Location: LCCOMB_X42_Y8_N4
\alu_i|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux3~13_combout\ = ((\alu_i|Mux3~12_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & !\cu_alu|Mux22~7_combout\))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux22~7_combout\,
	datad => \alu_i|Mux3~12_combout\,
	combout => \alu_i|Mux3~13_combout\);

-- Location: FF_X42_Y8_N9
\reg_pipeline|r_y_mem|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_y_mem|sREG[28]~1_combout\,
	asdata => \alu_i|Mux3~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_alu|Mux24~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(28));

-- Location: FF_X37_Y15_N21
\reg_pipeline|r_y_wb|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(28),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(28));

-- Location: LCCOMB_X37_Y15_N20
\Add0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~66_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(28))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_d_wb|sREG\(28),
	datac => \reg_pipeline|r_y_wb|sREG\(28),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~66_combout\);

-- Location: LCCOMB_X37_Y15_N6
\Add0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~67_combout\ = (\cu_wb|Mux23~10_combout\ & (\Add0~66_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~66_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \Add0~66_combout\,
	datac => \cu_wb|Mux22~11_combout\,
	datad => \Add0~52_combout\,
	combout => \Add0~67_combout\);

-- Location: FF_X38_Y15_N27
\regf_i|r4_i|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~67_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(28));

-- Location: LCCOMB_X38_Y15_N16
\regf_i|Mux34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux34~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(28)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(28) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(28),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(28),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux34~0_combout\);

-- Location: LCCOMB_X42_Y15_N10
\regf_i|Mux34~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux34~1_combout\ = (\regf_i|Mux34~0_combout\ & ((\regf_i|r7_i|sREG\(28)) # ((!\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\regf_i|Mux34~0_combout\ & (((\regf_i|r5_i|sREG\(28) & \reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux34~0_combout\,
	datab => \regf_i|r7_i|sREG\(28),
	datac => \regf_i|r5_i|sREG\(28),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux34~1_combout\);

-- Location: LCCOMB_X41_Y15_N14
\regf_i|Mux34~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux34~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(28))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(28),
	datac => \regf_i|r0_i|sREG\(28),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux34~2_combout\);

-- Location: LCCOMB_X39_Y15_N26
\regf_i|Mux34~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux34~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux34~2_combout\ & (\regf_i|r3_i|sREG\(28))) # (!\regf_i|Mux34~2_combout\ & ((\regf_i|r2_i|sREG\(28)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(28),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(28),
	datad => \regf_i|Mux34~2_combout\,
	combout => \regf_i|Mux34~3_combout\);

-- Location: LCCOMB_X43_Y9_N18
\regf_i|Mux34~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux34~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux34~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux34~1_combout\,
	datad => \regf_i|Mux34~3_combout\,
	combout => \regf_i|Mux34~4_combout\);

-- Location: FF_X43_Y9_N19
\reg_pipeline|r_a_alu|sREG[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux34~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(28));

-- Location: LCCOMB_X46_Y7_N20
\alu_i|sSHL_s1[28]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s1[28]~3_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(27)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(28),
	datad => \reg_pipeline|r_a_alu|sREG\(27),
	combout => \alu_i|sSHL_s1[28]~3_combout\);

-- Location: LCCOMB_X46_Y7_N4
\alu_i|sSHL_s2[26]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[26]~49_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(23))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(23),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(24),
	combout => \alu_i|sSHL_s2[26]~49_combout\);

-- Location: LCCOMB_X46_Y7_N16
\alu_i|sSHL_s2[26]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[26]~50_combout\ = (\alu_i|sSHL_s2[26]~49_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHL_s1[26]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHL_s2[26]~49_combout\,
	datad => \alu_i|sSHL_s1[26]~1_combout\,
	combout => \alu_i|sSHL_s2[26]~50_combout\);

-- Location: LCCOMB_X43_Y7_N8
\alu_i|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~5_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & (((\alu_i|sSHL_s4[2]~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|sSHL_s4[2]~2_combout\ & (\reg_pipeline|r_a_alu|sREG\(29))) # (!\alu_i|sSHL_s4[2]~2_combout\ 
-- & ((\alu_i|sSHL_s2[26]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(29),
	datab => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datac => \alu_i|sSHL_s4[2]~2_combout\,
	datad => \alu_i|sSHL_s2[26]~50_combout\,
	combout => \alu_i|Mux1~5_combout\);

-- Location: LCCOMB_X44_Y7_N12
\alu_i|sSHL_s2[22]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[22]~42_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[22]~39_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[23]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[22]~39_combout\,
	datad => \alu_i|sSHL_s2[23]~41_combout\,
	combout => \alu_i|sSHL_s2[22]~42_combout\);

-- Location: LCCOMB_X43_Y7_N2
\alu_i|sSHL_s2[18]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[18]~34_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[18]~31_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[19]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \alu_i|sSHL_s2[18]~31_combout\,
	datac => \alu_i|sSHL_s2[19]~33_combout\,
	combout => \alu_i|sSHL_s2[18]~34_combout\);

-- Location: LCCOMB_X43_Y7_N0
\alu_i|sSHL_s3[22]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[22]~14_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[18]~34_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[22]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[22]~42_combout\,
	datad => \alu_i|sSHL_s2[18]~34_combout\,
	combout => \alu_i|sSHL_s3[22]~14_combout\);

-- Location: LCCOMB_X43_Y7_N6
\alu_i|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~6_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|Mux1~5_combout\ & (\alu_i|sSHL_s1[28]~3_combout\)) # (!\alu_i|Mux1~5_combout\ & ((\alu_i|sSHL_s3[22]~14_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & 
-- (((\alu_i|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s1[28]~3_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datac => \alu_i|Mux1~5_combout\,
	datad => \alu_i|sSHL_s3[22]~14_combout\,
	combout => \alu_i|Mux1~6_combout\);

-- Location: LCCOMB_X42_Y7_N4
\alu_i|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~7_combout\ = (\alu_i|Mux31~25_combout\ & (((\alu_i|Mux1~6_combout\)))) # (!\alu_i|Mux31~25_combout\ & (\alu_i|sSHR_s1[30]~2_combout\ & (\alu_i|Mux1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s1[30]~2_combout\,
	datab => \alu_i|Mux1~4_combout\,
	datac => \alu_i|Mux31~25_combout\,
	datad => \alu_i|Mux1~6_combout\,
	combout => \alu_i|Mux1~7_combout\);

-- Location: LCCOMB_X39_Y8_N20
\alu_i|sSRA_s2[30]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s2[30]~0_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (((\reg_pipeline|r_a_alu|sREG\(31))))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(31)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & 
-- (\reg_pipeline|r_a_alu|sREG\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(30),
	datad => \reg_pipeline|r_a_alu|sREG\(31),
	combout => \alu_i|sSRA_s2[30]~0_combout\);

-- Location: LCCOMB_X38_Y7_N28
\alu_i|sSRA_s4[30]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[30]~16_combout\ = (\reg_pipeline|r_b_alu|sREG\(3)) # ((\alu_i|sSRA_s2[30]~0_combout\) # (\reg_pipeline|r_b_alu|sREG\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSRA_s2[30]~0_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(2),
	combout => \alu_i|sSRA_s4[30]~16_combout\);

-- Location: LCCOMB_X38_Y7_N16
\alu_i|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~8_combout\ = (\cu_alu|Mux27~8_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # (\alu_i|sSRA_s4[30]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|sSRA_s4[30]~16_combout\,
	combout => \alu_i|Mux1~8_combout\);

-- Location: LCCOMB_X43_Y6_N0
\alu_i|sSHL_s2[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[6]~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[5]~6_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[6]~8_combout\,
	datad => \alu_i|sSHL_s2[5]~6_combout\,
	combout => \alu_i|sSHL_s2[6]~9_combout\);

-- Location: LCCOMB_X42_Y6_N28
\alu_i|sSHL_s2[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[2]~0_combout\ = (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(0)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datac => \reg_pipeline|r_a_alu|sREG\(0),
	datad => \reg_pipeline|r_b_alu|sREG\(0),
	combout => \alu_i|sSHL_s2[2]~0_combout\);

-- Location: LCCOMB_X42_Y6_N10
\alu_i|sSHL_s2[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[2]~1_combout\ = (\alu_i|sSHL_s2[2]~0_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_b_alu|sREG\(0) & \reg_pipeline|r_a_alu|sREG\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(1),
	datad => \alu_i|sSHL_s2[2]~0_combout\,
	combout => \alu_i|sSHL_s2[2]~1_combout\);

-- Location: LCCOMB_X39_Y7_N8
\alu_i|sSHL_s4[14]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[14]~18_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[2]~1_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s2[6]~9_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHL_s2[2]~1_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(2),
	combout => \alu_i|sSHL_s4[14]~18_combout\);

-- Location: LCCOMB_X39_Y7_N14
\alu_i|sSHL_s2[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[10]~18_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[9]~15_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[10]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[9]~15_combout\,
	datad => \alu_i|sSHL_s2[10]~17_combout\,
	combout => \alu_i|sSHL_s2[10]~18_combout\);

-- Location: LCCOMB_X44_Y10_N14
\alu_i|sSHL_s2[15]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[15]~25_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(12))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(12),
	datad => \reg_pipeline|r_a_alu|sREG\(14),
	combout => \alu_i|sSHL_s2[15]~25_combout\);

-- Location: LCCOMB_X44_Y10_N24
\alu_i|sSHL_s2[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[14]~26_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[14]~23_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[15]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHL_s2[15]~25_combout\,
	datad => \alu_i|sSHL_s2[14]~23_combout\,
	combout => \alu_i|sSHL_s2[14]~26_combout\);

-- Location: LCCOMB_X39_Y7_N2
\alu_i|sSHL_s3[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[14]~6_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[10]~18_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[14]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[10]~18_combout\,
	datad => \alu_i|sSHL_s2[14]~26_combout\,
	combout => \alu_i|sSHL_s3[14]~6_combout\);

-- Location: LCCOMB_X39_Y7_N0
\alu_i|sSHL_s4[14]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[14]~19_combout\ = (\alu_i|sSHL_s4[14]~18_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHL_s3[14]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHL_s4[14]~18_combout\,
	datad => \alu_i|sSHL_s3[14]~6_combout\,
	combout => \alu_i|sSHL_s4[14]~19_combout\);

-- Location: LCCOMB_X39_Y7_N20
\alu_i|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~9_combout\ = (\alu_i|Mux31~25_combout\ & (((\alu_i|sSHL_s4[14]~19_combout\)))) # (!\alu_i|Mux31~25_combout\ & (\alu_i|Mux1~8_combout\ & (!\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux1~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux31~25_combout\,
	datad => \alu_i|sSHL_s4[14]~19_combout\,
	combout => \alu_i|Mux1~9_combout\);

-- Location: LCCOMB_X42_Y7_N26
\alu_i|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~10_combout\ = (\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & (((\alu_i|Mux1~9_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & (!\cu_alu|Mux23~9_combout\ & (\alu_i|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[29]~73_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux1~7_combout\,
	datad => \alu_i|Mux1~9_combout\,
	combout => \alu_i|Mux1~10_combout\);

-- Location: LCCOMB_X41_Y9_N28
\alu_i|Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~60_combout\ = ((\reg_pipeline|r_b_alu|sREG\(30) $ (\reg_pipeline|r_a_alu|sREG\(30) $ (\alu_i|Add1~59\)))) # (GND)
-- \alu_i|Add1~61\ = CARRY((\reg_pipeline|r_b_alu|sREG\(30) & (\reg_pipeline|r_a_alu|sREG\(30) & !\alu_i|Add1~59\)) # (!\reg_pipeline|r_b_alu|sREG\(30) & ((\reg_pipeline|r_a_alu|sREG\(30)) # (!\alu_i|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(30),
	datab => \reg_pipeline|r_a_alu|sREG\(30),
	datad => VCC,
	cin => \alu_i|Add1~59\,
	combout => \alu_i|Add1~60_combout\,
	cout => \alu_i|Add1~61\);

-- Location: LCCOMB_X42_Y9_N28
\alu_i|Add0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~60_combout\ = ((\reg_pipeline|r_b_alu|sREG\(30) $ (\reg_pipeline|r_a_alu|sREG\(30) $ (!\alu_i|Add0~59\)))) # (GND)
-- \alu_i|Add0~61\ = CARRY((\reg_pipeline|r_b_alu|sREG\(30) & ((\reg_pipeline|r_a_alu|sREG\(30)) # (!\alu_i|Add0~59\))) # (!\reg_pipeline|r_b_alu|sREG\(30) & (\reg_pipeline|r_a_alu|sREG\(30) & !\alu_i|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(30),
	datab => \reg_pipeline|r_a_alu|sREG\(30),
	datad => VCC,
	cin => \alu_i|Add0~59\,
	combout => \alu_i|Add0~60_combout\,
	cout => \alu_i|Add0~61\);

-- Location: LCCOMB_X42_Y7_N16
\alu_i|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~11_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & (!\cu_alu|Mux22~7_combout\ & (\alu_i|Add1~60_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & ((\cu_alu|Mux22~7_combout\) # ((\alu_i|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~47_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \alu_i|Add1~60_combout\,
	datad => \alu_i|Add0~60_combout\,
	combout => \alu_i|Mux1~11_combout\);

-- Location: LCCOMB_X42_Y7_N18
\alu_i|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~12_combout\ = (\reg_pipeline|r_y_mem|sREG[29]~85_combout\ & ((\alu_i|Mux1~11_combout\ & ((\alu_i|Mux1~10_combout\))) # (!\alu_i|Mux1~11_combout\ & (\alu_i|Equal0~23_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[29]~85_combout\ & 
-- (((\alu_i|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[29]~85_combout\,
	datab => \alu_i|Equal0~23_combout\,
	datac => \alu_i|Mux1~10_combout\,
	datad => \alu_i|Mux1~11_combout\,
	combout => \alu_i|Mux1~12_combout\);

-- Location: LCCOMB_X42_Y7_N22
\alu_i|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~16_combout\ = (\alu_i|Mux1~12_combout\ & ((\cu_alu|Mux22~7_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & !\cu_alu|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Mux1~12_combout\,
	combout => \alu_i|Mux1~16_combout\);

-- Location: LCCOMB_X43_Y7_N22
\alu_i|sOutput~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sOutput~0_combout\ = (\reg_pipeline|r_b_alu|sREG\(30)) # (\reg_pipeline|r_a_alu|sREG\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(30),
	datad => \reg_pipeline|r_a_alu|sREG\(30),
	combout => \alu_i|sOutput~0_combout\);

-- Location: LCCOMB_X42_Y7_N0
\alu_i|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~13_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~77_combout\ & (\reg_pipeline|r_y_mem|sREG[30]~79_combout\ & ((\alu_i|sOutput~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[30]~77_combout\ & (((\alu_i|Mux1~16_combout\)) # 
-- (!\reg_pipeline|r_y_mem|sREG[30]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[30]~77_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[30]~79_combout\,
	datac => \alu_i|Mux1~16_combout\,
	datad => \alu_i|sOutput~0_combout\,
	combout => \alu_i|Mux1~13_combout\);

-- Location: LCCOMB_X42_Y7_N2
\alu_i|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~14_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~78_combout\ & ((\reg_pipeline|r_b_alu|sREG\(30) & (\reg_pipeline|r_a_alu|sREG\(30))) # (!\reg_pipeline|r_b_alu|sREG\(30) & (!\reg_pipeline|r_a_alu|sREG\(30) & !\alu_i|Mux1~13_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[30]~78_combout\ & (((\alu_i|Mux1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(30),
	datab => \reg_pipeline|r_a_alu|sREG\(30),
	datac => \reg_pipeline|r_y_mem|sREG[30]~78_combout\,
	datad => \alu_i|Mux1~13_combout\,
	combout => \alu_i|Mux1~14_combout\);

-- Location: LCCOMB_X42_Y7_N8
\alu_i|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux1~15_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~76_combout\ & (\reg_pipeline|r_a_alu|sREG\(30))) # (!\reg_pipeline|r_y_mem|sREG[30]~76_combout\ & (((!\alu_i|Mux0~0_combout\ & \alu_i|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[30]~76_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(30),
	datac => \alu_i|Mux0~0_combout\,
	datad => \alu_i|Mux1~14_combout\,
	combout => \alu_i|Mux1~15_combout\);

-- Location: FF_X42_Y7_N9
\reg_pipeline|r_y_mem|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux1~15_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(30));

-- Location: FF_X37_Y15_N9
\reg_pipeline|r_y_wb|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(30),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(30));

-- Location: LCCOMB_X37_Y15_N8
\Add0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(30))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(30),
	datac => \reg_pipeline|r_y_wb|sREG\(30),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~62_combout\);

-- Location: LCCOMB_X37_Y15_N22
\Add0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~63_combout\ = (\cu_wb|Mux23~10_combout\ & (\Add0~62_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~62_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \Add0~62_combout\,
	datac => \Add0~56_combout\,
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~63_combout\);

-- Location: FF_X37_Y15_N23
\regf_i|r3_i|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~63_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(30));

-- Location: LCCOMB_X41_Y15_N10
\regf_i|Mux32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux32~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(30)))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- (\regf_i|r0_i|sREG\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r0_i|sREG\(30),
	datad => \regf_i|r1_i|sREG\(30),
	combout => \regf_i|Mux32~2_combout\);

-- Location: LCCOMB_X39_Y15_N24
\regf_i|Mux32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux32~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux32~2_combout\ & (\regf_i|r3_i|sREG\(30))) # (!\regf_i|Mux32~2_combout\ & ((\regf_i|r2_i|sREG\(30)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(30),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(30),
	datad => \regf_i|Mux32~2_combout\,
	combout => \regf_i|Mux32~3_combout\);

-- Location: LCCOMB_X38_Y15_N24
\regf_i|Mux32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux32~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(30)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(30) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(30),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(30),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux32~0_combout\);

-- Location: LCCOMB_X42_Y15_N8
\regf_i|Mux32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux32~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux32~0_combout\ & (\regf_i|r7_i|sREG\(30))) # (!\regf_i|Mux32~0_combout\ & ((\regf_i|r5_i|sREG\(30)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(30),
	datac => \regf_i|r5_i|sREG\(30),
	datad => \regf_i|Mux32~0_combout\,
	combout => \regf_i|Mux32~1_combout\);

-- Location: LCCOMB_X43_Y11_N22
\regf_i|Mux32~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux32~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux32~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux32~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regf_i|Mux32~3_combout\,
	datac => \reg_pipeline|r_ir_rf|sREG\(18),
	datad => \regf_i|Mux32~1_combout\,
	combout => \regf_i|Mux32~4_combout\);

-- Location: FF_X43_Y11_N23
\reg_pipeline|r_a_alu|sREG[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux32~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(30));

-- Location: LCCOMB_X42_Y5_N6
\alu_i|sSHR_s1[30]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s1[30]~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(31))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(31),
	datad => \reg_pipeline|r_a_alu|sREG\(30),
	combout => \alu_i|sSHR_s1[30]~2_combout\);

-- Location: LCCOMB_X37_Y5_N20
\alu_i|sSHR_s2[28]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[28]~9_combout\ = (\alu_i|sSHR_s2[28]~8_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHR_s1[30]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHR_s1[30]~2_combout\,
	datad => \alu_i|sSHR_s2[28]~8_combout\,
	combout => \alu_i|sSHR_s2[28]~9_combout\);

-- Location: LCCOMB_X36_Y6_N16
\alu_i|sSRA_s4[20]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[20]~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2)) # ((\alu_i|sSHR_s2[28]~9_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s3[20]~12_combout\,
	datad => \alu_i|sSHR_s2[28]~9_combout\,
	combout => \alu_i|sSRA_s4[20]~5_combout\);

-- Location: LCCOMB_X37_Y6_N8
\alu_i|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~2_combout\ = (\cu_alu|Mux23~9_combout\) # (((\alu_i|sSRA_s4[20]~5_combout\) # (\reg_pipeline|r_b_alu|sREG\(4))) # (!\cu_alu|Mux27~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \alu_i|sSRA_s4[20]~5_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(4),
	combout => \alu_i|Mux11~2_combout\);

-- Location: LCCOMB_X39_Y6_N20
\alu_i|sSHL_s4[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[4]~4_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s3[4]~0_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[4]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s3[4]~0_combout\,
	datad => \alu_i|sSHL_s2[4]~5_combout\,
	combout => \alu_i|sSHL_s4[4]~4_combout\);

-- Location: LCCOMB_X39_Y5_N16
\reg_pipeline|r_y_mem|sREG[23]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[23]~66_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # (\cu_alu|Mux27~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \cu_alu|Mux27~8_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[23]~66_combout\);

-- Location: LCCOMB_X39_Y5_N30
\alu_i|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~5_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|sSHL_s4[4]~4_combout\) # ((\reg_pipeline|r_y_mem|sREG[23]~65_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (((!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & 
-- \alu_i|sSHL_s3[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[4]~4_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datad => \alu_i|sSHL_s3[20]~12_combout\,
	combout => \alu_i|Mux11~5_combout\);

-- Location: LCCOMB_X36_Y6_N6
\alu_i|sSHR_s4[20]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[20]~11_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (((!\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSHR_s2[28]~9_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHR_s3[20]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHR_s3[20]~12_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s2[28]~9_combout\,
	combout => \alu_i|sSHR_s4[20]~11_combout\);

-- Location: LCCOMB_X38_Y4_N30
\alu_i|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~6_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & ((\alu_i|Mux11~5_combout\ & ((\alu_i|sSHR_s4[20]~11_combout\))) # (!\alu_i|Mux11~5_combout\ & (\alu_i|sSHL_s3[12]~4_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & 
-- (((\alu_i|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datab => \alu_i|sSHL_s3[12]~4_combout\,
	datac => \alu_i|Mux11~5_combout\,
	datad => \alu_i|sSHR_s4[20]~11_combout\,
	combout => \alu_i|Mux11~6_combout\);

-- Location: LCCOMB_X38_Y4_N0
\alu_i|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~7_combout\ = (\alu_i|Mux14~8_combout\ & (((\alu_i|Mux11~4_combout\)))) # (!\alu_i|Mux14~8_combout\ & (!\alu_i|Mux11~4_combout\ & ((\alu_i|Mux11~6_combout\) # (\cu_alu|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux11~6_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux14~8_combout\,
	datad => \alu_i|Mux11~4_combout\,
	combout => \alu_i|Mux11~7_combout\);

-- Location: LCCOMB_X38_Y4_N18
\alu_i|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~8_combout\ = (\alu_i|Mux11~4_combout\ & (!\alu_i|Mux11~7_combout\ & ((\alu_i|Mux11~2_combout\) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\)))) # (!\alu_i|Mux11~4_combout\ & (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- ((\alu_i|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|Mux11~4_combout\,
	datac => \alu_i|Mux11~2_combout\,
	datad => \alu_i|Mux11~7_combout\,
	combout => \alu_i|Mux11~8_combout\);

-- Location: LCCOMB_X38_Y4_N2
\alu_i|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux11~13_combout\ = (\alu_i|Mux11~12_combout\) # ((\alu_i|Mux14~19_combout\ & (\alu_i|Add1~40_combout\)) # (!\alu_i|Mux14~19_combout\ & ((\alu_i|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Add1~40_combout\,
	datab => \alu_i|Mux14~19_combout\,
	datac => \alu_i|Mux11~12_combout\,
	datad => \alu_i|Mux11~8_combout\,
	combout => \alu_i|Mux11~13_combout\);

-- Location: FF_X38_Y4_N3
\reg_pipeline|r_y_mem|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux11~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(20));

-- Location: FF_X41_Y12_N21
\reg_pipeline|r_y_wb|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(20));

-- Location: LCCOMB_X43_Y11_N20
\regf_i|Mux74~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux74~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux74~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux74~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regf_i|Mux74~1_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux74~3_combout\,
	combout => \regf_i|Mux74~4_combout\);

-- Location: FF_X43_Y11_N21
\reg_pipeline|r_d_alu|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux74~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(20));

-- Location: LCCOMB_X36_Y11_N0
\reg_pipeline|r_d_mem|sREG[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[20]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(20),
	combout => \reg_pipeline|r_d_mem|sREG[20]~feeder_combout\);

-- Location: FF_X36_Y11_N1
\reg_pipeline|r_d_mem|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(20));

-- Location: LCCOMB_X32_Y18_N20
\data_i|rMEM[58][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[58][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[58][20]~feeder_combout\);

-- Location: FF_X32_Y18_N21
\data_i|rMEM[58][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[58][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][20]~q\);

-- Location: FF_X34_Y18_N3
\data_i|rMEM[59][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][20]~q\);

-- Location: FF_X33_Y18_N15
\data_i|rMEM[42][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][20]~q\);

-- Location: FF_X33_Y18_N17
\data_i|rMEM[43][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][20]~q\);

-- Location: LCCOMB_X33_Y18_N14
\data_i|oRD[20]~599\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~599_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[43][20]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|rMEM[42][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[42][20]~q\,
	datad => \data_i|rMEM[43][20]~q\,
	combout => \data_i|oRD[20]~599_combout\);

-- Location: LCCOMB_X34_Y18_N2
\data_i|oRD[20]~600\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~600_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~599_combout\ & ((\data_i|rMEM[59][20]~q\))) # (!\data_i|oRD[20]~599_combout\ & (\data_i|rMEM[58][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][20]~q\,
	datac => \data_i|rMEM[59][20]~q\,
	datad => \data_i|oRD[20]~599_combout\,
	combout => \data_i|oRD[20]~600_combout\);

-- Location: LCCOMB_X30_Y18_N30
\data_i|rMEM[60][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[60][20]~feeder_combout\);

-- Location: FF_X30_Y18_N31
\data_i|rMEM[60][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][20]~q\);

-- Location: FF_X31_Y17_N31
\data_i|rMEM[61][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][20]~q\);

-- Location: FF_X30_Y17_N23
\data_i|rMEM[45][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][20]~q\);

-- Location: FF_X30_Y17_N21
\data_i|rMEM[44][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][20]~q\);

-- Location: LCCOMB_X30_Y17_N20
\data_i|oRD[20]~601\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~601_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[45][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[44][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[44][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[20]~601_combout\);

-- Location: LCCOMB_X31_Y17_N30
\data_i|oRD[20]~602\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~602_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~601_combout\ & ((\data_i|rMEM[61][20]~q\))) # (!\data_i|oRD[20]~601_combout\ & (\data_i|rMEM[60][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[61][20]~q\,
	datad => \data_i|oRD[20]~601_combout\,
	combout => \data_i|oRD[20]~602_combout\);

-- Location: FF_X25_Y8_N11
\data_i|rMEM[56][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][20]~q\);

-- Location: FF_X28_Y10_N21
\data_i|rMEM[57][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][20]~q\);

-- Location: FF_X32_Y13_N13
\data_i|rMEM[41][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][20]~q\);

-- Location: FF_X32_Y13_N15
\data_i|rMEM[40][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][20]~q\);

-- Location: LCCOMB_X32_Y13_N14
\data_i|oRD[20]~603\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~603_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[41][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[40][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[40][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[20]~603_combout\);

-- Location: LCCOMB_X28_Y10_N20
\data_i|oRD[20]~604\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~604_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~603_combout\ & ((\data_i|rMEM[57][20]~q\))) # (!\data_i|oRD[20]~603_combout\ & (\data_i|rMEM[56][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[57][20]~q\,
	datad => \data_i|oRD[20]~603_combout\,
	combout => \data_i|oRD[20]~604_combout\);

-- Location: LCCOMB_X31_Y12_N22
\data_i|oRD[20]~605\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~605_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[20]~602_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[20]~604_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[20]~602_combout\,
	datad => \data_i|oRD[20]~604_combout\,
	combout => \data_i|oRD[20]~605_combout\);

-- Location: FF_X27_Y18_N19
\data_i|rMEM[47][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][20]~q\);

-- Location: FF_X27_Y18_N21
\data_i|rMEM[63][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][20]~q\);

-- Location: FF_X25_Y14_N13
\data_i|rMEM[62][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][20]~q\);

-- Location: FF_X26_Y14_N29
\data_i|rMEM[46][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][20]~q\);

-- Location: LCCOMB_X26_Y14_N28
\data_i|oRD[20]~606\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~606_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[62][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[46][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[62][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[46][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~606_combout\);

-- Location: LCCOMB_X27_Y18_N20
\data_i|oRD[20]~607\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~607_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[20]~606_combout\ & ((\data_i|rMEM[63][20]~q\))) # (!\data_i|oRD[20]~606_combout\ & (\data_i|rMEM[47][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[20]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[47][20]~q\,
	datac => \data_i|rMEM[63][20]~q\,
	datad => \data_i|oRD[20]~606_combout\,
	combout => \data_i|oRD[20]~607_combout\);

-- Location: LCCOMB_X31_Y12_N0
\data_i|oRD[20]~608\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~608_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[20]~605_combout\ & ((\data_i|oRD[20]~607_combout\))) # (!\data_i|oRD[20]~605_combout\ & (\data_i|oRD[20]~600_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[20]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[20]~600_combout\,
	datac => \data_i|oRD[20]~605_combout\,
	datad => \data_i|oRD[20]~607_combout\,
	combout => \data_i|oRD[20]~608_combout\);

-- Location: LCCOMB_X36_Y17_N22
\data_i|rMEM[12][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[12][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[12][20]~feeder_combout\);

-- Location: FF_X36_Y17_N23
\data_i|rMEM[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[12][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][20]~q\);

-- Location: FF_X35_Y13_N19
\data_i|rMEM[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][20]~q\);

-- Location: LCCOMB_X35_Y13_N18
\data_i|oRD[20]~572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~572_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[12][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[12][20]~q\,
	datac => \data_i|rMEM[8][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[20]~572_combout\);

-- Location: FF_X34_Y13_N31
\data_i|rMEM[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][20]~q\);

-- Location: FF_X35_Y13_N25
\data_i|rMEM[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][20]~q\);

-- Location: LCCOMB_X34_Y13_N30
\data_i|oRD[20]~573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~573_combout\ = (\data_i|oRD[20]~572_combout\ & (((\data_i|rMEM[28][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6)))) # (!\data_i|oRD[20]~572_combout\ & (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[24][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[20]~572_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[28][20]~q\,
	datad => \data_i|rMEM[24][20]~q\,
	combout => \data_i|oRD[20]~573_combout\);

-- Location: FF_X31_Y12_N5
\data_i|rMEM[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][20]~q\);

-- Location: FF_X31_Y12_N19
\data_i|rMEM[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][20]~q\);

-- Location: FF_X35_Y14_N17
\data_i|rMEM[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][20]~q\);

-- Location: FF_X35_Y14_N27
\data_i|rMEM[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][20]~q\);

-- Location: LCCOMB_X35_Y14_N26
\data_i|oRD[20]~570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~570_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][20]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][20]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][20]~q\,
	datac => \data_i|rMEM[10][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~570_combout\);

-- Location: LCCOMB_X31_Y12_N18
\data_i|oRD[20]~571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~571_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~570_combout\ & ((\data_i|rMEM[30][20]~q\))) # (!\data_i|oRD[20]~570_combout\ & (\data_i|rMEM[26][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[26][20]~q\,
	datac => \data_i|rMEM[30][20]~q\,
	datad => \data_i|oRD[20]~570_combout\,
	combout => \data_i|oRD[20]~571_combout\);

-- Location: LCCOMB_X31_Y12_N12
\data_i|oRD[20]~574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~574_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(2)) # (\data_i|oRD[20]~571_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[20]~573_combout\ & (!\reg_pipeline|r_y_mem|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[20]~573_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[20]~571_combout\,
	combout => \data_i|oRD[20]~574_combout\);

-- Location: LCCOMB_X33_Y13_N14
\data_i|rMEM[29][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[29][20]~feeder_combout\);

-- Location: FF_X33_Y13_N15
\data_i|rMEM[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][20]~q\);

-- Location: FF_X33_Y12_N5
\data_i|rMEM[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][20]~q\);

-- Location: LCCOMB_X33_Y9_N14
\data_i|rMEM[13][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[13][20]~feeder_combout\);

-- Location: FF_X33_Y9_N15
\data_i|rMEM[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][20]~q\);

-- Location: FF_X33_Y12_N11
\data_i|rMEM[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][20]~q\);

-- Location: LCCOMB_X33_Y12_N10
\data_i|oRD[20]~568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~568_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[13][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[9][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[13][20]~q\,
	datac => \data_i|rMEM[9][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[20]~568_combout\);

-- Location: LCCOMB_X33_Y12_N4
\data_i|oRD[20]~569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~569_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~568_combout\ & (\data_i|rMEM[29][20]~q\)) # (!\data_i|oRD[20]~568_combout\ & ((\data_i|rMEM[25][20]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[29][20]~q\,
	datac => \data_i|rMEM[25][20]~q\,
	datad => \data_i|oRD[20]~568_combout\,
	combout => \data_i|oRD[20]~569_combout\);

-- Location: FF_X31_Y8_N31
\data_i|rMEM[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][20]~q\);

-- Location: FF_X32_Y8_N9
\data_i|rMEM[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][20]~q\);

-- Location: FF_X32_Y8_N15
\data_i|rMEM[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][20]~q\);

-- Location: LCCOMB_X32_Y8_N14
\data_i|oRD[20]~575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~575_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][20]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][20]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][20]~q\,
	datac => \data_i|rMEM[11][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~575_combout\);

-- Location: FF_X31_Y8_N25
\data_i|rMEM[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][20]~q\);

-- Location: LCCOMB_X31_Y8_N24
\data_i|oRD[20]~576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~576_combout\ = (\data_i|oRD[20]~575_combout\ & (((\data_i|rMEM[31][20]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[20]~575_combout\ & (\data_i|rMEM[27][20]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][20]~q\,
	datab => \data_i|oRD[20]~575_combout\,
	datac => \data_i|rMEM[31][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~576_combout\);

-- Location: LCCOMB_X31_Y12_N26
\data_i|oRD[20]~577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~577_combout\ = (\data_i|oRD[20]~574_combout\ & (((\data_i|oRD[20]~576_combout\) # (!\reg_pipeline|r_y_mem|sREG\(2))))) # (!\data_i|oRD[20]~574_combout\ & (\data_i|oRD[20]~569_combout\ & (\reg_pipeline|r_y_mem|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[20]~574_combout\,
	datab => \data_i|oRD[20]~569_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[20]~576_combout\,
	combout => \data_i|oRD[20]~577_combout\);

-- Location: FF_X30_Y10_N1
\data_i|rMEM[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][20]~q\);

-- Location: FF_X30_Y10_N19
\data_i|rMEM[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][20]~q\);

-- Location: FF_X28_Y5_N7
\data_i|rMEM[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][20]~q\);

-- Location: FF_X28_Y6_N13
\data_i|rMEM[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][20]~q\);

-- Location: LCCOMB_X28_Y6_N12
\data_i|oRD[20]~595\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~595_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[7][20]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[6][20]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[7][20]~q\,
	datac => \data_i|rMEM[6][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~595_combout\);

-- Location: LCCOMB_X30_Y10_N18
\data_i|oRD[20]~596\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~596_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~595_combout\ & ((\data_i|rMEM[23][20]~q\))) # (!\data_i|oRD[20]~595_combout\ & (\data_i|rMEM[22][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[23][20]~q\,
	datad => \data_i|oRD[20]~595_combout\,
	combout => \data_i|oRD[20]~596_combout\);

-- Location: LCCOMB_X34_Y9_N16
\data_i|rMEM[16][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[16][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[16][20]~feeder_combout\);

-- Location: FF_X34_Y9_N17
\data_i|rMEM[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[16][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][20]~q\);

-- Location: FF_X32_Y9_N19
\data_i|rMEM[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][20]~q\);

-- Location: FF_X32_Y5_N25
\data_i|rMEM[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][20]~q\);

-- Location: FF_X32_Y5_N11
\data_i|rMEM[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][20]~q\);

-- Location: LCCOMB_X32_Y5_N10
\data_i|oRD[20]~592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~592_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[1][20]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[0][20]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[1][20]~q\,
	datac => \data_i|rMEM[0][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~592_combout\);

-- Location: LCCOMB_X32_Y9_N18
\data_i|oRD[20]~593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~593_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~592_combout\ & ((\data_i|rMEM[17][20]~q\))) # (!\data_i|oRD[20]~592_combout\ & (\data_i|rMEM[16][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[16][20]~q\,
	datac => \data_i|rMEM[17][20]~q\,
	datad => \data_i|oRD[20]~592_combout\,
	combout => \data_i|oRD[20]~593_combout\);

-- Location: FF_X30_Y6_N21
\data_i|rMEM[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][20]~q\);

-- Location: FF_X30_Y6_N27
\data_i|rMEM[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][20]~q\);

-- Location: LCCOMB_X29_Y5_N0
\data_i|rMEM[5][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[5][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[5][20]~feeder_combout\);

-- Location: FF_X29_Y5_N1
\data_i|rMEM[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[5][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][20]~q\);

-- Location: FF_X28_Y6_N7
\data_i|rMEM[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][20]~q\);

-- Location: LCCOMB_X28_Y6_N6
\data_i|oRD[20]~590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~590_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[5][20]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[4][20]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[5][20]~q\,
	datac => \data_i|rMEM[4][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~590_combout\);

-- Location: LCCOMB_X30_Y6_N26
\data_i|oRD[20]~591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~591_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~590_combout\ & ((\data_i|rMEM[21][20]~q\))) # (!\data_i|oRD[20]~590_combout\ & (\data_i|rMEM[20][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[20][20]~q\,
	datac => \data_i|rMEM[21][20]~q\,
	datad => \data_i|oRD[20]~590_combout\,
	combout => \data_i|oRD[20]~591_combout\);

-- Location: LCCOMB_X31_Y12_N8
\data_i|oRD[20]~594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~594_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[20]~591_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[20]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[20]~593_combout\,
	datad => \data_i|oRD[20]~591_combout\,
	combout => \data_i|oRD[20]~594_combout\);

-- Location: FF_X26_Y11_N31
\data_i|rMEM[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][20]~q\);

-- Location: FF_X17_Y13_N9
\data_i|rMEM[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][20]~q\);

-- Location: FF_X16_Y13_N1
\data_i|rMEM[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][20]~q\);

-- Location: FF_X16_Y13_N31
\data_i|rMEM[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][20]~q\);

-- Location: LCCOMB_X16_Y13_N30
\data_i|oRD[20]~588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~588_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[3][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[2][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[3][20]~q\,
	datac => \data_i|rMEM[2][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[20]~588_combout\);

-- Location: LCCOMB_X17_Y13_N8
\data_i|oRD[20]~589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~589_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~588_combout\ & ((\data_i|rMEM[19][20]~q\))) # (!\data_i|oRD[20]~588_combout\ & (\data_i|rMEM[18][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[18][20]~q\,
	datac => \data_i|rMEM[19][20]~q\,
	datad => \data_i|oRD[20]~588_combout\,
	combout => \data_i|oRD[20]~589_combout\);

-- Location: LCCOMB_X31_Y12_N14
\data_i|oRD[20]~597\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~597_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[20]~594_combout\ & (\data_i|oRD[20]~596_combout\)) # (!\data_i|oRD[20]~594_combout\ & ((\data_i|oRD[20]~589_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[20]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[20]~596_combout\,
	datac => \data_i|oRD[20]~594_combout\,
	datad => \data_i|oRD[20]~589_combout\,
	combout => \data_i|oRD[20]~597_combout\);

-- Location: FF_X25_Y7_N17
\data_i|rMEM[53][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][20]~q\);

-- Location: FF_X25_Y7_N7
\data_i|rMEM[55][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][20]~q\);

-- Location: FF_X20_Y7_N9
\data_i|rMEM[39][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][20]~q\);

-- Location: FF_X20_Y7_N19
\data_i|rMEM[37][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][20]~q\);

-- Location: LCCOMB_X20_Y7_N18
\data_i|oRD[20]~585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~585_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][20]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][20]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[39][20]~q\,
	datac => \data_i|rMEM[37][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~585_combout\);

-- Location: LCCOMB_X25_Y7_N6
\data_i|oRD[20]~586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~586_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~585_combout\ & ((\data_i|rMEM[55][20]~q\))) # (!\data_i|oRD[20]~585_combout\ & (\data_i|rMEM[53][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[53][20]~q\,
	datac => \data_i|rMEM[55][20]~q\,
	datad => \data_i|oRD[20]~585_combout\,
	combout => \data_i|oRD[20]~586_combout\);

-- Location: FF_X24_Y8_N23
\data_i|rMEM[52][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][20]~q\);

-- Location: FF_X24_Y8_N1
\data_i|rMEM[54][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][20]~q\);

-- Location: FF_X22_Y7_N1
\data_i|rMEM[38][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][20]~q\);

-- Location: FF_X22_Y7_N27
\data_i|rMEM[36][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][20]~q\);

-- Location: LCCOMB_X22_Y7_N26
\data_i|oRD[20]~578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~578_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][20]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][20]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[38][20]~q\,
	datac => \data_i|rMEM[36][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[20]~578_combout\);

-- Location: LCCOMB_X24_Y8_N0
\data_i|oRD[20]~579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~579_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~578_combout\ & ((\data_i|rMEM[54][20]~q\))) # (!\data_i|oRD[20]~578_combout\ & (\data_i|rMEM[52][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][20]~q\,
	datad => \data_i|oRD[20]~578_combout\,
	combout => \data_i|oRD[20]~579_combout\);

-- Location: FF_X25_Y8_N25
\data_i|rMEM[48][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][20]~q\);

-- Location: FF_X26_Y11_N25
\data_i|rMEM[50][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][20]~q\);

-- Location: FF_X25_Y11_N13
\data_i|rMEM[34][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][20]~q\);

-- Location: FF_X27_Y11_N7
\data_i|rMEM[32][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][20]~q\);

-- Location: LCCOMB_X27_Y11_N6
\data_i|oRD[20]~582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~582_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[34][20]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[32][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[32][20]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[20]~582_combout\);

-- Location: LCCOMB_X26_Y11_N24
\data_i|oRD[20]~583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~583_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~582_combout\ & ((\data_i|rMEM[50][20]~q\))) # (!\data_i|oRD[20]~582_combout\ & (\data_i|rMEM[48][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[48][20]~q\,
	datac => \data_i|rMEM[50][20]~q\,
	datad => \data_i|oRD[20]~582_combout\,
	combout => \data_i|oRD[20]~583_combout\);

-- Location: FF_X27_Y13_N1
\data_i|rMEM[49][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][20]~q\);

-- Location: FF_X27_Y13_N11
\data_i|rMEM[51][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][20]~q\);

-- Location: FF_X22_Y13_N9
\data_i|rMEM[33][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(20),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][20]~q\);

-- Location: LCCOMB_X21_Y13_N24
\data_i|rMEM[35][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[35][20]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(20),
	combout => \data_i|rMEM[35][20]~feeder_combout\);

-- Location: FF_X21_Y13_N25
\data_i|rMEM[35][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[35][20]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][20]~q\);

-- Location: LCCOMB_X22_Y13_N8
\data_i|oRD[20]~580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~580_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[35][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[33][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[33][20]~q\,
	datad => \data_i|rMEM[35][20]~q\,
	combout => \data_i|oRD[20]~580_combout\);

-- Location: LCCOMB_X27_Y13_N10
\data_i|oRD[20]~581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~581_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[20]~580_combout\ & ((\data_i|rMEM[51][20]~q\))) # (!\data_i|oRD[20]~580_combout\ & (\data_i|rMEM[49][20]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[20]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][20]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][20]~q\,
	datad => \data_i|oRD[20]~580_combout\,
	combout => \data_i|oRD[20]~581_combout\);

-- Location: LCCOMB_X31_Y12_N16
\data_i|oRD[20]~584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~584_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[20]~581_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[20]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[20]~583_combout\,
	datad => \data_i|oRD[20]~581_combout\,
	combout => \data_i|oRD[20]~584_combout\);

-- Location: LCCOMB_X31_Y12_N2
\data_i|oRD[20]~587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~587_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[20]~584_combout\ & (\data_i|oRD[20]~586_combout\)) # (!\data_i|oRD[20]~584_combout\ & ((\data_i|oRD[20]~579_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[20]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[20]~586_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[20]~579_combout\,
	datad => \data_i|oRD[20]~584_combout\,
	combout => \data_i|oRD[20]~587_combout\);

-- Location: LCCOMB_X31_Y12_N28
\data_i|oRD[20]~598\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~598_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[20]~587_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (\data_i|oRD[20]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[20]~597_combout\,
	datad => \data_i|oRD[20]~587_combout\,
	combout => \data_i|oRD[20]~598_combout\);

-- Location: LCCOMB_X31_Y12_N10
\data_i|oRD[20]~609\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~609_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[20]~598_combout\ & (\data_i|oRD[20]~608_combout\)) # (!\data_i|oRD[20]~598_combout\ & ((\data_i|oRD[20]~577_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[20]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[20]~608_combout\,
	datac => \data_i|oRD[20]~577_combout\,
	datad => \data_i|oRD[20]~598_combout\,
	combout => \data_i|oRD[20]~609_combout\);

-- Location: LCCOMB_X35_Y12_N24
\data_i|oRD[20]~1420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[20]~1420_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[20]~609_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[20]~609_combout\,
	combout => \data_i|oRD[20]~1420_combout\);

-- Location: FF_X35_Y12_N25
\reg_pipeline|r_d_wb|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[20]~1420_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(20));

-- Location: LCCOMB_X41_Y12_N20
\Add0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~82_combout\ = (\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_d_wb|sREG\(20)))) # (!\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_y_wb|sREG\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(20),
	datad => \reg_pipeline|r_d_wb|sREG\(20),
	combout => \Add0~82_combout\);

-- Location: LCCOMB_X43_Y12_N14
\Add0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~83_combout\ = (\cu_wb|Mux23~10_combout\ & (((\Add0~82_combout\)))) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~82_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \Add0~82_combout\,
	datad => \Add0~36_combout\,
	combout => \Add0~83_combout\);

-- Location: FF_X42_Y14_N11
\regf_i|r0_i|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~83_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(20));

-- Location: LCCOMB_X42_Y14_N10
\regf_i|Mux42~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux42~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17)) # ((\regf_i|r1_i|sREG\(20))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r0_i|sREG\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r0_i|sREG\(20),
	datad => \regf_i|r1_i|sREG\(20),
	combout => \regf_i|Mux42~2_combout\);

-- Location: LCCOMB_X43_Y14_N26
\regf_i|Mux42~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux42~3_combout\ = (\regf_i|Mux42~2_combout\ & ((\regf_i|r3_i|sREG\(20)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux42~2_combout\ & (((\regf_i|r2_i|sREG\(20) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux42~2_combout\,
	datab => \regf_i|r3_i|sREG\(20),
	datac => \regf_i|r2_i|sREG\(20),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux42~3_combout\);

-- Location: LCCOMB_X43_Y12_N28
\regf_i|Mux42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux42~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(20)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(20),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r6_i|sREG\(20),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux42~0_combout\);

-- Location: LCCOMB_X43_Y12_N24
\regf_i|Mux42~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux42~1_combout\ = (\regf_i|Mux42~0_combout\ & ((\regf_i|r7_i|sREG\(20)) # ((!\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\regf_i|Mux42~0_combout\ & (((\regf_i|r5_i|sREG\(20) & \reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(20),
	datab => \regf_i|r5_i|sREG\(20),
	datac => \regf_i|Mux42~0_combout\,
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux42~1_combout\);

-- Location: LCCOMB_X43_Y10_N8
\regf_i|Mux42~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux42~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux42~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux42~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux42~3_combout\,
	datad => \regf_i|Mux42~1_combout\,
	combout => \regf_i|Mux42~4_combout\);

-- Location: FF_X43_Y10_N9
\reg_pipeline|r_a_alu|sREG[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux42~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(20));

-- Location: LCCOMB_X41_Y9_N10
\alu_i|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~42_combout\ = (\reg_pipeline|r_b_alu|sREG\(21) & ((\reg_pipeline|r_a_alu|sREG\(21) & (!\alu_i|Add1~41\)) # (!\reg_pipeline|r_a_alu|sREG\(21) & ((\alu_i|Add1~41\) # (GND))))) # (!\reg_pipeline|r_b_alu|sREG\(21) & 
-- ((\reg_pipeline|r_a_alu|sREG\(21) & (\alu_i|Add1~41\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(21) & (!\alu_i|Add1~41\))))
-- \alu_i|Add1~43\ = CARRY((\reg_pipeline|r_b_alu|sREG\(21) & ((!\alu_i|Add1~41\) # (!\reg_pipeline|r_a_alu|sREG\(21)))) # (!\reg_pipeline|r_b_alu|sREG\(21) & (!\reg_pipeline|r_a_alu|sREG\(21) & !\alu_i|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(21),
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datad => VCC,
	cin => \alu_i|Add1~41\,
	combout => \alu_i|Add1~42_combout\,
	cout => \alu_i|Add1~43\);

-- Location: LCCOMB_X41_Y8_N30
\alu_i|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(21)) # ((\reg_pipeline|r_a_alu|sREG\(21)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(21),
	datac => \reg_pipeline|r_a_alu|sREG\(21),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux10~9_combout\);

-- Location: LCCOMB_X41_Y8_N0
\alu_i|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\alu_i|Mux10~9_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~39_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\reg_pipeline|r_a_alu|sREG\(21)) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux10~9_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux10~10_combout\);

-- Location: LCCOMB_X41_Y8_N6
\alu_i|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~11_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(21) & (\reg_pipeline|r_a_alu|sREG\(21))) # (!\reg_pipeline|r_b_alu|sREG\(21) & (!\reg_pipeline|r_a_alu|sREG\(21) & !\alu_i|Mux10~10_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(21),
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux10~10_combout\,
	combout => \alu_i|Mux10~11_combout\);

-- Location: LCCOMB_X41_Y8_N24
\alu_i|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~12_combout\ = (\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux10~11_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datad => \alu_i|Mux10~11_combout\,
	combout => \alu_i|Mux10~12_combout\);

-- Location: LCCOMB_X37_Y4_N22
\alu_i|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~14_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & ((\reg_pipeline|r_b_alu|sREG\(21) $ (\reg_pipeline|r_a_alu|sREG\(21))) # (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & 
-- (((\reg_pipeline|r_y_mem|sREG[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(21),
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datac => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	combout => \alu_i|Mux10~14_combout\);

-- Location: LCCOMB_X42_Y9_N10
\alu_i|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~42_combout\ = (\reg_pipeline|r_b_alu|sREG\(21) & ((\reg_pipeline|r_a_alu|sREG\(21) & (\alu_i|Add0~41\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(21) & (!\alu_i|Add0~41\)))) # (!\reg_pipeline|r_b_alu|sREG\(21) & ((\reg_pipeline|r_a_alu|sREG\(21) & 
-- (!\alu_i|Add0~41\)) # (!\reg_pipeline|r_a_alu|sREG\(21) & ((\alu_i|Add0~41\) # (GND)))))
-- \alu_i|Add0~43\ = CARRY((\reg_pipeline|r_b_alu|sREG\(21) & (!\reg_pipeline|r_a_alu|sREG\(21) & !\alu_i|Add0~41\)) # (!\reg_pipeline|r_b_alu|sREG\(21) & ((!\alu_i|Add0~41\) # (!\reg_pipeline|r_a_alu|sREG\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(21),
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datad => VCC,
	cin => \alu_i|Add0~41\,
	combout => \alu_i|Add0~42_combout\,
	cout => \alu_i|Add0~43\);

-- Location: LCCOMB_X41_Y4_N30
\alu_i|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((!\cu_alu|Mux23~9_combout\ & !\alu_i|Add0~42_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Add0~42_combout\,
	combout => \alu_i|Mux10~3_combout\);

-- Location: LCCOMB_X37_Y4_N0
\alu_i|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~4_combout\ = (\alu_i|Mux10~14_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~84_combout\) # (!\alu_i|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \alu_i|Mux10~14_combout\,
	datad => \alu_i|Mux10~3_combout\,
	combout => \alu_i|Mux10~4_combout\);

-- Location: LCCOMB_X44_Y9_N18
\alu_i|sSHR_s2[26]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[26]~25_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(28)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(26),
	datab => \reg_pipeline|r_a_alu|sREG\(28),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[26]~25_combout\);

-- Location: LCCOMB_X44_Y9_N28
\alu_i|sSHR_s2[25]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[25]~10_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(27)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(25),
	datab => \reg_pipeline|r_a_alu|sREG\(27),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[25]~10_combout\);

-- Location: LCCOMB_X43_Y5_N26
\alu_i|sSHR_s3[21]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[21]~14_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[26]~25_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[25]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[26]~25_combout\,
	datad => \alu_i|sSHR_s2[25]~10_combout\,
	combout => \alu_i|sSHR_s3[21]~14_combout\);

-- Location: LCCOMB_X44_Y9_N12
\alu_i|sSHR_s2[22]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[22]~28_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(24))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(24),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(22),
	combout => \alu_i|sSHR_s2[22]~28_combout\);

-- Location: LCCOMB_X43_Y5_N24
\alu_i|sSHR_s2[21]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[21]~29_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[22]~28_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[21]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[22]~28_combout\,
	datad => \alu_i|sSHR_s2[21]~13_combout\,
	combout => \alu_i|sSHR_s2[21]~29_combout\);

-- Location: LCCOMB_X43_Y5_N16
\alu_i|sSHR_s3[21]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[21]~15_combout\ = (\alu_i|sSHR_s3[21]~14_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSHR_s2[21]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s3[21]~14_combout\,
	datad => \alu_i|sSHR_s2[21]~29_combout\,
	combout => \alu_i|sSHR_s3[21]~15_combout\);

-- Location: LCCOMB_X43_Y5_N8
\alu_i|sSRA_s4[21]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[21]~6_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (((\reg_pipeline|r_b_alu|sREG\(2))) # (!\alu_i|sSRA_s4[29]~2_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSRA_s4[29]~2_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s3[21]~15_combout\,
	combout => \alu_i|sSRA_s4[21]~6_combout\);

-- Location: LCCOMB_X42_Y4_N20
\alu_i|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~2_combout\ = ((\cu_alu|Mux23~9_combout\) # ((\reg_pipeline|r_b_alu|sREG\(4)) # (\alu_i|sSRA_s4[21]~6_combout\))) # (!\cu_alu|Mux27~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \alu_i|sSRA_s4[21]~6_combout\,
	combout => \alu_i|Mux10~2_combout\);

-- Location: LCCOMB_X43_Y5_N2
\alu_i|sSHR_s4[21]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[21]~12_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[29]~27_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHR_s3[21]~15_combout\,
	datac => \alu_i|sSHR_s2[29]~27_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \alu_i|sSHR_s4[21]~12_combout\);

-- Location: LCCOMB_X44_Y5_N14
\alu_i|sSHL_s4[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[5]~6_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHL_s4[13]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \alu_i|sSHL_s4[13]~5_combout\,
	combout => \alu_i|sSHL_s4[5]~6_combout\);

-- Location: LCCOMB_X44_Y5_N18
\alu_i|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~5_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (((\reg_pipeline|r_y_mem|sREG[23]~65_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (\alu_i|sSHL_s3[13]~5_combout\)) # 
-- (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & ((\alu_i|sSHL_s3[21]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s3[13]~5_combout\,
	datab => \alu_i|sSHL_s3[21]~13_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	combout => \alu_i|Mux10~5_combout\);

-- Location: LCCOMB_X44_Y5_N28
\alu_i|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~6_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|Mux10~5_combout\ & (\alu_i|sSHR_s4[21]~12_combout\)) # (!\alu_i|Mux10~5_combout\ & ((\alu_i|sSHL_s4[5]~6_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & 
-- (((\alu_i|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[21]~12_combout\,
	datab => \alu_i|sSHL_s4[5]~6_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datad => \alu_i|Mux10~5_combout\,
	combout => \alu_i|Mux10~6_combout\);

-- Location: LCCOMB_X37_Y4_N2
\alu_i|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~7_combout\ = (\alu_i|Mux14~8_combout\ & (((\alu_i|Mux10~4_combout\)))) # (!\alu_i|Mux14~8_combout\ & (!\alu_i|Mux10~4_combout\ & ((\cu_alu|Mux23~9_combout\) # (\alu_i|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \alu_i|Mux14~8_combout\,
	datac => \alu_i|Mux10~6_combout\,
	datad => \alu_i|Mux10~4_combout\,
	combout => \alu_i|Mux10~7_combout\);

-- Location: LCCOMB_X37_Y4_N28
\alu_i|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~8_combout\ = (\alu_i|Mux10~4_combout\ & (!\alu_i|Mux10~7_combout\ & ((\alu_i|Mux10~2_combout\) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\)))) # (!\alu_i|Mux10~4_combout\ & (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- ((\alu_i|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|Mux10~4_combout\,
	datac => \alu_i|Mux10~2_combout\,
	datad => \alu_i|Mux10~7_combout\,
	combout => \alu_i|Mux10~8_combout\);

-- Location: LCCOMB_X37_Y4_N26
\alu_i|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux10~13_combout\ = (\alu_i|Mux10~12_combout\) # ((\alu_i|Mux14~19_combout\ & (\alu_i|Add1~42_combout\)) # (!\alu_i|Mux14~19_combout\ & ((\alu_i|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Add1~42_combout\,
	datab => \alu_i|Mux14~19_combout\,
	datac => \alu_i|Mux10~12_combout\,
	datad => \alu_i|Mux10~8_combout\,
	combout => \alu_i|Mux10~13_combout\);

-- Location: FF_X37_Y4_N27
\reg_pipeline|r_y_mem|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux10~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(21));

-- Location: FF_X38_Y10_N25
\reg_pipeline|r_y_wb|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(21),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(21));

-- Location: LCCOMB_X38_Y10_N24
\Add0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~80_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(21))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(21),
	datac => \reg_pipeline|r_y_wb|sREG\(21),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~80_combout\);

-- Location: LCCOMB_X41_Y12_N4
\Add0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~81_combout\ = (\cu_wb|Mux22~11_combout\ & (((\Add0~80_combout\)))) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\Add0~80_combout\))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \Add0~38_combout\,
	datad => \Add0~80_combout\,
	combout => \Add0~81_combout\);

-- Location: FF_X42_Y12_N21
\regf_i|r5_i|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~81_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(21));

-- Location: LCCOMB_X43_Y12_N6
\regf_i|Mux73~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux73~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(21)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(21) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(21),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r4_i|sREG\(21),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux73~0_combout\);

-- Location: LCCOMB_X42_Y12_N30
\regf_i|Mux73~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux73~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux73~0_combout\ & ((\regf_i|r7_i|sREG\(21)))) # (!\regf_i|Mux73~0_combout\ & (\regf_i|r5_i|sREG\(21))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux73~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(21),
	datac => \regf_i|r7_i|sREG\(21),
	datad => \regf_i|Mux73~0_combout\,
	combout => \regf_i|Mux73~1_combout\);

-- Location: LCCOMB_X42_Y11_N6
\s_i_b_alu[21]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[21]~10_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux73~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux73~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux73~1_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux73~3_combout\,
	combout => \s_i_b_alu[21]~10_combout\);

-- Location: FF_X42_Y11_N7
\reg_pipeline|r_b_alu|sREG[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[21]~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(21));

-- Location: LCCOMB_X41_Y9_N12
\alu_i|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~44_combout\ = ((\reg_pipeline|r_a_alu|sREG\(22) $ (\reg_pipeline|r_b_alu|sREG\(22) $ (\alu_i|Add1~43\)))) # (GND)
-- \alu_i|Add1~45\ = CARRY((\reg_pipeline|r_a_alu|sREG\(22) & ((!\alu_i|Add1~43\) # (!\reg_pipeline|r_b_alu|sREG\(22)))) # (!\reg_pipeline|r_a_alu|sREG\(22) & (!\reg_pipeline|r_b_alu|sREG\(22) & !\alu_i|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(22),
	datab => \reg_pipeline|r_b_alu|sREG\(22),
	datad => VCC,
	cin => \alu_i|Add1~43\,
	combout => \alu_i|Add1~44_combout\,
	cout => \alu_i|Add1~45\);

-- Location: LCCOMB_X44_Y9_N10
\alu_i|sSHR_s2[26]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[26]~32_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(29))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(29),
	datab => \reg_pipeline|r_a_alu|sREG\(27),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[26]~32_combout\);

-- Location: LCCOMB_X44_Y9_N30
\alu_i|sSHR_s3[22]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[22]~17_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[26]~32_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[26]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \alu_i|sSHR_s2[26]~25_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s2[26]~32_combout\,
	combout => \alu_i|sSHR_s3[22]~17_combout\);

-- Location: LCCOMB_X44_Y9_N6
\alu_i|sSHR_s2[23]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[23]~33_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(25))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(25),
	datab => \reg_pipeline|r_a_alu|sREG\(23),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[23]~33_combout\);

-- Location: LCCOMB_X44_Y9_N4
\alu_i|sSHR_s2[22]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[22]~34_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[23]~33_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[22]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[23]~33_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHR_s2[22]~28_combout\,
	combout => \alu_i|sSHR_s2[22]~34_combout\);

-- Location: LCCOMB_X36_Y9_N2
\alu_i|sSHR_s3[22]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[22]~18_combout\ = (\alu_i|sSHR_s3[22]~17_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSHR_s2[22]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s3[22]~17_combout\,
	datad => \alu_i|sSHR_s2[22]~34_combout\,
	combout => \alu_i|sSHR_s3[22]~18_combout\);

-- Location: LCCOMB_X36_Y9_N6
\alu_i|sSRA_s4[22]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[22]~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2)) # ((\alu_i|sSRA_s2[30]~0_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[22]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHR_s3[22]~18_combout\,
	datac => \alu_i|sSRA_s2[30]~0_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \alu_i|sSRA_s4[22]~7_combout\);

-- Location: LCCOMB_X39_Y4_N20
\alu_i|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~0_combout\ = (!\cu_alu|Mux23~9_combout\ & (\cu_alu|Mux27~8_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # (\alu_i|sSRA_s4[22]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|sSRA_s4[22]~7_combout\,
	combout => \alu_i|Mux9~0_combout\);

-- Location: LCCOMB_X42_Y11_N18
\alu_i|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~15_combout\ = \reg_pipeline|r_a_alu|sREG\(22) $ (\reg_pipeline|r_b_alu|sREG\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(22),
	datac => \reg_pipeline|r_b_alu|sREG\(22),
	combout => \alu_i|Equal0~15_combout\);

-- Location: LCCOMB_X42_Y9_N12
\alu_i|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~44_combout\ = ((\reg_pipeline|r_b_alu|sREG\(22) $ (\reg_pipeline|r_a_alu|sREG\(22) $ (!\alu_i|Add0~43\)))) # (GND)
-- \alu_i|Add0~45\ = CARRY((\reg_pipeline|r_b_alu|sREG\(22) & ((\reg_pipeline|r_a_alu|sREG\(22)) # (!\alu_i|Add0~43\))) # (!\reg_pipeline|r_b_alu|sREG\(22) & (\reg_pipeline|r_a_alu|sREG\(22) & !\alu_i|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(22),
	datab => \reg_pipeline|r_a_alu|sREG\(22),
	datad => VCC,
	cin => \alu_i|Add0~43\,
	combout => \alu_i|Add0~44_combout\,
	cout => \alu_i|Add0~45\);

-- Location: LCCOMB_X39_Y4_N8
\alu_i|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~4_combout\ = (!\cu_alu|Mux23~9_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & \alu_i|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Add0~44_combout\,
	combout => \alu_i|Mux9~4_combout\);

-- Location: LCCOMB_X39_Y4_N26
\alu_i|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~5_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & (\alu_i|Equal0~15_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~83_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & (((\alu_i|Mux9~4_combout\) # 
-- (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~15_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \alu_i|Mux9~4_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	combout => \alu_i|Mux9~5_combout\);

-- Location: LCCOMB_X39_Y7_N16
\alu_i|sSHL_s4[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[6]~8_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[2]~1_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s2[6]~9_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHL_s2[2]~1_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(2),
	combout => \alu_i|sSHL_s4[6]~8_combout\);

-- Location: LCCOMB_X39_Y7_N30
\alu_i|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~1_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (((\reg_pipeline|r_y_mem|sREG[23]~66_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|sSHL_s4[6]~8_combout\))) # 
-- (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (\alu_i|sSHL_s3[22]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s3[22]~14_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datad => \alu_i|sSHL_s4[6]~8_combout\,
	combout => \alu_i|Mux9~1_combout\);

-- Location: LCCOMB_X36_Y9_N0
\alu_i|sSHL_s4[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[9]~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(2) & !\reg_pipeline|r_b_alu|sREG\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHL_s4[9]~7_combout\);

-- Location: LCCOMB_X36_Y9_N20
\alu_i|sSHR_s4[22]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[22]~13_combout\ = (\alu_i|sSHL_s4[9]~7_combout\ & ((\alu_i|sSHR_s1[30]~2_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHR_s3[22]~18_combout\)))) # (!\alu_i|sSHL_s4[9]~7_combout\ & (!\reg_pipeline|r_b_alu|sREG\(3) & 
-- ((\alu_i|sSHR_s3[22]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[9]~7_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHR_s1[30]~2_combout\,
	datad => \alu_i|sSHR_s3[22]~18_combout\,
	combout => \alu_i|sSHR_s4[22]~13_combout\);

-- Location: LCCOMB_X39_Y7_N24
\alu_i|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~2_combout\ = (\alu_i|Mux9~1_combout\ & (((\alu_i|sSHR_s4[22]~13_combout\) # (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\)))) # (!\alu_i|Mux9~1_combout\ & (\alu_i|sSHL_s3[14]~6_combout\ & (\reg_pipeline|r_y_mem|sREG[23]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux9~1_combout\,
	datab => \alu_i|sSHL_s3[14]~6_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datad => \alu_i|sSHR_s4[22]~13_combout\,
	combout => \alu_i|Mux9~2_combout\);

-- Location: LCCOMB_X39_Y4_N10
\alu_i|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~3_combout\ = (!\cu_alu|Mux23~9_combout\ & \alu_i|Mux9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Mux9~2_combout\,
	combout => \alu_i|Mux9~3_combout\);

-- Location: LCCOMB_X39_Y4_N16
\alu_i|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~6_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux9~5_combout\ & ((\alu_i|Mux9~3_combout\))) # (!\alu_i|Mux9~5_combout\ & (\alu_i|Mux9~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|Mux9~0_combout\,
	datac => \alu_i|Mux9~5_combout\,
	datad => \alu_i|Mux9~3_combout\,
	combout => \alu_i|Mux9~6_combout\);

-- Location: LCCOMB_X39_Y4_N6
\alu_i|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~7_combout\ = (!\alu_i|Mux14~8_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~44_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux9~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux14~8_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datac => \alu_i|Add1~44_combout\,
	datad => \alu_i|Mux9~6_combout\,
	combout => \alu_i|Mux9~7_combout\);

-- Location: LCCOMB_X39_Y4_N14
\alu_i|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux9~11_combout\ = (\alu_i|Mux9~7_combout\) # ((\reg_pipeline|r_y_mem|sREG[2]~41_combout\ & (\cu_alu|Mux24~8_combout\ & \alu_i|Mux9~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux9~10_combout\,
	datad => \alu_i|Mux9~7_combout\,
	combout => \alu_i|Mux9~11_combout\);

-- Location: FF_X39_Y4_N15
\reg_pipeline|r_y_mem|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux9~11_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(22));

-- Location: FF_X39_Y12_N17
\reg_pipeline|r_y_wb|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(22));

-- Location: LCCOMB_X41_Y12_N14
\regf_i|Mux72~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux72~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux72~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux72~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux72~1_combout\,
	datad => \regf_i|Mux72~3_combout\,
	combout => \regf_i|Mux72~4_combout\);

-- Location: FF_X41_Y12_N15
\reg_pipeline|r_d_alu|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux72~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(22));

-- Location: LCCOMB_X35_Y12_N8
\reg_pipeline|r_d_mem|sREG[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[22]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(22),
	combout => \reg_pipeline|r_d_mem|sREG[22]~feeder_combout\);

-- Location: FF_X35_Y12_N9
\reg_pipeline|r_d_mem|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(22));

-- Location: LCCOMB_X24_Y13_N22
\data_i|rMEM[53][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[53][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[53][22]~feeder_combout\);

-- Location: FF_X24_Y13_N23
\data_i|rMEM[53][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[53][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][22]~q\);

-- Location: FF_X20_Y14_N15
\data_i|rMEM[49][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][22]~q\);

-- Location: FF_X20_Y10_N29
\data_i|rMEM[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][22]~q\);

-- Location: FF_X20_Y10_N27
\data_i|rMEM[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][22]~q\);

-- Location: LCCOMB_X20_Y10_N26
\data_i|oRD[22]~484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~484_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~484_combout\);

-- Location: LCCOMB_X20_Y14_N14
\data_i|oRD[22]~485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~485_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~484_combout\ & (\data_i|rMEM[53][22]~q\)) # (!\data_i|oRD[22]~484_combout\ & ((\data_i|rMEM[49][22]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[49][22]~q\,
	datad => \data_i|oRD[22]~484_combout\,
	combout => \data_i|oRD[22]~485_combout\);

-- Location: LCCOMB_X27_Y9_N6
\data_i|rMEM[51][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[51][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[51][22]~feeder_combout\);

-- Location: FF_X27_Y9_N7
\data_i|rMEM[51][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[51][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][22]~q\);

-- Location: FF_X24_Y6_N23
\data_i|rMEM[55][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][22]~q\);

-- Location: FF_X24_Y6_N1
\data_i|rMEM[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][22]~q\);

-- Location: FF_X21_Y6_N5
\data_i|rMEM[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][22]~q\);

-- Location: LCCOMB_X21_Y6_N4
\data_i|oRD[22]~491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~491_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][22]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][22]~q\,
	datac => \data_i|rMEM[19][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[22]~491_combout\);

-- Location: LCCOMB_X24_Y6_N22
\data_i|oRD[22]~492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~492_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~491_combout\ & ((\data_i|rMEM[55][22]~q\))) # (!\data_i|oRD[22]~491_combout\ & (\data_i|rMEM[51][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[51][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[55][22]~q\,
	datad => \data_i|oRD[22]~491_combout\,
	combout => \data_i|oRD[22]~492_combout\);

-- Location: FF_X26_Y11_N21
\data_i|rMEM[50][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][22]~q\);

-- Location: FF_X25_Y14_N25
\data_i|rMEM[54][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][22]~q\);

-- Location: LCCOMB_X26_Y6_N8
\data_i|rMEM[22][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[22][22]~feeder_combout\);

-- Location: FF_X26_Y6_N9
\data_i|rMEM[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][22]~q\);

-- Location: FF_X26_Y11_N27
\data_i|rMEM[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][22]~q\);

-- Location: LCCOMB_X26_Y11_N26
\data_i|oRD[22]~486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~486_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[22][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[18][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[22][22]~q\,
	datac => \data_i|rMEM[18][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~486_combout\);

-- Location: LCCOMB_X25_Y14_N24
\data_i|oRD[22]~487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~487_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~486_combout\ & ((\data_i|rMEM[54][22]~q\))) # (!\data_i|oRD[22]~486_combout\ & (\data_i|rMEM[50][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[50][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[54][22]~q\,
	datad => \data_i|oRD[22]~486_combout\,
	combout => \data_i|oRD[22]~487_combout\);

-- Location: LCCOMB_X24_Y9_N10
\data_i|rMEM[48][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[48][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[48][22]~feeder_combout\);

-- Location: FF_X24_Y9_N11
\data_i|rMEM[48][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[48][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][22]~q\);

-- Location: FF_X24_Y9_N5
\data_i|rMEM[52][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][22]~q\);

-- Location: FF_X30_Y6_N23
\data_i|rMEM[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][22]~q\);

-- Location: FF_X26_Y8_N3
\data_i|rMEM[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][22]~q\);

-- Location: LCCOMB_X26_Y8_N2
\data_i|oRD[22]~488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~488_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[20][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[16][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[16][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~488_combout\);

-- Location: LCCOMB_X24_Y9_N4
\data_i|oRD[22]~489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~489_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~488_combout\ & ((\data_i|rMEM[52][22]~q\))) # (!\data_i|oRD[22]~488_combout\ & (\data_i|rMEM[48][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[48][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[52][22]~q\,
	datad => \data_i|oRD[22]~488_combout\,
	combout => \data_i|oRD[22]~489_combout\);

-- Location: LCCOMB_X25_Y12_N16
\data_i|oRD[22]~490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~490_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[22]~487_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[22]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[22]~487_combout\,
	datad => \data_i|oRD[22]~489_combout\,
	combout => \data_i|oRD[22]~490_combout\);

-- Location: LCCOMB_X25_Y12_N26
\data_i|oRD[22]~493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~493_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[22]~490_combout\ & ((\data_i|oRD[22]~492_combout\))) # (!\data_i|oRD[22]~490_combout\ & (\data_i|oRD[22]~485_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[22]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[22]~485_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[22]~492_combout\,
	datad => \data_i|oRD[22]~490_combout\,
	combout => \data_i|oRD[22]~493_combout\);

-- Location: FF_X27_Y8_N1
\data_i|rMEM[61][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][22]~q\);

-- Location: FF_X27_Y8_N11
\data_i|rMEM[63][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][22]~q\);

-- Location: FF_X31_Y10_N27
\data_i|rMEM[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][22]~q\);

-- Location: FF_X31_Y10_N25
\data_i|rMEM[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][22]~q\);

-- Location: LCCOMB_X31_Y10_N24
\data_i|oRD[22]~522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~522_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[31][22]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[29][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[31][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[29][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[22]~522_combout\);

-- Location: LCCOMB_X27_Y8_N10
\data_i|oRD[22]~523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~523_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~522_combout\ & ((\data_i|rMEM[63][22]~q\))) # (!\data_i|oRD[22]~522_combout\ & (\data_i|rMEM[61][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[61][22]~q\,
	datac => \data_i|rMEM[63][22]~q\,
	datad => \data_i|oRD[22]~522_combout\,
	combout => \data_i|oRD[22]~523_combout\);

-- Location: LCCOMB_X25_Y9_N12
\data_i|rMEM[60][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[60][22]~feeder_combout\);

-- Location: FF_X25_Y9_N13
\data_i|rMEM[60][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][22]~q\);

-- Location: FF_X25_Y14_N7
\data_i|rMEM[62][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][22]~q\);

-- Location: FF_X31_Y14_N3
\data_i|rMEM[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][22]~q\);

-- Location: FF_X31_Y14_N21
\data_i|rMEM[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][22]~q\);

-- Location: LCCOMB_X31_Y14_N20
\data_i|oRD[22]~515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~515_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[30][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[28][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[30][22]~q\,
	datac => \data_i|rMEM[28][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~515_combout\);

-- Location: LCCOMB_X25_Y14_N6
\data_i|oRD[22]~516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~516_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~515_combout\ & ((\data_i|rMEM[62][22]~q\))) # (!\data_i|oRD[22]~515_combout\ & (\data_i|rMEM[60][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[62][22]~q\,
	datad => \data_i|oRD[22]~515_combout\,
	combout => \data_i|oRD[22]~516_combout\);

-- Location: FF_X21_Y12_N5
\data_i|rMEM[56][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][22]~q\);

-- Location: FF_X21_Y12_N15
\data_i|rMEM[58][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][22]~q\);

-- Location: FF_X20_Y15_N25
\data_i|rMEM[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][22]~q\);

-- Location: FF_X20_Y15_N15
\data_i|rMEM[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][22]~q\);

-- Location: LCCOMB_X20_Y15_N14
\data_i|oRD[22]~519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~519_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[26][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[24][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[26][22]~q\,
	datac => \data_i|rMEM[24][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~519_combout\);

-- Location: LCCOMB_X21_Y12_N14
\data_i|oRD[22]~520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~520_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~519_combout\ & ((\data_i|rMEM[58][22]~q\))) # (!\data_i|oRD[22]~519_combout\ & (\data_i|rMEM[56][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[56][22]~q\,
	datac => \data_i|rMEM[58][22]~q\,
	datad => \data_i|oRD[22]~519_combout\,
	combout => \data_i|oRD[22]~520_combout\);

-- Location: FF_X28_Y10_N9
\data_i|rMEM[57][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][22]~q\);

-- Location: FF_X28_Y10_N23
\data_i|rMEM[59][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][22]~q\);

-- Location: FF_X28_Y7_N17
\data_i|rMEM[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][22]~q\);

-- Location: FF_X28_Y7_N7
\data_i|rMEM[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][22]~q\);

-- Location: LCCOMB_X28_Y7_N6
\data_i|oRD[22]~517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~517_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[27][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[25][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[27][22]~q\,
	datac => \data_i|rMEM[25][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~517_combout\);

-- Location: LCCOMB_X28_Y10_N22
\data_i|oRD[22]~518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~518_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~517_combout\ & ((\data_i|rMEM[59][22]~q\))) # (!\data_i|oRD[22]~517_combout\ & (\data_i|rMEM[57][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][22]~q\,
	datac => \data_i|rMEM[59][22]~q\,
	datad => \data_i|oRD[22]~517_combout\,
	combout => \data_i|oRD[22]~518_combout\);

-- Location: LCCOMB_X21_Y12_N24
\data_i|oRD[22]~521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~521_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[22]~518_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[22]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[22]~520_combout\,
	datad => \data_i|oRD[22]~518_combout\,
	combout => \data_i|oRD[22]~521_combout\);

-- Location: LCCOMB_X21_Y12_N6
\data_i|oRD[22]~524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~524_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[22]~521_combout\ & (\data_i|oRD[22]~523_combout\)) # (!\data_i|oRD[22]~521_combout\ & ((\data_i|oRD[22]~516_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[22]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[22]~523_combout\,
	datab => \data_i|oRD[22]~516_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[22]~521_combout\,
	combout => \data_i|oRD[22]~524_combout\);

-- Location: LCCOMB_X29_Y5_N22
\data_i|rMEM[37][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[37][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[37][22]~feeder_combout\);

-- Location: FF_X29_Y5_N23
\data_i|rMEM[37][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[37][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][22]~q\);

-- Location: FF_X26_Y5_N13
\data_i|rMEM[39][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][22]~q\);

-- Location: FF_X26_Y5_N15
\data_i|rMEM[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][22]~q\);

-- Location: FF_X27_Y5_N3
\data_i|rMEM[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][22]~q\);

-- Location: LCCOMB_X27_Y5_N2
\data_i|oRD[22]~511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~511_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[7][22]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[5][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[7][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[5][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[22]~511_combout\);

-- Location: LCCOMB_X26_Y5_N12
\data_i|oRD[22]~512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~512_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~511_combout\ & ((\data_i|rMEM[39][22]~q\))) # (!\data_i|oRD[22]~511_combout\ & (\data_i|rMEM[37][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[37][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[39][22]~q\,
	datad => \data_i|oRD[22]~511_combout\,
	combout => \data_i|oRD[22]~512_combout\);

-- Location: FF_X21_Y7_N11
\data_i|rMEM[36][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][22]~q\);

-- Location: FF_X24_Y7_N3
\data_i|rMEM[38][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][22]~q\);

-- Location: FF_X34_Y7_N23
\data_i|rMEM[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][22]~q\);

-- Location: FF_X34_Y7_N5
\data_i|rMEM[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][22]~q\);

-- Location: LCCOMB_X34_Y7_N4
\data_i|oRD[22]~504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~504_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[6][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[4][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[4][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~504_combout\);

-- Location: LCCOMB_X24_Y7_N2
\data_i|oRD[22]~505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~505_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~504_combout\ & ((\data_i|rMEM[38][22]~q\))) # (!\data_i|oRD[22]~504_combout\ & (\data_i|rMEM[36][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[36][22]~q\,
	datac => \data_i|rMEM[38][22]~q\,
	datad => \data_i|oRD[22]~504_combout\,
	combout => \data_i|oRD[22]~505_combout\);

-- Location: LCCOMB_X26_Y13_N2
\data_i|rMEM[33][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[33][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[33][22]~feeder_combout\);

-- Location: FF_X26_Y13_N3
\data_i|rMEM[33][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[33][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][22]~q\);

-- Location: FF_X24_Y13_N25
\data_i|rMEM[35][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][22]~q\);

-- Location: FF_X20_Y13_N1
\data_i|rMEM[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][22]~q\);

-- Location: FF_X20_Y13_N7
\data_i|rMEM[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][22]~q\);

-- Location: LCCOMB_X20_Y13_N6
\data_i|oRD[22]~506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~506_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[3][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[1][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~506_combout\);

-- Location: LCCOMB_X24_Y13_N24
\data_i|oRD[22]~507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~507_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~506_combout\ & ((\data_i|rMEM[35][22]~q\))) # (!\data_i|oRD[22]~506_combout\ & (\data_i|rMEM[33][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][22]~q\,
	datad => \data_i|oRD[22]~506_combout\,
	combout => \data_i|oRD[22]~507_combout\);

-- Location: FF_X21_Y7_N17
\data_i|rMEM[32][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][22]~q\);

-- Location: FF_X21_Y9_N19
\data_i|rMEM[34][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][22]~q\);

-- Location: FF_X22_Y9_N21
\data_i|rMEM[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][22]~q\);

-- Location: FF_X22_Y9_N23
\data_i|rMEM[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][22]~q\);

-- Location: LCCOMB_X22_Y9_N22
\data_i|oRD[22]~508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~508_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[2][22]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[2][22]~q\,
	datac => \data_i|rMEM[0][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[22]~508_combout\);

-- Location: LCCOMB_X21_Y9_N18
\data_i|oRD[22]~509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~509_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~508_combout\ & ((\data_i|rMEM[34][22]~q\))) # (!\data_i|oRD[22]~508_combout\ & (\data_i|rMEM[32][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[32][22]~q\,
	datac => \data_i|rMEM[34][22]~q\,
	datad => \data_i|oRD[22]~508_combout\,
	combout => \data_i|oRD[22]~509_combout\);

-- Location: LCCOMB_X25_Y12_N12
\data_i|oRD[22]~510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~510_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[22]~507_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[22]~509_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[22]~507_combout\,
	datad => \data_i|oRD[22]~509_combout\,
	combout => \data_i|oRD[22]~510_combout\);

-- Location: LCCOMB_X25_Y12_N22
\data_i|oRD[22]~513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~513_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[22]~510_combout\ & (\data_i|oRD[22]~512_combout\)) # (!\data_i|oRD[22]~510_combout\ & ((\data_i|oRD[22]~505_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[22]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[22]~512_combout\,
	datac => \data_i|oRD[22]~505_combout\,
	datad => \data_i|oRD[22]~510_combout\,
	combout => \data_i|oRD[22]~513_combout\);

-- Location: LCCOMB_X19_Y14_N6
\data_i|rMEM[46][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[46][22]~feeder_combout\);

-- Location: FF_X19_Y14_N7
\data_i|rMEM[46][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][22]~q\);

-- Location: FF_X19_Y12_N13
\data_i|rMEM[47][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][22]~q\);

-- Location: LCCOMB_X19_Y16_N26
\data_i|rMEM[15][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[15][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[15][22]~feeder_combout\);

-- Location: FF_X19_Y16_N27
\data_i|rMEM[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[15][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][22]~q\);

-- Location: FF_X19_Y12_N19
\data_i|rMEM[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][22]~q\);

-- Location: LCCOMB_X19_Y12_N18
\data_i|oRD[22]~501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~501_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][22]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][22]~q\,
	datac => \data_i|rMEM[14][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[22]~501_combout\);

-- Location: LCCOMB_X19_Y12_N12
\data_i|oRD[22]~502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~502_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~501_combout\ & ((\data_i|rMEM[47][22]~q\))) # (!\data_i|oRD[22]~501_combout\ & (\data_i|rMEM[46][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[46][22]~q\,
	datac => \data_i|rMEM[47][22]~q\,
	datad => \data_i|oRD[22]~501_combout\,
	combout => \data_i|oRD[22]~502_combout\);

-- Location: FF_X27_Y15_N19
\data_i|rMEM[42][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][22]~q\);

-- Location: FF_X27_Y12_N13
\data_i|rMEM[43][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][22]~q\);

-- Location: FF_X27_Y12_N3
\data_i|rMEM[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][22]~q\);

-- Location: FF_X27_Y16_N27
\data_i|rMEM[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][22]~q\);

-- Location: LCCOMB_X27_Y16_N26
\data_i|oRD[22]~494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~494_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[11][22]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[10][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[10][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[22]~494_combout\);

-- Location: LCCOMB_X27_Y12_N12
\data_i|oRD[22]~495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~495_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~494_combout\ & ((\data_i|rMEM[43][22]~q\))) # (!\data_i|oRD[22]~494_combout\ & (\data_i|rMEM[42][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[42][22]~q\,
	datac => \data_i|rMEM[43][22]~q\,
	datad => \data_i|oRD[22]~494_combout\,
	combout => \data_i|oRD[22]~495_combout\);

-- Location: FF_X25_Y12_N9
\data_i|rMEM[40][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][22]~q\);

-- Location: FF_X25_Y12_N31
\data_i|rMEM[41][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][22]~q\);

-- Location: LCCOMB_X32_Y7_N8
\data_i|rMEM[9][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][22]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(22),
	combout => \data_i|rMEM[9][22]~feeder_combout\);

-- Location: FF_X32_Y7_N9
\data_i|rMEM[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][22]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][22]~q\);

-- Location: FF_X31_Y7_N25
\data_i|rMEM[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][22]~q\);

-- Location: LCCOMB_X31_Y7_N24
\data_i|oRD[22]~498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~498_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[9][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[8][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[9][22]~q\,
	datac => \data_i|rMEM[8][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~498_combout\);

-- Location: LCCOMB_X25_Y12_N30
\data_i|oRD[22]~499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~499_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~498_combout\ & ((\data_i|rMEM[41][22]~q\))) # (!\data_i|oRD[22]~498_combout\ & (\data_i|rMEM[40][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[41][22]~q\,
	datad => \data_i|oRD[22]~498_combout\,
	combout => \data_i|oRD[22]~499_combout\);

-- Location: FF_X32_Y11_N1
\data_i|rMEM[44][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][22]~q\);

-- Location: FF_X32_Y11_N31
\data_i|rMEM[45][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][22]~q\);

-- Location: FF_X33_Y4_N1
\data_i|rMEM[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][22]~q\);

-- Location: FF_X33_Y4_N23
\data_i|rMEM[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(22),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][22]~q\);

-- Location: LCCOMB_X33_Y4_N22
\data_i|oRD[22]~496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~496_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[13][22]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[12][22]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[13][22]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[12][22]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[22]~496_combout\);

-- Location: LCCOMB_X32_Y11_N30
\data_i|oRD[22]~497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~497_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[22]~496_combout\ & ((\data_i|rMEM[45][22]~q\))) # (!\data_i|oRD[22]~496_combout\ & (\data_i|rMEM[44][22]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[22]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][22]~q\,
	datac => \data_i|rMEM[45][22]~q\,
	datad => \data_i|oRD[22]~496_combout\,
	combout => \data_i|oRD[22]~497_combout\);

-- Location: LCCOMB_X25_Y12_N20
\data_i|oRD[22]~500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~500_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[22]~497_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[22]~499_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[22]~499_combout\,
	datad => \data_i|oRD[22]~497_combout\,
	combout => \data_i|oRD[22]~500_combout\);

-- Location: LCCOMB_X25_Y12_N2
\data_i|oRD[22]~503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~503_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[22]~500_combout\ & (\data_i|oRD[22]~502_combout\)) # (!\data_i|oRD[22]~500_combout\ & ((\data_i|oRD[22]~495_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[22]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[22]~502_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[22]~495_combout\,
	datad => \data_i|oRD[22]~500_combout\,
	combout => \data_i|oRD[22]~503_combout\);

-- Location: LCCOMB_X25_Y12_N28
\data_i|oRD[22]~514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~514_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|oRD[22]~503_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|oRD[22]~513_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[22]~513_combout\,
	datad => \data_i|oRD[22]~503_combout\,
	combout => \data_i|oRD[22]~514_combout\);

-- Location: LCCOMB_X25_Y12_N14
\data_i|oRD[22]~525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~525_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[22]~514_combout\ & ((\data_i|oRD[22]~524_combout\))) # (!\data_i|oRD[22]~514_combout\ & (\data_i|oRD[22]~493_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[22]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[22]~493_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[22]~524_combout\,
	datad => \data_i|oRD[22]~514_combout\,
	combout => \data_i|oRD[22]~525_combout\);

-- Location: LCCOMB_X35_Y12_N6
\data_i|oRD[22]~1418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[22]~1418_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[22]~525_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[22]~525_combout\,
	combout => \data_i|oRD[22]~1418_combout\);

-- Location: FF_X35_Y12_N7
\reg_pipeline|r_d_wb|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[22]~1418_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(22));

-- Location: LCCOMB_X39_Y12_N16
\Add0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~78_combout\ = (\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_d_wb|sREG\(22)))) # (!\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_y_wb|sREG\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(22),
	datad => \reg_pipeline|r_d_wb|sREG\(22),
	combout => \Add0~78_combout\);

-- Location: LCCOMB_X41_Y12_N6
\Add0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~79_combout\ = (\cu_wb|Mux23~10_combout\ & (\Add0~78_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~78_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \Add0~78_combout\,
	datac => \cu_wb|Mux22~11_combout\,
	datad => \Add0~40_combout\,
	combout => \Add0~79_combout\);

-- Location: FF_X41_Y12_N7
\regf_i|r3_i|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~79_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(22));

-- Location: LCCOMB_X42_Y14_N22
\regf_i|Mux40~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux40~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17)) # ((\regf_i|r1_i|sREG\(22))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r0_i|sREG\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r0_i|sREG\(22),
	datad => \regf_i|r1_i|sREG\(22),
	combout => \regf_i|Mux40~2_combout\);

-- Location: LCCOMB_X41_Y14_N14
\regf_i|Mux40~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux40~3_combout\ = (\regf_i|Mux40~2_combout\ & ((\regf_i|r3_i|sREG\(22)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux40~2_combout\ & (((\regf_i|r2_i|sREG\(22) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(22),
	datab => \regf_i|Mux40~2_combout\,
	datac => \regf_i|r2_i|sREG\(22),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux40~3_combout\);

-- Location: LCCOMB_X43_Y12_N20
\regf_i|Mux40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux40~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16)) # ((\regf_i|r6_i|sREG\(22))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r4_i|sREG\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r6_i|sREG\(22),
	datad => \regf_i|r4_i|sREG\(22),
	combout => \regf_i|Mux40~0_combout\);

-- Location: LCCOMB_X42_Y12_N8
\regf_i|Mux40~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux40~1_combout\ = (\regf_i|Mux40~0_combout\ & ((\regf_i|r7_i|sREG\(22)) # ((!\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\regf_i|Mux40~0_combout\ & (((\regf_i|r5_i|sREG\(22) & \reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux40~0_combout\,
	datab => \regf_i|r7_i|sREG\(22),
	datac => \regf_i|r5_i|sREG\(22),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux40~1_combout\);

-- Location: LCCOMB_X43_Y9_N12
\regf_i|Mux40~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux40~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux40~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux40~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux40~3_combout\,
	datad => \regf_i|Mux40~1_combout\,
	combout => \regf_i|Mux40~4_combout\);

-- Location: FF_X43_Y9_N13
\reg_pipeline|r_a_alu|sREG[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux40~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(22));

-- Location: LCCOMB_X42_Y9_N14
\alu_i|Add0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~46_combout\ = (\reg_pipeline|r_b_alu|sREG\(23) & ((\reg_pipeline|r_a_alu|sREG\(23) & (\alu_i|Add0~45\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(23) & (!\alu_i|Add0~45\)))) # (!\reg_pipeline|r_b_alu|sREG\(23) & ((\reg_pipeline|r_a_alu|sREG\(23) & 
-- (!\alu_i|Add0~45\)) # (!\reg_pipeline|r_a_alu|sREG\(23) & ((\alu_i|Add0~45\) # (GND)))))
-- \alu_i|Add0~47\ = CARRY((\reg_pipeline|r_b_alu|sREG\(23) & (!\reg_pipeline|r_a_alu|sREG\(23) & !\alu_i|Add0~45\)) # (!\reg_pipeline|r_b_alu|sREG\(23) & ((!\alu_i|Add0~45\) # (!\reg_pipeline|r_a_alu|sREG\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(23),
	datab => \reg_pipeline|r_a_alu|sREG\(23),
	datad => VCC,
	cin => \alu_i|Add0~45\,
	combout => \alu_i|Add0~46_combout\,
	cout => \alu_i|Add0~47\);

-- Location: LCCOMB_X41_Y4_N22
\alu_i|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (!\cu_alu|Mux23~9_combout\ & ((!\alu_i|Add0~46_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux23~9_combout\ & (\cu_alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|Add0~46_combout\,
	combout => \alu_i|Mux8~3_combout\);

-- Location: LCCOMB_X41_Y4_N2
\alu_i|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~14_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & ((\reg_pipeline|r_a_alu|sREG\(23) $ (\reg_pipeline|r_b_alu|sREG\(23))) # (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & 
-- (((\reg_pipeline|r_y_mem|sREG[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(23),
	datab => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(23),
	datad => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	combout => \alu_i|Mux8~14_combout\);

-- Location: LCCOMB_X41_Y4_N12
\alu_i|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~4_combout\ = (\alu_i|Mux8~14_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~84_combout\) # (!\alu_i|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \alu_i|Mux8~3_combout\,
	datad => \alu_i|Mux8~14_combout\,
	combout => \alu_i|Mux8~4_combout\);

-- Location: LCCOMB_X44_Y9_N26
\alu_i|sSHR_s2[23]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[23]~44_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[24]~11_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[23]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[24]~11_combout\,
	datad => \alu_i|sSHR_s2[23]~33_combout\,
	combout => \alu_i|sSHR_s2[23]~44_combout\);

-- Location: LCCOMB_X36_Y7_N6
\alu_i|sSHR_s3[23]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[23]~20_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[27]~47_combout\) # ((\alu_i|sSHR_s2[27]~46_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (((\alu_i|sSHR_s2[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHR_s2[27]~47_combout\,
	datac => \alu_i|sSHR_s2[27]~46_combout\,
	datad => \alu_i|sSHR_s2[23]~44_combout\,
	combout => \alu_i|sSHR_s3[23]~20_combout\);

-- Location: LCCOMB_X36_Y7_N12
\alu_i|sSRA_s4[23]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[23]~8_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_a_alu|sREG\(31)) # ((\reg_pipeline|r_b_alu|sREG\(2))))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[23]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s3[23]~20_combout\,
	combout => \alu_i|sSRA_s4[23]~8_combout\);

-- Location: LCCOMB_X41_Y4_N4
\alu_i|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # (((\cu_alu|Mux23~9_combout\) # (\alu_i|sSRA_s4[23]~8_combout\)) # (!\cu_alu|Mux27~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|sSRA_s4[23]~8_combout\,
	combout => \alu_i|Mux8~2_combout\);

-- Location: LCCOMB_X41_Y7_N10
\alu_i|sSHL_s4[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[7]~9_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[3]~10_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[7]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[3]~10_combout\,
	datad => \alu_i|sSHL_s2[7]~12_combout\,
	combout => \alu_i|sSHL_s4[7]~9_combout\);

-- Location: LCCOMB_X44_Y7_N6
\alu_i|sSHL_s3[23]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[23]~15_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[19]~36_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[23]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[19]~36_combout\,
	datad => \alu_i|sSHL_s2[23]~44_combout\,
	combout => \alu_i|sSHL_s3[23]~15_combout\);

-- Location: LCCOMB_X41_Y7_N26
\alu_i|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~5_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (((\reg_pipeline|r_y_mem|sREG[23]~65_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & ((\alu_i|sSHL_s3[15]~7_combout\))) # 
-- (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (\alu_i|sSHL_s3[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s3[23]~15_combout\,
	datab => \alu_i|sSHL_s3[15]~7_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	combout => \alu_i|Mux8~5_combout\);

-- Location: LCCOMB_X36_Y7_N28
\alu_i|sSHR_s4[23]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[23]~14_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & (!\reg_pipeline|r_b_alu|sREG\(0) & \reg_pipeline|r_a_alu|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(31),
	combout => \alu_i|sSHR_s4[23]~14_combout\);

-- Location: LCCOMB_X36_Y7_N14
\alu_i|sSHR_s4[23]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[23]~15_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHR_s4[23]~14_combout\ & (!\reg_pipeline|r_b_alu|sREG\(2)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[23]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHR_s4[23]~14_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s3[23]~20_combout\,
	combout => \alu_i|sSHR_s4[23]~15_combout\);

-- Location: LCCOMB_X41_Y7_N12
\alu_i|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~6_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|Mux8~5_combout\ & ((\alu_i|sSHR_s4[23]~15_combout\))) # (!\alu_i|Mux8~5_combout\ & (\alu_i|sSHL_s4[7]~9_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & 
-- (((\alu_i|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[7]~9_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datac => \alu_i|Mux8~5_combout\,
	datad => \alu_i|sSHR_s4[23]~15_combout\,
	combout => \alu_i|Mux8~6_combout\);

-- Location: LCCOMB_X41_Y4_N6
\alu_i|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~7_combout\ = (\alu_i|Mux14~8_combout\ & (((\alu_i|Mux8~4_combout\)))) # (!\alu_i|Mux14~8_combout\ & (!\alu_i|Mux8~4_combout\ & ((\cu_alu|Mux23~9_combout\) # (\alu_i|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux14~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux8~6_combout\,
	datad => \alu_i|Mux8~4_combout\,
	combout => \alu_i|Mux8~7_combout\);

-- Location: LCCOMB_X41_Y4_N16
\alu_i|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~8_combout\ = (\alu_i|Mux8~4_combout\ & (!\alu_i|Mux8~7_combout\ & ((\alu_i|Mux8~2_combout\) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\)))) # (!\alu_i|Mux8~4_combout\ & (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- ((\alu_i|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux8~4_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datac => \alu_i|Mux8~2_combout\,
	datad => \alu_i|Mux8~7_combout\,
	combout => \alu_i|Mux8~8_combout\);

-- Location: LCCOMB_X41_Y4_N24
\alu_i|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux8~13_combout\ = (\alu_i|Mux8~12_combout\) # ((\alu_i|Mux14~19_combout\ & (\alu_i|Add1~46_combout\)) # (!\alu_i|Mux14~19_combout\ & ((\alu_i|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux14~19_combout\,
	datab => \alu_i|Mux8~12_combout\,
	datac => \alu_i|Add1~46_combout\,
	datad => \alu_i|Mux8~8_combout\,
	combout => \alu_i|Mux8~13_combout\);

-- Location: FF_X41_Y4_N25
\reg_pipeline|r_y_mem|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux8~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(23));

-- Location: FF_X33_Y11_N17
\reg_pipeline|r_y_wb|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(23),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(23));

-- Location: LCCOMB_X33_Y11_N16
\Add0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~76_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(23))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(23),
	datac => \reg_pipeline|r_y_wb|sREG\(23),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~76_combout\);

-- Location: LCCOMB_X41_Y12_N16
\Add0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~77_combout\ = (\cu_wb|Mux22~11_combout\ & (((\Add0~76_combout\)))) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\Add0~76_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \Add0~76_combout\,
	datad => \Add0~42_combout\,
	combout => \Add0~77_combout\);

-- Location: FF_X43_Y12_N9
\regf_i|r6_i|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~77_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(23));

-- Location: LCCOMB_X43_Y12_N30
\regf_i|Mux71~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux71~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(23)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(23) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r6_i|sREG\(23),
	datac => \regf_i|r4_i|sREG\(23),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux71~0_combout\);

-- Location: LCCOMB_X42_Y12_N26
\regf_i|Mux71~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux71~1_combout\ = (\regf_i|Mux71~0_combout\ & (((\regf_i|r7_i|sREG\(23)) # (!\sRA2[0]~1_combout\)))) # (!\regf_i|Mux71~0_combout\ & (\regf_i|r5_i|sREG\(23) & ((\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux71~0_combout\,
	datab => \regf_i|r5_i|sREG\(23),
	datac => \regf_i|r7_i|sREG\(23),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux71~1_combout\);

-- Location: LCCOMB_X41_Y11_N20
\s_i_b_alu[23]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[23]~8_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux71~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux71~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux71~1_combout\,
	datad => \regf_i|Mux71~3_combout\,
	combout => \s_i_b_alu[23]~8_combout\);

-- Location: FF_X41_Y11_N21
\reg_pipeline|r_b_alu|sREG[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[23]~8_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(23));

-- Location: LCCOMB_X42_Y9_N16
\alu_i|Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~48_combout\ = ((\reg_pipeline|r_a_alu|sREG\(24) $ (\reg_pipeline|r_b_alu|sREG\(24) $ (!\alu_i|Add0~47\)))) # (GND)
-- \alu_i|Add0~49\ = CARRY((\reg_pipeline|r_a_alu|sREG\(24) & ((\reg_pipeline|r_b_alu|sREG\(24)) # (!\alu_i|Add0~47\))) # (!\reg_pipeline|r_a_alu|sREG\(24) & (\reg_pipeline|r_b_alu|sREG\(24) & !\alu_i|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(24),
	datab => \reg_pipeline|r_b_alu|sREG\(24),
	datad => VCC,
	cin => \alu_i|Add0~47\,
	combout => \alu_i|Add0~48_combout\,
	cout => \alu_i|Add0~49\);

-- Location: LCCOMB_X38_Y8_N12
\alu_i|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(24)) # (\reg_pipeline|r_a_alu|sREG\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(24),
	datad => \reg_pipeline|r_a_alu|sREG\(24),
	combout => \alu_i|Mux7~7_combout\);

-- Location: LCCOMB_X38_Y8_N26
\alu_i|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~8_combout\ = (\alu_i|Mux7~7_combout\ & (\cu_alu|Mux22~7_combout\ & (!\cu_alu|Mux27~8_combout\ & \cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux7~7_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux7~8_combout\);

-- Location: LCCOMB_X39_Y9_N6
\alu_i|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux7~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(24))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(24),
	datac => \alu_i|Mux7~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux7~9_combout\);

-- Location: LCCOMB_X39_Y9_N16
\alu_i|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~10_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(24) & (\reg_pipeline|r_a_alu|sREG\(24))) # (!\reg_pipeline|r_b_alu|sREG\(24) & (!\reg_pipeline|r_a_alu|sREG\(24) & \alu_i|Mux7~9_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(24),
	datab => \reg_pipeline|r_a_alu|sREG\(24),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux7~9_combout\,
	combout => \alu_i|Mux7~10_combout\);

-- Location: LCCOMB_X39_Y9_N4
\alu_i|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~14_combout\ = (\cu_alu|Mux23~9_combout\ & (\alu_i|Mux7~10_combout\ & ((\cu_alu|Mux22~7_combout\) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux7~10_combout\,
	combout => \alu_i|Mux7~14_combout\);

-- Location: LCCOMB_X36_Y6_N12
\alu_i|sSHR_s4[24]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[24]~16_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[28]~9_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[24]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[24]~12_combout\,
	datad => \alu_i|sSHR_s2[28]~9_combout\,
	combout => \alu_i|sSHR_s4[24]~16_combout\);

-- Location: LCCOMB_X43_Y7_N20
\alu_i|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~2_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & ((\reg_pipeline|r_y_mem|sREG[24]~67_combout\) # ((\alu_i|sSHL_s2[20]~38_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & (!\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & 
-- (\alu_i|sSHL_s2[24]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~68_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~67_combout\,
	datac => \alu_i|sSHL_s2[24]~46_combout\,
	datad => \alu_i|sSHL_s2[20]~38_combout\,
	combout => \alu_i|Mux7~2_combout\);

-- Location: LCCOMB_X39_Y6_N28
\alu_i|sSHL_s4[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[8]~10_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & ((\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHL_s3[4]~0_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHL_s2[8]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s3[4]~0_combout\,
	datad => \alu_i|sSHL_s2[8]~14_combout\,
	combout => \alu_i|sSHL_s4[8]~10_combout\);

-- Location: LCCOMB_X39_Y6_N22
\alu_i|sSHL_s4[8]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[8]~11_combout\ = (\alu_i|sSHL_s4[8]~10_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHL_s2[4]~5_combout\ & \reg_pipeline|r_b_alu|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHL_s2[4]~5_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHL_s4[8]~10_combout\,
	combout => \alu_i|sSHL_s4[8]~11_combout\);

-- Location: LCCOMB_X39_Y6_N2
\alu_i|sSHL_s3[16]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[16]~8_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[12]~22_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[16]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[12]~22_combout\,
	datad => \alu_i|sSHL_s2[16]~30_combout\,
	combout => \alu_i|sSHL_s3[16]~8_combout\);

-- Location: LCCOMB_X39_Y6_N16
\alu_i|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~3_combout\ = (\alu_i|Mux7~2_combout\ & (((\alu_i|sSHL_s4[8]~11_combout\)) # (!\reg_pipeline|r_y_mem|sREG[24]~67_combout\))) # (!\alu_i|Mux7~2_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & ((\alu_i|sSHL_s3[16]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux7~2_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~67_combout\,
	datac => \alu_i|sSHL_s4[8]~11_combout\,
	datad => \alu_i|sSHL_s3[16]~8_combout\,
	combout => \alu_i|Mux7~3_combout\);

-- Location: LCCOMB_X38_Y10_N30
\alu_i|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~17_combout\ = \reg_pipeline|r_b_alu|sREG\(24) $ (\reg_pipeline|r_a_alu|sREG\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(24),
	datad => \reg_pipeline|r_a_alu|sREG\(24),
	combout => \alu_i|Equal0~17_combout\);

-- Location: LCCOMB_X36_Y6_N30
\alu_i|sSRA_s4[24]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[24]~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(3)) # ((\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[28]~9_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[24]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[24]~12_combout\,
	datad => \alu_i|sSHR_s2[28]~9_combout\,
	combout => \alu_i|sSRA_s4[24]~9_combout\);

-- Location: LCCOMB_X37_Y6_N22
\alu_i|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~4_combout\ = (!\cu_alu|Mux23~9_combout\ & (\cu_alu|Mux27~8_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # (\alu_i|sSRA_s4[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|sSRA_s4[24]~9_combout\,
	combout => \alu_i|Mux7~4_combout\);

-- Location: LCCOMB_X38_Y9_N28
\alu_i|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~5_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~69_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\alu_i|Equal0~17_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux7~4_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~69_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~17_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~69_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux7~4_combout\,
	combout => \alu_i|Mux7~5_combout\);

-- Location: LCCOMB_X39_Y9_N12
\alu_i|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~6_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\alu_i|Mux7~5_combout\ & ((\alu_i|Mux7~3_combout\))) # (!\alu_i|Mux7~5_combout\ & (\alu_i|sSHR_s4[24]~16_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & 
-- (((\alu_i|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[24]~16_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \alu_i|Mux7~3_combout\,
	datad => \alu_i|Mux7~5_combout\,
	combout => \alu_i|Mux7~6_combout\);

-- Location: LCCOMB_X39_Y9_N2
\alu_i|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~11_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~70_combout\ & ((\alu_i|Mux7~6_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\alu_i|Mux7~14_combout\)) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~70_combout\,
	datac => \alu_i|Mux7~14_combout\,
	datad => \alu_i|Mux7~6_combout\,
	combout => \alu_i|Mux7~11_combout\);

-- Location: LCCOMB_X39_Y9_N24
\alu_i|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~12_combout\ = (\alu_i|Mux15~0_combout\ & ((\alu_i|Mux7~11_combout\ & ((\alu_i|Add1~48_combout\))) # (!\alu_i|Mux7~11_combout\ & (\alu_i|Add0~48_combout\)))) # (!\alu_i|Mux15~0_combout\ & (((\alu_i|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \alu_i|Add0~48_combout\,
	datac => \alu_i|Add1~48_combout\,
	datad => \alu_i|Mux7~11_combout\,
	combout => \alu_i|Mux7~12_combout\);

-- Location: LCCOMB_X39_Y9_N28
\alu_i|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux7~13_combout\ = (!\reg_pipeline|r_y_mem|sREG[24]~71_combout\ & (\alu_i|Mux7~12_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~61_combout\) # (!\alu_i|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~71_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~61_combout\,
	datad => \alu_i|Mux7~12_combout\,
	combout => \alu_i|Mux7~13_combout\);

-- Location: FF_X39_Y9_N29
\reg_pipeline|r_y_mem|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux7~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(24));

-- Location: FF_X39_Y12_N23
\reg_pipeline|r_y_wb|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(24));

-- Location: LCCOMB_X39_Y12_N14
\regf_i|Mux70~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux70~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux70~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux70~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux70~1_combout\,
	datad => \regf_i|Mux70~3_combout\,
	combout => \regf_i|Mux70~4_combout\);

-- Location: FF_X39_Y12_N15
\reg_pipeline|r_d_alu|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux70~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(24));

-- Location: FF_X38_Y12_N21
\reg_pipeline|r_d_mem|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(24));

-- Location: FF_X24_Y14_N21
\data_i|rMEM[59][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][24]~q\);

-- Location: FF_X26_Y16_N15
\data_i|rMEM[63][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][24]~q\);

-- Location: FF_X21_Y14_N23
\data_i|rMEM[55][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][24]~q\);

-- Location: FF_X24_Y14_N11
\data_i|rMEM[51][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][24]~q\);

-- Location: LCCOMB_X24_Y14_N10
\data_i|oRD[24]~438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~438_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[55][24]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[51][24]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[51][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[24]~438_combout\);

-- Location: LCCOMB_X26_Y16_N14
\data_i|oRD[24]~439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~439_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~438_combout\ & ((\data_i|rMEM[63][24]~q\))) # (!\data_i|oRD[24]~438_combout\ & (\data_i|rMEM[59][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[59][24]~q\,
	datac => \data_i|rMEM[63][24]~q\,
	datad => \data_i|oRD[24]~438_combout\,
	combout => \data_i|oRD[24]~439_combout\);

-- Location: FF_X31_Y16_N5
\data_i|rMEM[53][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][24]~q\);

-- Location: FF_X31_Y16_N27
\data_i|rMEM[49][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][24]~q\);

-- Location: LCCOMB_X31_Y16_N26
\data_i|oRD[24]~431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~431_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[53][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[49][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[53][24]~q\,
	datac => \data_i|rMEM[49][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[24]~431_combout\);

-- Location: FF_X32_Y16_N3
\data_i|rMEM[57][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][24]~q\);

-- Location: FF_X32_Y16_N21
\data_i|rMEM[61][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][24]~q\);

-- Location: LCCOMB_X32_Y16_N20
\data_i|oRD[24]~432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~432_combout\ = (\data_i|oRD[24]~431_combout\ & (((\data_i|rMEM[61][24]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[24]~431_combout\ & (\data_i|rMEM[57][24]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[24]~431_combout\,
	datab => \data_i|rMEM[57][24]~q\,
	datac => \data_i|rMEM[61][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[24]~432_combout\);

-- Location: FF_X19_Y15_N17
\data_i|rMEM[56][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][24]~q\);

-- Location: FF_X26_Y15_N11
\data_i|rMEM[60][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][24]~q\);

-- Location: FF_X24_Y8_N11
\data_i|rMEM[52][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][24]~q\);

-- Location: FF_X26_Y8_N11
\data_i|rMEM[48][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][24]~q\);

-- Location: LCCOMB_X26_Y8_N10
\data_i|oRD[24]~435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~435_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[52][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[48][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[48][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[24]~435_combout\);

-- Location: LCCOMB_X26_Y15_N10
\data_i|oRD[24]~436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~436_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~435_combout\ & ((\data_i|rMEM[60][24]~q\))) # (!\data_i|oRD[24]~435_combout\ & (\data_i|rMEM[56][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[60][24]~q\,
	datad => \data_i|oRD[24]~435_combout\,
	combout => \data_i|oRD[24]~436_combout\);

-- Location: FF_X30_Y16_N29
\data_i|rMEM[58][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][24]~q\);

-- Location: FF_X26_Y16_N17
\data_i|rMEM[62][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][24]~q\);

-- Location: FF_X22_Y12_N29
\data_i|rMEM[54][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][24]~q\);

-- Location: FF_X22_Y12_N19
\data_i|rMEM[50][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][24]~q\);

-- Location: LCCOMB_X22_Y12_N18
\data_i|oRD[24]~433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~433_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[54][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[50][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[50][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[24]~433_combout\);

-- Location: LCCOMB_X26_Y16_N16
\data_i|oRD[24]~434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~434_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~433_combout\ & ((\data_i|rMEM[62][24]~q\))) # (!\data_i|oRD[24]~433_combout\ & (\data_i|rMEM[58][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[58][24]~q\,
	datac => \data_i|rMEM[62][24]~q\,
	datad => \data_i|oRD[24]~433_combout\,
	combout => \data_i|oRD[24]~434_combout\);

-- Location: LCCOMB_X30_Y16_N14
\data_i|oRD[24]~437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~437_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[24]~434_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[24]~436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[24]~436_combout\,
	datad => \data_i|oRD[24]~434_combout\,
	combout => \data_i|oRD[24]~437_combout\);

-- Location: LCCOMB_X31_Y16_N20
\data_i|oRD[24]~440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~440_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[24]~437_combout\ & (\data_i|oRD[24]~439_combout\)) # (!\data_i|oRD[24]~437_combout\ & ((\data_i|oRD[24]~432_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[24]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[24]~439_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[24]~432_combout\,
	datad => \data_i|oRD[24]~437_combout\,
	combout => \data_i|oRD[24]~440_combout\);

-- Location: LCCOMB_X26_Y14_N20
\data_i|rMEM[46][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][24]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(24),
	combout => \data_i|rMEM[46][24]~feeder_combout\);

-- Location: FF_X26_Y14_N21
\data_i|rMEM[46][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][24]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][24]~q\);

-- Location: FF_X22_Y14_N25
\data_i|rMEM[44][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][24]~q\);

-- Location: FF_X22_Y14_N19
\data_i|rMEM[36][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][24]~q\);

-- Location: FF_X22_Y7_N9
\data_i|rMEM[38][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][24]~q\);

-- Location: LCCOMB_X22_Y14_N18
\data_i|oRD[24]~400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~400_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[38][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[36][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[36][24]~q\,
	datad => \data_i|rMEM[38][24]~q\,
	combout => \data_i|oRD[24]~400_combout\);

-- Location: LCCOMB_X22_Y14_N24
\data_i|oRD[24]~401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~401_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~400_combout\ & (\data_i|rMEM[46][24]~q\)) # (!\data_i|oRD[24]~400_combout\ & ((\data_i|rMEM[44][24]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][24]~q\,
	datad => \data_i|oRD[24]~400_combout\,
	combout => \data_i|oRD[24]~401_combout\);

-- Location: FF_X26_Y17_N25
\data_i|rMEM[45][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][24]~q\);

-- Location: FF_X27_Y18_N9
\data_i|rMEM[47][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][24]~q\);

-- Location: FF_X28_Y18_N13
\data_i|rMEM[39][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][24]~q\);

-- Location: FF_X28_Y18_N3
\data_i|rMEM[37][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][24]~q\);

-- Location: LCCOMB_X28_Y18_N2
\data_i|oRD[24]~407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~407_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[39][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[37][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[24]~407_combout\);

-- Location: LCCOMB_X27_Y18_N8
\data_i|oRD[24]~408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~408_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~407_combout\ & ((\data_i|rMEM[47][24]~q\))) # (!\data_i|oRD[24]~407_combout\ & (\data_i|rMEM[45][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[47][24]~q\,
	datad => \data_i|oRD[24]~407_combout\,
	combout => \data_i|oRD[24]~408_combout\);

-- Location: LCCOMB_X31_Y13_N22
\data_i|rMEM[41][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[41][24]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(24),
	combout => \data_i|rMEM[41][24]~feeder_combout\);

-- Location: FF_X31_Y13_N23
\data_i|rMEM[41][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[41][24]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][24]~q\);

-- Location: FF_X27_Y12_N25
\data_i|rMEM[43][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][24]~q\);

-- Location: FF_X24_Y13_N27
\data_i|rMEM[35][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][24]~q\);

-- Location: FF_X26_Y13_N7
\data_i|rMEM[33][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][24]~q\);

-- Location: LCCOMB_X26_Y13_N6
\data_i|oRD[24]~402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~402_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[35][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[33][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[24]~402_combout\);

-- Location: LCCOMB_X27_Y12_N24
\data_i|oRD[24]~403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~403_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~402_combout\ & ((\data_i|rMEM[43][24]~q\))) # (!\data_i|oRD[24]~402_combout\ & (\data_i|rMEM[41][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[41][24]~q\,
	datac => \data_i|rMEM[43][24]~q\,
	datad => \data_i|oRD[24]~402_combout\,
	combout => \data_i|oRD[24]~403_combout\);

-- Location: LCCOMB_X32_Y13_N20
\data_i|rMEM[40][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[40][24]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(24),
	combout => \data_i|rMEM[40][24]~feeder_combout\);

-- Location: FF_X32_Y13_N21
\data_i|rMEM[40][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[40][24]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][24]~q\);

-- Location: FF_X30_Y16_N17
\data_i|rMEM[42][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][24]~q\);

-- Location: FF_X22_Y10_N3
\data_i|rMEM[32][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][24]~q\);

-- Location: LCCOMB_X22_Y8_N24
\data_i|rMEM[34][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][24]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(24),
	combout => \data_i|rMEM[34][24]~feeder_combout\);

-- Location: FF_X22_Y8_N25
\data_i|rMEM[34][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][24]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][24]~q\);

-- Location: LCCOMB_X22_Y10_N2
\data_i|oRD[24]~404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~404_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][24]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[32][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][24]~q\,
	datad => \data_i|rMEM[34][24]~q\,
	combout => \data_i|oRD[24]~404_combout\);

-- Location: LCCOMB_X30_Y16_N16
\data_i|oRD[24]~405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~405_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~404_combout\ & ((\data_i|rMEM[42][24]~q\))) # (!\data_i|oRD[24]~404_combout\ & (\data_i|rMEM[40][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[42][24]~q\,
	datad => \data_i|oRD[24]~404_combout\,
	combout => \data_i|oRD[24]~405_combout\);

-- Location: LCCOMB_X30_Y16_N10
\data_i|oRD[24]~406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~406_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[24]~403_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[24]~405_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[24]~403_combout\,
	datad => \data_i|oRD[24]~405_combout\,
	combout => \data_i|oRD[24]~406_combout\);

-- Location: LCCOMB_X30_Y16_N0
\data_i|oRD[24]~409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~409_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[24]~406_combout\ & ((\data_i|oRD[24]~408_combout\))) # (!\data_i|oRD[24]~406_combout\ & (\data_i|oRD[24]~401_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[24]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[24]~401_combout\,
	datac => \data_i|oRD[24]~408_combout\,
	datad => \data_i|oRD[24]~406_combout\,
	combout => \data_i|oRD[24]~409_combout\);

-- Location: FF_X34_Y15_N11
\data_i|rMEM[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][24]~q\);

-- Location: FF_X35_Y18_N25
\data_i|rMEM[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][24]~q\);

-- Location: FF_X35_Y18_N27
\data_i|rMEM[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][24]~q\);

-- Location: LCCOMB_X35_Y18_N26
\data_i|oRD[24]~420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~420_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[5][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[1][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[5][24]~q\,
	datac => \data_i|rMEM[1][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[24]~420_combout\);

-- Location: FF_X34_Y15_N1
\data_i|rMEM[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][24]~q\);

-- Location: LCCOMB_X34_Y15_N0
\data_i|oRD[24]~421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~421_combout\ = (\data_i|oRD[24]~420_combout\ & (((\data_i|rMEM[13][24]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[24]~420_combout\ & (\data_i|rMEM[9][24]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[9][24]~q\,
	datab => \data_i|oRD[24]~420_combout\,
	datac => \data_i|rMEM[13][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[24]~421_combout\);

-- Location: FF_X37_Y16_N29
\data_i|rMEM[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][24]~q\);

-- Location: FF_X37_Y16_N19
\data_i|rMEM[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][24]~q\);

-- Location: FF_X34_Y16_N15
\data_i|rMEM[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][24]~q\);

-- Location: FF_X34_Y16_N25
\data_i|rMEM[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][24]~q\);

-- Location: LCCOMB_X34_Y16_N14
\data_i|oRD[24]~427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~427_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][24]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[3][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[3][24]~q\,
	datad => \data_i|rMEM[7][24]~q\,
	combout => \data_i|oRD[24]~427_combout\);

-- Location: LCCOMB_X37_Y16_N18
\data_i|oRD[24]~428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~428_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~427_combout\ & ((\data_i|rMEM[15][24]~q\))) # (!\data_i|oRD[24]~427_combout\ & (\data_i|rMEM[11][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[11][24]~q\,
	datac => \data_i|rMEM[15][24]~q\,
	datad => \data_i|oRD[24]~427_combout\,
	combout => \data_i|oRD[24]~428_combout\);

-- Location: FF_X27_Y16_N3
\data_i|rMEM[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][24]~q\);

-- Location: FF_X27_Y16_N29
\data_i|rMEM[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][24]~q\);

-- Location: FF_X28_Y16_N25
\data_i|rMEM[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][24]~q\);

-- Location: FF_X28_Y16_N23
\data_i|rMEM[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][24]~q\);

-- Location: LCCOMB_X28_Y16_N22
\data_i|oRD[24]~422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~422_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][24]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[2][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[24]~422_combout\);

-- Location: LCCOMB_X27_Y16_N28
\data_i|oRD[24]~423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~423_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~422_combout\ & ((\data_i|rMEM[14][24]~q\))) # (!\data_i|oRD[24]~422_combout\ & (\data_i|rMEM[10][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[10][24]~q\,
	datac => \data_i|rMEM[14][24]~q\,
	datad => \data_i|oRD[24]~422_combout\,
	combout => \data_i|oRD[24]~423_combout\);

-- Location: FF_X36_Y12_N1
\data_i|rMEM[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][24]~q\);

-- Location: FF_X36_Y12_N3
\data_i|rMEM[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][24]~q\);

-- Location: FF_X35_Y10_N29
\data_i|rMEM[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][24]~q\);

-- Location: FF_X35_Y10_N11
\data_i|rMEM[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][24]~q\);

-- Location: LCCOMB_X35_Y10_N10
\data_i|oRD[24]~424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~424_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[4][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[4][24]~q\,
	datac => \data_i|rMEM[0][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[24]~424_combout\);

-- Location: LCCOMB_X36_Y12_N2
\data_i|oRD[24]~425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~425_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~424_combout\ & ((\data_i|rMEM[12][24]~q\))) # (!\data_i|oRD[24]~424_combout\ & (\data_i|rMEM[8][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[8][24]~q\,
	datac => \data_i|rMEM[12][24]~q\,
	datad => \data_i|oRD[24]~424_combout\,
	combout => \data_i|oRD[24]~425_combout\);

-- Location: LCCOMB_X30_Y16_N2
\data_i|oRD[24]~426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~426_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[24]~423_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[24]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[24]~423_combout\,
	datad => \data_i|oRD[24]~425_combout\,
	combout => \data_i|oRD[24]~426_combout\);

-- Location: LCCOMB_X30_Y16_N8
\data_i|oRD[24]~429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~429_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[24]~426_combout\ & ((\data_i|oRD[24]~428_combout\))) # (!\data_i|oRD[24]~426_combout\ & (\data_i|oRD[24]~421_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[24]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[24]~421_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[24]~428_combout\,
	datad => \data_i|oRD[24]~426_combout\,
	combout => \data_i|oRD[24]~429_combout\);

-- Location: LCCOMB_X34_Y11_N14
\data_i|rMEM[30][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][24]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(24),
	combout => \data_i|rMEM[30][24]~feeder_combout\);

-- Location: FF_X34_Y11_N15
\data_i|rMEM[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][24]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][24]~q\);

-- Location: FF_X31_Y10_N17
\data_i|rMEM[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][24]~q\);

-- Location: FF_X30_Y10_N17
\data_i|rMEM[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][24]~q\);

-- Location: FF_X30_Y10_N3
\data_i|rMEM[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][24]~q\);

-- Location: LCCOMB_X30_Y10_N2
\data_i|oRD[24]~417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~417_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[23][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[22][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[23][24]~q\,
	datac => \data_i|rMEM[22][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[24]~417_combout\);

-- Location: LCCOMB_X31_Y10_N16
\data_i|oRD[24]~418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~418_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~417_combout\ & ((\data_i|rMEM[31][24]~q\))) # (!\data_i|oRD[24]~417_combout\ & (\data_i|rMEM[30][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[30][24]~q\,
	datac => \data_i|rMEM[31][24]~q\,
	datad => \data_i|oRD[24]~417_combout\,
	combout => \data_i|oRD[24]~418_combout\);

-- Location: LCCOMB_X33_Y8_N6
\data_i|rMEM[17][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[17][24]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(24),
	combout => \data_i|rMEM[17][24]~feeder_combout\);

-- Location: FF_X33_Y8_N7
\data_i|rMEM[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[17][24]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][24]~q\);

-- Location: FF_X34_Y8_N17
\data_i|rMEM[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][24]~q\);

-- Location: LCCOMB_X34_Y8_N16
\data_i|oRD[24]~414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~414_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[17][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[16][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[17][24]~q\,
	datac => \data_i|rMEM[16][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[24]~414_combout\);

-- Location: FF_X35_Y16_N11
\data_i|rMEM[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][24]~q\);

-- Location: FF_X35_Y16_N29
\data_i|rMEM[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][24]~q\);

-- Location: LCCOMB_X35_Y16_N10
\data_i|oRD[24]~415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~415_combout\ = (\data_i|oRD[24]~414_combout\ & (((\data_i|rMEM[25][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[24]~414_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[24][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[24]~414_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[25][24]~q\,
	datad => \data_i|rMEM[24][24]~q\,
	combout => \data_i|oRD[24]~415_combout\);

-- Location: FF_X34_Y6_N29
\data_i|rMEM[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][24]~q\);

-- Location: LCCOMB_X30_Y8_N20
\data_i|rMEM[21][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[21][24]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(24),
	combout => \data_i|rMEM[21][24]~feeder_combout\);

-- Location: FF_X30_Y8_N21
\data_i|rMEM[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[21][24]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][24]~q\);

-- Location: LCCOMB_X34_Y6_N28
\data_i|oRD[24]~412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~412_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[21][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[20][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[20][24]~q\,
	datad => \data_i|rMEM[21][24]~q\,
	combout => \data_i|oRD[24]~412_combout\);

-- Location: FF_X34_Y12_N9
\data_i|rMEM[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][24]~q\);

-- Location: FF_X34_Y12_N23
\data_i|rMEM[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][24]~q\);

-- Location: LCCOMB_X34_Y12_N8
\data_i|oRD[24]~413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~413_combout\ = (\data_i|oRD[24]~412_combout\ & (((\data_i|rMEM[29][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[24]~412_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[28][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[24]~412_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[29][24]~q\,
	datad => \data_i|rMEM[28][24]~q\,
	combout => \data_i|oRD[24]~413_combout\);

-- Location: LCCOMB_X30_Y16_N26
\data_i|oRD[24]~416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~416_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[24]~413_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[24]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[24]~415_combout\,
	datad => \data_i|oRD[24]~413_combout\,
	combout => \data_i|oRD[24]~416_combout\);

-- Location: FF_X27_Y17_N5
\data_i|rMEM[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][24]~q\);

-- Location: FF_X27_Y17_N23
\data_i|rMEM[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][24]~q\);

-- Location: FF_X19_Y6_N29
\data_i|rMEM[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][24]~q\);

-- Location: FF_X19_Y6_N19
\data_i|rMEM[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(24),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][24]~q\);

-- Location: LCCOMB_X19_Y6_N18
\data_i|oRD[24]~410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~410_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[19][24]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[18][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[19][24]~q\,
	datac => \data_i|rMEM[18][24]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[24]~410_combout\);

-- Location: LCCOMB_X27_Y17_N22
\data_i|oRD[24]~411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~411_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[24]~410_combout\ & ((\data_i|rMEM[27][24]~q\))) # (!\data_i|oRD[24]~410_combout\ & (\data_i|rMEM[26][24]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[24]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[26][24]~q\,
	datac => \data_i|rMEM[27][24]~q\,
	datad => \data_i|oRD[24]~410_combout\,
	combout => \data_i|oRD[24]~411_combout\);

-- Location: LCCOMB_X30_Y16_N12
\data_i|oRD[24]~419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~419_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[24]~416_combout\ & (\data_i|oRD[24]~418_combout\)) # (!\data_i|oRD[24]~416_combout\ & ((\data_i|oRD[24]~411_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[24]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[24]~418_combout\,
	datac => \data_i|oRD[24]~416_combout\,
	datad => \data_i|oRD[24]~411_combout\,
	combout => \data_i|oRD[24]~419_combout\);

-- Location: LCCOMB_X30_Y16_N30
\data_i|oRD[24]~430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~430_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|oRD[24]~419_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[24]~429_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[24]~429_combout\,
	datad => \data_i|oRD[24]~419_combout\,
	combout => \data_i|oRD[24]~430_combout\);

-- Location: LCCOMB_X31_Y16_N14
\data_i|oRD[24]~441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~441_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[24]~430_combout\ & (\data_i|oRD[24]~440_combout\)) # (!\data_i|oRD[24]~430_combout\ & ((\data_i|oRD[24]~409_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[24]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|oRD[24]~440_combout\,
	datac => \data_i|oRD[24]~409_combout\,
	datad => \data_i|oRD[24]~430_combout\,
	combout => \data_i|oRD[24]~441_combout\);

-- Location: LCCOMB_X32_Y14_N16
\data_i|oRD[24]~1416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[24]~1416_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[24]~441_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[24]~441_combout\,
	combout => \data_i|oRD[24]~1416_combout\);

-- Location: FF_X32_Y14_N17
\reg_pipeline|r_d_wb|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[24]~1416_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(24));

-- Location: LCCOMB_X39_Y12_N22
\Add0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~74_combout\ = (\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_d_wb|sREG\(24)))) # (!\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_y_wb|sREG\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(24),
	datad => \reg_pipeline|r_d_wb|sREG\(24),
	combout => \Add0~74_combout\);

-- Location: LCCOMB_X41_Y12_N18
\Add0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~75_combout\ = (\cu_wb|Mux22~11_combout\ & (((\Add0~74_combout\)))) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\Add0~74_combout\))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \Add0~44_combout\,
	datad => \Add0~74_combout\,
	combout => \Add0~75_combout\);

-- Location: FF_X41_Y15_N23
\regf_i|r0_i|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~75_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(24));

-- Location: LCCOMB_X41_Y15_N22
\regf_i|Mux38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux38~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(24)))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- (\regf_i|r0_i|sREG\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r0_i|sREG\(24),
	datad => \regf_i|r1_i|sREG\(24),
	combout => \regf_i|Mux38~2_combout\);

-- Location: LCCOMB_X41_Y16_N28
\regf_i|Mux38~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux38~3_combout\ = (\regf_i|Mux38~2_combout\ & ((\regf_i|r3_i|sREG\(24)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux38~2_combout\ & (((\regf_i|r2_i|sREG\(24) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux38~2_combout\,
	datab => \regf_i|r3_i|sREG\(24),
	datac => \regf_i|r2_i|sREG\(24),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux38~3_combout\);

-- Location: LCCOMB_X43_Y15_N16
\regf_i|Mux38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux38~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(24)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(24) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(24),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(24),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux38~0_combout\);

-- Location: LCCOMB_X42_Y12_N12
\regf_i|Mux38~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux38~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux38~0_combout\ & (\regf_i|r7_i|sREG\(24))) # (!\regf_i|Mux38~0_combout\ & ((\regf_i|r5_i|sREG\(24)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(24),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(24),
	datad => \regf_i|Mux38~0_combout\,
	combout => \regf_i|Mux38~1_combout\);

-- Location: LCCOMB_X44_Y9_N20
\regf_i|Mux38~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux38~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux38~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux38~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux38~3_combout\,
	datad => \regf_i|Mux38~1_combout\,
	combout => \regf_i|Mux38~4_combout\);

-- Location: FF_X44_Y9_N21
\reg_pipeline|r_a_alu|sREG[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux38~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(24));

-- Location: LCCOMB_X42_Y9_N18
\alu_i|Add0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~50_combout\ = (\reg_pipeline|r_a_alu|sREG\(25) & ((\reg_pipeline|r_b_alu|sREG\(25) & (\alu_i|Add0~49\ & VCC)) # (!\reg_pipeline|r_b_alu|sREG\(25) & (!\alu_i|Add0~49\)))) # (!\reg_pipeline|r_a_alu|sREG\(25) & ((\reg_pipeline|r_b_alu|sREG\(25) & 
-- (!\alu_i|Add0~49\)) # (!\reg_pipeline|r_b_alu|sREG\(25) & ((\alu_i|Add0~49\) # (GND)))))
-- \alu_i|Add0~51\ = CARRY((\reg_pipeline|r_a_alu|sREG\(25) & (!\reg_pipeline|r_b_alu|sREG\(25) & !\alu_i|Add0~49\)) # (!\reg_pipeline|r_a_alu|sREG\(25) & ((!\alu_i|Add0~49\) # (!\reg_pipeline|r_b_alu|sREG\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(25),
	datab => \reg_pipeline|r_b_alu|sREG\(25),
	datad => VCC,
	cin => \alu_i|Add0~49\,
	combout => \alu_i|Add0~50_combout\,
	cout => \alu_i|Add0~51\);

-- Location: LCCOMB_X38_Y9_N22
\alu_i|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~7_combout\ = (!\reg_pipeline|r_b_alu|sREG\(25) & (\cu_alu|Mux22~7_combout\ & (!\cu_alu|Mux27~8_combout\ & \cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(25),
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux6~7_combout\);

-- Location: LCCOMB_X38_Y9_N16
\alu_i|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_a_alu|sREG\(25)) # ((!\alu_i|Mux6~7_combout\ & \reg_pipeline|r_y_mem|sREG[2]~40_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & 
-- (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux6~7_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(25),
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux6~8_combout\);

-- Location: LCCOMB_X38_Y9_N30
\alu_i|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(25) & (\reg_pipeline|r_a_alu|sREG\(25))) # (!\reg_pipeline|r_b_alu|sREG\(25) & (!\reg_pipeline|r_a_alu|sREG\(25) & !\alu_i|Mux6~8_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(25),
	datab => \reg_pipeline|r_a_alu|sREG\(25),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux6~8_combout\,
	combout => \alu_i|Mux6~9_combout\);

-- Location: LCCOMB_X43_Y5_N6
\alu_i|sSHR_s3[25]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[25]~4_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & ((\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[26]~25_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[25]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[26]~25_combout\,
	datad => \alu_i|sSHR_s2[25]~10_combout\,
	combout => \alu_i|sSHR_s3[25]~4_combout\);

-- Location: LCCOMB_X42_Y5_N14
\alu_i|sSHR_s4[25]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[25]~17_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[25]~4_combout\) # ((\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSHR_s2[29]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHR_s2[29]~27_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \alu_i|sSHR_s3[25]~4_combout\,
	combout => \alu_i|sSHR_s4[25]~17_combout\);

-- Location: LCCOMB_X44_Y5_N12
\alu_i|sSHL_s3[9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[9]~1_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[5]~7_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[5]~7_combout\,
	datad => \alu_i|sSHL_s2[9]~16_combout\,
	combout => \alu_i|sSHL_s3[9]~1_combout\);

-- Location: LCCOMB_X44_Y5_N22
\alu_i|sSHL_s4[9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[9]~12_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHL_s1[1]~0_combout\ & (\alu_i|sSHL_s4[9]~7_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHL_s3[9]~1_combout\) # ((\alu_i|sSHL_s1[1]~0_combout\ & 
-- \alu_i|sSHL_s4[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHL_s1[1]~0_combout\,
	datac => \alu_i|sSHL_s4[9]~7_combout\,
	datad => \alu_i|sSHL_s3[9]~1_combout\,
	combout => \alu_i|sSHL_s4[9]~12_combout\);

-- Location: LCCOMB_X44_Y5_N6
\alu_i|sSHL_s3[17]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[17]~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[13]~24_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[17]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[13]~24_combout\,
	datad => \alu_i|sSHL_s2[17]~32_combout\,
	combout => \alu_i|sSHL_s3[17]~9_combout\);

-- Location: LCCOMB_X44_Y5_N2
\alu_i|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~2_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~67_combout\)) # (!\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & ((\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & ((\alu_i|sSHL_s3[17]~9_combout\))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & (\alu_i|sSHL_s2[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~68_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~67_combout\,
	datac => \alu_i|sSHL_s2[25]~48_combout\,
	datad => \alu_i|sSHL_s3[17]~9_combout\,
	combout => \alu_i|Mux6~2_combout\);

-- Location: LCCOMB_X44_Y5_N20
\alu_i|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & ((\alu_i|Mux6~2_combout\ & ((\alu_i|sSHL_s4[9]~12_combout\))) # (!\alu_i|Mux6~2_combout\ & (\alu_i|sSHL_s2[21]~40_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & 
-- (((\alu_i|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~68_combout\,
	datab => \alu_i|sSHL_s2[21]~40_combout\,
	datac => \alu_i|sSHL_s4[9]~12_combout\,
	datad => \alu_i|Mux6~2_combout\,
	combout => \alu_i|Mux6~3_combout\);

-- Location: LCCOMB_X38_Y10_N28
\alu_i|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~18_combout\ = \reg_pipeline|r_b_alu|sREG\(25) $ (\reg_pipeline|r_a_alu|sREG\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(25),
	datad => \reg_pipeline|r_a_alu|sREG\(25),
	combout => \alu_i|Equal0~18_combout\);

-- Location: LCCOMB_X42_Y5_N18
\alu_i|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~4_combout\ = (\alu_i|sSHR_s3[25]~4_combout\) # ((\reg_pipeline|r_y_mem|sREG[7]~50_combout\) # ((!\alu_i|sSRA_s4[29]~2_combout\ & \reg_pipeline|r_b_alu|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s3[25]~4_combout\,
	datab => \alu_i|sSRA_s4[29]~2_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_y_mem|sREG[7]~50_combout\,
	combout => \alu_i|Mux6~4_combout\);

-- Location: LCCOMB_X38_Y9_N10
\alu_i|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~5_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~69_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\alu_i|Equal0~18_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux6~4_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~69_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~18_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~69_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux6~4_combout\,
	combout => \alu_i|Mux6~5_combout\);

-- Location: LCCOMB_X38_Y9_N20
\alu_i|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~6_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\alu_i|Mux6~5_combout\ & (\alu_i|sSHR_s4[25]~17_combout\)) # (!\alu_i|Mux6~5_combout\ & ((\alu_i|Mux6~3_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & 
-- (((\alu_i|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[25]~17_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \alu_i|Mux6~3_combout\,
	datad => \alu_i|Mux6~5_combout\,
	combout => \alu_i|Mux6~6_combout\);

-- Location: LCCOMB_X38_Y9_N24
\alu_i|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~10_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\alu_i|Mux6~6_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~41_combout\ & (!\alu_i|Mux6~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datac => \alu_i|Mux6~9_combout\,
	datad => \alu_i|Mux6~6_combout\,
	combout => \alu_i|Mux6~10_combout\);

-- Location: LCCOMB_X38_Y9_N26
\alu_i|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~11_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ $ (((\alu_i|Mux6~10_combout\) # (!\reg_pipeline|r_y_mem|sREG[24]~70_combout\)))) # (!\alu_i|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~70_combout\,
	datab => \alu_i|Mux15~0_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datad => \alu_i|Mux6~10_combout\,
	combout => \alu_i|Mux6~11_combout\);

-- Location: LCCOMB_X38_Y9_N0
\alu_i|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~12_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\alu_i|Mux6~6_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\alu_i|Mux6~9_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datac => \alu_i|Mux6~9_combout\,
	datad => \alu_i|Mux6~6_combout\,
	combout => \alu_i|Mux6~12_combout\);

-- Location: LCCOMB_X38_Y9_N18
\alu_i|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~13_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~70_combout\ & ((\alu_i|Mux6~12_combout\))) # (!\reg_pipeline|r_y_mem|sREG[24]~70_combout\ & (\reg_pipeline|r_y_mem|sREG[7]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~70_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datad => \alu_i|Mux6~12_combout\,
	combout => \alu_i|Mux6~13_combout\);

-- Location: LCCOMB_X38_Y9_N12
\alu_i|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~14_combout\ = (\alu_i|Mux6~16_combout\ & ((\alu_i|Mux6~13_combout\) # ((\alu_i|Add1~50_combout\ & \alu_i|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Add1~50_combout\,
	datab => \alu_i|Mux15~0_combout\,
	datac => \alu_i|Mux6~16_combout\,
	datad => \alu_i|Mux6~13_combout\,
	combout => \alu_i|Mux6~14_combout\);

-- Location: LCCOMB_X38_Y9_N8
\alu_i|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux6~15_combout\ = ((\alu_i|Mux6~14_combout\ & ((\alu_i|Add0~50_combout\) # (\alu_i|Mux6~11_combout\)))) # (!\alu_i|Mux27~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux27~13_combout\,
	datab => \alu_i|Add0~50_combout\,
	datac => \alu_i|Mux6~11_combout\,
	datad => \alu_i|Mux6~14_combout\,
	combout => \alu_i|Mux6~15_combout\);

-- Location: FF_X38_Y9_N9
\reg_pipeline|r_y_mem|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux6~15_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(25));

-- Location: FF_X38_Y12_N29
\reg_pipeline|r_y_wb|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(25),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(25));

-- Location: LCCOMB_X38_Y12_N28
\Add0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~72_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(25))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(25),
	datac => \reg_pipeline|r_y_wb|sREG\(25),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~72_combout\);

-- Location: LCCOMB_X41_Y12_N24
\Add0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~73_combout\ = (\cu_wb|Mux23~10_combout\ & (\Add0~72_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~72_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~72_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \cu_wb|Mux22~11_combout\,
	datad => \Add0~46_combout\,
	combout => \Add0~73_combout\);

-- Location: FF_X41_Y12_N25
\regf_i|r3_i|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~73_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(25));

-- Location: LCCOMB_X41_Y15_N6
\regf_i|Mux37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux37~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(25))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(25),
	datac => \regf_i|r0_i|sREG\(25),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux37~2_combout\);

-- Location: LCCOMB_X41_Y14_N6
\regf_i|Mux37~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux37~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux37~2_combout\ & (\regf_i|r3_i|sREG\(25))) # (!\regf_i|Mux37~2_combout\ & ((\regf_i|r2_i|sREG\(25)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(25),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(25),
	datad => \regf_i|Mux37~2_combout\,
	combout => \regf_i|Mux37~3_combout\);

-- Location: LCCOMB_X38_Y15_N20
\regf_i|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux37~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(25)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(25) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(25),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(25),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux37~0_combout\);

-- Location: LCCOMB_X42_Y12_N28
\regf_i|Mux37~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux37~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux37~0_combout\ & (\regf_i|r7_i|sREG\(25))) # (!\regf_i|Mux37~0_combout\ & ((\regf_i|r5_i|sREG\(25)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(25),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(25),
	datad => \regf_i|Mux37~0_combout\,
	combout => \regf_i|Mux37~1_combout\);

-- Location: LCCOMB_X44_Y9_N22
\regf_i|Mux37~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux37~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux37~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux37~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux37~3_combout\,
	datad => \regf_i|Mux37~1_combout\,
	combout => \regf_i|Mux37~4_combout\);

-- Location: FF_X44_Y9_N23
\reg_pipeline|r_a_alu|sREG[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux37~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(25));

-- Location: LCCOMB_X44_Y9_N24
\alu_i|sSHR_s3[26]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[26]~6_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[26]~32_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[26]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \alu_i|sSHR_s2[26]~25_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s2[26]~32_combout\,
	combout => \alu_i|sSHR_s3[26]~6_combout\);

-- Location: LCCOMB_X38_Y7_N2
\alu_i|sSHR_s4[26]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[26]~7_combout\ = (\alu_i|sSHR_s3[26]~6_combout\) # ((\alu_i|sSHR_s1[30]~2_combout\ & (\reg_pipeline|r_b_alu|sREG\(2) & !\reg_pipeline|r_b_alu|sREG\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s1[30]~2_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \alu_i|sSHR_s3[26]~6_combout\,
	combout => \alu_i|sSHR_s4[26]~7_combout\);

-- Location: LCCOMB_X38_Y7_N12
\alu_i|sSHR_s4[26]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[26]~18_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHR_s4[26]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \alu_i|sSHR_s4[26]~7_combout\,
	combout => \alu_i|sSHR_s4[26]~18_combout\);

-- Location: LCCOMB_X38_Y7_N22
\alu_i|sSRA_s4[26]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[26]~11_combout\ = (\reg_pipeline|r_b_alu|sREG\(3)) # ((\alu_i|sSHR_s3[26]~6_combout\) # ((\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSRA_s2[30]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSRA_s2[30]~0_combout\,
	datad => \alu_i|sSHR_s3[26]~6_combout\,
	combout => \alu_i|sSRA_s4[26]~11_combout\);

-- Location: LCCOMB_X38_Y7_N4
\alu_i|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~4_combout\ = (\cu_alu|Mux27~8_combout\ & (!\cu_alu|Mux23~9_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # (\alu_i|sSRA_s4[26]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux27~8_combout\,
	datac => \alu_i|sSRA_s4[26]~11_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \alu_i|Mux5~4_combout\);

-- Location: LCCOMB_X39_Y10_N30
\alu_i|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~19_combout\ = \reg_pipeline|r_a_alu|sREG\(26) $ (\reg_pipeline|r_b_alu|sREG\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(26),
	datad => \reg_pipeline|r_b_alu|sREG\(26),
	combout => \alu_i|Equal0~19_combout\);

-- Location: LCCOMB_X39_Y9_N30
\alu_i|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~5_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\alu_i|Equal0~19_combout\ & \reg_pipeline|r_y_mem|sREG[24]~69_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux5~4_combout\) # 
-- ((!\reg_pipeline|r_y_mem|sREG[24]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datab => \alu_i|Mux5~4_combout\,
	datac => \alu_i|Equal0~19_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~69_combout\,
	combout => \alu_i|Mux5~5_combout\);

-- Location: LCCOMB_X43_Y7_N10
\alu_i|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~2_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & ((\reg_pipeline|r_y_mem|sREG[24]~67_combout\) # ((\alu_i|sSHL_s2[22]~42_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~68_combout\ & (!\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & 
-- ((\alu_i|sSHL_s2[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~68_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~67_combout\,
	datac => \alu_i|sSHL_s2[22]~42_combout\,
	datad => \alu_i|sSHL_s2[26]~50_combout\,
	combout => \alu_i|Mux5~2_combout\);

-- Location: LCCOMB_X39_Y7_N4
\alu_i|sSHL_s3[18]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[18]~10_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[14]~26_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[18]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHL_s2[14]~26_combout\,
	datad => \alu_i|sSHL_s2[18]~34_combout\,
	combout => \alu_i|sSHL_s3[18]~10_combout\);

-- Location: LCCOMB_X39_Y7_N28
\alu_i|sSHL_s3[10]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[10]~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[6]~9_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[10]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s2[6]~9_combout\,
	datac => \alu_i|sSHL_s2[10]~18_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(2),
	combout => \alu_i|sSHL_s3[10]~2_combout\);

-- Location: LCCOMB_X39_Y7_N18
\alu_i|sSHL_s4[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[10]~13_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[2]~1_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHL_s3[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHL_s2[2]~1_combout\,
	datad => \alu_i|sSHL_s3[10]~2_combout\,
	combout => \alu_i|sSHL_s4[10]~13_combout\);

-- Location: LCCOMB_X39_Y7_N10
\alu_i|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & ((\alu_i|Mux5~2_combout\ & ((\alu_i|sSHL_s4[10]~13_combout\))) # (!\alu_i|Mux5~2_combout\ & (\alu_i|sSHL_s3[18]~10_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~67_combout\ & 
-- (\alu_i|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~67_combout\,
	datab => \alu_i|Mux5~2_combout\,
	datac => \alu_i|sSHL_s3[18]~10_combout\,
	datad => \alu_i|sSHL_s4[10]~13_combout\,
	combout => \alu_i|Mux5~3_combout\);

-- Location: LCCOMB_X39_Y9_N8
\alu_i|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~6_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\alu_i|Mux5~5_combout\ & ((\alu_i|Mux5~3_combout\))) # (!\alu_i|Mux5~5_combout\ & (\alu_i|sSHR_s4[26]~18_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & 
-- (((\alu_i|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[26]~18_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \alu_i|Mux5~5_combout\,
	datad => \alu_i|Mux5~3_combout\,
	combout => \alu_i|Mux5~6_combout\);

-- Location: LCCOMB_X39_Y10_N24
\alu_i|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~7_combout\ = (\reg_pipeline|r_a_alu|sREG\(26)) # (\reg_pipeline|r_b_alu|sREG\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(26),
	datad => \reg_pipeline|r_b_alu|sREG\(26),
	combout => \alu_i|Mux5~7_combout\);

-- Location: LCCOMB_X39_Y9_N22
\alu_i|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~8_combout\ = (\alu_i|Mux5~7_combout\ & (\cu_alu|Mux22~7_combout\ & (!\cu_alu|Mux27~8_combout\ & \cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux5~7_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux5~8_combout\);

-- Location: LCCOMB_X39_Y9_N0
\alu_i|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux5~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(26))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(26),
	datac => \alu_i|Mux5~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux5~9_combout\);

-- Location: LCCOMB_X39_Y9_N14
\alu_i|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~10_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(26) & (\reg_pipeline|r_a_alu|sREG\(26))) # (!\reg_pipeline|r_b_alu|sREG\(26) & (!\reg_pipeline|r_a_alu|sREG\(26) & \alu_i|Mux5~9_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(26),
	datab => \reg_pipeline|r_a_alu|sREG\(26),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux5~9_combout\,
	combout => \alu_i|Mux5~10_combout\);

-- Location: LCCOMB_X39_Y9_N10
\alu_i|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~14_combout\ = (\cu_alu|Mux23~9_combout\ & (\alu_i|Mux5~10_combout\ & ((\cu_alu|Mux22~7_combout\) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \alu_i|Mux5~10_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux5~14_combout\);

-- Location: LCCOMB_X39_Y9_N20
\alu_i|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~11_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~70_combout\ & (\alu_i|Mux5~6_combout\))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\alu_i|Mux5~14_combout\)) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~70_combout\,
	datac => \alu_i|Mux5~6_combout\,
	datad => \alu_i|Mux5~14_combout\,
	combout => \alu_i|Mux5~11_combout\);

-- Location: LCCOMB_X39_Y9_N18
\alu_i|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~12_combout\ = (\alu_i|Mux15~0_combout\ & ((\alu_i|Mux5~11_combout\ & ((\alu_i|Add1~52_combout\))) # (!\alu_i|Mux5~11_combout\ & (\alu_i|Add0~52_combout\)))) # (!\alu_i|Mux15~0_combout\ & (((\alu_i|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \alu_i|Add0~52_combout\,
	datac => \alu_i|Add1~52_combout\,
	datad => \alu_i|Mux5~11_combout\,
	combout => \alu_i|Mux5~12_combout\);

-- Location: LCCOMB_X39_Y9_N26
\alu_i|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux5~13_combout\ = (!\reg_pipeline|r_y_mem|sREG[24]~71_combout\ & (\alu_i|Mux5~12_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~61_combout\) # (!\alu_i|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~71_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~61_combout\,
	datad => \alu_i|Mux5~12_combout\,
	combout => \alu_i|Mux5~13_combout\);

-- Location: FF_X39_Y9_N27
\reg_pipeline|r_y_mem|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux5~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(26));

-- Location: FF_X38_Y10_N27
\reg_pipeline|r_y_wb|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(26),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(26));

-- Location: LCCOMB_X38_Y10_N26
\Add0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~70_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(26))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(26),
	datac => \reg_pipeline|r_y_wb|sREG\(26),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~70_combout\);

-- Location: LCCOMB_X41_Y12_N12
\Add0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~71_combout\ = (\cu_wb|Mux22~11_combout\ & (((\Add0~70_combout\)))) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\Add0~70_combout\))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \Add0~48_combout\,
	datad => \Add0~70_combout\,
	combout => \Add0~71_combout\);

-- Location: FF_X42_Y15_N5
\regf_i|r7_i|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~71_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(26));

-- Location: LCCOMB_X42_Y17_N12
\regf_i|Mux36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux36~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(26)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r4_i|sREG\(26),
	datac => \regf_i|r6_i|sREG\(26),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux36~0_combout\);

-- Location: LCCOMB_X42_Y17_N8
\regf_i|Mux36~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux36~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux36~0_combout\ & (\regf_i|r7_i|sREG\(26))) # (!\regf_i|Mux36~0_combout\ & ((\regf_i|r5_i|sREG\(26)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(26),
	datac => \regf_i|r5_i|sREG\(26),
	datad => \regf_i|Mux36~0_combout\,
	combout => \regf_i|Mux36~1_combout\);

-- Location: LCCOMB_X41_Y15_N18
\regf_i|Mux36~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux36~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(26)))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- (\regf_i|r0_i|sREG\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r0_i|sREG\(26),
	datad => \regf_i|r1_i|sREG\(26),
	combout => \regf_i|Mux36~2_combout\);

-- Location: LCCOMB_X41_Y13_N8
\regf_i|Mux36~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux36~3_combout\ = (\regf_i|Mux36~2_combout\ & (((\regf_i|r3_i|sREG\(26))) # (!\reg_pipeline|r_ir_rf|sREG\(17)))) # (!\regf_i|Mux36~2_combout\ & (\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r2_i|sREG\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux36~2_combout\,
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(26),
	datad => \regf_i|r3_i|sREG\(26),
	combout => \regf_i|Mux36~3_combout\);

-- Location: LCCOMB_X43_Y10_N2
\regf_i|Mux36~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux36~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux36~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux36~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux36~1_combout\,
	datad => \regf_i|Mux36~3_combout\,
	combout => \regf_i|Mux36~4_combout\);

-- Location: FF_X43_Y10_N3
\reg_pipeline|r_a_alu|sREG[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux36~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(26));

-- Location: LCCOMB_X44_Y9_N14
\alu_i|sSHR_s2[24]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[24]~11_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(26))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(26),
	datab => \reg_pipeline|r_a_alu|sREG\(24),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[24]~11_combout\);

-- Location: LCCOMB_X44_Y9_N0
\alu_i|sSHR_s2[24]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[24]~12_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[25]~10_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[24]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[24]~11_combout\,
	datad => \alu_i|sSHR_s2[25]~10_combout\,
	combout => \alu_i|sSHR_s2[24]~12_combout\);

-- Location: LCCOMB_X36_Y6_N24
\alu_i|sSHR_s3[24]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[24]~1_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[28]~9_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[24]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[24]~12_combout\,
	datad => \alu_i|sSHR_s2[28]~9_combout\,
	combout => \alu_i|sSHR_s3[24]~1_combout\);

-- Location: LCCOMB_X36_Y6_N0
\alu_i|sSHR_s4[16]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[16]~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[24]~1_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHR_s3[16]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHR_s3[16]~2_combout\,
	datad => \alu_i|sSHR_s3[24]~1_combout\,
	combout => \alu_i|sSHR_s4[16]~4_combout\);

-- Location: LCCOMB_X38_Y6_N8
\alu_i|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~3_combout\ = (!\cu_alu|Mux24~8_combout\ & (\cu_alu|Mux27~8_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # (\alu_i|sSHR_s4[16]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|sSHR_s4[16]~4_combout\,
	combout => \alu_i|Mux15~3_combout\);

-- Location: LCCOMB_X38_Y6_N14
\alu_i|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~4_combout\ = (\cu_alu|Mux24~8_combout\ & ((\reg_pipeline|r_a_alu|sREG\(16) & ((\reg_pipeline|r_b_alu|sREG\(16)))) # (!\reg_pipeline|r_a_alu|sREG\(16) & (\cu_alu|Mux27~8_combout\ & !\reg_pipeline|r_b_alu|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(16),
	datac => \cu_alu|Mux27~8_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(16),
	combout => \alu_i|Mux15~4_combout\);

-- Location: LCCOMB_X39_Y6_N4
\alu_i|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[4]~5_combout\) # ((\reg_pipeline|r_b_alu|sREG\(4))))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (((!\reg_pipeline|r_b_alu|sREG\(4) & \alu_i|sSHL_s2[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHL_s2[4]~5_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \alu_i|sSHL_s2[8]~14_combout\,
	combout => \alu_i|Mux15~5_combout\);

-- Location: LCCOMB_X39_Y6_N26
\alu_i|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~6_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(4)) # ((\alu_i|Mux15~5_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(4) & (\alu_i|Mux15~5_combout\)) # 
-- (!\reg_pipeline|r_b_alu|sREG\(4) & ((\alu_i|sSHL_s3[16]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \alu_i|Mux15~5_combout\,
	datad => \alu_i|sSHL_s3[16]~8_combout\,
	combout => \alu_i|Mux15~6_combout\);

-- Location: LCCOMB_X39_Y6_N12
\alu_i|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~7_combout\ = (\cu_alu|Mux27~8_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # ((\alu_i|sSHR_s4[16]~4_combout\)))) # (!\cu_alu|Mux27~8_combout\ & (((\alu_i|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \alu_i|Mux15~6_combout\,
	datad => \alu_i|sSHR_s4[16]~4_combout\,
	combout => \alu_i|Mux15~7_combout\);

-- Location: LCCOMB_X39_Y6_N6
\alu_i|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~8_combout\ = (!\cu_alu|Mux24~8_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4) & (\alu_i|sSHL_s3[4]~0_combout\ & !\alu_i|Mux15~7_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(4) & ((\alu_i|Mux15~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datab => \alu_i|sSHL_s3[4]~0_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \alu_i|Mux15~7_combout\,
	combout => \alu_i|Mux15~8_combout\);

-- Location: LCCOMB_X38_Y6_N20
\alu_i|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~9_combout\ = (\cu_alu|Mux23~9_combout\ & ((\cu_alu|Mux26~5_combout\) # ((\alu_i|Mux15~4_combout\)))) # (!\cu_alu|Mux23~9_combout\ & (!\cu_alu|Mux26~5_combout\ & ((\alu_i|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux26~5_combout\,
	datac => \alu_i|Mux15~4_combout\,
	datad => \alu_i|Mux15~8_combout\,
	combout => \alu_i|Mux15~9_combout\);

-- Location: LCCOMB_X38_Y6_N16
\alu_i|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~11_combout\ = (\cu_alu|Mux26~5_combout\ & ((\alu_i|Mux15~9_combout\ & (\alu_i|Mux15~10_combout\)) # (!\alu_i|Mux15~9_combout\ & ((\alu_i|Mux15~3_combout\))))) # (!\cu_alu|Mux26~5_combout\ & (((\alu_i|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~10_combout\,
	datab => \cu_alu|Mux26~5_combout\,
	datac => \alu_i|Mux15~3_combout\,
	datad => \alu_i|Mux15~9_combout\,
	combout => \alu_i|Mux15~11_combout\);

-- Location: LCCOMB_X38_Y6_N2
\alu_i|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~12_combout\ = (\cu_alu|Mux25~8_combout\ & (\alu_i|Mux15~2_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~36_combout\))) # (!\cu_alu|Mux25~8_combout\ & ((\alu_i|Mux15~11_combout\) # ((\alu_i|Mux15~2_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[2]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux25~8_combout\,
	datab => \alu_i|Mux15~2_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	datad => \alu_i|Mux15~11_combout\,
	combout => \alu_i|Mux15~12_combout\);

-- Location: LCCOMB_X38_Y6_N28
\alu_i|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux15~13_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~61_combout\ & ((\alu_i|Mux15~1_combout\) # ((\cu_alu|Mux22~7_combout\ & \alu_i|Mux15~12_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~61_combout\ & (\cu_alu|Mux22~7_combout\ & 
-- ((\alu_i|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~61_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \alu_i|Mux15~1_combout\,
	datad => \alu_i|Mux15~12_combout\,
	combout => \alu_i|Mux15~13_combout\);

-- Location: FF_X38_Y6_N29
\reg_pipeline|r_y_mem|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux15~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(16));

-- Location: FF_X38_Y13_N19
\reg_pipeline|r_y_wb|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(16));

-- Location: LCCOMB_X39_Y14_N26
\regf_i|Mux78~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux78~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux78~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux78~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux78~1_combout\,
	datad => \regf_i|Mux78~3_combout\,
	combout => \regf_i|Mux78~4_combout\);

-- Location: FF_X39_Y14_N27
\reg_pipeline|r_d_alu|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux78~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(16));

-- Location: LCCOMB_X36_Y15_N8
\reg_pipeline|r_d_mem|sREG[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[16]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(16),
	combout => \reg_pipeline|r_d_mem|sREG[16]~feeder_combout\);

-- Location: FF_X36_Y15_N9
\reg_pipeline|r_d_mem|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(16));

-- Location: FF_X31_Y10_N7
\data_i|rMEM[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][16]~q\);

-- Location: FF_X31_Y10_N1
\data_i|rMEM[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][16]~q\);

-- Location: LCCOMB_X31_Y10_N0
\data_i|oRD[16]~774\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~774_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[31][16]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[29][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[31][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[29][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[16]~774_combout\);

-- Location: LCCOMB_X29_Y15_N2
\data_i|rMEM[61][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[61][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[61][16]~feeder_combout\);

-- Location: FF_X29_Y15_N3
\data_i|rMEM[61][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[61][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][16]~q\);

-- Location: FF_X29_Y15_N5
\data_i|rMEM[63][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][16]~q\);

-- Location: LCCOMB_X29_Y15_N4
\data_i|oRD[16]~775\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~775_combout\ = (\data_i|oRD[16]~774_combout\ & (((\data_i|rMEM[63][16]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[16]~774_combout\ & (\data_i|rMEM[61][16]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[16]~774_combout\,
	datab => \data_i|rMEM[61][16]~q\,
	datac => \data_i|rMEM[63][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~775_combout\);

-- Location: FF_X26_Y15_N29
\data_i|rMEM[60][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][16]~q\);

-- Location: FF_X25_Y14_N17
\data_i|rMEM[62][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][16]~q\);

-- Location: FF_X31_Y14_N29
\data_i|rMEM[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][16]~q\);

-- Location: FF_X31_Y14_N31
\data_i|rMEM[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][16]~q\);

-- Location: LCCOMB_X31_Y14_N30
\data_i|oRD[16]~767\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~767_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[30][16]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[28][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[28][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[16]~767_combout\);

-- Location: LCCOMB_X25_Y14_N16
\data_i|oRD[16]~768\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~768_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~767_combout\ & ((\data_i|rMEM[62][16]~q\))) # (!\data_i|oRD[16]~767_combout\ & (\data_i|rMEM[60][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[62][16]~q\,
	datad => \data_i|oRD[16]~767_combout\,
	combout => \data_i|oRD[16]~768_combout\);

-- Location: FF_X28_Y10_N25
\data_i|rMEM[57][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][16]~q\);

-- Location: FF_X28_Y10_N7
\data_i|rMEM[59][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][16]~q\);

-- Location: FF_X28_Y7_N25
\data_i|rMEM[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][16]~q\);

-- Location: FF_X28_Y7_N3
\data_i|rMEM[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][16]~q\);

-- Location: LCCOMB_X28_Y7_N2
\data_i|oRD[16]~769\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~769_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[27][16]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[25][16]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[27][16]~q\,
	datac => \data_i|rMEM[25][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~769_combout\);

-- Location: LCCOMB_X28_Y10_N6
\data_i|oRD[16]~770\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~770_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~769_combout\ & ((\data_i|rMEM[59][16]~q\))) # (!\data_i|oRD[16]~769_combout\ & (\data_i|rMEM[57][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][16]~q\,
	datac => \data_i|rMEM[59][16]~q\,
	datad => \data_i|oRD[16]~769_combout\,
	combout => \data_i|oRD[16]~770_combout\);

-- Location: LCCOMB_X25_Y8_N6
\data_i|rMEM[56][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[56][16]~feeder_combout\);

-- Location: FF_X25_Y8_N7
\data_i|rMEM[56][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][16]~q\);

-- Location: FF_X22_Y11_N1
\data_i|rMEM[58][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][16]~q\);

-- Location: LCCOMB_X20_Y15_N10
\data_i|rMEM[24][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[24][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[24][16]~feeder_combout\);

-- Location: FF_X20_Y15_N11
\data_i|rMEM[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[24][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][16]~q\);

-- Location: LCCOMB_X20_Y15_N12
\data_i|rMEM[26][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[26][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[26][16]~feeder_combout\);

-- Location: FF_X20_Y15_N13
\data_i|rMEM[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[26][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][16]~q\);

-- Location: LCCOMB_X21_Y15_N4
\data_i|oRD[16]~771\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~771_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(7)) # (\data_i|rMEM[26][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[24][16]~q\ & (!\reg_pipeline|r_y_mem|sREG\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(7),
	datad => \data_i|rMEM[26][16]~q\,
	combout => \data_i|oRD[16]~771_combout\);

-- Location: LCCOMB_X22_Y11_N0
\data_i|oRD[16]~772\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~772_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~771_combout\ & ((\data_i|rMEM[58][16]~q\))) # (!\data_i|oRD[16]~771_combout\ & (\data_i|rMEM[56][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[58][16]~q\,
	datad => \data_i|oRD[16]~771_combout\,
	combout => \data_i|oRD[16]~772_combout\);

-- Location: LCCOMB_X22_Y11_N2
\data_i|oRD[16]~773\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~773_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[16]~770_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[16]~772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[16]~770_combout\,
	datad => \data_i|oRD[16]~772_combout\,
	combout => \data_i|oRD[16]~773_combout\);

-- Location: LCCOMB_X22_Y11_N8
\data_i|oRD[16]~776\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~776_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[16]~773_combout\ & (\data_i|oRD[16]~775_combout\)) # (!\data_i|oRD[16]~773_combout\ & ((\data_i|oRD[16]~768_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[16]~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[16]~775_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[16]~768_combout\,
	datad => \data_i|oRD[16]~773_combout\,
	combout => \data_i|oRD[16]~776_combout\);

-- Location: LCCOMB_X24_Y11_N20
\data_i|rMEM[50][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[50][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[50][16]~feeder_combout\);

-- Location: FF_X24_Y11_N21
\data_i|rMEM[50][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[50][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][16]~q\);

-- Location: FF_X17_Y10_N3
\data_i|rMEM[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][16]~q\);

-- Location: FF_X17_Y10_N29
\data_i|rMEM[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][16]~q\);

-- Location: LCCOMB_X17_Y10_N2
\data_i|oRD[16]~736\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~736_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|rMEM[22][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[18][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[18][16]~q\,
	datad => \data_i|rMEM[22][16]~q\,
	combout => \data_i|oRD[16]~736_combout\);

-- Location: FF_X25_Y14_N19
\data_i|rMEM[54][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][16]~q\);

-- Location: LCCOMB_X21_Y11_N28
\data_i|oRD[16]~737\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~737_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~736_combout\ & ((\data_i|rMEM[54][16]~q\))) # (!\data_i|oRD[16]~736_combout\ & (\data_i|rMEM[50][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[50][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[16]~736_combout\,
	datad => \data_i|rMEM[54][16]~q\,
	combout => \data_i|oRD[16]~737_combout\);

-- Location: FF_X21_Y14_N3
\data_i|rMEM[51][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][16]~q\);

-- Location: FF_X21_Y14_N13
\data_i|rMEM[55][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][16]~q\);

-- Location: LCCOMB_X24_Y6_N12
\data_i|rMEM[23][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[23][16]~feeder_combout\);

-- Location: FF_X24_Y6_N13
\data_i|rMEM[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][16]~q\);

-- Location: FF_X21_Y6_N3
\data_i|rMEM[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][16]~q\);

-- Location: LCCOMB_X21_Y6_N2
\data_i|oRD[16]~743\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~743_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][16]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][16]~q\,
	datac => \data_i|rMEM[19][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[16]~743_combout\);

-- Location: LCCOMB_X21_Y14_N12
\data_i|oRD[16]~744\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~744_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~743_combout\ & ((\data_i|rMEM[55][16]~q\))) # (!\data_i|oRD[16]~743_combout\ & (\data_i|rMEM[51][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[51][16]~q\,
	datac => \data_i|rMEM[55][16]~q\,
	datad => \data_i|oRD[16]~743_combout\,
	combout => \data_i|oRD[16]~744_combout\);

-- Location: FF_X20_Y12_N9
\data_i|rMEM[49][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][16]~q\);

-- Location: FF_X20_Y12_N31
\data_i|rMEM[53][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][16]~q\);

-- Location: FF_X20_Y10_N25
\data_i|rMEM[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][16]~q\);

-- Location: FF_X20_Y10_N23
\data_i|rMEM[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][16]~q\);

-- Location: LCCOMB_X20_Y10_N22
\data_i|oRD[16]~738\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~738_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][16]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][16]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~738_combout\);

-- Location: LCCOMB_X20_Y12_N30
\data_i|oRD[16]~739\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~739_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~738_combout\ & ((\data_i|rMEM[53][16]~q\))) # (!\data_i|oRD[16]~738_combout\ & (\data_i|rMEM[49][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[49][16]~q\,
	datac => \data_i|rMEM[53][16]~q\,
	datad => \data_i|oRD[16]~738_combout\,
	combout => \data_i|oRD[16]~739_combout\);

-- Location: FF_X25_Y4_N29
\data_i|rMEM[48][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][16]~q\);

-- Location: FF_X25_Y4_N19
\data_i|rMEM[52][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][16]~q\);

-- Location: LCCOMB_X27_Y6_N20
\data_i|rMEM[20][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[20][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[20][16]~feeder_combout\);

-- Location: FF_X27_Y6_N21
\data_i|rMEM[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[20][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][16]~q\);

-- Location: FF_X26_Y4_N25
\data_i|rMEM[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][16]~q\);

-- Location: LCCOMB_X26_Y4_N24
\data_i|oRD[16]~740\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~740_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[20][16]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[16][16]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[16][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~740_combout\);

-- Location: LCCOMB_X25_Y4_N18
\data_i|oRD[16]~741\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~741_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~740_combout\ & ((\data_i|rMEM[52][16]~q\))) # (!\data_i|oRD[16]~740_combout\ & (\data_i|rMEM[48][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[48][16]~q\,
	datac => \data_i|rMEM[52][16]~q\,
	datad => \data_i|oRD[16]~740_combout\,
	combout => \data_i|oRD[16]~741_combout\);

-- Location: LCCOMB_X22_Y11_N16
\data_i|oRD[16]~742\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~742_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[16]~739_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[16]~741_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[16]~739_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[16]~741_combout\,
	combout => \data_i|oRD[16]~742_combout\);

-- Location: LCCOMB_X22_Y11_N30
\data_i|oRD[16]~745\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~745_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[16]~742_combout\ & ((\data_i|oRD[16]~744_combout\))) # (!\data_i|oRD[16]~742_combout\ & (\data_i|oRD[16]~737_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[16]~742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[16]~737_combout\,
	datac => \data_i|oRD[16]~744_combout\,
	datad => \data_i|oRD[16]~742_combout\,
	combout => \data_i|oRD[16]~745_combout\);

-- Location: FF_X21_Y10_N23
\data_i|rMEM[36][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][16]~q\);

-- Location: FF_X21_Y10_N21
\data_i|rMEM[38][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][16]~q\);

-- Location: LCCOMB_X28_Y6_N28
\data_i|rMEM[6][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[6][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[6][16]~feeder_combout\);

-- Location: FF_X28_Y6_N29
\data_i|rMEM[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[6][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][16]~q\);

-- Location: FF_X28_Y6_N23
\data_i|rMEM[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][16]~q\);

-- Location: LCCOMB_X28_Y6_N22
\data_i|oRD[16]~756\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~756_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[6][16]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[6][16]~q\,
	datac => \data_i|rMEM[4][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[16]~756_combout\);

-- Location: LCCOMB_X21_Y10_N20
\data_i|oRD[16]~757\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~757_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~756_combout\ & ((\data_i|rMEM[38][16]~q\))) # (!\data_i|oRD[16]~756_combout\ & (\data_i|rMEM[36][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[38][16]~q\,
	datad => \data_i|oRD[16]~756_combout\,
	combout => \data_i|oRD[16]~757_combout\);

-- Location: FF_X21_Y13_N11
\data_i|rMEM[33][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][16]~q\);

-- Location: FF_X21_Y13_N29
\data_i|rMEM[35][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][16]~q\);

-- Location: FF_X20_Y13_N9
\data_i|rMEM[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][16]~q\);

-- Location: FF_X20_Y13_N3
\data_i|rMEM[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][16]~q\);

-- Location: LCCOMB_X20_Y13_N2
\data_i|oRD[16]~758\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~758_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][16]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][16]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[3][16]~q\,
	datac => \data_i|rMEM[1][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~758_combout\);

-- Location: LCCOMB_X21_Y13_N28
\data_i|oRD[16]~759\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~759_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~758_combout\ & ((\data_i|rMEM[35][16]~q\))) # (!\data_i|oRD[16]~758_combout\ & (\data_i|rMEM[33][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][16]~q\,
	datad => \data_i|oRD[16]~758_combout\,
	combout => \data_i|oRD[16]~759_combout\);

-- Location: LCCOMB_X21_Y7_N4
\data_i|rMEM[32][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[32][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[32][16]~feeder_combout\);

-- Location: FF_X21_Y7_N5
\data_i|rMEM[32][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[32][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][16]~q\);

-- Location: FF_X22_Y9_N17
\data_i|rMEM[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][16]~q\);

-- Location: FF_X22_Y9_N11
\data_i|rMEM[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][16]~q\);

-- Location: LCCOMB_X22_Y9_N10
\data_i|oRD[16]~760\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~760_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[2][16]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[0][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[2][16]~q\,
	datac => \data_i|rMEM[0][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[16]~760_combout\);

-- Location: FF_X21_Y9_N27
\data_i|rMEM[34][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][16]~q\);

-- Location: LCCOMB_X21_Y9_N26
\data_i|oRD[16]~761\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~761_combout\ = (\data_i|oRD[16]~760_combout\ & (((\data_i|rMEM[34][16]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[16]~760_combout\ & (\data_i|rMEM[32][16]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[32][16]~q\,
	datab => \data_i|oRD[16]~760_combout\,
	datac => \data_i|rMEM[34][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~761_combout\);

-- Location: LCCOMB_X22_Y11_N14
\data_i|oRD[16]~762\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~762_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[16]~759_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[16]~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[16]~759_combout\,
	datad => \data_i|oRD[16]~761_combout\,
	combout => \data_i|oRD[16]~762_combout\);

-- Location: LCCOMB_X20_Y7_N24
\data_i|rMEM[37][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[37][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[37][16]~feeder_combout\);

-- Location: FF_X20_Y7_N25
\data_i|rMEM[37][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[37][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][16]~q\);

-- Location: FF_X20_Y7_N27
\data_i|rMEM[39][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][16]~q\);

-- Location: LCCOMB_X28_Y5_N26
\data_i|rMEM[7][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[7][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[7][16]~feeder_combout\);

-- Location: FF_X28_Y5_N27
\data_i|rMEM[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[7][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][16]~q\);

-- Location: FF_X27_Y5_N19
\data_i|rMEM[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][16]~q\);

-- Location: LCCOMB_X27_Y5_N18
\data_i|oRD[16]~763\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~763_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[7][16]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[5][16]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[7][16]~q\,
	datac => \data_i|rMEM[5][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~763_combout\);

-- Location: LCCOMB_X20_Y7_N26
\data_i|oRD[16]~764\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~764_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~763_combout\ & ((\data_i|rMEM[39][16]~q\))) # (!\data_i|oRD[16]~763_combout\ & (\data_i|rMEM[37][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[37][16]~q\,
	datac => \data_i|rMEM[39][16]~q\,
	datad => \data_i|oRD[16]~763_combout\,
	combout => \data_i|oRD[16]~764_combout\);

-- Location: LCCOMB_X22_Y11_N4
\data_i|oRD[16]~765\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~765_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[16]~762_combout\ & ((\data_i|oRD[16]~764_combout\))) # (!\data_i|oRD[16]~762_combout\ & (\data_i|oRD[16]~757_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[16]~762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[16]~757_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[16]~762_combout\,
	datad => \data_i|oRD[16]~764_combout\,
	combout => \data_i|oRD[16]~765_combout\);

-- Location: LCCOMB_X19_Y13_N16
\data_i|rMEM[46][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[46][16]~feeder_combout\);

-- Location: FF_X19_Y13_N17
\data_i|rMEM[46][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][16]~q\);

-- Location: FF_X19_Y12_N25
\data_i|rMEM[47][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][16]~q\);

-- Location: LCCOMB_X19_Y13_N30
\data_i|rMEM[15][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[15][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[15][16]~feeder_combout\);

-- Location: FF_X19_Y13_N31
\data_i|rMEM[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[15][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][16]~q\);

-- Location: FF_X19_Y12_N7
\data_i|rMEM[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][16]~q\);

-- Location: LCCOMB_X19_Y12_N6
\data_i|oRD[16]~753\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~753_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][16]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][16]~q\,
	datac => \data_i|rMEM[14][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[16]~753_combout\);

-- Location: LCCOMB_X19_Y12_N24
\data_i|oRD[16]~754\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~754_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~753_combout\ & ((\data_i|rMEM[47][16]~q\))) # (!\data_i|oRD[16]~753_combout\ & (\data_i|rMEM[46][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[46][16]~q\,
	datac => \data_i|rMEM[47][16]~q\,
	datad => \data_i|oRD[16]~753_combout\,
	combout => \data_i|oRD[16]~754_combout\);

-- Location: FF_X22_Y11_N29
\data_i|rMEM[42][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][16]~q\);

-- Location: FF_X27_Y12_N31
\data_i|rMEM[43][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][16]~q\);

-- Location: LCCOMB_X25_Y16_N10
\data_i|rMEM[11][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[11][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[11][16]~feeder_combout\);

-- Location: FF_X25_Y16_N11
\data_i|rMEM[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[11][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][16]~q\);

-- Location: FF_X27_Y16_N7
\data_i|rMEM[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][16]~q\);

-- Location: LCCOMB_X27_Y16_N6
\data_i|oRD[16]~746\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~746_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[11][16]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[10][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[10][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[16]~746_combout\);

-- Location: LCCOMB_X27_Y12_N30
\data_i|oRD[16]~747\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~747_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~746_combout\ & ((\data_i|rMEM[43][16]~q\))) # (!\data_i|oRD[16]~746_combout\ & (\data_i|rMEM[42][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[42][16]~q\,
	datac => \data_i|rMEM[43][16]~q\,
	datad => \data_i|oRD[16]~746_combout\,
	combout => \data_i|oRD[16]~747_combout\);

-- Location: FF_X28_Y17_N5
\data_i|rMEM[40][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][16]~q\);

-- Location: FF_X25_Y12_N1
\data_i|rMEM[41][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][16]~q\);

-- Location: LCCOMB_X32_Y7_N28
\data_i|rMEM[9][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][16]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(16),
	combout => \data_i|rMEM[9][16]~feeder_combout\);

-- Location: FF_X32_Y7_N29
\data_i|rMEM[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][16]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][16]~q\);

-- Location: FF_X31_Y7_N3
\data_i|rMEM[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][16]~q\);

-- Location: LCCOMB_X31_Y7_N2
\data_i|oRD[16]~750\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~750_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[9][16]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[8][16]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[9][16]~q\,
	datac => \data_i|rMEM[8][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~750_combout\);

-- Location: LCCOMB_X25_Y12_N0
\data_i|oRD[16]~751\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~751_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~750_combout\ & ((\data_i|rMEM[41][16]~q\))) # (!\data_i|oRD[16]~750_combout\ & (\data_i|rMEM[40][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[41][16]~q\,
	datad => \data_i|oRD[16]~750_combout\,
	combout => \data_i|oRD[16]~751_combout\);

-- Location: FF_X32_Y11_N29
\data_i|rMEM[44][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][16]~q\);

-- Location: FF_X32_Y11_N3
\data_i|rMEM[45][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][16]~q\);

-- Location: FF_X33_Y4_N21
\data_i|rMEM[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][16]~q\);

-- Location: FF_X33_Y4_N7
\data_i|rMEM[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(16),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][16]~q\);

-- Location: LCCOMB_X33_Y4_N6
\data_i|oRD[16]~748\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~748_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[13][16]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[12][16]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[13][16]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[12][16]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[16]~748_combout\);

-- Location: LCCOMB_X32_Y11_N2
\data_i|oRD[16]~749\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~749_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[16]~748_combout\ & ((\data_i|rMEM[45][16]~q\))) # (!\data_i|oRD[16]~748_combout\ & (\data_i|rMEM[44][16]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[16]~748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][16]~q\,
	datac => \data_i|rMEM[45][16]~q\,
	datad => \data_i|oRD[16]~748_combout\,
	combout => \data_i|oRD[16]~749_combout\);

-- Location: LCCOMB_X22_Y11_N10
\data_i|oRD[16]~752\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~752_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[16]~749_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[16]~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[16]~751_combout\,
	datad => \data_i|oRD[16]~749_combout\,
	combout => \data_i|oRD[16]~752_combout\);

-- Location: LCCOMB_X22_Y11_N20
\data_i|oRD[16]~755\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~755_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[16]~752_combout\ & (\data_i|oRD[16]~754_combout\)) # (!\data_i|oRD[16]~752_combout\ & ((\data_i|oRD[16]~747_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[16]~752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[16]~754_combout\,
	datac => \data_i|oRD[16]~747_combout\,
	datad => \data_i|oRD[16]~752_combout\,
	combout => \data_i|oRD[16]~755_combout\);

-- Location: LCCOMB_X22_Y11_N18
\data_i|oRD[16]~766\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~766_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[16]~755_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[16]~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[16]~765_combout\,
	datad => \data_i|oRD[16]~755_combout\,
	combout => \data_i|oRD[16]~766_combout\);

-- Location: LCCOMB_X22_Y11_N22
\data_i|oRD[16]~777\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~777_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[16]~766_combout\ & (\data_i|oRD[16]~776_combout\)) # (!\data_i|oRD[16]~766_combout\ & ((\data_i|oRD[16]~745_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[16]~766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|oRD[16]~776_combout\,
	datac => \data_i|oRD[16]~745_combout\,
	datad => \data_i|oRD[16]~766_combout\,
	combout => \data_i|oRD[16]~777_combout\);

-- Location: LCCOMB_X33_Y11_N22
\data_i|oRD[16]~1424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[16]~1424_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[16]~777_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[16]~777_combout\,
	combout => \data_i|oRD[16]~1424_combout\);

-- Location: FF_X33_Y11_N23
\reg_pipeline|r_d_wb|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[16]~1424_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(16));

-- Location: LCCOMB_X38_Y13_N18
\Add0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~90_combout\ = (\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_d_wb|sREG\(16)))) # (!\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_y_wb|sREG\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(16),
	datad => \reg_pipeline|r_d_wb|sREG\(16),
	combout => \Add0~90_combout\);

-- Location: LCCOMB_X41_Y13_N6
\Add0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~91_combout\ = (\cu_wb|Mux22~11_combout\ & (((\Add0~90_combout\)))) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\Add0~90_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \Add0~90_combout\,
	datad => \Add0~28_combout\,
	combout => \Add0~91_combout\);

-- Location: FF_X42_Y14_N7
\regf_i|r0_i|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~91_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(16));

-- Location: LCCOMB_X42_Y14_N6
\regf_i|Mux46~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux46~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17)) # ((\regf_i|r1_i|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r0_i|sREG\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r0_i|sREG\(16),
	datad => \regf_i|r1_i|sREG\(16),
	combout => \regf_i|Mux46~2_combout\);

-- Location: LCCOMB_X41_Y14_N2
\regf_i|Mux46~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux46~3_combout\ = (\regf_i|Mux46~2_combout\ & ((\regf_i|r3_i|sREG\(16)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux46~2_combout\ & (((\regf_i|r2_i|sREG\(16) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux46~2_combout\,
	datab => \regf_i|r3_i|sREG\(16),
	datac => \regf_i|r2_i|sREG\(16),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux46~3_combout\);

-- Location: LCCOMB_X42_Y13_N24
\regf_i|Mux46~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux46~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(16)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r4_i|sREG\(16),
	datac => \regf_i|r6_i|sREG\(16),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux46~0_combout\);

-- Location: LCCOMB_X43_Y13_N24
\regf_i|Mux46~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux46~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux46~0_combout\ & (\regf_i|r7_i|sREG\(16))) # (!\regf_i|Mux46~0_combout\ & ((\regf_i|r5_i|sREG\(16)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(16),
	datac => \regf_i|r5_i|sREG\(16),
	datad => \regf_i|Mux46~0_combout\,
	combout => \regf_i|Mux46~1_combout\);

-- Location: LCCOMB_X43_Y9_N28
\regf_i|Mux46~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux46~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux46~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux46~3_combout\,
	datad => \regf_i|Mux46~1_combout\,
	combout => \regf_i|Mux46~4_combout\);

-- Location: FF_X43_Y9_N29
\reg_pipeline|r_a_alu|sREG[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux46~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(16));

-- Location: LCCOMB_X41_Y9_N2
\alu_i|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~34_combout\ = (\reg_pipeline|r_a_alu|sREG\(17) & ((\reg_pipeline|r_b_alu|sREG\(17) & (!\alu_i|Add1~33\)) # (!\reg_pipeline|r_b_alu|sREG\(17) & (\alu_i|Add1~33\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(17) & ((\reg_pipeline|r_b_alu|sREG\(17) & 
-- ((\alu_i|Add1~33\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(17) & (!\alu_i|Add1~33\))))
-- \alu_i|Add1~35\ = CARRY((\reg_pipeline|r_a_alu|sREG\(17) & (\reg_pipeline|r_b_alu|sREG\(17) & !\alu_i|Add1~33\)) # (!\reg_pipeline|r_a_alu|sREG\(17) & ((\reg_pipeline|r_b_alu|sREG\(17)) # (!\alu_i|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(17),
	datab => \reg_pipeline|r_b_alu|sREG\(17),
	datad => VCC,
	cin => \alu_i|Add1~33\,
	combout => \alu_i|Add1~34_combout\,
	cout => \alu_i|Add1~35\);

-- Location: LCCOMB_X37_Y6_N30
\alu_i|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(17)) # ((\reg_pipeline|r_a_alu|sREG\(17)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(17),
	datac => \reg_pipeline|r_a_alu|sREG\(17),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux14~4_combout\);

-- Location: LCCOMB_X37_Y6_N20
\alu_i|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~5_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\alu_i|Mux14~4_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(17)))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux14~4_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(17),
	datac => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux14~5_combout\);

-- Location: LCCOMB_X37_Y6_N26
\alu_i|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~6_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(17) & (\reg_pipeline|r_a_alu|sREG\(17))) # (!\reg_pipeline|r_b_alu|sREG\(17) & (!\reg_pipeline|r_a_alu|sREG\(17) & !\alu_i|Mux14~5_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(17),
	datab => \reg_pipeline|r_a_alu|sREG\(17),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Mux14~5_combout\,
	combout => \alu_i|Mux14~6_combout\);

-- Location: LCCOMB_X38_Y4_N8
\alu_i|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~7_combout\ = (\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux14~6_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux24~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datad => \alu_i|Mux14~6_combout\,
	combout => \alu_i|Mux14~7_combout\);

-- Location: LCCOMB_X41_Y4_N18
\alu_i|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~9_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Add0~34_combout\) # (\cu_alu|Mux23~9_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((!\cu_alu|Mux23~9_combout\)) # (!\cu_alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \alu_i|Add0~34_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \alu_i|Mux14~9_combout\);

-- Location: LCCOMB_X43_Y6_N4
\alu_i|sSHR_s2[18]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[18]~30_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(20))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(20),
	datab => \reg_pipeline|r_a_alu|sREG\(18),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[18]~30_combout\);

-- Location: LCCOMB_X43_Y5_N18
\alu_i|sSHR_s2[17]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[17]~31_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[18]~30_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[17]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[17]~16_combout\,
	datad => \alu_i|sSHR_s2[18]~30_combout\,
	combout => \alu_i|sSHR_s2[17]~31_combout\);

-- Location: LCCOMB_X43_Y5_N28
\alu_i|sSHR_s3[17]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[17]~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[21]~29_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[17]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHR_s2[21]~29_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s2[17]~31_combout\,
	combout => \alu_i|sSHR_s3[17]~5_combout\);

-- Location: LCCOMB_X37_Y5_N6
\alu_i|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~54_combout\) # ((\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSRA_s3[25]~0_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s3[25]~0_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHR_s3[17]~5_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~54_combout\,
	combout => \alu_i|Mux14~10_combout\);

-- Location: LCCOMB_X38_Y4_N22
\alu_i|Mux14~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~21_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & ((\reg_pipeline|r_a_alu|sREG\(17) $ (\reg_pipeline|r_b_alu|sREG\(17))) # (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & 
-- (((\reg_pipeline|r_y_mem|sREG[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(17),
	datab => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(17),
	datad => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	combout => \alu_i|Mux14~21_combout\);

-- Location: LCCOMB_X42_Y5_N28
\alu_i|sSHL_s4[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[1]~22_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & (!\reg_pipeline|r_b_alu|sREG\(1) & (\alu_i|sSHL_s1[1]~0_combout\ & !\reg_pipeline|r_b_alu|sREG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHL_s1[1]~0_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \alu_i|sSHL_s4[1]~22_combout\);

-- Location: LCCOMB_X42_Y5_N22
\alu_i|sSHR_s4[17]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[17]~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[25]~4_combout\) # ((\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSHR_s2[29]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \alu_i|sSHR_s2[29]~27_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \alu_i|sSHR_s3[25]~4_combout\,
	combout => \alu_i|sSHR_s4[17]~5_combout\);

-- Location: LCCOMB_X42_Y5_N20
\alu_i|sSHR_s4[17]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[17]~6_combout\ = (\alu_i|sSHR_s4[17]~5_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHR_s3[17]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHR_s4[17]~5_combout\,
	datad => \alu_i|sSHR_s3[17]~5_combout\,
	combout => \alu_i|sSHR_s4[17]~6_combout\);

-- Location: LCCOMB_X43_Y5_N30
\alu_i|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~11_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (((\reg_pipeline|r_y_mem|sREG[23]~65_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (\alu_i|sSHL_s3[9]~1_combout\)) # 
-- (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & ((\alu_i|sSHL_s3[17]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datab => \alu_i|sSHL_s3[9]~1_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datad => \alu_i|sSHL_s3[17]~9_combout\,
	combout => \alu_i|Mux14~11_combout\);

-- Location: LCCOMB_X39_Y4_N28
\alu_i|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~12_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|Mux14~11_combout\ & ((\alu_i|sSHR_s4[17]~6_combout\))) # (!\alu_i|Mux14~11_combout\ & (\alu_i|sSHL_s4[1]~22_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & 
-- (((\alu_i|Mux14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[1]~22_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datac => \alu_i|sSHR_s4[17]~6_combout\,
	datad => \alu_i|Mux14~11_combout\,
	combout => \alu_i|Mux14~12_combout\);

-- Location: LCCOMB_X38_Y4_N20
\alu_i|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~13_combout\ = (\cu_alu|Mux23~9_combout\) # (\alu_i|Mux14~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Mux14~12_combout\,
	combout => \alu_i|Mux14~13_combout\);

-- Location: LCCOMB_X38_Y4_N26
\alu_i|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~14_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux14~21_combout\ & (\alu_i|Mux14~10_combout\)) # (!\alu_i|Mux14~21_combout\ & ((\alu_i|Mux14~13_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux14~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|Mux14~10_combout\,
	datac => \alu_i|Mux14~21_combout\,
	datad => \alu_i|Mux14~13_combout\,
	combout => \alu_i|Mux14~14_combout\);

-- Location: LCCOMB_X42_Y4_N24
\alu_i|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~15_combout\ = (\cu_alu|Mux23~9_combout\) # ((\alu_i|Mux14~11_combout\ & \alu_i|sSHR_s4[17]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux14~11_combout\,
	datad => \alu_i|sSHR_s4[17]~6_combout\,
	combout => \alu_i|Mux14~15_combout\);

-- Location: LCCOMB_X42_Y4_N14
\alu_i|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~16_combout\ = (\alu_i|Mux14~15_combout\) # ((\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (\alu_i|sSHL_s4[1]~22_combout\ & !\alu_i|Mux14~11_combout\)) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|Mux14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datab => \alu_i|sSHL_s4[1]~22_combout\,
	datac => \alu_i|Mux14~11_combout\,
	datad => \alu_i|Mux14~15_combout\,
	combout => \alu_i|Mux14~16_combout\);

-- Location: LCCOMB_X38_Y4_N24
\alu_i|Mux14~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~22_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & ((\reg_pipeline|r_a_alu|sREG\(17) $ (\reg_pipeline|r_b_alu|sREG\(17))) # (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(17),
	datab => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(17),
	datad => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	combout => \alu_i|Mux14~22_combout\);

-- Location: LCCOMB_X38_Y4_N28
\alu_i|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~17_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux14~22_combout\ & (\alu_i|Mux14~10_combout\)) # (!\alu_i|Mux14~22_combout\ & ((\alu_i|Mux14~16_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux14~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|Mux14~10_combout\,
	datac => \alu_i|Mux14~16_combout\,
	datad => \alu_i|Mux14~22_combout\,
	combout => \alu_i|Mux14~17_combout\);

-- Location: LCCOMB_X38_Y4_N10
\alu_i|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~18_combout\ = (!\alu_i|Mux14~8_combout\ & ((\alu_i|Mux14~9_combout\ & (\alu_i|Mux14~14_combout\)) # (!\alu_i|Mux14~9_combout\ & ((\alu_i|Mux14~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux14~9_combout\,
	datab => \alu_i|Mux14~8_combout\,
	datac => \alu_i|Mux14~14_combout\,
	datad => \alu_i|Mux14~17_combout\,
	combout => \alu_i|Mux14~18_combout\);

-- Location: LCCOMB_X38_Y4_N12
\alu_i|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux14~20_combout\ = (\alu_i|Mux14~7_combout\) # ((\alu_i|Mux14~19_combout\ & (\alu_i|Add1~34_combout\)) # (!\alu_i|Mux14~19_combout\ & ((\alu_i|Mux14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Add1~34_combout\,
	datab => \alu_i|Mux14~19_combout\,
	datac => \alu_i|Mux14~7_combout\,
	datad => \alu_i|Mux14~18_combout\,
	combout => \alu_i|Mux14~20_combout\);

-- Location: FF_X38_Y4_N13
\reg_pipeline|r_y_mem|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux14~20_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(17));

-- Location: FF_X39_Y11_N31
\reg_pipeline|r_y_wb|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(17));

-- Location: LCCOMB_X43_Y11_N14
\regf_i|Mux77~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux77~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux77~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux77~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux77~1_combout\,
	datad => \regf_i|Mux77~3_combout\,
	combout => \regf_i|Mux77~4_combout\);

-- Location: FF_X43_Y11_N15
\reg_pipeline|r_d_alu|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux77~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(17));

-- Location: LCCOMB_X36_Y15_N30
\reg_pipeline|r_d_mem|sREG[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[17]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(17),
	combout => \reg_pipeline|r_d_mem|sREG[17]~feeder_combout\);

-- Location: FF_X36_Y15_N31
\reg_pipeline|r_d_mem|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(17));

-- Location: LCCOMB_X31_Y10_N8
\data_i|rMEM[29][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[29][17]~feeder_combout\);

-- Location: FF_X31_Y10_N9
\data_i|rMEM[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][17]~q\);

-- Location: FF_X33_Y12_N13
\data_i|rMEM[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][17]~q\);

-- Location: FF_X33_Y12_N7
\data_i|rMEM[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][17]~q\);

-- Location: LCCOMB_X32_Y7_N10
\data_i|rMEM[13][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[13][17]~feeder_combout\);

-- Location: FF_X32_Y7_N11
\data_i|rMEM[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][17]~q\);

-- Location: LCCOMB_X33_Y12_N6
\data_i|oRD[17]~694\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~694_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[13][17]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[9][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[9][17]~q\,
	datad => \data_i|rMEM[13][17]~q\,
	combout => \data_i|oRD[17]~694_combout\);

-- Location: LCCOMB_X33_Y12_N12
\data_i|oRD[17]~695\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~695_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~694_combout\ & (\data_i|rMEM[29][17]~q\)) # (!\data_i|oRD[17]~694_combout\ & ((\data_i|rMEM[25][17]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[29][17]~q\,
	datac => \data_i|rMEM[25][17]~q\,
	datad => \data_i|oRD[17]~694_combout\,
	combout => \data_i|oRD[17]~695_combout\);

-- Location: FF_X32_Y8_N7
\data_i|rMEM[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][17]~q\);

-- Location: FF_X32_Y8_N13
\data_i|rMEM[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][17]~q\);

-- Location: LCCOMB_X32_Y8_N6
\data_i|oRD[17]~701\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~701_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[15][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[11][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[11][17]~q\,
	datad => \data_i|rMEM[15][17]~q\,
	combout => \data_i|oRD[17]~701_combout\);

-- Location: FF_X31_Y8_N3
\data_i|rMEM[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][17]~q\);

-- Location: FF_X31_Y8_N13
\data_i|rMEM[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][17]~q\);

-- Location: LCCOMB_X31_Y8_N12
\data_i|oRD[17]~702\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~702_combout\ = (\data_i|oRD[17]~701_combout\ & (((\data_i|rMEM[31][17]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[17]~701_combout\ & (\data_i|rMEM[27][17]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[17]~701_combout\,
	datab => \data_i|rMEM[27][17]~q\,
	datac => \data_i|rMEM[31][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~702_combout\);

-- Location: FF_X35_Y13_N21
\data_i|rMEM[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][17]~q\);

-- Location: FF_X34_Y13_N27
\data_i|rMEM[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][17]~q\);

-- Location: LCCOMB_X36_Y17_N8
\data_i|rMEM[12][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[12][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[12][17]~feeder_combout\);

-- Location: FF_X36_Y17_N9
\data_i|rMEM[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[12][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][17]~q\);

-- Location: FF_X35_Y13_N23
\data_i|rMEM[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][17]~q\);

-- Location: LCCOMB_X35_Y13_N22
\data_i|oRD[17]~698\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~698_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[12][17]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[12][17]~q\,
	datac => \data_i|rMEM[8][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[17]~698_combout\);

-- Location: LCCOMB_X34_Y13_N26
\data_i|oRD[17]~699\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~699_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~698_combout\ & ((\data_i|rMEM[28][17]~q\))) # (!\data_i|oRD[17]~698_combout\ & (\data_i|rMEM[24][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[24][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[28][17]~q\,
	datad => \data_i|oRD[17]~698_combout\,
	combout => \data_i|oRD[17]~699_combout\);

-- Location: FF_X34_Y11_N1
\data_i|rMEM[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][17]~q\);

-- Location: FF_X34_Y13_N21
\data_i|rMEM[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][17]~q\);

-- Location: FF_X35_Y14_N9
\data_i|rMEM[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][17]~q\);

-- Location: FF_X35_Y14_N7
\data_i|rMEM[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][17]~q\);

-- Location: LCCOMB_X35_Y14_N6
\data_i|oRD[17]~696\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~696_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][17]~q\,
	datac => \data_i|rMEM[10][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~696_combout\);

-- Location: LCCOMB_X34_Y13_N20
\data_i|oRD[17]~697\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~697_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~696_combout\ & ((\data_i|rMEM[30][17]~q\))) # (!\data_i|oRD[17]~696_combout\ & (\data_i|rMEM[26][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[30][17]~q\,
	datad => \data_i|oRD[17]~696_combout\,
	combout => \data_i|oRD[17]~697_combout\);

-- Location: LCCOMB_X34_Y13_N4
\data_i|oRD[17]~700\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~700_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[17]~697_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[17]~699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[17]~699_combout\,
	datad => \data_i|oRD[17]~697_combout\,
	combout => \data_i|oRD[17]~700_combout\);

-- Location: LCCOMB_X26_Y11_N0
\data_i|oRD[17]~703\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~703_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[17]~700_combout\ & ((\data_i|oRD[17]~702_combout\))) # (!\data_i|oRD[17]~700_combout\ & (\data_i|oRD[17]~695_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[17]~700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[17]~695_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[17]~702_combout\,
	datad => \data_i|oRD[17]~700_combout\,
	combout => \data_i|oRD[17]~703_combout\);

-- Location: FF_X26_Y14_N3
\data_i|rMEM[47][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][17]~q\);

-- Location: FF_X26_Y16_N25
\data_i|rMEM[63][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][17]~q\);

-- Location: LCCOMB_X25_Y14_N8
\data_i|rMEM[62][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[62][17]~feeder_combout\);

-- Location: FF_X25_Y14_N9
\data_i|rMEM[62][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][17]~q\);

-- Location: FF_X26_Y14_N13
\data_i|rMEM[46][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][17]~q\);

-- Location: LCCOMB_X26_Y14_N12
\data_i|oRD[17]~732\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~732_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[62][17]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[46][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[62][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[46][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~732_combout\);

-- Location: LCCOMB_X26_Y16_N24
\data_i|oRD[17]~733\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~733_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[17]~732_combout\ & ((\data_i|rMEM[63][17]~q\))) # (!\data_i|oRD[17]~732_combout\ & (\data_i|rMEM[47][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[17]~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[47][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[63][17]~q\,
	datad => \data_i|oRD[17]~732_combout\,
	combout => \data_i|oRD[17]~733_combout\);

-- Location: LCCOMB_X25_Y8_N4
\data_i|rMEM[56][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[56][17]~feeder_combout\);

-- Location: FF_X25_Y8_N5
\data_i|rMEM[56][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][17]~q\);

-- Location: FF_X26_Y17_N31
\data_i|rMEM[41][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][17]~q\);

-- Location: FF_X27_Y11_N31
\data_i|rMEM[40][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][17]~q\);

-- Location: LCCOMB_X27_Y11_N30
\data_i|oRD[17]~729\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~729_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[41][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[40][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[40][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~729_combout\);

-- Location: FF_X28_Y10_N19
\data_i|rMEM[57][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][17]~q\);

-- Location: LCCOMB_X27_Y10_N26
\data_i|oRD[17]~730\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~730_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~729_combout\ & ((\data_i|rMEM[57][17]~q\))) # (!\data_i|oRD[17]~729_combout\ & (\data_i|rMEM[56][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[17]~729_combout\,
	datad => \data_i|rMEM[57][17]~q\,
	combout => \data_i|oRD[17]~730_combout\);

-- Location: FF_X26_Y17_N17
\data_i|rMEM[45][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][17]~q\);

-- Location: FF_X22_Y15_N17
\data_i|rMEM[61][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][17]~q\);

-- Location: LCCOMB_X26_Y15_N26
\data_i|rMEM[60][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[60][17]~feeder_combout\);

-- Location: FF_X26_Y15_N27
\data_i|rMEM[60][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][17]~q\);

-- Location: FF_X22_Y15_N19
\data_i|rMEM[44][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][17]~q\);

-- Location: LCCOMB_X22_Y15_N18
\data_i|oRD[17]~727\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~727_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[60][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[44][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[44][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[17]~727_combout\);

-- Location: LCCOMB_X22_Y15_N16
\data_i|oRD[17]~728\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~728_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[17]~727_combout\ & ((\data_i|rMEM[61][17]~q\))) # (!\data_i|oRD[17]~727_combout\ & (\data_i|rMEM[45][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[17]~727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[61][17]~q\,
	datad => \data_i|oRD[17]~727_combout\,
	combout => \data_i|oRD[17]~728_combout\);

-- Location: LCCOMB_X26_Y11_N14
\data_i|oRD[17]~731\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~731_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[17]~728_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[17]~730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[17]~730_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[17]~728_combout\,
	combout => \data_i|oRD[17]~731_combout\);

-- Location: FF_X20_Y9_N1
\data_i|rMEM[58][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][17]~q\);

-- Location: FF_X28_Y14_N21
\data_i|rMEM[59][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][17]~q\);

-- Location: LCCOMB_X27_Y14_N14
\data_i|rMEM[43][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[43][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[43][17]~feeder_combout\);

-- Location: FF_X27_Y14_N15
\data_i|rMEM[43][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[43][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][17]~q\);

-- Location: FF_X27_Y14_N29
\data_i|rMEM[42][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][17]~q\);

-- Location: LCCOMB_X27_Y14_N28
\data_i|oRD[17]~725\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~725_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[43][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[42][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[43][17]~q\,
	datac => \data_i|rMEM[42][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~725_combout\);

-- Location: LCCOMB_X28_Y14_N20
\data_i|oRD[17]~726\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~726_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~725_combout\ & ((\data_i|rMEM[59][17]~q\))) # (!\data_i|oRD[17]~725_combout\ & (\data_i|rMEM[58][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][17]~q\,
	datac => \data_i|rMEM[59][17]~q\,
	datad => \data_i|oRD[17]~725_combout\,
	combout => \data_i|oRD[17]~726_combout\);

-- Location: LCCOMB_X26_Y11_N8
\data_i|oRD[17]~734\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~734_combout\ = (\data_i|oRD[17]~731_combout\ & ((\data_i|oRD[17]~733_combout\) # ((!\reg_pipeline|r_y_mem|sREG\(3))))) # (!\data_i|oRD[17]~731_combout\ & (((\data_i|oRD[17]~726_combout\ & \reg_pipeline|r_y_mem|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[17]~733_combout\,
	datab => \data_i|oRD[17]~731_combout\,
	datac => \data_i|oRD[17]~726_combout\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[17]~734_combout\);

-- Location: FF_X27_Y13_N3
\data_i|rMEM[49][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][17]~q\);

-- Location: FF_X22_Y13_N21
\data_i|rMEM[51][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][17]~q\);

-- Location: FF_X22_Y13_N19
\data_i|rMEM[33][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][17]~q\);

-- Location: LCCOMB_X24_Y13_N16
\data_i|rMEM[35][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[35][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[35][17]~feeder_combout\);

-- Location: FF_X24_Y13_N17
\data_i|rMEM[35][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[35][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][17]~q\);

-- Location: LCCOMB_X22_Y13_N18
\data_i|oRD[17]~704\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~704_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[35][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[33][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[33][17]~q\,
	datad => \data_i|rMEM[35][17]~q\,
	combout => \data_i|oRD[17]~704_combout\);

-- Location: LCCOMB_X22_Y13_N20
\data_i|oRD[17]~705\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~705_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~704_combout\ & ((\data_i|rMEM[51][17]~q\))) # (!\data_i|oRD[17]~704_combout\ & (\data_i|rMEM[49][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][17]~q\,
	datad => \data_i|oRD[17]~704_combout\,
	combout => \data_i|oRD[17]~705_combout\);

-- Location: FF_X25_Y7_N3
\data_i|rMEM[53][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][17]~q\);

-- Location: FF_X25_Y7_N25
\data_i|rMEM[55][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][17]~q\);

-- Location: FF_X20_Y7_N29
\data_i|rMEM[39][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][17]~q\);

-- Location: FF_X20_Y7_N15
\data_i|rMEM[37][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][17]~q\);

-- Location: LCCOMB_X20_Y7_N14
\data_i|oRD[17]~711\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~711_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[37][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~711_combout\);

-- Location: LCCOMB_X25_Y7_N24
\data_i|oRD[17]~712\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~712_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~711_combout\ & ((\data_i|rMEM[55][17]~q\))) # (!\data_i|oRD[17]~711_combout\ & (\data_i|rMEM[53][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[53][17]~q\,
	datac => \data_i|rMEM[55][17]~q\,
	datad => \data_i|oRD[17]~711_combout\,
	combout => \data_i|oRD[17]~712_combout\);

-- Location: FF_X24_Y8_N29
\data_i|rMEM[52][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][17]~q\);

-- Location: FF_X24_Y8_N7
\data_i|rMEM[54][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][17]~q\);

-- Location: FF_X24_Y7_N23
\data_i|rMEM[38][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][17]~q\);

-- Location: FF_X24_Y7_N5
\data_i|rMEM[36][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][17]~q\);

-- Location: LCCOMB_X24_Y7_N4
\data_i|oRD[17]~706\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~706_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[36][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~706_combout\);

-- Location: LCCOMB_X24_Y8_N6
\data_i|oRD[17]~707\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~707_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~706_combout\ & ((\data_i|rMEM[54][17]~q\))) # (!\data_i|oRD[17]~706_combout\ & (\data_i|rMEM[52][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][17]~q\,
	datad => \data_i|oRD[17]~706_combout\,
	combout => \data_i|oRD[17]~707_combout\);

-- Location: LCCOMB_X25_Y8_N18
\data_i|rMEM[48][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[48][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[48][17]~feeder_combout\);

-- Location: FF_X25_Y8_N19
\data_i|rMEM[48][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[48][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][17]~q\);

-- Location: FF_X26_Y11_N19
\data_i|rMEM[50][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][17]~q\);

-- Location: FF_X22_Y8_N19
\data_i|rMEM[34][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][17]~q\);

-- Location: FF_X27_Y11_N29
\data_i|rMEM[32][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][17]~q\);

-- Location: LCCOMB_X27_Y11_N28
\data_i|oRD[17]~708\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~708_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[34][17]~q\,
	datac => \data_i|rMEM[32][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~708_combout\);

-- Location: LCCOMB_X26_Y11_N18
\data_i|oRD[17]~709\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~709_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~708_combout\ & ((\data_i|rMEM[50][17]~q\))) # (!\data_i|oRD[17]~708_combout\ & (\data_i|rMEM[48][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[48][17]~q\,
	datac => \data_i|rMEM[50][17]~q\,
	datad => \data_i|oRD[17]~708_combout\,
	combout => \data_i|oRD[17]~709_combout\);

-- Location: LCCOMB_X26_Y11_N16
\data_i|oRD[17]~710\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~710_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[17]~707_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[17]~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[17]~707_combout\,
	datad => \data_i|oRD[17]~709_combout\,
	combout => \data_i|oRD[17]~710_combout\);

-- Location: LCCOMB_X26_Y11_N22
\data_i|oRD[17]~713\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~713_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[17]~710_combout\ & ((\data_i|oRD[17]~712_combout\))) # (!\data_i|oRD[17]~710_combout\ & (\data_i|oRD[17]~705_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[17]~710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[17]~705_combout\,
	datac => \data_i|oRD[17]~712_combout\,
	datad => \data_i|oRD[17]~710_combout\,
	combout => \data_i|oRD[17]~713_combout\);

-- Location: FF_X34_Y8_N29
\data_i|rMEM[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][17]~q\);

-- Location: FF_X30_Y8_N5
\data_i|rMEM[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][17]~q\);

-- Location: FF_X25_Y6_N3
\data_i|rMEM[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][17]~q\);

-- Location: FF_X28_Y6_N31
\data_i|rMEM[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][17]~q\);

-- Location: LCCOMB_X28_Y6_N30
\data_i|oRD[17]~716\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~716_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[5][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[4][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[5][17]~q\,
	datac => \data_i|rMEM[4][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~716_combout\);

-- Location: LCCOMB_X30_Y8_N4
\data_i|oRD[17]~717\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~717_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~716_combout\ & ((\data_i|rMEM[21][17]~q\))) # (!\data_i|oRD[17]~716_combout\ & (\data_i|rMEM[20][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[21][17]~q\,
	datad => \data_i|oRD[17]~716_combout\,
	combout => \data_i|oRD[17]~717_combout\);

-- Location: FF_X34_Y8_N3
\data_i|rMEM[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][17]~q\);

-- Location: FF_X30_Y8_N19
\data_i|rMEM[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][17]~q\);

-- Location: FF_X32_Y5_N21
\data_i|rMEM[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][17]~q\);

-- Location: FF_X32_Y5_N3
\data_i|rMEM[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][17]~q\);

-- Location: LCCOMB_X32_Y5_N2
\data_i|oRD[17]~718\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~718_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[1][17]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[0][17]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[1][17]~q\,
	datac => \data_i|rMEM[0][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[17]~718_combout\);

-- Location: LCCOMB_X30_Y8_N18
\data_i|oRD[17]~719\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~719_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~718_combout\ & ((\data_i|rMEM[17][17]~q\))) # (!\data_i|oRD[17]~718_combout\ & (\data_i|rMEM[16][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[16][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[17][17]~q\,
	datad => \data_i|oRD[17]~718_combout\,
	combout => \data_i|oRD[17]~719_combout\);

-- Location: LCCOMB_X26_Y11_N4
\data_i|oRD[17]~720\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~720_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[17]~717_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[17]~719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[17]~717_combout\,
	datad => \data_i|oRD[17]~719_combout\,
	combout => \data_i|oRD[17]~720_combout\);

-- Location: FF_X17_Y13_N19
\data_i|rMEM[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][17]~q\);

-- Location: FF_X17_Y13_N5
\data_i|rMEM[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][17]~q\);

-- Location: FF_X16_Y13_N25
\data_i|rMEM[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][17]~q\);

-- Location: FF_X16_Y13_N23
\data_i|rMEM[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][17]~q\);

-- Location: LCCOMB_X16_Y13_N22
\data_i|oRD[17]~714\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~714_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[3][17]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[2][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[3][17]~q\,
	datac => \data_i|rMEM[2][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[17]~714_combout\);

-- Location: LCCOMB_X17_Y13_N4
\data_i|oRD[17]~715\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~715_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~714_combout\ & ((\data_i|rMEM[19][17]~q\))) # (!\data_i|oRD[17]~714_combout\ & (\data_i|rMEM[18][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[18][17]~q\,
	datac => \data_i|rMEM[19][17]~q\,
	datad => \data_i|oRD[17]~714_combout\,
	combout => \data_i|oRD[17]~715_combout\);

-- Location: LCCOMB_X30_Y10_N12
\data_i|rMEM[22][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][17]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(17),
	combout => \data_i|rMEM[22][17]~feeder_combout\);

-- Location: FF_X30_Y10_N13
\data_i|rMEM[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][17]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][17]~q\);

-- Location: FF_X30_Y10_N23
\data_i|rMEM[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][17]~q\);

-- Location: FF_X22_Y6_N13
\data_i|rMEM[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][17]~q\);

-- Location: FF_X22_Y6_N19
\data_i|rMEM[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(17),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][17]~q\);

-- Location: LCCOMB_X22_Y6_N18
\data_i|oRD[17]~721\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~721_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[7][17]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[6][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[7][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[6][17]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[17]~721_combout\);

-- Location: LCCOMB_X30_Y10_N22
\data_i|oRD[17]~722\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~722_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[17]~721_combout\ & ((\data_i|rMEM[23][17]~q\))) # (!\data_i|oRD[17]~721_combout\ & (\data_i|rMEM[22][17]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[17]~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][17]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[23][17]~q\,
	datad => \data_i|oRD[17]~721_combout\,
	combout => \data_i|oRD[17]~722_combout\);

-- Location: LCCOMB_X26_Y11_N6
\data_i|oRD[17]~723\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~723_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[17]~720_combout\ & ((\data_i|oRD[17]~722_combout\))) # (!\data_i|oRD[17]~720_combout\ & (\data_i|oRD[17]~715_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[17]~720_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[17]~720_combout\,
	datac => \data_i|oRD[17]~715_combout\,
	datad => \data_i|oRD[17]~722_combout\,
	combout => \data_i|oRD[17]~723_combout\);

-- Location: LCCOMB_X26_Y11_N28
\data_i|oRD[17]~724\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~724_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|oRD[17]~713_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[17]~723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[17]~713_combout\,
	datad => \data_i|oRD[17]~723_combout\,
	combout => \data_i|oRD[17]~724_combout\);

-- Location: LCCOMB_X26_Y11_N2
\data_i|oRD[17]~735\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~735_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[17]~724_combout\ & ((\data_i|oRD[17]~734_combout\))) # (!\data_i|oRD[17]~724_combout\ & (\data_i|oRD[17]~703_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[17]~724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[17]~703_combout\,
	datac => \data_i|oRD[17]~734_combout\,
	datad => \data_i|oRD[17]~724_combout\,
	combout => \data_i|oRD[17]~735_combout\);

-- Location: LCCOMB_X33_Y11_N28
\data_i|oRD[17]~1423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[17]~1423_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[17]~735_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[17]~735_combout\,
	combout => \data_i|oRD[17]~1423_combout\);

-- Location: FF_X33_Y11_N29
\reg_pipeline|r_d_wb|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[17]~1423_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(17));

-- Location: LCCOMB_X39_Y11_N30
\Add0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~88_combout\ = (\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_d_wb|sREG\(17)))) # (!\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_y_wb|sREG\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(17),
	datad => \reg_pipeline|r_d_wb|sREG\(17),
	combout => \Add0~88_combout\);

-- Location: LCCOMB_X43_Y11_N8
\Add0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~89_combout\ = (\cu_wb|Mux23~10_combout\ & (((\Add0~88_combout\)))) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~88_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \Add0~88_combout\,
	datad => \Add0~30_combout\,
	combout => \Add0~89_combout\);

-- Location: FF_X43_Y11_N9
\regf_i|r3_i|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \Add0~89_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(17));

-- Location: LCCOMB_X42_Y14_N14
\regf_i|Mux45~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux45~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17)) # ((\regf_i|r1_i|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r0_i|sREG\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r0_i|sREG\(17),
	datad => \regf_i|r1_i|sREG\(17),
	combout => \regf_i|Mux45~2_combout\);

-- Location: LCCOMB_X43_Y14_N14
\regf_i|Mux45~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux45~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux45~2_combout\ & (\regf_i|r3_i|sREG\(17))) # (!\regf_i|Mux45~2_combout\ & ((\regf_i|r2_i|sREG\(17)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(17),
	datad => \regf_i|Mux45~2_combout\,
	combout => \regf_i|Mux45~3_combout\);

-- Location: LCCOMB_X43_Y12_N26
\regf_i|Mux45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux45~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16)) # ((\regf_i|r6_i|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r4_i|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r6_i|sREG\(17),
	datad => \regf_i|r4_i|sREG\(17),
	combout => \regf_i|Mux45~0_combout\);

-- Location: LCCOMB_X43_Y13_N16
\regf_i|Mux45~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux45~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux45~0_combout\ & (\regf_i|r7_i|sREG\(17))) # (!\regf_i|Mux45~0_combout\ & ((\regf_i|r5_i|sREG\(17)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(17),
	datac => \regf_i|r5_i|sREG\(17),
	datad => \regf_i|Mux45~0_combout\,
	combout => \regf_i|Mux45~1_combout\);

-- Location: LCCOMB_X44_Y10_N0
\regf_i|Mux45~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux45~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux45~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux45~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux45~3_combout\,
	datac => \regf_i|Mux45~1_combout\,
	datad => \reg_pipeline|r_ir_rf|sREG\(18),
	combout => \regf_i|Mux45~4_combout\);

-- Location: FF_X44_Y10_N1
\reg_pipeline|r_a_alu|sREG[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux45~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(17));

-- Location: LCCOMB_X41_Y9_N4
\alu_i|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~36_combout\ = ((\reg_pipeline|r_b_alu|sREG\(18) $ (\reg_pipeline|r_a_alu|sREG\(18) $ (\alu_i|Add1~35\)))) # (GND)
-- \alu_i|Add1~37\ = CARRY((\reg_pipeline|r_b_alu|sREG\(18) & (\reg_pipeline|r_a_alu|sREG\(18) & !\alu_i|Add1~35\)) # (!\reg_pipeline|r_b_alu|sREG\(18) & ((\reg_pipeline|r_a_alu|sREG\(18)) # (!\alu_i|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(18),
	datab => \reg_pipeline|r_a_alu|sREG\(18),
	datad => VCC,
	cin => \alu_i|Add1~35\,
	combout => \alu_i|Add1~36_combout\,
	cout => \alu_i|Add1~37\);

-- Location: LCCOMB_X39_Y8_N18
\alu_i|sSRA_s3[26]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s3[26]~1_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSRA_s2[30]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSRA_s2[30]~0_combout\,
	combout => \alu_i|sSRA_s3[26]~1_combout\);

-- Location: LCCOMB_X44_Y6_N24
\alu_i|sSHR_s2[19]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[19]~35_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(21)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(21),
	combout => \alu_i|sSHR_s2[19]~35_combout\);

-- Location: LCCOMB_X43_Y6_N14
\alu_i|sSHR_s2[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[18]~36_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[19]~35_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[18]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[18]~30_combout\,
	datad => \alu_i|sSHR_s2[19]~35_combout\,
	combout => \alu_i|sSHR_s2[18]~36_combout\);

-- Location: LCCOMB_X39_Y8_N30
\alu_i|sSHR_s3[18]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[18]~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[22]~34_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[22]~34_combout\,
	datad => \alu_i|sSHR_s2[18]~36_combout\,
	combout => \alu_i|sSHR_s3[18]~7_combout\);

-- Location: LCCOMB_X39_Y8_N12
\alu_i|sSRA_s4[18]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[18]~3_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSRA_s3[26]~1_combout\) # ((\alu_i|sSHR_s3[26]~6_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[18]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s3[26]~1_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHR_s3[18]~7_combout\,
	datad => \alu_i|sSHR_s3[26]~6_combout\,
	combout => \alu_i|sSRA_s4[18]~3_combout\);

-- Location: LCCOMB_X39_Y8_N6
\alu_i|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~0_combout\ = (\cu_alu|Mux27~8_combout\ & (!\cu_alu|Mux23~9_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # (\alu_i|sSRA_s4[18]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux27~8_combout\,
	datac => \alu_i|sSRA_s4[18]~3_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \alu_i|Mux13~0_combout\);

-- Location: LCCOMB_X39_Y7_N26
\alu_i|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~2_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & ((\alu_i|sSHL_s3[10]~2_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (\alu_i|sSHL_s3[18]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHL_s3[18]~10_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datad => \alu_i|sSHL_s3[10]~2_combout\,
	combout => \alu_i|Mux13~2_combout\);

-- Location: LCCOMB_X38_Y7_N20
\alu_i|sSHR_s4[18]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[18]~8_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s4[26]~7_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSHR_s3[18]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHR_s3[18]~7_combout\,
	datad => \alu_i|sSHR_s4[26]~7_combout\,
	combout => \alu_i|sSHR_s4[18]~8_combout\);

-- Location: LCCOMB_X39_Y7_N6
\alu_i|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~1_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (((\alu_i|sSHR_s4[18]~8_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (\alu_i|sSHL_s4[2]~2_combout\ & (\alu_i|sSHL_s2[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[2]~2_combout\,
	datab => \alu_i|sSHL_s2[2]~1_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	datad => \alu_i|sSHR_s4[18]~8_combout\,
	combout => \alu_i|Mux13~1_combout\);

-- Location: LCCOMB_X39_Y7_N12
\alu_i|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~3_combout\ = (!\cu_alu|Mux23~9_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|Mux13~1_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (\alu_i|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux13~2_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datad => \alu_i|Mux13~1_combout\,
	combout => \alu_i|Mux13~3_combout\);

-- Location: LCCOMB_X39_Y4_N30
\alu_i|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~4_combout\ = (!\cu_alu|Mux23~9_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & \alu_i|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \alu_i|Add0~36_combout\,
	combout => \alu_i|Mux13~4_combout\);

-- Location: LCCOMB_X41_Y8_N12
\alu_i|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~13_combout\ = \reg_pipeline|r_a_alu|sREG\(18) $ (\reg_pipeline|r_b_alu|sREG\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(18),
	datad => \reg_pipeline|r_b_alu|sREG\(18),
	combout => \alu_i|Equal0~13_combout\);

-- Location: LCCOMB_X39_Y4_N12
\alu_i|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~5_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~83_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & ((\alu_i|Equal0~13_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & (\alu_i|Mux13~4_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\ & (((!\reg_pipeline|r_y_mem|sREG[23]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux13~4_combout\,
	datab => \alu_i|Equal0~13_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	combout => \alu_i|Mux13~5_combout\);

-- Location: LCCOMB_X39_Y4_N18
\alu_i|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~6_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux13~5_combout\ & ((\alu_i|Mux13~3_combout\))) # (!\alu_i|Mux13~5_combout\ & (\alu_i|Mux13~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux13~0_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datac => \alu_i|Mux13~3_combout\,
	datad => \alu_i|Mux13~5_combout\,
	combout => \alu_i|Mux13~6_combout\);

-- Location: LCCOMB_X39_Y4_N0
\alu_i|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~7_combout\ = (!\alu_i|Mux14~8_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~36_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux13~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux14~8_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datac => \alu_i|Add1~36_combout\,
	datad => \alu_i|Mux13~6_combout\,
	combout => \alu_i|Mux13~7_combout\);

-- Location: LCCOMB_X39_Y4_N4
\alu_i|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux13~11_combout\ = (\alu_i|Mux13~7_combout\) # ((\reg_pipeline|r_y_mem|sREG[2]~41_combout\ & (\cu_alu|Mux24~8_combout\ & \alu_i|Mux13~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux13~10_combout\,
	datad => \alu_i|Mux13~7_combout\,
	combout => \alu_i|Mux13~11_combout\);

-- Location: FF_X39_Y4_N5
\reg_pipeline|r_y_mem|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux13~11_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(18));

-- Location: FF_X41_Y12_N11
\reg_pipeline|r_y_wb|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(18),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(18));

-- Location: LCCOMB_X41_Y12_N10
\Add0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~86_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(18))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_d_wb|sREG\(18),
	datac => \reg_pipeline|r_y_wb|sREG\(18),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~86_combout\);

-- Location: LCCOMB_X41_Y12_N26
\Add0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~87_combout\ = (\cu_wb|Mux22~11_combout\ & (((\Add0~86_combout\)))) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\Add0~86_combout\))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \Add0~32_combout\,
	datad => \Add0~86_combout\,
	combout => \Add0~87_combout\);

-- Location: FF_X42_Y14_N27
\regf_i|r0_i|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~87_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(18));

-- Location: LCCOMB_X42_Y14_N16
\regf_i|Mux76~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux76~2_combout\ = (\sRA2[0]~1_combout\ & (((\regf_i|r1_i|sREG\(18)) # (\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(18) & ((!\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(18),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r1_i|sREG\(18),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux76~2_combout\);

-- Location: LCCOMB_X41_Y14_N4
\regf_i|Mux76~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux76~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux76~2_combout\ & ((\regf_i|r3_i|sREG\(18)))) # (!\regf_i|Mux76~2_combout\ & (\regf_i|r2_i|sREG\(18))))) # (!\sRA2[1]~0_combout\ & (\regf_i|Mux76~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|Mux76~2_combout\,
	datac => \regf_i|r2_i|sREG\(18),
	datad => \regf_i|r3_i|sREG\(18),
	combout => \regf_i|Mux76~3_combout\);

-- Location: LCCOMB_X41_Y14_N20
\s_i_b_alu[18]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[18]~13_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux76~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux76~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux76~3_combout\,
	datad => \regf_i|Mux76~1_combout\,
	combout => \s_i_b_alu[18]~13_combout\);

-- Location: FF_X41_Y14_N21
\reg_pipeline|r_b_alu|sREG[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[18]~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(18));

-- Location: LCCOMB_X36_Y7_N22
\alu_i|sSRA_s3[27]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s3[27]~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & \reg_pipeline|r_a_alu|sREG\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_a_alu|sREG\(31),
	combout => \alu_i|sSRA_s3[27]~2_combout\);

-- Location: LCCOMB_X44_Y6_N8
\alu_i|sSHR_s2[19]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[19]~45_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[20]~14_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[19]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[20]~14_combout\,
	datad => \alu_i|sSHR_s2[19]~35_combout\,
	combout => \alu_i|sSHR_s2[19]~45_combout\);

-- Location: LCCOMB_X44_Y6_N18
\alu_i|sSHR_s3[19]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[19]~9_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[23]~44_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[19]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[19]~45_combout\,
	datad => \alu_i|sSHR_s2[23]~44_combout\,
	combout => \alu_i|sSHR_s3[19]~9_combout\);

-- Location: LCCOMB_X36_Y7_N16
\alu_i|sSRA_s4[19]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[19]~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[27]~10_combout\) # ((\alu_i|sSRA_s3[27]~2_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[19]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHR_s3[27]~10_combout\,
	datac => \alu_i|sSRA_s3[27]~2_combout\,
	datad => \alu_i|sSHR_s3[19]~9_combout\,
	combout => \alu_i|sSRA_s4[19]~4_combout\);

-- Location: LCCOMB_X36_Y7_N4
\alu_i|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # ((\cu_alu|Mux23~9_combout\) # ((\alu_i|sSRA_s4[19]~4_combout\) # (!\cu_alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|sSRA_s4[19]~4_combout\,
	combout => \alu_i|Mux12~2_combout\);

-- Location: LCCOMB_X37_Y4_N8
\alu_i|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~14_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & ((\reg_pipeline|r_a_alu|sREG\(19) $ (\reg_pipeline|r_b_alu|sREG\(19))) # (!\reg_pipeline|r_y_mem|sREG[23]~83_combout\))) # (!\reg_pipeline|r_y_mem|sREG[23]~84_combout\ & 
-- (((\reg_pipeline|r_y_mem|sREG[23]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datab => \reg_pipeline|r_b_alu|sREG\(19),
	datac => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~83_combout\,
	combout => \alu_i|Mux12~14_combout\);

-- Location: LCCOMB_X38_Y8_N6
\alu_i|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((!\cu_alu|Mux23~9_combout\ & !\alu_i|Add0~38_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Add0~38_combout\,
	combout => \alu_i|Mux12~3_combout\);

-- Location: LCCOMB_X37_Y4_N14
\alu_i|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~4_combout\ = (\alu_i|Mux12~14_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~84_combout\) # (!\alu_i|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[23]~84_combout\,
	datac => \alu_i|Mux12~14_combout\,
	datad => \alu_i|Mux12~3_combout\,
	combout => \alu_i|Mux12~4_combout\);

-- Location: LCCOMB_X41_Y7_N22
\alu_i|sSHL_s4[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[3]~3_combout\ = (\alu_i|sSHL_s4[2]~2_combout\ & ((\alu_i|sSHL_s2[3]~2_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHL_s1[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \alu_i|sSHL_s1[1]~0_combout\,
	datac => \alu_i|sSHL_s4[2]~2_combout\,
	datad => \alu_i|sSHL_s2[3]~2_combout\,
	combout => \alu_i|sSHL_s4[3]~3_combout\);

-- Location: LCCOMB_X41_Y7_N14
\alu_i|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~5_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & (((\reg_pipeline|r_y_mem|sREG[23]~65_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & ((\alu_i|sSHL_s3[11]~3_combout\))) # 
-- (!\reg_pipeline|r_y_mem|sREG[23]~65_combout\ & (\alu_i|sSHL_s3[19]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s3[19]~11_combout\,
	datab => \alu_i|sSHL_s3[11]~3_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[23]~65_combout\,
	combout => \alu_i|Mux12~5_combout\);

-- Location: LCCOMB_X36_Y7_N24
\alu_i|sSHR_s4[19]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[19]~10_combout\ = (\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[27]~10_combout\) # ((\alu_i|sSHR_s4[19]~9_combout\)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (((\alu_i|sSHR_s3[19]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHR_s3[27]~10_combout\,
	datac => \alu_i|sSHR_s4[19]~9_combout\,
	datad => \alu_i|sSHR_s3[19]~9_combout\,
	combout => \alu_i|sSHR_s4[19]~10_combout\);

-- Location: LCCOMB_X41_Y7_N20
\alu_i|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~6_combout\ = (\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & ((\alu_i|Mux12~5_combout\ & ((\alu_i|sSHR_s4[19]~10_combout\))) # (!\alu_i|Mux12~5_combout\ & (\alu_i|sSHL_s4[3]~3_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[23]~66_combout\ & 
-- (((\alu_i|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[3]~3_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[23]~66_combout\,
	datac => \alu_i|Mux12~5_combout\,
	datad => \alu_i|sSHR_s4[19]~10_combout\,
	combout => \alu_i|Mux12~6_combout\);

-- Location: LCCOMB_X37_Y4_N12
\alu_i|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~7_combout\ = (\alu_i|Mux14~8_combout\ & (((\alu_i|Mux12~4_combout\)))) # (!\alu_i|Mux14~8_combout\ & (!\alu_i|Mux12~4_combout\ & ((\cu_alu|Mux23~9_combout\) # (\alu_i|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \alu_i|Mux14~8_combout\,
	datac => \alu_i|Mux12~4_combout\,
	datad => \alu_i|Mux12~6_combout\,
	combout => \alu_i|Mux12~7_combout\);

-- Location: LCCOMB_X37_Y4_N18
\alu_i|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~8_combout\ = (\alu_i|Mux12~4_combout\ & (!\alu_i|Mux12~7_combout\ & ((\alu_i|Mux12~2_combout\) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\)))) # (!\alu_i|Mux12~4_combout\ & (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- ((\alu_i|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|Mux12~2_combout\,
	datac => \alu_i|Mux12~4_combout\,
	datad => \alu_i|Mux12~7_combout\,
	combout => \alu_i|Mux12~8_combout\);

-- Location: LCCOMB_X37_Y4_N4
\alu_i|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux12~13_combout\ = (\alu_i|Mux12~12_combout\) # ((\alu_i|Mux14~19_combout\ & (\alu_i|Add1~38_combout\)) # (!\alu_i|Mux14~19_combout\ & ((\alu_i|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux12~12_combout\,
	datab => \alu_i|Mux14~19_combout\,
	datac => \alu_i|Add1~38_combout\,
	datad => \alu_i|Mux12~8_combout\,
	combout => \alu_i|Mux12~13_combout\);

-- Location: FF_X37_Y4_N5
\reg_pipeline|r_y_mem|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux12~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(19));

-- Location: FF_X39_Y12_N27
\reg_pipeline|r_y_wb|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(19));

-- Location: LCCOMB_X38_Y14_N28
\regf_i|Mux75~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux75~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux75~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux75~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux75~3_combout\,
	datad => \regf_i|Mux75~1_combout\,
	combout => \regf_i|Mux75~4_combout\);

-- Location: FF_X38_Y14_N29
\reg_pipeline|r_d_alu|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux75~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(19));

-- Location: LCCOMB_X37_Y14_N24
\reg_pipeline|r_d_mem|sREG[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[19]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(19),
	combout => \reg_pipeline|r_d_mem|sREG[19]~feeder_combout\);

-- Location: FF_X37_Y14_N25
\reg_pipeline|r_d_mem|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(19));

-- Location: FF_X28_Y10_N3
\data_i|rMEM[57][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][19]~q\);

-- Location: FF_X27_Y9_N15
\data_i|rMEM[59][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][19]~q\);

-- Location: FF_X28_Y7_N9
\data_i|rMEM[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][19]~q\);

-- Location: FF_X28_Y7_N11
\data_i|rMEM[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][19]~q\);

-- Location: LCCOMB_X28_Y7_N10
\data_i|oRD[19]~643\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~643_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[27][19]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[25][19]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[27][19]~q\,
	datac => \data_i|rMEM[25][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[19]~643_combout\);

-- Location: LCCOMB_X27_Y9_N14
\data_i|oRD[19]~644\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~644_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~643_combout\ & ((\data_i|rMEM[59][19]~q\))) # (!\data_i|oRD[19]~643_combout\ & (\data_i|rMEM[57][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[57][19]~q\,
	datac => \data_i|rMEM[59][19]~q\,
	datad => \data_i|oRD[19]~643_combout\,
	combout => \data_i|oRD[19]~644_combout\);

-- Location: LCCOMB_X25_Y8_N16
\data_i|rMEM[56][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[56][19]~feeder_combout\);

-- Location: FF_X25_Y8_N17
\data_i|rMEM[56][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][19]~q\);

-- Location: FF_X20_Y9_N7
\data_i|rMEM[58][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][19]~q\);

-- Location: FF_X20_Y15_N21
\data_i|rMEM[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][19]~q\);

-- Location: FF_X20_Y15_N27
\data_i|rMEM[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][19]~q\);

-- Location: LCCOMB_X20_Y15_N26
\data_i|oRD[19]~645\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~645_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[26][19]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[24][19]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[26][19]~q\,
	datac => \data_i|rMEM[24][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[19]~645_combout\);

-- Location: LCCOMB_X20_Y9_N6
\data_i|oRD[19]~646\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~646_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~645_combout\ & ((\data_i|rMEM[58][19]~q\))) # (!\data_i|oRD[19]~645_combout\ & (\data_i|rMEM[56][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[56][19]~q\,
	datac => \data_i|rMEM[58][19]~q\,
	datad => \data_i|oRD[19]~645_combout\,
	combout => \data_i|oRD[19]~646_combout\);

-- Location: LCCOMB_X20_Y9_N12
\data_i|oRD[19]~647\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~647_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[19]~644_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[19]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[19]~644_combout\,
	datad => \data_i|oRD[19]~646_combout\,
	combout => \data_i|oRD[19]~647_combout\);

-- Location: FF_X31_Y10_N13
\data_i|rMEM[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][19]~q\);

-- Location: FF_X31_Y10_N15
\data_i|rMEM[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][19]~q\);

-- Location: LCCOMB_X31_Y10_N14
\data_i|oRD[19]~648\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~648_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[31][19]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[29][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[31][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[29][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[19]~648_combout\);

-- Location: FF_X24_Y12_N15
\data_i|rMEM[63][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][19]~q\);

-- Location: FF_X24_Y12_N13
\data_i|rMEM[61][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][19]~q\);

-- Location: LCCOMB_X24_Y12_N14
\data_i|oRD[19]~649\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~649_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~648_combout\ & (\data_i|rMEM[63][19]~q\)) # (!\data_i|oRD[19]~648_combout\ & ((\data_i|rMEM[61][19]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (\data_i|oRD[19]~648_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|oRD[19]~648_combout\,
	datac => \data_i|rMEM[63][19]~q\,
	datad => \data_i|rMEM[61][19]~q\,
	combout => \data_i|oRD[19]~649_combout\);

-- Location: LCCOMB_X26_Y15_N0
\data_i|rMEM[60][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[60][19]~feeder_combout\);

-- Location: FF_X26_Y15_N1
\data_i|rMEM[60][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][19]~q\);

-- Location: FF_X25_Y14_N31
\data_i|rMEM[62][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][19]~q\);

-- Location: FF_X31_Y14_N13
\data_i|rMEM[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][19]~q\);

-- Location: FF_X31_Y14_N15
\data_i|rMEM[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][19]~q\);

-- Location: LCCOMB_X31_Y14_N14
\data_i|oRD[19]~641\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~641_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[30][19]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[28][19]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[28][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[19]~641_combout\);

-- Location: LCCOMB_X25_Y14_N30
\data_i|oRD[19]~642\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~642_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~641_combout\ & ((\data_i|rMEM[62][19]~q\))) # (!\data_i|oRD[19]~641_combout\ & (\data_i|rMEM[60][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[60][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[62][19]~q\,
	datad => \data_i|oRD[19]~641_combout\,
	combout => \data_i|oRD[19]~642_combout\);

-- Location: LCCOMB_X20_Y9_N18
\data_i|oRD[19]~650\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~650_combout\ = (\data_i|oRD[19]~647_combout\ & (((\data_i|oRD[19]~649_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4)))) # (!\data_i|oRD[19]~647_combout\ & (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[19]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[19]~647_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[19]~649_combout\,
	datad => \data_i|oRD[19]~642_combout\,
	combout => \data_i|oRD[19]~650_combout\);

-- Location: LCCOMB_X21_Y8_N20
\data_i|rMEM[32][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[32][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[32][19]~feeder_combout\);

-- Location: FF_X21_Y8_N21
\data_i|rMEM[32][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[32][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][19]~q\);

-- Location: FF_X21_Y9_N21
\data_i|rMEM[34][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][19]~q\);

-- Location: FF_X22_Y9_N1
\data_i|rMEM[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][19]~q\);

-- Location: FF_X22_Y9_N15
\data_i|rMEM[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][19]~q\);

-- Location: LCCOMB_X22_Y9_N14
\data_i|oRD[19]~634\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~634_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[2][19]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[0][19]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[2][19]~q\,
	datac => \data_i|rMEM[0][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[19]~634_combout\);

-- Location: LCCOMB_X21_Y9_N20
\data_i|oRD[19]~635\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~635_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~634_combout\ & ((\data_i|rMEM[34][19]~q\))) # (!\data_i|oRD[19]~634_combout\ & (\data_i|rMEM[32][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[32][19]~q\,
	datac => \data_i|rMEM[34][19]~q\,
	datad => \data_i|oRD[19]~634_combout\,
	combout => \data_i|oRD[19]~635_combout\);

-- Location: FF_X20_Y13_N25
\data_i|rMEM[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][19]~q\);

-- Location: FF_X20_Y13_N27
\data_i|rMEM[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][19]~q\);

-- Location: LCCOMB_X20_Y13_N26
\data_i|oRD[19]~632\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~632_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][19]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][19]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[3][19]~q\,
	datac => \data_i|rMEM[1][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[19]~632_combout\);

-- Location: FF_X21_Y13_N19
\data_i|rMEM[33][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][19]~q\);

-- Location: FF_X21_Y13_N17
\data_i|rMEM[35][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][19]~q\);

-- Location: LCCOMB_X21_Y13_N16
\data_i|oRD[19]~633\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~633_combout\ = (\data_i|oRD[19]~632_combout\ & (((\data_i|rMEM[35][19]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[19]~632_combout\ & (\data_i|rMEM[33][19]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[19]~632_combout\,
	datab => \data_i|rMEM[33][19]~q\,
	datac => \data_i|rMEM[35][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[19]~633_combout\);

-- Location: LCCOMB_X20_Y9_N8
\data_i|oRD[19]~636\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~636_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[19]~633_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[19]~635_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[19]~635_combout\,
	datad => \data_i|oRD[19]~633_combout\,
	combout => \data_i|oRD[19]~636_combout\);

-- Location: LCCOMB_X21_Y7_N22
\data_i|rMEM[36][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[36][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[36][19]~feeder_combout\);

-- Location: FF_X21_Y7_N23
\data_i|rMEM[36][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[36][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][19]~q\);

-- Location: FF_X20_Y8_N1
\data_i|rMEM[38][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][19]~q\);

-- Location: FF_X28_Y6_N3
\data_i|rMEM[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][19]~q\);

-- Location: FF_X28_Y6_N17
\data_i|rMEM[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][19]~q\);

-- Location: LCCOMB_X28_Y6_N16
\data_i|oRD[19]~630\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~630_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[6][19]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[6][19]~q\,
	datac => \data_i|rMEM[4][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[19]~630_combout\);

-- Location: LCCOMB_X20_Y8_N0
\data_i|oRD[19]~631\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~631_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~630_combout\ & ((\data_i|rMEM[38][19]~q\))) # (!\data_i|oRD[19]~630_combout\ & (\data_i|rMEM[36][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[38][19]~q\,
	datad => \data_i|oRD[19]~630_combout\,
	combout => \data_i|oRD[19]~631_combout\);

-- Location: FF_X24_Y5_N27
\data_i|rMEM[37][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][19]~q\);

-- Location: FF_X24_Y5_N29
\data_i|rMEM[39][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][19]~q\);

-- Location: FF_X28_Y5_N17
\data_i|rMEM[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][19]~q\);

-- Location: FF_X27_Y5_N13
\data_i|rMEM[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][19]~q\);

-- Location: LCCOMB_X27_Y5_N12
\data_i|oRD[19]~637\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~637_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[7][19]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[5][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[7][19]~q\,
	datac => \data_i|rMEM[5][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[19]~637_combout\);

-- Location: LCCOMB_X24_Y5_N28
\data_i|oRD[19]~638\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~638_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~637_combout\ & ((\data_i|rMEM[39][19]~q\))) # (!\data_i|oRD[19]~637_combout\ & (\data_i|rMEM[37][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[37][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[39][19]~q\,
	datad => \data_i|oRD[19]~637_combout\,
	combout => \data_i|oRD[19]~638_combout\);

-- Location: LCCOMB_X19_Y9_N30
\data_i|oRD[19]~639\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~639_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[19]~636_combout\ & ((\data_i|oRD[19]~638_combout\))) # (!\data_i|oRD[19]~636_combout\ & (\data_i|oRD[19]~631_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[19]~636_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[19]~636_combout\,
	datac => \data_i|oRD[19]~631_combout\,
	datad => \data_i|oRD[19]~638_combout\,
	combout => \data_i|oRD[19]~639_combout\);

-- Location: LCCOMB_X27_Y15_N28
\data_i|rMEM[42][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[42][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[42][19]~feeder_combout\);

-- Location: FF_X27_Y15_N29
\data_i|rMEM[42][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[42][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][19]~q\);

-- Location: FF_X27_Y15_N15
\data_i|rMEM[43][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][19]~q\);

-- Location: FF_X33_Y16_N29
\data_i|rMEM[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][19]~q\);

-- Location: FF_X27_Y16_N13
\data_i|rMEM[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][19]~q\);

-- Location: LCCOMB_X27_Y16_N12
\data_i|oRD[19]~620\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~620_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[11][19]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[10][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[10][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[19]~620_combout\);

-- Location: LCCOMB_X27_Y15_N14
\data_i|oRD[19]~621\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~621_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~620_combout\ & ((\data_i|rMEM[43][19]~q\))) # (!\data_i|oRD[19]~620_combout\ & (\data_i|rMEM[42][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[42][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[43][19]~q\,
	datad => \data_i|oRD[19]~620_combout\,
	combout => \data_i|oRD[19]~621_combout\);

-- Location: LCCOMB_X20_Y11_N8
\data_i|rMEM[46][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[46][19]~feeder_combout\);

-- Location: FF_X20_Y11_N9
\data_i|rMEM[46][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][19]~q\);

-- Location: FF_X19_Y12_N17
\data_i|rMEM[47][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][19]~q\);

-- Location: FF_X19_Y12_N3
\data_i|rMEM[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][19]~q\);

-- Location: LCCOMB_X19_Y10_N10
\data_i|rMEM[15][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[15][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[15][19]~feeder_combout\);

-- Location: FF_X19_Y10_N11
\data_i|rMEM[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[15][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][19]~q\);

-- Location: LCCOMB_X19_Y12_N2
\data_i|oRD[19]~627\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~627_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[15][19]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|rMEM[14][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[14][19]~q\,
	datad => \data_i|rMEM[15][19]~q\,
	combout => \data_i|oRD[19]~627_combout\);

-- Location: LCCOMB_X19_Y12_N16
\data_i|oRD[19]~628\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~628_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~627_combout\ & ((\data_i|rMEM[47][19]~q\))) # (!\data_i|oRD[19]~627_combout\ & (\data_i|rMEM[46][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[46][19]~q\,
	datac => \data_i|rMEM[47][19]~q\,
	datad => \data_i|oRD[19]~627_combout\,
	combout => \data_i|oRD[19]~628_combout\);

-- Location: LCCOMB_X26_Y10_N4
\data_i|rMEM[44][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[44][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[44][19]~feeder_combout\);

-- Location: FF_X26_Y10_N5
\data_i|rMEM[44][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[44][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][19]~q\);

-- Location: FF_X32_Y10_N3
\data_i|rMEM[45][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][19]~q\);

-- Location: FF_X32_Y10_N29
\data_i|rMEM[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][19]~q\);

-- Location: LCCOMB_X32_Y7_N26
\data_i|rMEM[13][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[13][19]~feeder_combout\);

-- Location: FF_X32_Y7_N27
\data_i|rMEM[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][19]~q\);

-- Location: LCCOMB_X32_Y10_N28
\data_i|oRD[19]~622\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~622_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[13][19]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|rMEM[12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[12][19]~q\,
	datad => \data_i|rMEM[13][19]~q\,
	combout => \data_i|oRD[19]~622_combout\);

-- Location: LCCOMB_X32_Y10_N2
\data_i|oRD[19]~623\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~623_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~622_combout\ & ((\data_i|rMEM[45][19]~q\))) # (!\data_i|oRD[19]~622_combout\ & (\data_i|rMEM[44][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][19]~q\,
	datac => \data_i|rMEM[45][19]~q\,
	datad => \data_i|oRD[19]~622_combout\,
	combout => \data_i|oRD[19]~623_combout\);

-- Location: FF_X31_Y5_N5
\data_i|rMEM[40][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][19]~q\);

-- Location: FF_X30_Y5_N25
\data_i|rMEM[41][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][19]~q\);

-- Location: FF_X31_Y7_N21
\data_i|rMEM[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][19]~q\);

-- Location: LCCOMB_X32_Y7_N4
\data_i|rMEM[9][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[9][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[9][19]~feeder_combout\);

-- Location: FF_X32_Y7_N5
\data_i|rMEM[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[9][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][19]~q\);

-- Location: LCCOMB_X31_Y7_N20
\data_i|oRD[19]~624\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~624_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[9][19]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|rMEM[8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[8][19]~q\,
	datad => \data_i|rMEM[9][19]~q\,
	combout => \data_i|oRD[19]~624_combout\);

-- Location: LCCOMB_X30_Y5_N24
\data_i|oRD[19]~625\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~625_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~624_combout\ & ((\data_i|rMEM[41][19]~q\))) # (!\data_i|oRD[19]~624_combout\ & (\data_i|rMEM[40][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[41][19]~q\,
	datad => \data_i|oRD[19]~624_combout\,
	combout => \data_i|oRD[19]~625_combout\);

-- Location: LCCOMB_X19_Y9_N2
\data_i|oRD[19]~626\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~626_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[19]~623_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[19]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[19]~623_combout\,
	datad => \data_i|oRD[19]~625_combout\,
	combout => \data_i|oRD[19]~626_combout\);

-- Location: LCCOMB_X19_Y9_N28
\data_i|oRD[19]~629\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~629_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[19]~626_combout\ & ((\data_i|oRD[19]~628_combout\))) # (!\data_i|oRD[19]~626_combout\ & (\data_i|oRD[19]~621_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[19]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[19]~621_combout\,
	datac => \data_i|oRD[19]~628_combout\,
	datad => \data_i|oRD[19]~626_combout\,
	combout => \data_i|oRD[19]~629_combout\);

-- Location: LCCOMB_X19_Y9_N8
\data_i|oRD[19]~640\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~640_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(5))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[19]~629_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[19]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[19]~639_combout\,
	datad => \data_i|oRD[19]~629_combout\,
	combout => \data_i|oRD[19]~640_combout\);

-- Location: FF_X25_Y7_N9
\data_i|rMEM[55][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][19]~q\);

-- Location: LCCOMB_X27_Y6_N6
\data_i|rMEM[23][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[23][19]~feeder_combout\);

-- Location: FF_X27_Y6_N7
\data_i|rMEM[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][19]~q\);

-- Location: FF_X21_Y6_N1
\data_i|rMEM[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][19]~q\);

-- Location: LCCOMB_X21_Y6_N0
\data_i|oRD[19]~617\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~617_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][19]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][19]~q\,
	datac => \data_i|rMEM[19][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[19]~617_combout\);

-- Location: FF_X27_Y9_N13
\data_i|rMEM[51][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][19]~q\);

-- Location: LCCOMB_X24_Y7_N12
\data_i|oRD[19]~618\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~618_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~617_combout\ & (\data_i|rMEM[55][19]~q\)) # (!\data_i|oRD[19]~617_combout\ & ((\data_i|rMEM[51][19]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[55][19]~q\,
	datac => \data_i|oRD[19]~617_combout\,
	datad => \data_i|rMEM[51][19]~q\,
	combout => \data_i|oRD[19]~618_combout\);

-- Location: FF_X24_Y8_N31
\data_i|rMEM[54][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][19]~q\);

-- Location: FF_X20_Y9_N21
\data_i|rMEM[50][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][19]~q\);

-- Location: FF_X26_Y6_N7
\data_i|rMEM[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][19]~q\);

-- Location: FF_X21_Y6_N7
\data_i|rMEM[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][19]~q\);

-- Location: LCCOMB_X21_Y6_N6
\data_i|oRD[19]~610\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~610_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[22][19]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[18][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[22][19]~q\,
	datac => \data_i|rMEM[18][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[19]~610_combout\);

-- Location: LCCOMB_X20_Y9_N20
\data_i|oRD[19]~611\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~611_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~610_combout\ & (\data_i|rMEM[54][19]~q\)) # (!\data_i|oRD[19]~610_combout\ & ((\data_i|rMEM[50][19]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[50][19]~q\,
	datad => \data_i|oRD[19]~610_combout\,
	combout => \data_i|oRD[19]~611_combout\);

-- Location: FF_X24_Y9_N19
\data_i|rMEM[48][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][19]~q\);

-- Location: FF_X24_Y9_N9
\data_i|rMEM[52][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][19]~q\);

-- Location: FF_X32_Y9_N13
\data_i|rMEM[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][19]~q\);

-- Location: LCCOMB_X31_Y6_N10
\data_i|rMEM[20][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[20][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[20][19]~feeder_combout\);

-- Location: FF_X31_Y6_N11
\data_i|rMEM[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[20][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][19]~q\);

-- Location: LCCOMB_X32_Y9_N12
\data_i|oRD[19]~614\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~614_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|rMEM[20][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[16][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[16][19]~q\,
	datad => \data_i|rMEM[20][19]~q\,
	combout => \data_i|oRD[19]~614_combout\);

-- Location: LCCOMB_X24_Y9_N8
\data_i|oRD[19]~615\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~615_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~614_combout\ & ((\data_i|rMEM[52][19]~q\))) # (!\data_i|oRD[19]~614_combout\ & (\data_i|rMEM[48][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[48][19]~q\,
	datac => \data_i|rMEM[52][19]~q\,
	datad => \data_i|oRD[19]~614_combout\,
	combout => \data_i|oRD[19]~615_combout\);

-- Location: LCCOMB_X27_Y13_N16
\data_i|rMEM[49][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[49][19]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(19),
	combout => \data_i|rMEM[49][19]~feeder_combout\);

-- Location: FF_X27_Y13_N17
\data_i|rMEM[49][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[49][19]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][19]~q\);

-- Location: FF_X24_Y13_N7
\data_i|rMEM[53][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][19]~q\);

-- Location: FF_X20_Y10_N13
\data_i|rMEM[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][19]~q\);

-- Location: FF_X20_Y10_N11
\data_i|rMEM[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(19),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][19]~q\);

-- Location: LCCOMB_X20_Y10_N10
\data_i|oRD[19]~612\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~612_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][19]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][19]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][19]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[19]~612_combout\);

-- Location: LCCOMB_X24_Y13_N6
\data_i|oRD[19]~613\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~613_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[19]~612_combout\ & ((\data_i|rMEM[53][19]~q\))) # (!\data_i|oRD[19]~612_combout\ & (\data_i|rMEM[49][19]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[19]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][19]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[53][19]~q\,
	datad => \data_i|oRD[19]~612_combout\,
	combout => \data_i|oRD[19]~613_combout\);

-- Location: LCCOMB_X24_Y9_N6
\data_i|oRD[19]~616\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~616_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[19]~613_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[19]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[19]~615_combout\,
	datad => \data_i|oRD[19]~613_combout\,
	combout => \data_i|oRD[19]~616_combout\);

-- Location: LCCOMB_X20_Y9_N22
\data_i|oRD[19]~619\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~619_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[19]~616_combout\ & (\data_i|oRD[19]~618_combout\)) # (!\data_i|oRD[19]~616_combout\ & ((\data_i|oRD[19]~611_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[19]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[19]~618_combout\,
	datac => \data_i|oRD[19]~611_combout\,
	datad => \data_i|oRD[19]~616_combout\,
	combout => \data_i|oRD[19]~619_combout\);

-- Location: LCCOMB_X19_Y9_N10
\data_i|oRD[19]~651\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~651_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[19]~640_combout\ & (\data_i|oRD[19]~650_combout\)) # (!\data_i|oRD[19]~640_combout\ & ((\data_i|oRD[19]~619_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[19]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|oRD[19]~650_combout\,
	datac => \data_i|oRD[19]~640_combout\,
	datad => \data_i|oRD[19]~619_combout\,
	combout => \data_i|oRD[19]~651_combout\);

-- Location: LCCOMB_X19_Y9_N12
\data_i|oRD[19]~1421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[19]~1421_combout\ = (\cu_mem|Mux22~0_combout\ & (\cu_mem|Mux23~1_combout\ & \data_i|oRD[19]~651_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux22~0_combout\,
	datac => \cu_mem|Mux23~1_combout\,
	datad => \data_i|oRD[19]~651_combout\,
	combout => \data_i|oRD[19]~1421_combout\);

-- Location: FF_X19_Y9_N13
\reg_pipeline|r_d_wb|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[19]~1421_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(19));

-- Location: LCCOMB_X39_Y12_N26
\Add0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~84_combout\ = (\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_d_wb|sREG\(19)))) # (!\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_y_wb|sREG\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(19),
	datad => \reg_pipeline|r_d_wb|sREG\(19),
	combout => \Add0~84_combout\);

-- Location: LCCOMB_X39_Y12_N20
\Add0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~85_combout\ = (\cu_wb|Mux23~10_combout\ & (((\Add0~84_combout\)))) # (!\cu_wb|Mux23~10_combout\ & ((\cu_wb|Mux22~11_combout\ & (\Add0~84_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\Add0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \Add0~84_combout\,
	datad => \Add0~34_combout\,
	combout => \Add0~85_combout\);

-- Location: FF_X43_Y12_N5
\regf_i|r4_i|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~85_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(19));

-- Location: LCCOMB_X43_Y12_N10
\regf_i|Mux43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux43~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(19)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(19) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r4_i|sREG\(19),
	datac => \regf_i|r6_i|sREG\(19),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux43~0_combout\);

-- Location: LCCOMB_X42_Y12_N16
\regf_i|Mux43~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux43~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux43~0_combout\ & ((\regf_i|r7_i|sREG\(19)))) # (!\regf_i|Mux43~0_combout\ & (\regf_i|r5_i|sREG\(19))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|Mux43~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|Mux43~0_combout\,
	datac => \regf_i|r5_i|sREG\(19),
	datad => \regf_i|r7_i|sREG\(19),
	combout => \regf_i|Mux43~1_combout\);

-- Location: LCCOMB_X42_Y14_N2
\regf_i|Mux43~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux43~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(19)) # ((\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|r0_i|sREG\(19) & !\reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r1_i|sREG\(19),
	datac => \regf_i|r0_i|sREG\(19),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux43~2_combout\);

-- Location: LCCOMB_X39_Y14_N14
\regf_i|Mux43~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux43~3_combout\ = (\regf_i|Mux43~2_combout\ & ((\regf_i|r3_i|sREG\(19)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux43~2_combout\ & (((\regf_i|r2_i|sREG\(19) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(19),
	datab => \regf_i|Mux43~2_combout\,
	datac => \regf_i|r2_i|sREG\(19),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux43~3_combout\);

-- Location: LCCOMB_X43_Y9_N20
\regf_i|Mux43~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux43~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux43~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux43~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux43~1_combout\,
	datad => \regf_i|Mux43~3_combout\,
	combout => \regf_i|Mux43~4_combout\);

-- Location: FF_X43_Y9_N21
\reg_pipeline|r_a_alu|sREG[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux43~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(19));

-- Location: LCCOMB_X44_Y6_N30
\alu_i|sSHR_s2[17]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[17]~16_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(19))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datac => \reg_pipeline|r_a_alu|sREG\(17),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[17]~16_combout\);

-- Location: LCCOMB_X44_Y6_N16
\alu_i|sSHR_s2[16]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[16]~17_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(18)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(16),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(18),
	combout => \alu_i|sSHR_s2[16]~17_combout\);

-- Location: LCCOMB_X44_Y6_N26
\alu_i|sSHR_s2[16]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[16]~18_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[17]~16_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[16]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[17]~16_combout\,
	datad => \alu_i|sSHR_s2[16]~17_combout\,
	combout => \alu_i|sSHR_s2[16]~18_combout\);

-- Location: LCCOMB_X36_Y6_N22
\alu_i|sSHR_s3[16]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[16]~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[20]~15_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[16]~18_combout\,
	datad => \alu_i|sSHR_s2[20]~15_combout\,
	combout => \alu_i|sSHR_s3[16]~2_combout\);

-- Location: LCCOMB_X38_Y6_N6
\alu_i|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~5_combout\ = \reg_pipeline|r_a_alu|sREG\(8) $ (\reg_pipeline|r_b_alu|sREG\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(8),
	datad => \reg_pipeline|r_b_alu|sREG\(8),
	combout => \alu_i|Equal0~5_combout\);

-- Location: LCCOMB_X35_Y6_N26
\alu_i|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~3_combout\ = (!\cu_alu|Mux23~9_combout\ & (\alu_i|Add0~16_combout\ & \reg_pipeline|r_y_mem|sREG[24]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Add0~16_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux23~3_combout\);

-- Location: LCCOMB_X37_Y6_N0
\reg_pipeline|r_y_mem|sREG[8]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[8]~81_combout\ = (\cu_alu|Mux25~8_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~36_combout\) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\)))) # (!\cu_alu|Mux25~8_combout\ & (!\cu_alu|Mux22~7_combout\ & 
-- ((\reg_pipeline|r_y_mem|sREG[2]~36_combout\) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux25~8_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[8]~81_combout\);

-- Location: LCCOMB_X35_Y6_N4
\alu_i|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (\alu_i|Equal0~5_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~81_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (((\alu_i|Mux23~3_combout\) # 
-- (!\reg_pipeline|r_y_mem|sREG[8]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	datab => \alu_i|Equal0~5_combout\,
	datac => \alu_i|Mux23~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	combout => \alu_i|Mux23~4_combout\);

-- Location: LCCOMB_X36_Y5_N0
\reg_pipeline|r_y_mem|sREG[2]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~43_combout\ = (\cu_alu|Mux26~5_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(4) & (\cu_alu|Mux27~8_combout\ & !\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux26~5_combout\,
	datad => \cu_alu|Mux23~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~43_combout\);

-- Location: LCCOMB_X35_Y5_N0
\reg_pipeline|r_y_mem|sREG[2]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~45_combout\ = (\cu_alu|Mux27~8_combout\ & (!\cu_alu|Mux23~9_combout\ & ((\cu_alu|Mux26~5_combout\) # (!\reg_pipeline|r_b_alu|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux23~9_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~45_combout\);

-- Location: LCCOMB_X44_Y8_N14
\alu_i|sSHR_s2[12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[12]~3_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(14))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(14),
	datad => \reg_pipeline|r_a_alu|sREG\(12),
	combout => \alu_i|sSHR_s2[12]~3_combout\);

-- Location: LCCOMB_X44_Y8_N12
\alu_i|sSHR_s2[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[13]~2_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(15))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(15),
	datad => \reg_pipeline|r_a_alu|sREG\(13),
	combout => \alu_i|sSHR_s2[13]~2_combout\);

-- Location: LCCOMB_X44_Y8_N4
\alu_i|sSHR_s2[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[12]~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[13]~2_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHR_s2[12]~3_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHR_s2[13]~2_combout\,
	combout => \alu_i|sSHR_s2[12]~4_combout\);

-- Location: LCCOMB_X43_Y8_N22
\alu_i|sSHR_s2[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[8]~6_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(10))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(10),
	datac => \reg_pipeline|r_a_alu|sREG\(8),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[8]~6_combout\);

-- Location: LCCOMB_X43_Y8_N20
\alu_i|sSHR_s2[9]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[9]~5_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(11))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(11),
	datad => \reg_pipeline|r_a_alu|sREG\(9),
	combout => \alu_i|sSHR_s2[9]~5_combout\);

-- Location: LCCOMB_X43_Y8_N16
\alu_i|sSHR_s2[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[8]~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[9]~5_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[8]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[8]~6_combout\,
	datad => \alu_i|sSHR_s2[9]~5_combout\,
	combout => \alu_i|sSHR_s2[8]~7_combout\);

-- Location: LCCOMB_X36_Y6_N20
\alu_i|sSHR_s3[8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[8]~0_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[12]~4_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[12]~4_combout\,
	datad => \alu_i|sSHR_s2[8]~7_combout\,
	combout => \alu_i|sSHR_s3[8]~0_combout\);

-- Location: LCCOMB_X35_Y5_N22
\reg_pipeline|r_y_mem|sREG[2]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~46_combout\ = (\cu_alu|Mux27~8_combout\ & (((!\cu_alu|Mux23~9_combout\ & !\reg_pipeline|r_b_alu|sREG\(4))) # (!\cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux27~8_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~46_combout\);

-- Location: LCCOMB_X35_Y6_N12
\alu_i|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & ((\alu_i|sSHR_s3[8]~0_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\alu_i|sSRA_s4[24]~9_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[24]~9_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	datac => \alu_i|sSHR_s3[8]~0_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	combout => \alu_i|Mux23~0_combout\);

-- Location: LCCOMB_X35_Y6_N2
\alu_i|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux23~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux23~0_combout\ & ((\alu_i|sSHR_s4[24]~16_combout\))) # (!\alu_i|Mux23~0_combout\ & 
-- (\alu_i|sSHL_s4[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[8]~11_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datac => \alu_i|sSHR_s4[24]~16_combout\,
	datad => \alu_i|Mux23~0_combout\,
	combout => \alu_i|Mux23~1_combout\);

-- Location: LCCOMB_X35_Y6_N0
\alu_i|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~2_combout\ = (!\reg_pipeline|r_y_mem|sREG[2]~80_combout\ & \alu_i|Mux23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	datad => \alu_i|Mux23~1_combout\,
	combout => \alu_i|Mux23~2_combout\);

-- Location: LCCOMB_X35_Y6_N10
\alu_i|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux23~4_combout\ & ((\alu_i|Mux23~2_combout\))) # (!\alu_i|Mux23~4_combout\ & (\alu_i|sSHR_s3[16]~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|sSHR_s3[16]~2_combout\,
	datac => \alu_i|Mux23~4_combout\,
	datad => \alu_i|Mux23~2_combout\,
	combout => \alu_i|Mux23~5_combout\);

-- Location: LCCOMB_X35_Y6_N24
\alu_i|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~8_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~16_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux23~7_combout\,
	datab => \alu_i|Add1~16_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datad => \alu_i|Mux23~5_combout\,
	combout => \alu_i|Mux23~8_combout\);

-- Location: LCCOMB_X35_Y6_N28
\alu_i|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux23~12_combout\ = (\alu_i|Mux23~8_combout\) # ((\cu_alu|Mux24~8_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~41_combout\ & \alu_i|Mux23~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datac => \alu_i|Mux23~11_combout\,
	datad => \alu_i|Mux23~8_combout\,
	combout => \alu_i|Mux23~12_combout\);

-- Location: FF_X35_Y6_N29
\reg_pipeline|r_y_mem|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux23~12_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(8));

-- Location: FF_X46_Y13_N29
\reg_pipeline|r_y_wb|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(8),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(8));

-- Location: LCCOMB_X46_Y13_N28
\Add0~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~106_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(8))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(8),
	datad => \Add0~12_combout\,
	combout => \Add0~106_combout\);

-- Location: LCCOMB_X41_Y13_N24
\Add0~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~107_combout\ = (\Add0~106_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(8),
	datad => \Add0~106_combout\,
	combout => \Add0~107_combout\);

-- Location: FF_X41_Y14_N23
\regf_i|r2_i|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~107_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(8));

-- Location: LCCOMB_X44_Y14_N12
\regf_i|Mux86~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux86~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(8)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(8),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r1_i|sREG\(8),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux86~2_combout\);

-- Location: LCCOMB_X41_Y14_N28
\regf_i|Mux86~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux86~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux86~2_combout\ & ((\regf_i|r3_i|sREG\(8)))) # (!\regf_i|Mux86~2_combout\ & (\regf_i|r2_i|sREG\(8))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux86~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(8),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r3_i|sREG\(8),
	datad => \regf_i|Mux86~2_combout\,
	combout => \regf_i|Mux86~3_combout\);

-- Location: LCCOMB_X37_Y10_N8
\s_i_b_alu[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[8]~20_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux86~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux86~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \cu_rf|Mux22~8_combout\,
	datac => \regf_i|Mux86~3_combout\,
	datad => \regf_i|Mux86~1_combout\,
	combout => \s_i_b_alu[8]~20_combout\);

-- Location: FF_X37_Y10_N9
\reg_pipeline|r_b_alu|sREG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[8]~20_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(8));

-- Location: LCCOMB_X41_Y10_N18
\alu_i|Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~18_combout\ = (\reg_pipeline|r_b_alu|sREG\(9) & ((\reg_pipeline|r_a_alu|sREG\(9) & (!\alu_i|Add1~17\)) # (!\reg_pipeline|r_a_alu|sREG\(9) & ((\alu_i|Add1~17\) # (GND))))) # (!\reg_pipeline|r_b_alu|sREG\(9) & ((\reg_pipeline|r_a_alu|sREG\(9) & 
-- (\alu_i|Add1~17\ & VCC)) # (!\reg_pipeline|r_a_alu|sREG\(9) & (!\alu_i|Add1~17\))))
-- \alu_i|Add1~19\ = CARRY((\reg_pipeline|r_b_alu|sREG\(9) & ((!\alu_i|Add1~17\) # (!\reg_pipeline|r_a_alu|sREG\(9)))) # (!\reg_pipeline|r_b_alu|sREG\(9) & (!\reg_pipeline|r_a_alu|sREG\(9) & !\alu_i|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(9),
	datab => \reg_pipeline|r_a_alu|sREG\(9),
	datad => VCC,
	cin => \alu_i|Add1~17\,
	combout => \alu_i|Add1~18_combout\,
	cout => \alu_i|Add1~19\);

-- Location: LCCOMB_X43_Y5_N0
\alu_i|sSRA_s4[25]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[25]~10_combout\ = (\reg_pipeline|r_b_alu|sREG\(3)) # ((\alu_i|sSHR_s3[25]~4_combout\) # ((\reg_pipeline|r_b_alu|sREG\(2) & !\alu_i|sSRA_s4[29]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHR_s3[25]~4_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSRA_s4[29]~2_combout\,
	combout => \alu_i|sSRA_s4[25]~10_combout\);

-- Location: LCCOMB_X44_Y8_N22
\alu_i|sSHR_s2[14]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[14]~21_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(16)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(14),
	datac => \reg_pipeline|r_a_alu|sREG\(16),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s2[14]~21_combout\);

-- Location: LCCOMB_X44_Y8_N8
\alu_i|sSHR_s2[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[13]~22_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[14]~21_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[14]~21_combout\,
	datad => \alu_i|sSHR_s2[13]~2_combout\,
	combout => \alu_i|sSHR_s2[13]~22_combout\);

-- Location: LCCOMB_X44_Y8_N26
\alu_i|sSHR_s2[10]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[10]~23_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(12)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(10),
	datad => \reg_pipeline|r_a_alu|sREG\(12),
	combout => \alu_i|sSHR_s2[10]~23_combout\);

-- Location: LCCOMB_X44_Y8_N16
\alu_i|sSHR_s2[9]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[9]~24_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[10]~23_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[9]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[10]~23_combout\,
	datad => \alu_i|sSHR_s2[9]~5_combout\,
	combout => \alu_i|sSHR_s2[9]~24_combout\);

-- Location: LCCOMB_X43_Y5_N22
\alu_i|sSHR_s3[9]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[9]~3_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[13]~22_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[9]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[13]~22_combout\,
	datad => \alu_i|sSHR_s2[9]~24_combout\,
	combout => \alu_i|sSHR_s3[9]~3_combout\);

-- Location: LCCOMB_X35_Y5_N12
\alu_i|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (((\alu_i|sSHR_s3[9]~3_combout\ & \reg_pipeline|r_y_mem|sREG[2]~45_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & ((\alu_i|sSRA_s4[25]~10_combout\) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[25]~10_combout\,
	datab => \alu_i|sSHR_s3[9]~3_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	combout => \alu_i|Mux22~0_combout\);

-- Location: LCCOMB_X35_Y5_N10
\alu_i|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux22~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux22~0_combout\ & (\alu_i|sSHL_s4[9]~12_combout\)) # (!\alu_i|Mux22~0_combout\ & 
-- ((\alu_i|sSHR_s4[25]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[9]~12_combout\,
	datab => \alu_i|sSHR_s4[25]~17_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datad => \alu_i|Mux22~0_combout\,
	combout => \alu_i|Mux22~1_combout\);

-- Location: LCCOMB_X35_Y5_N24
\alu_i|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~80_combout\) # (\alu_i|Mux22~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	datad => \alu_i|Mux22~1_combout\,
	combout => \alu_i|Mux22~2_combout\);

-- Location: LCCOMB_X37_Y6_N16
\alu_i|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~6_combout\ = \reg_pipeline|r_b_alu|sREG\(9) $ (\reg_pipeline|r_a_alu|sREG\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(9),
	datad => \reg_pipeline|r_a_alu|sREG\(9),
	combout => \alu_i|Equal0~6_combout\);

-- Location: LCCOMB_X34_Y6_N8
\alu_i|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~3_combout\ = (\cu_alu|Mux23~9_combout\ & (((\reg_pipeline|r_y_mem|sREG[24]~38_combout\) # (!\cu_alu|Mux27~8_combout\)))) # (!\cu_alu|Mux23~9_combout\ & ((\alu_i|Add0~18_combout\) # ((!\reg_pipeline|r_y_mem|sREG[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \alu_i|Add0~18_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux22~3_combout\);

-- Location: LCCOMB_X34_Y6_N10
\alu_i|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~81_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (\alu_i|Equal0~6_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & ((\alu_i|Mux22~3_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[8]~81_combout\ & (((\reg_pipeline|r_y_mem|sREG[8]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~6_combout\,
	datab => \alu_i|Mux22~3_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	combout => \alu_i|Mux22~4_combout\);

-- Location: LCCOMB_X34_Y6_N16
\alu_i|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux22~4_combout\ & (\alu_i|sSHR_s3[17]~5_combout\)) # (!\alu_i|Mux22~4_combout\ & ((\alu_i|Mux22~2_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|sSHR_s3[17]~5_combout\,
	datac => \alu_i|Mux22~2_combout\,
	datad => \alu_i|Mux22~4_combout\,
	combout => \alu_i|Mux22~5_combout\);

-- Location: LCCOMB_X34_Y6_N2
\alu_i|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~6_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~18_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datab => \alu_i|Add1~18_combout\,
	datac => \alu_i|Mux23~7_combout\,
	datad => \alu_i|Mux22~5_combout\,
	combout => \alu_i|Mux22~6_combout\);

-- Location: LCCOMB_X34_Y6_N18
\alu_i|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux22~10_combout\ = (\alu_i|Mux22~6_combout\) # ((\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux22~9_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux22~9_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datad => \alu_i|Mux22~6_combout\,
	combout => \alu_i|Mux22~10_combout\);

-- Location: FF_X34_Y6_N19
\reg_pipeline|r_y_mem|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux22~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(9));

-- Location: LCCOMB_X44_Y11_N24
\reg_pipeline|r_y_wb|sREG[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_wb|sREG[9]~feeder_combout\ = \reg_pipeline|r_y_mem|sREG\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_y_mem|sREG\(9),
	combout => \reg_pipeline|r_y_wb|sREG[9]~feeder_combout\);

-- Location: FF_X44_Y11_N25
\reg_pipeline|r_y_wb|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_y_wb|sREG[9]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(9));

-- Location: LCCOMB_X43_Y11_N18
\Add0~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~104_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\reg_pipeline|r_y_wb|sREG\(9)))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \Add0~14_combout\,
	datad => \reg_pipeline|r_y_wb|sREG\(9),
	combout => \Add0~104_combout\);

-- Location: LCCOMB_X43_Y11_N24
\Add0~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~105_combout\ = (\Add0~104_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(9),
	datad => \Add0~104_combout\,
	combout => \Add0~105_combout\);

-- Location: FF_X43_Y13_N1
\regf_i|r5_i|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~105_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(9));

-- Location: LCCOMB_X42_Y13_N18
\regf_i|Mux85~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux85~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(9)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(9) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(9),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r4_i|sREG\(9),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux85~0_combout\);

-- Location: LCCOMB_X43_Y13_N30
\regf_i|Mux85~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux85~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux85~0_combout\ & ((\regf_i|r7_i|sREG\(9)))) # (!\regf_i|Mux85~0_combout\ & (\regf_i|r5_i|sREG\(9))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r5_i|sREG\(9),
	datac => \regf_i|r7_i|sREG\(9),
	datad => \regf_i|Mux85~0_combout\,
	combout => \regf_i|Mux85~1_combout\);

-- Location: LCCOMB_X39_Y10_N16
\s_i_b_alu[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[9]~19_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux85~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux85~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux85~1_combout\,
	datad => \regf_i|Mux85~3_combout\,
	combout => \s_i_b_alu[9]~19_combout\);

-- Location: FF_X39_Y10_N17
\reg_pipeline|r_b_alu|sREG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[9]~19_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(9));

-- Location: LCCOMB_X41_Y10_N20
\alu_i|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~20_combout\ = ((\reg_pipeline|r_b_alu|sREG\(10) $ (\reg_pipeline|r_a_alu|sREG\(10) $ (\alu_i|Add1~19\)))) # (GND)
-- \alu_i|Add1~21\ = CARRY((\reg_pipeline|r_b_alu|sREG\(10) & (\reg_pipeline|r_a_alu|sREG\(10) & !\alu_i|Add1~19\)) # (!\reg_pipeline|r_b_alu|sREG\(10) & ((\reg_pipeline|r_a_alu|sREG\(10)) # (!\alu_i|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(10),
	datab => \reg_pipeline|r_a_alu|sREG\(10),
	datad => VCC,
	cin => \alu_i|Add1~19\,
	combout => \alu_i|Add1~20_combout\,
	cout => \alu_i|Add1~21\);

-- Location: LCCOMB_X44_Y8_N28
\alu_i|sSHR_s2[11]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[11]~42_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(13)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(11),
	datad => \reg_pipeline|r_a_alu|sREG\(13),
	combout => \alu_i|sSHR_s2[11]~42_combout\);

-- Location: LCCOMB_X44_Y8_N10
\alu_i|sSHR_s2[10]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[10]~43_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[11]~42_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[10]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[10]~23_combout\,
	datad => \alu_i|sSHR_s2[11]~42_combout\,
	combout => \alu_i|sSHR_s2[10]~43_combout\);

-- Location: LCCOMB_X44_Y6_N10
\alu_i|sSHR_s2[15]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[15]~40_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(17))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(17),
	datad => \reg_pipeline|r_a_alu|sREG\(15),
	combout => \alu_i|sSHR_s2[15]~40_combout\);

-- Location: LCCOMB_X44_Y8_N2
\alu_i|sSHR_s2[14]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[14]~41_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[15]~40_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[14]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[14]~21_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHR_s2[15]~40_combout\,
	combout => \alu_i|sSHR_s2[14]~41_combout\);

-- Location: LCCOMB_X39_Y8_N8
\alu_i|sSHR_s3[10]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[10]~8_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[14]~41_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[10]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[10]~43_combout\,
	datad => \alu_i|sSHR_s2[14]~41_combout\,
	combout => \alu_i|sSHR_s3[10]~8_combout\);

-- Location: LCCOMB_X35_Y5_N6
\alu_i|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & (\alu_i|sSHR_s3[10]~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (((\alu_i|sSRA_s4[26]~11_combout\)) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	datac => \alu_i|sSHR_s3[10]~8_combout\,
	datad => \alu_i|sSRA_s4[26]~11_combout\,
	combout => \alu_i|Mux21~0_combout\);

-- Location: LCCOMB_X34_Y5_N22
\alu_i|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux21~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux21~0_combout\ & (\alu_i|sSHL_s4[10]~13_combout\)) # (!\alu_i|Mux21~0_combout\ & 
-- ((\alu_i|sSHR_s4[26]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[10]~13_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datac => \alu_i|sSHR_s4[26]~18_combout\,
	datad => \alu_i|Mux21~0_combout\,
	combout => \alu_i|Mux21~1_combout\);

-- Location: LCCOMB_X34_Y5_N4
\alu_i|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~2_combout\ = (\alu_i|Mux21~1_combout\) # (\reg_pipeline|r_y_mem|sREG[2]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_i|Mux21~1_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	combout => \alu_i|Mux21~2_combout\);

-- Location: LCCOMB_X38_Y5_N4
\alu_i|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~7_combout\ = \reg_pipeline|r_a_alu|sREG\(10) $ (\reg_pipeline|r_b_alu|sREG\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(10),
	datad => \reg_pipeline|r_b_alu|sREG\(10),
	combout => \alu_i|Equal0~7_combout\);

-- Location: LCCOMB_X38_Y5_N30
\alu_i|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~3_combout\ = (\cu_alu|Mux23~9_combout\ & ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\) # ((!\cu_alu|Mux27~8_combout\)))) # (!\cu_alu|Mux23~9_combout\ & (((\alu_i|Add0~20_combout\)) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \alu_i|Add0~20_combout\,
	datad => \cu_alu|Mux27~8_combout\,
	combout => \alu_i|Mux21~3_combout\);

-- Location: LCCOMB_X38_Y5_N16
\alu_i|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & ((\alu_i|Equal0~7_combout\) # ((!\reg_pipeline|r_y_mem|sREG[8]~81_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (((\alu_i|Mux21~3_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[8]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	datab => \alu_i|Equal0~7_combout\,
	datac => \alu_i|Mux21~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	combout => \alu_i|Mux21~4_combout\);

-- Location: LCCOMB_X34_Y5_N10
\alu_i|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux21~4_combout\ & (\alu_i|sSHR_s3[18]~7_combout\)) # (!\alu_i|Mux21~4_combout\ & ((\alu_i|Mux21~2_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|sSHR_s3[18]~7_combout\,
	datac => \alu_i|Mux21~2_combout\,
	datad => \alu_i|Mux21~4_combout\,
	combout => \alu_i|Mux21~5_combout\);

-- Location: LCCOMB_X34_Y5_N24
\alu_i|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~6_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~20_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datab => \alu_i|Add1~20_combout\,
	datac => \alu_i|Mux23~7_combout\,
	datad => \alu_i|Mux21~5_combout\,
	combout => \alu_i|Mux21~6_combout\);

-- Location: LCCOMB_X34_Y5_N28
\alu_i|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux21~10_combout\ = (\alu_i|Mux21~6_combout\) # ((\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux21~9_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux21~9_combout\,
	datad => \alu_i|Mux21~6_combout\,
	combout => \alu_i|Mux21~10_combout\);

-- Location: FF_X34_Y5_N29
\reg_pipeline|r_y_mem|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux21~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(10));

-- Location: FF_X39_Y12_N25
\reg_pipeline|r_y_wb|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(10),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(10));

-- Location: LCCOMB_X39_Y12_N24
\Add0~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~102_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(10))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(10),
	datad => \Add0~16_combout\,
	combout => \Add0~102_combout\);

-- Location: LCCOMB_X39_Y12_N2
\Add0~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~103_combout\ = (\Add0~102_combout\) # ((\reg_pipeline|r_d_wb|sREG\(10) & \cu_wb|Mux22~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_d_wb|sREG\(10),
	datac => \cu_wb|Mux22~11_combout\,
	datad => \Add0~102_combout\,
	combout => \Add0~103_combout\);

-- Location: FF_X43_Y14_N11
\regf_i|r2_i|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~103_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(10));

-- Location: LCCOMB_X44_Y14_N20
\regf_i|Mux84~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux84~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(10)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(10),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r1_i|sREG\(10),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux84~2_combout\);

-- Location: LCCOMB_X43_Y14_N28
\regf_i|Mux84~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux84~3_combout\ = (\regf_i|Mux84~2_combout\ & (((\regf_i|r3_i|sREG\(10)) # (!\sRA2[1]~0_combout\)))) # (!\regf_i|Mux84~2_combout\ & (\regf_i|r2_i|sREG\(10) & ((\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(10),
	datab => \regf_i|r3_i|sREG\(10),
	datac => \regf_i|Mux84~2_combout\,
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux84~3_combout\);

-- Location: LCCOMB_X39_Y10_N14
\s_i_b_alu[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[10]~18_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux84~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux84~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux84~3_combout\,
	datad => \regf_i|Mux84~1_combout\,
	combout => \s_i_b_alu[10]~18_combout\);

-- Location: FF_X39_Y10_N15
\reg_pipeline|r_b_alu|sREG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[10]~18_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(10));

-- Location: LCCOMB_X41_Y10_N22
\alu_i|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~22_combout\ = (\reg_pipeline|r_a_alu|sREG\(11) & ((\reg_pipeline|r_b_alu|sREG\(11) & (!\alu_i|Add1~21\)) # (!\reg_pipeline|r_b_alu|sREG\(11) & (\alu_i|Add1~21\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(11) & ((\reg_pipeline|r_b_alu|sREG\(11) & 
-- ((\alu_i|Add1~21\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(11) & (!\alu_i|Add1~21\))))
-- \alu_i|Add1~23\ = CARRY((\reg_pipeline|r_a_alu|sREG\(11) & (\reg_pipeline|r_b_alu|sREG\(11) & !\alu_i|Add1~21\)) # (!\reg_pipeline|r_a_alu|sREG\(11) & ((\reg_pipeline|r_b_alu|sREG\(11)) # (!\alu_i|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(11),
	datab => \reg_pipeline|r_b_alu|sREG\(11),
	datad => VCC,
	cin => \alu_i|Add1~21\,
	combout => \alu_i|Add1~22_combout\,
	cout => \alu_i|Add1~23\);

-- Location: LCCOMB_X39_Y5_N6
\alu_i|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~8_combout\ = \reg_pipeline|r_b_alu|sREG\(11) $ (\reg_pipeline|r_a_alu|sREG\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(11),
	datad => \reg_pipeline|r_a_alu|sREG\(11),
	combout => \alu_i|Equal0~8_combout\);

-- Location: LCCOMB_X35_Y6_N8
\alu_i|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~3_combout\ = (\cu_alu|Mux23~9_combout\ & (\cu_alu|Mux27~8_combout\ & ((!\reg_pipeline|r_y_mem|sREG[24]~38_combout\)))) # (!\cu_alu|Mux23~9_combout\ & (((!\alu_i|Add0~22_combout\ & \reg_pipeline|r_y_mem|sREG[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Add0~22_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux20~3_combout\);

-- Location: LCCOMB_X35_Y6_N14
\alu_i|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & ((\alu_i|Equal0~8_combout\) # ((!\reg_pipeline|r_y_mem|sREG[8]~81_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (((!\alu_i|Mux20~3_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[8]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~8_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	datac => \alu_i|Mux20~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	combout => \alu_i|Mux20~4_combout\);

-- Location: LCCOMB_X36_Y7_N30
\alu_i|sSRA_s4[27]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[27]~12_combout\ = (\reg_pipeline|r_b_alu|sREG\(3)) # ((\alu_i|sSHR_s3[27]~10_combout\) # ((\reg_pipeline|r_a_alu|sREG\(31) & \reg_pipeline|r_b_alu|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s3[27]~10_combout\,
	combout => \alu_i|sSRA_s4[27]~12_combout\);

-- Location: LCCOMB_X44_Y8_N30
\alu_i|sSHR_s2[11]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[11]~50_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[12]~3_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[11]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \alu_i|sSHR_s2[12]~3_combout\,
	datad => \alu_i|sSHR_s2[11]~42_combout\,
	combout => \alu_i|sSHR_s2[11]~50_combout\);

-- Location: LCCOMB_X44_Y6_N12
\alu_i|sSHR_s2[15]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[15]~49_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[16]~17_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[15]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[15]~40_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHR_s2[16]~17_combout\,
	combout => \alu_i|sSHR_s2[15]~49_combout\);

-- Location: LCCOMB_X44_Y6_N22
\alu_i|sSHR_s3[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[11]~11_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[15]~49_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[11]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[11]~50_combout\,
	datad => \alu_i|sSHR_s2[15]~49_combout\,
	combout => \alu_i|sSHR_s3[11]~11_combout\);

-- Location: LCCOMB_X35_Y6_N30
\alu_i|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & ((\alu_i|sSHR_s3[11]~11_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\alu_i|sSRA_s4[27]~12_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[27]~12_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	datac => \alu_i|sSHR_s3[11]~11_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	combout => \alu_i|Mux20~0_combout\);

-- Location: LCCOMB_X35_Y6_N20
\alu_i|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~1_combout\ = (\alu_i|Mux20~0_combout\ & (((\alu_i|sSHL_s4[11]~14_combout\) # (\reg_pipeline|r_y_mem|sREG[2]~43_combout\)))) # (!\alu_i|Mux20~0_combout\ & (\alu_i|sSHR_s4[27]~19_combout\ & ((!\reg_pipeline|r_y_mem|sREG[2]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[27]~19_combout\,
	datab => \alu_i|sSHL_s4[11]~14_combout\,
	datac => \alu_i|Mux20~0_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	combout => \alu_i|Mux20~1_combout\);

-- Location: LCCOMB_X35_Y6_N18
\alu_i|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~80_combout\) # (\alu_i|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	datad => \alu_i|Mux20~1_combout\,
	combout => \alu_i|Mux20~2_combout\);

-- Location: LCCOMB_X35_Y6_N16
\alu_i|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux20~4_combout\ & (\alu_i|sSHR_s3[19]~9_combout\)) # (!\alu_i|Mux20~4_combout\ & ((\alu_i|Mux20~2_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|sSHR_s3[19]~9_combout\,
	datac => \alu_i|Mux20~4_combout\,
	datad => \alu_i|Mux20~2_combout\,
	combout => \alu_i|Mux20~5_combout\);

-- Location: LCCOMB_X35_Y6_N6
\alu_i|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~6_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~22_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux23~7_combout\,
	datab => \alu_i|Add1~22_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datad => \alu_i|Mux20~5_combout\,
	combout => \alu_i|Mux20~6_combout\);

-- Location: LCCOMB_X35_Y6_N22
\alu_i|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux20~10_combout\ = (\alu_i|Mux20~6_combout\) # ((\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux20~9_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datac => \alu_i|Mux20~9_combout\,
	datad => \alu_i|Mux20~6_combout\,
	combout => \alu_i|Mux20~10_combout\);

-- Location: FF_X35_Y6_N23
\reg_pipeline|r_y_mem|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux20~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(11));

-- Location: FF_X33_Y11_N13
\reg_pipeline|r_y_wb|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(11),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(11));

-- Location: LCCOMB_X33_Y11_N12
\Add0~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~100_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(11))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(11),
	datad => \Add0~18_combout\,
	combout => \Add0~100_combout\);

-- Location: LCCOMB_X33_Y11_N10
\Add0~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~101_combout\ = (\Add0~100_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(11),
	datad => \Add0~100_combout\,
	combout => \Add0~101_combout\);

-- Location: LCCOMB_X43_Y16_N20
\regf_i|r0_i|sREG[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|r0_i|sREG[11]~feeder_combout\ = \Add0~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~101_combout\,
	combout => \regf_i|r0_i|sREG[11]~feeder_combout\);

-- Location: FF_X43_Y16_N21
\regf_i|r0_i|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|r0_i|sREG[11]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(11));

-- Location: LCCOMB_X42_Y16_N8
\regf_i|Mux51~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux51~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|r1_i|sREG\(11)) # (\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r0_i|sREG\(11) & ((!\reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(11),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(11),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux51~2_combout\);

-- Location: LCCOMB_X41_Y13_N4
\regf_i|Mux51~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux51~3_combout\ = (\regf_i|Mux51~2_combout\ & ((\regf_i|r3_i|sREG\(11)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux51~2_combout\ & (((\regf_i|r2_i|sREG\(11) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux51~2_combout\,
	datab => \regf_i|r3_i|sREG\(11),
	datac => \regf_i|r2_i|sREG\(11),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux51~3_combout\);

-- Location: LCCOMB_X42_Y17_N28
\regf_i|Mux51~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux51~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(11)) # ((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r4_i|sREG\(11) & !\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(11),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r4_i|sREG\(11),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux51~0_combout\);

-- Location: LCCOMB_X38_Y13_N30
\regf_i|Mux51~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux51~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux51~0_combout\ & (\regf_i|r7_i|sREG\(11))) # (!\regf_i|Mux51~0_combout\ & ((\regf_i|r5_i|sREG\(11)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(11),
	datac => \regf_i|r5_i|sREG\(11),
	datad => \regf_i|Mux51~0_combout\,
	combout => \regf_i|Mux51~1_combout\);

-- Location: LCCOMB_X44_Y10_N26
\regf_i|Mux51~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux51~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux51~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux51~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux51~3_combout\,
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux51~1_combout\,
	combout => \regf_i|Mux51~4_combout\);

-- Location: FF_X44_Y10_N27
\reg_pipeline|r_a_alu|sREG[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux51~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(11));

-- Location: LCCOMB_X41_Y10_N24
\alu_i|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~24_combout\ = ((\reg_pipeline|r_b_alu|sREG\(12) $ (\reg_pipeline|r_a_alu|sREG\(12) $ (\alu_i|Add1~23\)))) # (GND)
-- \alu_i|Add1~25\ = CARRY((\reg_pipeline|r_b_alu|sREG\(12) & (\reg_pipeline|r_a_alu|sREG\(12) & !\alu_i|Add1~23\)) # (!\reg_pipeline|r_b_alu|sREG\(12) & ((\reg_pipeline|r_a_alu|sREG\(12)) # (!\alu_i|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(12),
	datab => \reg_pipeline|r_a_alu|sREG\(12),
	datad => VCC,
	cin => \alu_i|Add1~23\,
	combout => \alu_i|Add1~24_combout\,
	cout => \alu_i|Add1~25\);

-- Location: LCCOMB_X36_Y6_N18
\alu_i|sSHR_s3[12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[12]~13_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[16]~18_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[12]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[12]~4_combout\,
	datad => \alu_i|sSHR_s2[16]~18_combout\,
	combout => \alu_i|sSHR_s3[12]~13_combout\);

-- Location: LCCOMB_X35_Y5_N4
\alu_i|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (((\alu_i|sSHR_s3[12]~13_combout\ & \reg_pipeline|r_y_mem|sREG[2]~45_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & ((\alu_i|sSRA_s4[28]~13_combout\) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[28]~13_combout\,
	datab => \alu_i|sSHR_s3[12]~13_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	combout => \alu_i|Mux19~0_combout\);

-- Location: LCCOMB_X34_Y5_N26
\alu_i|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux19~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux19~0_combout\ & ((\alu_i|sSHL_s4[12]~16_combout\))) # (!\alu_i|Mux19~0_combout\ & 
-- (\alu_i|sSHR_s4[28]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[28]~20_combout\,
	datab => \alu_i|sSHL_s4[12]~16_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datad => \alu_i|Mux19~0_combout\,
	combout => \alu_i|Mux19~1_combout\);

-- Location: LCCOMB_X34_Y5_N8
\alu_i|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~2_combout\ = (\alu_i|Mux19~1_combout\) # (\reg_pipeline|r_y_mem|sREG[2]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_i|Mux19~1_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	combout => \alu_i|Mux19~2_combout\);

-- Location: LCCOMB_X39_Y5_N22
\alu_i|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~9_combout\ = \reg_pipeline|r_a_alu|sREG\(12) $ (\reg_pipeline|r_b_alu|sREG\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(12),
	datad => \reg_pipeline|r_b_alu|sREG\(12),
	combout => \alu_i|Equal0~9_combout\);

-- Location: LCCOMB_X38_Y5_N8
\alu_i|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~3_combout\ = (\cu_alu|Mux23~9_combout\ & (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux27~8_combout\))) # (!\cu_alu|Mux23~9_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((!\alu_i|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \cu_alu|Mux27~8_combout\,
	datad => \alu_i|Add0~24_combout\,
	combout => \alu_i|Mux19~3_combout\);

-- Location: LCCOMB_X38_Y5_N22
\alu_i|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & ((\alu_i|Equal0~9_combout\) # ((!\reg_pipeline|r_y_mem|sREG[8]~81_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (((!\alu_i|Mux19~3_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[8]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	datab => \alu_i|Equal0~9_combout\,
	datac => \alu_i|Mux19~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	combout => \alu_i|Mux19~4_combout\);

-- Location: LCCOMB_X34_Y5_N18
\alu_i|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux19~4_combout\ & (\alu_i|sSHR_s3[20]~12_combout\)) # (!\alu_i|Mux19~4_combout\ & ((\alu_i|Mux19~2_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|sSHR_s3[20]~12_combout\,
	datac => \alu_i|Mux19~2_combout\,
	datad => \alu_i|Mux19~4_combout\,
	combout => \alu_i|Mux19~5_combout\);

-- Location: LCCOMB_X34_Y5_N20
\alu_i|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~6_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~24_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datab => \alu_i|Add1~24_combout\,
	datac => \alu_i|Mux23~7_combout\,
	datad => \alu_i|Mux19~5_combout\,
	combout => \alu_i|Mux19~6_combout\);

-- Location: LCCOMB_X34_Y5_N14
\alu_i|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux19~10_combout\ = (\alu_i|Mux19~6_combout\) # ((\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux19~9_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux19~9_combout\,
	datad => \alu_i|Mux19~6_combout\,
	combout => \alu_i|Mux19~10_combout\);

-- Location: FF_X34_Y5_N15
\reg_pipeline|r_y_mem|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux19~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(12));

-- Location: FF_X36_Y13_N13
\reg_pipeline|r_y_wb|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(12));

-- Location: LCCOMB_X36_Y13_N12
\Add0~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~98_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(12))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(12),
	datad => \Add0~20_combout\,
	combout => \Add0~98_combout\);

-- Location: LCCOMB_X36_Y13_N22
\Add0~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~99_combout\ = (\Add0~98_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(12),
	datad => \Add0~98_combout\,
	combout => \Add0~99_combout\);

-- Location: LCCOMB_X37_Y17_N8
\regf_i|r5_i|sREG[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|r5_i|sREG[12]~feeder_combout\ = \Add0~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~99_combout\,
	combout => \regf_i|r5_i|sREG[12]~feeder_combout\);

-- Location: FF_X37_Y17_N9
\regf_i|r5_i|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|r5_i|sREG[12]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(12));

-- Location: LCCOMB_X42_Y17_N22
\regf_i|Mux82~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux82~2_combout\ = (\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\) # ((\regf_i|r6_i|sREG\(12))))) # (!\sRA2[1]~0_combout\ & (!\sRA2[0]~1_combout\ & ((\regf_i|r4_i|sREG\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r6_i|sREG\(12),
	datad => \regf_i|r4_i|sREG\(12),
	combout => \regf_i|Mux82~2_combout\);

-- Location: LCCOMB_X41_Y17_N24
\regf_i|Mux82~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux82~3_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux82~2_combout\ & ((\regf_i|r7_i|sREG\(12)))) # (!\regf_i|Mux82~2_combout\ & (\regf_i|r5_i|sREG\(12))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux82~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(12),
	datab => \regf_i|r7_i|sREG\(12),
	datac => \sRA2[0]~1_combout\,
	datad => \regf_i|Mux82~2_combout\,
	combout => \regf_i|Mux82~3_combout\);

-- Location: LCCOMB_X43_Y16_N6
\regf_i|Mux82~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux82~0_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(12)) # ((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & (((\regf_i|r0_i|sREG\(12) & !\sRA2[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r1_i|sREG\(12),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r0_i|sREG\(12),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux82~0_combout\);

-- Location: LCCOMB_X42_Y16_N20
\regf_i|Mux82~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux82~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux82~0_combout\ & ((\regf_i|r3_i|sREG\(12)))) # (!\regf_i|Mux82~0_combout\ & (\regf_i|r2_i|sREG\(12))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux82~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(12),
	datac => \regf_i|r3_i|sREG\(12),
	datad => \regf_i|Mux82~0_combout\,
	combout => \regf_i|Mux82~1_combout\);

-- Location: LCCOMB_X39_Y13_N10
\reg_pipeline|r_b_alu|sREG[12]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[12]~6_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux82~3_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux82~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux82~3_combout\,
	datad => \regf_i|Mux82~1_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[12]~6_combout\);

-- Location: LCCOMB_X39_Y13_N28
\reg_pipeline|r_b_alu|sREG[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[12]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[12]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[12]~6_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[12]~feeder_combout\);

-- Location: FF_X39_Y13_N29
\reg_pipeline|r_b_alu|sREG[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[12]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(12),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(12));

-- Location: LCCOMB_X41_Y10_N26
\alu_i|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~26_combout\ = (\reg_pipeline|r_a_alu|sREG\(13) & ((\reg_pipeline|r_b_alu|sREG\(13) & (!\alu_i|Add1~25\)) # (!\reg_pipeline|r_b_alu|sREG\(13) & (\alu_i|Add1~25\ & VCC)))) # (!\reg_pipeline|r_a_alu|sREG\(13) & ((\reg_pipeline|r_b_alu|sREG\(13) & 
-- ((\alu_i|Add1~25\) # (GND))) # (!\reg_pipeline|r_b_alu|sREG\(13) & (!\alu_i|Add1~25\))))
-- \alu_i|Add1~27\ = CARRY((\reg_pipeline|r_a_alu|sREG\(13) & (\reg_pipeline|r_b_alu|sREG\(13) & !\alu_i|Add1~25\)) # (!\reg_pipeline|r_a_alu|sREG\(13) & ((\reg_pipeline|r_b_alu|sREG\(13)) # (!\alu_i|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(13),
	datab => \reg_pipeline|r_b_alu|sREG\(13),
	datad => VCC,
	cin => \alu_i|Add1~25\,
	combout => \alu_i|Add1~26_combout\,
	cout => \alu_i|Add1~27\);

-- Location: LCCOMB_X43_Y5_N14
\alu_i|sSHR_s3[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[13]~16_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[17]~31_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[13]~22_combout\,
	datad => \alu_i|sSHR_s2[17]~31_combout\,
	combout => \alu_i|sSHR_s3[13]~16_combout\);

-- Location: LCCOMB_X35_Y5_N2
\alu_i|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (((\alu_i|sSHR_s3[13]~16_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~45_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\alu_i|sSRA_s4[29]~14_combout\ & 
-- ((\reg_pipeline|r_y_mem|sREG[2]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[29]~14_combout\,
	datab => \alu_i|sSHR_s3[13]~16_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	combout => \alu_i|Mux18~0_combout\);

-- Location: LCCOMB_X35_Y5_N28
\alu_i|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux18~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux18~0_combout\ & ((\alu_i|sSHR_s4[29]~22_combout\))) # (!\alu_i|Mux18~0_combout\ & 
-- (\alu_i|sSHL_s4[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[13]~17_combout\,
	datab => \alu_i|sSHR_s4[29]~22_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datad => \alu_i|Mux18~0_combout\,
	combout => \alu_i|Mux18~1_combout\);

-- Location: LCCOMB_X34_Y5_N30
\alu_i|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~2_combout\ = (!\reg_pipeline|r_y_mem|sREG[2]~80_combout\ & \alu_i|Mux18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	datad => \alu_i|Mux18~1_combout\,
	combout => \alu_i|Mux18~2_combout\);

-- Location: LCCOMB_X39_Y5_N4
\alu_i|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~10_combout\ = \reg_pipeline|r_a_alu|sREG\(13) $ (\reg_pipeline|r_b_alu|sREG\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(13),
	datad => \reg_pipeline|r_b_alu|sREG\(13),
	combout => \alu_i|Equal0~10_combout\);

-- Location: LCCOMB_X34_Y5_N12
\alu_i|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~3_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (((\alu_i|Equal0~10_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (!\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Equal0~10_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	combout => \alu_i|Mux18~3_combout\);

-- Location: LCCOMB_X34_Y5_N2
\alu_i|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~81_combout\ & (\alu_i|Mux18~3_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~63_combout\) # (\alu_i|Add0~26_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~81_combout\ & 
-- (((!\reg_pipeline|r_y_mem|sREG[8]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux18~3_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	datac => \alu_i|Add0~26_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	combout => \alu_i|Mux18~4_combout\);

-- Location: LCCOMB_X34_Y5_N16
\alu_i|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux18~4_combout\ & ((\alu_i|Mux18~2_combout\))) # (!\alu_i|Mux18~4_combout\ & (\alu_i|sSHR_s3[21]~15_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datab => \alu_i|sSHR_s3[21]~15_combout\,
	datac => \alu_i|Mux18~2_combout\,
	datad => \alu_i|Mux18~4_combout\,
	combout => \alu_i|Mux18~5_combout\);

-- Location: LCCOMB_X34_Y5_N6
\alu_i|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~6_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~26_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datab => \alu_i|Add1~26_combout\,
	datac => \alu_i|Mux23~7_combout\,
	datad => \alu_i|Mux18~5_combout\,
	combout => \alu_i|Mux18~6_combout\);

-- Location: LCCOMB_X34_Y5_N0
\alu_i|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux18~10_combout\ = (\alu_i|Mux18~6_combout\) # ((\reg_pipeline|r_y_mem|sREG[2]~41_combout\ & (\cu_alu|Mux24~8_combout\ & \alu_i|Mux18~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux18~9_combout\,
	datad => \alu_i|Mux18~6_combout\,
	combout => \alu_i|Mux18~10_combout\);

-- Location: FF_X34_Y5_N1
\reg_pipeline|r_y_mem|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux18~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(13));

-- Location: FF_X36_Y13_N15
\reg_pipeline|r_y_wb|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(13),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(13));

-- Location: LCCOMB_X36_Y13_N14
\Add0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~96_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(13))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(13),
	datad => \Add0~22_combout\,
	combout => \Add0~96_combout\);

-- Location: LCCOMB_X36_Y13_N0
\Add0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~97_combout\ = (\Add0~96_combout\) # ((\reg_pipeline|r_d_wb|sREG\(13) & \cu_wb|Mux22~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_d_wb|sREG\(13),
	datac => \Add0~96_combout\,
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~97_combout\);

-- Location: FF_X42_Y13_N17
\regf_i|r4_i|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~97_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r4_i|sREG\(13));

-- Location: LCCOMB_X42_Y13_N16
\regf_i|Mux49~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux49~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (\reg_pipeline|r_ir_rf|sREG\(17))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(13)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r4_i|sREG\(13),
	datad => \regf_i|r6_i|sREG\(13),
	combout => \regf_i|Mux49~0_combout\);

-- Location: LCCOMB_X38_Y13_N16
\regf_i|Mux49~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux49~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux49~0_combout\ & ((\regf_i|r7_i|sREG\(13)))) # (!\regf_i|Mux49~0_combout\ & (\regf_i|r5_i|sREG\(13))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|Mux49~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|Mux49~0_combout\,
	datac => \regf_i|r5_i|sREG\(13),
	datad => \regf_i|r7_i|sREG\(13),
	combout => \regf_i|Mux49~1_combout\);

-- Location: LCCOMB_X42_Y16_N18
\regf_i|Mux49~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux49~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|r1_i|sREG\(13)) # (\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r0_i|sREG\(13) & ((!\reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(13),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(13),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux49~2_combout\);

-- Location: LCCOMB_X43_Y16_N18
\regf_i|Mux49~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux49~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux49~2_combout\ & (\regf_i|r3_i|sREG\(13))) # (!\regf_i|Mux49~2_combout\ & ((\regf_i|r2_i|sREG\(13)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(13),
	datac => \regf_i|r2_i|sREG\(13),
	datad => \regf_i|Mux49~2_combout\,
	combout => \regf_i|Mux49~3_combout\);

-- Location: LCCOMB_X44_Y10_N16
\regf_i|Mux49~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux49~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux49~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux49~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux49~1_combout\,
	datad => \regf_i|Mux49~3_combout\,
	combout => \regf_i|Mux49~4_combout\);

-- Location: FF_X44_Y10_N17
\reg_pipeline|r_a_alu|sREG[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux49~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(13));

-- Location: LCCOMB_X41_Y10_N28
\alu_i|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~28_combout\ = ((\reg_pipeline|r_b_alu|sREG\(14) $ (\reg_pipeline|r_a_alu|sREG\(14) $ (\alu_i|Add1~27\)))) # (GND)
-- \alu_i|Add1~29\ = CARRY((\reg_pipeline|r_b_alu|sREG\(14) & (\reg_pipeline|r_a_alu|sREG\(14) & !\alu_i|Add1~27\)) # (!\reg_pipeline|r_b_alu|sREG\(14) & ((\reg_pipeline|r_a_alu|sREG\(14)) # (!\alu_i|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(14),
	datab => \reg_pipeline|r_a_alu|sREG\(14),
	datad => VCC,
	cin => \alu_i|Add1~27\,
	combout => \alu_i|Add1~28_combout\,
	cout => \alu_i|Add1~29\);

-- Location: LCCOMB_X42_Y5_N26
\alu_i|sSHR_s4[30]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s4[30]~23_combout\ = (\alu_i|sSHR_s1[30]~2_combout\ & (!\reg_pipeline|r_b_alu|sREG\(1) & (!\reg_pipeline|r_b_alu|sREG\(2) & !\reg_pipeline|r_b_alu|sREG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s1[30]~2_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \alu_i|sSHR_s4[30]~23_combout\);

-- Location: LCCOMB_X39_Y8_N0
\alu_i|sSHR_s3[14]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[14]~19_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[18]~36_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[14]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHR_s2[18]~36_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s2[14]~41_combout\,
	combout => \alu_i|sSHR_s3[14]~19_combout\);

-- Location: LCCOMB_X36_Y5_N12
\alu_i|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\alu_i|sSHR_s3[14]~19_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & ((\alu_i|sSRA_s4[30]~16_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s3[14]~19_combout\,
	datab => \alu_i|sSRA_s4[30]~16_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	combout => \alu_i|Mux17~0_combout\);

-- Location: LCCOMB_X36_Y5_N2
\alu_i|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux17~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux17~0_combout\ & (\alu_i|sSHL_s4[14]~19_combout\)) # (!\alu_i|Mux17~0_combout\ & 
-- ((\alu_i|sSHR_s4[30]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[14]~19_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datac => \alu_i|sSHR_s4[30]~23_combout\,
	datad => \alu_i|Mux17~0_combout\,
	combout => \alu_i|Mux17~1_combout\);

-- Location: LCCOMB_X36_Y5_N4
\alu_i|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~80_combout\) # (\alu_i|Mux17~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	datad => \alu_i|Mux17~1_combout\,
	combout => \alu_i|Mux17~2_combout\);

-- Location: LCCOMB_X37_Y9_N30
\alu_i|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~11_combout\ = \reg_pipeline|r_b_alu|sREG\(14) $ (\reg_pipeline|r_a_alu|sREG\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(14),
	datad => \reg_pipeline|r_a_alu|sREG\(14),
	combout => \alu_i|Equal0~11_combout\);

-- Location: LCCOMB_X36_Y5_N14
\alu_i|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((!\cu_alu|Mux23~9_combout\ & !\alu_i|Add0~28_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Add0~28_combout\,
	combout => \alu_i|Mux17~3_combout\);

-- Location: LCCOMB_X36_Y5_N16
\alu_i|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~81_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (\alu_i|Equal0~11_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & ((!\alu_i|Mux17~3_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[8]~81_combout\ & (((\reg_pipeline|r_y_mem|sREG[8]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~11_combout\,
	datab => \alu_i|Mux17~3_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	combout => \alu_i|Mux17~4_combout\);

-- Location: LCCOMB_X36_Y5_N10
\alu_i|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux17~4_combout\ & (\alu_i|sSHR_s3[22]~18_combout\)) # (!\alu_i|Mux17~4_combout\ & ((\alu_i|Mux17~2_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s3[22]~18_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datac => \alu_i|Mux17~2_combout\,
	datad => \alu_i|Mux17~4_combout\,
	combout => \alu_i|Mux17~5_combout\);

-- Location: LCCOMB_X36_Y5_N20
\alu_i|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~6_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~28_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux23~7_combout\,
	datab => \alu_i|Add1~28_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datad => \alu_i|Mux17~5_combout\,
	combout => \alu_i|Mux17~6_combout\);

-- Location: LCCOMB_X36_Y5_N8
\alu_i|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux17~10_combout\ = (\alu_i|Mux17~6_combout\) # ((\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux17~9_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux17~9_combout\,
	datad => \alu_i|Mux17~6_combout\,
	combout => \alu_i|Mux17~10_combout\);

-- Location: FF_X36_Y5_N9
\reg_pipeline|r_y_mem|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux17~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(14));

-- Location: FF_X44_Y13_N1
\reg_pipeline|r_y_wb|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(14));

-- Location: LCCOMB_X44_Y13_N0
\Add0~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~94_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\reg_pipeline|r_y_wb|sREG\(14)))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~24_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(14),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~94_combout\);

-- Location: LCCOMB_X44_Y14_N24
\regf_i|Mux80~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux80~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(14)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(14),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r1_i|sREG\(14),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux80~2_combout\);

-- Location: LCCOMB_X43_Y14_N4
\regf_i|Mux80~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux80~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux80~2_combout\ & (\regf_i|r3_i|sREG\(14))) # (!\regf_i|Mux80~2_combout\ & ((\regf_i|r2_i|sREG\(14)))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r3_i|sREG\(14),
	datac => \regf_i|r2_i|sREG\(14),
	datad => \regf_i|Mux80~2_combout\,
	combout => \regf_i|Mux80~3_combout\);

-- Location: LCCOMB_X38_Y14_N22
\regf_i|Mux80~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux80~4_combout\ = (\sRA2[2]~2_combout\ & (\regf_i|Mux80~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux80~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux80~1_combout\,
	datad => \regf_i|Mux80~3_combout\,
	combout => \regf_i|Mux80~4_combout\);

-- Location: FF_X38_Y14_N23
\reg_pipeline|r_d_alu|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux80~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(14));

-- Location: LCCOMB_X37_Y14_N22
\reg_pipeline|r_d_mem|sREG[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[14]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(14),
	combout => \reg_pipeline|r_d_mem|sREG[14]~feeder_combout\);

-- Location: FF_X37_Y14_N23
\reg_pipeline|r_d_mem|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(14));

-- Location: FF_X25_Y15_N1
\data_i|rMEM[62][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][14]~q\);

-- Location: FF_X29_Y15_N27
\data_i|rMEM[63][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][14]~q\);

-- Location: FF_X28_Y15_N9
\data_i|rMEM[47][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][14]~q\);

-- Location: FF_X25_Y15_N15
\data_i|rMEM[46][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][14]~q\);

-- Location: LCCOMB_X25_Y15_N14
\data_i|oRD[14]~858\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~858_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[47][14]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[46][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[47][14]~q\,
	datac => \data_i|rMEM[46][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[14]~858_combout\);

-- Location: LCCOMB_X29_Y15_N26
\data_i|oRD[14]~859\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~859_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~858_combout\ & ((\data_i|rMEM[63][14]~q\))) # (!\data_i|oRD[14]~858_combout\ & (\data_i|rMEM[62][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[62][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[63][14]~q\,
	datad => \data_i|oRD[14]~858_combout\,
	combout => \data_i|oRD[14]~859_combout\);

-- Location: LCCOMB_X27_Y15_N0
\data_i|rMEM[43][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[43][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[43][14]~feeder_combout\);

-- Location: FF_X27_Y15_N1
\data_i|rMEM[43][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[43][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][14]~q\);

-- Location: FF_X24_Y16_N9
\data_i|rMEM[59][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][14]~q\);

-- Location: FF_X30_Y16_N19
\data_i|rMEM[58][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][14]~q\);

-- Location: FF_X30_Y16_N21
\data_i|rMEM[42][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][14]~q\);

-- Location: LCCOMB_X30_Y16_N20
\data_i|oRD[14]~851\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~851_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[58][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[42][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][14]~q\,
	datac => \data_i|rMEM[42][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[14]~851_combout\);

-- Location: LCCOMB_X24_Y16_N8
\data_i|oRD[14]~852\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~852_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[14]~851_combout\ & ((\data_i|rMEM[59][14]~q\))) # (!\data_i|oRD[14]~851_combout\ & (\data_i|rMEM[43][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[14]~851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[43][14]~q\,
	datac => \data_i|rMEM[59][14]~q\,
	datad => \data_i|oRD[14]~851_combout\,
	combout => \data_i|oRD[14]~852_combout\);

-- Location: FF_X25_Y8_N15
\data_i|rMEM[56][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][14]~q\);

-- Location: FF_X21_Y11_N7
\data_i|rMEM[40][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][14]~q\);

-- Location: LCCOMB_X21_Y11_N6
\data_i|oRD[14]~855\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~855_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[56][14]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[40][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[40][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~855_combout\);

-- Location: FF_X15_Y11_N25
\data_i|rMEM[41][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][14]~q\);

-- Location: LCCOMB_X16_Y10_N0
\data_i|rMEM[57][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[57][14]~feeder_combout\);

-- Location: FF_X16_Y10_N1
\data_i|rMEM[57][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][14]~q\);

-- Location: LCCOMB_X21_Y11_N16
\data_i|oRD[14]~856\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~856_combout\ = (\data_i|oRD[14]~855_combout\ & (((\data_i|rMEM[57][14]~q\) # (!\reg_pipeline|r_y_mem|sREG\(2))))) # (!\data_i|oRD[14]~855_combout\ & (\data_i|rMEM[41][14]~q\ & ((\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[14]~855_combout\,
	datab => \data_i|rMEM[41][14]~q\,
	datac => \data_i|rMEM[57][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[14]~856_combout\);

-- Location: FF_X29_Y18_N19
\data_i|rMEM[60][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][14]~q\);

-- Location: FF_X29_Y18_N29
\data_i|rMEM[61][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][14]~q\);

-- Location: FF_X30_Y17_N7
\data_i|rMEM[45][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][14]~q\);

-- Location: FF_X30_Y17_N1
\data_i|rMEM[44][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][14]~q\);

-- Location: LCCOMB_X30_Y17_N0
\data_i|oRD[14]~853\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~853_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[45][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[44][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[45][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[44][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~853_combout\);

-- Location: LCCOMB_X29_Y18_N28
\data_i|oRD[14]~854\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~854_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~853_combout\ & ((\data_i|rMEM[61][14]~q\))) # (!\data_i|oRD[14]~853_combout\ & (\data_i|rMEM[60][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[60][14]~q\,
	datac => \data_i|rMEM[61][14]~q\,
	datad => \data_i|oRD[14]~853_combout\,
	combout => \data_i|oRD[14]~854_combout\);

-- Location: LCCOMB_X25_Y11_N20
\data_i|oRD[14]~857\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~857_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[14]~854_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[14]~856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[14]~856_combout\,
	datad => \data_i|oRD[14]~854_combout\,
	combout => \data_i|oRD[14]~857_combout\);

-- Location: LCCOMB_X25_Y11_N26
\data_i|oRD[14]~860\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~860_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[14]~857_combout\ & (\data_i|oRD[14]~859_combout\)) # (!\data_i|oRD[14]~857_combout\ & ((\data_i|oRD[14]~852_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[14]~857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[14]~859_combout\,
	datac => \data_i|oRD[14]~852_combout\,
	datad => \data_i|oRD[14]~857_combout\,
	combout => \data_i|oRD[14]~860_combout\);

-- Location: FF_X32_Y8_N21
\data_i|rMEM[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][14]~q\);

-- Location: FF_X32_Y8_N19
\data_i|rMEM[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][14]~q\);

-- Location: LCCOMB_X32_Y8_N18
\data_i|oRD[14]~827\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~827_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][14]~q\,
	datac => \data_i|rMEM[11][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~827_combout\);

-- Location: FF_X28_Y8_N3
\data_i|rMEM[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][14]~q\);

-- Location: FF_X28_Y8_N1
\data_i|rMEM[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][14]~q\);

-- Location: LCCOMB_X28_Y8_N0
\data_i|oRD[14]~828\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~828_combout\ = (\data_i|oRD[14]~827_combout\ & (((\data_i|rMEM[31][14]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[14]~827_combout\ & (\data_i|rMEM[27][14]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[14]~827_combout\,
	datab => \data_i|rMEM[27][14]~q\,
	datac => \data_i|rMEM[31][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~828_combout\);

-- Location: LCCOMB_X33_Y13_N8
\data_i|rMEM[29][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[29][14]~feeder_combout\);

-- Location: FF_X33_Y13_N9
\data_i|rMEM[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][14]~q\);

-- Location: FF_X33_Y12_N31
\data_i|rMEM[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][14]~q\);

-- Location: FF_X33_Y12_N1
\data_i|rMEM[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][14]~q\);

-- Location: LCCOMB_X33_Y9_N4
\data_i|rMEM[13][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[13][14]~feeder_combout\);

-- Location: FF_X33_Y9_N5
\data_i|rMEM[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][14]~q\);

-- Location: LCCOMB_X33_Y12_N0
\data_i|oRD[14]~820\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~820_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[13][14]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|rMEM[9][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[9][14]~q\,
	datad => \data_i|rMEM[13][14]~q\,
	combout => \data_i|oRD[14]~820_combout\);

-- Location: LCCOMB_X33_Y12_N30
\data_i|oRD[14]~821\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~821_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~820_combout\ & (\data_i|rMEM[29][14]~q\)) # (!\data_i|oRD[14]~820_combout\ & ((\data_i|rMEM[25][14]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[29][14]~q\,
	datac => \data_i|rMEM[25][14]~q\,
	datad => \data_i|oRD[14]~820_combout\,
	combout => \data_i|oRD[14]~821_combout\);

-- Location: FF_X34_Y11_N13
\data_i|rMEM[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][14]~q\);

-- Location: FF_X34_Y11_N23
\data_i|rMEM[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][14]~q\);

-- Location: FF_X35_Y14_N29
\data_i|rMEM[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][14]~q\);

-- Location: FF_X35_Y14_N31
\data_i|rMEM[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][14]~q\);

-- Location: LCCOMB_X35_Y14_N30
\data_i|oRD[14]~822\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~822_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][14]~q\,
	datac => \data_i|rMEM[10][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~822_combout\);

-- Location: LCCOMB_X34_Y11_N22
\data_i|oRD[14]~823\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~823_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~822_combout\ & ((\data_i|rMEM[30][14]~q\))) # (!\data_i|oRD[14]~822_combout\ & (\data_i|rMEM[26][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[30][14]~q\,
	datad => \data_i|oRD[14]~822_combout\,
	combout => \data_i|oRD[14]~823_combout\);

-- Location: FF_X35_Y12_N29
\data_i|rMEM[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][14]~q\);

-- Location: FF_X34_Y12_N31
\data_i|rMEM[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][14]~q\);

-- Location: LCCOMB_X36_Y17_N10
\data_i|rMEM[12][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[12][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[12][14]~feeder_combout\);

-- Location: FF_X36_Y17_N11
\data_i|rMEM[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[12][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][14]~q\);

-- Location: FF_X35_Y13_N13
\data_i|rMEM[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][14]~q\);

-- Location: LCCOMB_X35_Y13_N12
\data_i|oRD[14]~824\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~824_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[12][14]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[12][14]~q\,
	datac => \data_i|rMEM[8][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[14]~824_combout\);

-- Location: LCCOMB_X34_Y12_N30
\data_i|oRD[14]~825\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~825_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~824_combout\ & ((\data_i|rMEM[28][14]~q\))) # (!\data_i|oRD[14]~824_combout\ & (\data_i|rMEM[24][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[24][14]~q\,
	datac => \data_i|rMEM[28][14]~q\,
	datad => \data_i|oRD[14]~824_combout\,
	combout => \data_i|oRD[14]~825_combout\);

-- Location: LCCOMB_X25_Y11_N28
\data_i|oRD[14]~826\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~826_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[14]~823_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[14]~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[14]~823_combout\,
	datad => \data_i|oRD[14]~825_combout\,
	combout => \data_i|oRD[14]~826_combout\);

-- Location: LCCOMB_X25_Y11_N22
\data_i|oRD[14]~829\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~829_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[14]~826_combout\ & (\data_i|oRD[14]~828_combout\)) # (!\data_i|oRD[14]~826_combout\ & ((\data_i|oRD[14]~821_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[14]~826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[14]~828_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[14]~821_combout\,
	datad => \data_i|oRD[14]~826_combout\,
	combout => \data_i|oRD[14]~829_combout\);

-- Location: LCCOMB_X25_Y5_N0
\data_i|rMEM[22][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[22][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[22][14]~feeder_combout\);

-- Location: FF_X25_Y5_N1
\data_i|rMEM[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[22][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][14]~q\);

-- Location: FF_X24_Y6_N15
\data_i|rMEM[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][14]~q\);

-- Location: FF_X22_Y6_N15
\data_i|rMEM[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][14]~q\);

-- Location: FF_X22_Y6_N21
\data_i|rMEM[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][14]~q\);

-- Location: LCCOMB_X22_Y6_N14
\data_i|oRD[14]~847\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~847_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[7][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[6][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[6][14]~q\,
	datad => \data_i|rMEM[7][14]~q\,
	combout => \data_i|oRD[14]~847_combout\);

-- Location: LCCOMB_X24_Y6_N14
\data_i|oRD[14]~848\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~848_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~847_combout\ & ((\data_i|rMEM[23][14]~q\))) # (!\data_i|oRD[14]~847_combout\ & (\data_i|rMEM[22][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[23][14]~q\,
	datad => \data_i|oRD[14]~847_combout\,
	combout => \data_i|oRD[14]~848_combout\);

-- Location: LCCOMB_X34_Y8_N24
\data_i|rMEM[16][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[16][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[16][14]~feeder_combout\);

-- Location: FF_X34_Y8_N25
\data_i|rMEM[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[16][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][14]~q\);

-- Location: FF_X33_Y8_N13
\data_i|rMEM[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][14]~q\);

-- Location: FF_X32_Y5_N29
\data_i|rMEM[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][14]~q\);

-- Location: FF_X32_Y5_N31
\data_i|rMEM[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][14]~q\);

-- Location: LCCOMB_X32_Y5_N30
\data_i|oRD[14]~844\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~844_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[1][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[0][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[1][14]~q\,
	datac => \data_i|rMEM[0][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~844_combout\);

-- Location: LCCOMB_X33_Y8_N12
\data_i|oRD[14]~845\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~845_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~844_combout\ & ((\data_i|rMEM[17][14]~q\))) # (!\data_i|oRD[14]~844_combout\ & (\data_i|rMEM[16][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[16][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[17][14]~q\,
	datad => \data_i|oRD[14]~844_combout\,
	combout => \data_i|oRD[14]~845_combout\);

-- Location: LCCOMB_X34_Y8_N30
\data_i|rMEM[20][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[20][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[20][14]~feeder_combout\);

-- Location: FF_X34_Y8_N31
\data_i|rMEM[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[20][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][14]~q\);

-- Location: FF_X30_Y8_N1
\data_i|rMEM[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][14]~q\);

-- Location: FF_X25_Y6_N29
\data_i|rMEM[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][14]~q\);

-- Location: FF_X28_Y6_N5
\data_i|rMEM[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][14]~q\);

-- Location: LCCOMB_X28_Y6_N4
\data_i|oRD[14]~842\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~842_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[5][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[4][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[5][14]~q\,
	datac => \data_i|rMEM[4][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~842_combout\);

-- Location: LCCOMB_X30_Y8_N0
\data_i|oRD[14]~843\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~843_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~842_combout\ & ((\data_i|rMEM[21][14]~q\))) # (!\data_i|oRD[14]~842_combout\ & (\data_i|rMEM[20][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[21][14]~q\,
	datad => \data_i|oRD[14]~842_combout\,
	combout => \data_i|oRD[14]~843_combout\);

-- Location: LCCOMB_X25_Y11_N30
\data_i|oRD[14]~846\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~846_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[14]~843_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[14]~845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[14]~845_combout\,
	datad => \data_i|oRD[14]~843_combout\,
	combout => \data_i|oRD[14]~846_combout\);

-- Location: FF_X16_Y13_N29
\data_i|rMEM[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][14]~q\);

-- Location: FF_X16_Y13_N27
\data_i|rMEM[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][14]~q\);

-- Location: LCCOMB_X16_Y13_N26
\data_i|oRD[14]~840\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~840_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[3][14]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[2][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[3][14]~q\,
	datac => \data_i|rMEM[2][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[14]~840_combout\);

-- Location: FF_X17_Y13_N3
\data_i|rMEM[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][14]~q\);

-- Location: FF_X17_Y13_N17
\data_i|rMEM[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][14]~q\);

-- Location: LCCOMB_X17_Y13_N16
\data_i|oRD[14]~841\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~841_combout\ = (\data_i|oRD[14]~840_combout\ & (((\data_i|rMEM[19][14]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[14]~840_combout\ & (\data_i|rMEM[18][14]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[14]~840_combout\,
	datab => \data_i|rMEM[18][14]~q\,
	datac => \data_i|rMEM[19][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~841_combout\);

-- Location: LCCOMB_X25_Y11_N4
\data_i|oRD[14]~849\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~849_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[14]~846_combout\ & (\data_i|oRD[14]~848_combout\)) # (!\data_i|oRD[14]~846_combout\ & ((\data_i|oRD[14]~841_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[14]~846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[14]~848_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[14]~846_combout\,
	datad => \data_i|oRD[14]~841_combout\,
	combout => \data_i|oRD[14]~849_combout\);

-- Location: FF_X25_Y7_N15
\data_i|rMEM[53][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][14]~q\);

-- Location: FF_X25_Y7_N29
\data_i|rMEM[55][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][14]~q\);

-- Location: FF_X26_Y7_N23
\data_i|rMEM[39][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][14]~q\);

-- Location: FF_X26_Y7_N17
\data_i|rMEM[37][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][14]~q\);

-- Location: LCCOMB_X26_Y7_N16
\data_i|oRD[14]~837\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~837_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[37][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~837_combout\);

-- Location: LCCOMB_X25_Y7_N28
\data_i|oRD[14]~838\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~838_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~837_combout\ & ((\data_i|rMEM[55][14]~q\))) # (!\data_i|oRD[14]~837_combout\ & (\data_i|rMEM[53][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[53][14]~q\,
	datac => \data_i|rMEM[55][14]~q\,
	datad => \data_i|oRD[14]~837_combout\,
	combout => \data_i|oRD[14]~838_combout\);

-- Location: FF_X24_Y9_N21
\data_i|rMEM[52][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][14]~q\);

-- Location: FF_X24_Y8_N13
\data_i|rMEM[54][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][14]~q\);

-- Location: FF_X24_Y7_N19
\data_i|rMEM[38][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][14]~q\);

-- Location: FF_X24_Y7_N17
\data_i|rMEM[36][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][14]~q\);

-- Location: LCCOMB_X24_Y7_N16
\data_i|oRD[14]~830\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~830_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[38][14]~q\,
	datac => \data_i|rMEM[36][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~830_combout\);

-- Location: LCCOMB_X24_Y8_N12
\data_i|oRD[14]~831\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~831_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~830_combout\ & ((\data_i|rMEM[54][14]~q\))) # (!\data_i|oRD[14]~830_combout\ & (\data_i|rMEM[52][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][14]~q\,
	datad => \data_i|oRD[14]~830_combout\,
	combout => \data_i|oRD[14]~831_combout\);

-- Location: LCCOMB_X26_Y12_N10
\data_i|rMEM[48][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[48][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[48][14]~feeder_combout\);

-- Location: FF_X26_Y12_N11
\data_i|rMEM[48][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[48][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][14]~q\);

-- Location: FF_X25_Y11_N9
\data_i|rMEM[50][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][14]~q\);

-- Location: FF_X22_Y8_N21
\data_i|rMEM[34][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][14]~q\);

-- Location: FF_X21_Y8_N11
\data_i|rMEM[32][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][14]~q\);

-- Location: LCCOMB_X21_Y8_N10
\data_i|oRD[14]~834\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~834_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~834_combout\);

-- Location: LCCOMB_X25_Y11_N8
\data_i|oRD[14]~835\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~835_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~834_combout\ & ((\data_i|rMEM[50][14]~q\))) # (!\data_i|oRD[14]~834_combout\ & (\data_i|rMEM[48][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[48][14]~q\,
	datac => \data_i|rMEM[50][14]~q\,
	datad => \data_i|oRD[14]~834_combout\,
	combout => \data_i|oRD[14]~835_combout\);

-- Location: LCCOMB_X20_Y12_N16
\data_i|rMEM[49][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[49][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[49][14]~feeder_combout\);

-- Location: FF_X20_Y12_N17
\data_i|rMEM[49][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[49][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][14]~q\);

-- Location: FF_X25_Y10_N7
\data_i|rMEM[51][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][14]~q\);

-- Location: LCCOMB_X24_Y13_N18
\data_i|rMEM[35][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[35][14]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(14),
	combout => \data_i|rMEM[35][14]~feeder_combout\);

-- Location: FF_X24_Y13_N19
\data_i|rMEM[35][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[35][14]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][14]~q\);

-- Location: FF_X26_Y13_N29
\data_i|rMEM[33][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(14),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][14]~q\);

-- Location: LCCOMB_X26_Y13_N28
\data_i|oRD[14]~832\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~832_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[35][14]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[33][14]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[35][14]~q\,
	datac => \data_i|rMEM[33][14]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[14]~832_combout\);

-- Location: LCCOMB_X25_Y10_N6
\data_i|oRD[14]~833\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~833_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[14]~832_combout\ & ((\data_i|rMEM[51][14]~q\))) # (!\data_i|oRD[14]~832_combout\ & (\data_i|rMEM[49][14]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[14]~832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][14]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][14]~q\,
	datad => \data_i|oRD[14]~832_combout\,
	combout => \data_i|oRD[14]~833_combout\);

-- Location: LCCOMB_X25_Y11_N10
\data_i|oRD[14]~836\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~836_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[14]~833_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[14]~835_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[14]~835_combout\,
	datad => \data_i|oRD[14]~833_combout\,
	combout => \data_i|oRD[14]~836_combout\);

-- Location: LCCOMB_X25_Y11_N24
\data_i|oRD[14]~839\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~839_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[14]~836_combout\ & (\data_i|oRD[14]~838_combout\)) # (!\data_i|oRD[14]~836_combout\ & ((\data_i|oRD[14]~831_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[14]~836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[14]~838_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[14]~831_combout\,
	datad => \data_i|oRD[14]~836_combout\,
	combout => \data_i|oRD[14]~839_combout\);

-- Location: LCCOMB_X25_Y11_N2
\data_i|oRD[14]~850\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~850_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[14]~839_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (\data_i|oRD[14]~849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[14]~849_combout\,
	datad => \data_i|oRD[14]~839_combout\,
	combout => \data_i|oRD[14]~850_combout\);

-- Location: LCCOMB_X25_Y11_N16
\data_i|oRD[14]~861\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~861_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[14]~850_combout\ & (\data_i|oRD[14]~860_combout\)) # (!\data_i|oRD[14]~850_combout\ & ((\data_i|oRD[14]~829_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[14]~850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[14]~860_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[14]~829_combout\,
	datad => \data_i|oRD[14]~850_combout\,
	combout => \data_i|oRD[14]~861_combout\);

-- Location: LCCOMB_X33_Y11_N0
\data_i|oRD[14]~1426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[14]~1426_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[14]~861_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[14]~861_combout\,
	combout => \data_i|oRD[14]~1426_combout\);

-- Location: FF_X33_Y11_N1
\reg_pipeline|r_d_wb|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[14]~1426_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(14));

-- Location: LCCOMB_X41_Y13_N16
\Add0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~95_combout\ = (\Add0~94_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \Add0~94_combout\,
	datad => \reg_pipeline|r_d_wb|sREG\(14),
	combout => \Add0~95_combout\);

-- Location: FF_X43_Y13_N5
\regf_i|r5_i|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~95_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(14));

-- Location: LCCOMB_X42_Y13_N30
\regf_i|Mux80~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux80~0_combout\ = (\sRA2[0]~1_combout\ & (((\sRA2[1]~0_combout\)))) # (!\sRA2[0]~1_combout\ & ((\sRA2[1]~0_combout\ & (\regf_i|r6_i|sREG\(14))) # (!\sRA2[1]~0_combout\ & ((\regf_i|r4_i|sREG\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[0]~1_combout\,
	datab => \regf_i|r6_i|sREG\(14),
	datac => \regf_i|r4_i|sREG\(14),
	datad => \sRA2[1]~0_combout\,
	combout => \regf_i|Mux80~0_combout\);

-- Location: LCCOMB_X42_Y13_N0
\regf_i|Mux80~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux80~1_combout\ = (\regf_i|Mux80~0_combout\ & (((\regf_i|r7_i|sREG\(14)) # (!\sRA2[0]~1_combout\)))) # (!\regf_i|Mux80~0_combout\ & (\regf_i|r5_i|sREG\(14) & ((\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(14),
	datab => \regf_i|r7_i|sREG\(14),
	datac => \regf_i|Mux80~0_combout\,
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux80~1_combout\);

-- Location: LCCOMB_X38_Y14_N0
\s_i_b_alu[14]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[14]~17_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux80~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux80~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_rf|Mux22~8_combout\,
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux80~1_combout\,
	datad => \regf_i|Mux80~3_combout\,
	combout => \s_i_b_alu[14]~17_combout\);

-- Location: FF_X38_Y14_N1
\reg_pipeline|r_b_alu|sREG[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[14]~17_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(14));

-- Location: LCCOMB_X39_Y5_N10
\alu_i|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~12_combout\ = \reg_pipeline|r_a_alu|sREG\(15) $ (\reg_pipeline|r_b_alu|sREG\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(15),
	datad => \reg_pipeline|r_b_alu|sREG\(15),
	combout => \alu_i|Equal0~12_combout\);

-- Location: LCCOMB_X37_Y5_N24
\alu_i|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~3_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((!\cu_alu|Mux23~9_combout\ & !\alu_i|Add0~30_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\cu_alu|Mux27~8_combout\ & (\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Add0~30_combout\,
	combout => \alu_i|Mux16~3_combout\);

-- Location: LCCOMB_X36_Y5_N26
\alu_i|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~4_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & ((\alu_i|Equal0~12_combout\) # ((!\reg_pipeline|r_y_mem|sREG[8]~81_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[8]~63_combout\ & (((\reg_pipeline|r_y_mem|sREG[8]~81_combout\ & 
-- !\alu_i|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~12_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~63_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[8]~81_combout\,
	datad => \alu_i|Mux16~3_combout\,
	combout => \alu_i|Mux16~4_combout\);

-- Location: LCCOMB_X44_Y6_N0
\alu_i|sSHR_s3[15]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s3[15]~21_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHR_s2[19]~45_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s2[15]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s2[19]~45_combout\,
	datad => \alu_i|sSHR_s2[15]~49_combout\,
	combout => \alu_i|sSHR_s3[15]~21_combout\);

-- Location: LCCOMB_X35_Y5_N20
\alu_i|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\alu_i|sSHR_s3[15]~21_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~45_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~45_combout\) # 
-- (!\alu_i|sSRA_s4[31]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s3[15]~21_combout\,
	datab => \alu_i|sSRA_s4[31]~15_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	combout => \alu_i|Mux16~0_combout\);

-- Location: LCCOMB_X35_Y5_N18
\alu_i|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~1_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux16~0_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux16~0_combout\ & ((\alu_i|sSHL_s4[15]~21_combout\))) # (!\alu_i|Mux16~0_combout\ & 
-- (\alu_i|sSHR_s4[31]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[31]~21_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datac => \alu_i|sSHL_s4[15]~21_combout\,
	datad => \alu_i|Mux16~0_combout\,
	combout => \alu_i|Mux16~1_combout\);

-- Location: LCCOMB_X35_Y5_N8
\alu_i|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~80_combout\) # (\alu_i|Mux16~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_y_mem|sREG[2]~80_combout\,
	datad => \alu_i|Mux16~1_combout\,
	combout => \alu_i|Mux16~2_combout\);

-- Location: LCCOMB_X36_Y5_N28
\alu_i|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~5_combout\ = (\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & ((\alu_i|Mux16~4_combout\ & (\alu_i|sSHR_s3[23]~20_combout\)) # (!\alu_i|Mux16~4_combout\ & ((\alu_i|Mux16~2_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[8]~62_combout\ & 
-- (((\alu_i|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s3[23]~20_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[8]~62_combout\,
	datac => \alu_i|Mux16~4_combout\,
	datad => \alu_i|Mux16~2_combout\,
	combout => \alu_i|Mux16~5_combout\);

-- Location: LCCOMB_X36_Y5_N18
\alu_i|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~6_combout\ = (!\alu_i|Mux23~7_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & (\alu_i|Add1~30_combout\)) # (!\reg_pipeline|r_y_mem|sREG[8]~64_combout\ & ((\alu_i|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~64_combout\,
	datab => \alu_i|Add1~30_combout\,
	datac => \alu_i|Mux23~7_combout\,
	datad => \alu_i|Mux16~5_combout\,
	combout => \alu_i|Mux16~6_combout\);

-- Location: LCCOMB_X36_Y5_N30
\alu_i|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux16~10_combout\ = (\alu_i|Mux16~6_combout\) # ((\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux16~9_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux16~9_combout\,
	datad => \alu_i|Mux16~6_combout\,
	combout => \alu_i|Mux16~10_combout\);

-- Location: FF_X36_Y5_N31
\reg_pipeline|r_y_mem|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux16~10_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(15));

-- Location: FF_X33_Y11_N27
\reg_pipeline|r_y_wb|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(15),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(15));

-- Location: LCCOMB_X33_Y11_N26
\Add0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~92_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(15))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_d_wb|sREG\(15),
	datac => \reg_pipeline|r_y_wb|sREG\(15),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~92_combout\);

-- Location: LCCOMB_X43_Y11_N28
\Add0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~93_combout\ = (\cu_wb|Mux22~11_combout\ & (\Add0~92_combout\)) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\Add0~92_combout\)) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~92_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \cu_wb|Mux23~10_combout\,
	datad => \Add0~26_combout\,
	combout => \Add0~93_combout\);

-- Location: FF_X43_Y13_N23
\regf_i|r7_i|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~93_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(15));

-- Location: LCCOMB_X43_Y15_N12
\regf_i|Mux47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux47~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(15)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(15) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(15),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(15),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux47~0_combout\);

-- Location: LCCOMB_X43_Y13_N8
\regf_i|Mux47~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux47~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux47~0_combout\ & (\regf_i|r7_i|sREG\(15))) # (!\regf_i|Mux47~0_combout\ & ((\regf_i|r5_i|sREG\(15)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|r7_i|sREG\(15),
	datac => \regf_i|r5_i|sREG\(15),
	datad => \regf_i|Mux47~0_combout\,
	combout => \regf_i|Mux47~1_combout\);

-- Location: LCCOMB_X44_Y14_N2
\regf_i|Mux47~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux47~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(15))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r1_i|sREG\(15),
	datac => \regf_i|r0_i|sREG\(15),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux47~2_combout\);

-- Location: LCCOMB_X43_Y14_N8
\regf_i|Mux47~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux47~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux47~2_combout\ & (\regf_i|r3_i|sREG\(15))) # (!\regf_i|Mux47~2_combout\ & ((\regf_i|r2_i|sREG\(15)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r3_i|sREG\(15),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r2_i|sREG\(15),
	datad => \regf_i|Mux47~2_combout\,
	combout => \regf_i|Mux47~3_combout\);

-- Location: LCCOMB_X44_Y10_N6
\regf_i|Mux47~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux47~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux47~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux47~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux47~1_combout\,
	datac => \regf_i|Mux47~3_combout\,
	datad => \reg_pipeline|r_ir_rf|sREG\(18),
	combout => \regf_i|Mux47~4_combout\);

-- Location: FF_X44_Y10_N7
\reg_pipeline|r_a_alu|sREG[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux47~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(15));

-- Location: LCCOMB_X44_Y7_N20
\alu_i|sSHL_s2[16]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[16]~27_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(13)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(15),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_a_alu|sREG\(13),
	combout => \alu_i|sSHL_s2[16]~27_combout\);

-- Location: LCCOMB_X44_Y7_N2
\alu_i|sSHL_s2[15]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s2[15]~28_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHL_s2[15]~25_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHL_s2[16]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHL_s2[16]~27_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHL_s2[15]~25_combout\,
	combout => \alu_i|sSHL_s2[15]~28_combout\);

-- Location: LCCOMB_X41_Y7_N2
\alu_i|sSHL_s3[15]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s3[15]~7_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHL_s2[11]~20_combout\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\alu_i|sSHL_s2[15]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHL_s2[15]~28_combout\,
	datad => \alu_i|sSHL_s2[11]~20_combout\,
	combout => \alu_i|sSHL_s3[15]~7_combout\);

-- Location: LCCOMB_X41_Y7_N28
\alu_i|sSHL_s4[15]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHL_s4[15]~21_combout\ = (\alu_i|sSHL_s4[15]~20_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHL_s3[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datac => \alu_i|sSHL_s4[15]~20_combout\,
	datad => \alu_i|sSHL_s3[15]~7_combout\,
	combout => \alu_i|sSHL_s4[15]~21_combout\);

-- Location: LCCOMB_X46_Y7_N0
\alu_i|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & (((!\alu_i|sSHL_s4[2]~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|sSHL_s4[2]~2_combout\ & (\reg_pipeline|r_a_alu|sREG\(30))) # (!\alu_i|sSHL_s4[2]~2_combout\ 
-- & ((\alu_i|sSHL_s2[27]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(30),
	datab => \alu_i|sSHL_s2[27]~52_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datad => \alu_i|sSHL_s4[2]~2_combout\,
	combout => \alu_i|Mux0~2_combout\);

-- Location: LCCOMB_X46_Y7_N10
\alu_i|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~3_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|Mux0~2_combout\ & ((\alu_i|sSHL_s3[23]~15_combout\))) # (!\alu_i|Mux0~2_combout\ & (\alu_i|sSHL_s1[29]~4_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & 
-- (((\alu_i|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s1[29]~4_combout\,
	datab => \alu_i|sSHL_s3[23]~15_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datad => \alu_i|Mux0~2_combout\,
	combout => \alu_i|Mux0~3_combout\);

-- Location: LCCOMB_X42_Y7_N12
\alu_i|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~4_combout\ = (\alu_i|Mux31~25_combout\ & ((\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & (\alu_i|sSHL_s4[15]~21_combout\)) # (!\reg_pipeline|r_y_mem|sREG[29]~73_combout\ & ((\alu_i|Mux0~3_combout\))))) # (!\alu_i|Mux31~25_combout\ & 
-- (((\reg_pipeline|r_y_mem|sREG[29]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~25_combout\,
	datab => \alu_i|sSHL_s4[15]~21_combout\,
	datac => \alu_i|Mux0~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[29]~73_combout\,
	combout => \alu_i|Mux0~4_combout\);

-- Location: LCCOMB_X42_Y7_N14
\alu_i|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~6_combout\ = (\alu_i|Mux31~25_combout\ & (((\alu_i|Mux0~4_combout\)))) # (!\alu_i|Mux31~25_combout\ & ((\alu_i|Mux0~4_combout\ & (\alu_i|Mux0~5_combout\)) # (!\alu_i|Mux0~4_combout\ & ((\alu_i|Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux0~5_combout\,
	datab => \alu_i|Mux31~25_combout\,
	datac => \alu_i|Mux0~1_combout\,
	datad => \alu_i|Mux0~4_combout\,
	combout => \alu_i|Mux0~6_combout\);

-- Location: LCCOMB_X41_Y9_N30
\alu_i|Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~62_combout\ = \reg_pipeline|r_a_alu|sREG\(31) $ (\alu_i|Add1~61\ $ (!\reg_pipeline|r_b_alu|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datad => \reg_pipeline|r_b_alu|sREG\(31),
	cin => \alu_i|Add1~61\,
	combout => \alu_i|Add1~62_combout\);

-- Location: LCCOMB_X42_Y9_N30
\alu_i|Add0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~62_combout\ = \reg_pipeline|r_b_alu|sREG\(31) $ (\alu_i|Add0~61\ $ (\reg_pipeline|r_a_alu|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(31),
	datad => \reg_pipeline|r_a_alu|sREG\(31),
	cin => \alu_i|Add0~61\,
	combout => \alu_i|Add0~62_combout\);

-- Location: LCCOMB_X42_Y7_N24
\alu_i|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & ((\cu_alu|Mux22~7_combout\) # ((\alu_i|Add1~62_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & (!\cu_alu|Mux22~7_combout\ & ((\alu_i|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~47_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \alu_i|Add1~62_combout\,
	datad => \alu_i|Add0~62_combout\,
	combout => \alu_i|Mux0~7_combout\);

-- Location: LCCOMB_X42_Y7_N10
\alu_i|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~8_combout\ = (\reg_pipeline|r_y_mem|sREG[29]~85_combout\ & ((\alu_i|Mux0~7_combout\ & (\alu_i|Equal0~24_combout\)) # (!\alu_i|Mux0~7_combout\ & ((\alu_i|Mux0~6_combout\))))) # (!\reg_pipeline|r_y_mem|sREG[29]~85_combout\ & 
-- (((\alu_i|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[29]~85_combout\,
	datab => \alu_i|Equal0~24_combout\,
	datac => \alu_i|Mux0~6_combout\,
	datad => \alu_i|Mux0~7_combout\,
	combout => \alu_i|Mux0~8_combout\);

-- Location: LCCOMB_X42_Y7_N28
\alu_i|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & ((\alu_i|Mux0~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & (!\alu_i|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux28~2_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~42_combout\,
	datad => \alu_i|Mux0~8_combout\,
	combout => \alu_i|Mux0~9_combout\);

-- Location: LCCOMB_X42_Y7_N6
\alu_i|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~10_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~77_combout\ & ((\alu_i|sOutput~1_combout\) # ((!\reg_pipeline|r_y_mem|sREG[30]~79_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[30]~77_combout\ & (((\reg_pipeline|r_y_mem|sREG[30]~79_combout\ & 
-- \alu_i|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[30]~77_combout\,
	datab => \alu_i|sOutput~1_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[30]~79_combout\,
	datad => \alu_i|Mux0~9_combout\,
	combout => \alu_i|Mux0~10_combout\);

-- Location: LCCOMB_X42_Y7_N20
\alu_i|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~11_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~78_combout\ & ((\reg_pipeline|r_b_alu|sREG\(31) & (\reg_pipeline|r_a_alu|sREG\(31))) # (!\reg_pipeline|r_b_alu|sREG\(31) & (!\reg_pipeline|r_a_alu|sREG\(31) & \alu_i|Mux0~10_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[30]~78_combout\ & (((\alu_i|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(31),
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datac => \reg_pipeline|r_y_mem|sREG[30]~78_combout\,
	datad => \alu_i|Mux0~10_combout\,
	combout => \alu_i|Mux0~11_combout\);

-- Location: LCCOMB_X42_Y7_N30
\alu_i|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux0~12_combout\ = (\reg_pipeline|r_y_mem|sREG[30]~76_combout\ & (\reg_pipeline|r_a_alu|sREG\(31))) # (!\reg_pipeline|r_y_mem|sREG[30]~76_combout\ & (((\alu_i|Mux0~0_combout\) # (\alu_i|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[30]~76_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datac => \alu_i|Mux0~0_combout\,
	datad => \alu_i|Mux0~11_combout\,
	combout => \alu_i|Mux0~12_combout\);

-- Location: FF_X42_Y7_N31
\reg_pipeline|r_y_mem|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux0~12_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(31));

-- Location: FF_X41_Y11_N1
\reg_pipeline|r_y_wb|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(31),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(31));

-- Location: LCCOMB_X41_Y11_N0
\Add0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (\cu_wb|Mux22~11_combout\ & (\reg_pipeline|r_d_wb|sREG\(31))) # (!\cu_wb|Mux22~11_combout\ & ((\reg_pipeline|r_y_wb|sREG\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_d_wb|sREG\(31),
	datac => \reg_pipeline|r_y_wb|sREG\(31),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~60_combout\);

-- Location: LCCOMB_X41_Y12_N30
\Add0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~61_combout\ = (\cu_wb|Mux22~11_combout\ & (((\Add0~60_combout\)))) # (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\Add0~60_combout\))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \Add0~58_combout\,
	datad => \Add0~60_combout\,
	combout => \Add0~61_combout\);

-- Location: FF_X41_Y15_N31
\regf_i|r0_i|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~61_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r0_i|sREG\(31));

-- Location: LCCOMB_X41_Y15_N30
\regf_i|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux31~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r1_i|sREG\(31)))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- (\regf_i|r0_i|sREG\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r0_i|sREG\(31),
	datad => \regf_i|r1_i|sREG\(31),
	combout => \regf_i|Mux31~2_combout\);

-- Location: LCCOMB_X41_Y14_N18
\regf_i|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux31~3_combout\ = (\regf_i|Mux31~2_combout\ & ((\regf_i|r3_i|sREG\(31)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux31~2_combout\ & (((\regf_i|r2_i|sREG\(31) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux31~2_combout\,
	datab => \regf_i|r3_i|sREG\(31),
	datac => \regf_i|r2_i|sREG\(31),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux31~3_combout\);

-- Location: LCCOMB_X38_Y15_N8
\regf_i|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux31~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r6_i|sREG\(31)) # (\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (\regf_i|r4_i|sREG\(31) & ((!\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r4_i|sREG\(31),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r6_i|sREG\(31),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux31~0_combout\);

-- Location: LCCOMB_X42_Y15_N18
\regf_i|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux31~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux31~0_combout\ & (\regf_i|r7_i|sREG\(31))) # (!\regf_i|Mux31~0_combout\ & ((\regf_i|r5_i|sREG\(31)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(31),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(31),
	datad => \regf_i|Mux31~0_combout\,
	combout => \regf_i|Mux31~1_combout\);

-- Location: LCCOMB_X43_Y11_N12
\regf_i|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux31~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux31~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regf_i|Mux31~3_combout\,
	datac => \reg_pipeline|r_ir_rf|sREG\(18),
	datad => \regf_i|Mux31~1_combout\,
	combout => \regf_i|Mux31~4_combout\);

-- Location: FF_X43_Y11_N13
\reg_pipeline|r_a_alu|sREG[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux31~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(31));

-- Location: LCCOMB_X42_Y5_N30
\alu_i|sSRA_s4[29]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s4[29]~2_combout\ = (!\alu_i|sSHR_s2[29]~26_combout\ & ((!\reg_pipeline|r_a_alu|sREG\(31)) # (!\reg_pipeline|r_b_alu|sREG\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datad => \alu_i|sSHR_s2[29]~26_combout\,
	combout => \alu_i|sSRA_s4[29]~2_combout\);

-- Location: LCCOMB_X42_Y5_N4
\alu_i|sSRA_s3[25]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSRA_s3[25]~0_combout\ = (\alu_i|sSHR_s3[25]~4_combout\) # ((!\alu_i|sSRA_s4[29]~2_combout\ & \reg_pipeline|r_b_alu|sREG\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[29]~2_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s3[25]~4_combout\,
	combout => \alu_i|sSRA_s3[25]~0_combout\);

-- Location: LCCOMB_X41_Y5_N2
\alu_i|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(4) & ((\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|sSRA_s3[25]~0_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s3[17]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \alu_i|sSRA_s3[25]~0_combout\,
	datad => \alu_i|sSHR_s3[17]~5_combout\,
	combout => \alu_i|Mux30~4_combout\);

-- Location: LCCOMB_X41_Y5_N20
\alu_i|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~5_combout\ = (\cu_alu|Mux23~9_combout\ & (\alu_i|Equal0~0_combout\ & ((!\cu_alu|Mux27~8_combout\)))) # (!\cu_alu|Mux23~9_combout\ & (((\alu_i|Mux30~4_combout\) # (!\cu_alu|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~0_combout\,
	datab => \alu_i|Mux30~4_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \cu_alu|Mux27~8_combout\,
	combout => \alu_i|Mux30~5_combout\);

-- Location: LCCOMB_X41_Y5_N30
\alu_i|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~6_combout\ = (\cu_alu|Mux26~5_combout\ & ((\alu_i|Mux30~5_combout\) # (\cu_alu|Mux23~9_combout\ $ (\cu_alu|Mux25~8_combout\)))) # (!\cu_alu|Mux26~5_combout\ & (\cu_alu|Mux23~9_combout\ $ ((\cu_alu|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \cu_alu|Mux26~5_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \alu_i|Mux30~5_combout\,
	combout => \alu_i|Mux30~6_combout\);

-- Location: LCCOMB_X42_Y4_N8
\alu_i|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~2_combout\ = (\cu_alu|Mux23~9_combout\) # ((\alu_i|sSHR_s4[17]~6_combout\ & (\reg_pipeline|r_b_alu|sREG\(4) & !\cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \alu_i|sSHR_s4[17]~6_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux30~2_combout\);

-- Location: LCCOMB_X43_Y10_N30
\alu_i|sSHR_s1[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s1[5]~4_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(6)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(5),
	datac => \reg_pipeline|r_a_alu|sREG\(6),
	datad => \reg_pipeline|r_b_alu|sREG\(0),
	combout => \alu_i|sSHR_s1[5]~4_combout\);

-- Location: LCCOMB_X43_Y9_N16
\alu_i|sSHR_s2[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[5]~19_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(8)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datac => \reg_pipeline|r_a_alu|sREG\(7),
	datad => \reg_pipeline|r_a_alu|sREG\(8),
	combout => \alu_i|sSHR_s2[5]~19_combout\);

-- Location: LCCOMB_X43_Y9_N2
\alu_i|sSHR_s2[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[5]~20_combout\ = (\alu_i|sSHR_s2[5]~19_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHR_s1[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHR_s1[5]~4_combout\,
	datad => \alu_i|sSHR_s2[5]~19_combout\,
	combout => \alu_i|sSHR_s2[5]~20_combout\);

-- Location: LCCOMB_X43_Y6_N12
\alu_i|sSHR_s1[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s1[3]~3_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(4))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_a_alu|sREG\(4),
	datac => \reg_pipeline|r_a_alu|sREG\(3),
	combout => \alu_i|sSHR_s1[3]~3_combout\);

-- Location: LCCOMB_X43_Y6_N22
\alu_i|sSHR_s5[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s5[1]~0_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(2)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_b_alu|sREG\(1),
	combout => \alu_i|sSHR_s5[1]~0_combout\);

-- Location: LCCOMB_X43_Y6_N30
\alu_i|sSHR_s5[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s5[1]~1_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|sSHR_s5[1]~0_combout\) # ((\alu_i|sSHR_s1[3]~3_combout\ & \reg_pipeline|r_b_alu|sREG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s1[3]~3_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHR_s5[1]~0_combout\,
	datad => \reg_pipeline|r_b_alu|sREG\(2),
	combout => \alu_i|sSHR_s5[1]~1_combout\);

-- Location: LCCOMB_X43_Y5_N20
\alu_i|sSHR_s5[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s5[1]~2_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|sSHR_s5[1]~1_combout\) # ((\alu_i|sSHR_s2[5]~20_combout\ & \reg_pipeline|r_b_alu|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \alu_i|sSHR_s2[5]~20_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|sSHR_s5[1]~1_combout\,
	combout => \alu_i|sSHR_s5[1]~2_combout\);

-- Location: LCCOMB_X43_Y5_N4
\alu_i|sSHR_s5[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s5[1]~3_combout\ = (!\reg_pipeline|r_b_alu|sREG\(4) & ((\alu_i|sSHR_s5[1]~2_combout\) # ((\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHR_s3[9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \alu_i|sSHR_s3[9]~3_combout\,
	datad => \alu_i|sSHR_s5[1]~2_combout\,
	combout => \alu_i|sSHR_s5[1]~3_combout\);

-- Location: LCCOMB_X41_Y5_N4
\alu_i|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~0_combout\ = (!\reg_pipeline|r_b_alu|sREG\(4) & (!\reg_pipeline|r_b_alu|sREG\(1) & (\alu_i|sSHL_s4[2]~2_combout\ & \alu_i|sSHL_s1[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHL_s4[2]~2_combout\,
	datad => \alu_i|sSHL_s1[1]~0_combout\,
	combout => \alu_i|Mux30~0_combout\);

-- Location: LCCOMB_X42_Y4_N18
\alu_i|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~1_combout\ = (!\cu_alu|Mux26~5_combout\ & ((\cu_alu|Mux23~9_combout\) # ((!\cu_alu|Mux27~8_combout\ & \alu_i|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux30~0_combout\,
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux30~1_combout\);

-- Location: LCCOMB_X42_Y4_N10
\alu_i|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~3_combout\ = (\alu_i|Mux30~1_combout\) # ((\cu_alu|Mux27~8_combout\ & ((\alu_i|Mux30~2_combout\) # (\alu_i|sSHR_s5[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \alu_i|Mux30~2_combout\,
	datac => \alu_i|sSHR_s5[1]~3_combout\,
	datad => \alu_i|Mux30~1_combout\,
	combout => \alu_i|Mux30~3_combout\);

-- Location: LCCOMB_X42_Y4_N28
\alu_i|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~7_combout\ = (\cu_alu|Mux22~7_combout\ & (!\cu_alu|Mux24~8_combout\ & ((\alu_i|Mux30~6_combout\) # (\alu_i|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux30~6_combout\,
	datad => \alu_i|Mux30~3_combout\,
	combout => \alu_i|Mux30~7_combout\);

-- Location: LCCOMB_X42_Y4_N0
\alu_i|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux30~13_combout\ = (\alu_i|Mux30~10_combout\) # ((\alu_i|Mux30~7_combout\) # ((!\cu_alu|Mux22~7_combout\ & \alu_i|Mux30~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \alu_i|Mux30~10_combout\,
	datac => \alu_i|Mux30~12_combout\,
	datad => \alu_i|Mux30~7_combout\,
	combout => \alu_i|Mux30~13_combout\);

-- Location: FF_X42_Y4_N1
\reg_pipeline|r_y_mem|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux30~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(1));

-- Location: FF_X36_Y13_N9
\reg_pipeline|r_y_wb|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(1));

-- Location: LCCOMB_X36_Y13_N8
\Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\reg_pipeline|r_y_wb|sREG\(1)))) # (!\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a30\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(1),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Mux30~0_combout\);

-- Location: FF_X46_Y14_N17
\reg_pipeline|r_d_alu|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[1]~3_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(1));

-- Location: LCCOMB_X36_Y13_N28
\reg_pipeline|r_d_mem|sREG[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[1]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(1),
	combout => \reg_pipeline|r_d_mem|sREG[1]~feeder_combout\);

-- Location: FF_X36_Y13_N29
\reg_pipeline|r_d_mem|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(1));

-- Location: LCCOMB_X34_Y12_N18
\data_i|rMEM[29][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[29][1]~feeder_combout\);

-- Location: FF_X34_Y12_N19
\data_i|rMEM[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][1]~q\);

-- Location: FF_X33_Y12_N23
\data_i|rMEM[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][1]~q\);

-- Location: FF_X33_Y9_N21
\data_i|rMEM[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][1]~q\);

-- Location: FF_X33_Y9_N23
\data_i|rMEM[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][1]~q\);

-- Location: LCCOMB_X33_Y9_N22
\data_i|oRD[1]~1366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1366_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[13][1]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[9][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[13][1]~q\,
	datac => \data_i|rMEM[9][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[1]~1366_combout\);

-- Location: LCCOMB_X33_Y12_N22
\data_i|oRD[1]~1367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1367_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1366_combout\ & (\data_i|rMEM[29][1]~q\)) # (!\data_i|oRD[1]~1366_combout\ & ((\data_i|rMEM[25][1]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[29][1]~q\,
	datac => \data_i|rMEM[25][1]~q\,
	datad => \data_i|oRD[1]~1366_combout\,
	combout => \data_i|oRD[1]~1367_combout\);

-- Location: LCCOMB_X34_Y9_N20
\data_i|rMEM[24][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[24][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[24][1]~feeder_combout\);

-- Location: FF_X34_Y9_N21
\data_i|rMEM[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[24][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][1]~q\);

-- Location: FF_X30_Y7_N3
\data_i|rMEM[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][1]~q\);

-- Location: FF_X30_Y7_N17
\data_i|rMEM[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][1]~q\);

-- Location: FF_X31_Y7_N23
\data_i|rMEM[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][1]~q\);

-- Location: LCCOMB_X31_Y7_N22
\data_i|oRD[1]~1370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1370_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[12][1]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[8][1]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[12][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[8][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1370_combout\);

-- Location: LCCOMB_X30_Y7_N2
\data_i|oRD[1]~1371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1371_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1370_combout\ & ((\data_i|rMEM[28][1]~q\))) # (!\data_i|oRD[1]~1370_combout\ & (\data_i|rMEM[24][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[24][1]~q\,
	datac => \data_i|rMEM[28][1]~q\,
	datad => \data_i|oRD[1]~1370_combout\,
	combout => \data_i|oRD[1]~1371_combout\);

-- Location: LCCOMB_X32_Y12_N18
\data_i|rMEM[26][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[26][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[26][1]~feeder_combout\);

-- Location: FF_X32_Y12_N19
\data_i|rMEM[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[26][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][1]~q\);

-- Location: FF_X36_Y14_N13
\data_i|rMEM[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][1]~q\);

-- Location: FF_X34_Y14_N5
\data_i|rMEM[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][1]~q\);

-- Location: FF_X36_Y14_N19
\data_i|rMEM[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][1]~q\);

-- Location: LCCOMB_X36_Y14_N18
\data_i|oRD[1]~1368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1368_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][1]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][1]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][1]~q\,
	datac => \data_i|rMEM[10][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1368_combout\);

-- Location: LCCOMB_X36_Y14_N12
\data_i|oRD[1]~1369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1369_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1368_combout\ & ((\data_i|rMEM[30][1]~q\))) # (!\data_i|oRD[1]~1368_combout\ & (\data_i|rMEM[26][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[26][1]~q\,
	datac => \data_i|rMEM[30][1]~q\,
	datad => \data_i|oRD[1]~1368_combout\,
	combout => \data_i|oRD[1]~1369_combout\);

-- Location: LCCOMB_X29_Y10_N2
\data_i|oRD[1]~1372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1372_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[1]~1369_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[1]~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[1]~1371_combout\,
	datad => \data_i|oRD[1]~1369_combout\,
	combout => \data_i|oRD[1]~1372_combout\);

-- Location: FF_X28_Y8_N27
\data_i|rMEM[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][1]~q\);

-- Location: FF_X28_Y8_N13
\data_i|rMEM[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][1]~q\);

-- Location: FF_X17_Y8_N5
\data_i|rMEM[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][1]~q\);

-- Location: FF_X17_Y8_N7
\data_i|rMEM[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][1]~q\);

-- Location: LCCOMB_X17_Y8_N6
\data_i|oRD[1]~1373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1373_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][1]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][1]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][1]~q\,
	datac => \data_i|rMEM[11][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1373_combout\);

-- Location: LCCOMB_X28_Y8_N12
\data_i|oRD[1]~1374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1374_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1373_combout\ & ((\data_i|rMEM[31][1]~q\))) # (!\data_i|oRD[1]~1373_combout\ & (\data_i|rMEM[27][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[31][1]~q\,
	datad => \data_i|oRD[1]~1373_combout\,
	combout => \data_i|oRD[1]~1374_combout\);

-- Location: LCCOMB_X29_Y10_N12
\data_i|oRD[1]~1375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1375_combout\ = (\data_i|oRD[1]~1372_combout\ & (((\data_i|oRD[1]~1374_combout\) # (!\reg_pipeline|r_y_mem|sREG\(2))))) # (!\data_i|oRD[1]~1372_combout\ & (\data_i|oRD[1]~1367_combout\ & (\reg_pipeline|r_y_mem|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[1]~1367_combout\,
	datab => \data_i|oRD[1]~1372_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[1]~1374_combout\,
	combout => \data_i|oRD[1]~1375_combout\);

-- Location: FF_X26_Y6_N31
\data_i|rMEM[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][1]~q\);

-- Location: FF_X27_Y6_N13
\data_i|rMEM[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][1]~q\);

-- Location: FF_X22_Y6_N7
\data_i|rMEM[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][1]~q\);

-- Location: FF_X22_Y6_N25
\data_i|rMEM[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][1]~q\);

-- Location: LCCOMB_X22_Y6_N6
\data_i|oRD[1]~1393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1393_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[7][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[6][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[6][1]~q\,
	datad => \data_i|rMEM[7][1]~q\,
	combout => \data_i|oRD[1]~1393_combout\);

-- Location: LCCOMB_X27_Y6_N12
\data_i|oRD[1]~1394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1394_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1393_combout\ & ((\data_i|rMEM[23][1]~q\))) # (!\data_i|oRD[1]~1393_combout\ & (\data_i|rMEM[22][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[22][1]~q\,
	datac => \data_i|rMEM[23][1]~q\,
	datad => \data_i|oRD[1]~1393_combout\,
	combout => \data_i|oRD[1]~1394_combout\);

-- Location: FF_X30_Y6_N11
\data_i|rMEM[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][1]~q\);

-- Location: FF_X29_Y6_N27
\data_i|rMEM[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][1]~q\);

-- Location: FF_X30_Y9_N31
\data_i|rMEM[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][1]~q\);

-- Location: FF_X29_Y5_N27
\data_i|rMEM[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][1]~q\);

-- Location: LCCOMB_X30_Y9_N30
\data_i|oRD[1]~1388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1388_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[5][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[4][1]~q\,
	datad => \data_i|rMEM[5][1]~q\,
	combout => \data_i|oRD[1]~1388_combout\);

-- Location: LCCOMB_X29_Y6_N26
\data_i|oRD[1]~1389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1389_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1388_combout\ & ((\data_i|rMEM[21][1]~q\))) # (!\data_i|oRD[1]~1388_combout\ & (\data_i|rMEM[20][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[21][1]~q\,
	datad => \data_i|oRD[1]~1388_combout\,
	combout => \data_i|oRD[1]~1389_combout\);

-- Location: LCCOMB_X34_Y9_N14
\data_i|rMEM[16][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[16][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[16][1]~feeder_combout\);

-- Location: FF_X34_Y9_N15
\data_i|rMEM[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[16][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][1]~q\);

-- Location: FF_X33_Y8_N15
\data_i|rMEM[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][1]~q\);

-- Location: LCCOMB_X32_Y5_N6
\data_i|rMEM[0][1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[0][1]~0_combout\ = !\reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[0][1]~0_combout\);

-- Location: FF_X32_Y5_N7
\data_i|rMEM[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[0][1]~0_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][1]~q\);

-- Location: FF_X32_Y5_N9
\data_i|rMEM[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][1]~q\);

-- Location: LCCOMB_X32_Y5_N8
\data_i|oRD[1]~1390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1390_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[1][1]~q\) # (\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\data_i|rMEM[0][1]~q\ & ((!\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[0][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[1][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1390_combout\);

-- Location: LCCOMB_X33_Y8_N14
\data_i|oRD[1]~1391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1391_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1390_combout\ & ((\data_i|rMEM[17][1]~q\))) # (!\data_i|oRD[1]~1390_combout\ & (\data_i|rMEM[16][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[16][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[17][1]~q\,
	datad => \data_i|oRD[1]~1390_combout\,
	combout => \data_i|oRD[1]~1391_combout\);

-- Location: LCCOMB_X29_Y10_N26
\data_i|oRD[1]~1392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1392_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[1]~1389_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[1]~1391_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[1]~1389_combout\,
	datad => \data_i|oRD[1]~1391_combout\,
	combout => \data_i|oRD[1]~1392_combout\);

-- Location: FF_X17_Y13_N15
\data_i|rMEM[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][1]~q\);

-- Location: FF_X17_Y13_N13
\data_i|rMEM[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][1]~q\);

-- Location: FF_X16_Y13_N21
\data_i|rMEM[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][1]~q\);

-- Location: FF_X16_Y13_N11
\data_i|rMEM[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][1]~q\);

-- Location: LCCOMB_X16_Y13_N10
\data_i|oRD[1]~1386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1386_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[3][1]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[2][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[3][1]~q\,
	datac => \data_i|rMEM[2][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[1]~1386_combout\);

-- Location: LCCOMB_X17_Y13_N12
\data_i|oRD[1]~1387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1387_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1386_combout\ & ((\data_i|rMEM[19][1]~q\))) # (!\data_i|oRD[1]~1386_combout\ & (\data_i|rMEM[18][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[18][1]~q\,
	datac => \data_i|rMEM[19][1]~q\,
	datad => \data_i|oRD[1]~1386_combout\,
	combout => \data_i|oRD[1]~1387_combout\);

-- Location: LCCOMB_X29_Y10_N8
\data_i|oRD[1]~1395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1395_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[1]~1392_combout\ & (\data_i|oRD[1]~1394_combout\)) # (!\data_i|oRD[1]~1392_combout\ & ((\data_i|oRD[1]~1387_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[1]~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[1]~1394_combout\,
	datac => \data_i|oRD[1]~1392_combout\,
	datad => \data_i|oRD[1]~1387_combout\,
	combout => \data_i|oRD[1]~1395_combout\);

-- Location: FF_X24_Y9_N13
\data_i|rMEM[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][1]~q\);

-- Location: FF_X26_Y6_N21
\data_i|rMEM[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][1]~q\);

-- Location: LCCOMB_X22_Y7_N6
\data_i|rMEM[38][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[38][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[38][1]~feeder_combout\);

-- Location: FF_X22_Y7_N7
\data_i|rMEM[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[38][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][1]~q\);

-- Location: FF_X30_Y9_N9
\data_i|rMEM[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][1]~q\);

-- Location: LCCOMB_X30_Y9_N8
\data_i|oRD[1]~1376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1376_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[38][1]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[36][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[36][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[1]~1376_combout\);

-- Location: LCCOMB_X26_Y6_N20
\data_i|oRD[1]~1377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1377_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1376_combout\ & ((\data_i|rMEM[54][1]~q\))) # (!\data_i|oRD[1]~1376_combout\ & (\data_i|rMEM[52][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[52][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][1]~q\,
	datad => \data_i|oRD[1]~1376_combout\,
	combout => \data_i|oRD[1]~1377_combout\);

-- Location: FF_X20_Y7_N21
\data_i|rMEM[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][1]~q\);

-- Location: FF_X20_Y7_N7
\data_i|rMEM[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][1]~q\);

-- Location: LCCOMB_X20_Y7_N6
\data_i|oRD[1]~1383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1383_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][1]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][1]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[39][1]~q\,
	datac => \data_i|rMEM[37][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1383_combout\);

-- Location: LCCOMB_X25_Y7_N4
\data_i|rMEM[53][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[53][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[53][1]~feeder_combout\);

-- Location: FF_X25_Y7_N5
\data_i|rMEM[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[53][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][1]~q\);

-- Location: FF_X25_Y7_N11
\data_i|rMEM[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][1]~q\);

-- Location: LCCOMB_X25_Y7_N10
\data_i|oRD[1]~1384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1384_combout\ = (\data_i|oRD[1]~1383_combout\ & (((\data_i|rMEM[55][1]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[1]~1383_combout\ & (\data_i|rMEM[53][1]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[1]~1383_combout\,
	datab => \data_i|rMEM[53][1]~q\,
	datac => \data_i|rMEM[55][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1384_combout\);

-- Location: FF_X20_Y12_N1
\data_i|rMEM[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][1]~q\);

-- Location: FF_X22_Y13_N7
\data_i|rMEM[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][1]~q\);

-- Location: FF_X21_Y13_N5
\data_i|rMEM[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][1]~q\);

-- Location: FF_X21_Y13_N15
\data_i|rMEM[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][1]~q\);

-- Location: LCCOMB_X21_Y13_N14
\data_i|oRD[1]~1378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1378_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[35][1]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[33][1]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[35][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[33][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1378_combout\);

-- Location: LCCOMB_X22_Y13_N6
\data_i|oRD[1]~1379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1379_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1378_combout\ & ((\data_i|rMEM[51][1]~q\))) # (!\data_i|oRD[1]~1378_combout\ & (\data_i|rMEM[49][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[49][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[51][1]~q\,
	datad => \data_i|oRD[1]~1378_combout\,
	combout => \data_i|oRD[1]~1379_combout\);

-- Location: LCCOMB_X27_Y10_N0
\data_i|rMEM[50][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[50][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[50][1]~feeder_combout\);

-- Location: FF_X27_Y10_N1
\data_i|rMEM[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[50][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][1]~q\);

-- Location: FF_X24_Y9_N3
\data_i|rMEM[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][1]~q\);

-- Location: LCCOMB_X21_Y9_N24
\data_i|rMEM[34][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[34][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[34][1]~feeder_combout\);

-- Location: FF_X21_Y9_N25
\data_i|rMEM[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[34][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][1]~q\);

-- Location: FF_X22_Y10_N31
\data_i|rMEM[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][1]~q\);

-- Location: LCCOMB_X22_Y10_N30
\data_i|oRD[1]~1380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1380_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][1]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][1]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1380_combout\);

-- Location: LCCOMB_X28_Y10_N10
\data_i|oRD[1]~1381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1381_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1380_combout\ & (\data_i|rMEM[50][1]~q\)) # (!\data_i|oRD[1]~1380_combout\ & ((\data_i|rMEM[48][1]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[50][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[48][1]~q\,
	datad => \data_i|oRD[1]~1380_combout\,
	combout => \data_i|oRD[1]~1381_combout\);

-- Location: LCCOMB_X29_Y10_N6
\data_i|oRD[1]~1382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1382_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[1]~1379_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[1]~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[1]~1379_combout\,
	datad => \data_i|oRD[1]~1381_combout\,
	combout => \data_i|oRD[1]~1382_combout\);

-- Location: LCCOMB_X29_Y10_N24
\data_i|oRD[1]~1385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1385_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[1]~1382_combout\ & ((\data_i|oRD[1]~1384_combout\))) # (!\data_i|oRD[1]~1382_combout\ & (\data_i|oRD[1]~1377_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[1]~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[1]~1377_combout\,
	datac => \data_i|oRD[1]~1384_combout\,
	datad => \data_i|oRD[1]~1382_combout\,
	combout => \data_i|oRD[1]~1385_combout\);

-- Location: LCCOMB_X29_Y10_N22
\data_i|oRD[1]~1396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1396_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|oRD[1]~1385_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|oRD[1]~1395_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[1]~1395_combout\,
	datad => \data_i|oRD[1]~1385_combout\,
	combout => \data_i|oRD[1]~1396_combout\);

-- Location: LCCOMB_X25_Y8_N20
\data_i|rMEM[56][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[56][1]~feeder_combout\);

-- Location: FF_X25_Y8_N21
\data_i|rMEM[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][1]~q\);

-- Location: FF_X29_Y10_N15
\data_i|rMEM[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][1]~q\);

-- Location: FF_X32_Y13_N19
\data_i|rMEM[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][1]~q\);

-- Location: FF_X32_Y13_N29
\data_i|rMEM[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][1]~q\);

-- Location: LCCOMB_X32_Y13_N28
\data_i|oRD[1]~1401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1401_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[41][1]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[40][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[40][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[1]~1401_combout\);

-- Location: LCCOMB_X29_Y10_N14
\data_i|oRD[1]~1402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1402_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1401_combout\ & ((\data_i|rMEM[57][1]~q\))) # (!\data_i|oRD[1]~1401_combout\ & (\data_i|rMEM[56][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[57][1]~q\,
	datad => \data_i|oRD[1]~1401_combout\,
	combout => \data_i|oRD[1]~1402_combout\);

-- Location: LCCOMB_X28_Y12_N14
\data_i|rMEM[60][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[60][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[60][1]~feeder_combout\);

-- Location: FF_X28_Y12_N15
\data_i|rMEM[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[60][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][1]~q\);

-- Location: FF_X29_Y6_N21
\data_i|rMEM[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][1]~q\);

-- Location: LCCOMB_X30_Y17_N28
\data_i|rMEM[45][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[45][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[45][1]~feeder_combout\);

-- Location: FF_X30_Y17_N29
\data_i|rMEM[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[45][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][1]~q\);

-- Location: FF_X26_Y10_N17
\data_i|rMEM[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][1]~q\);

-- Location: LCCOMB_X26_Y10_N16
\data_i|oRD[1]~1399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1399_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[45][1]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[44][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[45][1]~q\,
	datac => \data_i|rMEM[44][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[1]~1399_combout\);

-- Location: LCCOMB_X29_Y6_N20
\data_i|oRD[1]~1400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1400_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1399_combout\ & ((\data_i|rMEM[61][1]~q\))) # (!\data_i|oRD[1]~1399_combout\ & (\data_i|rMEM[60][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[60][1]~q\,
	datac => \data_i|rMEM[61][1]~q\,
	datad => \data_i|oRD[1]~1399_combout\,
	combout => \data_i|oRD[1]~1400_combout\);

-- Location: LCCOMB_X29_Y10_N28
\data_i|oRD[1]~1403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1403_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[1]~1400_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[1]~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[1]~1402_combout\,
	datad => \data_i|oRD[1]~1400_combout\,
	combout => \data_i|oRD[1]~1403_combout\);

-- Location: LCCOMB_X30_Y15_N22
\data_i|rMEM[62][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[62][1]~feeder_combout\);

-- Location: FF_X30_Y15_N23
\data_i|rMEM[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][1]~q\);

-- Location: FF_X26_Y10_N3
\data_i|rMEM[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][1]~q\);

-- Location: LCCOMB_X26_Y4_N6
\data_i|rMEM[47][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[47][1]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(1),
	combout => \data_i|rMEM[47][1]~feeder_combout\);

-- Location: FF_X26_Y4_N7
\data_i|rMEM[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[47][1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][1]~q\);

-- Location: LCCOMB_X26_Y10_N2
\data_i|oRD[1]~1404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1404_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[47][1]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|rMEM[46][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[46][1]~q\,
	datad => \data_i|rMEM[47][1]~q\,
	combout => \data_i|oRD[1]~1404_combout\);

-- Location: FF_X29_Y12_N7
\data_i|rMEM[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][1]~q\);

-- Location: LCCOMB_X29_Y12_N6
\data_i|oRD[1]~1405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1405_combout\ = (\data_i|oRD[1]~1404_combout\ & (((\data_i|rMEM[63][1]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[1]~1404_combout\ & (\data_i|rMEM[62][1]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[62][1]~q\,
	datab => \data_i|oRD[1]~1404_combout\,
	datac => \data_i|rMEM[63][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[1]~1405_combout\);

-- Location: FF_X29_Y14_N23
\data_i|rMEM[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][1]~q\);

-- Location: FF_X29_Y10_N1
\data_i|rMEM[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][1]~q\);

-- Location: FF_X33_Y15_N5
\data_i|rMEM[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][1]~q\);

-- Location: FF_X33_Y15_N19
\data_i|rMEM[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(1),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][1]~q\);

-- Location: LCCOMB_X33_Y15_N18
\data_i|oRD[1]~1397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1397_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[43][1]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[42][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[43][1]~q\,
	datac => \data_i|rMEM[42][1]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[1]~1397_combout\);

-- Location: LCCOMB_X29_Y10_N0
\data_i|oRD[1]~1398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1398_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[1]~1397_combout\ & ((\data_i|rMEM[59][1]~q\))) # (!\data_i|oRD[1]~1397_combout\ & (\data_i|rMEM[58][1]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[1]~1397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[58][1]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[59][1]~q\,
	datad => \data_i|oRD[1]~1397_combout\,
	combout => \data_i|oRD[1]~1398_combout\);

-- Location: LCCOMB_X29_Y10_N18
\data_i|oRD[1]~1406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1406_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[1]~1403_combout\ & (\data_i|oRD[1]~1405_combout\)) # (!\data_i|oRD[1]~1403_combout\ & ((\data_i|oRD[1]~1398_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[1]~1403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[1]~1403_combout\,
	datac => \data_i|oRD[1]~1405_combout\,
	datad => \data_i|oRD[1]~1398_combout\,
	combout => \data_i|oRD[1]~1406_combout\);

-- Location: LCCOMB_X29_Y10_N16
\data_i|oRD[1]~1407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1407_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[1]~1396_combout\ & ((\data_i|oRD[1]~1406_combout\))) # (!\data_i|oRD[1]~1396_combout\ & (\data_i|oRD[1]~1375_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[1]~1396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[1]~1375_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[1]~1396_combout\,
	datad => \data_i|oRD[1]~1406_combout\,
	combout => \data_i|oRD[1]~1407_combout\);

-- Location: LCCOMB_X33_Y10_N28
\data_i|oRD[1]~1439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[1]~1439_combout\ = (\cu_mem|Mux22~0_combout\ & (\cu_mem|Mux23~1_combout\ & \data_i|oRD[1]~1407_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux22~0_combout\,
	datac => \cu_mem|Mux23~1_combout\,
	datad => \data_i|oRD[1]~1407_combout\,
	combout => \data_i|oRD[1]~1439_combout\);

-- Location: FF_X33_Y10_N29
\reg_pipeline|r_d_wb|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[1]~1439_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(1));

-- Location: LCCOMB_X36_Y13_N24
\Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\Mux30~0_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \Mux30~0_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(1),
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X36_Y13_N4
\regf_i|r7_i|sREG[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|r7_i|sREG[1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \regf_i|r7_i|sREG[1]~feeder_combout\);

-- Location: FF_X36_Y13_N5
\regf_i|r7_i|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|r7_i|sREG[1]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(1));

-- Location: LCCOMB_X42_Y17_N20
\regf_i|Mux61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux61~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (\reg_pipeline|r_ir_rf|sREG\(17))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(1)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r4_i|sREG\(1),
	datad => \regf_i|r6_i|sREG\(1),
	combout => \regf_i|Mux61~0_combout\);

-- Location: LCCOMB_X43_Y17_N28
\regf_i|Mux61~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux61~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux61~0_combout\ & (\regf_i|r7_i|sREG\(1))) # (!\regf_i|Mux61~0_combout\ & ((\regf_i|r5_i|sREG\(1)))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(1),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r5_i|sREG\(1),
	datad => \regf_i|Mux61~0_combout\,
	combout => \regf_i|Mux61~1_combout\);

-- Location: LCCOMB_X42_Y16_N28
\regf_i|Mux61~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux61~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (((\regf_i|r1_i|sREG\(1)) # (\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r0_i|sREG\(1) & ((!\reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(1),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(1),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux61~2_combout\);

-- Location: LCCOMB_X43_Y16_N26
\regf_i|Mux61~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux61~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux61~2_combout\ & (\regf_i|r3_i|sREG\(1))) # (!\regf_i|Mux61~2_combout\ & ((\regf_i|r2_i|sREG\(1)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(1),
	datac => \regf_i|r2_i|sREG\(1),
	datad => \regf_i|Mux61~2_combout\,
	combout => \regf_i|Mux61~3_combout\);

-- Location: LCCOMB_X43_Y10_N14
\regf_i|Mux61~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux61~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux61~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux61~1_combout\,
	datad => \regf_i|Mux61~3_combout\,
	combout => \regf_i|Mux61~4_combout\);

-- Location: FF_X43_Y10_N15
\reg_pipeline|r_a_alu|sREG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux61~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(1));

-- Location: LCCOMB_X41_Y10_N4
\alu_i|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add1~4_combout\ = ((\reg_pipeline|r_b_alu|sREG\(2) $ (\reg_pipeline|r_a_alu|sREG\(2) $ (\alu_i|Add1~3\)))) # (GND)
-- \alu_i|Add1~5\ = CARRY((\reg_pipeline|r_b_alu|sREG\(2) & (\reg_pipeline|r_a_alu|sREG\(2) & !\alu_i|Add1~3\)) # (!\reg_pipeline|r_b_alu|sREG\(2) & ((\reg_pipeline|r_a_alu|sREG\(2)) # (!\alu_i|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datad => VCC,
	cin => \alu_i|Add1~3\,
	combout => \alu_i|Add1~4_combout\,
	cout => \alu_i|Add1~5\);

-- Location: LCCOMB_X42_Y10_N4
\alu_i|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~4_combout\ = ((\reg_pipeline|r_b_alu|sREG\(2) $ (\reg_pipeline|r_a_alu|sREG\(2) $ (!\alu_i|Add0~3\)))) # (GND)
-- \alu_i|Add0~5\ = CARRY((\reg_pipeline|r_b_alu|sREG\(2) & ((\reg_pipeline|r_a_alu|sREG\(2)) # (!\alu_i|Add0~3\))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (\reg_pipeline|r_a_alu|sREG\(2) & !\alu_i|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datad => VCC,
	cin => \alu_i|Add0~3\,
	combout => \alu_i|Add0~4_combout\,
	cout => \alu_i|Add0~5\);

-- Location: LCCOMB_X42_Y10_N6
\alu_i|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Add0~6_combout\ = (\reg_pipeline|r_a_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(3) & (\alu_i|Add0~5\ & VCC)) # (!\reg_pipeline|r_b_alu|sREG\(3) & (!\alu_i|Add0~5\)))) # (!\reg_pipeline|r_a_alu|sREG\(3) & ((\reg_pipeline|r_b_alu|sREG\(3) & 
-- (!\alu_i|Add0~5\)) # (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|Add0~5\) # (GND)))))
-- \alu_i|Add0~7\ = CARRY((\reg_pipeline|r_a_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(3) & !\alu_i|Add0~5\)) # (!\reg_pipeline|r_a_alu|sREG\(3) & ((!\alu_i|Add0~5\) # (!\reg_pipeline|r_b_alu|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datad => VCC,
	cin => \alu_i|Add0~5\,
	combout => \alu_i|Add0~6_combout\,
	cout => \alu_i|Add0~7\);

-- Location: LCCOMB_X35_Y7_N16
\alu_i|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & (\alu_i|Add1~6_combout\ & (!\cu_alu|Mux22~7_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & (((\cu_alu|Mux22~7_combout\) # (\alu_i|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~47_combout\,
	datab => \alu_i|Add1~6_combout\,
	datac => \cu_alu|Mux22~7_combout\,
	datad => \alu_i|Add0~6_combout\,
	combout => \alu_i|Mux28~9_combout\);

-- Location: LCCOMB_X35_Y7_N2
\reg_pipeline|r_y_mem|sREG[2]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[2]~48_combout\ = (\cu_alu|Mux22~7_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~47_combout\) # (\reg_pipeline|r_y_mem|sREG[2]~43_combout\)) # (!\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~47_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[2]~48_combout\);

-- Location: LCCOMB_X35_Y7_N24
\alu_i|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~3_combout\ = (!\reg_pipeline|r_b_alu|sREG\(4) & \alu_i|sSHL_s4[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \alu_i|sSHL_s4[3]~3_combout\,
	combout => \alu_i|Mux28~3_combout\);

-- Location: LCCOMB_X43_Y8_N12
\alu_i|sSHR_s2[7]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[7]~38_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(9)))) # (!\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(7),
	datad => \reg_pipeline|r_a_alu|sREG\(9),
	combout => \alu_i|sSHR_s2[7]~38_combout\);

-- Location: LCCOMB_X44_Y8_N0
\alu_i|sSHR_s2[7]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[7]~48_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\alu_i|sSHR_s2[8]~6_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\alu_i|sSHR_s2[7]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|sSHR_s2[8]~6_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHR_s2[7]~38_combout\,
	combout => \alu_i|sSHR_s2[7]~48_combout\);

-- Location: LCCOMB_X43_Y7_N16
\alu_i|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~4_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & (((!\alu_i|sSHL_s4[2]~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|sSHL_s4[2]~2_combout\ & (\alu_i|sSHR_s1[3]~3_combout\)) # (!\alu_i|sSHL_s4[2]~2_combout\ & 
-- ((\alu_i|sSHR_s2[7]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s1[3]~3_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datac => \alu_i|sSHL_s4[2]~2_combout\,
	datad => \alu_i|sSHR_s2[7]~48_combout\,
	combout => \alu_i|Mux28~4_combout\);

-- Location: LCCOMB_X43_Y7_N18
\alu_i|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~5_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|Mux28~4_combout\ & ((\alu_i|sSHR_s3[11]~11_combout\))) # (!\alu_i|Mux28~4_combout\ & (\alu_i|sSHR_s1[5]~4_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & 
-- (((\alu_i|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datab => \alu_i|sSHR_s1[5]~4_combout\,
	datac => \alu_i|sSHR_s3[11]~11_combout\,
	datad => \alu_i|Mux28~4_combout\,
	combout => \alu_i|Mux28~5_combout\);

-- Location: LCCOMB_X35_Y7_N18
\alu_i|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~6_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & ((\alu_i|Mux28~5_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\alu_i|sSRA_s4[19]~4_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	datab => \alu_i|sSRA_s4[19]~4_combout\,
	datac => \alu_i|Mux28~5_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	combout => \alu_i|Mux28~6_combout\);

-- Location: LCCOMB_X35_Y7_N28
\alu_i|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux28~6_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux28~6_combout\ & (\alu_i|Mux28~3_combout\)) # (!\alu_i|Mux28~6_combout\ & 
-- ((\alu_i|sSHR_s4[19]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datab => \alu_i|Mux28~3_combout\,
	datac => \alu_i|sSHR_s4[19]~10_combout\,
	datad => \alu_i|Mux28~6_combout\,
	combout => \alu_i|Mux28~7_combout\);

-- Location: LCCOMB_X35_Y7_N6
\alu_i|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~10_combout\ = (\alu_i|Mux28~9_combout\ & (((\alu_i|Mux28~7_combout\) # (!\reg_pipeline|r_y_mem|sREG[2]~48_combout\)))) # (!\alu_i|Mux28~9_combout\ & (\alu_i|Mux28~8_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux28~8_combout\,
	datab => \alu_i|Mux28~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~48_combout\,
	datad => \alu_i|Mux28~7_combout\,
	combout => \alu_i|Mux28~10_combout\);

-- Location: LCCOMB_X35_Y7_N8
\reg_pipeline|r_y_mem|sREG[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[3]~0_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & ((\alu_i|Mux28~10_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~42_combout\ & (!\alu_i|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux28~2_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~42_combout\,
	datad => \alu_i|Mux28~10_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[3]~0_combout\);

-- Location: LCCOMB_X35_Y7_N20
\alu_i|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~11_combout\ = (\reg_pipeline|r_a_alu|sREG\(3)) # ((\reg_pipeline|r_b_alu|sREG\(3)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux28~11_combout\);

-- Location: LCCOMB_X35_Y7_N10
\alu_i|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~12_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux28~11_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(3))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux28~11_combout\,
	combout => \alu_i|Mux28~12_combout\);

-- Location: LCCOMB_X35_Y7_N0
\alu_i|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~13_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(3) & (\reg_pipeline|r_b_alu|sREG\(3))) # (!\reg_pipeline|r_a_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(3) & !\alu_i|Mux28~12_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \alu_i|Mux28~12_combout\,
	combout => \alu_i|Mux28~13_combout\);

-- Location: LCCOMB_X35_Y7_N4
\alu_i|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux28~14_combout\ = ((\alu_i|Mux28~13_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & !\cu_alu|Mux22~7_combout\))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux23~9_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \cu_alu|Mux22~7_combout\,
	datad => \alu_i|Mux28~13_combout\,
	combout => \alu_i|Mux28~14_combout\);

-- Location: FF_X35_Y7_N9
\reg_pipeline|r_y_mem|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_y_mem|sREG[3]~0_combout\,
	asdata => \alu_i|Mux28~14_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_alu|Mux24~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(3));

-- Location: LCCOMB_X27_Y11_N2
\data_i|Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~20_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(4) & \cu_mem|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \cu_mem|Mux23~3_combout\,
	combout => \data_i|Decoder0~20_combout\);

-- Location: LCCOMB_X27_Y11_N0
\data_i|Decoder0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~63_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~20_combout\,
	combout => \data_i|Decoder0~63_combout\);

-- Location: FF_X17_Y12_N5
\data_i|rMEM[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[55][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][7]~q\);

-- Location: FF_X29_Y12_N13
\data_i|rMEM[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][7]~q\);

-- Location: FF_X28_Y8_N23
\data_i|rMEM[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][7]~q\);

-- Location: FF_X30_Y4_N3
\data_i|rMEM[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][7]~q\);

-- Location: LCCOMB_X30_Y4_N2
\data_i|oRD[7]~1152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1152_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[31][7]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[23][7]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[31][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[23][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[7]~1152_combout\);

-- Location: LCCOMB_X29_Y12_N12
\data_i|oRD[7]~1153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1153_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[7]~1152_combout\ & ((\data_i|rMEM[63][7]~q\))) # (!\data_i|oRD[7]~1152_combout\ & (\data_i|rMEM[55][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[7]~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[55][7]~q\,
	datac => \data_i|rMEM[63][7]~q\,
	datad => \data_i|oRD[7]~1152_combout\,
	combout => \data_i|oRD[7]~1153_combout\);

-- Location: FF_X30_Y5_N11
\data_i|rMEM[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][7]~q\);

-- Location: LCCOMB_X32_Y6_N8
\data_i|rMEM[29][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[29][7]~feeder_combout\);

-- Location: FF_X32_Y6_N9
\data_i|rMEM[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][7]~q\);

-- Location: FF_X29_Y6_N1
\data_i|rMEM[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][7]~q\);

-- Location: LCCOMB_X29_Y6_N0
\data_i|oRD[7]~1147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1147_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[29][7]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[21][7]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[29][7]~q\,
	datac => \data_i|rMEM[21][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[7]~1147_combout\);

-- Location: FF_X29_Y6_N19
\data_i|rMEM[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][7]~q\);

-- Location: LCCOMB_X29_Y6_N18
\data_i|oRD[7]~1148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1148_combout\ = (\data_i|oRD[7]~1147_combout\ & (((\data_i|rMEM[61][7]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[7]~1147_combout\ & (\data_i|rMEM[53][7]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][7]~q\,
	datab => \data_i|oRD[7]~1147_combout\,
	datac => \data_i|rMEM[61][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[7]~1148_combout\);

-- Location: LCCOMB_X26_Y7_N12
\data_i|rMEM[37][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[37][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[37][7]~feeder_combout\);

-- Location: FF_X26_Y7_N13
\data_i|rMEM[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[37][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][7]~q\);

-- Location: FF_X32_Y10_N31
\data_i|rMEM[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][7]~q\);

-- Location: LCCOMB_X32_Y7_N30
\data_i|rMEM[13][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[13][7]~feeder_combout\);

-- Location: FF_X32_Y7_N31
\data_i|rMEM[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][7]~q\);

-- Location: FF_X32_Y6_N3
\data_i|rMEM[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][7]~q\);

-- Location: LCCOMB_X32_Y6_N2
\data_i|oRD[7]~1149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1149_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[13][7]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[5][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[13][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[5][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[7]~1149_combout\);

-- Location: LCCOMB_X32_Y10_N30
\data_i|oRD[7]~1150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1150_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[7]~1149_combout\ & ((\data_i|rMEM[45][7]~q\))) # (!\data_i|oRD[7]~1149_combout\ & (\data_i|rMEM[37][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[7]~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[37][7]~q\,
	datac => \data_i|rMEM[45][7]~q\,
	datad => \data_i|oRD[7]~1149_combout\,
	combout => \data_i|oRD[7]~1150_combout\);

-- Location: LCCOMB_X30_Y9_N14
\data_i|oRD[7]~1151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1151_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|oRD[7]~1148_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|oRD[7]~1150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[7]~1148_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|oRD[7]~1150_combout\,
	combout => \data_i|oRD[7]~1151_combout\);

-- Location: FF_X26_Y5_N1
\data_i|rMEM[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][7]~q\);

-- Location: FF_X22_Y5_N19
\data_i|rMEM[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][7]~q\);

-- Location: FF_X29_Y12_N15
\data_i|rMEM[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][7]~q\);

-- Location: FF_X26_Y5_N3
\data_i|rMEM[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][7]~q\);

-- Location: LCCOMB_X26_Y5_N2
\data_i|oRD[7]~1145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1145_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[15][7]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[7][7]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[15][7]~q\,
	datac => \data_i|rMEM[7][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[7]~1145_combout\);

-- Location: LCCOMB_X22_Y5_N18
\data_i|oRD[7]~1146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1146_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[7]~1145_combout\ & ((\data_i|rMEM[47][7]~q\))) # (!\data_i|oRD[7]~1145_combout\ & (\data_i|rMEM[39][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[7]~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[39][7]~q\,
	datac => \data_i|rMEM[47][7]~q\,
	datad => \data_i|oRD[7]~1145_combout\,
	combout => \data_i|oRD[7]~1146_combout\);

-- Location: LCCOMB_X30_Y9_N24
\data_i|oRD[7]~1154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1154_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[7]~1151_combout\ & (\data_i|oRD[7]~1153_combout\)) # (!\data_i|oRD[7]~1151_combout\ & ((\data_i|oRD[7]~1146_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[7]~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[7]~1153_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[7]~1151_combout\,
	datad => \data_i|oRD[7]~1146_combout\,
	combout => \data_i|oRD[7]~1154_combout\);

-- Location: LCCOMB_X26_Y10_N6
\data_i|rMEM[46][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[46][7]~feeder_combout\);

-- Location: FF_X26_Y10_N7
\data_i|rMEM[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][7]~q\);

-- Location: FF_X22_Y7_N17
\data_i|rMEM[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][7]~q\);

-- Location: FF_X19_Y7_N13
\data_i|rMEM[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][7]~q\);

-- Location: FF_X19_Y12_N27
\data_i|rMEM[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][7]~q\);

-- Location: LCCOMB_X19_Y7_N12
\data_i|oRD[7]~1114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1114_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[14][7]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|rMEM[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[6][7]~q\,
	datad => \data_i|rMEM[14][7]~q\,
	combout => \data_i|oRD[7]~1114_combout\);

-- Location: LCCOMB_X22_Y7_N16
\data_i|oRD[7]~1115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1115_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[7]~1114_combout\ & (\data_i|rMEM[46][7]~q\)) # (!\data_i|oRD[7]~1114_combout\ & ((\data_i|rMEM[38][7]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[7]~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[38][7]~q\,
	datad => \data_i|oRD[7]~1114_combout\,
	combout => \data_i|oRD[7]~1115_combout\);

-- Location: FF_X28_Y12_N13
\data_i|rMEM[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][7]~q\);

-- Location: FF_X25_Y5_N9
\data_i|rMEM[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][7]~q\);

-- Location: LCCOMB_X24_Y8_N14
\data_i|rMEM[54][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[54][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[54][7]~feeder_combout\);

-- Location: FF_X24_Y8_N15
\data_i|rMEM[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[54][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][7]~q\);

-- Location: FF_X25_Y5_N19
\data_i|rMEM[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][7]~q\);

-- Location: LCCOMB_X25_Y5_N18
\data_i|oRD[7]~1121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1121_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[54][7]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[22][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[22][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[7]~1121_combout\);

-- Location: LCCOMB_X25_Y5_N8
\data_i|oRD[7]~1122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1122_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[7]~1121_combout\ & ((\data_i|rMEM[62][7]~q\))) # (!\data_i|oRD[7]~1121_combout\ & (\data_i|rMEM[30][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[7]~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[62][7]~q\,
	datad => \data_i|oRD[7]~1121_combout\,
	combout => \data_i|oRD[7]~1122_combout\);

-- Location: FF_X25_Y9_N19
\data_i|rMEM[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][7]~q\);

-- Location: FF_X25_Y9_N9
\data_i|rMEM[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][7]~q\);

-- Location: FF_X34_Y8_N27
\data_i|rMEM[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][7]~q\);

-- Location: FF_X29_Y7_N11
\data_i|rMEM[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][7]~q\);

-- Location: LCCOMB_X34_Y8_N26
\data_i|oRD[7]~1116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1116_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[52][7]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (\data_i|rMEM[20][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[20][7]~q\,
	datad => \data_i|rMEM[52][7]~q\,
	combout => \data_i|oRD[7]~1116_combout\);

-- Location: LCCOMB_X25_Y9_N8
\data_i|oRD[7]~1117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1117_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[7]~1116_combout\ & ((\data_i|rMEM[60][7]~q\))) # (!\data_i|oRD[7]~1116_combout\ & (\data_i|rMEM[28][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[7]~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[28][7]~q\,
	datac => \data_i|rMEM[60][7]~q\,
	datad => \data_i|oRD[7]~1116_combout\,
	combout => \data_i|oRD[7]~1117_combout\);

-- Location: FF_X32_Y10_N13
\data_i|rMEM[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][7]~q\);

-- Location: FF_X26_Y10_N29
\data_i|rMEM[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][7]~q\);

-- Location: FF_X30_Y9_N29
\data_i|rMEM[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][7]~q\);

-- Location: FF_X30_Y9_N3
\data_i|rMEM[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][7]~q\);

-- Location: LCCOMB_X30_Y9_N2
\data_i|oRD[7]~1118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1118_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[36][7]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[4][7]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[4][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[7]~1118_combout\);

-- Location: LCCOMB_X26_Y10_N28
\data_i|oRD[7]~1119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1119_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[7]~1118_combout\ & ((\data_i|rMEM[44][7]~q\))) # (!\data_i|oRD[7]~1118_combout\ & (\data_i|rMEM[12][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[7]~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[12][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][7]~q\,
	datad => \data_i|oRD[7]~1118_combout\,
	combout => \data_i|oRD[7]~1119_combout\);

-- Location: LCCOMB_X25_Y9_N14
\data_i|oRD[7]~1120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1120_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (\reg_pipeline|r_y_mem|sREG\(6))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|oRD[7]~1117_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|oRD[7]~1119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[7]~1117_combout\,
	datad => \data_i|oRD[7]~1119_combout\,
	combout => \data_i|oRD[7]~1120_combout\);

-- Location: LCCOMB_X30_Y9_N4
\data_i|oRD[7]~1123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1123_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[7]~1120_combout\ & ((\data_i|oRD[7]~1122_combout\))) # (!\data_i|oRD[7]~1120_combout\ & (\data_i|oRD[7]~1115_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[7]~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[7]~1115_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[7]~1122_combout\,
	datad => \data_i|oRD[7]~1120_combout\,
	combout => \data_i|oRD[7]~1123_combout\);

-- Location: FF_X27_Y9_N11
\data_i|rMEM[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][7]~q\);

-- Location: FF_X27_Y9_N23
\data_i|rMEM[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][7]~q\);

-- Location: LCCOMB_X27_Y12_N8
\data_i|rMEM[43][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[43][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[43][7]~feeder_combout\);

-- Location: FF_X27_Y12_N9
\data_i|rMEM[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[43][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][7]~q\);

-- Location: FF_X26_Y9_N3
\data_i|rMEM[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][7]~q\);

-- Location: LCCOMB_X27_Y9_N24
\data_i|oRD[7]~1131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1131_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[43][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[35][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[43][7]~q\,
	datad => \data_i|rMEM[35][7]~q\,
	combout => \data_i|oRD[7]~1131_combout\);

-- Location: LCCOMB_X27_Y9_N22
\data_i|oRD[7]~1132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1132_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[7]~1131_combout\ & ((\data_i|rMEM[59][7]~q\))) # (!\data_i|oRD[7]~1131_combout\ & (\data_i|rMEM[51][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[7]~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[51][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[59][7]~q\,
	datad => \data_i|oRD[7]~1131_combout\,
	combout => \data_i|oRD[7]~1132_combout\);

-- Location: LCCOMB_X32_Y8_N0
\data_i|rMEM[11][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[11][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[11][7]~feeder_combout\);

-- Location: FF_X32_Y8_N1
\data_i|rMEM[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[11][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][7]~q\);

-- Location: FF_X31_Y9_N27
\data_i|rMEM[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][7]~q\);

-- Location: FF_X19_Y6_N15
\data_i|rMEM[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][7]~q\);

-- Location: FF_X26_Y9_N9
\data_i|rMEM[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][7]~q\);

-- Location: LCCOMB_X26_Y9_N8
\data_i|oRD[7]~1124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1124_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[19][7]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[3][7]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[19][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[3][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[7]~1124_combout\);

-- Location: LCCOMB_X31_Y9_N26
\data_i|oRD[7]~1125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1125_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[7]~1124_combout\ & ((\data_i|rMEM[27][7]~q\))) # (!\data_i|oRD[7]~1124_combout\ & (\data_i|rMEM[11][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[7]~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[27][7]~q\,
	datad => \data_i|oRD[7]~1124_combout\,
	combout => \data_i|oRD[7]~1125_combout\);

-- Location: LCCOMB_X29_Y9_N6
\data_i|rMEM[57][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[57][7]~feeder_combout\);

-- Location: FF_X29_Y9_N7
\data_i|rMEM[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][7]~q\);

-- Location: LCCOMB_X29_Y9_N24
\data_i|rMEM[49][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[49][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[49][7]~feeder_combout\);

-- Location: FF_X29_Y9_N25
\data_i|rMEM[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[49][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][7]~q\);

-- Location: FF_X26_Y13_N9
\data_i|rMEM[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][7]~q\);

-- Location: FF_X26_Y13_N19
\data_i|rMEM[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][7]~q\);

-- Location: LCCOMB_X26_Y13_N18
\data_i|oRD[7]~1126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1126_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[41][7]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- ((\data_i|rMEM[33][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[41][7]~q\,
	datac => \data_i|rMEM[33][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[7]~1126_combout\);

-- Location: LCCOMB_X30_Y9_N6
\data_i|oRD[7]~1127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1127_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[7]~1126_combout\ & (\data_i|rMEM[57][7]~q\)) # (!\data_i|oRD[7]~1126_combout\ & ((\data_i|rMEM[49][7]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[7]~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[57][7]~q\,
	datab => \data_i|rMEM[49][7]~q\,
	datac => \reg_pipeline|r_y_mem|sREG\(6),
	datad => \data_i|oRD[7]~1126_combout\,
	combout => \data_i|oRD[7]~1127_combout\);

-- Location: FF_X33_Y8_N27
\data_i|rMEM[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][7]~q\);

-- Location: FF_X33_Y8_N1
\data_i|rMEM[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][7]~q\);

-- Location: FF_X34_Y10_N13
\data_i|rMEM[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][7]~q\);

-- Location: FF_X34_Y10_N27
\data_i|rMEM[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][7]~q\);

-- Location: LCCOMB_X34_Y10_N26
\data_i|oRD[7]~1128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1128_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[9][7]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|rMEM[1][7]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[9][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[1][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[7]~1128_combout\);

-- Location: LCCOMB_X33_Y8_N0
\data_i|oRD[7]~1129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1129_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[7]~1128_combout\ & ((\data_i|rMEM[25][7]~q\))) # (!\data_i|oRD[7]~1128_combout\ & (\data_i|rMEM[17][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[7]~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[17][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[25][7]~q\,
	datad => \data_i|oRD[7]~1128_combout\,
	combout => \data_i|oRD[7]~1129_combout\);

-- Location: LCCOMB_X31_Y9_N24
\data_i|oRD[7]~1130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1130_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[7]~1127_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[7]~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[7]~1127_combout\,
	datad => \data_i|oRD[7]~1129_combout\,
	combout => \data_i|oRD[7]~1130_combout\);

-- Location: LCCOMB_X31_Y9_N14
\data_i|oRD[7]~1133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1133_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[7]~1130_combout\ & (\data_i|oRD[7]~1132_combout\)) # (!\data_i|oRD[7]~1130_combout\ & ((\data_i|oRD[7]~1125_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[7]~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[7]~1132_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[7]~1125_combout\,
	datad => \data_i|oRD[7]~1130_combout\,
	combout => \data_i|oRD[7]~1133_combout\);

-- Location: FF_X25_Y11_N19
\data_i|rMEM[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][7]~q\);

-- Location: FF_X25_Y11_N1
\data_i|rMEM[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][7]~q\);

-- Location: LCCOMB_X25_Y11_N0
\data_i|oRD[7]~1141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1141_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[50][7]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[34][7]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[50][7]~q\,
	datac => \data_i|rMEM[34][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[7]~1141_combout\);

-- Location: FF_X30_Y12_N31
\data_i|rMEM[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][7]~q\);

-- Location: LCCOMB_X33_Y14_N6
\data_i|rMEM[42][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[42][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[42][7]~feeder_combout\);

-- Location: FF_X33_Y14_N7
\data_i|rMEM[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[42][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][7]~q\);

-- Location: LCCOMB_X30_Y12_N30
\data_i|oRD[7]~1142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1142_combout\ = (\data_i|oRD[7]~1141_combout\ & (((\data_i|rMEM[58][7]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(5)))) # (!\data_i|oRD[7]~1141_combout\ & (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|rMEM[42][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[7]~1141_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[58][7]~q\,
	datad => \data_i|rMEM[42][7]~q\,
	combout => \data_i|oRD[7]~1142_combout\);

-- Location: FF_X29_Y8_N29
\data_i|rMEM[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][7]~q\);

-- Location: FF_X29_Y8_N11
\data_i|rMEM[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][7]~q\);

-- Location: FF_X21_Y8_N25
\data_i|rMEM[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][7]~q\);

-- Location: FF_X22_Y8_N23
\data_i|rMEM[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][7]~q\);

-- Location: LCCOMB_X22_Y8_N22
\data_i|oRD[7]~1134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1134_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[18][7]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[2][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[18][7]~q\,
	datac => \data_i|rMEM[2][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[7]~1134_combout\);

-- Location: LCCOMB_X29_Y8_N10
\data_i|oRD[7]~1135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1135_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[7]~1134_combout\ & ((\data_i|rMEM[26][7]~q\))) # (!\data_i|oRD[7]~1134_combout\ & (\data_i|rMEM[10][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[7]~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[10][7]~q\,
	datac => \data_i|rMEM[26][7]~q\,
	datad => \data_i|oRD[7]~1134_combout\,
	combout => \data_i|oRD[7]~1135_combout\);

-- Location: FF_X35_Y13_N29
\data_i|rMEM[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][7]~q\);

-- Location: FF_X35_Y13_N15
\data_i|rMEM[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][7]~q\);

-- Location: LCCOMB_X34_Y9_N26
\data_i|rMEM[16][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[16][7]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(7),
	combout => \data_i|rMEM[16][7]~feeder_combout\);

-- Location: FF_X34_Y9_N27
\data_i|rMEM[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[16][7]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][7]~q\);

-- Location: FF_X35_Y10_N5
\data_i|rMEM[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][7]~q\);

-- Location: LCCOMB_X35_Y10_N4
\data_i|oRD[7]~1138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1138_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[16][7]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[16][7]~q\,
	datac => \data_i|rMEM[0][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[7]~1138_combout\);

-- Location: LCCOMB_X35_Y13_N14
\data_i|oRD[7]~1139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1139_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[7]~1138_combout\ & ((\data_i|rMEM[24][7]~q\))) # (!\data_i|oRD[7]~1138_combout\ & (\data_i|rMEM[8][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[7]~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[8][7]~q\,
	datac => \data_i|rMEM[24][7]~q\,
	datad => \data_i|oRD[7]~1138_combout\,
	combout => \data_i|oRD[7]~1139_combout\);

-- Location: FF_X30_Y11_N5
\data_i|rMEM[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][7]~q\);

-- Location: FF_X30_Y11_N7
\data_i|rMEM[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][7]~q\);

-- Location: FF_X26_Y8_N25
\data_i|rMEM[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][7]~q\);

-- Location: FF_X22_Y10_N27
\data_i|rMEM[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][7]~q\);

-- Location: LCCOMB_X22_Y10_N26
\data_i|oRD[7]~1136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1136_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[48][7]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[32][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[48][7]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[32][7]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[7]~1136_combout\);

-- Location: LCCOMB_X30_Y11_N6
\data_i|oRD[7]~1137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1137_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[7]~1136_combout\ & ((\data_i|rMEM[56][7]~q\))) # (!\data_i|oRD[7]~1136_combout\ & (\data_i|rMEM[40][7]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[7]~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[40][7]~q\,
	datac => \data_i|rMEM[56][7]~q\,
	datad => \data_i|oRD[7]~1136_combout\,
	combout => \data_i|oRD[7]~1137_combout\);

-- Location: LCCOMB_X30_Y11_N16
\data_i|oRD[7]~1140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1140_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[7]~1137_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[7]~1139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[7]~1139_combout\,
	datad => \data_i|oRD[7]~1137_combout\,
	combout => \data_i|oRD[7]~1140_combout\);

-- Location: LCCOMB_X30_Y11_N14
\data_i|oRD[7]~1143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1143_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[7]~1140_combout\ & (\data_i|oRD[7]~1142_combout\)) # (!\data_i|oRD[7]~1140_combout\ & ((\data_i|oRD[7]~1135_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[7]~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[7]~1142_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[7]~1135_combout\,
	datad => \data_i|oRD[7]~1140_combout\,
	combout => \data_i|oRD[7]~1143_combout\);

-- Location: LCCOMB_X30_Y9_N20
\data_i|oRD[7]~1144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1144_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[7]~1133_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[7]~1143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[7]~1133_combout\,
	datad => \data_i|oRD[7]~1143_combout\,
	combout => \data_i|oRD[7]~1144_combout\);

-- Location: LCCOMB_X30_Y9_N10
\data_i|oRD[7]~1155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1155_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[7]~1144_combout\ & (\data_i|oRD[7]~1154_combout\)) # (!\data_i|oRD[7]~1144_combout\ & ((\data_i|oRD[7]~1123_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[7]~1144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[7]~1154_combout\,
	datac => \data_i|oRD[7]~1123_combout\,
	datad => \data_i|oRD[7]~1144_combout\,
	combout => \data_i|oRD[7]~1155_combout\);

-- Location: LCCOMB_X33_Y11_N14
\data_i|oRD[7]~1433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[7]~1433_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[7]~1155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[7]~1155_combout\,
	combout => \data_i|oRD[7]~1433_combout\);

-- Location: FF_X33_Y11_N15
\reg_pipeline|r_d_wb|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[7]~1433_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(7));

-- Location: FF_X37_Y15_N25
\reg_pipeline|r_y_wb|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(7),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(7));

-- Location: LCCOMB_X37_Y15_N24
\Add0~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~108_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(7))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(7),
	datad => \Add0~10_combout\,
	combout => \Add0~108_combout\);

-- Location: LCCOMB_X37_Y15_N16
\Add0~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~109_combout\ = (\Add0~108_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(7),
	datad => \Add0~108_combout\,
	combout => \Add0~109_combout\);

-- Location: FF_X42_Y15_N15
\regf_i|r5_i|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~109_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r5_i|sREG\(7));

-- Location: LCCOMB_X43_Y15_N24
\regf_i|Mux87~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux87~0_combout\ = (\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\) # ((\regf_i|r6_i|sREG\(7))))) # (!\sRA2[1]~0_combout\ & (!\sRA2[0]~1_combout\ & (\regf_i|r4_i|sREG\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r4_i|sREG\(7),
	datad => \regf_i|r6_i|sREG\(7),
	combout => \regf_i|Mux87~0_combout\);

-- Location: LCCOMB_X42_Y15_N12
\regf_i|Mux87~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux87~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux87~0_combout\ & ((\regf_i|r7_i|sREG\(7)))) # (!\regf_i|Mux87~0_combout\ & (\regf_i|r5_i|sREG\(7))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(7),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(7),
	datad => \regf_i|Mux87~0_combout\,
	combout => \regf_i|Mux87~1_combout\);

-- Location: LCCOMB_X42_Y11_N30
\s_i_b_alu[7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[7]~21_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & (\regf_i|Mux87~1_combout\)) # (!\sRA2[2]~2_combout\ & ((\regf_i|Mux87~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux87~1_combout\,
	datab => \regf_i|Mux87~3_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \cu_rf|Mux22~8_combout\,
	combout => \s_i_b_alu[7]~21_combout\);

-- Location: FF_X42_Y11_N31
\reg_pipeline|r_b_alu|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[7]~21_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(7));

-- Location: LCCOMB_X36_Y9_N14
\reg_pipeline|r_y_mem|sREG[7]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~49_combout\ = ((\cu_alu|Mux27~8_combout\ & (!\reg_pipeline|r_b_alu|sREG\(4) & !\cu_alu|Mux23~9_combout\))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux23~9_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~49_combout\);

-- Location: LCCOMB_X36_Y9_N22
\reg_pipeline|r_y_mem|sREG[7]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~58_combout\ = (!\alu_i|Mux15~0_combout\ & (((\reg_pipeline|r_y_mem|sREG[7]~49_combout\) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\)) # (!\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~49_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~58_combout\);

-- Location: LCCOMB_X35_Y9_N16
\alu_i|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~6_combout\ = (\reg_pipeline|r_b_alu|sREG\(7)) # ((\reg_pipeline|r_a_alu|sREG\(7)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(7),
	datac => \reg_pipeline|r_a_alu|sREG\(7),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux24~6_combout\);

-- Location: LCCOMB_X35_Y9_N2
\alu_i|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux24~6_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(7))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(7),
	datab => \alu_i|Mux24~6_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux24~7_combout\);

-- Location: LCCOMB_X35_Y9_N4
\alu_i|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~8_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(7) & (\reg_pipeline|r_a_alu|sREG\(7))) # (!\reg_pipeline|r_b_alu|sREG\(7) & (!\reg_pipeline|r_a_alu|sREG\(7) & !\alu_i|Mux24~7_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(7),
	datad => \alu_i|Mux24~7_combout\,
	combout => \alu_i|Mux24~8_combout\);

-- Location: LCCOMB_X35_Y9_N26
\alu_i|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~12_combout\ = ((\alu_i|Mux24~8_combout\) # ((!\cu_alu|Mux22~7_combout\ & \reg_pipeline|r_y_mem|sREG[24]~38_combout\))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux24~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux24~12_combout\);

-- Location: LCCOMB_X35_Y8_N4
\reg_pipeline|r_y_mem|sREG[7]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~55_combout\ = (\cu_alu|Mux25~8_combout\) # ((\cu_alu|Mux27~8_combout\ & (!\cu_alu|Mux26~5_combout\ & \reg_pipeline|r_y_mem|sREG[2]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \cu_alu|Mux25~8_combout\,
	datac => \cu_alu|Mux26~5_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~54_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~55_combout\);

-- Location: LCCOMB_X35_Y9_N6
\alu_i|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~4_combout\ = \reg_pipeline|r_a_alu|sREG\(7) $ (\reg_pipeline|r_b_alu|sREG\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(7),
	datad => \reg_pipeline|r_b_alu|sREG\(7),
	combout => \alu_i|Equal0~4_combout\);

-- Location: LCCOMB_X37_Y7_N12
\reg_pipeline|r_y_mem|sREG[7]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~52_combout\ = (\reg_pipeline|r_b_alu|sREG\(3)) # (\reg_pipeline|r_b_alu|sREG\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \reg_pipeline|r_b_alu|sREG\(2),
	combout => \reg_pipeline|r_y_mem|sREG[7]~52_combout\);

-- Location: LCCOMB_X37_Y7_N14
\reg_pipeline|r_y_mem|sREG[7]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~53_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~52_combout\ & (\cu_alu|Mux27~8_combout\ & (!\reg_pipeline|r_b_alu|sREG\(4) & !\cu_alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~52_combout\,
	datab => \cu_alu|Mux27~8_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \cu_alu|Mux23~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~53_combout\);

-- Location: LCCOMB_X36_Y5_N6
\reg_pipeline|r_y_mem|sREG[7]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~51_combout\ = (\cu_alu|Mux27~8_combout\ & (!\cu_alu|Mux23~9_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4)) # (\reg_pipeline|r_b_alu|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \cu_alu|Mux27~8_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(3),
	datad => \cu_alu|Mux23~9_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~51_combout\);

-- Location: LCCOMB_X36_Y7_N2
\alu_i|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~2_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & (\alu_i|sSHR_s3[15]~21_combout\ & (\reg_pipeline|r_y_mem|sREG[7]~51_combout\))) # (!\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & (((\alu_i|sSRA_s4[23]~8_combout\) # 
-- (!\reg_pipeline|r_y_mem|sREG[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~53_combout\,
	datab => \alu_i|sSHR_s3[15]~21_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~51_combout\,
	datad => \alu_i|sSRA_s4[23]~8_combout\,
	combout => \alu_i|Mux24~2_combout\);

-- Location: LCCOMB_X36_Y7_N8
\alu_i|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~3_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~50_combout\ & (((\alu_i|Mux24~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~50_combout\ & ((\alu_i|Mux24~2_combout\ & ((\alu_i|sSHR_s2[7]~48_combout\))) # (!\alu_i|Mux24~2_combout\ & 
-- (\alu_i|sSHR_s2[11]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[11]~50_combout\,
	datab => \alu_i|sSHR_s2[7]~48_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~50_combout\,
	datad => \alu_i|Mux24~2_combout\,
	combout => \alu_i|Mux24~3_combout\);

-- Location: LCCOMB_X35_Y8_N26
\reg_pipeline|r_y_mem|sREG[7]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~56_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (!\reg_pipeline|r_y_mem|sREG[2]~54_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~36_combout\) # (!\reg_pipeline|r_y_mem|sREG[7]~55_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~36_combout\) # (!\reg_pipeline|r_y_mem|sREG[7]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~54_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~55_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~56_combout\);

-- Location: LCCOMB_X36_Y7_N18
\alu_i|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~4_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & ((\alu_i|Equal0~4_combout\) # ((!\reg_pipeline|r_y_mem|sREG[7]~56_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & (((\alu_i|Mux24~3_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[7]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~55_combout\,
	datab => \alu_i|Equal0~4_combout\,
	datac => \alu_i|Mux24~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[7]~56_combout\,
	combout => \alu_i|Mux24~4_combout\);

-- Location: LCCOMB_X36_Y7_N0
\alu_i|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~5_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & (((\alu_i|Mux24~4_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & ((\alu_i|Mux24~4_combout\ & (\alu_i|sSHR_s4[23]~15_combout\)) # (!\alu_i|Mux24~4_combout\ & 
-- ((\alu_i|sSHL_s4[7]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[23]~15_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~49_combout\,
	datac => \alu_i|sSHL_s4[7]~9_combout\,
	datad => \alu_i|Mux24~4_combout\,
	combout => \alu_i|Mux24~5_combout\);

-- Location: LCCOMB_X35_Y9_N10
\alu_i|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~9_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~58_combout\ & ((\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & ((\alu_i|Mux24~5_combout\))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (\alu_i|Mux24~12_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[7]~58_combout\ & (\reg_pipeline|r_y_mem|sREG[7]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~58_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datac => \alu_i|Mux24~12_combout\,
	datad => \alu_i|Mux24~5_combout\,
	combout => \alu_i|Mux24~9_combout\);

-- Location: LCCOMB_X35_Y9_N20
\alu_i|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~10_combout\ = (\alu_i|Mux15~0_combout\ & ((\alu_i|Mux24~9_combout\ & (\alu_i|Add0~14_combout\)) # (!\alu_i|Mux24~9_combout\ & ((\alu_i|Add1~14_combout\))))) # (!\alu_i|Mux15~0_combout\ & (((\alu_i|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \alu_i|Add0~14_combout\,
	datac => \alu_i|Add1~14_combout\,
	datad => \alu_i|Mux24~9_combout\,
	combout => \alu_i|Mux24~10_combout\);

-- Location: LCCOMB_X35_Y9_N12
\alu_i|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux24~11_combout\ = ((\alu_i|Mux27~16_combout\ & \alu_i|Mux24~10_combout\)) # (!\alu_i|Mux27~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux27~13_combout\,
	datab => \alu_i|Mux27~16_combout\,
	datad => \alu_i|Mux24~10_combout\,
	combout => \alu_i|Mux24~11_combout\);

-- Location: FF_X35_Y9_N13
\reg_pipeline|r_y_mem|sREG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux24~11_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(7));

-- Location: FF_X37_Y10_N23
\reg_pipeline|r_d_alu|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[2]~2_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(2));

-- Location: LCCOMB_X37_Y10_N20
\reg_pipeline|r_d_mem|sREG[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[2]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_d_alu|sREG\(2),
	combout => \reg_pipeline|r_d_mem|sREG[2]~feeder_combout\);

-- Location: FF_X37_Y10_N21
\reg_pipeline|r_d_mem|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(2));

-- Location: FF_X32_Y10_N19
\data_i|rMEM[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][2]~q\);

-- Location: FF_X26_Y4_N17
\data_i|rMEM[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][2]~q\);

-- Location: FF_X29_Y5_N13
\data_i|rMEM[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][2]~q\);

-- Location: LCCOMB_X28_Y5_N14
\data_i|rMEM[39][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[39][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[39][2]~feeder_combout\);

-- Location: FF_X28_Y5_N15
\data_i|rMEM[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[39][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][2]~q\);

-- Location: LCCOMB_X29_Y5_N12
\data_i|oRD[2]~1331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1331_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[39][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[37][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[37][2]~q\,
	datad => \data_i|rMEM[39][2]~q\,
	combout => \data_i|oRD[2]~1331_combout\);

-- Location: LCCOMB_X26_Y4_N16
\data_i|oRD[2]~1332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1332_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1331_combout\ & ((\data_i|rMEM[47][2]~q\))) # (!\data_i|oRD[2]~1331_combout\ & (\data_i|rMEM[45][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[45][2]~q\,
	datac => \data_i|rMEM[47][2]~q\,
	datad => \data_i|oRD[2]~1331_combout\,
	combout => \data_i|oRD[2]~1332_combout\);

-- Location: FF_X26_Y10_N27
\data_i|rMEM[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][2]~q\);

-- Location: FF_X26_Y10_N9
\data_i|rMEM[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][2]~q\);

-- Location: FF_X24_Y7_N21
\data_i|rMEM[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][2]~q\);

-- Location: FF_X24_Y7_N7
\data_i|rMEM[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][2]~q\);

-- Location: LCCOMB_X24_Y7_N6
\data_i|oRD[2]~1324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1324_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[38][2]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[36][2]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[38][2]~q\,
	datac => \data_i|rMEM[36][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1324_combout\);

-- Location: LCCOMB_X26_Y10_N8
\data_i|oRD[2]~1325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1325_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1324_combout\ & (\data_i|rMEM[46][2]~q\)) # (!\data_i|oRD[2]~1324_combout\ & ((\data_i|rMEM[44][2]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[46][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][2]~q\,
	datad => \data_i|oRD[2]~1324_combout\,
	combout => \data_i|oRD[2]~1325_combout\);

-- Location: LCCOMB_X32_Y13_N30
\data_i|rMEM[41][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[41][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[41][2]~feeder_combout\);

-- Location: FF_X32_Y13_N31
\data_i|rMEM[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[41][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][2]~q\);

-- Location: FF_X27_Y12_N7
\data_i|rMEM[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][2]~q\);

-- Location: FF_X24_Y13_N11
\data_i|rMEM[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][2]~q\);

-- Location: FF_X26_Y13_N31
\data_i|rMEM[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][2]~q\);

-- Location: LCCOMB_X26_Y13_N30
\data_i|oRD[2]~1326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1326_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[35][2]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[33][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[35][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[33][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[2]~1326_combout\);

-- Location: LCCOMB_X27_Y12_N6
\data_i|oRD[2]~1327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1327_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1326_combout\ & ((\data_i|rMEM[43][2]~q\))) # (!\data_i|oRD[2]~1326_combout\ & (\data_i|rMEM[41][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[41][2]~q\,
	datac => \data_i|rMEM[43][2]~q\,
	datad => \data_i|oRD[2]~1326_combout\,
	combout => \data_i|oRD[2]~1327_combout\);

-- Location: LCCOMB_X32_Y13_N0
\data_i|rMEM[40][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[40][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[40][2]~feeder_combout\);

-- Location: FF_X32_Y13_N1
\data_i|rMEM[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[40][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][2]~q\);

-- Location: FF_X24_Y10_N31
\data_i|rMEM[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][2]~q\);

-- Location: FF_X22_Y10_N29
\data_i|rMEM[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][2]~q\);

-- Location: FF_X24_Y10_N5
\data_i|rMEM[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][2]~q\);

-- Location: LCCOMB_X22_Y10_N28
\data_i|oRD[2]~1328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1328_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][2]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[32][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][2]~q\,
	datad => \data_i|rMEM[34][2]~q\,
	combout => \data_i|oRD[2]~1328_combout\);

-- Location: LCCOMB_X24_Y10_N30
\data_i|oRD[2]~1329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1329_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1328_combout\ & ((\data_i|rMEM[42][2]~q\))) # (!\data_i|oRD[2]~1328_combout\ & (\data_i|rMEM[40][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[42][2]~q\,
	datad => \data_i|oRD[2]~1328_combout\,
	combout => \data_i|oRD[2]~1329_combout\);

-- Location: LCCOMB_X25_Y10_N24
\data_i|oRD[2]~1330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1330_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[2]~1327_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[2]~1329_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[2]~1327_combout\,
	datad => \data_i|oRD[2]~1329_combout\,
	combout => \data_i|oRD[2]~1330_combout\);

-- Location: LCCOMB_X25_Y10_N14
\data_i|oRD[2]~1333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1333_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[2]~1330_combout\ & (\data_i|oRD[2]~1332_combout\)) # (!\data_i|oRD[2]~1330_combout\ & ((\data_i|oRD[2]~1325_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[2]~1330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[2]~1332_combout\,
	datac => \data_i|oRD[2]~1325_combout\,
	datad => \data_i|oRD[2]~1330_combout\,
	combout => \data_i|oRD[2]~1333_combout\);

-- Location: FF_X29_Y9_N17
\data_i|rMEM[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][2]~q\);

-- Location: FF_X29_Y6_N5
\data_i|rMEM[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][2]~q\);

-- Location: LCCOMB_X29_Y4_N26
\data_i|rMEM[53][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[53][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[53][2]~feeder_combout\);

-- Location: FF_X29_Y4_N27
\data_i|rMEM[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[53][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][2]~q\);

-- Location: FF_X29_Y9_N15
\data_i|rMEM[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][2]~q\);

-- Location: LCCOMB_X29_Y9_N14
\data_i|oRD[2]~1355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1355_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[53][2]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[49][2]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[49][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1355_combout\);

-- Location: LCCOMB_X29_Y6_N4
\data_i|oRD[2]~1356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1356_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1355_combout\ & ((\data_i|rMEM[61][2]~q\))) # (!\data_i|oRD[2]~1355_combout\ & (\data_i|rMEM[57][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[57][2]~q\,
	datac => \data_i|rMEM[61][2]~q\,
	datad => \data_i|oRD[2]~1355_combout\,
	combout => \data_i|oRD[2]~1356_combout\);

-- Location: FF_X24_Y14_N5
\data_i|rMEM[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][2]~q\);

-- Location: LCCOMB_X21_Y14_N16
\data_i|rMEM[55][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[55][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[55][2]~feeder_combout\);

-- Location: FF_X21_Y14_N17
\data_i|rMEM[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[55][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][2]~q\);

-- Location: FF_X24_Y14_N27
\data_i|rMEM[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][2]~q\);

-- Location: LCCOMB_X24_Y14_N26
\data_i|oRD[2]~1362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1362_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[55][2]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[51][2]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[55][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[51][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1362_combout\);

-- Location: LCCOMB_X29_Y12_N4
\data_i|rMEM[63][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[63][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[63][2]~feeder_combout\);

-- Location: FF_X29_Y12_N5
\data_i|rMEM[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[63][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][2]~q\);

-- Location: LCCOMB_X28_Y12_N24
\data_i|oRD[2]~1363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1363_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1362_combout\ & ((\data_i|rMEM[63][2]~q\))) # (!\data_i|oRD[2]~1362_combout\ & (\data_i|rMEM[59][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[59][2]~q\,
	datac => \data_i|oRD[2]~1362_combout\,
	datad => \data_i|rMEM[63][2]~q\,
	combout => \data_i|oRD[2]~1363_combout\);

-- Location: FF_X30_Y13_N17
\data_i|rMEM[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][2]~q\);

-- Location: FF_X30_Y13_N7
\data_i|rMEM[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][2]~q\);

-- Location: FF_X24_Y9_N25
\data_i|rMEM[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][2]~q\);

-- Location: FF_X24_Y9_N15
\data_i|rMEM[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][2]~q\);

-- Location: LCCOMB_X24_Y9_N14
\data_i|oRD[2]~1359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1359_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[52][2]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[48][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[52][2]~q\,
	datac => \data_i|rMEM[48][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[2]~1359_combout\);

-- Location: LCCOMB_X30_Y13_N6
\data_i|oRD[2]~1360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1360_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1359_combout\ & ((\data_i|rMEM[60][2]~q\))) # (!\data_i|oRD[2]~1359_combout\ & (\data_i|rMEM[56][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[56][2]~q\,
	datac => \data_i|rMEM[60][2]~q\,
	datad => \data_i|oRD[2]~1359_combout\,
	combout => \data_i|oRD[2]~1360_combout\);

-- Location: FF_X30_Y15_N31
\data_i|rMEM[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][2]~q\);

-- Location: FF_X30_Y15_N17
\data_i|rMEM[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][2]~q\);

-- Location: FF_X22_Y12_N7
\data_i|rMEM[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][2]~q\);

-- Location: FF_X22_Y12_N1
\data_i|rMEM[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][2]~q\);

-- Location: LCCOMB_X22_Y12_N0
\data_i|oRD[2]~1357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1357_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[54][2]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[50][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[50][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[2]~1357_combout\);

-- Location: LCCOMB_X30_Y15_N16
\data_i|oRD[2]~1358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1358_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1357_combout\ & ((\data_i|rMEM[62][2]~q\))) # (!\data_i|oRD[2]~1357_combout\ & (\data_i|rMEM[58][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[58][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[62][2]~q\,
	datad => \data_i|oRD[2]~1357_combout\,
	combout => \data_i|oRD[2]~1358_combout\);

-- Location: LCCOMB_X29_Y11_N16
\data_i|oRD[2]~1361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1361_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[2]~1358_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[2]~1360_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[2]~1360_combout\,
	datad => \data_i|oRD[2]~1358_combout\,
	combout => \data_i|oRD[2]~1361_combout\);

-- Location: LCCOMB_X29_Y11_N30
\data_i|oRD[2]~1364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1364_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[2]~1361_combout\ & ((\data_i|oRD[2]~1363_combout\))) # (!\data_i|oRD[2]~1361_combout\ & (\data_i|oRD[2]~1356_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[2]~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[2]~1356_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[2]~1363_combout\,
	datad => \data_i|oRD[2]~1361_combout\,
	combout => \data_i|oRD[2]~1364_combout\);

-- Location: LCCOMB_X34_Y11_N18
\data_i|rMEM[30][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[30][2]~feeder_combout\);

-- Location: FF_X34_Y11_N19
\data_i|rMEM[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][2]~q\);

-- Location: FF_X31_Y8_N27
\data_i|rMEM[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][2]~q\);

-- Location: FF_X27_Y4_N29
\data_i|rMEM[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][2]~q\);

-- Location: FF_X27_Y4_N11
\data_i|rMEM[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][2]~q\);

-- Location: LCCOMB_X27_Y4_N10
\data_i|oRD[2]~1341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1341_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[23][2]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[22][2]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[23][2]~q\,
	datac => \data_i|rMEM[22][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1341_combout\);

-- Location: LCCOMB_X31_Y8_N26
\data_i|oRD[2]~1342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1342_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1341_combout\ & ((\data_i|rMEM[31][2]~q\))) # (!\data_i|oRD[2]~1341_combout\ & (\data_i|rMEM[30][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[30][2]~q\,
	datac => \data_i|rMEM[31][2]~q\,
	datad => \data_i|oRD[2]~1341_combout\,
	combout => \data_i|oRD[2]~1342_combout\);

-- Location: FF_X34_Y9_N25
\data_i|rMEM[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][2]~q\);

-- Location: FF_X33_Y8_N23
\data_i|rMEM[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][2]~q\);

-- Location: FF_X33_Y8_N25
\data_i|rMEM[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][2]~q\);

-- Location: FF_X34_Y9_N19
\data_i|rMEM[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][2]~q\);

-- Location: LCCOMB_X34_Y9_N18
\data_i|oRD[2]~1338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1338_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[17][2]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[17][2]~q\,
	datac => \data_i|rMEM[16][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[2]~1338_combout\);

-- Location: LCCOMB_X33_Y8_N22
\data_i|oRD[2]~1339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1339_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1338_combout\ & ((\data_i|rMEM[25][2]~q\))) # (!\data_i|oRD[2]~1338_combout\ & (\data_i|rMEM[24][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[24][2]~q\,
	datac => \data_i|rMEM[25][2]~q\,
	datad => \data_i|oRD[2]~1338_combout\,
	combout => \data_i|oRD[2]~1339_combout\);

-- Location: LCCOMB_X30_Y6_N16
\data_i|rMEM[21][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[21][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[21][2]~feeder_combout\);

-- Location: FF_X30_Y6_N17
\data_i|rMEM[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[21][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][2]~q\);

-- Location: FF_X31_Y6_N9
\data_i|rMEM[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][2]~q\);

-- Location: LCCOMB_X31_Y6_N8
\data_i|oRD[2]~1336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1336_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[21][2]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[20][2]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[20][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1336_combout\);

-- Location: LCCOMB_X30_Y7_N30
\data_i|rMEM[28][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[28][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[28][2]~feeder_combout\);

-- Location: FF_X30_Y7_N31
\data_i|rMEM[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[28][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][2]~q\);

-- Location: FF_X32_Y6_N29
\data_i|rMEM[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][2]~q\);

-- Location: LCCOMB_X32_Y6_N28
\data_i|oRD[2]~1337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1337_combout\ = (\data_i|oRD[2]~1336_combout\ & (((\data_i|rMEM[29][2]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[2]~1336_combout\ & (\data_i|rMEM[28][2]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[2]~1336_combout\,
	datab => \data_i|rMEM[28][2]~q\,
	datac => \data_i|rMEM[29][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1337_combout\);

-- Location: LCCOMB_X33_Y8_N16
\data_i|oRD[2]~1340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1340_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[2]~1337_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[2]~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[2]~1339_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(4),
	datad => \data_i|oRD[2]~1337_combout\,
	combout => \data_i|oRD[2]~1340_combout\);

-- Location: FF_X27_Y17_N13
\data_i|rMEM[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][2]~q\);

-- Location: FF_X27_Y17_N11
\data_i|rMEM[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][2]~q\);

-- Location: FF_X27_Y19_N21
\data_i|rMEM[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][2]~q\);

-- Location: FF_X27_Y19_N15
\data_i|rMEM[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][2]~q\);

-- Location: LCCOMB_X27_Y19_N14
\data_i|oRD[2]~1334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1334_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[19][2]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[18][2]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[19][2]~q\,
	datac => \data_i|rMEM[18][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1334_combout\);

-- Location: LCCOMB_X27_Y17_N10
\data_i|oRD[2]~1335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1335_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1334_combout\ & ((\data_i|rMEM[27][2]~q\))) # (!\data_i|oRD[2]~1334_combout\ & (\data_i|rMEM[26][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[26][2]~q\,
	datac => \data_i|rMEM[27][2]~q\,
	datad => \data_i|oRD[2]~1334_combout\,
	combout => \data_i|oRD[2]~1335_combout\);

-- Location: LCCOMB_X34_Y10_N24
\data_i|oRD[2]~1343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1343_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[2]~1340_combout\ & (\data_i|oRD[2]~1342_combout\)) # (!\data_i|oRD[2]~1340_combout\ & ((\data_i|oRD[2]~1335_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[2]~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|oRD[2]~1342_combout\,
	datac => \data_i|oRD[2]~1340_combout\,
	datad => \data_i|oRD[2]~1335_combout\,
	combout => \data_i|oRD[2]~1343_combout\);

-- Location: FF_X34_Y15_N25
\data_i|rMEM[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][2]~q\);

-- Location: FF_X34_Y15_N31
\data_i|rMEM[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][2]~q\);

-- Location: FF_X33_Y17_N19
\data_i|rMEM[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][2]~q\);

-- Location: FF_X33_Y17_N21
\data_i|rMEM[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][2]~q\);

-- Location: LCCOMB_X33_Y17_N20
\data_i|oRD[2]~1344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1344_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[5][2]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[5][2]~q\,
	datac => \data_i|rMEM[1][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[2]~1344_combout\);

-- Location: LCCOMB_X34_Y15_N30
\data_i|oRD[2]~1345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1345_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1344_combout\ & ((\data_i|rMEM[13][2]~q\))) # (!\data_i|oRD[2]~1344_combout\ & (\data_i|rMEM[9][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[9][2]~q\,
	datac => \data_i|rMEM[13][2]~q\,
	datad => \data_i|oRD[2]~1344_combout\,
	combout => \data_i|oRD[2]~1345_combout\);

-- Location: FF_X25_Y16_N7
\data_i|rMEM[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][2]~q\);

-- Location: FF_X25_Y16_N29
\data_i|rMEM[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][2]~q\);

-- Location: LCCOMB_X26_Y5_N24
\data_i|rMEM[7][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[7][2]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(2),
	combout => \data_i|rMEM[7][2]~feeder_combout\);

-- Location: FF_X26_Y5_N25
\data_i|rMEM[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[7][2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][2]~q\);

-- Location: FF_X26_Y9_N5
\data_i|rMEM[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][2]~q\);

-- Location: LCCOMB_X26_Y9_N4
\data_i|oRD[2]~1351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1351_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[7][2]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[3][2]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[7][2]~q\,
	datac => \data_i|rMEM[3][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1351_combout\);

-- Location: LCCOMB_X25_Y16_N28
\data_i|oRD[2]~1352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1352_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1351_combout\ & ((\data_i|rMEM[15][2]~q\))) # (!\data_i|oRD[2]~1351_combout\ & (\data_i|rMEM[11][2]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[2]~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[11][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[15][2]~q\,
	datad => \data_i|oRD[2]~1351_combout\,
	combout => \data_i|oRD[2]~1352_combout\);

-- Location: FF_X36_Y12_N13
\data_i|rMEM[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][2]~q\);

-- Location: FF_X35_Y10_N7
\data_i|rMEM[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][2]~q\);

-- Location: FF_X35_Y10_N17
\data_i|rMEM[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][2]~q\);

-- Location: LCCOMB_X35_Y10_N16
\data_i|oRD[2]~1348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1348_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[4][2]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[4][2]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[0][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[2]~1348_combout\);

-- Location: FF_X36_Y12_N31
\data_i|rMEM[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][2]~q\);

-- Location: LCCOMB_X36_Y12_N30
\data_i|oRD[2]~1349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1349_combout\ = (\data_i|oRD[2]~1348_combout\ & (((\data_i|rMEM[12][2]~q\) # (!\reg_pipeline|r_y_mem|sREG\(5))))) # (!\data_i|oRD[2]~1348_combout\ & (\data_i|rMEM[8][2]~q\ & ((\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[8][2]~q\,
	datab => \data_i|oRD[2]~1348_combout\,
	datac => \data_i|rMEM[12][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[2]~1349_combout\);

-- Location: FF_X22_Y6_N3
\data_i|rMEM[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][2]~q\);

-- Location: FF_X22_Y8_N7
\data_i|rMEM[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][2]~q\);

-- Location: LCCOMB_X22_Y8_N6
\data_i|oRD[2]~1346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1346_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[6][2]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[2][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[6][2]~q\,
	datac => \data_i|rMEM[2][2]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[2]~1346_combout\);

-- Location: FF_X31_Y19_N31
\data_i|rMEM[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][2]~q\);

-- Location: FF_X31_Y19_N13
\data_i|rMEM[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][2]~q\);

-- Location: LCCOMB_X31_Y19_N30
\data_i|oRD[2]~1347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1347_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[2]~1346_combout\ & (\data_i|rMEM[14][2]~q\)) # (!\data_i|oRD[2]~1346_combout\ & ((\data_i|rMEM[10][2]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (\data_i|oRD[2]~1346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[2]~1346_combout\,
	datac => \data_i|rMEM[14][2]~q\,
	datad => \data_i|rMEM[10][2]~q\,
	combout => \data_i|oRD[2]~1347_combout\);

-- Location: LCCOMB_X36_Y10_N28
\data_i|oRD[2]~1350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1350_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[2]~1347_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[2]~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[2]~1349_combout\,
	datad => \data_i|oRD[2]~1347_combout\,
	combout => \data_i|oRD[2]~1350_combout\);

-- Location: LCCOMB_X37_Y10_N16
\data_i|oRD[2]~1353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1353_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[2]~1350_combout\ & ((\data_i|oRD[2]~1352_combout\))) # (!\data_i|oRD[2]~1350_combout\ & (\data_i|oRD[2]~1345_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[2]~1350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[2]~1345_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[2]~1352_combout\,
	datad => \data_i|oRD[2]~1350_combout\,
	combout => \data_i|oRD[2]~1353_combout\);

-- Location: LCCOMB_X37_Y10_N2
\data_i|oRD[2]~1354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1354_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|oRD[2]~1343_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[2]~1353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[2]~1343_combout\,
	datad => \data_i|oRD[2]~1353_combout\,
	combout => \data_i|oRD[2]~1354_combout\);

-- Location: LCCOMB_X37_Y10_N24
\data_i|oRD[2]~1365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1365_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[2]~1354_combout\ & ((\data_i|oRD[2]~1364_combout\))) # (!\data_i|oRD[2]~1354_combout\ & (\data_i|oRD[2]~1333_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[2]~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|oRD[2]~1333_combout\,
	datac => \data_i|oRD[2]~1364_combout\,
	datad => \data_i|oRD[2]~1354_combout\,
	combout => \data_i|oRD[2]~1365_combout\);

-- Location: LCCOMB_X37_Y10_N14
\data_i|oRD[2]~1438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[2]~1438_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[2]~1365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datab => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[2]~1365_combout\,
	combout => \data_i|oRD[2]~1438_combout\);

-- Location: FF_X37_Y10_N15
\reg_pipeline|r_d_wb|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[2]~1438_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(2));

-- Location: FF_X36_Y13_N19
\reg_pipeline|r_y_wb|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(2),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(2));

-- Location: LCCOMB_X36_Y13_N18
\Add0~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~118_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\reg_pipeline|r_y_wb|sREG\(2)))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(2),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~118_combout\);

-- Location: LCCOMB_X36_Y13_N10
\Add0~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~119_combout\ = (\Add0~118_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(2),
	datad => \Add0~118_combout\,
	combout => \Add0~119_combout\);

-- Location: LCCOMB_X36_Y13_N30
\regf_i|r7_i|sREG[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|r7_i|sREG[2]~feeder_combout\ = \Add0~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~119_combout\,
	combout => \regf_i|r7_i|sREG[2]~feeder_combout\);

-- Location: FF_X36_Y13_N31
\regf_i|r7_i|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|r7_i|sREG[2]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \regf_i|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r7_i|sREG\(2));

-- Location: LCCOMB_X38_Y15_N12
\regf_i|Mux60~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux60~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & (\reg_pipeline|r_ir_rf|sREG\(17))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & ((\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(2)))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & 
-- (\regf_i|r4_i|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r4_i|sREG\(2),
	datad => \regf_i|r6_i|sREG\(2),
	combout => \regf_i|Mux60~0_combout\);

-- Location: LCCOMB_X38_Y12_N18
\regf_i|Mux60~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux60~1_combout\ = (\regf_i|Mux60~0_combout\ & ((\regf_i|r7_i|sREG\(2)) # ((!\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\regf_i|Mux60~0_combout\ & (((\regf_i|r5_i|sREG\(2) & \reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(2),
	datab => \regf_i|Mux60~0_combout\,
	datac => \regf_i|r5_i|sREG\(2),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux60~1_combout\);

-- Location: LCCOMB_X42_Y16_N24
\regf_i|Mux60~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux60~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(2))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(2),
	datad => \regf_i|r0_i|sREG\(2),
	combout => \regf_i|Mux60~2_combout\);

-- Location: LCCOMB_X43_Y16_N14
\regf_i|Mux60~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux60~3_combout\ = (\regf_i|Mux60~2_combout\ & ((\regf_i|r3_i|sREG\(2)) # ((!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux60~2_combout\ & (((\regf_i|r2_i|sREG\(2) & \reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux60~2_combout\,
	datab => \regf_i|r3_i|sREG\(2),
	datac => \regf_i|r2_i|sREG\(2),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux60~3_combout\);

-- Location: LCCOMB_X43_Y10_N24
\regf_i|Mux60~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux60~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux60~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux60~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux60~1_combout\,
	datad => \regf_i|Mux60~3_combout\,
	combout => \regf_i|Mux60~4_combout\);

-- Location: FF_X43_Y10_N25
\reg_pipeline|r_a_alu|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux60~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(2));

-- Location: LCCOMB_X34_Y6_N4
\alu_i|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~2_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~37_combout\ & ((\reg_pipeline|r_a_alu|sREG\(2)) # (\reg_pipeline|r_b_alu|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(2),
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux29~2_combout\);

-- Location: LCCOMB_X34_Y6_N6
\alu_i|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~3_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux29~2_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(2))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datac => \alu_i|Mux29~2_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux29~3_combout\);

-- Location: LCCOMB_X34_Y6_N24
\alu_i|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~4_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_a_alu|sREG\(2) & (\reg_pipeline|r_b_alu|sREG\(2))) # (!\reg_pipeline|r_a_alu|sREG\(2) & (!\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|Mux29~3_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_b_alu|sREG\(2),
	datad => \alu_i|Mux29~3_combout\,
	combout => \alu_i|Mux29~4_combout\);

-- Location: LCCOMB_X34_Y6_N26
\alu_i|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~5_combout\ = (\cu_alu|Mux24~8_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~41_combout\ & \alu_i|Mux29~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_alu|Mux24~8_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~41_combout\,
	datad => \alu_i|Mux29~4_combout\,
	combout => \alu_i|Mux29~5_combout\);

-- Location: LCCOMB_X38_Y7_N24
\alu_i|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~11_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & ((\alu_i|Add1~4_combout\) # ((\cu_alu|Mux22~7_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~47_combout\ & (((\alu_i|Add0~4_combout\ & !\cu_alu|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Add1~4_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~47_combout\,
	datac => \alu_i|Add0~4_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \alu_i|Mux29~11_combout\);

-- Location: LCCOMB_X34_Y6_N0
\alu_i|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~10_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~36_combout\ & (\reg_pipeline|r_b_alu|sREG\(2) $ (\reg_pipeline|r_a_alu|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	datad => \reg_pipeline|r_a_alu|sREG\(2),
	combout => \alu_i|Mux29~10_combout\);

-- Location: LCCOMB_X39_Y6_N14
\alu_i|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~14_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(2) & (!\reg_pipeline|r_b_alu|sREG\(4) & \alu_i|sSHL_s2[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \reg_pipeline|r_b_alu|sREG\(4),
	datad => \alu_i|sSHL_s2[2]~1_combout\,
	combout => \alu_i|Mux29~14_combout\);

-- Location: LCCOMB_X43_Y6_N18
\alu_i|sSHR_s1[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s1[4]~1_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(5)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_a_alu|sREG\(4),
	datad => \reg_pipeline|r_a_alu|sREG\(5),
	combout => \alu_i|sSHR_s1[4]~1_combout\);

-- Location: LCCOMB_X43_Y8_N10
\alu_i|sSHR_s2[6]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[6]~37_combout\ = (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_b_alu|sREG\(1) & (\reg_pipeline|r_a_alu|sREG\(8))) # (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_a_alu|sREG\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(8),
	datab => \reg_pipeline|r_a_alu|sREG\(6),
	datac => \reg_pipeline|r_b_alu|sREG\(1),
	datad => \reg_pipeline|r_b_alu|sREG\(0),
	combout => \alu_i|sSHR_s2[6]~37_combout\);

-- Location: LCCOMB_X43_Y8_N18
\alu_i|sSHR_s2[6]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[6]~39_combout\ = (\alu_i|sSHR_s2[6]~37_combout\) # ((\alu_i|sSHR_s2[7]~38_combout\ & \reg_pipeline|r_b_alu|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[7]~38_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \alu_i|sSHR_s2[6]~37_combout\,
	combout => \alu_i|sSHR_s2[6]~39_combout\);

-- Location: LCCOMB_X43_Y10_N26
\alu_i|sSHR_s1[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s1[2]~0_combout\ = (\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(3))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(3),
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datad => \reg_pipeline|r_b_alu|sREG\(0),
	combout => \alu_i|sSHR_s1[2]~0_combout\);

-- Location: LCCOMB_X39_Y8_N2
\alu_i|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~6_combout\ = (\alu_i|sSHL_s4[2]~2_combout\ & (((\alu_i|sSHR_s1[2]~0_combout\ & !\reg_pipeline|r_y_mem|sREG[2]~44_combout\)))) # (!\alu_i|sSHL_s4[2]~2_combout\ & ((\alu_i|sSHR_s2[6]~39_combout\) # 
-- ((\reg_pipeline|r_y_mem|sREG[2]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[6]~39_combout\,
	datab => \alu_i|sSHR_s1[2]~0_combout\,
	datac => \alu_i|sSHL_s4[2]~2_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	combout => \alu_i|Mux29~6_combout\);

-- Location: LCCOMB_X39_Y8_N26
\alu_i|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & ((\alu_i|Mux29~6_combout\ & ((\alu_i|sSHR_s3[10]~8_combout\))) # (!\alu_i|Mux29~6_combout\ & (\alu_i|sSHR_s1[4]~1_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~44_combout\ & 
-- (((\alu_i|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s1[4]~1_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~44_combout\,
	datac => \alu_i|sSHR_s3[10]~8_combout\,
	datad => \alu_i|Mux29~6_combout\,
	combout => \alu_i|Mux29~7_combout\);

-- Location: LCCOMB_X34_Y6_N20
\alu_i|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~8_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (((\alu_i|Mux29~7_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~45_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~46_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~45_combout\ & 
-- (\alu_i|sSRA_s4[18]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~46_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~45_combout\,
	datac => \alu_i|sSRA_s4[18]~3_combout\,
	datad => \alu_i|Mux29~7_combout\,
	combout => \alu_i|Mux29~8_combout\);

-- Location: LCCOMB_X34_Y6_N22
\alu_i|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & (((\alu_i|Mux29~8_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~43_combout\ & ((\alu_i|Mux29~8_combout\ & (\alu_i|sSHR_s4[18]~8_combout\)) # (!\alu_i|Mux29~8_combout\ & 
-- ((\alu_i|Mux29~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s4[18]~8_combout\,
	datab => \alu_i|Mux29~14_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~43_combout\,
	datad => \alu_i|Mux29~8_combout\,
	combout => \alu_i|Mux29~9_combout\);

-- Location: LCCOMB_X34_Y6_N30
\alu_i|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~12_combout\ = (\alu_i|Mux29~11_combout\ & ((\alu_i|Mux29~10_combout\) # ((!\reg_pipeline|r_y_mem|sREG[2]~48_combout\)))) # (!\alu_i|Mux29~11_combout\ & (((\alu_i|Mux29~9_combout\ & \reg_pipeline|r_y_mem|sREG[2]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux29~11_combout\,
	datab => \alu_i|Mux29~10_combout\,
	datac => \alu_i|Mux29~9_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~48_combout\,
	combout => \alu_i|Mux29~12_combout\);

-- Location: LCCOMB_X34_Y6_N12
\alu_i|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux29~13_combout\ = (\alu_i|Mux29~5_combout\) # ((!\cu_alu|Mux24~8_combout\ & (\alu_i|Mux29~12_combout\ & \reg_pipeline|r_y_mem|sREG[2]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux29~5_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux29~12_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~42_combout\,
	combout => \alu_i|Mux29~13_combout\);

-- Location: FF_X34_Y6_N13
\reg_pipeline|r_y_mem|sREG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux29~13_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(2));

-- Location: FF_X33_Y10_N23
\reg_pipeline|r_d_alu|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[3]~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(3));

-- Location: LCCOMB_X33_Y10_N24
\reg_pipeline|r_d_mem|sREG[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[3]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_d_alu|sREG\(3),
	combout => \reg_pipeline|r_d_mem|sREG[3]~feeder_combout\);

-- Location: FF_X33_Y10_N25
\reg_pipeline|r_d_mem|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(3));

-- Location: LCCOMB_X29_Y9_N26
\data_i|rMEM[57][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[57][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[57][3]~feeder_combout\);

-- Location: FF_X29_Y9_N27
\data_i|rMEM[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[57][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][3]~q\);

-- Location: FF_X33_Y7_N9
\data_i|rMEM[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][3]~q\);

-- Location: FF_X28_Y7_N15
\data_i|rMEM[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][3]~q\);

-- Location: FF_X28_Y7_N1
\data_i|rMEM[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][3]~q\);

-- Location: LCCOMB_X28_Y7_N14
\data_i|oRD[3]~1315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1315_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|rMEM[27][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[25][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[25][3]~q\,
	datad => \data_i|rMEM[27][3]~q\,
	combout => \data_i|oRD[3]~1315_combout\);

-- Location: LCCOMB_X33_Y7_N8
\data_i|oRD[3]~1316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1316_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1315_combout\ & ((\data_i|rMEM[59][3]~q\))) # (!\data_i|oRD[3]~1315_combout\ & (\data_i|rMEM[57][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[57][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[59][3]~q\,
	datad => \data_i|oRD[3]~1315_combout\,
	combout => \data_i|oRD[3]~1316_combout\);

-- Location: LCCOMB_X25_Y8_N22
\data_i|rMEM[56][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[56][3]~feeder_combout\);

-- Location: FF_X25_Y8_N23
\data_i|rMEM[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][3]~q\);

-- Location: FF_X33_Y7_N3
\data_i|rMEM[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][3]~q\);

-- Location: FF_X34_Y9_N23
\data_i|rMEM[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][3]~q\);

-- Location: LCCOMB_X34_Y11_N20
\data_i|rMEM[26][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[26][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[26][3]~feeder_combout\);

-- Location: FF_X34_Y11_N21
\data_i|rMEM[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[26][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][3]~q\);

-- Location: LCCOMB_X34_Y9_N22
\data_i|oRD[3]~1317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1317_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[26][3]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[24][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[24][3]~q\,
	datad => \data_i|rMEM[26][3]~q\,
	combout => \data_i|oRD[3]~1317_combout\);

-- Location: LCCOMB_X33_Y7_N2
\data_i|oRD[3]~1318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1318_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1317_combout\ & ((\data_i|rMEM[58][3]~q\))) # (!\data_i|oRD[3]~1317_combout\ & (\data_i|rMEM[56][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[58][3]~q\,
	datad => \data_i|oRD[3]~1317_combout\,
	combout => \data_i|oRD[3]~1318_combout\);

-- Location: LCCOMB_X33_Y7_N12
\data_i|oRD[3]~1319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1319_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[3]~1316_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[3]~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[3]~1316_combout\,
	datad => \data_i|oRD[3]~1318_combout\,
	combout => \data_i|oRD[3]~1319_combout\);

-- Location: LCCOMB_X36_Y14_N0
\data_i|rMEM[30][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[30][3]~feeder_combout\);

-- Location: FF_X36_Y14_N1
\data_i|rMEM[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][3]~q\);

-- Location: FF_X36_Y15_N13
\data_i|rMEM[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][3]~q\);

-- Location: LCCOMB_X36_Y15_N12
\data_i|oRD[3]~1313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1313_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[30][3]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[28][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[30][3]~q\,
	datac => \data_i|rMEM[28][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[3]~1313_combout\);

-- Location: FF_X26_Y15_N25
\data_i|rMEM[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][3]~q\);

-- Location: FF_X26_Y15_N31
\data_i|rMEM[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][3]~q\);

-- Location: LCCOMB_X26_Y15_N30
\data_i|oRD[3]~1314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1314_combout\ = (\data_i|oRD[3]~1313_combout\ & (((\data_i|rMEM[62][3]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[3]~1313_combout\ & (\data_i|rMEM[60][3]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1313_combout\,
	datab => \data_i|rMEM[60][3]~q\,
	datac => \data_i|rMEM[62][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1314_combout\);

-- Location: FF_X27_Y8_N19
\data_i|rMEM[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][3]~q\);

-- Location: FF_X27_Y8_N9
\data_i|rMEM[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][3]~q\);

-- Location: LCCOMB_X32_Y17_N8
\data_i|rMEM[31][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[31][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[31][3]~feeder_combout\);

-- Location: FF_X32_Y17_N9
\data_i|rMEM[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[31][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][3]~q\);

-- Location: FF_X32_Y6_N27
\data_i|rMEM[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][3]~q\);

-- Location: LCCOMB_X32_Y6_N26
\data_i|oRD[3]~1320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1320_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[31][3]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[29][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[31][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[29][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[3]~1320_combout\);

-- Location: LCCOMB_X27_Y8_N8
\data_i|oRD[3]~1321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1321_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1320_combout\ & ((\data_i|rMEM[63][3]~q\))) # (!\data_i|oRD[3]~1320_combout\ & (\data_i|rMEM[61][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[61][3]~q\,
	datac => \data_i|rMEM[63][3]~q\,
	datad => \data_i|oRD[3]~1320_combout\,
	combout => \data_i|oRD[3]~1321_combout\);

-- Location: LCCOMB_X33_Y10_N12
\data_i|oRD[3]~1322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1322_combout\ = (\data_i|oRD[3]~1319_combout\ & (((\data_i|oRD[3]~1321_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4)))) # (!\data_i|oRD[3]~1319_combout\ & (\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[3]~1314_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1319_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[3]~1314_combout\,
	datad => \data_i|oRD[3]~1321_combout\,
	combout => \data_i|oRD[3]~1322_combout\);

-- Location: FF_X25_Y10_N13
\data_i|rMEM[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][3]~q\);

-- Location: FF_X25_Y10_N3
\data_i|rMEM[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][3]~q\);

-- Location: LCCOMB_X24_Y6_N4
\data_i|rMEM[23][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[23][3]~feeder_combout\);

-- Location: FF_X24_Y6_N5
\data_i|rMEM[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][3]~q\);

-- Location: FF_X21_Y6_N15
\data_i|rMEM[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][3]~q\);

-- Location: LCCOMB_X21_Y6_N14
\data_i|oRD[3]~1289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1289_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[23][3]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[23][3]~q\,
	datac => \data_i|rMEM[19][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[3]~1289_combout\);

-- Location: LCCOMB_X25_Y10_N2
\data_i|oRD[3]~1290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1290_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1289_combout\ & ((\data_i|rMEM[55][3]~q\))) # (!\data_i|oRD[3]~1289_combout\ & (\data_i|rMEM[51][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[51][3]~q\,
	datac => \data_i|rMEM[55][3]~q\,
	datad => \data_i|oRD[3]~1289_combout\,
	combout => \data_i|oRD[3]~1290_combout\);

-- Location: FF_X20_Y12_N27
\data_i|rMEM[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][3]~q\);

-- Location: FF_X20_Y12_N29
\data_i|rMEM[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][3]~q\);

-- Location: FF_X20_Y10_N19
\data_i|rMEM[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][3]~q\);

-- Location: FF_X20_Y10_N17
\data_i|rMEM[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][3]~q\);

-- Location: LCCOMB_X20_Y10_N16
\data_i|oRD[3]~1282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1282_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[21][3]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[17][3]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[21][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[17][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1282_combout\);

-- Location: LCCOMB_X20_Y12_N28
\data_i|oRD[3]~1283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1283_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1282_combout\ & (\data_i|rMEM[53][3]~q\)) # (!\data_i|oRD[3]~1282_combout\ & ((\data_i|rMEM[49][3]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[49][3]~q\,
	datad => \data_i|oRD[3]~1282_combout\,
	combout => \data_i|oRD[3]~1283_combout\);

-- Location: FF_X21_Y9_N5
\data_i|rMEM[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][3]~q\);

-- Location: FF_X20_Y6_N15
\data_i|rMEM[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][3]~q\);

-- Location: FF_X20_Y6_N25
\data_i|rMEM[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][3]~q\);

-- Location: FF_X21_Y6_N29
\data_i|rMEM[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][3]~q\);

-- Location: LCCOMB_X21_Y6_N28
\data_i|oRD[3]~1284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1284_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[22][3]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[22][3]~q\,
	datac => \data_i|rMEM[18][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[3]~1284_combout\);

-- Location: LCCOMB_X20_Y6_N14
\data_i|oRD[3]~1285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1285_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1284_combout\ & ((\data_i|rMEM[54][3]~q\))) # (!\data_i|oRD[3]~1284_combout\ & (\data_i|rMEM[50][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[50][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[54][3]~q\,
	datad => \data_i|oRD[3]~1284_combout\,
	combout => \data_i|oRD[3]~1285_combout\);

-- Location: FF_X24_Y9_N23
\data_i|rMEM[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][3]~q\);

-- Location: FF_X24_Y9_N29
\data_i|rMEM[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][3]~q\);

-- Location: FF_X32_Y9_N15
\data_i|rMEM[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][3]~q\);

-- Location: LCCOMB_X31_Y6_N26
\data_i|rMEM[20][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[20][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[20][3]~feeder_combout\);

-- Location: FF_X31_Y6_N27
\data_i|rMEM[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[20][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][3]~q\);

-- Location: LCCOMB_X32_Y9_N14
\data_i|oRD[3]~1286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1286_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|rMEM[20][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[16][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[16][3]~q\,
	datad => \data_i|rMEM[20][3]~q\,
	combout => \data_i|oRD[3]~1286_combout\);

-- Location: LCCOMB_X24_Y9_N28
\data_i|oRD[3]~1287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1287_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1286_combout\ & ((\data_i|rMEM[52][3]~q\))) # (!\data_i|oRD[3]~1286_combout\ & (\data_i|rMEM[48][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[48][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[52][3]~q\,
	datad => \data_i|oRD[3]~1286_combout\,
	combout => \data_i|oRD[3]~1287_combout\);

-- Location: LCCOMB_X24_Y9_N30
\data_i|oRD[3]~1288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1288_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[3]~1285_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[3]~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[3]~1285_combout\,
	datad => \data_i|oRD[3]~1287_combout\,
	combout => \data_i|oRD[3]~1288_combout\);

-- Location: LCCOMB_X32_Y10_N16
\data_i|oRD[3]~1291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1291_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[3]~1288_combout\ & (\data_i|oRD[3]~1290_combout\)) # (!\data_i|oRD[3]~1288_combout\ & ((\data_i|oRD[3]~1283_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[3]~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1290_combout\,
	datab => \data_i|oRD[3]~1283_combout\,
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[3]~1288_combout\,
	combout => \data_i|oRD[3]~1291_combout\);

-- Location: FF_X32_Y11_N17
\data_i|rMEM[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][3]~q\);

-- Location: FF_X32_Y11_N23
\data_i|rMEM[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][3]~q\);

-- Location: FF_X33_Y4_N29
\data_i|rMEM[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][3]~q\);

-- Location: FF_X33_Y4_N3
\data_i|rMEM[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][3]~q\);

-- Location: LCCOMB_X33_Y4_N2
\data_i|oRD[3]~1292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1292_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[13][3]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[12][3]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[13][3]~q\,
	datac => \data_i|rMEM[12][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1292_combout\);

-- Location: LCCOMB_X32_Y11_N22
\data_i|oRD[3]~1293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1293_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1292_combout\ & ((\data_i|rMEM[45][3]~q\))) # (!\data_i|oRD[3]~1292_combout\ & (\data_i|rMEM[44][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[44][3]~q\,
	datac => \data_i|rMEM[45][3]~q\,
	datad => \data_i|oRD[3]~1292_combout\,
	combout => \data_i|oRD[3]~1293_combout\);

-- Location: FF_X19_Y14_N17
\data_i|rMEM[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][3]~q\);

-- Location: FF_X19_Y12_N5
\data_i|rMEM[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][3]~q\);

-- Location: LCCOMB_X19_Y8_N16
\data_i|rMEM[15][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[15][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[15][3]~feeder_combout\);

-- Location: FF_X19_Y8_N17
\data_i|rMEM[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[15][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][3]~q\);

-- Location: FF_X19_Y12_N11
\data_i|rMEM[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][3]~q\);

-- Location: LCCOMB_X19_Y12_N10
\data_i|oRD[3]~1299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1299_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[15][3]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[14][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[15][3]~q\,
	datac => \data_i|rMEM[14][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[3]~1299_combout\);

-- Location: LCCOMB_X19_Y12_N4
\data_i|oRD[3]~1300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1300_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1299_combout\ & ((\data_i|rMEM[47][3]~q\))) # (!\data_i|oRD[3]~1299_combout\ & (\data_i|rMEM[46][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[46][3]~q\,
	datac => \data_i|rMEM[47][3]~q\,
	datad => \data_i|oRD[3]~1299_combout\,
	combout => \data_i|oRD[3]~1300_combout\);

-- Location: FF_X25_Y12_N11
\data_i|rMEM[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][3]~q\);

-- Location: FF_X25_Y12_N5
\data_i|rMEM[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][3]~q\);

-- Location: FF_X32_Y7_N23
\data_i|rMEM[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][3]~q\);

-- Location: FF_X31_Y7_N1
\data_i|rMEM[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][3]~q\);

-- Location: LCCOMB_X31_Y7_N0
\data_i|oRD[3]~1296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1296_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[9][3]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[8][3]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[9][3]~q\,
	datac => \data_i|rMEM[8][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1296_combout\);

-- Location: LCCOMB_X25_Y12_N4
\data_i|oRD[3]~1297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1297_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1296_combout\ & ((\data_i|rMEM[41][3]~q\))) # (!\data_i|oRD[3]~1296_combout\ & (\data_i|rMEM[40][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[41][3]~q\,
	datad => \data_i|oRD[3]~1296_combout\,
	combout => \data_i|oRD[3]~1297_combout\);

-- Location: LCCOMB_X24_Y10_N6
\data_i|rMEM[42][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[42][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[42][3]~feeder_combout\);

-- Location: FF_X24_Y10_N7
\data_i|rMEM[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[42][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][3]~q\);

-- Location: FF_X27_Y12_N21
\data_i|rMEM[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][3]~q\);

-- Location: FF_X27_Y12_N23
\data_i|rMEM[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][3]~q\);

-- Location: FF_X32_Y12_N21
\data_i|rMEM[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][3]~q\);

-- Location: LCCOMB_X32_Y12_N20
\data_i|oRD[3]~1294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1294_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[11][3]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[10][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[11][3]~q\,
	datac => \data_i|rMEM[10][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[3]~1294_combout\);

-- Location: LCCOMB_X27_Y12_N20
\data_i|oRD[3]~1295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1295_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1294_combout\ & ((\data_i|rMEM[43][3]~q\))) # (!\data_i|oRD[3]~1294_combout\ & (\data_i|rMEM[42][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[42][3]~q\,
	datac => \data_i|rMEM[43][3]~q\,
	datad => \data_i|oRD[3]~1294_combout\,
	combout => \data_i|oRD[3]~1295_combout\);

-- Location: LCCOMB_X25_Y12_N18
\data_i|oRD[3]~1298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1298_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[3]~1295_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[3]~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[3]~1297_combout\,
	datad => \data_i|oRD[3]~1295_combout\,
	combout => \data_i|oRD[3]~1298_combout\);

-- Location: LCCOMB_X33_Y10_N8
\data_i|oRD[3]~1301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1301_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[3]~1298_combout\ & ((\data_i|oRD[3]~1300_combout\))) # (!\data_i|oRD[3]~1298_combout\ & (\data_i|oRD[3]~1293_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[3]~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1293_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[3]~1300_combout\,
	datad => \data_i|oRD[3]~1298_combout\,
	combout => \data_i|oRD[3]~1301_combout\);

-- Location: FF_X34_Y7_N9
\data_i|rMEM[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][3]~q\);

-- Location: FF_X34_Y7_N3
\data_i|rMEM[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][3]~q\);

-- Location: LCCOMB_X34_Y7_N8
\data_i|oRD[3]~1302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1302_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[6][3]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[4][3]~q\,
	datad => \data_i|rMEM[6][3]~q\,
	combout => \data_i|oRD[3]~1302_combout\);

-- Location: LCCOMB_X21_Y7_N28
\data_i|rMEM[36][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[36][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[36][3]~feeder_combout\);

-- Location: FF_X21_Y7_N29
\data_i|rMEM[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[36][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][3]~q\);

-- Location: FF_X22_Y7_N21
\data_i|rMEM[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][3]~q\);

-- Location: LCCOMB_X22_Y7_N20
\data_i|oRD[3]~1303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1303_combout\ = (\data_i|oRD[3]~1302_combout\ & (((\data_i|rMEM[38][3]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[3]~1302_combout\ & (\data_i|rMEM[36][3]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1302_combout\,
	datab => \data_i|rMEM[36][3]~q\,
	datac => \data_i|rMEM[38][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1303_combout\);

-- Location: FF_X29_Y5_N7
\data_i|rMEM[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][3]~q\);

-- Location: FF_X28_Y5_N31
\data_i|rMEM[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][3]~q\);

-- Location: LCCOMB_X29_Y5_N6
\data_i|oRD[3]~1309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1309_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[7][3]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[5][3]~q\,
	datad => \data_i|rMEM[7][3]~q\,
	combout => \data_i|oRD[3]~1309_combout\);

-- Location: LCCOMB_X29_Y5_N16
\data_i|rMEM[37][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[37][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[37][3]~feeder_combout\);

-- Location: FF_X29_Y5_N17
\data_i|rMEM[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[37][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][3]~q\);

-- Location: FF_X28_Y5_N25
\data_i|rMEM[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][3]~q\);

-- Location: LCCOMB_X28_Y5_N24
\data_i|oRD[3]~1310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1310_combout\ = (\data_i|oRD[3]~1309_combout\ & (((\data_i|rMEM[39][3]~q\) # (!\reg_pipeline|r_y_mem|sREG\(7))))) # (!\data_i|oRD[3]~1309_combout\ & (\data_i|rMEM[37][3]~q\ & ((\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1309_combout\,
	datab => \data_i|rMEM[37][3]~q\,
	datac => \data_i|rMEM[39][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1310_combout\);

-- Location: FF_X29_Y11_N29
\data_i|rMEM[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][3]~q\);

-- Location: FF_X24_Y13_N5
\data_i|rMEM[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][3]~q\);

-- Location: LCCOMB_X17_Y11_N10
\data_i|rMEM[3][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[3][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[3][3]~feeder_combout\);

-- Location: FF_X17_Y11_N11
\data_i|rMEM[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[3][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][3]~q\);

-- Location: FF_X29_Y11_N23
\data_i|rMEM[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][3]~q\);

-- Location: LCCOMB_X29_Y11_N22
\data_i|oRD[3]~1304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1304_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[3][3]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[1][3]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[3][3]~q\,
	datac => \data_i|rMEM[1][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1304_combout\);

-- Location: LCCOMB_X24_Y13_N4
\data_i|oRD[3]~1305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1305_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1304_combout\ & ((\data_i|rMEM[35][3]~q\))) # (!\data_i|oRD[3]~1304_combout\ & (\data_i|rMEM[33][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[35][3]~q\,
	datad => \data_i|oRD[3]~1304_combout\,
	combout => \data_i|oRD[3]~1305_combout\);

-- Location: LCCOMB_X21_Y7_N26
\data_i|rMEM[32][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[32][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[32][3]~feeder_combout\);

-- Location: FF_X21_Y7_N27
\data_i|rMEM[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[32][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][3]~q\);

-- Location: FF_X21_Y9_N23
\data_i|rMEM[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][3]~q\);

-- Location: LCCOMB_X22_Y8_N4
\data_i|rMEM[2][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[2][3]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(3),
	combout => \data_i|rMEM[2][3]~feeder_combout\);

-- Location: FF_X22_Y8_N5
\data_i|rMEM[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[2][3]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][3]~q\);

-- Location: FF_X20_Y5_N21
\data_i|rMEM[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][3]~q\);

-- Location: LCCOMB_X20_Y5_N20
\data_i|oRD[3]~1306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1306_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[2][3]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[0][3]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[2][3]~q\,
	datac => \data_i|rMEM[0][3]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[3]~1306_combout\);

-- Location: LCCOMB_X21_Y9_N22
\data_i|oRD[3]~1307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1307_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[3]~1306_combout\ & ((\data_i|rMEM[34][3]~q\))) # (!\data_i|oRD[3]~1306_combout\ & (\data_i|rMEM[32][3]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[3]~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[32][3]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[34][3]~q\,
	datad => \data_i|oRD[3]~1306_combout\,
	combout => \data_i|oRD[3]~1307_combout\);

-- Location: LCCOMB_X33_Y10_N18
\data_i|oRD[3]~1308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1308_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[3]~1305_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[3]~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[3]~1305_combout\,
	datad => \data_i|oRD[3]~1307_combout\,
	combout => \data_i|oRD[3]~1308_combout\);

-- Location: LCCOMB_X33_Y10_N16
\data_i|oRD[3]~1311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1311_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[3]~1308_combout\ & ((\data_i|oRD[3]~1310_combout\))) # (!\data_i|oRD[3]~1308_combout\ & (\data_i|oRD[3]~1303_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[3]~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1303_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[3]~1310_combout\,
	datad => \data_i|oRD[3]~1308_combout\,
	combout => \data_i|oRD[3]~1311_combout\);

-- Location: LCCOMB_X33_Y10_N6
\data_i|oRD[3]~1312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1312_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|oRD[3]~1301_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (!\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[3]~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[3]~1301_combout\,
	datad => \data_i|oRD[3]~1311_combout\,
	combout => \data_i|oRD[3]~1312_combout\);

-- Location: LCCOMB_X33_Y10_N10
\data_i|oRD[3]~1323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1323_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[3]~1312_combout\ & (\data_i|oRD[3]~1322_combout\)) # (!\data_i|oRD[3]~1312_combout\ & ((\data_i|oRD[3]~1291_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[3]~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[3]~1322_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[3]~1291_combout\,
	datad => \data_i|oRD[3]~1312_combout\,
	combout => \data_i|oRD[3]~1323_combout\);

-- Location: LCCOMB_X33_Y10_N26
\data_i|oRD[3]~1437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[3]~1437_combout\ = (\cu_mem|Mux22~0_combout\ & (\cu_mem|Mux23~1_combout\ & \data_i|oRD[3]~1323_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux22~0_combout\,
	datac => \cu_mem|Mux23~1_combout\,
	datad => \data_i|oRD[3]~1323_combout\,
	combout => \data_i|oRD[3]~1437_combout\);

-- Location: FF_X33_Y10_N27
\reg_pipeline|r_d_wb|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[3]~1437_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(3));

-- Location: FF_X36_Y17_N29
\reg_pipeline|r_y_wb|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(3),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(3));

-- Location: LCCOMB_X36_Y17_N28
\Add0~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~116_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(3))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(3),
	datad => \Add0~2_combout\,
	combout => \Add0~116_combout\);

-- Location: LCCOMB_X41_Y17_N30
\Add0~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~117_combout\ = (\Add0~116_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(3),
	datad => \Add0~116_combout\,
	combout => \Add0~117_combout\);

-- Location: FF_X42_Y16_N11
\regf_i|r3_i|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~117_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r3_i|sREG\(3));

-- Location: LCCOMB_X42_Y16_N16
\regf_i|Mux59~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux59~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(3))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(3),
	datad => \regf_i|r0_i|sREG\(3),
	combout => \regf_i|Mux59~2_combout\);

-- Location: LCCOMB_X41_Y16_N20
\regf_i|Mux59~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux59~3_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|Mux59~2_combout\ & (\regf_i|r3_i|sREG\(3))) # (!\regf_i|Mux59~2_combout\ & ((\regf_i|r2_i|sREG\(3)))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r3_i|sREG\(3),
	datac => \regf_i|r2_i|sREG\(3),
	datad => \regf_i|Mux59~2_combout\,
	combout => \regf_i|Mux59~3_combout\);

-- Location: LCCOMB_X42_Y17_N16
\regf_i|Mux59~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux59~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(3)) # ((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r4_i|sREG\(3) & !\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r6_i|sREG\(3),
	datab => \reg_pipeline|r_ir_rf|sREG\(17),
	datac => \regf_i|r4_i|sREG\(3),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux59~0_combout\);

-- Location: LCCOMB_X41_Y17_N16
\regf_i|Mux59~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux59~1_combout\ = (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|Mux59~0_combout\ & ((\regf_i|r7_i|sREG\(3)))) # (!\regf_i|Mux59~0_combout\ & (\regf_i|r5_i|sREG\(3))))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|Mux59~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(16),
	datab => \regf_i|Mux59~0_combout\,
	datac => \regf_i|r5_i|sREG\(3),
	datad => \regf_i|r7_i|sREG\(3),
	combout => \regf_i|Mux59~1_combout\);

-- Location: LCCOMB_X43_Y10_N10
\regf_i|Mux59~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux59~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux59~1_combout\))) # (!\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux59~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(18),
	datac => \regf_i|Mux59~3_combout\,
	datad => \regf_i|Mux59~1_combout\,
	combout => \regf_i|Mux59~4_combout\);

-- Location: FF_X43_Y10_N11
\reg_pipeline|r_a_alu|sREG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux59~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(3));

-- Location: LCCOMB_X38_Y8_N18
\alu_i|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~8_combout\ = (\reg_pipeline|r_b_alu|sREG\(4)) # ((\reg_pipeline|r_a_alu|sREG\(4)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \reg_pipeline|r_a_alu|sREG\(4),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux27~8_combout\);

-- Location: LCCOMB_X38_Y8_N20
\alu_i|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~9_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\alu_i|Mux27~8_combout\))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_a_alu|sREG\(4))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((!\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datad => \alu_i|Mux27~8_combout\,
	combout => \alu_i|Mux27~9_combout\);

-- Location: LCCOMB_X38_Y8_N10
\alu_i|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~10_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(4) & (\reg_pipeline|r_a_alu|sREG\(4))) # (!\reg_pipeline|r_b_alu|sREG\(4) & (!\reg_pipeline|r_a_alu|sREG\(4) & !\alu_i|Mux27~9_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(4),
	datad => \alu_i|Mux27~9_combout\,
	combout => \alu_i|Mux27~10_combout\);

-- Location: LCCOMB_X38_Y8_N22
\alu_i|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~15_combout\ = ((\alu_i|Mux27~10_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & !\cu_alu|Mux22~7_combout\))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux22~7_combout\,
	datac => \cu_alu|Mux23~9_combout\,
	datad => \alu_i|Mux27~10_combout\,
	combout => \alu_i|Mux27~15_combout\);

-- Location: LCCOMB_X39_Y5_N24
\alu_i|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~1_combout\ = \reg_pipeline|r_a_alu|sREG\(4) $ (\reg_pipeline|r_b_alu|sREG\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(4),
	datad => \reg_pipeline|r_b_alu|sREG\(4),
	combout => \alu_i|Equal0~1_combout\);

-- Location: LCCOMB_X43_Y6_N8
\alu_i|sSHR_s2[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[4]~0_combout\ = (\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(7)))) # (!\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \reg_pipeline|r_a_alu|sREG\(6),
	datad => \reg_pipeline|r_a_alu|sREG\(7),
	combout => \alu_i|sSHR_s2[4]~0_combout\);

-- Location: LCCOMB_X43_Y6_N24
\alu_i|sSHR_s2[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|sSHR_s2[4]~1_combout\ = (\alu_i|sSHR_s2[4]~0_combout\) # ((!\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHR_s1[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datac => \alu_i|sSHR_s2[4]~0_combout\,
	datad => \alu_i|sSHR_s1[4]~1_combout\,
	combout => \alu_i|sSHR_s2[4]~1_combout\);

-- Location: LCCOMB_X36_Y6_N28
\alu_i|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~4_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & (\alu_i|sSHR_s3[12]~13_combout\ & (\reg_pipeline|r_y_mem|sREG[7]~51_combout\))) # (!\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & (((\alu_i|sSRA_s4[20]~5_combout\) # 
-- (!\reg_pipeline|r_y_mem|sREG[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~53_combout\,
	datab => \alu_i|sSHR_s3[12]~13_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~51_combout\,
	datad => \alu_i|sSRA_s4[20]~5_combout\,
	combout => \alu_i|Mux27~4_combout\);

-- Location: LCCOMB_X36_Y6_N2
\alu_i|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~5_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~50_combout\ & (((\alu_i|Mux27~4_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~50_combout\ & ((\alu_i|Mux27~4_combout\ & ((\alu_i|sSHR_s2[4]~1_combout\))) # (!\alu_i|Mux27~4_combout\ & 
-- (\alu_i|sSHR_s2[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[8]~7_combout\,
	datab => \alu_i|sSHR_s2[4]~1_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~50_combout\,
	datad => \alu_i|Mux27~4_combout\,
	combout => \alu_i|Mux27~5_combout\);

-- Location: LCCOMB_X35_Y8_N16
\alu_i|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~6_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~56_combout\ & ((\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & (\alu_i|Equal0~1_combout\)) # (!\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & ((\alu_i|Mux27~5_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[7]~56_combout\ & (((\reg_pipeline|r_y_mem|sREG[7]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~56_combout\,
	datab => \alu_i|Equal0~1_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~55_combout\,
	datad => \alu_i|Mux27~5_combout\,
	combout => \alu_i|Mux27~6_combout\);

-- Location: LCCOMB_X35_Y8_N18
\alu_i|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~7_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & (((\alu_i|Mux27~6_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & ((\alu_i|Mux27~6_combout\ & ((\alu_i|sSHR_s4[20]~11_combout\))) # (!\alu_i|Mux27~6_combout\ & 
-- (\alu_i|sSHL_s4[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~49_combout\,
	datab => \alu_i|sSHL_s4[4]~4_combout\,
	datac => \alu_i|sSHR_s4[20]~11_combout\,
	datad => \alu_i|Mux27~6_combout\,
	combout => \alu_i|Mux27~7_combout\);

-- Location: LCCOMB_X35_Y8_N20
\alu_i|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~11_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\alu_i|Mux27~7_combout\)) # (!\reg_pipeline|r_y_mem|sREG[7]~58_combout\))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (\reg_pipeline|r_y_mem|sREG[7]~58_combout\ & 
-- (\alu_i|Mux27~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~58_combout\,
	datac => \alu_i|Mux27~15_combout\,
	datad => \alu_i|Mux27~7_combout\,
	combout => \alu_i|Mux27~11_combout\);

-- Location: LCCOMB_X35_Y8_N6
\alu_i|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~12_combout\ = (\alu_i|Mux15~0_combout\ & ((\alu_i|Mux27~11_combout\ & (\alu_i|Add0~8_combout\)) # (!\alu_i|Mux27~11_combout\ & ((\alu_i|Add1~8_combout\))))) # (!\alu_i|Mux15~0_combout\ & (((\alu_i|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \alu_i|Add0~8_combout\,
	datac => \alu_i|Add1~8_combout\,
	datad => \alu_i|Mux27~11_combout\,
	combout => \alu_i|Mux27~12_combout\);

-- Location: LCCOMB_X35_Y8_N24
\alu_i|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~14_combout\ = ((\alu_i|Mux27~16_combout\ & \alu_i|Mux27~12_combout\)) # (!\alu_i|Mux27~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux27~16_combout\,
	datac => \alu_i|Mux27~13_combout\,
	datad => \alu_i|Mux27~12_combout\,
	combout => \alu_i|Mux27~14_combout\);

-- Location: FF_X35_Y8_N25
\reg_pipeline|r_y_mem|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux27~14_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(4));

-- Location: FF_X39_Y16_N19
\reg_pipeline|r_d_alu|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[5]~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(5));

-- Location: LCCOMB_X35_Y12_N4
\reg_pipeline|r_d_mem|sREG[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_d_mem|sREG[5]~feeder_combout\ = \reg_pipeline|r_d_alu|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_alu|sREG\(5),
	combout => \reg_pipeline|r_d_mem|sREG[5]~feeder_combout\);

-- Location: FF_X35_Y12_N5
\reg_pipeline|r_d_mem|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_d_mem|sREG[5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(5));

-- Location: FF_X29_Y7_N5
\data_i|rMEM[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][5]~q\);

-- Location: FF_X30_Y7_N23
\data_i|rMEM[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][5]~q\);

-- Location: FF_X30_Y7_N13
\data_i|rMEM[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][5]~q\);

-- Location: LCCOMB_X26_Y10_N22
\data_i|rMEM[44][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[44][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[44][5]~feeder_combout\);

-- Location: FF_X26_Y10_N23
\data_i|rMEM[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[44][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][5]~q\);

-- Location: LCCOMB_X30_Y7_N12
\data_i|oRD[5]~1198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1198_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[44][5]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (\data_i|rMEM[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[12][5]~q\,
	datad => \data_i|rMEM[44][5]~q\,
	combout => \data_i|oRD[5]~1198_combout\);

-- Location: LCCOMB_X30_Y7_N22
\data_i|oRD[5]~1199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1199_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1198_combout\ & (\data_i|rMEM[60][5]~q\)) # (!\data_i|oRD[5]~1198_combout\ & ((\data_i|rMEM[28][5]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[60][5]~q\,
	datac => \data_i|rMEM[28][5]~q\,
	datad => \data_i|oRD[5]~1198_combout\,
	combout => \data_i|oRD[5]~1199_combout\);

-- Location: LCCOMB_X31_Y5_N26
\data_i|rMEM[40][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[40][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[40][5]~feeder_combout\);

-- Location: FF_X31_Y5_N27
\data_i|rMEM[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[40][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][5]~q\);

-- Location: FF_X28_Y9_N31
\data_i|rMEM[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][5]~q\);

-- Location: FF_X34_Y9_N29
\data_i|rMEM[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][5]~q\);

-- Location: FF_X31_Y7_N27
\data_i|rMEM[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][5]~q\);

-- Location: LCCOMB_X31_Y7_N26
\data_i|oRD[5]~1202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1202_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[24][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[24][5]~q\,
	datac => \data_i|rMEM[8][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1202_combout\);

-- Location: LCCOMB_X28_Y9_N30
\data_i|oRD[5]~1203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1203_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[5]~1202_combout\ & ((\data_i|rMEM[56][5]~q\))) # (!\data_i|oRD[5]~1202_combout\ & (\data_i|rMEM[40][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[5]~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[56][5]~q\,
	datad => \data_i|oRD[5]~1202_combout\,
	combout => \data_i|oRD[5]~1203_combout\);

-- Location: LCCOMB_X30_Y5_N0
\data_i|rMEM[41][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[41][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[41][5]~feeder_combout\);

-- Location: FF_X30_Y5_N1
\data_i|rMEM[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[41][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][5]~q\);

-- Location: FF_X29_Y9_N29
\data_i|rMEM[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][5]~q\);

-- Location: FF_X33_Y12_N15
\data_i|rMEM[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][5]~q\);

-- Location: FF_X33_Y12_N17
\data_i|rMEM[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][5]~q\);

-- Location: LCCOMB_X33_Y12_N16
\data_i|oRD[5]~1200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1200_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[25][5]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[9][5]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[25][5]~q\,
	datac => \data_i|rMEM[9][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1200_combout\);

-- Location: LCCOMB_X29_Y9_N28
\data_i|oRD[5]~1201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1201_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[5]~1200_combout\ & ((\data_i|rMEM[57][5]~q\))) # (!\data_i|oRD[5]~1200_combout\ & (\data_i|rMEM[41][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[5]~1200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[57][5]~q\,
	datad => \data_i|oRD[5]~1200_combout\,
	combout => \data_i|oRD[5]~1201_combout\);

-- Location: LCCOMB_X28_Y9_N4
\data_i|oRD[5]~1204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1204_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[5]~1201_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[5]~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[5]~1203_combout\,
	datad => \data_i|oRD[5]~1201_combout\,
	combout => \data_i|oRD[5]~1204_combout\);

-- Location: FF_X32_Y6_N5
\data_i|rMEM[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][5]~q\);

-- Location: FF_X29_Y6_N17
\data_i|rMEM[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][5]~q\);

-- Location: LCCOMB_X28_Y15_N4
\data_i|rMEM[45][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[45][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[45][5]~feeder_combout\);

-- Location: FF_X28_Y15_N5
\data_i|rMEM[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[45][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][5]~q\);

-- Location: FF_X31_Y15_N29
\data_i|rMEM[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][5]~q\);

-- Location: LCCOMB_X31_Y15_N28
\data_i|oRD[5]~1205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1205_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[45][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[13][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[45][5]~q\,
	datac => \data_i|rMEM[13][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1205_combout\);

-- Location: LCCOMB_X29_Y6_N16
\data_i|oRD[5]~1206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1206_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1205_combout\ & ((\data_i|rMEM[61][5]~q\))) # (!\data_i|oRD[5]~1205_combout\ & (\data_i|rMEM[29][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[29][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[61][5]~q\,
	datad => \data_i|oRD[5]~1205_combout\,
	combout => \data_i|oRD[5]~1206_combout\);

-- Location: LCCOMB_X28_Y9_N26
\data_i|oRD[5]~1207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1207_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[5]~1204_combout\ & ((\data_i|oRD[5]~1206_combout\))) # (!\data_i|oRD[5]~1204_combout\ & (\data_i|oRD[5]~1199_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[5]~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[5]~1199_combout\,
	datac => \data_i|oRD[5]~1204_combout\,
	datad => \data_i|oRD[5]~1206_combout\,
	combout => \data_i|oRD[5]~1207_combout\);

-- Location: FF_X24_Y6_N29
\data_i|rMEM[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][5]~q\);

-- Location: FF_X24_Y6_N7
\data_i|rMEM[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][5]~q\);

-- Location: FF_X26_Y5_N21
\data_i|rMEM[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][5]~q\);

-- Location: FF_X26_Y5_N11
\data_i|rMEM[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][5]~q\);

-- Location: LCCOMB_X26_Y5_N10
\data_i|oRD[5]~1215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1215_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[39][5]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[7][5]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[39][5]~q\,
	datac => \data_i|rMEM[7][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1215_combout\);

-- Location: LCCOMB_X24_Y6_N6
\data_i|oRD[5]~1216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1216_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1215_combout\ & ((\data_i|rMEM[55][5]~q\))) # (!\data_i|oRD[5]~1215_combout\ & (\data_i|rMEM[23][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[23][5]~q\,
	datac => \data_i|rMEM[55][5]~q\,
	datad => \data_i|oRD[5]~1215_combout\,
	combout => \data_i|oRD[5]~1216_combout\);

-- Location: FF_X26_Y6_N5
\data_i|rMEM[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][5]~q\);

-- Location: FF_X26_Y6_N11
\data_i|rMEM[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][5]~q\);

-- Location: FF_X22_Y7_N31
\data_i|rMEM[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][5]~q\);

-- Location: FF_X22_Y6_N9
\data_i|rMEM[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][5]~q\);

-- Location: LCCOMB_X22_Y6_N8
\data_i|oRD[5]~1208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1208_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[38][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[6][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[6][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1208_combout\);

-- Location: LCCOMB_X26_Y6_N10
\data_i|oRD[5]~1209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1209_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1208_combout\ & ((\data_i|rMEM[54][5]~q\))) # (!\data_i|oRD[5]~1208_combout\ & (\data_i|rMEM[22][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[54][5]~q\,
	datad => \data_i|oRD[5]~1208_combout\,
	combout => \data_i|oRD[5]~1209_combout\);

-- Location: FF_X26_Y9_N29
\data_i|rMEM[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][5]~q\);

-- Location: FF_X27_Y9_N17
\data_i|rMEM[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][5]~q\);

-- Location: LCCOMB_X19_Y6_N8
\data_i|rMEM[19][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[19][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[19][5]~feeder_combout\);

-- Location: FF_X19_Y6_N9
\data_i|rMEM[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[19][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][5]~q\);

-- Location: FF_X26_Y9_N15
\data_i|rMEM[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][5]~q\);

-- Location: LCCOMB_X26_Y9_N14
\data_i|oRD[5]~1210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1210_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[19][5]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[3][5]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[19][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[3][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1210_combout\);

-- Location: LCCOMB_X27_Y9_N16
\data_i|oRD[5]~1211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1211_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[5]~1210_combout\ & ((\data_i|rMEM[51][5]~q\))) # (!\data_i|oRD[5]~1210_combout\ & (\data_i|rMEM[35][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[5]~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[35][5]~q\,
	datac => \data_i|rMEM[51][5]~q\,
	datad => \data_i|oRD[5]~1210_combout\,
	combout => \data_i|oRD[5]~1211_combout\);

-- Location: FF_X21_Y9_N17
\data_i|rMEM[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][5]~q\);

-- Location: FF_X21_Y9_N11
\data_i|rMEM[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][5]~q\);

-- Location: LCCOMB_X19_Y6_N22
\data_i|rMEM[18][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[18][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[18][5]~feeder_combout\);

-- Location: FF_X19_Y6_N23
\data_i|rMEM[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[18][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][5]~q\);

-- Location: FF_X22_Y8_N1
\data_i|rMEM[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][5]~q\);

-- Location: LCCOMB_X22_Y8_N0
\data_i|oRD[5]~1212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1212_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[18][5]~q\) # ((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (((\data_i|rMEM[2][5]~q\ & !\reg_pipeline|r_y_mem|sREG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[18][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[2][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1212_combout\);

-- Location: LCCOMB_X21_Y9_N10
\data_i|oRD[5]~1213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1213_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[5]~1212_combout\ & ((\data_i|rMEM[50][5]~q\))) # (!\data_i|oRD[5]~1212_combout\ & (\data_i|rMEM[34][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[5]~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[34][5]~q\,
	datac => \data_i|rMEM[50][5]~q\,
	datad => \data_i|oRD[5]~1212_combout\,
	combout => \data_i|oRD[5]~1213_combout\);

-- Location: LCCOMB_X28_Y9_N12
\data_i|oRD[5]~1214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1214_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[5]~1211_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[5]~1213_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[5]~1211_combout\,
	datad => \data_i|oRD[5]~1213_combout\,
	combout => \data_i|oRD[5]~1214_combout\);

-- Location: LCCOMB_X28_Y9_N14
\data_i|oRD[5]~1217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1217_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[5]~1214_combout\ & (\data_i|oRD[5]~1216_combout\)) # (!\data_i|oRD[5]~1214_combout\ & ((\data_i|oRD[5]~1209_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[5]~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[5]~1216_combout\,
	datac => \data_i|oRD[5]~1209_combout\,
	datad => \data_i|oRD[5]~1214_combout\,
	combout => \data_i|oRD[5]~1217_combout\);

-- Location: FF_X29_Y5_N25
\data_i|rMEM[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][5]~q\);

-- Location: FF_X29_Y5_N31
\data_i|rMEM[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][5]~q\);

-- Location: LCCOMB_X29_Y5_N30
\data_i|oRD[5]~1225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1225_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[37][5]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[5][5]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[37][5]~q\,
	datac => \data_i|rMEM[5][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1225_combout\);

-- Location: FF_X30_Y8_N9
\data_i|rMEM[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][5]~q\);

-- Location: FF_X29_Y4_N17
\data_i|rMEM[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][5]~q\);

-- Location: LCCOMB_X29_Y4_N16
\data_i|oRD[5]~1226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1226_combout\ = (\data_i|oRD[5]~1225_combout\ & (((\data_i|rMEM[53][5]~q\) # (!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[5]~1225_combout\ & (\data_i|rMEM[21][5]~q\ & ((\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[5]~1225_combout\,
	datab => \data_i|rMEM[21][5]~q\,
	datac => \data_i|rMEM[53][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1226_combout\);

-- Location: LCCOMB_X30_Y6_N8
\data_i|rMEM[20][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[20][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[20][5]~feeder_combout\);

-- Location: FF_X30_Y6_N9
\data_i|rMEM[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[20][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][5]~q\);

-- Location: FF_X29_Y7_N19
\data_i|rMEM[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][5]~q\);

-- Location: FF_X30_Y9_N13
\data_i|rMEM[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][5]~q\);

-- Location: FF_X30_Y9_N23
\data_i|rMEM[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][5]~q\);

-- Location: LCCOMB_X30_Y9_N22
\data_i|oRD[5]~1218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1218_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[36][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[36][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[4][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1218_combout\);

-- Location: LCCOMB_X29_Y7_N18
\data_i|oRD[5]~1219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1219_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1218_combout\ & ((\data_i|rMEM[52][5]~q\))) # (!\data_i|oRD[5]~1218_combout\ & (\data_i|rMEM[20][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[20][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[52][5]~q\,
	datad => \data_i|oRD[5]~1218_combout\,
	combout => \data_i|oRD[5]~1219_combout\);

-- Location: FF_X29_Y11_N5
\data_i|rMEM[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][5]~q\);

-- Location: FF_X29_Y9_N11
\data_i|rMEM[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][5]~q\);

-- Location: FF_X30_Y8_N27
\data_i|rMEM[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][5]~q\);

-- Location: FF_X29_Y11_N27
\data_i|rMEM[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][5]~q\);

-- Location: LCCOMB_X29_Y11_N26
\data_i|oRD[5]~1220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1220_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[17][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[17][5]~q\,
	datac => \data_i|rMEM[1][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1220_combout\);

-- Location: LCCOMB_X29_Y9_N10
\data_i|oRD[5]~1221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1221_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[5]~1220_combout\ & ((\data_i|rMEM[49][5]~q\))) # (!\data_i|oRD[5]~1220_combout\ & (\data_i|rMEM[33][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[5]~1220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[33][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[49][5]~q\,
	datad => \data_i|oRD[5]~1220_combout\,
	combout => \data_i|oRD[5]~1221_combout\);

-- Location: LCCOMB_X32_Y9_N8
\data_i|rMEM[16][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[16][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[16][5]~feeder_combout\);

-- Location: FF_X32_Y9_N9
\data_i|rMEM[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[16][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][5]~q\);

-- Location: FF_X28_Y9_N17
\data_i|rMEM[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][5]~q\);

-- Location: FF_X21_Y5_N25
\data_i|rMEM[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][5]~q\);

-- Location: FF_X20_Y5_N31
\data_i|rMEM[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][5]~q\);

-- Location: LCCOMB_X20_Y5_N30
\data_i|oRD[5]~1222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1222_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[32][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[32][5]~q\,
	datac => \data_i|rMEM[0][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1222_combout\);

-- Location: LCCOMB_X28_Y9_N16
\data_i|oRD[5]~1223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1223_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1222_combout\ & ((\data_i|rMEM[48][5]~q\))) # (!\data_i|oRD[5]~1222_combout\ & (\data_i|rMEM[16][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[16][5]~q\,
	datac => \data_i|rMEM[48][5]~q\,
	datad => \data_i|oRD[5]~1222_combout\,
	combout => \data_i|oRD[5]~1223_combout\);

-- Location: LCCOMB_X28_Y9_N10
\data_i|oRD[5]~1224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1224_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[5]~1221_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[5]~1223_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[5]~1221_combout\,
	datad => \data_i|oRD[5]~1223_combout\,
	combout => \data_i|oRD[5]~1224_combout\);

-- Location: LCCOMB_X28_Y9_N20
\data_i|oRD[5]~1227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1227_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[5]~1224_combout\ & (\data_i|oRD[5]~1226_combout\)) # (!\data_i|oRD[5]~1224_combout\ & ((\data_i|oRD[5]~1219_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[5]~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[5]~1226_combout\,
	datac => \data_i|oRD[5]~1219_combout\,
	datad => \data_i|oRD[5]~1224_combout\,
	combout => \data_i|oRD[5]~1227_combout\);

-- Location: LCCOMB_X28_Y9_N22
\data_i|oRD[5]~1228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1228_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[5]~1217_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|oRD[5]~1227_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[5]~1217_combout\,
	datad => \data_i|oRD[5]~1227_combout\,
	combout => \data_i|oRD[5]~1228_combout\);

-- Location: LCCOMB_X28_Y12_N10
\data_i|rMEM[30][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[30][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[30][5]~feeder_combout\);

-- Location: FF_X28_Y12_N11
\data_i|rMEM[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[30][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][5]~q\);

-- Location: FF_X30_Y12_N21
\data_i|rMEM[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][5]~q\);

-- Location: LCCOMB_X25_Y15_N20
\data_i|rMEM[46][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[46][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[46][5]~feeder_combout\);

-- Location: FF_X25_Y15_N21
\data_i|rMEM[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[46][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][5]~q\);

-- Location: FF_X31_Y15_N27
\data_i|rMEM[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][5]~q\);

-- Location: LCCOMB_X31_Y15_N26
\data_i|oRD[5]~1229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1229_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|rMEM[46][5]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & (((\data_i|rMEM[14][5]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[46][5]~q\,
	datac => \data_i|rMEM[14][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1229_combout\);

-- Location: LCCOMB_X30_Y12_N20
\data_i|oRD[5]~1230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1230_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1229_combout\ & ((\data_i|rMEM[62][5]~q\))) # (!\data_i|oRD[5]~1229_combout\ & (\data_i|rMEM[30][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[30][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[62][5]~q\,
	datad => \data_i|oRD[5]~1229_combout\,
	combout => \data_i|oRD[5]~1230_combout\);

-- Location: LCCOMB_X31_Y8_N4
\data_i|rMEM[31][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[31][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[31][5]~feeder_combout\);

-- Location: FF_X31_Y8_N5
\data_i|rMEM[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[31][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][5]~q\);

-- Location: FF_X29_Y12_N21
\data_i|rMEM[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][5]~q\);

-- Location: LCCOMB_X28_Y15_N22
\data_i|rMEM[47][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[47][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[47][5]~feeder_combout\);

-- Location: FF_X28_Y15_N23
\data_i|rMEM[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[47][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][5]~q\);

-- Location: FF_X29_Y12_N11
\data_i|rMEM[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][5]~q\);

-- Location: LCCOMB_X29_Y12_N10
\data_i|oRD[5]~1236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1236_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(7))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|rMEM[47][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|rMEM[15][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[47][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[15][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(7),
	combout => \data_i|oRD[5]~1236_combout\);

-- Location: LCCOMB_X29_Y12_N20
\data_i|oRD[5]~1237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1237_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[5]~1236_combout\ & ((\data_i|rMEM[63][5]~q\))) # (!\data_i|oRD[5]~1236_combout\ & (\data_i|rMEM[31][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[5]~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[31][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[63][5]~q\,
	datad => \data_i|oRD[5]~1236_combout\,
	combout => \data_i|oRD[5]~1237_combout\);

-- Location: FF_X27_Y12_N15
\data_i|rMEM[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][5]~q\);

-- Location: FF_X27_Y9_N27
\data_i|rMEM[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][5]~q\);

-- Location: LCCOMB_X28_Y8_N20
\data_i|rMEM[27][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[27][5]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(5),
	combout => \data_i|rMEM[27][5]~feeder_combout\);

-- Location: FF_X28_Y8_N21
\data_i|rMEM[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[27][5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][5]~q\);

-- Location: FF_X27_Y12_N29
\data_i|rMEM[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][5]~q\);

-- Location: LCCOMB_X27_Y12_N28
\data_i|oRD[5]~1231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1231_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[27][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[11][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[11][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1231_combout\);

-- Location: LCCOMB_X27_Y9_N26
\data_i|oRD[5]~1232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1232_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[5]~1231_combout\ & ((\data_i|rMEM[59][5]~q\))) # (!\data_i|oRD[5]~1231_combout\ & (\data_i|rMEM[43][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[5]~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(7),
	datab => \data_i|rMEM[43][5]~q\,
	datac => \data_i|rMEM[59][5]~q\,
	datad => \data_i|oRD[5]~1231_combout\,
	combout => \data_i|oRD[5]~1232_combout\);

-- Location: FF_X22_Y11_N13
\data_i|rMEM[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][5]~q\);

-- Location: FF_X22_Y11_N27
\data_i|rMEM[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][5]~q\);

-- Location: FF_X32_Y12_N27
\data_i|rMEM[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][5]~q\);

-- Location: FF_X32_Y12_N17
\data_i|rMEM[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][5]~q\);

-- Location: LCCOMB_X32_Y12_N16
\data_i|oRD[5]~1233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1233_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & (((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(7) & ((\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[26][5]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- ((\data_i|rMEM[10][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[10][5]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[5]~1233_combout\);

-- Location: LCCOMB_X22_Y11_N26
\data_i|oRD[5]~1234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1234_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[5]~1233_combout\ & ((\data_i|rMEM[58][5]~q\))) # (!\data_i|oRD[5]~1233_combout\ & (\data_i|rMEM[42][5]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[5]~1233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[42][5]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|rMEM[58][5]~q\,
	datad => \data_i|oRD[5]~1233_combout\,
	combout => \data_i|oRD[5]~1234_combout\);

-- Location: LCCOMB_X28_Y9_N24
\data_i|oRD[5]~1235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1235_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(2))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|oRD[5]~1232_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|oRD[5]~1234_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[5]~1232_combout\,
	datad => \data_i|oRD[5]~1234_combout\,
	combout => \data_i|oRD[5]~1235_combout\);

-- Location: LCCOMB_X28_Y9_N6
\data_i|oRD[5]~1238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1238_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[5]~1235_combout\ & ((\data_i|oRD[5]~1237_combout\))) # (!\data_i|oRD[5]~1235_combout\ & (\data_i|oRD[5]~1230_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[5]~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[5]~1230_combout\,
	datac => \data_i|oRD[5]~1237_combout\,
	datad => \data_i|oRD[5]~1235_combout\,
	combout => \data_i|oRD[5]~1238_combout\);

-- Location: LCCOMB_X28_Y9_N0
\data_i|oRD[5]~1239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1239_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[5]~1228_combout\ & ((\data_i|oRD[5]~1238_combout\))) # (!\data_i|oRD[5]~1228_combout\ & (\data_i|oRD[5]~1207_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[5]~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[5]~1207_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|oRD[5]~1228_combout\,
	datad => \data_i|oRD[5]~1238_combout\,
	combout => \data_i|oRD[5]~1239_combout\);

-- Location: LCCOMB_X33_Y10_N0
\data_i|oRD[5]~1435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[5]~1435_combout\ = (\cu_mem|Mux23~1_combout\ & (\data_i|oRD[5]~1239_combout\ & \cu_mem|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \data_i|oRD[5]~1239_combout\,
	datad => \cu_mem|Mux22~0_combout\,
	combout => \data_i|oRD[5]~1435_combout\);

-- Location: FF_X33_Y10_N1
\reg_pipeline|r_d_wb|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[5]~1435_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(5));

-- Location: FF_X36_Y13_N21
\reg_pipeline|r_y_wb|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(5));

-- Location: LCCOMB_X36_Y13_N20
\Add0~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~112_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\reg_pipeline|r_y_wb|sREG\(5)))) # (!\cu_wb|Mux23~10_combout\ & (\Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~6_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(5),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Add0~112_combout\);

-- Location: LCCOMB_X36_Y13_N16
\Add0~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~113_combout\ = (\Add0~112_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(5),
	datad => \Add0~112_combout\,
	combout => \Add0~113_combout\);

-- Location: FF_X43_Y16_N31
\regf_i|r2_i|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~113_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(5));

-- Location: LCCOMB_X43_Y16_N24
\regf_i|Mux89~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux89~0_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & (\regf_i|r1_i|sREG\(5))) # (!\sRA2[0]~1_combout\ & ((\regf_i|r0_i|sREG\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r1_i|sREG\(5),
	datac => \regf_i|r0_i|sREG\(5),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux89~0_combout\);

-- Location: LCCOMB_X42_Y16_N22
\regf_i|Mux89~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux89~1_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux89~0_combout\ & ((\regf_i|r3_i|sREG\(5)))) # (!\regf_i|Mux89~0_combout\ & (\regf_i|r2_i|sREG\(5))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r2_i|sREG\(5),
	datac => \regf_i|r3_i|sREG\(5),
	datad => \regf_i|Mux89~0_combout\,
	combout => \regf_i|Mux89~1_combout\);

-- Location: LCCOMB_X42_Y17_N14
\regf_i|Mux89~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux89~2_combout\ = (\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\) # ((\regf_i|r6_i|sREG\(5))))) # (!\sRA2[1]~0_combout\ & (!\sRA2[0]~1_combout\ & ((\regf_i|r4_i|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r6_i|sREG\(5),
	datad => \regf_i|r4_i|sREG\(5),
	combout => \regf_i|Mux89~2_combout\);

-- Location: LCCOMB_X39_Y17_N30
\regf_i|Mux89~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux89~3_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux89~2_combout\ & (\regf_i|r7_i|sREG\(5))) # (!\regf_i|Mux89~2_combout\ & ((\regf_i|r5_i|sREG\(5)))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux89~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r7_i|sREG\(5),
	datab => \regf_i|r5_i|sREG\(5),
	datac => \sRA2[0]~1_combout\,
	datad => \regf_i|Mux89~2_combout\,
	combout => \regf_i|Mux89~3_combout\);

-- Location: LCCOMB_X39_Y16_N18
\reg_pipeline|r_b_alu|sREG[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[5]~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux89~3_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux89~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sRA2[2]~2_combout\,
	datac => \regf_i|Mux89~1_combout\,
	datad => \regf_i|Mux89~3_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[5]~4_combout\);

-- Location: LCCOMB_X39_Y16_N16
\reg_pipeline|r_b_alu|sREG[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_b_alu|sREG[5]~feeder_combout\ = \reg_pipeline|r_b_alu|sREG[5]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_b_alu|sREG[5]~4_combout\,
	combout => \reg_pipeline|r_b_alu|sREG[5]~feeder_combout\);

-- Location: LCCOMB_X46_Y16_N8
\reg_pipeline|r_ir_rf|sREG[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_ir_rf|sREG[5]~feeder_combout\ = \prog_i|oQ~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \prog_i|oQ~80_combout\,
	combout => \reg_pipeline|r_ir_rf|sREG[5]~feeder_combout\);

-- Location: FF_X46_Y16_N9
\reg_pipeline|r_ir_rf|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_ir_rf|sREG[5]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_ir_rf|sREG\(5));

-- Location: FF_X39_Y16_N17
\reg_pipeline|r_b_alu|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \reg_pipeline|r_b_alu|sREG[5]~feeder_combout\,
	asdata => \reg_pipeline|r_ir_rf|sREG\(5),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => \cu_rf|Mux22~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(5));

-- Location: LCCOMB_X35_Y8_N22
\alu_i|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & ((\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~37_combout\)) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(5)))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[2]~39_combout\ & (((\reg_pipeline|r_y_mem|sREG[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	datac => \reg_pipeline|r_a_alu|sREG\(5),
	datad => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	combout => \alu_i|Mux26~7_combout\);

-- Location: LCCOMB_X35_Y8_N0
\alu_i|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~6_combout\ = (\reg_pipeline|r_a_alu|sREG\(5) & ((\reg_pipeline|r_b_alu|sREG\(5)) # ((!\reg_pipeline|r_y_mem|sREG[24]~38_combout\)))) # (!\reg_pipeline|r_a_alu|sREG\(5) & ((\reg_pipeline|r_b_alu|sREG\(5) & 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\)) # (!\reg_pipeline|r_b_alu|sREG\(5) & ((!\reg_pipeline|r_y_mem|sREG[2]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(5),
	datab => \reg_pipeline|r_b_alu|sREG\(5),
	datac => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux26~6_combout\);

-- Location: LCCOMB_X35_Y8_N8
\alu_i|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~8_combout\ = (\reg_pipeline|r_a_alu|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\alu_i|Mux26~6_combout\))) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (\alu_i|Mux26~7_combout\)))) # (!\reg_pipeline|r_a_alu|sREG\(5) & 
-- (((\alu_i|Mux26~7_combout\ & \alu_i|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datac => \alu_i|Mux26~7_combout\,
	datad => \alu_i|Mux26~6_combout\,
	combout => \alu_i|Mux26~8_combout\);

-- Location: LCCOMB_X35_Y8_N30
\alu_i|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~12_combout\ = (\cu_alu|Mux23~9_combout\ & (\alu_i|Mux26~8_combout\ & ((\cu_alu|Mux22~7_combout\) # (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux26~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	combout => \alu_i|Mux26~12_combout\);

-- Location: LCCOMB_X39_Y5_N2
\alu_i|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~2_combout\ = \reg_pipeline|r_a_alu|sREG\(5) $ (\reg_pipeline|r_b_alu|sREG\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(5),
	datad => \reg_pipeline|r_b_alu|sREG\(5),
	combout => \alu_i|Equal0~2_combout\);

-- Location: LCCOMB_X43_Y5_N12
\alu_i|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~2_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & ((\alu_i|sSHR_s3[13]~16_combout\) # ((!\reg_pipeline|r_y_mem|sREG[7]~51_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & (((\alu_i|sSRA_s4[21]~6_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s3[13]~16_combout\,
	datab => \alu_i|sSRA_s4[21]~6_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~53_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[7]~51_combout\,
	combout => \alu_i|Mux26~2_combout\);

-- Location: LCCOMB_X43_Y5_N10
\alu_i|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~3_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~50_combout\ & (((\alu_i|Mux26~2_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~50_combout\ & ((\alu_i|Mux26~2_combout\ & (\alu_i|sSHR_s2[9]~24_combout\)) # (!\alu_i|Mux26~2_combout\ & 
-- ((\alu_i|sSHR_s2[5]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~50_combout\,
	datab => \alu_i|sSHR_s2[9]~24_combout\,
	datac => \alu_i|sSHR_s2[5]~20_combout\,
	datad => \alu_i|Mux26~2_combout\,
	combout => \alu_i|Mux26~3_combout\);

-- Location: LCCOMB_X35_Y8_N12
\alu_i|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~4_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~56_combout\ & ((\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & (\alu_i|Equal0~2_combout\)) # (!\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & ((\alu_i|Mux26~3_combout\))))) # 
-- (!\reg_pipeline|r_y_mem|sREG[7]~56_combout\ & (((!\reg_pipeline|r_y_mem|sREG[7]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~56_combout\,
	datab => \alu_i|Equal0~2_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~55_combout\,
	datad => \alu_i|Mux26~3_combout\,
	combout => \alu_i|Mux26~4_combout\);

-- Location: LCCOMB_X35_Y8_N2
\alu_i|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~5_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & (((\alu_i|Mux26~4_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & ((\alu_i|Mux26~4_combout\ & ((\alu_i|sSHL_s4[5]~6_combout\))) # (!\alu_i|Mux26~4_combout\ & 
-- (\alu_i|sSHR_s4[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~49_combout\,
	datab => \alu_i|sSHR_s4[21]~12_combout\,
	datac => \alu_i|sSHL_s4[5]~6_combout\,
	datad => \alu_i|Mux26~4_combout\,
	combout => \alu_i|Mux26~5_combout\);

-- Location: LCCOMB_X35_Y8_N10
\alu_i|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~9_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (\reg_pipeline|r_y_mem|sREG[7]~58_combout\ & ((\alu_i|Mux26~5_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (((\alu_i|Mux26~12_combout\)) # 
-- (!\reg_pipeline|r_y_mem|sREG[7]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~58_combout\,
	datac => \alu_i|Mux26~12_combout\,
	datad => \alu_i|Mux26~5_combout\,
	combout => \alu_i|Mux26~9_combout\);

-- Location: LCCOMB_X35_Y8_N28
\alu_i|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~10_combout\ = (\alu_i|Mux15~0_combout\ & ((\alu_i|Mux26~9_combout\ & ((\alu_i|Add1~10_combout\))) # (!\alu_i|Mux26~9_combout\ & (\alu_i|Add0~10_combout\)))) # (!\alu_i|Mux15~0_combout\ & (((\alu_i|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Add0~10_combout\,
	datab => \alu_i|Mux15~0_combout\,
	datac => \alu_i|Add1~10_combout\,
	datad => \alu_i|Mux26~9_combout\,
	combout => \alu_i|Mux26~10_combout\);

-- Location: LCCOMB_X35_Y8_N14
\alu_i|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux26~11_combout\ = (!\reg_pipeline|r_y_mem|sREG[7]~60_combout\ & (\alu_i|Mux26~10_combout\ & ((\reg_pipeline|r_y_mem|sREG[8]~61_combout\) # (!\alu_i|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[8]~61_combout\,
	datab => \alu_i|Mux15~0_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~60_combout\,
	datad => \alu_i|Mux26~10_combout\,
	combout => \alu_i|Mux26~11_combout\);

-- Location: FF_X35_Y8_N15
\reg_pipeline|r_y_mem|sREG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux26~11_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(5));

-- Location: LCCOMB_X43_Y15_N26
\regf_i|Mux90~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux90~0_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|r6_i|sREG\(4)) # ((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & (((\regf_i|r4_i|sREG\(4) & !\sRA2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[1]~0_combout\,
	datab => \regf_i|r6_i|sREG\(4),
	datac => \regf_i|r4_i|sREG\(4),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux90~0_combout\);

-- Location: LCCOMB_X42_Y15_N28
\regf_i|Mux90~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux90~1_combout\ = (\sRA2[0]~1_combout\ & ((\regf_i|Mux90~0_combout\ & ((\regf_i|r7_i|sREG\(4)))) # (!\regf_i|Mux90~0_combout\ & (\regf_i|r5_i|sREG\(4))))) # (!\sRA2[0]~1_combout\ & (((\regf_i|Mux90~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r5_i|sREG\(4),
	datab => \sRA2[0]~1_combout\,
	datac => \regf_i|r7_i|sREG\(4),
	datad => \regf_i|Mux90~0_combout\,
	combout => \regf_i|Mux90~1_combout\);

-- Location: LCCOMB_X39_Y14_N24
\regf_i|Mux90~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux90~4_combout\ = (\sRA2[2]~2_combout\ & ((\regf_i|Mux90~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux90~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regf_i|Mux90~3_combout\,
	datac => \sRA2[2]~2_combout\,
	datad => \regf_i|Mux90~1_combout\,
	combout => \regf_i|Mux90~4_combout\);

-- Location: FF_X39_Y14_N25
\reg_pipeline|r_d_alu|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux90~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_alu|sREG\(4));

-- Location: FF_X35_Y12_N11
\reg_pipeline|r_d_mem|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_alu|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_mem|sREG\(4));

-- Location: LCCOMB_X25_Y14_N14
\data_i|rMEM[62][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[62][4]~feeder_combout\);

-- Location: FF_X25_Y14_N15
\data_i|rMEM[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][4]~q\);

-- Location: LCCOMB_X26_Y4_N2
\data_i|rMEM[47][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[47][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[47][4]~feeder_combout\);

-- Location: FF_X26_Y4_N3
\data_i|rMEM[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[47][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][4]~q\);

-- Location: FF_X26_Y10_N15
\data_i|rMEM[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][4]~q\);

-- Location: LCCOMB_X26_Y10_N14
\data_i|oRD[4]~1278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1278_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[47][4]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[46][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[47][4]~q\,
	datac => \data_i|rMEM[46][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[4]~1278_combout\);

-- Location: LCCOMB_X29_Y12_N30
\data_i|rMEM[63][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[63][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[63][4]~feeder_combout\);

-- Location: FF_X29_Y12_N31
\data_i|rMEM[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[63][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][4]~q\);

-- Location: LCCOMB_X29_Y10_N4
\data_i|oRD[4]~1279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1279_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1278_combout\ & ((\data_i|rMEM[63][4]~q\))) # (!\data_i|oRD[4]~1278_combout\ & (\data_i|rMEM[62][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[62][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|oRD[4]~1278_combout\,
	datad => \data_i|rMEM[63][4]~q\,
	combout => \data_i|oRD[4]~1279_combout\);

-- Location: FF_X29_Y7_N31
\data_i|rMEM[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][4]~q\);

-- Location: FF_X29_Y6_N7
\data_i|rMEM[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][4]~q\);

-- Location: FF_X32_Y10_N7
\data_i|rMEM[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][4]~q\);

-- Location: FF_X26_Y10_N25
\data_i|rMEM[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][4]~q\);

-- Location: LCCOMB_X26_Y10_N24
\data_i|oRD[4]~1271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1271_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[45][4]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[44][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[45][4]~q\,
	datac => \data_i|rMEM[44][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[4]~1271_combout\);

-- Location: LCCOMB_X29_Y6_N6
\data_i|oRD[4]~1272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1272_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1271_combout\ & ((\data_i|rMEM[61][4]~q\))) # (!\data_i|oRD[4]~1271_combout\ & (\data_i|rMEM[60][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[60][4]~q\,
	datac => \data_i|rMEM[61][4]~q\,
	datad => \data_i|oRD[4]~1271_combout\,
	combout => \data_i|oRD[4]~1272_combout\);

-- Location: LCCOMB_X28_Y9_N2
\data_i|rMEM[56][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[56][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[56][4]~feeder_combout\);

-- Location: FF_X28_Y9_N3
\data_i|rMEM[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[56][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][4]~q\);

-- Location: FF_X29_Y9_N21
\data_i|rMEM[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][4]~q\);

-- Location: FF_X32_Y13_N7
\data_i|rMEM[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][4]~q\);

-- Location: FF_X32_Y13_N17
\data_i|rMEM[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][4]~q\);

-- Location: LCCOMB_X32_Y13_N16
\data_i|oRD[4]~1275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1275_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[41][4]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[40][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[41][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[40][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[4]~1275_combout\);

-- Location: LCCOMB_X29_Y9_N20
\data_i|oRD[4]~1276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1276_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1275_combout\ & ((\data_i|rMEM[57][4]~q\))) # (!\data_i|oRD[4]~1275_combout\ & (\data_i|rMEM[56][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[56][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[57][4]~q\,
	datad => \data_i|oRD[4]~1275_combout\,
	combout => \data_i|oRD[4]~1276_combout\);

-- Location: FF_X33_Y7_N15
\data_i|rMEM[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][4]~q\);

-- Location: FF_X33_Y7_N29
\data_i|rMEM[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][4]~q\);

-- Location: LCCOMB_X27_Y14_N22
\data_i|rMEM[43][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[43][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[43][4]~feeder_combout\);

-- Location: FF_X27_Y14_N23
\data_i|rMEM[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[43][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][4]~q\);

-- Location: FF_X27_Y14_N1
\data_i|rMEM[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][4]~q\);

-- Location: LCCOMB_X27_Y14_N0
\data_i|oRD[4]~1273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1273_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[43][4]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[42][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[43][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[42][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[4]~1273_combout\);

-- Location: LCCOMB_X33_Y7_N28
\data_i|oRD[4]~1274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1274_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1273_combout\ & ((\data_i|rMEM[59][4]~q\))) # (!\data_i|oRD[4]~1273_combout\ & (\data_i|rMEM[58][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[58][4]~q\,
	datac => \data_i|rMEM[59][4]~q\,
	datad => \data_i|oRD[4]~1273_combout\,
	combout => \data_i|oRD[4]~1274_combout\);

-- Location: LCCOMB_X33_Y7_N10
\data_i|oRD[4]~1277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1277_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[4]~1274_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[4]~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[4]~1276_combout\,
	datad => \data_i|oRD[4]~1274_combout\,
	combout => \data_i|oRD[4]~1277_combout\);

-- Location: LCCOMB_X33_Y7_N0
\data_i|oRD[4]~1280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1280_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[4]~1277_combout\ & (\data_i|oRD[4]~1279_combout\)) # (!\data_i|oRD[4]~1277_combout\ & ((\data_i|oRD[4]~1272_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[4]~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[4]~1279_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[4]~1272_combout\,
	datad => \data_i|oRD[4]~1277_combout\,
	combout => \data_i|oRD[4]~1280_combout\);

-- Location: LCCOMB_X30_Y7_N14
\data_i|rMEM[12][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[12][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[12][4]~feeder_combout\);

-- Location: FF_X30_Y7_N15
\data_i|rMEM[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[12][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][4]~q\);

-- Location: FF_X31_Y7_N17
\data_i|rMEM[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][4]~q\);

-- Location: LCCOMB_X31_Y7_N16
\data_i|oRD[4]~1244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1244_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[12][4]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[12][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[8][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[4]~1244_combout\);

-- Location: FF_X30_Y7_N25
\data_i|rMEM[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][4]~q\);

-- Location: LCCOMB_X34_Y9_N30
\data_i|rMEM[24][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[24][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[24][4]~feeder_combout\);

-- Location: FF_X34_Y9_N31
\data_i|rMEM[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[24][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][4]~q\);

-- Location: LCCOMB_X30_Y7_N24
\data_i|oRD[4]~1245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1245_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1244_combout\ & (\data_i|rMEM[28][4]~q\)) # (!\data_i|oRD[4]~1244_combout\ & ((\data_i|rMEM[24][4]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (\data_i|oRD[4]~1244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|oRD[4]~1244_combout\,
	datac => \data_i|rMEM[28][4]~q\,
	datad => \data_i|rMEM[24][4]~q\,
	combout => \data_i|oRD[4]~1245_combout\);

-- Location: LCCOMB_X35_Y14_N10
\data_i|rMEM[14][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[14][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[14][4]~feeder_combout\);

-- Location: FF_X35_Y14_N11
\data_i|rMEM[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[14][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][4]~q\);

-- Location: FF_X32_Y12_N31
\data_i|rMEM[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][4]~q\);

-- Location: LCCOMB_X32_Y12_N30
\data_i|oRD[4]~1242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1242_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[14][4]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[10][4]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[14][4]~q\,
	datac => \data_i|rMEM[10][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1242_combout\);

-- Location: FF_X34_Y11_N27
\data_i|rMEM[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][4]~q\);

-- Location: FF_X34_Y11_N25
\data_i|rMEM[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][4]~q\);

-- Location: LCCOMB_X34_Y11_N26
\data_i|oRD[4]~1243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1243_combout\ = (\data_i|oRD[4]~1242_combout\ & (((\data_i|rMEM[30][4]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6)))) # (!\data_i|oRD[4]~1242_combout\ & (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|rMEM[26][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[4]~1242_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[30][4]~q\,
	datad => \data_i|rMEM[26][4]~q\,
	combout => \data_i|oRD[4]~1243_combout\);

-- Location: LCCOMB_X33_Y7_N4
\data_i|oRD[4]~1246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1246_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(2)) # (\data_i|oRD[4]~1243_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|oRD[4]~1245_combout\ & (!\reg_pipeline|r_y_mem|sREG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[4]~1245_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \reg_pipeline|r_y_mem|sREG\(2),
	datad => \data_i|oRD[4]~1243_combout\,
	combout => \data_i|oRD[4]~1246_combout\);

-- Location: FF_X33_Y9_N31
\data_i|rMEM[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][4]~q\);

-- Location: LCCOMB_X33_Y9_N28
\data_i|rMEM[13][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[13][4]~feeder_combout\);

-- Location: FF_X33_Y9_N29
\data_i|rMEM[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][4]~q\);

-- Location: LCCOMB_X33_Y9_N30
\data_i|oRD[4]~1240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1240_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[13][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[9][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[9][4]~q\,
	datad => \data_i|rMEM[13][4]~q\,
	combout => \data_i|oRD[4]~1240_combout\);

-- Location: LCCOMB_X32_Y6_N18
\data_i|rMEM[29][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[29][4]~feeder_combout\);

-- Location: FF_X32_Y6_N19
\data_i|rMEM[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][4]~q\);

-- Location: FF_X33_Y8_N31
\data_i|rMEM[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][4]~q\);

-- Location: LCCOMB_X33_Y8_N30
\data_i|oRD[4]~1241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1241_combout\ = (\data_i|oRD[4]~1240_combout\ & ((\data_i|rMEM[29][4]~q\) # ((!\reg_pipeline|r_y_mem|sREG\(6))))) # (!\data_i|oRD[4]~1240_combout\ & (((\data_i|rMEM[25][4]~q\ & \reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[4]~1240_combout\,
	datab => \data_i|rMEM[29][4]~q\,
	datac => \data_i|rMEM[25][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1241_combout\);

-- Location: FF_X28_Y8_N7
\data_i|rMEM[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][4]~q\);

-- Location: FF_X28_Y8_N9
\data_i|rMEM[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][4]~q\);

-- Location: FF_X17_Y8_N29
\data_i|rMEM[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][4]~q\);

-- Location: FF_X17_Y8_N11
\data_i|rMEM[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][4]~q\);

-- Location: LCCOMB_X17_Y8_N10
\data_i|oRD[4]~1247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1247_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[15][4]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[11][4]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|rMEM[15][4]~q\,
	datac => \data_i|rMEM[11][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1247_combout\);

-- Location: LCCOMB_X28_Y8_N8
\data_i|oRD[4]~1248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1248_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1247_combout\ & ((\data_i|rMEM[31][4]~q\))) # (!\data_i|oRD[4]~1247_combout\ & (\data_i|rMEM[27][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[27][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[31][4]~q\,
	datad => \data_i|oRD[4]~1247_combout\,
	combout => \data_i|oRD[4]~1248_combout\);

-- Location: LCCOMB_X33_Y7_N22
\data_i|oRD[4]~1249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1249_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[4]~1246_combout\ & ((\data_i|oRD[4]~1248_combout\))) # (!\data_i|oRD[4]~1246_combout\ & (\data_i|oRD[4]~1241_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[4]~1246_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[4]~1246_combout\,
	datac => \data_i|oRD[4]~1241_combout\,
	datad => \data_i|oRD[4]~1248_combout\,
	combout => \data_i|oRD[4]~1249_combout\);

-- Location: FF_X24_Y7_N15
\data_i|rMEM[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][4]~q\);

-- Location: FF_X24_Y7_N25
\data_i|rMEM[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][4]~q\);

-- Location: LCCOMB_X24_Y7_N14
\data_i|oRD[4]~1250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1250_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[38][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[36][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[36][4]~q\,
	datad => \data_i|rMEM[38][4]~q\,
	combout => \data_i|oRD[4]~1250_combout\);

-- Location: FF_X29_Y7_N13
\data_i|rMEM[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][4]~q\);

-- Location: FF_X26_Y6_N1
\data_i|rMEM[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][4]~q\);

-- Location: LCCOMB_X29_Y7_N12
\data_i|oRD[4]~1251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1251_combout\ = (\data_i|oRD[4]~1250_combout\ & (((\data_i|rMEM[54][4]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(6)))) # (!\data_i|oRD[4]~1250_combout\ & (\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[52][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[4]~1250_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[52][4]~q\,
	datad => \data_i|rMEM[54][4]~q\,
	combout => \data_i|oRD[4]~1251_combout\);

-- Location: FF_X20_Y12_N3
\data_i|rMEM[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][4]~q\);

-- Location: FF_X25_Y10_N19
\data_i|rMEM[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][4]~q\);

-- Location: FF_X26_Y5_N5
\data_i|rMEM[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][4]~q\);

-- Location: FF_X26_Y7_N3
\data_i|rMEM[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][4]~q\);

-- Location: LCCOMB_X26_Y7_N2
\data_i|oRD[4]~1257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1257_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[39][4]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[37][4]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[39][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[37][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1257_combout\);

-- Location: LCCOMB_X25_Y10_N18
\data_i|oRD[4]~1258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1258_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1257_combout\ & ((\data_i|rMEM[55][4]~q\))) # (!\data_i|oRD[4]~1257_combout\ & (\data_i|rMEM[53][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[53][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[55][4]~q\,
	datad => \data_i|oRD[4]~1257_combout\,
	combout => \data_i|oRD[4]~1258_combout\);

-- Location: FF_X25_Y8_N1
\data_i|rMEM[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][4]~q\);

-- Location: FF_X21_Y9_N7
\data_i|rMEM[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][4]~q\);

-- Location: FF_X21_Y9_N29
\data_i|rMEM[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][4]~q\);

-- Location: FF_X21_Y8_N1
\data_i|rMEM[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][4]~q\);

-- Location: LCCOMB_X21_Y8_N0
\data_i|oRD[4]~1254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1254_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[34][4]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[32][4]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[34][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[32][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1254_combout\);

-- Location: LCCOMB_X21_Y9_N6
\data_i|oRD[4]~1255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1255_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1254_combout\ & ((\data_i|rMEM[50][4]~q\))) # (!\data_i|oRD[4]~1254_combout\ & (\data_i|rMEM[48][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[48][4]~q\,
	datac => \data_i|rMEM[50][4]~q\,
	datad => \data_i|oRD[4]~1254_combout\,
	combout => \data_i|oRD[4]~1255_combout\);

-- Location: FF_X27_Y13_N21
\data_i|rMEM[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][4]~q\);

-- Location: FF_X27_Y13_N15
\data_i|rMEM[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][4]~q\);

-- Location: FF_X26_Y9_N17
\data_i|rMEM[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][4]~q\);

-- Location: FF_X26_Y13_N25
\data_i|rMEM[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][4]~q\);

-- Location: LCCOMB_X26_Y13_N24
\data_i|oRD[4]~1252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1252_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[35][4]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[33][4]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[35][4]~q\,
	datac => \data_i|rMEM[33][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1252_combout\);

-- Location: LCCOMB_X27_Y13_N14
\data_i|oRD[4]~1253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1253_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1252_combout\ & ((\data_i|rMEM[51][4]~q\))) # (!\data_i|oRD[4]~1252_combout\ & (\data_i|rMEM[49][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|rMEM[49][4]~q\,
	datac => \data_i|rMEM[51][4]~q\,
	datad => \data_i|oRD[4]~1252_combout\,
	combout => \data_i|oRD[4]~1253_combout\);

-- Location: LCCOMB_X33_Y7_N24
\data_i|oRD[4]~1256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1256_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(4)) # ((\data_i|oRD[4]~1253_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[4]~1255_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[4]~1255_combout\,
	datad => \data_i|oRD[4]~1253_combout\,
	combout => \data_i|oRD[4]~1256_combout\);

-- Location: LCCOMB_X33_Y7_N26
\data_i|oRD[4]~1259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1259_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[4]~1256_combout\ & ((\data_i|oRD[4]~1258_combout\))) # (!\data_i|oRD[4]~1256_combout\ & (\data_i|oRD[4]~1251_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (((\data_i|oRD[4]~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \data_i|oRD[4]~1251_combout\,
	datac => \data_i|oRD[4]~1258_combout\,
	datad => \data_i|oRD[4]~1256_combout\,
	combout => \data_i|oRD[4]~1259_combout\);

-- Location: LCCOMB_X30_Y4_N8
\data_i|rMEM[17][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[17][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[17][4]~feeder_combout\);

-- Location: FF_X30_Y4_N9
\data_i|rMEM[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[17][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][4]~q\);

-- Location: FF_X31_Y4_N11
\data_i|rMEM[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][4]~q\);

-- Location: FF_X31_Y4_N29
\data_i|rMEM[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][4]~q\);

-- Location: LCCOMB_X32_Y6_N12
\data_i|rMEM[5][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[5][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[5][4]~feeder_combout\);

-- Location: FF_X32_Y6_N13
\data_i|rMEM[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[5][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][4]~q\);

-- Location: LCCOMB_X31_Y4_N28
\data_i|oRD[4]~1260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1260_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[5][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[1][4]~q\,
	datad => \data_i|rMEM[5][4]~q\,
	combout => \data_i|oRD[4]~1260_combout\);

-- Location: LCCOMB_X31_Y4_N10
\data_i|oRD[4]~1261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1261_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1260_combout\ & ((\data_i|rMEM[21][4]~q\))) # (!\data_i|oRD[4]~1260_combout\ & (\data_i|rMEM[17][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[17][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[21][4]~q\,
	datad => \data_i|oRD[4]~1260_combout\,
	combout => \data_i|oRD[4]~1261_combout\);

-- Location: LCCOMB_X21_Y6_N26
\data_i|rMEM[19][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[19][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[19][4]~feeder_combout\);

-- Location: FF_X21_Y6_N27
\data_i|rMEM[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[19][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][4]~q\);

-- Location: FF_X27_Y6_N31
\data_i|rMEM[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][4]~q\);

-- Location: FF_X26_Y9_N19
\data_i|rMEM[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][4]~q\);

-- Location: FF_X26_Y5_N27
\data_i|rMEM[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][4]~q\);

-- Location: LCCOMB_X26_Y9_N18
\data_i|oRD[4]~1267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1267_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(6)) # ((\data_i|rMEM[7][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(6) & (\data_i|rMEM[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[3][4]~q\,
	datad => \data_i|rMEM[7][4]~q\,
	combout => \data_i|oRD[4]~1267_combout\);

-- Location: LCCOMB_X27_Y6_N30
\data_i|oRD[4]~1268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1268_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1267_combout\ & ((\data_i|rMEM[23][4]~q\))) # (!\data_i|oRD[4]~1267_combout\ & (\data_i|rMEM[19][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[19][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[23][4]~q\,
	datad => \data_i|oRD[4]~1267_combout\,
	combout => \data_i|oRD[4]~1268_combout\);

-- Location: LCCOMB_X34_Y7_N28
\data_i|rMEM[4][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[4][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[4][4]~feeder_combout\);

-- Location: FF_X34_Y7_N29
\data_i|rMEM[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[4][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][4]~q\);

-- Location: FF_X31_Y7_N31
\data_i|rMEM[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][4]~q\);

-- Location: LCCOMB_X31_Y7_N30
\data_i|oRD[4]~1264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1264_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[4][4]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[0][4]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[4][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[0][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1264_combout\);

-- Location: FF_X30_Y6_N31
\data_i|rMEM[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][4]~q\);

-- Location: LCCOMB_X34_Y9_N8
\data_i|rMEM[16][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[16][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[16][4]~feeder_combout\);

-- Location: FF_X34_Y9_N9
\data_i|rMEM[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[16][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][4]~q\);

-- Location: LCCOMB_X30_Y6_N30
\data_i|oRD[4]~1265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1265_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1264_combout\ & (\data_i|rMEM[20][4]~q\)) # (!\data_i|oRD[4]~1264_combout\ & ((\data_i|rMEM[16][4]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (\data_i|oRD[4]~1264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \data_i|oRD[4]~1264_combout\,
	datac => \data_i|rMEM[20][4]~q\,
	datad => \data_i|rMEM[16][4]~q\,
	combout => \data_i|oRD[4]~1265_combout\);

-- Location: FF_X19_Y6_N25
\data_i|rMEM[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][4]~q\);

-- Location: FF_X26_Y6_N3
\data_i|rMEM[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][4]~q\);

-- Location: LCCOMB_X34_Y7_N30
\data_i|rMEM[6][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[6][4]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(4),
	combout => \data_i|rMEM[6][4]~feeder_combout\);

-- Location: FF_X34_Y7_N31
\data_i|rMEM[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[6][4]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][4]~q\);

-- Location: FF_X22_Y8_N31
\data_i|rMEM[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][4]~q\);

-- Location: LCCOMB_X22_Y8_N30
\data_i|oRD[4]~1262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1262_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[6][4]~q\) # ((\reg_pipeline|r_y_mem|sREG\(6))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[2][4]~q\ & !\reg_pipeline|r_y_mem|sREG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[6][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[2][4]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(6),
	combout => \data_i|oRD[4]~1262_combout\);

-- Location: LCCOMB_X26_Y6_N2
\data_i|oRD[4]~1263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1263_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\data_i|oRD[4]~1262_combout\ & ((\data_i|rMEM[22][4]~q\))) # (!\data_i|oRD[4]~1262_combout\ & (\data_i|rMEM[18][4]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & 
-- (((\data_i|oRD[4]~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[18][4]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(6),
	datac => \data_i|rMEM[22][4]~q\,
	datad => \data_i|oRD[4]~1262_combout\,
	combout => \data_i|oRD[4]~1263_combout\);

-- Location: LCCOMB_X33_Y7_N16
\data_i|oRD[4]~1266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1266_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[4]~1263_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|oRD[4]~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[4]~1265_combout\,
	datad => \data_i|oRD[4]~1263_combout\,
	combout => \data_i|oRD[4]~1266_combout\);

-- Location: LCCOMB_X33_Y7_N18
\data_i|oRD[4]~1269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1269_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[4]~1266_combout\ & ((\data_i|oRD[4]~1268_combout\))) # (!\data_i|oRD[4]~1266_combout\ & (\data_i|oRD[4]~1261_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (((\data_i|oRD[4]~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[4]~1261_combout\,
	datac => \data_i|oRD[4]~1268_combout\,
	datad => \data_i|oRD[4]~1266_combout\,
	combout => \data_i|oRD[4]~1269_combout\);

-- Location: LCCOMB_X33_Y7_N20
\data_i|oRD[4]~1270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1270_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(7))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[4]~1259_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- ((\data_i|oRD[4]~1269_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[4]~1259_combout\,
	datad => \data_i|oRD[4]~1269_combout\,
	combout => \data_i|oRD[4]~1270_combout\);

-- Location: LCCOMB_X33_Y7_N6
\data_i|oRD[4]~1281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1281_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[4]~1270_combout\ & (\data_i|oRD[4]~1280_combout\)) # (!\data_i|oRD[4]~1270_combout\ & ((\data_i|oRD[4]~1249_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[4]~1270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[4]~1280_combout\,
	datac => \data_i|oRD[4]~1249_combout\,
	datad => \data_i|oRD[4]~1270_combout\,
	combout => \data_i|oRD[4]~1281_combout\);

-- Location: LCCOMB_X33_Y11_N20
\data_i|oRD[4]~1436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[4]~1436_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[4]~1281_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[4]~1281_combout\,
	combout => \data_i|oRD[4]~1436_combout\);

-- Location: FF_X33_Y11_N21
\reg_pipeline|r_d_wb|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[4]~1436_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(4));

-- Location: FF_X39_Y11_N25
\reg_pipeline|r_y_wb|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(4),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(4));

-- Location: LCCOMB_X39_Y11_N24
\Add0~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~114_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_y_wb|sREG\(4))) # (!\cu_wb|Mux23~10_combout\ & ((\Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datab => \cu_wb|Mux23~10_combout\,
	datac => \reg_pipeline|r_y_wb|sREG\(4),
	datad => \Add0~4_combout\,
	combout => \Add0~114_combout\);

-- Location: LCCOMB_X39_Y11_N28
\Add0~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~115_combout\ = (\Add0~114_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(4),
	datad => \Add0~114_combout\,
	combout => \Add0~115_combout\);

-- Location: FF_X39_Y14_N23
\regf_i|r2_i|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Add0~115_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r2_i|sREG\(4));

-- Location: LCCOMB_X44_Y14_N0
\regf_i|Mux90~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux90~2_combout\ = (\sRA2[1]~0_combout\ & (((\sRA2[0]~1_combout\)))) # (!\sRA2[1]~0_combout\ & ((\sRA2[0]~1_combout\ & ((\regf_i|r1_i|sREG\(4)))) # (!\sRA2[0]~1_combout\ & (\regf_i|r0_i|sREG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r0_i|sREG\(4),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r1_i|sREG\(4),
	datad => \sRA2[0]~1_combout\,
	combout => \regf_i|Mux90~2_combout\);

-- Location: LCCOMB_X39_Y14_N20
\regf_i|Mux90~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux90~3_combout\ = (\sRA2[1]~0_combout\ & ((\regf_i|Mux90~2_combout\ & ((\regf_i|r3_i|sREG\(4)))) # (!\regf_i|Mux90~2_combout\ & (\regf_i|r2_i|sREG\(4))))) # (!\sRA2[1]~0_combout\ & (((\regf_i|Mux90~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|r2_i|sREG\(4),
	datab => \sRA2[1]~0_combout\,
	datac => \regf_i|r3_i|sREG\(4),
	datad => \regf_i|Mux90~2_combout\,
	combout => \regf_i|Mux90~3_combout\);

-- Location: LCCOMB_X38_Y10_N0
\s_i_b_alu[4]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \s_i_b_alu[4]~23_combout\ = (!\cu_rf|Mux22~8_combout\ & ((\sRA2[2]~2_combout\ & ((\regf_i|Mux90~1_combout\))) # (!\sRA2[2]~2_combout\ & (\regf_i|Mux90~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sRA2[2]~2_combout\,
	datab => \regf_i|Mux90~3_combout\,
	datac => \cu_rf|Mux22~8_combout\,
	datad => \regf_i|Mux90~1_combout\,
	combout => \s_i_b_alu[4]~23_combout\);

-- Location: FF_X38_Y10_N1
\reg_pipeline|r_b_alu|sREG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \s_i_b_alu[4]~23_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_b_alu|sREG\(4));

-- Location: LCCOMB_X37_Y5_N8
\reg_pipeline|r_y_mem|sREG[24]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[24]~59_combout\ = (\reg_pipeline|r_b_alu|sREG\(4) & (\cu_alu|Mux22~7_combout\ & !\cu_alu|Mux24~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \cu_alu|Mux22~7_combout\,
	datad => \cu_alu|Mux24~8_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[24]~59_combout\);

-- Location: LCCOMB_X35_Y9_N24
\reg_pipeline|r_y_mem|sREG[7]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_pipeline|r_y_mem|sREG[7]~60_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~59_combout\ & (!\cu_alu|Mux23~9_combout\ & (!\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & !\reg_pipeline|r_y_mem|sREG[7]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~59_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~49_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[7]~55_combout\,
	combout => \reg_pipeline|r_y_mem|sREG[7]~60_combout\);

-- Location: LCCOMB_X35_Y9_N0
\alu_i|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux27~16_combout\ = (!\reg_pipeline|r_y_mem|sREG[7]~60_combout\ & ((\cu_alu|Mux22~7_combout\) # ((\cu_alu|Mux24~8_combout\) # (!\cu_alu|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \cu_alu|Mux24~8_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[7]~60_combout\,
	combout => \alu_i|Mux27~16_combout\);

-- Location: LCCOMB_X38_Y8_N4
\alu_i|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~6_combout\ = (\reg_pipeline|r_b_alu|sREG\(6)) # ((\reg_pipeline|r_a_alu|sREG\(6)) # (!\reg_pipeline|r_y_mem|sREG[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(6),
	datac => \reg_pipeline|r_a_alu|sREG\(6),
	datad => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	combout => \alu_i|Mux25~6_combout\);

-- Location: LCCOMB_X38_Y8_N2
\alu_i|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~7_combout\ = (\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & (((\alu_i|Mux25~6_combout\ & \reg_pipeline|r_y_mem|sREG[2]~39_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[2]~40_combout\ & ((\reg_pipeline|r_a_alu|sREG\(6)) # 
-- ((!\reg_pipeline|r_y_mem|sREG[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG[2]~40_combout\,
	datac => \alu_i|Mux25~6_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[2]~39_combout\,
	combout => \alu_i|Mux25~7_combout\);

-- Location: LCCOMB_X38_Y8_N0
\alu_i|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~8_combout\ = (\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & ((\reg_pipeline|r_b_alu|sREG\(6) & (\reg_pipeline|r_a_alu|sREG\(6))) # (!\reg_pipeline|r_b_alu|sREG\(6) & (!\reg_pipeline|r_a_alu|sREG\(6) & !\alu_i|Mux25~7_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & (((\alu_i|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(6),
	datac => \reg_pipeline|r_a_alu|sREG\(6),
	datad => \alu_i|Mux25~7_combout\,
	combout => \alu_i|Mux25~8_combout\);

-- Location: LCCOMB_X36_Y9_N30
\alu_i|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~12_combout\ = ((\alu_i|Mux25~8_combout\) # ((\reg_pipeline|r_y_mem|sREG[24]~38_combout\ & !\cu_alu|Mux22~7_combout\))) # (!\cu_alu|Mux23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[24]~38_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux25~8_combout\,
	datad => \cu_alu|Mux22~7_combout\,
	combout => \alu_i|Mux25~12_combout\);

-- Location: LCCOMB_X39_Y8_N24
\alu_i|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~3_combout\ = \reg_pipeline|r_b_alu|sREG\(6) $ (\reg_pipeline|r_a_alu|sREG\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_b_alu|sREG\(6),
	datad => \reg_pipeline|r_a_alu|sREG\(6),
	combout => \alu_i|Equal0~3_combout\);

-- Location: LCCOMB_X36_Y9_N8
\alu_i|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~2_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & (((\reg_pipeline|r_y_mem|sREG[7]~51_combout\ & \alu_i|sSHR_s3[14]~19_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~53_combout\ & ((\alu_i|sSRA_s4[22]~7_combout\) # 
-- ((!\reg_pipeline|r_y_mem|sREG[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSRA_s4[22]~7_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~53_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~51_combout\,
	datad => \alu_i|sSHR_s3[14]~19_combout\,
	combout => \alu_i|Mux25~2_combout\);

-- Location: LCCOMB_X36_Y9_N26
\alu_i|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~3_combout\ = (\alu_i|Mux25~2_combout\ & ((\alu_i|sSHR_s2[6]~39_combout\) # ((\reg_pipeline|r_y_mem|sREG[7]~50_combout\)))) # (!\alu_i|Mux25~2_combout\ & (((\alu_i|sSHR_s2[10]~43_combout\ & !\reg_pipeline|r_y_mem|sREG[7]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHR_s2[6]~39_combout\,
	datab => \alu_i|sSHR_s2[10]~43_combout\,
	datac => \alu_i|Mux25~2_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[7]~50_combout\,
	combout => \alu_i|Mux25~3_combout\);

-- Location: LCCOMB_X36_Y9_N16
\alu_i|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~4_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & ((\alu_i|Equal0~3_combout\) # ((!\reg_pipeline|r_y_mem|sREG[7]~56_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~55_combout\ & (((\alu_i|Mux25~3_combout\ & 
-- \reg_pipeline|r_y_mem|sREG[7]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~3_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~55_combout\,
	datac => \alu_i|Mux25~3_combout\,
	datad => \reg_pipeline|r_y_mem|sREG[7]~56_combout\,
	combout => \alu_i|Mux25~4_combout\);

-- Location: LCCOMB_X36_Y9_N18
\alu_i|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~5_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & (((\alu_i|Mux25~4_combout\)))) # (!\reg_pipeline|r_y_mem|sREG[7]~49_combout\ & ((\alu_i|Mux25~4_combout\ & ((\alu_i|sSHR_s4[22]~13_combout\))) # (!\alu_i|Mux25~4_combout\ & 
-- (\alu_i|sSHL_s4[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|sSHL_s4[6]~8_combout\,
	datab => \alu_i|sSHR_s4[22]~13_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[7]~49_combout\,
	datad => \alu_i|Mux25~4_combout\,
	combout => \alu_i|Mux25~5_combout\);

-- Location: LCCOMB_X36_Y9_N12
\alu_i|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~9_combout\ = (\reg_pipeline|r_y_mem|sREG[7]~58_combout\ & ((\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & ((\alu_i|Mux25~5_combout\))) # (!\reg_pipeline|r_y_mem|sREG[7]~57_combout\ & (\alu_i|Mux25~12_combout\)))) # 
-- (!\reg_pipeline|r_y_mem|sREG[7]~58_combout\ & (\reg_pipeline|r_y_mem|sREG[7]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG[7]~58_combout\,
	datab => \reg_pipeline|r_y_mem|sREG[7]~57_combout\,
	datac => \alu_i|Mux25~12_combout\,
	datad => \alu_i|Mux25~5_combout\,
	combout => \alu_i|Mux25~9_combout\);

-- Location: LCCOMB_X36_Y9_N10
\alu_i|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~10_combout\ = (\alu_i|Mux15~0_combout\ & ((\alu_i|Mux25~9_combout\ & ((\alu_i|Add0~12_combout\))) # (!\alu_i|Mux25~9_combout\ & (\alu_i|Add1~12_combout\)))) # (!\alu_i|Mux15~0_combout\ & (((\alu_i|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux15~0_combout\,
	datab => \alu_i|Add1~12_combout\,
	datac => \alu_i|Add0~12_combout\,
	datad => \alu_i|Mux25~9_combout\,
	combout => \alu_i|Mux25~10_combout\);

-- Location: LCCOMB_X36_Y9_N4
\alu_i|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux25~11_combout\ = ((\alu_i|Mux27~16_combout\ & \alu_i|Mux25~10_combout\)) # (!\alu_i|Mux27~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux27~16_combout\,
	datac => \alu_i|Mux27~13_combout\,
	datad => \alu_i|Mux25~10_combout\,
	combout => \alu_i|Mux25~11_combout\);

-- Location: FF_X36_Y9_N5
\reg_pipeline|r_y_mem|sREG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux25~11_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(6));

-- Location: LCCOMB_X29_Y16_N4
\data_i|Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|Decoder0~19_combout\ = (!\reg_pipeline|r_y_mem|sREG\(6) & (\reg_pipeline|r_y_mem|sREG\(7) & (\reg_pipeline|r_y_mem|sREG\(5) & \data_i|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \reg_pipeline|r_y_mem|sREG\(5),
	datad => \data_i|Decoder0~18_combout\,
	combout => \data_i|Decoder0~19_combout\);

-- Location: FF_X27_Y15_N21
\data_i|rMEM[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[43][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[43][0]~q\);

-- Location: FF_X26_Y14_N27
\data_i|rMEM[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[47][0]~q\);

-- Location: FF_X26_Y9_N1
\data_i|rMEM[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[35][0]~q\);

-- Location: LCCOMB_X24_Y5_N12
\data_i|rMEM[39][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[39][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[39][0]~feeder_combout\);

-- Location: FF_X24_Y5_N13
\data_i|rMEM[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[39][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[39][0]~q\);

-- Location: LCCOMB_X26_Y9_N0
\data_i|oRD[0]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~71_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[39][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[35][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[35][0]~q\,
	datad => \data_i|rMEM[39][0]~q\,
	combout => \data_i|oRD[0]~71_combout\);

-- Location: LCCOMB_X26_Y14_N26
\data_i|oRD[0]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~72_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~71_combout\ & ((\data_i|rMEM[47][0]~q\))) # (!\data_i|oRD[0]~71_combout\ & (\data_i|rMEM[43][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[43][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[47][0]~q\,
	datad => \data_i|oRD[0]~71_combout\,
	combout => \data_i|oRD[0]~72_combout\);

-- Location: FF_X26_Y14_N25
\data_i|rMEM[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[46][0]~q\);

-- Location: FF_X27_Y14_N21
\data_i|rMEM[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[42][0]~q\);

-- Location: LCCOMB_X20_Y5_N0
\data_i|rMEM[38][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[38][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[38][0]~feeder_combout\);

-- Location: FF_X20_Y5_N1
\data_i|rMEM[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[38][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[38][0]~q\);

-- Location: FF_X24_Y10_N25
\data_i|rMEM[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[34][0]~q\);

-- Location: LCCOMB_X24_Y10_N24
\data_i|oRD[0]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~64_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|rMEM[38][0]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (((\data_i|rMEM[34][0]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[38][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|rMEM[34][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[0]~64_combout\);

-- Location: LCCOMB_X27_Y14_N20
\data_i|oRD[0]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~65_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~64_combout\ & (\data_i|rMEM[46][0]~q\)) # (!\data_i|oRD[0]~64_combout\ & ((\data_i|rMEM[42][0]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[46][0]~q\,
	datac => \data_i|rMEM[42][0]~q\,
	datad => \data_i|oRD[0]~64_combout\,
	combout => \data_i|oRD[0]~65_combout\);

-- Location: FF_X26_Y17_N13
\data_i|rMEM[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[41][0]~q\);

-- Location: FF_X30_Y17_N9
\data_i|rMEM[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[45][0]~q\);

-- Location: FF_X26_Y7_N21
\data_i|rMEM[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[37][0]~q\);

-- Location: FF_X29_Y11_N25
\data_i|rMEM[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[33][0]~q\);

-- Location: LCCOMB_X29_Y11_N24
\data_i|oRD[0]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~66_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[37][0]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[33][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[37][0]~q\,
	datac => \data_i|rMEM[33][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[0]~66_combout\);

-- Location: LCCOMB_X30_Y17_N8
\data_i|oRD[0]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~67_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~66_combout\ & ((\data_i|rMEM[45][0]~q\))) # (!\data_i|oRD[0]~66_combout\ & (\data_i|rMEM[41][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[41][0]~q\,
	datac => \data_i|rMEM[45][0]~q\,
	datad => \data_i|oRD[0]~66_combout\,
	combout => \data_i|oRD[0]~67_combout\);

-- Location: FF_X28_Y17_N9
\data_i|rMEM[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[40][0]~q\);

-- Location: FF_X22_Y14_N9
\data_i|rMEM[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[44][0]~q\);

-- Location: FF_X22_Y10_N25
\data_i|rMEM[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[36][0]~q\);

-- Location: FF_X22_Y10_N19
\data_i|rMEM[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[32][0]~q\);

-- Location: LCCOMB_X22_Y10_N18
\data_i|oRD[0]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~68_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (((\reg_pipeline|r_y_mem|sREG\(4))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|rMEM[36][0]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|rMEM[32][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[36][0]~q\,
	datac => \data_i|rMEM[32][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(4),
	combout => \data_i|oRD[0]~68_combout\);

-- Location: LCCOMB_X22_Y14_N8
\data_i|oRD[0]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~69_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~68_combout\ & ((\data_i|rMEM[44][0]~q\))) # (!\data_i|oRD[0]~68_combout\ & (\data_i|rMEM[40][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[40][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[44][0]~q\,
	datad => \data_i|oRD[0]~68_combout\,
	combout => \data_i|oRD[0]~69_combout\);

-- Location: LCCOMB_X30_Y14_N28
\data_i|oRD[0]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~70_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3)) # ((\data_i|oRD[0]~67_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (!\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[0]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[0]~67_combout\,
	datad => \data_i|oRD[0]~69_combout\,
	combout => \data_i|oRD[0]~70_combout\);

-- Location: LCCOMB_X30_Y14_N2
\data_i|oRD[0]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~73_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[0]~70_combout\ & (\data_i|oRD[0]~72_combout\)) # (!\data_i|oRD[0]~70_combout\ & ((\data_i|oRD[0]~65_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[0]~72_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|oRD[0]~65_combout\,
	datad => \data_i|oRD[0]~70_combout\,
	combout => \data_i|oRD[0]~73_combout\);

-- Location: LCCOMB_X30_Y15_N0
\data_i|rMEM[62][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[62][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[62][0]~feeder_combout\);

-- Location: FF_X30_Y15_N1
\data_i|rMEM[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[62][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[62][0]~q\);

-- Location: FF_X29_Y15_N25
\data_i|rMEM[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[63][0]~q\);

-- Location: FF_X29_Y17_N29
\data_i|rMEM[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[61][0]~q\);

-- Location: FF_X26_Y15_N21
\data_i|rMEM[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[60][0]~q\);

-- Location: LCCOMB_X26_Y15_N20
\data_i|oRD[0]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~102_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[61][0]~q\) # ((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[60][0]~q\ & !\reg_pipeline|r_y_mem|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[61][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[60][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[0]~102_combout\);

-- Location: LCCOMB_X29_Y15_N24
\data_i|oRD[0]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~103_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[0]~102_combout\ & ((\data_i|rMEM[63][0]~q\))) # (!\data_i|oRD[0]~102_combout\ & (\data_i|rMEM[62][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (((\data_i|oRD[0]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[62][0]~q\,
	datac => \data_i|rMEM[63][0]~q\,
	datad => \data_i|oRD[0]~102_combout\,
	combout => \data_i|oRD[0]~103_combout\);

-- Location: FF_X24_Y16_N29
\data_i|rMEM[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[57][0]~q\);

-- Location: FF_X24_Y16_N27
\data_i|rMEM[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[59][0]~q\);

-- Location: FF_X28_Y17_N7
\data_i|rMEM[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[56][0]~q\);

-- Location: LCCOMB_X29_Y14_N28
\data_i|rMEM[58][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[58][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[58][0]~feeder_combout\);

-- Location: FF_X29_Y14_N29
\data_i|rMEM[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[58][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[58][0]~q\);

-- Location: LCCOMB_X28_Y17_N6
\data_i|oRD[0]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~95_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|rMEM[58][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[56][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[56][0]~q\,
	datad => \data_i|rMEM[58][0]~q\,
	combout => \data_i|oRD[0]~95_combout\);

-- Location: LCCOMB_X24_Y16_N26
\data_i|oRD[0]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~96_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[0]~95_combout\ & ((\data_i|rMEM[59][0]~q\))) # (!\data_i|oRD[0]~95_combout\ & (\data_i|rMEM[57][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|oRD[0]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[57][0]~q\,
	datac => \data_i|rMEM[59][0]~q\,
	datad => \data_i|oRD[0]~95_combout\,
	combout => \data_i|oRD[0]~96_combout\);

-- Location: LCCOMB_X20_Y14_N28
\data_i|rMEM[49][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[49][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[49][0]~feeder_combout\);

-- Location: FF_X20_Y14_N29
\data_i|rMEM[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[49][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[49][0]~q\);

-- Location: FF_X30_Y14_N9
\data_i|rMEM[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[51][0]~q\);

-- Location: LCCOMB_X29_Y14_N26
\data_i|rMEM[50][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[50][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[50][0]~feeder_combout\);

-- Location: FF_X29_Y14_N27
\data_i|rMEM[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[50][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[50][0]~q\);

-- Location: FF_X26_Y12_N7
\data_i|rMEM[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[48][0]~q\);

-- Location: LCCOMB_X26_Y12_N6
\data_i|oRD[0]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~99_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[50][0]~q\) # ((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[48][0]~q\ & !\reg_pipeline|r_y_mem|sREG\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[50][0]~q\,
	datac => \data_i|rMEM[48][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[0]~99_combout\);

-- Location: LCCOMB_X30_Y14_N8
\data_i|oRD[0]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~100_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[0]~99_combout\ & ((\data_i|rMEM[51][0]~q\))) # (!\data_i|oRD[0]~99_combout\ & (\data_i|rMEM[49][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|oRD[0]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[49][0]~q\,
	datac => \data_i|rMEM[51][0]~q\,
	datad => \data_i|oRD[0]~99_combout\,
	combout => \data_i|oRD[0]~100_combout\);

-- Location: LCCOMB_X26_Y6_N28
\data_i|rMEM[54][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[54][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[54][0]~feeder_combout\);

-- Location: FF_X26_Y6_N29
\data_i|rMEM[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[54][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[54][0]~q\);

-- Location: FF_X27_Y7_N21
\data_i|rMEM[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[55][0]~q\);

-- Location: LCCOMB_X20_Y12_N20
\data_i|rMEM[53][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[53][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[53][0]~feeder_combout\);

-- Location: FF_X20_Y12_N21
\data_i|rMEM[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[53][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[53][0]~q\);

-- Location: FF_X26_Y12_N5
\data_i|rMEM[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[52][0]~q\);

-- Location: LCCOMB_X26_Y12_N4
\data_i|oRD[0]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~97_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[53][0]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[52][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[53][0]~q\,
	datac => \data_i|rMEM[52][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[0]~97_combout\);

-- Location: LCCOMB_X27_Y7_N20
\data_i|oRD[0]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~98_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[0]~97_combout\ & ((\data_i|rMEM[55][0]~q\))) # (!\data_i|oRD[0]~97_combout\ & (\data_i|rMEM[54][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|oRD[0]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[54][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[55][0]~q\,
	datad => \data_i|oRD[0]~97_combout\,
	combout => \data_i|oRD[0]~98_combout\);

-- Location: LCCOMB_X30_Y14_N18
\data_i|oRD[0]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~101_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & ((\data_i|oRD[0]~98_combout\))) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- (\data_i|oRD[0]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[0]~100_combout\,
	datad => \data_i|oRD[0]~98_combout\,
	combout => \data_i|oRD[0]~101_combout\);

-- Location: LCCOMB_X30_Y14_N0
\data_i|oRD[0]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~104_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~101_combout\ & (\data_i|oRD[0]~103_combout\)) # (!\data_i|oRD[0]~101_combout\ & ((\data_i|oRD[0]~96_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[0]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[0]~103_combout\,
	datac => \data_i|oRD[0]~96_combout\,
	datad => \data_i|oRD[0]~101_combout\,
	combout => \data_i|oRD[0]~104_combout\);

-- Location: LCCOMB_X37_Y14_N28
\data_i|rMEM[12][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[12][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[12][0]~feeder_combout\);

-- Location: FF_X37_Y14_N29
\data_i|rMEM[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[12][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[12][0]~q\);

-- Location: FF_X34_Y14_N1
\data_i|rMEM[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[14][0]~q\);

-- Location: FF_X35_Y10_N25
\data_i|rMEM[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[4][0]~q\);

-- Location: LCCOMB_X34_Y7_N16
\data_i|rMEM[6][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[6][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[6][0]~feeder_combout\);

-- Location: FF_X34_Y7_N17
\data_i|rMEM[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[6][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[6][0]~q\);

-- Location: LCCOMB_X35_Y10_N24
\data_i|oRD[0]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~86_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[6][0]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[4][0]~q\,
	datad => \data_i|rMEM[6][0]~q\,
	combout => \data_i|oRD[0]~86_combout\);

-- Location: LCCOMB_X34_Y14_N0
\data_i|oRD[0]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~87_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~86_combout\ & ((\data_i|rMEM[14][0]~q\))) # (!\data_i|oRD[0]~86_combout\ & (\data_i|rMEM[12][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[12][0]~q\,
	datac => \data_i|rMEM[14][0]~q\,
	datad => \data_i|oRD[0]~86_combout\,
	combout => \data_i|oRD[0]~87_combout\);

-- Location: FF_X35_Y11_N17
\data_i|rMEM[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[8][0]~q\);

-- Location: FF_X36_Y10_N27
\data_i|rMEM[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[10][0]~q\);

-- Location: FF_X35_Y10_N23
\data_i|rMEM[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[0][0]~q\);

-- Location: FF_X36_Y10_N25
\data_i|rMEM[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[2][0]~q\);

-- Location: LCCOMB_X35_Y10_N22
\data_i|oRD[0]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~88_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[2][0]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[0][0]~q\,
	datad => \data_i|rMEM[2][0]~q\,
	combout => \data_i|oRD[0]~88_combout\);

-- Location: LCCOMB_X36_Y10_N26
\data_i|oRD[0]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~89_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~88_combout\ & ((\data_i|rMEM[10][0]~q\))) # (!\data_i|oRD[0]~88_combout\ & (\data_i|rMEM[8][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[8][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[10][0]~q\,
	datad => \data_i|oRD[0]~88_combout\,
	combout => \data_i|oRD[0]~89_combout\);

-- Location: LCCOMB_X33_Y14_N4
\data_i|oRD[0]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~90_combout\ = (\reg_pipeline|r_y_mem|sREG\(4) & ((\reg_pipeline|r_y_mem|sREG\(2)) # ((\data_i|oRD[0]~87_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(4) & (!\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[0]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(4),
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|oRD[0]~87_combout\,
	datad => \data_i|oRD[0]~89_combout\,
	combout => \data_i|oRD[0]~90_combout\);

-- Location: LCCOMB_X31_Y15_N0
\data_i|rMEM[13][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[13][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[13][0]~feeder_combout\);

-- Location: FF_X31_Y15_N1
\data_i|rMEM[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[13][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[13][0]~q\);

-- Location: FF_X33_Y16_N23
\data_i|rMEM[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[15][0]~q\);

-- Location: FF_X28_Y5_N21
\data_i|rMEM[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[7][0]~q\);

-- Location: FF_X29_Y5_N5
\data_i|rMEM[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[5][0]~q\);

-- Location: LCCOMB_X29_Y5_N4
\data_i|oRD[0]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~91_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[7][0]~q\) # ((\reg_pipeline|r_y_mem|sREG\(5))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|rMEM[5][0]~q\ & !\reg_pipeline|r_y_mem|sREG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[7][0]~q\,
	datac => \data_i|rMEM[5][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(5),
	combout => \data_i|oRD[0]~91_combout\);

-- Location: LCCOMB_X33_Y16_N22
\data_i|oRD[0]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~92_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~91_combout\ & ((\data_i|rMEM[15][0]~q\))) # (!\data_i|oRD[0]~91_combout\ & (\data_i|rMEM[13][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[13][0]~q\,
	datac => \data_i|rMEM[15][0]~q\,
	datad => \data_i|oRD[0]~91_combout\,
	combout => \data_i|oRD[0]~92_combout\);

-- Location: FF_X33_Y9_N9
\data_i|rMEM[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[9][0]~q\);

-- Location: FF_X33_Y16_N9
\data_i|rMEM[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[11][0]~q\);

-- Location: FF_X29_Y11_N11
\data_i|rMEM[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[1][0]~q\);

-- Location: FF_X26_Y9_N23
\data_i|rMEM[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[3][0]~q\);

-- Location: LCCOMB_X29_Y11_N10
\data_i|oRD[0]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~84_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(5)) # ((\data_i|rMEM[3][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (!\reg_pipeline|r_y_mem|sREG\(5) & (\data_i|rMEM[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \reg_pipeline|r_y_mem|sREG\(5),
	datac => \data_i|rMEM[1][0]~q\,
	datad => \data_i|rMEM[3][0]~q\,
	combout => \data_i|oRD[0]~84_combout\);

-- Location: LCCOMB_X33_Y16_N8
\data_i|oRD[0]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~85_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~84_combout\ & ((\data_i|rMEM[11][0]~q\))) # (!\data_i|oRD[0]~84_combout\ & (\data_i|rMEM[9][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & (((\data_i|oRD[0]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|rMEM[9][0]~q\,
	datac => \data_i|rMEM[11][0]~q\,
	datad => \data_i|oRD[0]~84_combout\,
	combout => \data_i|oRD[0]~85_combout\);

-- Location: LCCOMB_X30_Y14_N4
\data_i|oRD[0]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~93_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[0]~90_combout\ & (\data_i|oRD[0]~92_combout\)) # (!\data_i|oRD[0]~90_combout\ & ((\data_i|oRD[0]~85_combout\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- (\data_i|oRD[0]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|oRD[0]~90_combout\,
	datac => \data_i|oRD[0]~92_combout\,
	datad => \data_i|oRD[0]~85_combout\,
	combout => \data_i|oRD[0]~93_combout\);

-- Location: FF_X31_Y9_N13
\data_i|rMEM[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[26][0]~q\);

-- Location: FF_X31_Y9_N23
\data_i|rMEM[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[27][0]~q\);

-- Location: LCCOMB_X33_Y13_N4
\data_i|rMEM[25][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[25][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[25][0]~feeder_combout\);

-- Location: FF_X33_Y13_N5
\data_i|rMEM[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[25][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[25][0]~q\);

-- Location: FF_X31_Y11_N17
\data_i|rMEM[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[24][0]~q\);

-- Location: LCCOMB_X31_Y11_N16
\data_i|oRD[0]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~74_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & (((\reg_pipeline|r_y_mem|sREG\(2))))) # (!\reg_pipeline|r_y_mem|sREG\(3) & ((\reg_pipeline|r_y_mem|sREG\(2) & (\data_i|rMEM[25][0]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(2) & 
-- ((\data_i|rMEM[24][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[25][0]~q\,
	datac => \data_i|rMEM[24][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(2),
	combout => \data_i|oRD[0]~74_combout\);

-- Location: LCCOMB_X31_Y9_N22
\data_i|oRD[0]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~75_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[0]~74_combout\ & ((\data_i|rMEM[27][0]~q\))) # (!\data_i|oRD[0]~74_combout\ & (\data_i|rMEM[26][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|oRD[0]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[26][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[27][0]~q\,
	datad => \data_i|oRD[0]~74_combout\,
	combout => \data_i|oRD[0]~75_combout\);

-- Location: LCCOMB_X33_Y13_N10
\data_i|rMEM[29][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[29][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[29][0]~feeder_combout\);

-- Location: FF_X33_Y13_N11
\data_i|rMEM[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[29][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[29][0]~q\);

-- Location: FF_X32_Y17_N1
\data_i|rMEM[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[31][0]~q\);

-- Location: FF_X34_Y13_N19
\data_i|rMEM[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[28][0]~q\);

-- Location: FF_X34_Y13_N29
\data_i|rMEM[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[30][0]~q\);

-- Location: LCCOMB_X34_Y13_N18
\data_i|oRD[0]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~81_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (\reg_pipeline|r_y_mem|sREG\(3))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|rMEM[30][0]~q\))) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- (\data_i|rMEM[28][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \reg_pipeline|r_y_mem|sREG\(3),
	datac => \data_i|rMEM[28][0]~q\,
	datad => \data_i|rMEM[30][0]~q\,
	combout => \data_i|oRD[0]~81_combout\);

-- Location: LCCOMB_X32_Y17_N0
\data_i|oRD[0]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~82_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[0]~81_combout\ & ((\data_i|rMEM[31][0]~q\))) # (!\data_i|oRD[0]~81_combout\ & (\data_i|rMEM[29][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|oRD[0]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[29][0]~q\,
	datac => \data_i|rMEM[31][0]~q\,
	datad => \data_i|oRD[0]~81_combout\,
	combout => \data_i|oRD[0]~82_combout\);

-- Location: LCCOMB_X30_Y4_N16
\data_i|rMEM[23][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|rMEM[23][0]~feeder_combout\ = \reg_pipeline|r_d_mem|sREG\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_pipeline|r_d_mem|sREG\(0),
	combout => \data_i|rMEM[23][0]~feeder_combout\);

-- Location: FF_X30_Y4_N17
\data_i|rMEM[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|rMEM[23][0]~feeder_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	ena => \data_i|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[23][0]~q\);

-- Location: FF_X31_Y4_N9
\data_i|rMEM[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[21][0]~q\);

-- Location: FF_X31_Y6_N13
\data_i|rMEM[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[22][0]~q\);

-- Location: FF_X31_Y6_N31
\data_i|rMEM[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[20][0]~q\);

-- Location: LCCOMB_X31_Y6_N30
\data_i|oRD[0]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~76_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & (((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & ((\reg_pipeline|r_y_mem|sREG\(3) & (\data_i|rMEM[22][0]~q\)) # (!\reg_pipeline|r_y_mem|sREG\(3) & 
-- ((\data_i|rMEM[20][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[22][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[20][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[0]~76_combout\);

-- Location: LCCOMB_X31_Y4_N8
\data_i|oRD[0]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~77_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|oRD[0]~76_combout\ & (\data_i|rMEM[23][0]~q\)) # (!\data_i|oRD[0]~76_combout\ & ((\data_i|rMEM[21][0]~q\))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|oRD[0]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|rMEM[23][0]~q\,
	datab => \reg_pipeline|r_y_mem|sREG\(2),
	datac => \data_i|rMEM[21][0]~q\,
	datad => \data_i|oRD[0]~76_combout\,
	combout => \data_i|oRD[0]~77_combout\);

-- Location: FF_X21_Y6_N21
\data_i|rMEM[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[18][0]~q\);

-- Location: FF_X21_Y6_N11
\data_i|rMEM[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[19][0]~q\);

-- Location: FF_X33_Y5_N25
\data_i|rMEM[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[17][0]~q\);

-- Location: FF_X33_Y5_N27
\data_i|rMEM[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_d_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \data_i|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_i|rMEM[16][0]~q\);

-- Location: LCCOMB_X33_Y5_N26
\data_i|oRD[0]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~78_combout\ = (\reg_pipeline|r_y_mem|sREG\(2) & ((\data_i|rMEM[17][0]~q\) # ((\reg_pipeline|r_y_mem|sREG\(3))))) # (!\reg_pipeline|r_y_mem|sREG\(2) & (((\data_i|rMEM[16][0]~q\ & !\reg_pipeline|r_y_mem|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(2),
	datab => \data_i|rMEM[17][0]~q\,
	datac => \data_i|rMEM[16][0]~q\,
	datad => \reg_pipeline|r_y_mem|sREG\(3),
	combout => \data_i|oRD[0]~78_combout\);

-- Location: LCCOMB_X21_Y6_N10
\data_i|oRD[0]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~79_combout\ = (\reg_pipeline|r_y_mem|sREG\(3) & ((\data_i|oRD[0]~78_combout\ & ((\data_i|rMEM[19][0]~q\))) # (!\data_i|oRD[0]~78_combout\ & (\data_i|rMEM[18][0]~q\)))) # (!\reg_pipeline|r_y_mem|sREG\(3) & (((\data_i|oRD[0]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(3),
	datab => \data_i|rMEM[18][0]~q\,
	datac => \data_i|rMEM[19][0]~q\,
	datad => \data_i|oRD[0]~78_combout\,
	combout => \data_i|oRD[0]~79_combout\);

-- Location: LCCOMB_X30_Y14_N24
\data_i|oRD[0]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~80_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & (\reg_pipeline|r_y_mem|sREG\(4))) # (!\reg_pipeline|r_y_mem|sREG\(5) & ((\reg_pipeline|r_y_mem|sREG\(4) & (\data_i|oRD[0]~77_combout\)) # (!\reg_pipeline|r_y_mem|sREG\(4) & 
-- ((\data_i|oRD[0]~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \reg_pipeline|r_y_mem|sREG\(4),
	datac => \data_i|oRD[0]~77_combout\,
	datad => \data_i|oRD[0]~79_combout\,
	combout => \data_i|oRD[0]~80_combout\);

-- Location: LCCOMB_X30_Y14_N6
\data_i|oRD[0]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~83_combout\ = (\reg_pipeline|r_y_mem|sREG\(5) & ((\data_i|oRD[0]~80_combout\ & ((\data_i|oRD[0]~82_combout\))) # (!\data_i|oRD[0]~80_combout\ & (\data_i|oRD[0]~75_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(5) & 
-- (((\data_i|oRD[0]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(5),
	datab => \data_i|oRD[0]~75_combout\,
	datac => \data_i|oRD[0]~82_combout\,
	datad => \data_i|oRD[0]~80_combout\,
	combout => \data_i|oRD[0]~83_combout\);

-- Location: LCCOMB_X30_Y14_N10
\data_i|oRD[0]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~94_combout\ = (\reg_pipeline|r_y_mem|sREG\(6) & ((\reg_pipeline|r_y_mem|sREG\(7)) # ((\data_i|oRD[0]~83_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(6) & (!\reg_pipeline|r_y_mem|sREG\(7) & (\data_i|oRD[0]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_y_mem|sREG\(6),
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[0]~93_combout\,
	datad => \data_i|oRD[0]~83_combout\,
	combout => \data_i|oRD[0]~94_combout\);

-- Location: LCCOMB_X31_Y14_N24
\data_i|oRD[0]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~105_combout\ = (\reg_pipeline|r_y_mem|sREG\(7) & ((\data_i|oRD[0]~94_combout\ & ((\data_i|oRD[0]~104_combout\))) # (!\data_i|oRD[0]~94_combout\ & (\data_i|oRD[0]~73_combout\)))) # (!\reg_pipeline|r_y_mem|sREG\(7) & 
-- (((\data_i|oRD[0]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_i|oRD[0]~73_combout\,
	datab => \reg_pipeline|r_y_mem|sREG\(7),
	datac => \data_i|oRD[0]~104_combout\,
	datad => \data_i|oRD[0]~94_combout\,
	combout => \data_i|oRD[0]~105_combout\);

-- Location: LCCOMB_X32_Y14_N24
\data_i|oRD[0]~1408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \data_i|oRD[0]~1408_combout\ = (\cu_mem|Mux23~1_combout\ & (\cu_mem|Mux22~0_combout\ & \data_i|oRD[0]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_mem|Mux23~1_combout\,
	datac => \cu_mem|Mux22~0_combout\,
	datad => \data_i|oRD[0]~105_combout\,
	combout => \data_i|oRD[0]~1408_combout\);

-- Location: FF_X32_Y14_N25
\reg_pipeline|r_d_wb|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \data_i|oRD[0]~1408_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_d_wb|sREG\(0));

-- Location: LCCOMB_X46_Y14_N18
\Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (!\cu_wb|Mux22~11_combout\ & ((\cu_wb|Mux23~10_combout\ & ((\reg_pipeline|r_y_wb|sREG\(0)))) # (!\cu_wb|Mux23~10_combout\ & (\reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux23~10_combout\,
	datab => \reg_pipeline|r_pc_rf|sREG_rtl_0|auto_generated|altsyncram2|ram_block5a31\,
	datac => \reg_pipeline|r_y_wb|sREG\(0),
	datad => \cu_wb|Mux22~11_combout\,
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X46_Y14_N0
\Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\Mux31~0_combout\) # ((\cu_wb|Mux22~11_combout\ & \reg_pipeline|r_d_wb|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_wb|Mux22~11_combout\,
	datac => \reg_pipeline|r_d_wb|sREG\(0),
	datad => \Mux31~0_combout\,
	combout => \Mux31~1_combout\);

-- Location: FF_X43_Y15_N5
\regf_i|r6_i|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \Mux31~1_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	ena => \regf_i|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regf_i|r6_i|sREG\(0));

-- Location: LCCOMB_X43_Y15_N18
\regf_i|Mux62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux62~0_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & ((\regf_i|r6_i|sREG\(0)) # ((\reg_pipeline|r_ir_rf|sREG\(16))))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & (((\regf_i|r4_i|sREG\(0) & !\reg_pipeline|r_ir_rf|sREG\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \regf_i|r6_i|sREG\(0),
	datac => \regf_i|r4_i|sREG\(0),
	datad => \reg_pipeline|r_ir_rf|sREG\(16),
	combout => \regf_i|Mux62~0_combout\);

-- Location: LCCOMB_X42_Y15_N6
\regf_i|Mux62~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux62~1_combout\ = (\regf_i|Mux62~0_combout\ & (((\regf_i|r7_i|sREG\(0))) # (!\reg_pipeline|r_ir_rf|sREG\(16)))) # (!\regf_i|Mux62~0_combout\ & (\reg_pipeline|r_ir_rf|sREG\(16) & ((\regf_i|r5_i|sREG\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux62~0_combout\,
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r7_i|sREG\(0),
	datad => \regf_i|r5_i|sREG\(0),
	combout => \regf_i|Mux62~1_combout\);

-- Location: LCCOMB_X42_Y16_N4
\regf_i|Mux62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux62~2_combout\ = (\reg_pipeline|r_ir_rf|sREG\(17) & (\reg_pipeline|r_ir_rf|sREG\(16))) # (!\reg_pipeline|r_ir_rf|sREG\(17) & ((\reg_pipeline|r_ir_rf|sREG\(16) & (\regf_i|r1_i|sREG\(0))) # (!\reg_pipeline|r_ir_rf|sREG\(16) & 
-- ((\regf_i|r0_i|sREG\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_ir_rf|sREG\(17),
	datab => \reg_pipeline|r_ir_rf|sREG\(16),
	datac => \regf_i|r1_i|sREG\(0),
	datad => \regf_i|r0_i|sREG\(0),
	combout => \regf_i|Mux62~2_combout\);

-- Location: LCCOMB_X43_Y16_N12
\regf_i|Mux62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux62~3_combout\ = (\regf_i|Mux62~2_combout\ & (((\regf_i|r3_i|sREG\(0)) # (!\reg_pipeline|r_ir_rf|sREG\(17))))) # (!\regf_i|Mux62~2_combout\ & (\regf_i|r2_i|sREG\(0) & ((\reg_pipeline|r_ir_rf|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux62~2_combout\,
	datab => \regf_i|r2_i|sREG\(0),
	datac => \regf_i|r3_i|sREG\(0),
	datad => \reg_pipeline|r_ir_rf|sREG\(17),
	combout => \regf_i|Mux62~3_combout\);

-- Location: LCCOMB_X43_Y10_N20
\regf_i|Mux62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \regf_i|Mux62~4_combout\ = (\reg_pipeline|r_ir_rf|sREG\(18) & (\regf_i|Mux62~1_combout\)) # (!\reg_pipeline|r_ir_rf|sREG\(18) & ((\regf_i|Mux62~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regf_i|Mux62~1_combout\,
	datac => \reg_pipeline|r_ir_rf|sREG\(18),
	datad => \regf_i|Mux62~3_combout\,
	combout => \regf_i|Mux62~4_combout\);

-- Location: FF_X43_Y10_N21
\reg_pipeline|r_a_alu|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \regf_i|Mux62~4_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sclr => \reg_pipeline|r_ir_rf|sREG\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_a_alu|sREG\(0));

-- Location: LCCOMB_X41_Y6_N18
\alu_i|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~14_combout\ = (\cu_alu|Mux22~7_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~36_combout\ & ((\reg_pipeline|r_a_alu|sREG\(0)) # (\reg_pipeline|r_b_alu|sREG\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(0),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_y_mem|sREG[2]~36_combout\,
	combout => \alu_i|Mux31~14_combout\);

-- Location: LCCOMB_X41_Y6_N16
\alu_i|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~15_combout\ = (\cu_alu|Mux24~8_combout\ & ((\cu_alu|Mux25~8_combout\ & ((\alu_i|Mux31~14_combout\))) # (!\cu_alu|Mux25~8_combout\ & (\cu_alu|Mux22~7_combout\)))) # (!\cu_alu|Mux24~8_combout\ & (((!\cu_alu|Mux25~8_combout\)) # 
-- (!\cu_alu|Mux22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \cu_alu|Mux25~8_combout\,
	datad => \alu_i|Mux31~14_combout\,
	combout => \alu_i|Mux31~15_combout\);

-- Location: LCCOMB_X41_Y6_N10
\alu_i|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~16_combout\ = (\cu_alu|Mux24~8_combout\ & (((\alu_i|Mux31~15_combout\)))) # (!\cu_alu|Mux24~8_combout\ & (\alu_i|Add0~0_combout\ & (\reg_pipeline|r_y_mem|sREG[2]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux24~8_combout\,
	datab => \alu_i|Add0~0_combout\,
	datac => \reg_pipeline|r_y_mem|sREG[2]~37_combout\,
	datad => \alu_i|Mux31~15_combout\,
	combout => \alu_i|Mux31~16_combout\);

-- Location: LCCOMB_X41_Y6_N14
\alu_i|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~18_combout\ = (\alu_i|Mux31~17_combout\ & ((\alu_i|Mux31~16_combout\) # ((\cu_alu|Mux27~8_combout\ & \alu_i|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \alu_i|Mux31~17_combout\,
	datac => \alu_i|Mux31~15_combout\,
	datad => \alu_i|Mux31~16_combout\,
	combout => \alu_i|Mux31~18_combout\);

-- Location: LCCOMB_X46_Y10_N0
\alu_i|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~1_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(0) & !\reg_pipeline|r_a_alu|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_a_alu|sREG\(0),
	datad => VCC,
	cout => \alu_i|LessThan0~1_cout\);

-- Location: LCCOMB_X46_Y10_N2
\alu_i|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~3_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(1) & ((!\alu_i|LessThan0~1_cout\) # (!\reg_pipeline|r_b_alu|sREG\(1)))) # (!\reg_pipeline|r_a_alu|sREG\(1) & (!\reg_pipeline|r_b_alu|sREG\(1) & !\alu_i|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datad => VCC,
	cin => \alu_i|LessThan0~1_cout\,
	cout => \alu_i|LessThan0~3_cout\);

-- Location: LCCOMB_X46_Y10_N4
\alu_i|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~5_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(2) & ((!\alu_i|LessThan0~3_cout\) # (!\reg_pipeline|r_a_alu|sREG\(2)))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (!\reg_pipeline|r_a_alu|sREG\(2) & !\alu_i|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datad => VCC,
	cin => \alu_i|LessThan0~3_cout\,
	cout => \alu_i|LessThan0~5_cout\);

-- Location: LCCOMB_X46_Y10_N6
\alu_i|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~7_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(3) & ((!\alu_i|LessThan0~5_cout\) # (!\reg_pipeline|r_b_alu|sREG\(3)))) # (!\reg_pipeline|r_a_alu|sREG\(3) & (!\reg_pipeline|r_b_alu|sREG\(3) & !\alu_i|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(3),
	datad => VCC,
	cin => \alu_i|LessThan0~5_cout\,
	cout => \alu_i|LessThan0~7_cout\);

-- Location: LCCOMB_X46_Y10_N8
\alu_i|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~9_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(4) & (\reg_pipeline|r_b_alu|sREG\(4) & !\alu_i|LessThan0~7_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(4) & ((\reg_pipeline|r_b_alu|sREG\(4)) # (!\alu_i|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(4),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datad => VCC,
	cin => \alu_i|LessThan0~7_cout\,
	cout => \alu_i|LessThan0~9_cout\);

-- Location: LCCOMB_X46_Y10_N10
\alu_i|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~11_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(5) & (\reg_pipeline|r_a_alu|sREG\(5) & !\alu_i|LessThan0~9_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(5) & ((\reg_pipeline|r_a_alu|sREG\(5)) # (!\alu_i|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(5),
	datab => \reg_pipeline|r_a_alu|sREG\(5),
	datad => VCC,
	cin => \alu_i|LessThan0~9_cout\,
	cout => \alu_i|LessThan0~11_cout\);

-- Location: LCCOMB_X46_Y10_N12
\alu_i|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~13_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(6) & ((!\alu_i|LessThan0~11_cout\) # (!\reg_pipeline|r_a_alu|sREG\(6)))) # (!\reg_pipeline|r_b_alu|sREG\(6) & (!\reg_pipeline|r_a_alu|sREG\(6) & !\alu_i|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(6),
	datab => \reg_pipeline|r_a_alu|sREG\(6),
	datad => VCC,
	cin => \alu_i|LessThan0~11_cout\,
	cout => \alu_i|LessThan0~13_cout\);

-- Location: LCCOMB_X46_Y10_N14
\alu_i|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~15_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(7) & ((!\alu_i|LessThan0~13_cout\) # (!\reg_pipeline|r_b_alu|sREG\(7)))) # (!\reg_pipeline|r_a_alu|sREG\(7) & (!\reg_pipeline|r_b_alu|sREG\(7) & !\alu_i|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(7),
	datab => \reg_pipeline|r_b_alu|sREG\(7),
	datad => VCC,
	cin => \alu_i|LessThan0~13_cout\,
	cout => \alu_i|LessThan0~15_cout\);

-- Location: LCCOMB_X46_Y10_N16
\alu_i|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~17_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(8) & ((!\alu_i|LessThan0~15_cout\) # (!\reg_pipeline|r_a_alu|sREG\(8)))) # (!\reg_pipeline|r_b_alu|sREG\(8) & (!\reg_pipeline|r_a_alu|sREG\(8) & !\alu_i|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(8),
	datab => \reg_pipeline|r_a_alu|sREG\(8),
	datad => VCC,
	cin => \alu_i|LessThan0~15_cout\,
	cout => \alu_i|LessThan0~17_cout\);

-- Location: LCCOMB_X46_Y10_N18
\alu_i|LessThan0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~19_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(9) & (\reg_pipeline|r_a_alu|sREG\(9) & !\alu_i|LessThan0~17_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(9) & ((\reg_pipeline|r_a_alu|sREG\(9)) # (!\alu_i|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(9),
	datab => \reg_pipeline|r_a_alu|sREG\(9),
	datad => VCC,
	cin => \alu_i|LessThan0~17_cout\,
	cout => \alu_i|LessThan0~19_cout\);

-- Location: LCCOMB_X46_Y10_N20
\alu_i|LessThan0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~21_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(10) & (\reg_pipeline|r_b_alu|sREG\(10) & !\alu_i|LessThan0~19_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(10) & ((\reg_pipeline|r_b_alu|sREG\(10)) # (!\alu_i|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(10),
	datab => \reg_pipeline|r_b_alu|sREG\(10),
	datad => VCC,
	cin => \alu_i|LessThan0~19_cout\,
	cout => \alu_i|LessThan0~21_cout\);

-- Location: LCCOMB_X46_Y10_N22
\alu_i|LessThan0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~23_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(11) & (\reg_pipeline|r_a_alu|sREG\(11) & !\alu_i|LessThan0~21_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(11) & ((\reg_pipeline|r_a_alu|sREG\(11)) # (!\alu_i|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(11),
	datab => \reg_pipeline|r_a_alu|sREG\(11),
	datad => VCC,
	cin => \alu_i|LessThan0~21_cout\,
	cout => \alu_i|LessThan0~23_cout\);

-- Location: LCCOMB_X46_Y10_N24
\alu_i|LessThan0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~25_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(12) & ((!\alu_i|LessThan0~23_cout\) # (!\reg_pipeline|r_a_alu|sREG\(12)))) # (!\reg_pipeline|r_b_alu|sREG\(12) & (!\reg_pipeline|r_a_alu|sREG\(12) & !\alu_i|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(12),
	datab => \reg_pipeline|r_a_alu|sREG\(12),
	datad => VCC,
	cin => \alu_i|LessThan0~23_cout\,
	cout => \alu_i|LessThan0~25_cout\);

-- Location: LCCOMB_X46_Y10_N26
\alu_i|LessThan0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~27_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(13) & ((!\alu_i|LessThan0~25_cout\) # (!\reg_pipeline|r_b_alu|sREG\(13)))) # (!\reg_pipeline|r_a_alu|sREG\(13) & (!\reg_pipeline|r_b_alu|sREG\(13) & !\alu_i|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(13),
	datab => \reg_pipeline|r_b_alu|sREG\(13),
	datad => VCC,
	cin => \alu_i|LessThan0~25_cout\,
	cout => \alu_i|LessThan0~27_cout\);

-- Location: LCCOMB_X46_Y10_N28
\alu_i|LessThan0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~29_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(14) & ((!\alu_i|LessThan0~27_cout\) # (!\reg_pipeline|r_a_alu|sREG\(14)))) # (!\reg_pipeline|r_b_alu|sREG\(14) & (!\reg_pipeline|r_a_alu|sREG\(14) & !\alu_i|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(14),
	datab => \reg_pipeline|r_a_alu|sREG\(14),
	datad => VCC,
	cin => \alu_i|LessThan0~27_cout\,
	cout => \alu_i|LessThan0~29_cout\);

-- Location: LCCOMB_X46_Y10_N30
\alu_i|LessThan0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~31_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(15) & (\reg_pipeline|r_a_alu|sREG\(15) & !\alu_i|LessThan0~29_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(15) & ((\reg_pipeline|r_a_alu|sREG\(15)) # (!\alu_i|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(15),
	datab => \reg_pipeline|r_a_alu|sREG\(15),
	datad => VCC,
	cin => \alu_i|LessThan0~29_cout\,
	cout => \alu_i|LessThan0~31_cout\);

-- Location: LCCOMB_X46_Y9_N0
\alu_i|LessThan0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~33_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(16) & ((!\alu_i|LessThan0~31_cout\) # (!\reg_pipeline|r_a_alu|sREG\(16)))) # (!\reg_pipeline|r_b_alu|sREG\(16) & (!\reg_pipeline|r_a_alu|sREG\(16) & !\alu_i|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(16),
	datab => \reg_pipeline|r_a_alu|sREG\(16),
	datad => VCC,
	cin => \alu_i|LessThan0~31_cout\,
	cout => \alu_i|LessThan0~33_cout\);

-- Location: LCCOMB_X46_Y9_N2
\alu_i|LessThan0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~35_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(17) & (\reg_pipeline|r_a_alu|sREG\(17) & !\alu_i|LessThan0~33_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(17) & ((\reg_pipeline|r_a_alu|sREG\(17)) # (!\alu_i|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(17),
	datab => \reg_pipeline|r_a_alu|sREG\(17),
	datad => VCC,
	cin => \alu_i|LessThan0~33_cout\,
	cout => \alu_i|LessThan0~35_cout\);

-- Location: LCCOMB_X46_Y9_N4
\alu_i|LessThan0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~37_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(18) & (\reg_pipeline|r_b_alu|sREG\(18) & !\alu_i|LessThan0~35_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(18) & ((\reg_pipeline|r_b_alu|sREG\(18)) # (!\alu_i|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(18),
	datab => \reg_pipeline|r_b_alu|sREG\(18),
	datad => VCC,
	cin => \alu_i|LessThan0~35_cout\,
	cout => \alu_i|LessThan0~37_cout\);

-- Location: LCCOMB_X46_Y9_N6
\alu_i|LessThan0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~39_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(19) & ((!\alu_i|LessThan0~37_cout\) # (!\reg_pipeline|r_b_alu|sREG\(19)))) # (!\reg_pipeline|r_a_alu|sREG\(19) & (!\reg_pipeline|r_b_alu|sREG\(19) & !\alu_i|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datab => \reg_pipeline|r_b_alu|sREG\(19),
	datad => VCC,
	cin => \alu_i|LessThan0~37_cout\,
	cout => \alu_i|LessThan0~39_cout\);

-- Location: LCCOMB_X46_Y9_N8
\alu_i|LessThan0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~41_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(20) & ((!\alu_i|LessThan0~39_cout\) # (!\reg_pipeline|r_a_alu|sREG\(20)))) # (!\reg_pipeline|r_b_alu|sREG\(20) & (!\reg_pipeline|r_a_alu|sREG\(20) & !\alu_i|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(20),
	datab => \reg_pipeline|r_a_alu|sREG\(20),
	datad => VCC,
	cin => \alu_i|LessThan0~39_cout\,
	cout => \alu_i|LessThan0~41_cout\);

-- Location: LCCOMB_X46_Y9_N10
\alu_i|LessThan0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~43_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(21) & ((!\alu_i|LessThan0~41_cout\) # (!\reg_pipeline|r_b_alu|sREG\(21)))) # (!\reg_pipeline|r_a_alu|sREG\(21) & (!\reg_pipeline|r_b_alu|sREG\(21) & !\alu_i|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(21),
	datab => \reg_pipeline|r_b_alu|sREG\(21),
	datad => VCC,
	cin => \alu_i|LessThan0~41_cout\,
	cout => \alu_i|LessThan0~43_cout\);

-- Location: LCCOMB_X46_Y9_N12
\alu_i|LessThan0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~45_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(22) & (\reg_pipeline|r_b_alu|sREG\(22) & !\alu_i|LessThan0~43_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(22) & ((\reg_pipeline|r_b_alu|sREG\(22)) # (!\alu_i|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(22),
	datab => \reg_pipeline|r_b_alu|sREG\(22),
	datad => VCC,
	cin => \alu_i|LessThan0~43_cout\,
	cout => \alu_i|LessThan0~45_cout\);

-- Location: LCCOMB_X46_Y9_N14
\alu_i|LessThan0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~47_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(23) & ((!\alu_i|LessThan0~45_cout\) # (!\reg_pipeline|r_b_alu|sREG\(23)))) # (!\reg_pipeline|r_a_alu|sREG\(23) & (!\reg_pipeline|r_b_alu|sREG\(23) & !\alu_i|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(23),
	datab => \reg_pipeline|r_b_alu|sREG\(23),
	datad => VCC,
	cin => \alu_i|LessThan0~45_cout\,
	cout => \alu_i|LessThan0~47_cout\);

-- Location: LCCOMB_X46_Y9_N16
\alu_i|LessThan0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~49_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(24) & (\reg_pipeline|r_b_alu|sREG\(24) & !\alu_i|LessThan0~47_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(24) & ((\reg_pipeline|r_b_alu|sREG\(24)) # (!\alu_i|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(24),
	datab => \reg_pipeline|r_b_alu|sREG\(24),
	datad => VCC,
	cin => \alu_i|LessThan0~47_cout\,
	cout => \alu_i|LessThan0~49_cout\);

-- Location: LCCOMB_X46_Y9_N18
\alu_i|LessThan0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~51_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(25) & (\reg_pipeline|r_a_alu|sREG\(25) & !\alu_i|LessThan0~49_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(25) & ((\reg_pipeline|r_a_alu|sREG\(25)) # (!\alu_i|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(25),
	datab => \reg_pipeline|r_a_alu|sREG\(25),
	datad => VCC,
	cin => \alu_i|LessThan0~49_cout\,
	cout => \alu_i|LessThan0~51_cout\);

-- Location: LCCOMB_X46_Y9_N20
\alu_i|LessThan0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~53_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(26) & ((!\alu_i|LessThan0~51_cout\) # (!\reg_pipeline|r_a_alu|sREG\(26)))) # (!\reg_pipeline|r_b_alu|sREG\(26) & (!\reg_pipeline|r_a_alu|sREG\(26) & !\alu_i|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(26),
	datab => \reg_pipeline|r_a_alu|sREG\(26),
	datad => VCC,
	cin => \alu_i|LessThan0~51_cout\,
	cout => \alu_i|LessThan0~53_cout\);

-- Location: LCCOMB_X46_Y9_N22
\alu_i|LessThan0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~55_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(27) & (\reg_pipeline|r_a_alu|sREG\(27) & !\alu_i|LessThan0~53_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(27) & ((\reg_pipeline|r_a_alu|sREG\(27)) # (!\alu_i|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(27),
	datab => \reg_pipeline|r_a_alu|sREG\(27),
	datad => VCC,
	cin => \alu_i|LessThan0~53_cout\,
	cout => \alu_i|LessThan0~55_cout\);

-- Location: LCCOMB_X46_Y9_N24
\alu_i|LessThan0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~57_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(28) & (\reg_pipeline|r_b_alu|sREG\(28) & !\alu_i|LessThan0~55_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(28) & ((\reg_pipeline|r_b_alu|sREG\(28)) # (!\alu_i|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(28),
	datab => \reg_pipeline|r_b_alu|sREG\(28),
	datad => VCC,
	cin => \alu_i|LessThan0~55_cout\,
	cout => \alu_i|LessThan0~57_cout\);

-- Location: LCCOMB_X46_Y9_N26
\alu_i|LessThan0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~59_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(29) & ((!\alu_i|LessThan0~57_cout\) # (!\reg_pipeline|r_b_alu|sREG\(29)))) # (!\reg_pipeline|r_a_alu|sREG\(29) & (!\reg_pipeline|r_b_alu|sREG\(29) & !\alu_i|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(29),
	datab => \reg_pipeline|r_b_alu|sREG\(29),
	datad => VCC,
	cin => \alu_i|LessThan0~57_cout\,
	cout => \alu_i|LessThan0~59_cout\);

-- Location: LCCOMB_X46_Y9_N28
\alu_i|LessThan0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~61_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(30) & ((!\alu_i|LessThan0~59_cout\) # (!\reg_pipeline|r_a_alu|sREG\(30)))) # (!\reg_pipeline|r_b_alu|sREG\(30) & (!\reg_pipeline|r_a_alu|sREG\(30) & !\alu_i|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(30),
	datab => \reg_pipeline|r_a_alu|sREG\(30),
	datad => VCC,
	cin => \alu_i|LessThan0~59_cout\,
	cout => \alu_i|LessThan0~61_cout\);

-- Location: LCCOMB_X46_Y9_N30
\alu_i|LessThan0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan0~62_combout\ = (\reg_pipeline|r_a_alu|sREG\(31) & (\alu_i|LessThan0~61_cout\ & \reg_pipeline|r_b_alu|sREG\(31))) # (!\reg_pipeline|r_a_alu|sREG\(31) & ((\alu_i|LessThan0~61_cout\) # (\reg_pipeline|r_b_alu|sREG\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(31),
	datad => \reg_pipeline|r_b_alu|sREG\(31),
	cin => \alu_i|LessThan0~61_cout\,
	combout => \alu_i|LessThan0~62_combout\);

-- Location: LCCOMB_X47_Y10_N0
\alu_i|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~1_cout\ = CARRY((!\reg_pipeline|r_b_alu|sREG\(0) & \reg_pipeline|r_a_alu|sREG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \reg_pipeline|r_a_alu|sREG\(0),
	datad => VCC,
	cout => \alu_i|LessThan1~1_cout\);

-- Location: LCCOMB_X47_Y10_N2
\alu_i|LessThan1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~3_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(1) & (\reg_pipeline|r_b_alu|sREG\(1) & !\alu_i|LessThan1~1_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(1)) # (!\alu_i|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(1),
	datad => VCC,
	cin => \alu_i|LessThan1~1_cout\,
	cout => \alu_i|LessThan1~3_cout\);

-- Location: LCCOMB_X47_Y10_N4
\alu_i|LessThan1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~5_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(2) & ((!\alu_i|LessThan1~3_cout\) # (!\reg_pipeline|r_b_alu|sREG\(2)))) # (!\reg_pipeline|r_a_alu|sREG\(2) & (!\reg_pipeline|r_b_alu|sREG\(2) & !\alu_i|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(2),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datad => VCC,
	cin => \alu_i|LessThan1~3_cout\,
	cout => \alu_i|LessThan1~5_cout\);

-- Location: LCCOMB_X47_Y10_N6
\alu_i|LessThan1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~7_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(3) & ((!\alu_i|LessThan1~5_cout\) # (!\reg_pipeline|r_a_alu|sREG\(3)))) # (!\reg_pipeline|r_b_alu|sREG\(3) & (!\reg_pipeline|r_a_alu|sREG\(3) & !\alu_i|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_a_alu|sREG\(3),
	datad => VCC,
	cin => \alu_i|LessThan1~5_cout\,
	cout => \alu_i|LessThan1~7_cout\);

-- Location: LCCOMB_X47_Y10_N8
\alu_i|LessThan1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~9_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(4) & ((!\alu_i|LessThan1~7_cout\) # (!\reg_pipeline|r_b_alu|sREG\(4)))) # (!\reg_pipeline|r_a_alu|sREG\(4) & (!\reg_pipeline|r_b_alu|sREG\(4) & !\alu_i|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(4),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datad => VCC,
	cin => \alu_i|LessThan1~7_cout\,
	cout => \alu_i|LessThan1~9_cout\);

-- Location: LCCOMB_X47_Y10_N10
\alu_i|LessThan1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~11_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(5) & ((!\alu_i|LessThan1~9_cout\) # (!\reg_pipeline|r_a_alu|sREG\(5)))) # (!\reg_pipeline|r_b_alu|sREG\(5) & (!\reg_pipeline|r_a_alu|sREG\(5) & !\alu_i|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(5),
	datab => \reg_pipeline|r_a_alu|sREG\(5),
	datad => VCC,
	cin => \alu_i|LessThan1~9_cout\,
	cout => \alu_i|LessThan1~11_cout\);

-- Location: LCCOMB_X47_Y10_N12
\alu_i|LessThan1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~13_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(6) & (\reg_pipeline|r_a_alu|sREG\(6) & !\alu_i|LessThan1~11_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(6) & ((\reg_pipeline|r_a_alu|sREG\(6)) # (!\alu_i|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(6),
	datab => \reg_pipeline|r_a_alu|sREG\(6),
	datad => VCC,
	cin => \alu_i|LessThan1~11_cout\,
	cout => \alu_i|LessThan1~13_cout\);

-- Location: LCCOMB_X47_Y10_N14
\alu_i|LessThan1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~15_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(7) & (\reg_pipeline|r_b_alu|sREG\(7) & !\alu_i|LessThan1~13_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(7) & ((\reg_pipeline|r_b_alu|sREG\(7)) # (!\alu_i|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(7),
	datab => \reg_pipeline|r_b_alu|sREG\(7),
	datad => VCC,
	cin => \alu_i|LessThan1~13_cout\,
	cout => \alu_i|LessThan1~15_cout\);

-- Location: LCCOMB_X47_Y10_N16
\alu_i|LessThan1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~17_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(8) & ((!\alu_i|LessThan1~15_cout\) # (!\reg_pipeline|r_b_alu|sREG\(8)))) # (!\reg_pipeline|r_a_alu|sREG\(8) & (!\reg_pipeline|r_b_alu|sREG\(8) & !\alu_i|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(8),
	datab => \reg_pipeline|r_b_alu|sREG\(8),
	datad => VCC,
	cin => \alu_i|LessThan1~15_cout\,
	cout => \alu_i|LessThan1~17_cout\);

-- Location: LCCOMB_X47_Y10_N18
\alu_i|LessThan1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~19_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(9) & (\reg_pipeline|r_b_alu|sREG\(9) & !\alu_i|LessThan1~17_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(9) & ((\reg_pipeline|r_b_alu|sREG\(9)) # (!\alu_i|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(9),
	datab => \reg_pipeline|r_b_alu|sREG\(9),
	datad => VCC,
	cin => \alu_i|LessThan1~17_cout\,
	cout => \alu_i|LessThan1~19_cout\);

-- Location: LCCOMB_X47_Y10_N20
\alu_i|LessThan1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~21_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(10) & (\reg_pipeline|r_a_alu|sREG\(10) & !\alu_i|LessThan1~19_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(10) & ((\reg_pipeline|r_a_alu|sREG\(10)) # (!\alu_i|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(10),
	datab => \reg_pipeline|r_a_alu|sREG\(10),
	datad => VCC,
	cin => \alu_i|LessThan1~19_cout\,
	cout => \alu_i|LessThan1~21_cout\);

-- Location: LCCOMB_X47_Y10_N22
\alu_i|LessThan1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~23_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(11) & ((!\alu_i|LessThan1~21_cout\) # (!\reg_pipeline|r_a_alu|sREG\(11)))) # (!\reg_pipeline|r_b_alu|sREG\(11) & (!\reg_pipeline|r_a_alu|sREG\(11) & !\alu_i|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(11),
	datab => \reg_pipeline|r_a_alu|sREG\(11),
	datad => VCC,
	cin => \alu_i|LessThan1~21_cout\,
	cout => \alu_i|LessThan1~23_cout\);

-- Location: LCCOMB_X47_Y10_N24
\alu_i|LessThan1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~25_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(12) & ((!\alu_i|LessThan1~23_cout\) # (!\reg_pipeline|r_b_alu|sREG\(12)))) # (!\reg_pipeline|r_a_alu|sREG\(12) & (!\reg_pipeline|r_b_alu|sREG\(12) & !\alu_i|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(12),
	datab => \reg_pipeline|r_b_alu|sREG\(12),
	datad => VCC,
	cin => \alu_i|LessThan1~23_cout\,
	cout => \alu_i|LessThan1~25_cout\);

-- Location: LCCOMB_X47_Y10_N26
\alu_i|LessThan1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~27_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(13) & ((!\alu_i|LessThan1~25_cout\) # (!\reg_pipeline|r_a_alu|sREG\(13)))) # (!\reg_pipeline|r_b_alu|sREG\(13) & (!\reg_pipeline|r_a_alu|sREG\(13) & !\alu_i|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(13),
	datab => \reg_pipeline|r_a_alu|sREG\(13),
	datad => VCC,
	cin => \alu_i|LessThan1~25_cout\,
	cout => \alu_i|LessThan1~27_cout\);

-- Location: LCCOMB_X47_Y10_N28
\alu_i|LessThan1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~29_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(14) & ((!\alu_i|LessThan1~27_cout\) # (!\reg_pipeline|r_b_alu|sREG\(14)))) # (!\reg_pipeline|r_a_alu|sREG\(14) & (!\reg_pipeline|r_b_alu|sREG\(14) & !\alu_i|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(14),
	datab => \reg_pipeline|r_b_alu|sREG\(14),
	datad => VCC,
	cin => \alu_i|LessThan1~27_cout\,
	cout => \alu_i|LessThan1~29_cout\);

-- Location: LCCOMB_X47_Y10_N30
\alu_i|LessThan1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~31_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(15) & (\reg_pipeline|r_b_alu|sREG\(15) & !\alu_i|LessThan1~29_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(15) & ((\reg_pipeline|r_b_alu|sREG\(15)) # (!\alu_i|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(15),
	datab => \reg_pipeline|r_b_alu|sREG\(15),
	datad => VCC,
	cin => \alu_i|LessThan1~29_cout\,
	cout => \alu_i|LessThan1~31_cout\);

-- Location: LCCOMB_X47_Y9_N0
\alu_i|LessThan1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~33_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(16) & ((!\alu_i|LessThan1~31_cout\) # (!\reg_pipeline|r_b_alu|sREG\(16)))) # (!\reg_pipeline|r_a_alu|sREG\(16) & (!\reg_pipeline|r_b_alu|sREG\(16) & !\alu_i|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(16),
	datab => \reg_pipeline|r_b_alu|sREG\(16),
	datad => VCC,
	cin => \alu_i|LessThan1~31_cout\,
	cout => \alu_i|LessThan1~33_cout\);

-- Location: LCCOMB_X47_Y9_N2
\alu_i|LessThan1~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~35_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(17) & ((!\alu_i|LessThan1~33_cout\) # (!\reg_pipeline|r_a_alu|sREG\(17)))) # (!\reg_pipeline|r_b_alu|sREG\(17) & (!\reg_pipeline|r_a_alu|sREG\(17) & !\alu_i|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(17),
	datab => \reg_pipeline|r_a_alu|sREG\(17),
	datad => VCC,
	cin => \alu_i|LessThan1~33_cout\,
	cout => \alu_i|LessThan1~35_cout\);

-- Location: LCCOMB_X47_Y9_N4
\alu_i|LessThan1~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~37_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(18) & ((!\alu_i|LessThan1~35_cout\) # (!\reg_pipeline|r_b_alu|sREG\(18)))) # (!\reg_pipeline|r_a_alu|sREG\(18) & (!\reg_pipeline|r_b_alu|sREG\(18) & !\alu_i|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(18),
	datab => \reg_pipeline|r_b_alu|sREG\(18),
	datad => VCC,
	cin => \alu_i|LessThan1~35_cout\,
	cout => \alu_i|LessThan1~37_cout\);

-- Location: LCCOMB_X47_Y9_N6
\alu_i|LessThan1~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~39_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(19) & (\reg_pipeline|r_b_alu|sREG\(19) & !\alu_i|LessThan1~37_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(19) & ((\reg_pipeline|r_b_alu|sREG\(19)) # (!\alu_i|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(19),
	datab => \reg_pipeline|r_b_alu|sREG\(19),
	datad => VCC,
	cin => \alu_i|LessThan1~37_cout\,
	cout => \alu_i|LessThan1~39_cout\);

-- Location: LCCOMB_X47_Y9_N8
\alu_i|LessThan1~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~41_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(20) & (\reg_pipeline|r_a_alu|sREG\(20) & !\alu_i|LessThan1~39_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(20) & ((\reg_pipeline|r_a_alu|sREG\(20)) # (!\alu_i|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(20),
	datab => \reg_pipeline|r_a_alu|sREG\(20),
	datad => VCC,
	cin => \alu_i|LessThan1~39_cout\,
	cout => \alu_i|LessThan1~41_cout\);

-- Location: LCCOMB_X47_Y9_N10
\alu_i|LessThan1~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~43_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(21) & ((!\alu_i|LessThan1~41_cout\) # (!\reg_pipeline|r_a_alu|sREG\(21)))) # (!\reg_pipeline|r_b_alu|sREG\(21) & (!\reg_pipeline|r_a_alu|sREG\(21) & !\alu_i|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(21),
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datad => VCC,
	cin => \alu_i|LessThan1~41_cout\,
	cout => \alu_i|LessThan1~43_cout\);

-- Location: LCCOMB_X47_Y9_N12
\alu_i|LessThan1~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~45_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(22) & (\reg_pipeline|r_a_alu|sREG\(22) & !\alu_i|LessThan1~43_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(22) & ((\reg_pipeline|r_a_alu|sREG\(22)) # (!\alu_i|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(22),
	datab => \reg_pipeline|r_a_alu|sREG\(22),
	datad => VCC,
	cin => \alu_i|LessThan1~43_cout\,
	cout => \alu_i|LessThan1~45_cout\);

-- Location: LCCOMB_X47_Y9_N14
\alu_i|LessThan1~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~47_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(23) & (\reg_pipeline|r_b_alu|sREG\(23) & !\alu_i|LessThan1~45_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(23) & ((\reg_pipeline|r_b_alu|sREG\(23)) # (!\alu_i|LessThan1~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(23),
	datab => \reg_pipeline|r_b_alu|sREG\(23),
	datad => VCC,
	cin => \alu_i|LessThan1~45_cout\,
	cout => \alu_i|LessThan1~47_cout\);

-- Location: LCCOMB_X47_Y9_N16
\alu_i|LessThan1~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~49_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(24) & (\reg_pipeline|r_a_alu|sREG\(24) & !\alu_i|LessThan1~47_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(24) & ((\reg_pipeline|r_a_alu|sREG\(24)) # (!\alu_i|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(24),
	datab => \reg_pipeline|r_a_alu|sREG\(24),
	datad => VCC,
	cin => \alu_i|LessThan1~47_cout\,
	cout => \alu_i|LessThan1~49_cout\);

-- Location: LCCOMB_X47_Y9_N18
\alu_i|LessThan1~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~51_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(25) & (\reg_pipeline|r_b_alu|sREG\(25) & !\alu_i|LessThan1~49_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(25) & ((\reg_pipeline|r_b_alu|sREG\(25)) # (!\alu_i|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(25),
	datab => \reg_pipeline|r_b_alu|sREG\(25),
	datad => VCC,
	cin => \alu_i|LessThan1~49_cout\,
	cout => \alu_i|LessThan1~51_cout\);

-- Location: LCCOMB_X47_Y9_N20
\alu_i|LessThan1~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~53_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(26) & ((!\alu_i|LessThan1~51_cout\) # (!\reg_pipeline|r_b_alu|sREG\(26)))) # (!\reg_pipeline|r_a_alu|sREG\(26) & (!\reg_pipeline|r_b_alu|sREG\(26) & !\alu_i|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(26),
	datab => \reg_pipeline|r_b_alu|sREG\(26),
	datad => VCC,
	cin => \alu_i|LessThan1~51_cout\,
	cout => \alu_i|LessThan1~53_cout\);

-- Location: LCCOMB_X47_Y9_N22
\alu_i|LessThan1~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~55_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(27) & ((!\alu_i|LessThan1~53_cout\) # (!\reg_pipeline|r_a_alu|sREG\(27)))) # (!\reg_pipeline|r_b_alu|sREG\(27) & (!\reg_pipeline|r_a_alu|sREG\(27) & !\alu_i|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(27),
	datab => \reg_pipeline|r_a_alu|sREG\(27),
	datad => VCC,
	cin => \alu_i|LessThan1~53_cout\,
	cout => \alu_i|LessThan1~55_cout\);

-- Location: LCCOMB_X47_Y9_N24
\alu_i|LessThan1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~57_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(28) & (\reg_pipeline|r_a_alu|sREG\(28) & !\alu_i|LessThan1~55_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(28) & ((\reg_pipeline|r_a_alu|sREG\(28)) # (!\alu_i|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(28),
	datab => \reg_pipeline|r_a_alu|sREG\(28),
	datad => VCC,
	cin => \alu_i|LessThan1~55_cout\,
	cout => \alu_i|LessThan1~57_cout\);

-- Location: LCCOMB_X47_Y9_N26
\alu_i|LessThan1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~59_cout\ = CARRY((\reg_pipeline|r_a_alu|sREG\(29) & (\reg_pipeline|r_b_alu|sREG\(29) & !\alu_i|LessThan1~57_cout\)) # (!\reg_pipeline|r_a_alu|sREG\(29) & ((\reg_pipeline|r_b_alu|sREG\(29)) # (!\alu_i|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(29),
	datab => \reg_pipeline|r_b_alu|sREG\(29),
	datad => VCC,
	cin => \alu_i|LessThan1~57_cout\,
	cout => \alu_i|LessThan1~59_cout\);

-- Location: LCCOMB_X47_Y9_N28
\alu_i|LessThan1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~61_cout\ = CARRY((\reg_pipeline|r_b_alu|sREG\(30) & (\reg_pipeline|r_a_alu|sREG\(30) & !\alu_i|LessThan1~59_cout\)) # (!\reg_pipeline|r_b_alu|sREG\(30) & ((\reg_pipeline|r_a_alu|sREG\(30)) # (!\alu_i|LessThan1~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(30),
	datab => \reg_pipeline|r_a_alu|sREG\(30),
	datad => VCC,
	cin => \alu_i|LessThan1~59_cout\,
	cout => \alu_i|LessThan1~61_cout\);

-- Location: LCCOMB_X47_Y9_N30
\alu_i|LessThan1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|LessThan1~62_combout\ = (\reg_pipeline|r_a_alu|sREG\(31) & ((\alu_i|LessThan1~61_cout\) # (!\reg_pipeline|r_b_alu|sREG\(31)))) # (!\reg_pipeline|r_a_alu|sREG\(31) & (\alu_i|LessThan1~61_cout\ & !\reg_pipeline|r_b_alu|sREG\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_a_alu|sREG\(31),
	datad => \reg_pipeline|r_b_alu|sREG\(31),
	cin => \alu_i|LessThan1~61_cout\,
	combout => \alu_i|LessThan1~62_combout\);

-- Location: LCCOMB_X41_Y6_N4
\alu_i|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~19_combout\ = (\alu_i|Mux31~16_combout\) # ((\cu_alu|Mux26~5_combout\ & ((!\alu_i|LessThan1~62_combout\))) # (!\cu_alu|Mux26~5_combout\ & (\alu_i|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux26~5_combout\,
	datab => \alu_i|LessThan0~62_combout\,
	datac => \alu_i|LessThan1~62_combout\,
	datad => \alu_i|Mux31~16_combout\,
	combout => \alu_i|Mux31~19_combout\);

-- Location: LCCOMB_X41_Y6_N6
\alu_i|Mux31~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~22_combout\ = (\alu_i|Mux31~17_combout\ & ((\alu_i|Mux31~15_combout\) # (\alu_i|Mux31~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_i|Mux31~17_combout\,
	datac => \alu_i|Mux31~15_combout\,
	datad => \alu_i|Mux31~16_combout\,
	combout => \alu_i|Mux31~22_combout\);

-- Location: LCCOMB_X41_Y6_N26
\alu_i|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~20_combout\ = (!\cu_alu|Mux27~8_combout\ & (\reg_pipeline|r_a_alu|sREG\(0) & ((\reg_pipeline|r_b_alu|sREG\(0)) # (\cu_alu|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux27~8_combout\,
	datab => \reg_pipeline|r_a_alu|sREG\(0),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \cu_alu|Mux26~5_combout\,
	combout => \alu_i|Mux31~20_combout\);

-- Location: LCCOMB_X41_Y6_N12
\alu_i|Mux31~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~21_combout\ = (\alu_i|Mux31~20_combout\) # ((!\cu_alu|Mux26~5_combout\ & (!\alu_i|Add0~0_combout\ & \cu_alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux26~5_combout\,
	datab => \alu_i|Add0~0_combout\,
	datac => \alu_i|Mux31~20_combout\,
	datad => \cu_alu|Mux27~8_combout\,
	combout => \alu_i|Mux31~21_combout\);

-- Location: LCCOMB_X42_Y6_N0
\alu_i|Mux31~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~23_combout\ = (\reg_pipeline|r_a_alu|sREG\(0) & !\reg_pipeline|r_b_alu|sREG\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg_pipeline|r_a_alu|sREG\(0),
	datad => \reg_pipeline|r_b_alu|sREG\(0),
	combout => \alu_i|Mux31~23_combout\);

-- Location: LCCOMB_X41_Y6_N0
\alu_i|Mux31~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~24_combout\ = (\cu_alu|Mux22~7_combout\ & (\alu_i|Mux31~23_combout\ & ((\alu_i|Mux1~4_combout\)))) # (!\cu_alu|Mux22~7_combout\ & (((\alu_i|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \alu_i|Mux31~23_combout\,
	datac => \alu_i|Add0~0_combout\,
	datad => \alu_i|Mux1~4_combout\,
	combout => \alu_i|Mux31~24_combout\);

-- Location: LCCOMB_X39_Y5_N12
\alu_i|Mux31~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~30_combout\ = (!\alu_i|Equal0~9_combout\ & (!\alu_i|Equal0~10_combout\ & (!\alu_i|Equal0~11_combout\ & !\alu_i|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~9_combout\,
	datab => \alu_i|Equal0~10_combout\,
	datac => \alu_i|Equal0~11_combout\,
	datad => \alu_i|Equal0~12_combout\,
	combout => \alu_i|Mux31~30_combout\);

-- Location: LCCOMB_X39_Y5_N20
\alu_i|Mux31~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~29_combout\ = (!\alu_i|Equal0~8_combout\ & (!\alu_i|Equal0~7_combout\ & (!\alu_i|Equal0~5_combout\ & !\alu_i|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~8_combout\,
	datab => \alu_i|Equal0~7_combout\,
	datac => \alu_i|Equal0~5_combout\,
	datad => \alu_i|Equal0~6_combout\,
	combout => \alu_i|Mux31~29_combout\);

-- Location: LCCOMB_X41_Y5_N22
\alu_i|Mux31~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~26_combout\ = (\reg_pipeline|r_b_alu|sREG\(2) & (\reg_pipeline|r_a_alu|sREG\(2) & (\reg_pipeline|r_a_alu|sREG\(3) $ (!\reg_pipeline|r_b_alu|sREG\(3))))) # (!\reg_pipeline|r_b_alu|sREG\(2) & (!\reg_pipeline|r_a_alu|sREG\(2) & 
-- (\reg_pipeline|r_a_alu|sREG\(3) $ (!\reg_pipeline|r_b_alu|sREG\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(2),
	datab => \reg_pipeline|r_a_alu|sREG\(2),
	datac => \reg_pipeline|r_a_alu|sREG\(3),
	datad => \reg_pipeline|r_b_alu|sREG\(3),
	combout => \alu_i|Mux31~26_combout\);

-- Location: LCCOMB_X41_Y5_N10
\alu_i|Mux31~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~27_combout\ = (!\alu_i|Equal0~0_combout\ & (\alu_i|Mux31~26_combout\ & (\reg_pipeline|r_b_alu|sREG\(0) $ (!\reg_pipeline|r_a_alu|sREG\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(0),
	datab => \alu_i|Equal0~0_combout\,
	datac => \alu_i|Mux31~26_combout\,
	datad => \reg_pipeline|r_a_alu|sREG\(0),
	combout => \alu_i|Mux31~27_combout\);

-- Location: LCCOMB_X39_Y5_N0
\alu_i|Mux31~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~28_combout\ = (!\alu_i|Equal0~3_combout\ & (!\alu_i|Equal0~2_combout\ & (!\alu_i|Equal0~4_combout\ & !\alu_i|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~3_combout\,
	datab => \alu_i|Equal0~2_combout\,
	datac => \alu_i|Equal0~4_combout\,
	datad => \alu_i|Equal0~1_combout\,
	combout => \alu_i|Mux31~28_combout\);

-- Location: LCCOMB_X39_Y5_N18
\alu_i|Mux31~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~31_combout\ = (\alu_i|Mux31~30_combout\ & (\alu_i|Mux31~29_combout\ & (\alu_i|Mux31~27_combout\ & \alu_i|Mux31~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~30_combout\,
	datab => \alu_i|Mux31~29_combout\,
	datac => \alu_i|Mux31~27_combout\,
	datad => \alu_i|Mux31~28_combout\,
	combout => \alu_i|Mux31~31_combout\);

-- Location: LCCOMB_X42_Y11_N4
\alu_i|Mux31~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~47_combout\ = (!\alu_i|Equal0~15_combout\ & (\reg_pipeline|r_a_alu|sREG\(20) $ (!\reg_pipeline|r_b_alu|sREG\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_a_alu|sREG\(20),
	datac => \reg_pipeline|r_b_alu|sREG\(20),
	datad => \alu_i|Equal0~15_combout\,
	combout => \alu_i|Mux31~47_combout\);

-- Location: LCCOMB_X42_Y11_N20
\alu_i|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~16_combout\ = \reg_pipeline|r_b_alu|sREG\(23) $ (\reg_pipeline|r_a_alu|sREG\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(23),
	datad => \reg_pipeline|r_a_alu|sREG\(23),
	combout => \alu_i|Equal0~16_combout\);

-- Location: LCCOMB_X42_Y11_N2
\alu_i|Mux31~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~48_combout\ = (\alu_i|Mux31~47_combout\ & (!\alu_i|Equal0~16_combout\ & (\reg_pipeline|r_b_alu|sREG\(21) $ (!\reg_pipeline|r_a_alu|sREG\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(21),
	datab => \reg_pipeline|r_a_alu|sREG\(21),
	datac => \alu_i|Mux31~47_combout\,
	datad => \alu_i|Equal0~16_combout\,
	combout => \alu_i|Mux31~48_combout\);

-- Location: LCCOMB_X38_Y10_N12
\alu_i|Mux31~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~32_combout\ = (!\alu_i|Equal0~17_combout\ & (!\alu_i|Equal0~18_combout\ & (!\alu_i|Equal0~19_combout\ & !\alu_i|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~17_combout\,
	datab => \alu_i|Equal0~18_combout\,
	datac => \alu_i|Equal0~19_combout\,
	datad => \alu_i|Equal0~20_combout\,
	combout => \alu_i|Mux31~32_combout\);

-- Location: LCCOMB_X41_Y8_N26
\alu_i|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Equal0~14_combout\ = \reg_pipeline|r_b_alu|sREG\(19) $ (\reg_pipeline|r_a_alu|sREG\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(19),
	datad => \reg_pipeline|r_a_alu|sREG\(19),
	combout => \alu_i|Equal0~14_combout\);

-- Location: LCCOMB_X41_Y8_N28
\alu_i|Mux31~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~49_combout\ = (!\alu_i|Equal0~13_combout\ & (\reg_pipeline|r_b_alu|sREG\(16) $ (!\reg_pipeline|r_a_alu|sREG\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(16),
	datac => \reg_pipeline|r_a_alu|sREG\(16),
	datad => \alu_i|Equal0~13_combout\,
	combout => \alu_i|Mux31~49_combout\);

-- Location: LCCOMB_X41_Y8_N22
\alu_i|Mux31~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~50_combout\ = (!\alu_i|Equal0~14_combout\ & (\alu_i|Mux31~49_combout\ & (\reg_pipeline|r_b_alu|sREG\(17) $ (!\reg_pipeline|r_a_alu|sREG\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~14_combout\,
	datab => \reg_pipeline|r_b_alu|sREG\(17),
	datac => \reg_pipeline|r_a_alu|sREG\(17),
	datad => \alu_i|Mux31~49_combout\,
	combout => \alu_i|Mux31~50_combout\);

-- Location: LCCOMB_X42_Y11_N22
\alu_i|Mux31~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~33_combout\ = (!\alu_i|Equal0~24_combout\ & (!\alu_i|Equal0~22_combout\ & (!\alu_i|Equal0~21_combout\ & !\alu_i|Equal0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Equal0~24_combout\,
	datab => \alu_i|Equal0~22_combout\,
	datac => \alu_i|Equal0~21_combout\,
	datad => \alu_i|Equal0~23_combout\,
	combout => \alu_i|Mux31~33_combout\);

-- Location: LCCOMB_X41_Y8_N20
\alu_i|Mux31~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~34_combout\ = (\alu_i|Mux31~48_combout\ & (\alu_i|Mux31~32_combout\ & (\alu_i|Mux31~50_combout\ & \alu_i|Mux31~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~48_combout\,
	datab => \alu_i|Mux31~32_combout\,
	datac => \alu_i|Mux31~50_combout\,
	datad => \alu_i|Mux31~33_combout\,
	combout => \alu_i|Mux31~34_combout\);

-- Location: LCCOMB_X41_Y6_N30
\alu_i|Mux31~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~35_combout\ = (!\cu_alu|Mux22~7_combout\ & (\alu_i|Mux31~31_combout\ & \alu_i|Mux31~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \alu_i|Mux31~31_combout\,
	datad => \alu_i|Mux31~34_combout\,
	combout => \alu_i|Mux31~35_combout\);

-- Location: LCCOMB_X43_Y10_N28
\alu_i|Mux31~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~36_combout\ = (!\reg_pipeline|r_b_alu|sREG\(1) & ((\reg_pipeline|r_b_alu|sREG\(0) & (\reg_pipeline|r_a_alu|sREG\(1))) # (!\reg_pipeline|r_b_alu|sREG\(0) & ((\reg_pipeline|r_a_alu|sREG\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_a_alu|sREG\(1),
	datac => \reg_pipeline|r_b_alu|sREG\(0),
	datad => \reg_pipeline|r_a_alu|sREG\(0),
	combout => \alu_i|Mux31~36_combout\);

-- Location: LCCOMB_X36_Y6_N8
\alu_i|Mux31~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~37_combout\ = (!\reg_pipeline|r_b_alu|sREG\(2) & ((\alu_i|Mux31~36_combout\) # ((\reg_pipeline|r_b_alu|sREG\(1) & \alu_i|sSHR_s1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(1),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|sSHR_s1[2]~0_combout\,
	datad => \alu_i|Mux31~36_combout\,
	combout => \alu_i|Mux31~37_combout\);

-- Location: LCCOMB_X36_Y6_N14
\alu_i|Mux31~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~38_combout\ = (!\reg_pipeline|r_b_alu|sREG\(3) & ((\alu_i|Mux31~37_combout\) # ((\reg_pipeline|r_b_alu|sREG\(2) & \alu_i|sSHR_s2[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(2),
	datac => \alu_i|Mux31~37_combout\,
	datad => \alu_i|sSHR_s2[4]~1_combout\,
	combout => \alu_i|Mux31~38_combout\);

-- Location: LCCOMB_X36_Y6_N26
\alu_i|Mux31~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~39_combout\ = (!\reg_pipeline|r_b_alu|sREG\(4) & ((\alu_i|Mux31~38_combout\) # ((\reg_pipeline|r_b_alu|sREG\(3) & \alu_i|sSHR_s3[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_pipeline|r_b_alu|sREG\(3),
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \alu_i|Mux31~38_combout\,
	datad => \alu_i|sSHR_s3[8]~0_combout\,
	combout => \alu_i|Mux31~39_combout\);

-- Location: LCCOMB_X36_Y6_N10
\alu_i|Mux31~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~40_combout\ = (\alu_i|Mux31~39_combout\) # ((\reg_pipeline|r_b_alu|sREG\(4) & \alu_i|sSHR_s4[16]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_pipeline|r_b_alu|sREG\(4),
	datac => \alu_i|Mux31~39_combout\,
	datad => \alu_i|sSHR_s4[16]~4_combout\,
	combout => \alu_i|Mux31~40_combout\);

-- Location: LCCOMB_X41_Y6_N20
\alu_i|Mux31~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~41_combout\ = (\cu_alu|Mux22~7_combout\ & (((\alu_i|Mux31~40_combout\)))) # (!\cu_alu|Mux22~7_combout\ & (\alu_i|Add1~0_combout\ & (!\cu_alu|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux22~7_combout\,
	datab => \alu_i|Add1~0_combout\,
	datac => \cu_alu|Mux26~5_combout\,
	datad => \alu_i|Mux31~40_combout\,
	combout => \alu_i|Mux31~41_combout\);

-- Location: LCCOMB_X41_Y6_N22
\alu_i|Mux31~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~42_combout\ = (\cu_alu|Mux23~9_combout\ & (\cu_alu|Mux26~5_combout\ & (\alu_i|Mux31~35_combout\))) # (!\cu_alu|Mux23~9_combout\ & (((\alu_i|Mux31~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux26~5_combout\,
	datab => \cu_alu|Mux23~9_combout\,
	datac => \alu_i|Mux31~35_combout\,
	datad => \alu_i|Mux31~41_combout\,
	combout => \alu_i|Mux31~42_combout\);

-- Location: LCCOMB_X41_Y6_N28
\alu_i|Mux31~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~43_combout\ = (\alu_i|Mux31~25_combout\ & ((\alu_i|Mux31~24_combout\) # ((\alu_i|Mux31~42_combout\ & \alu_i|Mux31~22_combout\)))) # (!\alu_i|Mux31~25_combout\ & (((\alu_i|Mux31~42_combout\ & \alu_i|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~25_combout\,
	datab => \alu_i|Mux31~24_combout\,
	datac => \alu_i|Mux31~42_combout\,
	datad => \alu_i|Mux31~22_combout\,
	combout => \alu_i|Mux31~43_combout\);

-- Location: LCCOMB_X41_Y6_N2
\alu_i|Mux31~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~44_combout\ = (\cu_alu|Mux24~8_combout\ & (\alu_i|Mux31~22_combout\ & (\alu_i|Mux31~21_combout\))) # (!\cu_alu|Mux24~8_combout\ & (((\alu_i|Mux31~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_i|Mux31~22_combout\,
	datab => \cu_alu|Mux24~8_combout\,
	datac => \alu_i|Mux31~21_combout\,
	datad => \alu_i|Mux31~43_combout\,
	combout => \alu_i|Mux31~44_combout\);

-- Location: LCCOMB_X41_Y6_N24
\alu_i|Mux31~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \alu_i|Mux31~45_combout\ = (\cu_alu|Mux25~8_combout\ & (\alu_i|Mux31~18_combout\ & (\alu_i|Mux31~19_combout\))) # (!\cu_alu|Mux25~8_combout\ & (((\alu_i|Mux31~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cu_alu|Mux25~8_combout\,
	datab => \alu_i|Mux31~18_combout\,
	datac => \alu_i|Mux31~19_combout\,
	datad => \alu_i|Mux31~44_combout\,
	combout => \alu_i|Mux31~45_combout\);

-- Location: FF_X41_Y6_N25
\reg_pipeline|r_y_mem|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	d => \alu_i|Mux31~45_combout\,
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_mem|sREG\(0));

-- Location: FF_X46_Y14_N19
\reg_pipeline|r_y_wb|sREG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \iCLK~inputclkctrl_outclk\,
	asdata => \reg_pipeline|r_y_mem|sREG\(0),
	clrn => \ALT_INV_iRST~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_pipeline|r_y_wb|sREG\(0));

-- Location: UNVM_X0_Y18_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X25_Y28_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

ww_oZ(0) <= \oZ[0]~output_o\;

ww_oZ(1) <= \oZ[1]~output_o\;

ww_oZ(2) <= \oZ[2]~output_o\;

ww_oZ(3) <= \oZ[3]~output_o\;

ww_oZ(4) <= \oZ[4]~output_o\;

ww_oZ(5) <= \oZ[5]~output_o\;

ww_oZ(6) <= \oZ[6]~output_o\;

ww_oZ(7) <= \oZ[7]~output_o\;

ww_oZ(8) <= \oZ[8]~output_o\;

ww_oZ(9) <= \oZ[9]~output_o\;

ww_oZ(10) <= \oZ[10]~output_o\;

ww_oZ(11) <= \oZ[11]~output_o\;

ww_oZ(12) <= \oZ[12]~output_o\;

ww_oZ(13) <= \oZ[13]~output_o\;

ww_oZ(14) <= \oZ[14]~output_o\;

ww_oZ(15) <= \oZ[15]~output_o\;

ww_oZ(16) <= \oZ[16]~output_o\;

ww_oZ(17) <= \oZ[17]~output_o\;

ww_oZ(18) <= \oZ[18]~output_o\;

ww_oZ(19) <= \oZ[19]~output_o\;

ww_oZ(20) <= \oZ[20]~output_o\;

ww_oZ(21) <= \oZ[21]~output_o\;

ww_oZ(22) <= \oZ[22]~output_o\;

ww_oZ(23) <= \oZ[23]~output_o\;

ww_oZ(24) <= \oZ[24]~output_o\;

ww_oZ(25) <= \oZ[25]~output_o\;

ww_oZ(26) <= \oZ[26]~output_o\;

ww_oZ(27) <= \oZ[27]~output_o\;

ww_oZ(28) <= \oZ[28]~output_o\;

ww_oZ(29) <= \oZ[29]~output_o\;

ww_oZ(30) <= \oZ[30]~output_o\;

ww_oZ(31) <= \oZ[31]~output_o\;

ww_oIns(0) <= \oIns[0]~output_o\;

ww_oIns(1) <= \oIns[1]~output_o\;

ww_oIns(2) <= \oIns[2]~output_o\;

ww_oIns(3) <= \oIns[3]~output_o\;

ww_oIns(4) <= \oIns[4]~output_o\;

ww_oIns(5) <= \oIns[5]~output_o\;
END structure;


