--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.238ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.471 - 0.444)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X13Y39.A5      net (fanout=2)        0.793   My_E190/XLXN_74
    SLICE_X13Y39.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.335   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.002ns logic, 4.128ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.471 - 0.444)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X13Y39.A6      net (fanout=1)        0.341   My_E190/XLXN_76
    SLICE_X13Y39.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.335   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.002ns logic, 3.676ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.471 - 0.444)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X13Y39.A5      net (fanout=2)        0.793   My_E190/XLXN_74
    SLICE_X13Y39.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.335   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (0.985ns logic, 4.128ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.471 - 0.444)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X13Y39.A6      net (fanout=1)        0.341   My_E190/XLXN_76
    SLICE_X13Y39.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.335   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.661ns (0.985ns logic, 3.676ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.471 - 0.444)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X13Y39.A5      net (fanout=2)        0.793   My_E190/XLXN_74
    SLICE_X13Y39.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.335   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (0.982ns logic, 4.128ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.471 - 0.444)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X13Y39.A6      net (fanout=1)        0.341   My_E190/XLXN_76
    SLICE_X13Y39.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.335   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.982ns logic, 3.676ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y14.B5      net (fanout=2)        0.076   an_2_OBUF
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X13Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X13Y41.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X13Y41.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X6Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BQ       Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X6Y37.B5       net (fanout=2)        0.064   Inst_debounce4/delay2<1>
    SLICE_X6Y37.CLK      Tah         (-Th)    -0.131   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_0/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_1/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758502852 paths analyzed, 4975 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.015ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29 (SLICE_X10Y31.C4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.501ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.438 - 0.443)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.BMUX    Tshcko                0.461   my_Master/HCU_Master/it8[2]_kernel_state_OR_386_o
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X25Y16.C4      net (fanout=16)       3.107   my_Master/HCU_Master/Ipcode<10>
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.C4      net (fanout=67)       2.385   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg221
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.501ns (1.009ns logic, 5.492ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.438 - 0.455)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X23Y25.B2      net (fanout=7)        1.266   my_Master/HCU_Master/Ipcode<9>
    SLICE_X23Y25.B       Tilo                  0.259   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11
    SLICE_X25Y16.C3      net (fanout=11)       1.299   my_Master/N9
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.C4      net (fanout=67)       2.385   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg221
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (1.254ns logic, 4.950ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.438 - 0.449)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X23Y25.B4      net (fanout=7)        1.183   my_Master/HCU_Master/Ipcode<5>
    SLICE_X23Y25.B       Tilo                  0.259   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11
    SLICE_X25Y16.C3      net (fanout=11)       1.299   my_Master/N9
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.C4      net (fanout=67)       2.385   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg221
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (1.198ns logic, 4.867ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27 (SLICE_X10Y31.A5), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.438 - 0.443)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.BMUX    Tshcko                0.461   my_Master/HCU_Master/it8[2]_kernel_state_OR_386_o
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X25Y16.C4      net (fanout=16)       3.107   my_Master/HCU_Master/Ipcode<10>
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.A5      net (fanout=67)       2.340   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg201
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.009ns logic, 5.447ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.438 - 0.455)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X23Y25.B2      net (fanout=7)        1.266   my_Master/HCU_Master/Ipcode<9>
    SLICE_X23Y25.B       Tilo                  0.259   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11
    SLICE_X25Y16.C3      net (fanout=11)       1.299   my_Master/N9
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.A5      net (fanout=67)       2.340   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg201
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.159ns (1.254ns logic, 4.905ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.020ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.438 - 0.449)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X23Y25.B4      net (fanout=7)        1.183   my_Master/HCU_Master/Ipcode<5>
    SLICE_X23Y25.B       Tilo                  0.259   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11
    SLICE_X25Y16.C3      net (fanout=11)       1.299   my_Master/N9
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.A5      net (fanout=67)       2.340   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg201
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (1.198ns logic, 4.822ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30 (SLICE_X10Y31.D5), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.438 - 0.443)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.BMUX    Tshcko                0.461   my_Master/HCU_Master/it8[2]_kernel_state_OR_386_o
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X25Y16.C4      net (fanout=16)       3.107   my_Master/HCU_Master/Ipcode<10>
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.D5      net (fanout=67)       2.313   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg241
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (1.009ns logic, 5.420ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.438 - 0.455)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X23Y25.B2      net (fanout=7)        1.266   my_Master/HCU_Master/Ipcode<9>
    SLICE_X23Y25.B       Tilo                  0.259   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11
    SLICE_X25Y16.C3      net (fanout=11)       1.299   my_Master/N9
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.D5      net (fanout=67)       2.313   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg241
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (1.254ns logic, 4.878ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.438 - 0.449)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.BQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X23Y25.B4      net (fanout=7)        1.183   my_Master/HCU_Master/Ipcode<5>
    SLICE_X23Y25.B       Tilo                  0.259   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11
    SLICE_X25Y16.C3      net (fanout=11)       1.299   my_Master/N9
    SLICE_X25Y16.C       Tilo                  0.259   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X10Y31.D5      net (fanout=67)       2.313   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X10Y31.CLK     Tas                   0.289   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg241
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_30
    -------------------------------------------------  ---------------------------
    Total                                      5.993ns (1.198ns logic, 4.795ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X7Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.226ns (0.982 - 0.756)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BQ       Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X7Y37.A6       net (fanout=2)        0.116   Inst_debounce4/delay2<1>
    SLICE_X7Y37.CLK      Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.449ns logic, 0.116ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X4Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.229ns (0.985 - 0.756)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DMUX     Tshcko                0.266   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X4Y37.A5       net (fanout=1)        0.157   Inst_debounce4/delay3<3>
    SLICE_X4Y37.CLK      Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.456ns logic, 0.157ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (SLICE_X7Y35.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_0 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (0.987 - 0.756)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_0 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_0
    SLICE_X7Y35.A4       net (fanout=2)        0.307   Inst_debounce4/delay2<0>
    SLICE_X7Y35.CLK      Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXN_6
                                                       Inst_debounce4/outp<0>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.449ns logic, 0.307ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<30>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP/CLK
  Location pin: SLICE_X2Y19.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<30>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP/CLK
  Location pin: SLICE_X2Y19.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.008ns|            0|            0|            0|    758503327|
| TS_clk_gen_clk0               |     10.000ns|      5.238ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     16.015ns|          N/A|            0|            0|    758502852|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   16.015|    6.600|    6.691|    7.262|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758503327 paths, 0 nets, and 13952 connections

Design statistics:
   Minimum period:  16.015ns{1}   (Maximum frequency:  62.441MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 24 18:20:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



