<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Device Read Instruction Configuration Register - devrd</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___d_e_v_r_d.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Device Read Instruction Configuration Register - devrd</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">Component : ALT_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">RW </td><td align="left">0x3 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">Read Opcode in non-XIP mode</a> </td></tr>
<tr>
<td align="left">[9:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">Instruction Type</a> </td></tr>
<tr>
<td align="left">[11:10] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">Reserved</a> </td></tr>
<tr>
<td align="left">[13:12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">Address Transfer Type for Standard SPI modes</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">Reserved</a> </td></tr>
<tr>
<td align="left">[17:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">Data Transfer Type for Standard SPI modes</a> </td></tr>
<tr>
<td align="left">[19:18] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">Reserved</a> </td></tr>
<tr>
<td align="left">[20] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">Mode Bit Enable</a> </td></tr>
<tr>
<td align="left">[23:21] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">Reserved</a> </td></tr>
<tr>
<td align="left">[28:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">Dummy Read Clock Cycles</a> </td></tr>
<tr>
<td align="left">[31:29] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">Reserved</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Read Opcode in non-XIP mode - rdopcode </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7a7a56750660caa3a094634caa70ee64"></a><a class="anchor" id="ALT_QSPI_DEVRD_RDOPCODE"></a></p>
<p>Read Opcode to use when not in XIP mode</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga65861c34643119e5a009f381ecfd155e">ALT_QSPI_DEVRD_RDOPCODE_E_RD</a> </td><td align="left">0x3 </td><td align="left">Read Opcode in Non-XIP mode </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gabfbae93a1cdfc3f9dc8757e53df61edb">ALT_QSPI_DEVRD_RDOPCODE_E_FASTRD</a> </td><td align="left">0xb </td><td align="left">Fast Read in Non-XIP mode </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga65861c34643119e5a009f381ecfd155e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga65861c34643119e5a009f381ecfd155e">ALT_QSPI_DEVRD_RDOPCODE_E_RD</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga65861c34643119e5a009f381ecfd155e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbae93a1cdfc3f9dc8757e53df61edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gabfbae93a1cdfc3f9dc8757e53df61edb">ALT_QSPI_DEVRD_RDOPCODE_E_FASTRD</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gabfbae93a1cdfc3f9dc8757e53df61edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dbc61fa2707b4d44e0de21704e8e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga52dbc61fa2707b4d44e0de21704e8e59">ALT_QSPI_DEVRD_RDOPCODE_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga52dbc61fa2707b4d44e0de21704e8e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801528fe96adcd95853e1cb5473bd1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga801528fe96adcd95853e1cb5473bd1dd">ALT_QSPI_DEVRD_RDOPCODE_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga801528fe96adcd95853e1cb5473bd1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021470f2b6d5097714683e75003184d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga021470f2b6d5097714683e75003184d2">ALT_QSPI_DEVRD_RDOPCODE_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga021470f2b6d5097714683e75003184d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7e1654a32253ec305b85f783f91924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga1f7e1654a32253ec305b85f783f91924">ALT_QSPI_DEVRD_RDOPCODE_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:ga1f7e1654a32253ec305b85f783f91924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27152a3c8fa53a049854a0d70de32ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gac27152a3c8fa53a049854a0d70de32ee">ALT_QSPI_DEVRD_RDOPCODE_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:gac27152a3c8fa53a049854a0d70de32ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22137592dc4322b1d74f14f1dd3ce37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga22137592dc4322b1d74f14f1dd3ce37f">ALT_QSPI_DEVRD_RDOPCODE_RESET</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga22137592dc4322b1d74f14f1dd3ce37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505424cb77aa2134429cd8cd5447e08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga505424cb77aa2134429cd8cd5447e08e">ALT_QSPI_DEVRD_RDOPCODE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga505424cb77aa2134429cd8cd5447e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b725ed0021db302b502b18fd9de95a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga3b725ed0021db302b502b18fd9de95a1">ALT_QSPI_DEVRD_RDOPCODE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:ga3b725ed0021db302b502b18fd9de95a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Instruction Type - instwidth </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp968a732762fa6757f97b18ac2927ba06"></a><a class="anchor" id="ALT_QSPI_DEVRD_INSTWIDTH"></a></p>
<p>0 : Use Standard SPI mode (instruction always shifted into the device on DQ0 only) 1 : Use DIO-SPI mode (Instructions, Address and Data always sent on DQ0 and DQ1) 2 : Use QIO-SPI mode (Instructions, Address and Data always sent on DQ0, DQ1, DQ2 and DDQ3)</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga19738bb8bfa9276c1db6dfc2688fc079">ALT_QSPI_DEVRD_INSTWIDTH_E_SINGLE</a> </td><td align="left">0x0 </td><td align="left">Instruction transferred on DQ0. Supported by all </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">SPI flash devices. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga387d6f30140c5442afbd2ff6a9f843ef">ALT_QSPI_DEVRD_INSTWIDTH_E_DUAL</a> </td><td align="left">0x1 </td><td align="left">Instruction transferred on DQ0 and DQ1. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Supported by all SPI flash devices that support </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">the Dual SP (DIO-SPI) Protocol. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga95f3370e4e86d4ecc94cd27ad5ba8a5a">ALT_QSPI_DEVRD_INSTWIDTH_E_QUAD</a> </td><td align="left">0x2 </td><td align="left">Instruction transferred on DQ0, DQ1, DQ2, and </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">DQ3. Supported by all SPI flash devices that </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">support the Quad SP (QIO-SPI) Protocol. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga19738bb8bfa9276c1db6dfc2688fc079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga19738bb8bfa9276c1db6dfc2688fc079">ALT_QSPI_DEVRD_INSTWIDTH_E_SINGLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga19738bb8bfa9276c1db6dfc2688fc079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387d6f30140c5442afbd2ff6a9f843ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga387d6f30140c5442afbd2ff6a9f843ef">ALT_QSPI_DEVRD_INSTWIDTH_E_DUAL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga387d6f30140c5442afbd2ff6a9f843ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f3370e4e86d4ecc94cd27ad5ba8a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga95f3370e4e86d4ecc94cd27ad5ba8a5a">ALT_QSPI_DEVRD_INSTWIDTH_E_QUAD</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga95f3370e4e86d4ecc94cd27ad5ba8a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdf38f49ea70f3162b745a6175f5301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gabbdf38f49ea70f3162b745a6175f5301">ALT_QSPI_DEVRD_INSTWIDTH_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabbdf38f49ea70f3162b745a6175f5301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8e4e84b2bfdb8798db794413816ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga8b8e4e84b2bfdb8798db794413816ad5">ALT_QSPI_DEVRD_INSTWIDTH_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga8b8e4e84b2bfdb8798db794413816ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7150f6acb737617e1d870347806ac86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga7150f6acb737617e1d870347806ac86a">ALT_QSPI_DEVRD_INSTWIDTH_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7150f6acb737617e1d870347806ac86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9ec7afbdb8953aead7cfa2e6fcd9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gada9ec7afbdb8953aead7cfa2e6fcd9d5">ALT_QSPI_DEVRD_INSTWIDTH_SET_MSK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:gada9ec7afbdb8953aead7cfa2e6fcd9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51614ca82352f087563a71eceaaf1611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga51614ca82352f087563a71eceaaf1611">ALT_QSPI_DEVRD_INSTWIDTH_CLR_MSK</a>&#160;&#160;&#160;0xfffffcff</td></tr>
<tr class="separator:ga51614ca82352f087563a71eceaaf1611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f5e983afbae67afd132cd0c2207e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga86f5e983afbae67afd132cd0c2207e21">ALT_QSPI_DEVRD_INSTWIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga86f5e983afbae67afd132cd0c2207e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f16a3736687d34bec24447282049ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga6f16a3736687d34bec24447282049ef4">ALT_QSPI_DEVRD_INSTWIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6f16a3736687d34bec24447282049ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb1b34fb9248f7a265d8fdd1297f85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga9eb1b34fb9248f7a265d8fdd1297f85b">ALT_QSPI_DEVRD_INSTWIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td></tr>
<tr class="separator:ga9eb1b34fb9248f7a265d8fdd1297f85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - rd_instr_resv1_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbb8b3e73610dd227cea8f728ae3bf7e1"></a><a class="anchor" id="ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafd78b01699134e91dd9efd423b2054b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gafd78b01699134e91dd9efd423b2054b1">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafd78b01699134e91dd9efd423b2054b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7837650ececd4efc468e0507845b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga7c7837650ececd4efc468e0507845b98">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga7c7837650ececd4efc468e0507845b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b9893329612fc9f724cd39182d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaaa6b9893329612fc9f724cd39182d2ed">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaa6b9893329612fc9f724cd39182d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c10de8efe307a38a2b7b7b2f2bd7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gac5c10de8efe307a38a2b7b7b2f2bd7a3">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_SET_MSK</a>&#160;&#160;&#160;0x00000c00</td></tr>
<tr class="separator:gac5c10de8efe307a38a2b7b7b2f2bd7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02e4ab45ab0c27d1b2939c2a27f5741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gad02e4ab45ab0c27d1b2939c2a27f5741">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_CLR_MSK</a>&#160;&#160;&#160;0xfffff3ff</td></tr>
<tr class="separator:gad02e4ab45ab0c27d1b2939c2a27f5741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145126a5be51f540ea51a110654bb26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga145126a5be51f540ea51a110654bb26f">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga145126a5be51f540ea51a110654bb26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7942cc98528bd05daaeb0e12f58a7a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga7942cc98528bd05daaeb0e12f58a7a6b">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000c00) &gt;&gt; 10)</td></tr>
<tr class="separator:ga7942cc98528bd05daaeb0e12f58a7a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f73f810194bde42c23c7dc61fa365e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga28f73f810194bde42c23c7dc61fa365e">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000c00)</td></tr>
<tr class="separator:ga28f73f810194bde42c23c7dc61fa365e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Address Transfer Type for Standard SPI modes - addrwidth </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1557d9db078546f519526b8d7d78cd87"></a><a class="anchor" id="ALT_QSPI_DEVRD_ADDRWIDTH"></a></p>
<p>0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga98101357c885420406bc0a93838f89d8">ALT_QSPI_DEVRD_ADDRWIDTH_E_SINGLE</a> </td><td align="left">0x0 </td><td align="left">Read address transferred on DQ0. Supported by </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">all SPI flash devices </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga4793a6ad0114efc4b4a0d7bbd365e656">ALT_QSPI_DEVRD_ADDRWIDTH_E_DUAL</a> </td><td align="left">0x1 </td><td align="left">Read address transferred on DQ0 and DQ1. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Supported by some SPI flash devices that support </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">the Extended SPI Protocol and by all SPI flash </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">devices that support the Dual SP (DIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga465b4d9528c94556a392ba02e06886c1">ALT_QSPI_DEVRD_ADDRWIDTH_E_QUAD</a> </td><td align="left">0x2 </td><td align="left">Read address transferred on DQ0, DQ1, DQ2, and </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">DQ3. Supported by some SPI flash devices that </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">support the Extended SPI Protocol and by all SPI </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">flash devices that support the Quad SP (QIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga98101357c885420406bc0a93838f89d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga98101357c885420406bc0a93838f89d8">ALT_QSPI_DEVRD_ADDRWIDTH_E_SINGLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga98101357c885420406bc0a93838f89d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4793a6ad0114efc4b4a0d7bbd365e656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga4793a6ad0114efc4b4a0d7bbd365e656">ALT_QSPI_DEVRD_ADDRWIDTH_E_DUAL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4793a6ad0114efc4b4a0d7bbd365e656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465b4d9528c94556a392ba02e06886c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga465b4d9528c94556a392ba02e06886c1">ALT_QSPI_DEVRD_ADDRWIDTH_E_QUAD</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga465b4d9528c94556a392ba02e06886c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6505a18e16412b2f0921ab63a0e2240c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga6505a18e16412b2f0921ab63a0e2240c">ALT_QSPI_DEVRD_ADDRWIDTH_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6505a18e16412b2f0921ab63a0e2240c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e5be82cda144ceeb183d6a11bf007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga3b1e5be82cda144ceeb183d6a11bf007">ALT_QSPI_DEVRD_ADDRWIDTH_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga3b1e5be82cda144ceeb183d6a11bf007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd82ec7f5cff762cf234414dfbee4804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gabd82ec7f5cff762cf234414dfbee4804">ALT_QSPI_DEVRD_ADDRWIDTH_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabd82ec7f5cff762cf234414dfbee4804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3718f6a82df427b4ebdc66b78eea9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga2b3718f6a82df427b4ebdc66b78eea9b">ALT_QSPI_DEVRD_ADDRWIDTH_SET_MSK</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr class="separator:ga2b3718f6a82df427b4ebdc66b78eea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190ad831a9130d0c1169117c85cc9373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga190ad831a9130d0c1169117c85cc9373">ALT_QSPI_DEVRD_ADDRWIDTH_CLR_MSK</a>&#160;&#160;&#160;0xffffcfff</td></tr>
<tr class="separator:ga190ad831a9130d0c1169117c85cc9373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa3df70b4997fdb3f933147f22258f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gadaa3df70b4997fdb3f933147f22258f6">ALT_QSPI_DEVRD_ADDRWIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadaa3df70b4997fdb3f933147f22258f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508e1457b67e8e31add6e9fca9d51818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga508e1457b67e8e31add6e9fca9d51818">ALT_QSPI_DEVRD_ADDRWIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga508e1457b67e8e31add6e9fca9d51818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3ee878b80da8d5bcf2221a18dbc2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaef3ee878b80da8d5bcf2221a18dbc2fd">ALT_QSPI_DEVRD_ADDRWIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00003000)</td></tr>
<tr class="separator:gaef3ee878b80da8d5bcf2221a18dbc2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - rd_instr_resv2_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp095be33546352cf54d25792a6ba2b270"></a><a class="anchor" id="ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga15d9b808a3882c8e92a98ebb61353d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga15d9b808a3882c8e92a98ebb61353d80">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga15d9b808a3882c8e92a98ebb61353d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e54215d3eace0f648b89d7d8d0fe734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga8e54215d3eace0f648b89d7d8d0fe734">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga8e54215d3eace0f648b89d7d8d0fe734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60db6c543eb58af9059766a8799b177c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga60db6c543eb58af9059766a8799b177c">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga60db6c543eb58af9059766a8799b177c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a248d0d97c7441a1f3a62f09c1bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gae08a248d0d97c7441a1f3a62f09c1bb7">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gae08a248d0d97c7441a1f3a62f09c1bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058f4eb0cdc6b6423fecdfe41a7b3be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga058f4eb0cdc6b6423fecdfe41a7b3be5">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga058f4eb0cdc6b6423fecdfe41a7b3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34109dc6a130ff3bdf2d851b394ae90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gae34109dc6a130ff3bdf2d851b394ae90">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae34109dc6a130ff3bdf2d851b394ae90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247c0a417b6c1d1bda4d6e1d9f2bfa56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga247c0a417b6c1d1bda4d6e1d9f2bfa56">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga247c0a417b6c1d1bda4d6e1d9f2bfa56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2481cbc9b44c99b05f8757984bbfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gafb2481cbc9b44c99b05f8757984bbfd5">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gafb2481cbc9b44c99b05f8757984bbfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Data Transfer Type for Standard SPI modes - datawidth </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp69ac7b2790f41bf45b989a7d3e90fa72"></a><a class="anchor" id="ALT_QSPI_DEVRD_DATAWIDTH"></a></p>
<p>0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0,DQ1,DQ2 and DQ3 are used as both inputs and outputs.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga20b6fd4181da32bd98f8a17193545b5a">ALT_QSPI_DEVRD_DATAWIDTH_E_SINGLE</a> </td><td align="left">0x0 </td><td align="left">Read data transferred on DQ0. Supported by all </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">SPI flash devices </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga14582ac9d74d328dbc5ee04cc97c0891">ALT_QSPI_DEVRD_DATAWIDTH_E_DUAL</a> </td><td align="left">0x1 </td><td align="left">Read data transferred on DQ0 and DQ1. Supported </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">by some SPI flash devices that support the </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Extended SPI Protocol and by all SPI flash </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">devices that support the Dual SP (DIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga2bcf0e1e624a8038459568e90d27dc31">ALT_QSPI_DEVRD_DATAWIDTH_E_QUAD</a> </td><td align="left">0x2 </td><td align="left">Read data transferred on DQ0, DQ1, DQ2, and DQ3. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Supported by some SPI flash devices that support </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">the Extended SPI Protocol and by all SPI flash </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">devices that support the Quad SP (QIO-SPI) </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Protocol. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga20b6fd4181da32bd98f8a17193545b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga20b6fd4181da32bd98f8a17193545b5a">ALT_QSPI_DEVRD_DATAWIDTH_E_SINGLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga20b6fd4181da32bd98f8a17193545b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14582ac9d74d328dbc5ee04cc97c0891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga14582ac9d74d328dbc5ee04cc97c0891">ALT_QSPI_DEVRD_DATAWIDTH_E_DUAL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga14582ac9d74d328dbc5ee04cc97c0891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcf0e1e624a8038459568e90d27dc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga2bcf0e1e624a8038459568e90d27dc31">ALT_QSPI_DEVRD_DATAWIDTH_E_QUAD</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga2bcf0e1e624a8038459568e90d27dc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f2232dfe60c47a63967ff462913409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaa7f2232dfe60c47a63967ff462913409">ALT_QSPI_DEVRD_DATAWIDTH_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa7f2232dfe60c47a63967ff462913409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2743a1fd17b3409911c555f40ad45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gabf2743a1fd17b3409911c555f40ad45a">ALT_QSPI_DEVRD_DATAWIDTH_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gabf2743a1fd17b3409911c555f40ad45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6e715a8af59be8e60e063541767fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaef6e715a8af59be8e60e063541767fba">ALT_QSPI_DEVRD_DATAWIDTH_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaef6e715a8af59be8e60e063541767fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7db84d45128b2d855c01b88ed060fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaa7db84d45128b2d855c01b88ed060fad">ALT_QSPI_DEVRD_DATAWIDTH_SET_MSK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:gaa7db84d45128b2d855c01b88ed060fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ba1ab4eeb98ad0fe08cb703a276e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaf6ba1ab4eeb98ad0fe08cb703a276e27">ALT_QSPI_DEVRD_DATAWIDTH_CLR_MSK</a>&#160;&#160;&#160;0xfffcffff</td></tr>
<tr class="separator:gaf6ba1ab4eeb98ad0fe08cb703a276e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea553b772edded07d8876a2ee2ac9ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaea553b772edded07d8876a2ee2ac9ed5">ALT_QSPI_DEVRD_DATAWIDTH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaea553b772edded07d8876a2ee2ac9ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdefef2810790595ccb9785072c1eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gabbdefef2810790595ccb9785072c1eed">ALT_QSPI_DEVRD_DATAWIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td></tr>
<tr class="separator:gabbdefef2810790595ccb9785072c1eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dab748503085e018f63745b338cabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gac8dab748503085e018f63745b338cabe">ALT_QSPI_DEVRD_DATAWIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td></tr>
<tr class="separator:gac8dab748503085e018f63745b338cabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - rd_instr_resv3_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbeb622a747ed1436c1b21f909a2f2a6f"></a><a class="anchor" id="ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6c9a95bf8577bf4b362725f47a5d5cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga6c9a95bf8577bf4b362725f47a5d5cb3">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga6c9a95bf8577bf4b362725f47a5d5cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c585ade8b60d3e163b160cb7e671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gad43c585ade8b60d3e163b160cb7e671c">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_MSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gad43c585ade8b60d3e163b160cb7e671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64993148b9374db34e9556a74b40d262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga64993148b9374db34e9556a74b40d262">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga64993148b9374db34e9556a74b40d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528b5f1603c5af8b62ff2c70e904567e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga528b5f1603c5af8b62ff2c70e904567e">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_SET_MSK</a>&#160;&#160;&#160;0x000c0000</td></tr>
<tr class="separator:ga528b5f1603c5af8b62ff2c70e904567e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8c142c45c5eb6f79a8962ff6394e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaba8c142c45c5eb6f79a8962ff6394e4a">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_CLR_MSK</a>&#160;&#160;&#160;0xfff3ffff</td></tr>
<tr class="separator:gaba8c142c45c5eb6f79a8962ff6394e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3977c0ff4bb0678b8e409a37962add61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga3977c0ff4bb0678b8e409a37962add61">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3977c0ff4bb0678b8e409a37962add61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7920cd9495950a3402fb85b777bc69a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga7920cd9495950a3402fb85b777bc69a6">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000c0000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga7920cd9495950a3402fb85b777bc69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3597c89a8593e062da4d4e7e766a74c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga3597c89a8593e062da4d4e7e766a74c3">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x000c0000)</td></tr>
<tr class="separator:ga3597c89a8593e062da4d4e7e766a74c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Mode Bit Enable - enmodebits </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp57a9b92a293cea570d739d36453fe6af"></a><a class="anchor" id="ALT_QSPI_DEVRD_ENMODBITS"></a></p>
<p>Set this field to 1 to ensure that the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga405c265480c25887bc2dc447e1b85473">ALT_QSPI_DEVRD_ENMODBITS_E_NOORDER</a> </td><td align="left">0x0 </td><td align="left">No Order </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaaaed9c2080e27da35193fb4e2e7fd3bb">ALT_QSPI_DEVRD_ENMODBITS_E_ORDER</a> </td><td align="left">0x1 </td><td align="left">Mode Bits follow address bytes </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga405c265480c25887bc2dc447e1b85473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga405c265480c25887bc2dc447e1b85473">ALT_QSPI_DEVRD_ENMODBITS_E_NOORDER</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga405c265480c25887bc2dc447e1b85473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaed9c2080e27da35193fb4e2e7fd3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaaaed9c2080e27da35193fb4e2e7fd3bb">ALT_QSPI_DEVRD_ENMODBITS_E_ORDER</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaaed9c2080e27da35193fb4e2e7fd3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0366256fd08fe99513de1b128534e2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga0366256fd08fe99513de1b128534e2a0">ALT_QSPI_DEVRD_ENMODBITS_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga0366256fd08fe99513de1b128534e2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15cbe390f4556026c3dfffb1b3e68745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga15cbe390f4556026c3dfffb1b3e68745">ALT_QSPI_DEVRD_ENMODBITS_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga15cbe390f4556026c3dfffb1b3e68745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af09d3c513f5491a8f6883d359c989c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga9af09d3c513f5491a8f6883d359c989c">ALT_QSPI_DEVRD_ENMODBITS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9af09d3c513f5491a8f6883d359c989c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a200bb3e72187004522e466e182246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga38a200bb3e72187004522e466e182246">ALT_QSPI_DEVRD_ENMODBITS_SET_MSK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga38a200bb3e72187004522e466e182246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb7e41bbe398993a539efd5c4f51e932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gadb7e41bbe398993a539efd5c4f51e932">ALT_QSPI_DEVRD_ENMODBITS_CLR_MSK</a>&#160;&#160;&#160;0xffefffff</td></tr>
<tr class="separator:gadb7e41bbe398993a539efd5c4f51e932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163077aa7f1310f5240921d333b8f744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga163077aa7f1310f5240921d333b8f744">ALT_QSPI_DEVRD_ENMODBITS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga163077aa7f1310f5240921d333b8f744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2d1f4ce4b3a7e3e71afdb383c3cdbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga8a2d1f4ce4b3a7e3e71afdb383c3cdbb">ALT_QSPI_DEVRD_ENMODBITS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00100000) &gt;&gt; 20)</td></tr>
<tr class="separator:ga8a2d1f4ce4b3a7e3e71afdb383c3cdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726bc79acae1355e442b9eab19d3c2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga726bc79acae1355e442b9eab19d3c2b7">ALT_QSPI_DEVRD_ENMODBITS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00100000)</td></tr>
<tr class="separator:ga726bc79acae1355e442b9eab19d3c2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - rd_instr_resv4_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe1e8c2ebe3c87752b38b571e4219ac59"></a><a class="anchor" id="ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga17d1fac2e52418021f3a96b50450b553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga17d1fac2e52418021f3a96b50450b553">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga17d1fac2e52418021f3a96b50450b553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc27c882eb6059846429123c7424d0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gabc27c882eb6059846429123c7424d0d7">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gabc27c882eb6059846429123c7424d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b1a64e9e892ee2ce14a4ed608bb1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gad4b1a64e9e892ee2ce14a4ed608bb1d2">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad4b1a64e9e892ee2ce14a4ed608bb1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de93cebe0d4ffde0971cd111d79d4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga5de93cebe0d4ffde0971cd111d79d4df">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_SET_MSK</a>&#160;&#160;&#160;0x00e00000</td></tr>
<tr class="separator:ga5de93cebe0d4ffde0971cd111d79d4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0050206267b8fc72576832abe2596c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gadb0050206267b8fc72576832abe2596c">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_CLR_MSK</a>&#160;&#160;&#160;0xff1fffff</td></tr>
<tr class="separator:gadb0050206267b8fc72576832abe2596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3887d48aa0fc20b63e5da7e33251f716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga3887d48aa0fc20b63e5da7e33251f716">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3887d48aa0fc20b63e5da7e33251f716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7af30da0b6c857a08cd1bff931adc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaf7af30da0b6c857a08cd1bff931adc25">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00e00000) &gt;&gt; 21)</td></tr>
<tr class="separator:gaf7af30da0b6c857a08cd1bff931adc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1592d5f683565196e13875eff6eb364f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga1592d5f683565196e13875eff6eb364f">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00e00000)</td></tr>
<tr class="separator:ga1592d5f683565196e13875eff6eb364f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Dummy Read Clock Cycles - dummyrdclks </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee504287c220bb3284a4746a5627a5cb"></a><a class="anchor" id="ALT_QSPI_DEVRD_DUMMYRDCLKS"></a></p>
<p>Number of dummy clock cycles required by device for read instruction.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac1917afa6896bd2cd9fe07950d31ee29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gac1917afa6896bd2cd9fe07950d31ee29">ALT_QSPI_DEVRD_DUMMYRDCLKS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gac1917afa6896bd2cd9fe07950d31ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7b723ec605f47cff6d09c9abb76a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga5e7b723ec605f47cff6d09c9abb76a9d">ALT_QSPI_DEVRD_DUMMYRDCLKS_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga5e7b723ec605f47cff6d09c9abb76a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b440191a8dea8abf84732457d66c1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga8b440191a8dea8abf84732457d66c1ce">ALT_QSPI_DEVRD_DUMMYRDCLKS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8b440191a8dea8abf84732457d66c1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2831f64902d3882e61ca8369c30c8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gac2831f64902d3882e61ca8369c30c8b3">ALT_QSPI_DEVRD_DUMMYRDCLKS_SET_MSK</a>&#160;&#160;&#160;0x1f000000</td></tr>
<tr class="separator:gac2831f64902d3882e61ca8369c30c8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4751974ea425daf352433d8bbc5f798e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga4751974ea425daf352433d8bbc5f798e">ALT_QSPI_DEVRD_DUMMYRDCLKS_CLR_MSK</a>&#160;&#160;&#160;0xe0ffffff</td></tr>
<tr class="separator:ga4751974ea425daf352433d8bbc5f798e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e9b6d6badf56252348199b7f46ffda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga25e9b6d6badf56252348199b7f46ffda">ALT_QSPI_DEVRD_DUMMYRDCLKS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga25e9b6d6badf56252348199b7f46ffda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23efb36e1b9392dae5e167af9c133b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gad23efb36e1b9392dae5e167af9c133b0">ALT_QSPI_DEVRD_DUMMYRDCLKS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gad23efb36e1b9392dae5e167af9c133b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ed42c02f7de9f48d244f6ff1d8d31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga08ed42c02f7de9f48d244f6ff1d8d31e">ALT_QSPI_DEVRD_DUMMYRDCLKS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td></tr>
<tr class="separator:ga08ed42c02f7de9f48d244f6ff1d8d31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - rd_instr_resv5_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp18984820cc438282768165fef28184c7"></a><a class="anchor" id="ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3ea69baef617c20dc77c800e72710b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga3ea69baef617c20dc77c800e72710b45">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_LSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga3ea69baef617c20dc77c800e72710b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47133dd2d87cc73d9ef8a8004d6b9b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga47133dd2d87cc73d9ef8a8004d6b9b98">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga47133dd2d87cc73d9ef8a8004d6b9b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225b25f0cd04f30b389009869d87bc49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga225b25f0cd04f30b389009869d87bc49">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga225b25f0cd04f30b389009869d87bc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55af524b5902b042d46248c78c4ea45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gae55af524b5902b042d46248c78c4ea45">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_SET_MSK</a>&#160;&#160;&#160;0xe0000000</td></tr>
<tr class="separator:gae55af524b5902b042d46248c78c4ea45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a444854aec76844715f8d5f7309c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga117a444854aec76844715f8d5f7309c3">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_CLR_MSK</a>&#160;&#160;&#160;0x1fffffff</td></tr>
<tr class="separator:ga117a444854aec76844715f8d5f7309c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a2915c3258d89ce74987de7bcbcd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gad0a2915c3258d89ce74987de7bcbcd5c">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad0a2915c3258d89ce74987de7bcbcd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f2cc3a65b3bbd0f2f86362ebae568b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga62f2cc3a65b3bbd0f2f86362ebae568b">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xe0000000) &gt;&gt; 29)</td></tr>
<tr class="separator:ga62f2cc3a65b3bbd0f2f86362ebae568b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491ccc3baf558d9066aebef27c6332e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga491ccc3baf558d9066aebef27c6332e0">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0xe0000000)</td></tr>
<tr class="separator:ga491ccc3baf558d9066aebef27c6332e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___d_e_v_r_d__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#struct_a_l_t___q_s_p_i___d_e_v_r_d__s">ALT_QSPI_DEVRD_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___d_e_v_r_d__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0df67785a588a518c0e7565db0426fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga0df67785a588a518c0e7565db0426fc3">ALT_QSPI_DEVRD_RESET</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga0df67785a588a518c0e7565db0426fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124b2e37462dd1e35199b9c7116d5543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ga124b2e37462dd1e35199b9c7116d5543">ALT_QSPI_DEVRD_OFST</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga124b2e37462dd1e35199b9c7116d5543"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaaa9f40008e66a3c70fba7c39992afe66"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#struct_a_l_t___q_s_p_i___d_e_v_r_d__s">ALT_QSPI_DEVRD_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaaa9f40008e66a3c70fba7c39992afe66">ALT_QSPI_DEVRD_t</a></td></tr>
<tr class="separator:gaaa9f40008e66a3c70fba7c39992afe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___d_e_v_r_d__s" id="struct_a_l_t___q_s_p_i___d_e_v_r_d__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_DEVRD_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html">ALT_QSPI_DEVRD</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5311d83d0c5330ed73bd077716d8e9c4"></a>uint32_t</td>
<td class="fieldname">
rdopcode: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">Read Opcode in non-XIP mode</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e16f4b278a87b335049ff27457e951c"></a>uint32_t</td>
<td class="fieldname">
instwidth: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">Instruction Type</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aee70500800c25c87f17dba2c9e25560e"></a>const uint32_t</td>
<td class="fieldname">
rd_instr_resv1_fld: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3cce04067b8b3b5d0c812b5eedb0ba55"></a>uint32_t</td>
<td class="fieldname">
addrwidth: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">Address Transfer Type for Standard SPI modes</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a8c4fe6a0bf8b83ae19f44db989c80a"></a>const uint32_t</td>
<td class="fieldname">
rd_instr_resv2_fld: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a214ab959bdedc9f445811159bd092d"></a>uint32_t</td>
<td class="fieldname">
datawidth: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">Data Transfer Type for Standard SPI modes</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af437ac1ef4e2db1818d265b0c55067c4"></a>const uint32_t</td>
<td class="fieldname">
rd_instr_resv3_fld: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a90c0ee3e80ac1b19621560e27b3d1c26"></a>uint32_t</td>
<td class="fieldname">
enmodebits: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">Mode Bit Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a36e48c02332702a9b917175d09475a19"></a>const uint32_t</td>
<td class="fieldname">
rd_instr_resv4_fld: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9676c6c882565fc0edfff2fcce14ba6e"></a>uint32_t</td>
<td class="fieldname">
dummyrdclks: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">Dummy Read Clock Cycles</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a04f679dc4717ce6cfb35f3b7063ef052"></a>const uint32_t</td>
<td class="fieldname">
rd_instr_resv5_fld: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">Reserved</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga65861c34643119e5a009f381ecfd155e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_E_RD&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a></p>
<p>Read Opcode in Non-XIP mode </p>

</div>
</div>
<a class="anchor" id="gabfbae93a1cdfc3f9dc8757e53df61edb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_E_FASTRD&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a></p>
<p>Fast Read in Non-XIP mode </p>

</div>
</div>
<a class="anchor" id="ga52dbc61fa2707b4d44e0de21704e8e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga801528fe96adcd95853e1cb5473bd1dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga021470f2b6d5097714683e75003184d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f7e1654a32253ec305b85f783f91924"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac27152a3c8fa53a049854a0d70de32ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga22137592dc4322b1d74f14f1dd3ce37f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_RESET&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga505424cb77aa2134429cd8cd5447e08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3b725ed0021db302b502b18fd9de95a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RDOPCODE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RDOPCODE">ALT_QSPI_DEVRD_RDOPCODE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga19738bb8bfa9276c1db6dfc2688fc079"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_E_SINGLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a></p>
<p>Instruction transferred on DQ0. Supported by all SPI flash devices. </p>

</div>
</div>
<a class="anchor" id="ga387d6f30140c5442afbd2ff6a9f843ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_E_DUAL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a></p>
<p>Instruction transferred on DQ0 and DQ1. Supported by all SPI flash devices that support the Dual SP (DIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga95f3370e4e86d4ecc94cd27ad5ba8a5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_E_QUAD&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a></p>
<p>Instruction transferred on DQ0, DQ1, DQ2, and DQ3. Supported by all SPI flash devices that support the Quad SP (QIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="gabbdf38f49ea70f3162b745a6175f5301"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b8e4e84b2bfdb8798db794413816ad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7150f6acb737617e1d870347806ac86a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada9ec7afbdb8953aead7cfa2e6fcd9d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_SET_MSK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga51614ca82352f087563a71eceaaf1611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_CLR_MSK&#160;&#160;&#160;0xfffffcff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga86f5e983afbae67afd132cd0c2207e21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f16a3736687d34bec24447282049ef4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9eb1b34fb9248f7a265d8fdd1297f85b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_INSTWIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_INSTWIDTH">ALT_QSPI_DEVRD_INSTWIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafd78b01699134e91dd9efd423b2054b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c7837650ececd4efc468e0507845b98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaa6b9893329612fc9f724cd39182d2ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5c10de8efe307a38a2b7b7b2f2bd7a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_SET_MSK&#160;&#160;&#160;0x00000c00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad02e4ab45ab0c27d1b2939c2a27f5741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_CLR_MSK&#160;&#160;&#160;0xfffff3ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga145126a5be51f540ea51a110654bb26f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7942cc98528bd05daaeb0e12f58a7a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000c00) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga28f73f810194bde42c23c7dc61fa365e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000c00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV1_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga98101357c885420406bc0a93838f89d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_E_SINGLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a></p>
<p>Read address transferred on DQ0. Supported by all SPI flash devices </p>

</div>
</div>
<a class="anchor" id="ga4793a6ad0114efc4b4a0d7bbd365e656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_E_DUAL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a></p>
<p>Read address transferred on DQ0 and DQ1. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Dual SP (DIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga465b4d9528c94556a392ba02e06886c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_E_QUAD&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a></p>
<p>Read address transferred on DQ0, DQ1, DQ2, and DQ3. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Quad SP (QIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga6505a18e16412b2f0921ab63a0e2240c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b1e5be82cda144ceeb183d6a11bf007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabd82ec7f5cff762cf234414dfbee4804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b3718f6a82df427b4ebdc66b78eea9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_SET_MSK&#160;&#160;&#160;0x00003000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga190ad831a9130d0c1169117c85cc9373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_CLR_MSK&#160;&#160;&#160;0xffffcfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadaa3df70b4997fdb3f933147f22258f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga508e1457b67e8e31add6e9fca9d51818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaef3ee878b80da8d5bcf2221a18dbc2fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ADDRWIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ADDRWIDTH">ALT_QSPI_DEVRD_ADDRWIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga15d9b808a3882c8e92a98ebb61353d80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8e54215d3eace0f648b89d7d8d0fe734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60db6c543eb58af9059766a8799b177c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae08a248d0d97c7441a1f3a62f09c1bb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga058f4eb0cdc6b6423fecdfe41a7b3be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae34109dc6a130ff3bdf2d851b394ae90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga247c0a417b6c1d1bda4d6e1d9f2bfa56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafb2481cbc9b44c99b05f8757984bbfd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV2_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga20b6fd4181da32bd98f8a17193545b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_E_SINGLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a></p>
<p>Read data transferred on DQ0. Supported by all SPI flash devices </p>

</div>
</div>
<a class="anchor" id="ga14582ac9d74d328dbc5ee04cc97c0891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_E_DUAL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a></p>
<p>Read data transferred on DQ0 and DQ1. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Dual SP (DIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="ga2bcf0e1e624a8038459568e90d27dc31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_E_QUAD&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a></p>
<p>Read data transferred on DQ0, DQ1, DQ2, and DQ3. Supported by some SPI flash devices that support the Extended SPI Protocol and by all SPI flash devices that support the Quad SP (QIO-SPI) Protocol. </p>

</div>
</div>
<a class="anchor" id="gaa7f2232dfe60c47a63967ff462913409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf2743a1fd17b3409911c555f40ad45a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef6e715a8af59be8e60e063541767fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7db84d45128b2d855c01b88ed060fad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_SET_MSK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf6ba1ab4eeb98ad0fe08cb703a276e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_CLR_MSK&#160;&#160;&#160;0xfffcffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaea553b772edded07d8876a2ee2ac9ed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabbdefef2810790595ccb9785072c1eed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac8dab748503085e018f63745b338cabe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DATAWIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DATAWIDTH">ALT_QSPI_DEVRD_DATAWIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6c9a95bf8577bf4b362725f47a5d5cb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad43c585ade8b60d3e163b160cb7e671c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_MSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga64993148b9374db34e9556a74b40d262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga528b5f1603c5af8b62ff2c70e904567e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_SET_MSK&#160;&#160;&#160;0x000c0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaba8c142c45c5eb6f79a8962ff6394e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_CLR_MSK&#160;&#160;&#160;0xfff3ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3977c0ff4bb0678b8e409a37962add61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7920cd9495950a3402fb85b777bc69a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000c0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3597c89a8593e062da4d4e7e766a74c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x000c0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV3_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga405c265480c25887bc2dc447e1b85473"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_E_NOORDER&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a></p>
<p>No Order </p>

</div>
</div>
<a class="anchor" id="gaaaed9c2080e27da35193fb4e2e7fd3bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_E_ORDER&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a></p>
<p>Mode Bits follow address bytes </p>

</div>
</div>
<a class="anchor" id="ga0366256fd08fe99513de1b128534e2a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga15cbe390f4556026c3dfffb1b3e68745"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9af09d3c513f5491a8f6883d359c989c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38a200bb3e72187004522e466e182246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_SET_MSK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb7e41bbe398993a539efd5c4f51e932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_CLR_MSK&#160;&#160;&#160;0xffefffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga163077aa7f1310f5240921d333b8f744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8a2d1f4ce4b3a7e3e71afdb383c3cdbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00100000) &gt;&gt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga726bc79acae1355e442b9eab19d3c2b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_ENMODBITS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_ENMODBITS">ALT_QSPI_DEVRD_ENMODBITS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga17d1fac2e52418021f3a96b50450b553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc27c882eb6059846429123c7424d0d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad4b1a64e9e892ee2ce14a4ed608bb1d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5de93cebe0d4ffde0971cd111d79d4df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_SET_MSK&#160;&#160;&#160;0x00e00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb0050206267b8fc72576832abe2596c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_CLR_MSK&#160;&#160;&#160;0xff1fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3887d48aa0fc20b63e5da7e33251f716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7af30da0b6c857a08cd1bff931adc25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00e00000) &gt;&gt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1592d5f683565196e13875eff6eb364f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00e00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV4_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac1917afa6896bd2cd9fe07950d31ee29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e7b723ec605f47cff6d09c9abb76a9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b440191a8dea8abf84732457d66c1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2831f64902d3882e61ca8369c30c8b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_SET_MSK&#160;&#160;&#160;0x1f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4751974ea425daf352433d8bbc5f798e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_CLR_MSK&#160;&#160;&#160;0xe0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga25e9b6d6badf56252348199b7f46ffda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad23efb36e1b9392dae5e167af9c133b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga08ed42c02f7de9f48d244f6ff1d8d31e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_DUMMYRDCLKS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_DUMMYRDCLKS">ALT_QSPI_DEVRD_DUMMYRDCLKS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3ea69baef617c20dc77c800e72710b45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_LSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga47133dd2d87cc73d9ef8a8004d6b9b98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga225b25f0cd04f30b389009869d87bc49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae55af524b5902b042d46248c78c4ea45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_SET_MSK&#160;&#160;&#160;0xe0000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga117a444854aec76844715f8d5f7309c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_CLR_MSK&#160;&#160;&#160;0x1fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad0a2915c3258d89ce74987de7bcbcd5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga62f2cc3a65b3bbd0f2f86362ebae568b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xe0000000) &gt;&gt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga491ccc3baf558d9066aebef27c6332e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0xe0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD">ALT_QSPI_DEVRD_RD_INSTR_RESV5_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0df67785a588a518c0e7565db0426fc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_RESET&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html">ALT_QSPI_DEVRD</a> register. </p>

</div>
</div>
<a class="anchor" id="ga124b2e37462dd1e35199b9c7116d5543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_DEVRD_OFST&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html">ALT_QSPI_DEVRD</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaaa9f40008e66a3c70fba7c39992afe66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#struct_a_l_t___q_s_p_i___d_e_v_r_d__s">ALT_QSPI_DEVRD_s</a> <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html#gaaa9f40008e66a3c70fba7c39992afe66">ALT_QSPI_DEVRD_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___q_s_p_i___d_e_v_r_d.html">ALT_QSPI_DEVRD</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
