# Experiment 1: Familiarization

Introduces students to Vivado and VHDL using a simple example

### Contents:

- Nexys-A7-100T-Master.xdc: Board contraints file
- bcd_decoder.vhd: Main VHDL file
- tb_bcd_decoder.vhd: Testbench file with simulated inputs
- tb_bcd_decoder_behav.wcfg: Simulation of testbench with adjusted signals