<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 348</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:14px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page348-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce348.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">9-36&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROCESSOR MANAGEMENT&#160;AND INITIALIZATION</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft06">and platform&#160;ID&#160;bits of&#160;the processor that it&#160;is&#160;running on against the&#160;available headers&#160;before&#160;loading a&#160;<br/>particular&#160;update. The number&#160;of&#160;updates&#160;is only limited by available BIOS&#160;space.</p>
<p style="position:absolute;top:139px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:139px;left:93px;white-space:nowrap" class="ft06">A loader can load the&#160;update and&#160;test&#160;the processor&#160;to&#160;determine if the&#160;update was&#160;loaded correctly. See&#160;<br/><a href="o_fe12b1e2a880e0ce-348.html">Section 9.11.7,&#160;“Update&#160;Signature and&#160;Verification.”</a></p>
<p style="position:absolute;top:178px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:178px;left:93px;white-space:nowrap" class="ft06">A loader can verify the&#160;integrity&#160;of&#160;the update&#160;data&#160;by&#160;performing&#160;a&#160;checksum&#160;on&#160;the&#160;double words&#160;of&#160;the&#160;<br/>update summing to&#160;zero<a href="o_fe12b1e2a880e0ce-345.html">. See&#160;Section&#160;9.11.5, “Microcode Update&#160;Checksum.”</a></p>
<p style="position:absolute;top:217px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:217px;left:93px;white-space:nowrap" class="ft02">A loader can provide&#160;power-on messages indicating&#160;successful loading of an&#160;update.</p>
<p style="position:absolute;top:268px;left:68px;white-space:nowrap" class="ft04">9.11.7&#160;</p>
<p style="position:absolute;top:268px;left:148px;white-space:nowrap" class="ft04">Update Signature and Verification</p>
<p style="position:absolute;top:298px;left:68px;white-space:nowrap" class="ft06">The&#160;P6 family and later processors provide&#160;capabilities to&#160;verify the authenticity&#160;of&#160;a particular&#160;update&#160;and to iden-<br/>tify the&#160;current&#160;update&#160;revision. This&#160;section describes&#160;the model-specific&#160;extensions&#160;of processors that support&#160;<br/>this feature. The&#160;update verification&#160;method below&#160;assumes that&#160;the BIOS&#160;will&#160;only verify an update&#160;that&#160;is&#160;more&#160;<br/>recent than&#160;the&#160;revision currently loaded&#160;in&#160;the&#160;processor.<br/>CPUID returns&#160;a value&#160;in&#160;a model specific register&#160;in&#160;addition&#160;to&#160;its usual&#160;register&#160;return values. The&#160;semantics of&#160;<br/>CPUID cause it&#160;to deposit an&#160;update&#160;ID value in&#160;the&#160;64-bit model-specific register&#160;at address&#160;08BH&#160;<br/>(IA32_BIOS_SIGN_ID).&#160;If&#160;no update is&#160;present in the&#160;processor,&#160;the&#160;value in the&#160;MSR remains&#160;unmodified.&#160;The&#160;<br/>BIOS must pre-load&#160;a&#160;zero into&#160;the MSR&#160;before executing CPUID.&#160;If a read of the MSR&#160;at 8BH&#160;still returns zero&#160;after&#160;<br/>executing CPUID,&#160;this indicates that&#160;no&#160;update is&#160;present.<br/>The update ID value returned in the EDX register after RDMSR executes indicates the revision of the update&#160;loaded&#160;<br/>in the processor.&#160;This value, in combination with the&#160;CPUID&#160;value&#160;returned in the EAX register, uniquely identifies&#160;a&#160;<br/>particular update. The signature&#160;ID&#160;can&#160;be directly compared with the&#160;update&#160;revision&#160;field in a microcode update&#160;<br/>header&#160;for verification&#160;of&#160;a correct load. No&#160;consecutive&#160;updates released&#160;for a given&#160;stepping of a&#160;processor&#160;may&#160;<br/>share&#160;the&#160;same signature. The processor signature&#160;returned&#160;by&#160;CPUID&#160;differentiates&#160;updates for&#160;different step-<br/>pings.</p>
<p style="position:absolute;top:589px;left:68px;white-space:nowrap" class="ft05">9.11.7.1 &#160;&#160;Determining the&#160;Signature</p>
<p style="position:absolute;top:617px;left:68px;white-space:nowrap" class="ft08">An update that&#160;is successfully loaded&#160;into&#160;the&#160;processor&#160;provides&#160;a signature that&#160;matches the&#160;update&#160;revision of&#160;<br/>the currently&#160;functioning revision. This&#160;signature&#160;is available&#160;any time&#160;after the actual update&#160;has been loaded.&#160;<br/>Requesting&#160;the signature does not have&#160;a&#160;negative&#160;impact&#160;upon a&#160;loaded update.&#160;&#160;<br/>The&#160;procedure&#160;for determining this&#160;<a href="o_fe12b1e2a880e0ce-348.html">signature shown in Example&#160;9-9.</a></p>
<p style="position:absolute;top:715px;left:68px;white-space:nowrap" class="ft01">Example 9-9. &#160;Assembly Code to&#160;Retrieve&#160;the Update Revision</p>
<p style="position:absolute;top:745px;left:68px;white-space:nowrap" class="ft02">MOV</p>
<p style="position:absolute;top:745px;left:115px;white-space:nowrap" class="ft02">ECX, 08BH</p>
<p style="position:absolute;top:745px;left:269px;white-space:nowrap" class="ft02">;IA32_BIOS_SIGN_ID</p>
<p style="position:absolute;top:763px;left:68px;white-space:nowrap" class="ft02">XOR</p>
<p style="position:absolute;top:763px;left:115px;white-space:nowrap" class="ft02">EAX, EAX</p>
<p style="position:absolute;top:763px;left:269px;white-space:nowrap" class="ft02">;clear&#160;EAX</p>
<p style="position:absolute;top:781px;left:68px;white-space:nowrap" class="ft02">XOR</p>
<p style="position:absolute;top:781px;left:115px;white-space:nowrap" class="ft02">EDX, EDX</p>
<p style="position:absolute;top:781px;left:269px;white-space:nowrap" class="ft02">;clear&#160;EDX</p>
<p style="position:absolute;top:799px;left:68px;white-space:nowrap" class="ft02">WRMSR</p>
<p style="position:absolute;top:799px;left:269px;white-space:nowrap" class="ft02">;Load&#160;0 to MSR&#160;at 8BH</p>
<p style="position:absolute;top:817px;left:68px;white-space:nowrap" class="ft02">MOV</p>
<p style="position:absolute;top:817px;left:115px;white-space:nowrap" class="ft02">EAX, 1</p>
<p style="position:absolute;top:835px;left:68px;white-space:nowrap" class="ft02">cpuid</p>
<p style="position:absolute;top:853px;left:68px;white-space:nowrap" class="ft02">MOV</p>
<p style="position:absolute;top:853px;left:115px;white-space:nowrap" class="ft02">ECX, 08BH</p>
<p style="position:absolute;top:853px;left:277px;white-space:nowrap" class="ft02">;IA32_BIOS_SIGN_ID</p>
<p style="position:absolute;top:871px;left:68px;white-space:nowrap" class="ft02">rdmsr</p>
<p style="position:absolute;top:871px;left:277px;white-space:nowrap" class="ft02">;Read&#160;Model Specific&#160;Register</p>
<p style="position:absolute;top:906px;left:68px;white-space:nowrap" class="ft06">If&#160;there&#160;is&#160;an update&#160;active&#160;in the processor,&#160;its revision&#160;is&#160;returned in&#160;the EDX register after&#160;the RDMSR&#160;instruction&#160;<br/>executes.</p>
<p style="position:absolute;top:952px;left:88px;white-space:nowrap" class="ft02">IA32_BIOS_SIGN_ID</p>
<p style="position:absolute;top:952px;left:223px;white-space:nowrap" class="ft02">Microcode&#160;Update&#160;Signature&#160;Register&#160;</p>
<p style="position:absolute;top:969px;left:88px;white-space:nowrap" class="ft02">MSR Address:</p>
<p style="position:absolute;top:969px;left:223px;white-space:nowrap" class="ft02">08BH&#160;Accessed&#160;as&#160;a Qword</p>
<p style="position:absolute;top:987px;left:88px;white-space:nowrap" class="ft02">Default Value:</p>
<p style="position:absolute;top:987px;left:223px;white-space:nowrap" class="ft02">XXXX XXXX XXXX XXXXh</p>
<p style="position:absolute;top:1005px;left:88px;white-space:nowrap" class="ft02">Access:</p>
<p style="position:absolute;top:1005px;left:223px;white-space:nowrap" class="ft02">Read/Write</p>
<p style="position:absolute;top:1045px;left:68px;white-space:nowrap" class="ft06">The IA32_BIOS_SIGN_ID&#160;register is&#160;used&#160;to report the&#160;microcode&#160;update&#160;signature&#160;when&#160;CPUID&#160;executes.&#160;The&#160;<br/>signature&#160;is returned in the upper DW<a href="o_fe12b1e2a880e0ce-349.html">ORD (Table 9-12).</a></p>
</div>
</body>
</html>
