Reading timing models for corner min_ss_100C_1v60…
Reading cell library for the 'min_ss_100C_1v60' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading top-level netlist at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v'…
Linking design 'clk_int_div' from netlist…
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 905, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_46.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1031, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_3.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1033, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_27.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1046, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_133.
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Warning: base.sdc line 79, virtual clock clk can not be propagated.
Reading top-level design parasitics for the 'min_ss_100C_1v60' corner at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/min/clk_int_div.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_valid_i (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.003292    0.035526    0.018375    1.018375 ^ div_valid_i (in)
                                                         div_valid_i (net)
                      0.035526    0.000000    1.018375 ^ input10/A (sky130_fd_sc_hd__buf_1)
     3    0.009107    0.189161    0.217336    1.235710 ^ input10/X (sky130_fd_sc_hd__buf_1)
                                                         net10 (net)
                      0.189161    0.000072    1.235782 ^ _197_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.006047    0.114204    0.376364    1.612146 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.114204    0.000084    1.612230 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.034844    0.124505    0.244155    1.856385 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124505    0.000496    1.856881 ^ div_ready_o (out)
                                              1.856881   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.856881   data arrival time
---------------------------------------------------------------------------------------------
                                              2.606881   slack (MET)


Startpoint: test_mode_en_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002914    0.018895    0.009579    1.009579 v test_mode_en_i (in)
                                                         test_mode_en_i (net)
                      0.018895    0.000000    1.009579 v input13/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004676    0.069210    0.154518    1.164097 v input13/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net13 (net)
                      0.069210    0.000048    1.164145 v _198_/B (sky130_fd_sc_hd__nor2_1)
     1    0.004635    0.176881    0.179150    1.343295 ^ _198_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _050_ (net)
                      0.176881    0.000064    1.343359 ^ _201_/S (sky130_fd_sc_hd__mux2_1)
     3    0.009417    0.158747    0.355057    1.698416 ^ _201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.158747    0.000037    1.698453 ^ _206_/B (sky130_fd_sc_hd__and2_1)
     1    0.002089    0.070421    0.250393    1.948846 ^ _206_/X (sky130_fd_sc_hd__and2_1)
                                                         net14 (net)
                      0.070421    0.000019    1.948864 ^ output14/A (sky130_fd_sc_hd__buf_2)
     1    0.034364    0.272794    0.344406    2.293270 ^ output14/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.272794    0.000380    2.293650 ^ clk_o (out)
                                              2.293650   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.293650   data arrival time
---------------------------------------------------------------------------------------------
                                              3.043650   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_i[5] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002988    0.019179    0.009810    1.009810 v div_i[5] (in)
                                                         div_i[5] (net)
                      0.019179    0.000000    1.009810 v input7/A (sky130_fd_sc_hd__buf_1)
     4    0.012955    0.155440    0.222724    1.232534 v input7/X (sky130_fd_sc_hd__buf_1)
                                                         net7 (net)
                      0.155440    0.000133    1.232667 v _191_/A (sky130_fd_sc_hd__or2_1)
     1    0.004067    0.109374    0.546601    1.779268 v _191_/X (sky130_fd_sc_hd__or2_1)
                                                         _044_ (net)
                      0.109374    0.000042    1.779310 v _193_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.003488    0.077420    0.348226    2.127537 v _193_/X (sky130_fd_sc_hd__a22o_1)
                                                         _046_ (net)
                      0.077420    0.000044    2.127580 v _194_/A (sky130_fd_sc_hd__or4_4)
     2    0.011221    0.177282    1.091663    3.219244 v _194_/X (sky130_fd_sc_hd__or4_4)
                                                         _047_ (net)
                      0.177282    0.000337    3.219581 v _196_/B (sky130_fd_sc_hd__nor2_2)
     1    0.003641    0.120644    0.172948    3.392529 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.120644    0.000042    3.392571 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006047    0.124869    0.325436    3.718007 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.124869    0.000084    3.718091 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.034844    0.124538    0.249004    3.967095 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124538    0.000496    3.967590 ^ div_ready_o (out)
                                              3.967590   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.967590   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.217590   slack (VIOLATED)


Startpoint: clk_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002578    0.017621    0.008517    1.008517 v clk_i (in)
                                                         clk_i (net)
                      0.017621    0.000000    1.008517 v input1/A (sky130_fd_sc_hd__buf_1)
     2    0.011785    0.142821    0.212671    1.221189 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.142821    0.000133    1.221321 v fanout34/A (sky130_fd_sc_hd__buf_2)
    10    0.039584    0.187248    0.395986    1.617307 v fanout34/X (sky130_fd_sc_hd__buf_2)
                                                         net34 (net)
                      0.187259    0.001603    1.618910 v _201_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.008865    0.171951    0.753272    2.372181 v _201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.171951    0.000035    2.372216 v _206_/B (sky130_fd_sc_hd__and2_1)
     1    0.001961    0.061783    0.354003    2.726219 v _206_/X (sky130_fd_sc_hd__and2_1)
                                                         net14 (net)
                      0.061783    0.000017    2.726236 v output14/A (sky130_fd_sc_hd__buf_2)
     1    0.034364    0.166244    0.341309    3.067545 v output14/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.166244    0.000380    3.067925 v clk_o (out)
                                              3.067925   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.067925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.682075   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_i[5] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002988    0.019179    0.009810    1.009810 v div_i[5] (in)
                                                         div_i[5] (net)
                      0.019179    0.000000    1.009810 v input7/A (sky130_fd_sc_hd__buf_1)
     4    0.012955    0.155440    0.222724    1.232534 v input7/X (sky130_fd_sc_hd__buf_1)
                                                         net7 (net)
                      0.155440    0.000133    1.232667 v _191_/A (sky130_fd_sc_hd__or2_1)
     1    0.004067    0.109374    0.546601    1.779268 v _191_/X (sky130_fd_sc_hd__or2_1)
                                                         _044_ (net)
                      0.109374    0.000042    1.779310 v _193_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.003488    0.077420    0.348226    2.127537 v _193_/X (sky130_fd_sc_hd__a22o_1)
                                                         _046_ (net)
                      0.077420    0.000044    2.127580 v _194_/A (sky130_fd_sc_hd__or4_4)
     2    0.011221    0.177282    1.091663    3.219244 v _194_/X (sky130_fd_sc_hd__or4_4)
                                                         _047_ (net)
                      0.177282    0.000337    3.219581 v _196_/B (sky130_fd_sc_hd__nor2_2)
     1    0.003641    0.120644    0.172948    3.392529 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.120644    0.000042    3.392571 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006047    0.124869    0.325436    3.718007 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.124869    0.000084    3.718091 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.034844    0.124538    0.249004    3.967095 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124538    0.000496    3.967590 ^ div_ready_o (out)
                                              3.967590   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.967590   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.217590   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_i[5] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002988    0.019179    0.009810    1.009810 v div_i[5] (in)
                                                         div_i[5] (net)
                      0.019179    0.000000    1.009810 v input7/A (sky130_fd_sc_hd__buf_1)
     4    0.012955    0.155440    0.222724    1.232534 v input7/X (sky130_fd_sc_hd__buf_1)
                                                         net7 (net)
                      0.155440    0.000133    1.232667 v _191_/A (sky130_fd_sc_hd__or2_1)
     1    0.004067    0.109374    0.546601    1.779268 v _191_/X (sky130_fd_sc_hd__or2_1)
                                                         _044_ (net)
                      0.109374    0.000042    1.779310 v _193_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.003488    0.077420    0.348226    2.127537 v _193_/X (sky130_fd_sc_hd__a22o_1)
                                                         _046_ (net)
                      0.077420    0.000044    2.127580 v _194_/A (sky130_fd_sc_hd__or4_4)
     2    0.011221    0.177282    1.091663    3.219244 v _194_/X (sky130_fd_sc_hd__or4_4)
                                                         _047_ (net)
                      0.177282    0.000337    3.219581 v _196_/B (sky130_fd_sc_hd__nor2_2)
     1    0.003641    0.120644    0.172948    3.392529 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.120644    0.000042    3.392571 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006047    0.124869    0.325436    3.718007 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.124869    0.000084    3.718091 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.034844    0.124538    0.249004    3.967095 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124538    0.000496    3.967590 ^ div_ready_o (out)
                                              3.967590   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.967590   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.217590   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ss_100C_1v60 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ss_100C_1v60 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ss_100C_1v60 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 25 unclocked register/latch pins.
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/GATE
Warning: There are 33 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  cycl_count_o[4]
  cycl_count_o[5]
  cycl_count_o[6]
  cycl_count_o[7]
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           6.100766e-05 9.113378e-05 4.847256e-07 1.526262e-04  45.8%
Combinational        1.059409e-04 7.412193e-05 8.209858e-07 1.808838e-04  54.2%
Clock                0.000000e+00 0.000000e+00 4.342178e-10 4.342178e-10   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.669485e-04 1.652557e-04 1.306146e-06 3.335103e-04 100.0%
                            50.1%        49.6%         0.4%
%OL_METRIC_F power__internal__total 0.0001669484918238595
%OL_METRIC_F power__switching__total 0.00016525569662917405
%OL_METRIC_F power__leakage__total 1.306146259594243e-6
%OL_METRIC_F power__total 0.0003335103392601013

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ss_100C_1v60 0.0
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ss_100C_1v60 0.0
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ss_100C_1v60 2.606880562980789
min_ss_100C_1v60: 2.606880562980789
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ss_100C_1v60 -0.21759039630411187
min_ss_100C_1v60: -0.21759039630411187
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ss_100C_1v60 0.0
min_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ss_100C_1v60 -0.21759039630411187
min_ss_100C_1v60: -0.21759039630411187
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ss_100C_1v60 0
min_ss_100C_1v60: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ss_100C_1v60 -0.21759039630411187
min_ss_100C_1v60: -0.21759039630411187
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
[setup in-out] div_i[5] -> div_ready_o : -0.217590
%OL_METRIC_I timing__hold_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ss_100C_1v60 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ss_100C_1v60 1
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ss_100C_1v60 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ss_100C_1v60 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.607716         network latency _296_/CLK
        2.472776 network latency _308_/GATE
---------------
1.607716 2.472776 latency
        0.865060 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.487451         network latency _296_/CLK
        2.372232 network latency _286_/CLK
---------------
1.487451 2.372232 latency
        0.884781 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ss_100C_1v60 corner to /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_ss_100C_1v60/clk_int_div__min_ss_100C_1v60.lib…
