// Seed: 4033292366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  wire id_4;
endmodule
module module_2 (
    input wire id_0,
    output tri id_1,
    input tri id_2,
    input supply0 id_3
);
  assign id_1 = -1;
  logic id_5 = 1;
endmodule
module module_3 (
    output wire id_0,
    input  wor  id_1
);
  assign id_0 = 1;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
