<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: USBDM::Tsi0Info Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_u_s_b_d_m.html">USBDM</a></li><li class="navelem"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html">Tsi0Info</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="class_u_s_b_d_m_1_1_tsi0_info-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">USBDM::Tsi0Info Class Reference<div class="ingroups"><a class="el" href="group___u_s_b_d_m___group.html">USBDM Peripheral Interface</a> &raquo; <a class="el" href="group___t_s_i___group.html">TSI, Low-leakage Wake-up Unit</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Peripheral information for TSI, Low-leakage Wake-up Unit.  
 <a href="class_u_s_b_d_m_1_1_tsi0_info.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pin__mapping_8h_source.html">pin_mapping.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a6136fb2363d5715f2b80dc11a29774bd"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a6136fb2363d5715f2b80dc11a29774bd">getInputClockFrequency</a> ()</td></tr>
<tr class="memdesc:a6136fb2363d5715f2b80dc11a29774bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get input clock when configured in Active mode.  <a href="#a6136fb2363d5715f2b80dc11a29774bd">More...</a><br /></td></tr>
<tr class="separator:a6136fb2363d5715f2b80dc11a29774bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62198411654c31401dd6c2c937da683e"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a62198411654c31401dd6c2c937da683e">getLowPowerInputClockFrequency</a> ()</td></tr>
<tr class="memdesc:a62198411654c31401dd6c2c937da683e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get input clock when configured in low power mode.  <a href="#a62198411654c31401dd6c2c937da683e">More...</a><br /></td></tr>
<tr class="separator:a62198411654c31401dd6c2c937da683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86e28b635ab4393883026d8a1a52830"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#af86e28b635ab4393883026d8a1a52830">initPCRs</a> (uint32_t pcrValue=<a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>)</td></tr>
<tr class="memdesc:af86e28b635ab4393883026d8a1a52830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialise pins used by peripheral.  <a href="#af86e28b635ab4393883026d8a1a52830">More...</a><br /></td></tr>
<tr class="separator:af86e28b635ab4393883026d8a1a52830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad208bb9733195d2343f121420e319bdc"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#ad208bb9733195d2343f121420e319bdc">clearPCRs</a> ()</td></tr>
<tr class="memdesc:ad208bb9733195d2343f121420e319bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets pins used by peripheral.  <a href="#ad208bb9733195d2343f121420e319bdc">More...</a><br /></td></tr>
<tr class="separator:ad208bb9733195d2343f121420e319bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a45af08dc9f5ebfca3df05f6ab14254e9"><td class="memItemLeft" align="right" valign="top">static constexpr volatile <a class="el" href="struct_t_s_i___type.html">TSI_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a45af08dc9f5ebfca3df05f6ab14254e9">tsi</a> = (volatile <a class="el" href="struct_t_s_i___type.html">TSI_Type</a> *)<a class="el" href="group___t_s_i___peripheral__access__layer___g_r_o_u_p.html#gab25ace14bcda1476d97f2a02bdd15272">TSI0_BasePtr</a></td></tr>
<tr class="memdesc:a45af08dc9f5ebfca3df05f6ab14254e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware base pointer.  <a href="#a45af08dc9f5ebfca3df05f6ab14254e9">More...</a><br /></td></tr>
<tr class="separator:a45af08dc9f5ebfca3df05f6ab14254e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7914da4fe391cbd0152e0f581fdbcac3"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a> = DEFAULT_PCR</td></tr>
<tr class="memdesc:a7914da4fe391cbd0152e0f581fdbcac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base value for PCR (excluding MUX value)  <a href="#a7914da4fe391cbd0152e0f581fdbcac3">More...</a><br /></td></tr>
<tr class="separator:a7914da4fe391cbd0152e0f581fdbcac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cac35144bb3003a96fe06c4cf6eecb"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a36cac35144bb3003a96fe06c4cf6eecb">clockMask</a> = <a class="el" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac2249f882745d0ccc36201a5791517c4">SIM_SCGC5_TSI0_MASK</a></td></tr>
<tr class="memdesc:a36cac35144bb3003a96fe06c4cf6eecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock mask for peripheral.  <a href="#a36cac35144bb3003a96fe06c4cf6eecb">More...</a><br /></td></tr>
<tr class="separator:a36cac35144bb3003a96fe06c4cf6eecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7a06d35c400e08744fa401a60b814c"><td class="memItemLeft" align="right" valign="top">static constexpr volatile uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#abf7a06d35c400e08744fa401a60b814c">clockReg</a> = (volatile uint32_t *)(<a class="el" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="el" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5))</td></tr>
<tr class="memdesc:abf7a06d35c400e08744fa401a60b814c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of clock register for peripheral.  <a href="#abf7a06d35c400e08744fa401a60b814c">More...</a><br /></td></tr>
<tr class="separator:abf7a06d35c400e08744fa401a60b814c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cff68ea106ab7f8a2019d89f39bd9ce"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a4cff68ea106ab7f8a2019d89f39bd9ce">irqCount</a> = 1</td></tr>
<tr class="memdesc:a4cff68ea106ab7f8a2019d89f39bd9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of IRQs for hardware.  <a href="#a4cff68ea106ab7f8a2019d89f39bd9ce">More...</a><br /></td></tr>
<tr class="separator:a4cff68ea106ab7f8a2019d89f39bd9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79841ab1d9a6df92bc9ac0d7c950e759"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a79841ab1d9a6df92bc9ac0d7c950e759">irqNums</a> [] = {<a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>}</td></tr>
<tr class="memdesc:a79841ab1d9a6df92bc9ac0d7c950e759"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ numbers for hardware.  <a href="#a79841ab1d9a6df92bc9ac0d7c950e759">More...</a><br /></td></tr>
<tr class="separator:a79841ab1d9a6df92bc9ac0d7c950e759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51afc1ec97df923d1f21cad7bd7133c0"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a51afc1ec97df923d1f21cad7bd7133c0">tsi_gencs</a></td></tr>
<tr class="separator:a51afc1ec97df923d1f21cad7bd7133c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4a2056c8b44069adc5920b1e2321c2"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a2c4a2056c8b44069adc5920b1e2321c2">tsi_scanc</a></td></tr>
<tr class="separator:a2c4a2056c8b44069adc5920b1e2321c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc2a0d6ae2e10a1547e3d1bfd627cd4"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a8cc2a0d6ae2e10a1547e3d1bfd627cd4">tsi_pen</a></td></tr>
<tr class="separator:a8cc2a0d6ae2e10a1547e3d1bfd627cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bd907e01ce690f23535dbd9f4919ee"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a94bd907e01ce690f23535dbd9f4919ee">tsi_threshold</a></td></tr>
<tr class="separator:a94bd907e01ce690f23535dbd9f4919ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712357ba37ce6c976ac6357923439dfe"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a712357ba37ce6c976ac6357923439dfe">irqHandlerInstalled</a> = (0 == 1)</td></tr>
<tr class="memdesc:a712357ba37ce6c976ac6357923439dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class based callback handler has been installed in vector table.  <a href="#a712357ba37ce6c976ac6357923439dfe">More...</a><br /></td></tr>
<tr class="separator:a712357ba37ce6c976ac6357923439dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595293f596c655309227943358ce2017"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a595293f596c655309227943358ce2017">irqLevel</a> = 0</td></tr>
<tr class="memdesc:a595293f596c655309227943358ce2017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default IRQ level.  <a href="#a595293f596c655309227943358ce2017">More...</a><br /></td></tr>
<tr class="separator:a595293f596c655309227943358ce2017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76cdc5cc14be24bc17c727d201d1e075"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a76cdc5cc14be24bc17c727d201d1e075">numSignals</a> = 16</td></tr>
<tr class="memdesc:a76cdc5cc14be24bc17c727d201d1e075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of signals available in info table.  <a href="#a76cdc5cc14be24bc17c727d201d1e075">More...</a><br /></td></tr>
<tr class="separator:a76cdc5cc14be24bc17c727d201d1e075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0156febcae2226c4c863a89ebf299592"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a0156febcae2226c4c863a89ebf299592">info</a> []</td></tr>
<tr class="memdesc:a0156febcae2226c4c863a89ebf299592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information for each signal of peripheral.  <a href="#a0156febcae2226c4c863a89ebf299592">More...</a><br /></td></tr>
<tr class="separator:a0156febcae2226c4c863a89ebf299592"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Peripheral information for TSI, Low-leakage Wake-up Unit. </p>
<p>This may include pin information, constants, register addresses, and default register values, along with simple accessor functions. </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ad208bb9733195d2343f121420e319bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad208bb9733195d2343f121420e319bdc">&#9670;&nbsp;</a></span>clearPCRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void USBDM::Tsi0Info::clearPCRs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets pins used by peripheral. </p>

</div>
</div>
<a id="a6136fb2363d5715f2b80dc11a29774bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6136fb2363d5715f2b80dc11a29774bd">&#9670;&nbsp;</a></span>getInputClockFrequency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t USBDM::Tsi0Info::getInputClockFrequency </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get input clock when configured in Active mode. </p>
<dl class="section return"><dt>Returns</dt><dd>frequency on Hz </dd></dl>

</div>
</div>
<a id="a62198411654c31401dd6c2c937da683e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62198411654c31401dd6c2c937da683e">&#9670;&nbsp;</a></span>getLowPowerInputClockFrequency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t USBDM::Tsi0Info::getLowPowerInputClockFrequency </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get input clock when configured in low power mode. </p>
<dl class="section return"><dt>Returns</dt><dd>frequency on Hz </dd></dl>

</div>
</div>
<a id="af86e28b635ab4393883026d8a1a52830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86e28b635ab4393883026d8a1a52830">&#9670;&nbsp;</a></span>initPCRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void USBDM::Tsi0Info::initPCRs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pcrValue</em> = <code><a class="el" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialise pins used by peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pcrValue</td><td>PCR value controlling pin options </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a36cac35144bb3003a96fe06c4cf6eecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cac35144bb3003a96fe06c4cf6eecb">&#9670;&nbsp;</a></span>clockMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::clockMask = <a class="el" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac2249f882745d0ccc36201a5791517c4">SIM_SCGC5_TSI0_MASK</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock mask for peripheral. </p>

</div>
</div>
<a id="abf7a06d35c400e08744fa401a60b814c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7a06d35c400e08744fa401a60b814c">&#9670;&nbsp;</a></span>clockReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr volatile uint32_t* USBDM::Tsi0Info::clockReg = (volatile uint32_t *)(<a class="el" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="el" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Address of clock register for peripheral. </p>

</div>
</div>
<a id="a7914da4fe391cbd0152e0f581fdbcac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7914da4fe391cbd0152e0f581fdbcac3">&#9670;&nbsp;</a></span>defaultPcrValue</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::defaultPcrValue = DEFAULT_PCR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Base value for PCR (excluding MUX value) </p>

</div>
</div>
<a id="a0156febcae2226c4c863a89ebf299592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0156febcae2226c4c863a89ebf299592">&#9670;&nbsp;</a></span>info</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a> USBDM::Tsi0Info::info[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line"></div><div class="line">         </div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>  },</div><div class="line">           { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  3,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>  },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line">           { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  18,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>  },</div><div class="line">           { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  19,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>  },</div><div class="line">           { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  0,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>  },</div><div class="line">           { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  1,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>  },</div><div class="line">           { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3">defaultPcrValue</a>  },</div><div class="line">   }</div></div><!-- fragment -->
<p>Information for each signal of peripheral. </p>

</div>
</div>
<a id="a4cff68ea106ab7f8a2019d89f39bd9ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cff68ea106ab7f8a2019d89f39bd9ce">&#9670;&nbsp;</a></span>irqCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::irqCount = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of IRQs for hardware. </p>

</div>
</div>
<a id="a712357ba37ce6c976ac6357923439dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a712357ba37ce6c976ac6357923439dfe">&#9670;&nbsp;</a></span>irqHandlerInstalled</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool USBDM::Tsi0Info::irqHandlerInstalled = (0 == 1)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Class based callback handler has been installed in vector table. </p>

</div>
</div>
<a id="a595293f596c655309227943358ce2017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595293f596c655309227943358ce2017">&#9670;&nbsp;</a></span>irqLevel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::irqLevel = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Default IRQ level. </p>

</div>
</div>
<a id="a79841ab1d9a6df92bc9ac0d7c950e759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79841ab1d9a6df92bc9ac0d7c950e759">&#9670;&nbsp;</a></span>irqNums</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> USBDM::Tsi0Info::irqNums[] = {<a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>IRQ numbers for hardware. </p>

</div>
</div>
<a id="a76cdc5cc14be24bc17c727d201d1e075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76cdc5cc14be24bc17c727d201d1e075">&#9670;&nbsp;</a></span>numSignals</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int USBDM::Tsi0Info::numSignals = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of signals available in info table. </p>

</div>
</div>
<a id="a45af08dc9f5ebfca3df05f6ab14254e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45af08dc9f5ebfca3df05f6ab14254e9">&#9670;&nbsp;</a></span>tsi</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr volatile <a class="el" href="struct_t_s_i___type.html">TSI_Type</a>* USBDM::Tsi0Info::tsi = (volatile <a class="el" href="struct_t_s_i___type.html">TSI_Type</a> *)<a class="el" href="group___t_s_i___peripheral__access__layer___g_r_o_u_p.html#gab25ace14bcda1476d97f2a02bdd15272">TSI0_BasePtr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hardware base pointer. </p>

</div>
</div>
<a id="a51afc1ec97df923d1f21cad7bd7133c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51afc1ec97df923d1f21cad7bd7133c0">&#9670;&nbsp;</a></span>tsi_gencs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::tsi_gencs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga7084244493e5ddd4612e5f47369ec4fc">TSI_GENCS_STPE</a>(0)       |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga3ae0930dcc693d3273c5454b113184cd">TSI_GENCS_STM</a>(0)        |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga4f97d9b111217d817cd8efa1530b5a1d">TSI_GENCS_ESOR</a>(1)       |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab3d555055a426dd7aeff9bbd54b551ab">TSI_GENCS_ERIE</a>(0)       |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga9c7ddea024f5bc341de68220d105d3e2">TSI_GENCS_TSIIE</a>(0)      |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga0562bb631fc7da30eaf08301b5430d53">TSI_GENCS_PS</a>(3)         |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gad18125542d6e5cebc57833da32c13668">TSI_GENCS_NSCN</a>(8-1)     |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga5f9e7baedd6e7f7ec92e1bab82bb3dfe">TSI_GENCS_LPSCNITV</a>(9)   |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga55dd0115bf164ab76e7cfacb906f9f7e">TSI_GENCS_LPCLKS</a>(0)</div></div><!-- fragment -->
</div>
</div>
<a id="a8cc2a0d6ae2e10a1547e3d1bfd627cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc2a0d6ae2e10a1547e3d1bfd627cd4">&#9670;&nbsp;</a></span>tsi_pen</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::tsi_pen</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= </div><div class="line">      (6) |    </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga0762fb1a56882d5a6aafb368d27dce71">TSI_PEN_LPSP</a>(1)</div></div><!-- fragment -->
</div>
</div>
<a id="a2c4a2056c8b44069adc5920b1e2321c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4a2056c8b44069adc5920b1e2321c2">&#9670;&nbsp;</a></span>tsi_scanc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::tsi_scanc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga4df32b50d0b2499abcdbb94d3f5d401d">TSI_SCANC_AMPSC</a>(3)           |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga05d062b9f97d4ca27064c11d6f3f87de">TSI_SCANC_AMCLKS</a>(0)          |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab0764cbb77dcb8cc732dc8c14cde3a31">TSI_SCANC_SMOD</a>(8)            |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gaf434aa3bc5313f222d0c9428f6ff8091">TSI_SCANC_EXTCHRG</a>((16/2)-1)  |  </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab6393f9ad5a89ba4cdfb7428ab56e40b">TSI_SCANC_REFCHRG</a>((16/2)-1)</div></div><!-- fragment -->
</div>
</div>
<a id="a94bd907e01ce690f23535dbd9f4919ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bd907e01ce690f23535dbd9f4919ee">&#9670;&nbsp;</a></span>tsi_threshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Tsi0Info::tsi_threshold</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gaa8e830f83d259a2ffeeffcef9f9187e6">TSI_THRESHOLD_LTHH</a>(0) |   </div><div class="line">      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab4a689790fcdc87fe13d8f21caba206f">TSI_THRESHOLD_HTHH</a>(0)</div></div><!-- fragment -->
</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="pin__mapping_8h_source.html">pin_mapping.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:29 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
