{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561297596219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561297596220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 15:46:36 2019 " "Processing started: Sun Jun 23 15:46:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561297596220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297596220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mega65-r2-max10 -c mega65-r2-max10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mega65-r2-max10 -c mega65-r2-max10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297596220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561297596394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561297596394 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "intclock.qsys " "Elaborating Platform Designer system entity \"intclock.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561297609741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:55 Progress: Loading mega65-r2-max10/intclock.qsys " "2019.06.23.15:46:55 Progress: Loading mega65-r2-max10/intclock.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297616010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:56 Progress: Reading input file " "2019.06.23.15:46:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297616539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:56 Progress: Adding int_osc_0 \[altera_int_osc 18.1\] " "2019.06.23.15:46:56 Progress: Adding int_osc_0 \[altera_int_osc 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297616657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:58 Progress: Parameterizing module int_osc_0 " "2019.06.23.15:46:58 Progress: Parameterizing module int_osc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297618118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:58 Progress: Building connections " "2019.06.23.15:46:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297618121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:58 Progress: Parameterizing connections " "2019.06.23.15:46:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297618121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:58 Progress: Validating " "2019.06.23.15:46:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297618156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.15:46:58 Progress: Done reading input file " "2019.06.23.15:46:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297618267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intclock: Generating intclock \"intclock\" for QUARTUS_SYNTH " "Intclock: Generating intclock \"intclock\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297619877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: Generating top-level entity altera_int_osc. " "Int_osc_0: Generating top-level entity altera_int_osc." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297620172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Int_osc_0: \"intclock\" instantiated altera_int_osc \"int_osc_0\" " "Int_osc_0: \"intclock\" instantiated altera_int_osc \"int_osc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297620177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intclock: Done \"intclock\" with 2 modules, 3 files " "Intclock: Done \"intclock\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297620178 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "intclock.qsys " "Finished elaborating Platform Designer system entity \"intclock.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561297621628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-simple " "Found design unit 1: top-simple" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561297622045 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561297622045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297622045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intclock/intclock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intclock/intclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 intclock " "Found entity 1: intclock" {  } { { "db/ip/intclock/intclock.v" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/intclock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561297622046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297622046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intclock/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intclock/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "db/ip/intclock/submodules/altera_int_osc.v" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561297622047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297622047 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "fpga_tco top.vhd(119) " "VHDL error at top.vhd(119): object \"fpga_tco\" is used but not declared" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 119 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1561297622047 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561297622121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 23 15:47:02 2019 " "Processing ended: Sun Jun 23 15:47:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561297622121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561297622121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561297622121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561297622121 ""}
