// Seed: 3757475685
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    output supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    output supply0 id_11,
    input wire id_12
);
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0
  );
  assign id_2 = id_1;
endmodule
module module_2 (
    input tri0 id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3,
    output supply1 id_4,
    output uwire id_5,
    output tri1 id_6,
    input wire id_7,
    output wire id_8,
    input supply0 id_9,
    output wor id_10,
    input supply1 id_11,
    output wire id_12,
    input wor id_13,
    input wor id_14,
    input wire id_15,
    input tri id_16,
    input uwire id_17,
    input uwire id_18,
    input tri id_19,
    output supply0 id_20,
    output tri0 id_21,
    input tri id_22,
    output wire id_23,
    output uwire id_24,
    input wand id_25,
    input tri id_26,
    input tri1 id_27,
    output tri1 id_28,
    input wand id_29,
    input uwire id_30
);
  module_0 modCall_1 (
      id_19,
      id_26,
      id_13,
      id_11,
      id_13,
      id_5,
      id_8,
      id_14,
      id_6,
      id_22,
      id_25,
      id_21,
      id_14
  );
  wire id_32;
  wire id_33 = id_30;
endmodule
