{
  "design": {
    "design_info": {
      "boundary_crc": "0xAAA23F1C76F5296",
      "device": "xc7a50tcsg324-1",
      "name": "BRAM_gssn_0",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "interface_ports": {
      "BRAM_PORTA_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "rsta_busy_0": {
        "direction": "O"
      },
      "rstb_busy_0": {
        "direction": "O"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "BRAM_gssn_0_blk_mem_gen_0_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "8"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "15376"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "Write_Width_B": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB_0",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "BRAM_PORTA_0",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "blk_mem_gen_0_rsta_busy": {
        "ports": [
          "blk_mem_gen_0/rsta_busy",
          "rsta_busy_0"
        ]
      },
      "blk_mem_gen_0_rstb_busy": {
        "ports": [
          "blk_mem_gen_0/rstb_busy",
          "rstb_busy_0"
        ]
      }
    }
  }
}