,question,A,B,C,D,answer
0,Computer technology is changing at a pace.,Slow,Slow to medium,Rapid,Nonexistent,C
1,Computer refers to those attributes that have a direct impact on the logical execution of a program.,Organization,Specifics,Design,Architecture,D
2,Architectural attributes include .,IO mechanisms,Control signals,Interfaces,Memory technology used,A
3,attributes include hardware details transparent to the programmer.,Interface,Organizational,Memory,Architectural,B
4,It is an design issue whether a computer will have a multiply instruction.,Architectural,Memory,Elementary,Organizational,A
5,It is an issue whether the multiply instruction will be implemented by a special multiply unit or by a mechanism that makes repeated use of the add unit of the system.,Architectural,Memory,Mechanical,Organizational,D
6,A system is a set of interrelated subsystems.,Secondary,Hierarchical,Complex,Functional,B
7,An IO device is referred to as a .,CPU,Control device,Peripheral,Register,C
8,"When data are moved over longer distances, to or from a remote device, the process is known as .",Data communications,Registering,Structuring,Data transport,A
9,The stores data.,System bus,IO,Main memory,Control unit,C
10,The moves data between the computer and its external environment.,Data transport,IO,Register,CPU interconnection,B
11,A common example of system interconnection is by means of a .,Register,System bus,Data transport,Control device,B
12,"A is a mechanism that provides for communication among CPU, main memory, and IO.",System interconnection,CPU interconnection,Peripheral,Processor,A
13,provide storage internal to the CPU.,Control units,ALUs,Main memory,Registers,D
14,The performs the computers data processing functions.,Register,CPU interconnection,ALU,System bus,C
15,The was the worlds first generalpurpose electronic digital computer.,UNIVAC,MARK IV,ENIAC,Holleriths Counting Machine,C
16,The Electronic Numerical Integrator and Computer project was a response to U.S. needs during .,The Civil War,The FrenchAmerican War,World War I,World War II,D
17,The ENIAC used .,Vacuum tubes,Integrated circuits,IAS,Transistors,A
18,The ENIAC is an example of a generation computer.,First,Second,Third,Fourth,A
19,The interprets the instructions in memory and causes them to be executed.,Main memory,Control unit,IO,Arithmetic and logic unit,B
20,The memory of the IAS consists of 1000 storage locations called .,Opcodes,Wafers,VLSIs,Words,D
21,The contains the 8bit opcode instruction being executed.,Memory buffer register,Instruction buffer register,Instruction register,Memory address register,C
22,During the the opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR.,Execute cycle,Fetch cycle,Instruction cycle,Clock cycle,B
23,Second generation computers used .,Integrated circuits,Transistors,Vacuum tubes,Largescale integration,B
24,The defines the third generation of computers.,Integrated circuit,Vacuum tube,Transistor,VLSI,A
25,The use of multiple processors on the same chip is referred to as and provides the potential to increase performance without increasing the clock rate.,Multicore,GPU,Data channels,MPC,A
26,"With the , Intel introduced the use of superscalar techniques that allow multiple instructions to execute in parallel.",Core,8080,80486,Pentium,D
27,The measures the ability of a computer to complete a single task.,Clock speed,Speed metric,Execute cycle,Cycle time,B
28,ARM processors are designed to meet the needs of .,Embedded realtime systems,Application platforms,Secure applications,All of the above,D
29,"One increment, or pulse, of the system clock is referred to as a .",Clock tick,Cycle time,Clock rate,Cycle speed,A
30,"Virtually all contemporary computer designs are based on concepts developed by at the Institute for Advanced Studies, Princeton.",John Maulchy,John von Neumann,Herman Hollerith,John Eckert,B
31,The von Neumann architecture is based on which concept,Data and instructions are stored in a single readwrite memory,The contents of this memory are addressable by location,Execution occurs in a sequential fashion,All of the above,D
32,A sequence of codes or instructions is called .,Software,Memory,An interconnect,A register,A
33,The processing required for a single instruction is called an cycle.,Execute,Fetch,Instruction,Packet,C
34,An is generated by a failure such as power failure or memory parity error.,IO interrupt,Hardware failure interrupt,Timer interrupt,Program interrupt,B
35,An is generated by some condition that occurs as a result of an instruction execution.,Timer interrupt,IO interrupt,Program interrupt,Hardware failure interrupt,C
36,The interconnection structure must support which transfer,Memory to processor,Processor to memory,IO to or from memory,All of the above,D
37,"A bus that connects major computer components processor, memory, IO is called a .",System bus,Address bus,Data bus,Control bus,A
38,The are used to designate the source or destination of the data on the data bus.,System lines,Data lines,Control lines,Address lines,D
39,The data lines provide a path for moving data among system modules and are collectively called the .,Control bus,Address bus,Data bus,System bus,C
40,A is the highlevel set of rules for exchanging packets of data between devices.,Bus,Protocol,Packet,QPI,B
41,Each data path consists of a pair of wires referred to as a that transmits data one bit at a time.,Lane,Path,Line,Bus,A
42,The receives read and write requests from the software above the TL and creates request packets for transmission to a destination via the link layer.,Transaction layer,Root layer,Configuration layer,Transport layer,A
43,The TL supports which of the following address spaces,Memory,IO,Message,All of the above,D
44,The QPI layer is used to determine the course that a packet will traverse across the available system interconnects.,Link,Protocol,Routing,Physical,C
45,Internal memory capacity is typically expressed in terms of .,Hertz,Nanos,Bytes,LOR,C
46,refers to whether memory is internal or external to the computer.,Location,Access,Hierarchy,Tag,A
47,"For internal memory, the is equal to the number of electrical lines into and out of the memory module.",Access time,Unit of transfer,Capacity,Memory ratio,B
48,Memory is organized into records and access must be made in a specific linear sequence is a description of .,Sequential access,Direct access,Random access,Associative,A
49,individual blocks or records have a unique address based on physical location with .,Associative,Physical access,Direct access,Sequential access,C
50,"For randomaccess memory, is the time from the instant that an address is presented to the memory to the instant that data have been stored or made available for use.",Memory cycle time,Direct access,Transfer rate,Access time,D
51,The consists of the access time plus any additional time required before a second access can commence.,Latency,Memory cycle time,Direct access,Transfer rate,B
52,A portion of main memory used as a buffer to hold data temporarily that is to be read out to disk is referred to as a .,Disk cache,Latency,Virtual address,Miss,A
53,A line includes a that identifies which particular block is currently being stored.,Cache,Hit,Tag,Locality,C
54,is the simplest mapping technique and maps each block of main memory into only one possible cache line.,Direct mapping,Associative mapping,Set associative mapping,None of the above,A
55,When using the technique all write operations made to main memory are made to the cache as well.,Write back,LRU,Write through,Unified cache,A
56,The key advantage of the design is that it eliminates contention for the cache between the instruction fetchdecode unit and the execution unit.,Logical cache,Split cache,Unified cache,Physical cache,B
57,"The Pentium 4 component executes microoperations, fetching the required data from the L1 data cache and temporarily storing results in registers.",Fetchdecode unit,Outoforder execution logic,Execution unit,Memory subsystem,C
58,"In reference to access time to a twolevel memory, a occurs if an accessed word is not found in the faster memory.",Miss,Hit,Line,Tag,A
59,A logical cache stores data using .,Physical addresses,Virtual addresses,Random addresses,None of the above,B
60,Which properties do all semiconductor memory cells share,They exhibit two stable states which can be used to represent binary 1 and 0,They are capable of being written into to set the state,They are capable of being read to sense the state,All of the above,D
61,One distinguishing characteristic of memory that is designated as is that it is possible to both to read data from the memory and to write new data into the memory easily and rapidly.,RAM,ROM,EPROM,EEPROM,A
62,Which of the following memory types are nonvolatile,Erasable PROM,Programmable ROM,Flash memory,All of the above,D
63,"In a , binary values are stored using traditional flipflop logicgate configurations.",ROM,SRAM,DRAM,RAM,B
64,"A contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it.",RAM,SRAM,ROM,Flash memory,C
65,With the microchip is organized so that a section of memory cells are erased in a single action.,Flash memory,SDRAM,DRAM,EEPROM,A
66,"can be caused by harsh environmental abuse, manufacturing defects, and wear.",SEC errors,Hard errors,Syndrome errors,Soft errors,B
67,can be caused by power supply problems or alpha particles.,Soft errors,AGT errors,Hard errors,SEC errors,A
68,The exchanges data with the processor synchronized to an external clock signal and running at the full speed of the processormemory bus without imposing wait states.,DDRDRAM,SDRAM,CDRAM,None of the above,B
69,can send data to the processor twice per clock cycle.,CDRAM,SDRAM,DDRSDRAM,RDRAM,C
70,increases the data transfer rate by increasing the operational frequency of the RAM chip and by increasing the prefetch buffer from 2 bits to 4 bits per chip.,DDR2,RDRAM,CDRAM,DDR3,A
71,increases the prefetch buffer size to 8 bits.,CDRAM,RDRAM,DDR3,All of the above,C
72,"Theoretically, a DDR module can transfer data at a clock rate in the range of MHz.",200 to 600,400 to 1066,600 to 1400,800 to 1600,A
73,A DDR3 module transfers data at a clock rate of MHz.,600 to 1200,800 to 1600,1000 to 2000,1500 to 3000,B
74,The enables the RAM chip to preposition bits to be placed on the data bus as rapidly as possible.,Flash memory,Hamming code,RamBus,Buffer,D
75,"Greater ability to withstand shock and damage, improvement in the uniformity of the magnet film surface to increase disk reliability, and a significant reduction in overall surface defects to help reduce readwrite errors, are all benefits of .",magnetic read and write mechanisms,platters,the glass substrate,a solid state drive,C
76,Adjacent tracks are separated by .,sectors,gaps,pits,heads,B
77,Data are transferred to and from the disk in .,tracks,gaps,sectors,pits,C
78,"In most contemporary systems fixedlength sectors are used, with bytes being the nearly universal sector size.",64,128,256,512,D
79,Scanning information at the same rate by rotating the disk at a fixed speed is known as the .,constant angular velocity,magnetoresistive,rotational delay,constant linear velocity,A
80,The disadvantage of is that the amount of data that can be stored on the long outer tracks is only the same as what can be stored on the short inner tracks.,SSD,CAV,ROM,CLV,B
81,"A disk is permanently mounted in the disk drive, such as the hard disk in a personal computer.",nonremovable,movablehead,double sided,removable,A
82,When the magnetizable coating is applied to both sides of the platter the disk is then referred to as .,multiple sided,substrate,double sided,all of the above,C
83,The set of all the tracks in the same relative position on the platter is referred to as a .,floppy disk,singlesided disk,sector,cylinder,D
84,"The sum of the seek time and the rotational delay equals the , which is the time it takes to get into position to read or write.",access time,gap time,transfer time,constant angular velocity,A
85,is the standardized scheme for multipledisk database design.,RAID,CAV,CLV,SSD,A
86,RAID level has the highest disk overhead of all RAID types.,0,1,3,5,B
87,A is a highdefinition video disk that can store 25 Gbytes on a single layer on a single side.,DVD,DVDR,DVDRW,Bluray DVD,D
88,is when the disk rotates more slowly for accesses near the outer edge than for those near the center.,Constant angular velocity CAV,Magnetoresistive,Constant linear velocity CLV,Seek time,C
89,The areas between pits are called .,lands,sectors,cylinders,strips,A
90,The contains logic for performing a communication function between the peripheral and the bus.,IO channel,IO module,IO processor,IO command,B
91,The most common means of computeruser interaction is a .,keyboardmonitor,mouseprinter,modemprinter,monitorprinter,A
92,The IO function includes a requirement to coordinate the flow of traffic between internal resources and external devices.,cycle,status reporting,control and timing,data,C
93,"An IO module that takes on most of the detailed processing burden, presenting a highlevel interface to the processor, is usually referred to as an .",IO channel,IO command,IO controller,device controller,A
94,An IO module that is quite primitive and requires detailed control is usually referred to as an .,IO command,IO controller,IO channel,IO processor,B
95,The command causes the IO module to take an item of data from the data bus and subsequently transmit that data item to the peripheral.,control,test,read,write,D
96,The command is used to activate a peripheral and tell it what to do.,control,test,read,write,A
97,is when the DMA module must force the processor to suspend operation temporarily.,Interrupt,Thunderbolt,Cycle stealing,Lock down,C
98,The 8237 DMA is known as a DMA controller.,command,cycle stealing,interrupt,flyby,D
99,"is a digital display interface standard now widely adopted for computer monitors, laptop displays, and other graphics and video interfaces.",DisplayPort,PCI Express,Thunderbolt,InfiniBand,A
100,The layer is the key to the operation of Thunderbolt and what makes it attractive as a highspeed peripheral IO technology.,cable,application,common transport,physical,C
101,The Thunderbolt protocol layer is responsible for link maintenance including hotplug detection and data encoding to provide highly efficient data transfer.,cable,application,common transport,physical,D
102,The contains IO protocols that are mapped on to the transport layer.,cable,application,common transport,physical,B
103,"A is used to connect storage systems, routers, and other peripheral devices to an InfiniBand switch.",target channel adapter,InfiniBand switch,host channel adapter,subnet,A
104,"A connects InfiniBand subnets, or connects an InfiniBand switch to a network such as a local area network, wide area network, or storage area network.",memory controller,TCA,HCA,router,D
105,The is a program that controls the execution of application programs and acts as an interface between applications and the computer hardware.,job control language,operating system,batch system,nucleus,B
106,Facilities and services provided by the OS that assist the programmer in creating programs are in the form of programs that are not actually part of the OS but are accessible through the OS.,utility,multitasking,JCL,logical address,A
107,The defines the repertoire of machine language instructions that a computer can follow.,ABI,API,HLL,ISA,D
108,The defines the system call interface to the operating system and the hardware resources and services available in a system through the user instruction set architecture.,HLL,API,ABI,ISA,C
109,The gives a program access to the hardware resources and services available in a system through the user instruction set architecture supplemented with highlevel language library calls.,JCL,ISA,ABI,API,D
110,A system works only one program at a time.,batch,uniprogramming,kernel,privileged instruction,B
111,A is a special type of programming language used to provide instructions to the monitor.,job control language,multiprogram,kernel,utility,A
112,The scheduler determines which programs are admitted to the system for processing.,longterm,mediumterm,shortterm,IO,A
113,The scheduler is also known as the dispatcher.,longterm,mediumterm,shortterm,IO,C
114,A is an actual location in main memory.,logical address,partition address,base address,physical address,D
115,is when the processor spends most of its time swapping pages rather than executing instructions.,Swapping,Thrashing,Paging,Multitasking,B
116,Virtual memory schemes make use of a special cache called a for page table entries.,TLB,HLL,VMC,SPB,A
117,With the virtual address is the same as the physical address.,unsegmented unpaged memory,unsegmented paged memory,segmented unpaged memory,segmented paged memory,A
118,A is a collection of memory regions.,APX,nucleus,domain,page table,C
119,The OS maintains a for each process that shows the frame location for each page of the process.,kernel,page table,TLB,logical address,B
120,A is an electronic circuit that produces an output signal that is a simple Boolean operation on its input signals.,gate,decoder,counter,flipflop,A
121,For more than four variables an alternative approach is a tabular technique referred to as the method.,DeMorgan,QuineMcCluskey,Karnaugh map,BooleShannon,B
122,are used in digital circuits to control signal and data routing.,Multiplexers,Program counters,Flipflops,Gates,A
123,is implemented with combinational circuits.,Nano memory,Random access memory,Read only memory,No memory,C
124,"The exists in one of two states and, in the absence of input, remains in that state.",assert,complex PLD,decoder,flipflop,D
125,The flipflop has two inputs and all possible combinations of input values are valid.,JK,D,SR,clocked SR,A
126,A accepts andor transfers information serially.,SR latch,shift register,FPGA,parallel register,B
127,Counters can be designated as .,asynchronous,synchronous,both asynchronous and synchronous,neither asynchronous or synchronous,C
128,"CPUs make use of counters, in which all of the flipflops of the counter change at the same time.",synchronous,asynchronous,clocked SR,timed ripple,A
129,A is a PLD featuring a general structure that allows very high logic capacity and offers more narrow logic resources and a higher ration of flipflops to logic resources than do CPLDs.,SPLD,FPGA,PAL,PLA,B
130,The specifies the operation to be performed.,source operand reference,opcode,next instruction reference,processor register,B
131,An expresses operations in a concise algebraic form using variables.,opcode,highlevel language,machine language,register,B
132,There must be instructions for moving data between memory and the registers.,branch,logic,memory,IO,C
133,"instructions operate on the bits of a word as bits rather than as numbers, providing capabilities for processing any other type of data the user may wish to employ.",Logic,Arithmetic,Memory,Test,A
134,instructions provide computational capabilities for processing number data.,Boolean,Logic,Memory,Arithmetic,D
135,instructions are needed to transfer programs and data into memory and the results of computations back out to the user.,IO,Transfer,Control,Branch,A
136,"The x86 data type that is a signed binary value contained in a byte, word, or doubleword, using twos complement representation is .",general,ordinal,integer,packed BCD,C
137,The most fundamental type of machine instruction is the instruction.,conversion,data transfer,arithmetic,logical,B
138,The instruction includes an implied address.,skip,rotate,stack,push,A
139,Which of the following is a true statement,a procedure can be called from more than one location,a procedure call can appear in a procedure,each procedure call is matched by a return in the called program,all of the above,D
140,"The entire set of parameters, including return address, which is stored for a procedure invocation is referred to as a .",branch,stack frame,pop,push,B
141,"Which ARM operation category includes logical instructions AND, OR, XOR, add and subtract instructions, and test and compare instructions",dataprocessing instructions,branch instructions,load and store instructions,extend instructions,A
142,In the ARM architecture only instructions access memory locations.,data processing,status register access,load and store,branch,C
143,Which data type is defined in MMX,packed byte,packed word,packed doubleword,all of the above,D
144,A branch instruction in which the branch is always taken is .,conditional branch,unconditional branch,jump,biendian,B
145,The advantage of is that no memory reference other than the instruction fetch is required to obtain the operand.,direct addressing,immediate addressing,register addressing,stack addressing,B
146,The principal advantage of addressing is that it is a very simple form of addressing.,displacement,register,stack,direct,D
147,"has the advantage of large address space, however it has the disadvantage of multiple memory references.",Indirect addressing,Direct addressing,Immediate addressing,Stack addressing,A
148,The advantages of addressing are that only a small address field is needed in the instruction and no timeconsuming memory references are required.,direct,indirect,register,displacement,C
149,"has the advantage of flexibility, but the disadvantage of complexity.",Stack addressing,Displacement addressing,Direct addressing,Register addressing,B
150,"For , the address field references a main memory address and the referenced register contains a positive displacement from that address.",indexing,baseregister addressing,relative addressing,all of the above,A
151,Indexing performed after the indirection is .,relative addressing,autoindexing,postindexing,preindexing,C
152,"For the mode, the operand is included in the instruction.",immediate,base,register,displacement,A
153,The only form of addressing for branch instructions is addressing.,register,relative,base,immediate,D
154,Which of the following interrelated factors go into determining the use of the addressing bits,number of operands,number of register sets,address range,all of the above,D
155,is a principle by which two variables are independent of each other.,Opcode,Orthogonality,Completeness,Autoindexing,B
156,The was designed to provide a powerful and flexible instruction set within the constraints of a 16bit minicomputer.,PDP1,PDP8,PDP11,PDP10,C
157,"The byte consists of three fields the Scale field, the Index field and the Base field.",SIB,VAX,PDP11,ModRM,A
158,All instructions in the ARM architecture are bits long and follow a regular format.,8,16,32,64,C
159,is a design principle employed in designing the PDP10 instruction set.,Orthogonality,Completeness,Direct addressing,All of the above,D
160,are a set of storage locations.,Processors,PSWs,Registers,Control units,C
161,The controls the movement of data and instructions into and out of the processor.,control unit,ALU,shifter,branch,A
162,registers may be used only to hold data and cannot be employed in the calculation of an operand address.,General purpose,Data,Address,Condition code,B
163,are bits set by the processor hardware as the result of operations.,MIPS,Condition codes,Stacks,PSWs,B
164,The contains the address of an instruction to be fetched.,instruction register,memory address register,memory buffer register,program counter,D
165,The contains a word of data to be written to memory or the word most recently read.,MAR,PC,MBR,IR,C
166,The determines the opcode and the operand specifiers.,decode instruction,fetch operands,calculate operands,execute instruction,A
167,is a pipeline hazard.,Control,Resource,Data,All of the above,D
168,A hazard occurs when there is a conflict in the access of an operand location.,resource,data,structural,control,B
169,"A is a small, veryhighspeed memory maintained by the instruction fetch stage of the pipeline and containing the n most recently fetched instructions in sequence.",loop buffer,delayed branch,multiple stream,branch prediction,A
170,The is a small cache memory associated with the instruction fetch stage of the pipeline.,dynamic branch,loop table,branch history table,flag,C
171,"The stage includes ALU operations, cache access, and register update.",decode,execute,fetch,write back,B
172,The ARM architecture supports execution modes.,2,8,11,7,D
173,The OS usually runs in .,supervisor mode,abort mode,undefined mode,fast interrupt mode,A
174,"The Patterson study examined the dynamic behavior of programs, independent of the underlying architecture.",HLL,RISC,CISC,all of the above,A
175,which is the fastest available storage device.,Main memory,Cache,Register storage,HLL,C
176,The first commercial RISC product was .,SPARC,CISC,VAX,the Pyramid,D
177,instructions are used to position quantities in registers temporarily for computational operations.,Loadandstore,Window,Complex,Branch,A
178,Which stage is required for load and store operations,I,E,D,all of the above,D
179,The instruction location immediately following the delayed branch is referred to as the .,delay load,delay file,delay slot,delay register,C
180,"A tactic similar to the delayed branch is the , which can be used on LOAD instructions.",delayed load,delayed program,delayed slot,delayed register,A
181,All MIPS R series processor instructions are encoded in a single word format.,4bit,8bit,16bit,32bit,D
182,"A architecture is one that makes use of more, and more finegrained pipeline stages.",parallel,superpipelined,superscalar,hybrid,B
183,The R4000 can have as many as instructions in the pipeline at the same time.,8,10,5,3,A
184,SPARC refers to an architecture defined by .,Microsoft,Apple,Sun Microsystems,IBM,C
185,The R4000 pipeline stage where the instruction result is written back to the register file is the stage.,write back,tag check,data cache,instruction execute,A
186,The superscalar approach can be used on architecture.,RISC,CISC,neither RISC nor CISC,both RISC and CISC,D
187,The essence of the approach is the ability to execute instructions independently and concurrently in different pipelines.,scalar,branch,superscalar,flow dependency,C
188,Which of the following is a fundamental limitation to parallelism with which the system must cope,procedural dependency,resource conflicts,antidependency,all of the above,D
189,The situation where the second instruction needs data produced by the first instruction to execute is referred to as .,true data dependency,output dependency,procedural dependency,antidependency,A
190,The instructions following a branch have a on the branch and cannot be executed until the branch is executed.,resource dependency,procedural dependency,output dependency,true data dependency,B
191,refers to the process of initiating instruction execution in the processors functional units.,Instruction issue,Inorder issue,Outoforder issue,Procedural issue,A
192,"Instead of the first instruction producing a value that the second instruction uses, with the second instruction destroys a value that the first instruction uses.",inorder issue,resource conflict,antidependency,outoforder completion,C
193,"indicates whether this microop is scheduled for execution, has been dispatched for execution, or has completed execution and is ready for retirement.",State,Memory address,Microop,Alias register,A
194,exists when instructions in a sequence are independent and thus can be executed in parallel by overlapping.,Flow dependency,Instructionlevel parallelism,Machine parallelism,Instruction issue,B
195,is determined by the number of instructions that can be fetched and executed at the same time and by the speed and sophistication of the mechanisms that the processor uses to find independent instructions.,Machine parallelism,Instructionlevel parallelism,Output dependency,Procedural dependency,A
196,is a protocol used to issue instructions.,Microops,Scalar,SIMD,Instruction issue policy,D
197,is used in scalar RISC processors to improve the performance of instructions that require multiple cycles.,Inorder completion,Inorder issue,Outoforder completion,Outoforder issue,C
198,Which of the following is a hardware technique that can be used in a superscalar processor to enhance performance,duplication of resources,outoforder issue,renaming,all of the above,D
199,"Utilizing a branch target buffer BTB, the uses a dynamic branch prediction strategy based on the history of recent executions of branch instructions.",486,Pentium,Pentium 4,Pentium Pro,C
