
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004834  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084834  00084834  00014834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000af0  20070000  0008483c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000284  20070af0  0008532c  00020af0  2**2
                  ALLOC
  4 .stack        00002004  20070d74  000855b0  00020af0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020af0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b19  2**0
                  CONTENTS, READONLY
  7 .debug_info   00020f7b  00000000  00000000  00020b72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004b4e  00000000  00000000  00041aed  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e88  00000000  00000000  0004663b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dd8  00000000  00000000  000474c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001df97  00000000  00000000  0004829b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017d0d  00000000  00000000  00066232  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006c4e4  00000000  00000000  0007df3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002ddc  00000000  00000000  000ea424  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00006a64  00000000  00000000  000ed200  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	78 2d 07 20 c1 13 08 00 bd 13 08 00 bd 13 08 00     x-. ............
   80010:	bd 13 08 00 bd 13 08 00 bd 13 08 00 00 00 00 00     ................
	...
   8002c:	6d 0a 08 00 bd 13 08 00 00 00 00 00 a5 0a 08 00     m...............
   8003c:	e1 0a 08 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     ................
   8004c:	bd 13 08 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     ................
   8005c:	bd 13 08 00 bd 13 08 00 bd 13 08 00 00 00 00 00     ................
   8006c:	31 12 08 00 45 12 08 00 59 12 08 00 6d 12 08 00     1...E...Y...m...
	...
   80084:	29 04 08 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     )...............
   80094:	bd 13 08 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     ................
   800a4:	00 00 00 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     ................
   800b4:	bd 13 08 00 a5 08 08 00 bd 13 08 00 bd 13 08 00     ................
   800c4:	bd 13 08 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     ................
   800d4:	bd 13 08 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     ................
   800e4:	bd 13 08 00 bd 13 08 00 bd 13 08 00 bd 13 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070af0 	.word	0x20070af0
   80110:	00000000 	.word	0x00000000
   80114:	0008483c 	.word	0x0008483c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	0008483c 	.word	0x0008483c
   80154:	20070af4 	.word	0x20070af4
   80158:	0008483c 	.word	0x0008483c
   8015c:	00000000 	.word	0x00000000

00080160 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80164:	b980      	cbnz	r0, 80188 <_read+0x28>
   80166:	460c      	mov	r4, r1
   80168:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8016a:	2a00      	cmp	r2, #0
   8016c:	dd0f      	ble.n	8018e <_read+0x2e>
   8016e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80170:	4e08      	ldr	r6, [pc, #32]	; (80194 <_read+0x34>)
   80172:	4d09      	ldr	r5, [pc, #36]	; (80198 <_read+0x38>)
   80174:	6830      	ldr	r0, [r6, #0]
   80176:	4621      	mov	r1, r4
   80178:	682b      	ldr	r3, [r5, #0]
   8017a:	4798      	blx	r3
		ptr++;
   8017c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8017e:	42bc      	cmp	r4, r7
   80180:	d1f8      	bne.n	80174 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80182:	4640      	mov	r0, r8
   80184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80188:	f04f 38ff 	mov.w	r8, #4294967295
   8018c:	e7f9      	b.n	80182 <_read+0x22>
	for (; len > 0; --len) {
   8018e:	4680      	mov	r8, r0
   80190:	e7f7      	b.n	80182 <_read+0x22>
   80192:	bf00      	nop
   80194:	20070d48 	.word	0x20070d48
   80198:	20070ce8 	.word	0x20070ce8

0008019c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8019c:	b4f0      	push	{r4, r5, r6, r7}
   8019e:	b08c      	sub	sp, #48	; 0x30
   801a0:	4607      	mov	r7, r0
   801a2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   801a4:	ac01      	add	r4, sp, #4
   801a6:	4d11      	ldr	r5, [pc, #68]	; (801ec <pwm_clocks_generate+0x50>)
   801a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801b8:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801ba:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801bc:	f852 0b04 	ldr.w	r0, [r2], #4
   801c0:	fbb6 f0f0 	udiv	r0, r6, r0
   801c4:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801c8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   801cc:	d907      	bls.n	801de <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   801ce:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801d0:	2b0b      	cmp	r3, #11
   801d2:	d1f3      	bne.n	801bc <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   801d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   801d8:	b00c      	add	sp, #48	; 0x30
   801da:	bcf0      	pop	{r4, r5, r6, r7}
   801dc:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801de:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801e0:	bf94      	ite	ls
   801e2:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801e6:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ea:	e7f5      	b.n	801d8 <pwm_clocks_generate+0x3c>
   801ec:	00084628 	.word	0x00084628

000801f0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801f0:	b570      	push	{r4, r5, r6, lr}
   801f2:	4606      	mov	r6, r0
   801f4:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801f6:	680c      	ldr	r4, [r1, #0]
   801f8:	b144      	cbz	r4, 8020c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801fa:	6889      	ldr	r1, [r1, #8]
   801fc:	4620      	mov	r0, r4
   801fe:	4b0c      	ldr	r3, [pc, #48]	; (80230 <pwm_init+0x40>)
   80200:	4798      	blx	r3
   80202:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   80204:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80208:	4298      	cmp	r0, r3
   8020a:	d00c      	beq.n	80226 <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   8020c:	6868      	ldr	r0, [r5, #4]
   8020e:	b140      	cbz	r0, 80222 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80210:	68a9      	ldr	r1, [r5, #8]
   80212:	4b07      	ldr	r3, [pc, #28]	; (80230 <pwm_init+0x40>)
   80214:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80216:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8021a:	4298      	cmp	r0, r3
   8021c:	d005      	beq.n	8022a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   8021e:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80222:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   80224:	2400      	movs	r4, #0
}
   80226:	4620      	mov	r0, r4
   80228:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   8022a:	4604      	mov	r4, r0
   8022c:	e7fb      	b.n	80226 <pwm_init+0x36>
   8022e:	bf00      	nop
   80230:	0008019d 	.word	0x0008019d

00080234 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80234:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80236:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80238:	684b      	ldr	r3, [r1, #4]
   8023a:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   8023e:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80240:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80242:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80244:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   80246:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80248:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   8024c:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8024e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80252:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80254:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80258:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8025a:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   8025e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80262:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80266:	68cb      	ldr	r3, [r1, #12]
   80268:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   8026c:	690b      	ldr	r3, [r1, #16]
   8026e:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80272:	7d8b      	ldrb	r3, [r1, #22]
   80274:	b13b      	cbz	r3, 80286 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80276:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80278:	8b4b      	ldrh	r3, [r1, #26]
   8027a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8027e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80282:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80286:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80288:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   8028c:	4093      	lsls	r3, r2
   8028e:	43db      	mvns	r3, r3
   80290:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80292:	7fcc      	ldrb	r4, [r1, #31]
   80294:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80298:	7f8c      	ldrb	r4, [r1, #30]
   8029a:	4094      	lsls	r4, r2
   8029c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   802a0:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   802a2:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   802a4:	6c44      	ldr	r4, [r0, #68]	; 0x44
   802a6:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   802a8:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   802ac:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   802b0:	f891 4020 	ldrb.w	r4, [r1, #32]
   802b4:	4094      	lsls	r4, r2
   802b6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802ba:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802bc:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802be:	2301      	movs	r3, #1
   802c0:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   802c2:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802c6:	b334      	cbz	r4, 80316 <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   802c8:	6a04      	ldr	r4, [r0, #32]
   802ca:	431c      	orrs	r4, r3
   802cc:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   802ce:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802d2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802d4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802d6:	bf0c      	ite	eq
   802d8:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802da:	439c      	bicne	r4, r3
   802dc:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802de:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802e2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802e4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802e6:	bf0c      	ite	eq
   802e8:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802ec:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802f0:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802f2:	2a03      	cmp	r2, #3
   802f4:	d914      	bls.n	80320 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802f6:	3a04      	subs	r2, #4
		ch_num *= 8;
   802f8:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802fa:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802fc:	23ff      	movs	r3, #255	; 0xff
   802fe:	4093      	lsls	r3, r2
   80300:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80304:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   80308:	fa03 f202 	lsl.w	r2, r3, r2
   8030c:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8030e:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   80310:	2000      	movs	r0, #0
   80312:	bc70      	pop	{r4, r5, r6}
   80314:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80316:	6a04      	ldr	r4, [r0, #32]
   80318:	ea24 0403 	bic.w	r4, r4, r3
   8031c:	6204      	str	r4, [r0, #32]
   8031e:	e7d6      	b.n	802ce <pwm_channel_init+0x9a>
		ch_num *= 8;
   80320:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   80322:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   80324:	24ff      	movs	r4, #255	; 0xff
   80326:	40ac      	lsls	r4, r5
   80328:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8032c:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   80330:	40aa      	lsls	r2, r5
   80332:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80334:	66c2      	str	r2, [r0, #108]	; 0x6c
   80336:	e7eb      	b.n	80310 <pwm_channel_init+0xdc>

00080338 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80338:	690b      	ldr	r3, [r1, #16]
   8033a:	4293      	cmp	r3, r2
   8033c:	d202      	bcs.n	80344 <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
   8033e:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80342:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
   80344:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
   80346:	60ca      	str	r2, [r1, #12]
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80348:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   8034c:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
	return 0;
   80350:	2000      	movs	r0, #0
   80352:	4770      	bx	lr

00080354 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80354:	2301      	movs	r3, #1
   80356:	fa03 f101 	lsl.w	r1, r3, r1
   8035a:	6041      	str	r1, [r0, #4]
   8035c:	4770      	bx	lr

0008035e <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8035e:	2301      	movs	r3, #1
   80360:	fa03 f101 	lsl.w	r1, r3, r1
   80364:	6081      	str	r1, [r0, #8]
   80366:	4770      	bx	lr

00080368 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80368:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8036a:	0189      	lsls	r1, r1, #6
   8036c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8036e:	2402      	movs	r4, #2
   80370:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80372:	f04f 31ff 	mov.w	r1, #4294967295
   80376:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80378:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8037a:	605a      	str	r2, [r3, #4]
}
   8037c:	bc10      	pop	{r4}
   8037e:	4770      	bx	lr

00080380 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80380:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80384:	4770      	bx	lr

00080386 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80386:	0189      	lsls	r1, r1, #6
   80388:	2305      	movs	r3, #5
   8038a:	5043      	str	r3, [r0, r1]
   8038c:	4770      	bx	lr

0008038e <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   8038e:	0189      	lsls	r1, r1, #6
   80390:	2302      	movs	r3, #2
   80392:	5043      	str	r3, [r0, r1]
   80394:	4770      	bx	lr

00080396 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   80396:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8039a:	6908      	ldr	r0, [r1, #16]
}
   8039c:	4770      	bx	lr

0008039e <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   8039e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   803a2:	61ca      	str	r2, [r1, #28]
   803a4:	4770      	bx	lr

000803a6 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   803a6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   803aa:	624a      	str	r2, [r1, #36]	; 0x24
   803ac:	4770      	bx	lr

000803ae <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   803ae:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   803b2:	6a08      	ldr	r0, [r1, #32]
}
   803b4:	4770      	bx	lr

000803b6 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
   803b6:	b4f0      	push	{r4, r5, r6, r7}
   803b8:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   803ba:	2402      	movs	r4, #2
   803bc:	9401      	str	r4, [sp, #4]
   803be:	2408      	movs	r4, #8
   803c0:	9402      	str	r4, [sp, #8]
   803c2:	2420      	movs	r4, #32
   803c4:	9403      	str	r4, [sp, #12]
   803c6:	2480      	movs	r4, #128	; 0x80
   803c8:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
   803ca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   803cc:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   803ce:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
   803d0:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
   803d4:	d814      	bhi.n	80400 <tc_find_mck_divisor+0x4a>
   803d6:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
   803d8:	42a0      	cmp	r0, r4
   803da:	d217      	bcs.n	8040c <tc_find_mck_divisor+0x56>
   803dc:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
   803de:	af01      	add	r7, sp, #4
   803e0:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
   803e4:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
   803e8:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
   803ea:	4284      	cmp	r4, r0
   803ec:	d30a      	bcc.n	80404 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
   803ee:	4286      	cmp	r6, r0
   803f0:	d90d      	bls.n	8040e <tc_find_mck_divisor+0x58>
			ul_index++) {
   803f2:	3501      	adds	r5, #1
	for (ul_index = 0;
   803f4:	2d05      	cmp	r5, #5
   803f6:	d1f3      	bne.n	803e0 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
   803f8:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
   803fa:	b006      	add	sp, #24
   803fc:	bcf0      	pop	{r4, r5, r6, r7}
   803fe:	4770      	bx	lr
			return 0;
   80400:	2000      	movs	r0, #0
   80402:	e7fa      	b.n	803fa <tc_find_mck_divisor+0x44>
   80404:	2000      	movs	r0, #0
   80406:	e7f8      	b.n	803fa <tc_find_mck_divisor+0x44>
	return 1;
   80408:	2001      	movs	r0, #1
   8040a:	e7f6      	b.n	803fa <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
   8040c:	2500      	movs	r5, #0
	if (p_uldiv) {
   8040e:	b12a      	cbz	r2, 8041c <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
   80410:	a906      	add	r1, sp, #24
   80412:	eb01 0185 	add.w	r1, r1, r5, lsl #2
   80416:	f851 1c14 	ldr.w	r1, [r1, #-20]
   8041a:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
   8041c:	2b00      	cmp	r3, #0
   8041e:	d0f3      	beq.n	80408 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
   80420:	601d      	str	r5, [r3, #0]
	return 1;
   80422:	2001      	movs	r0, #1
   80424:	e7e9      	b.n	803fa <tc_find_mck_divisor+0x44>
	...

00080428 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80428:	b500      	push	{lr}
   8042a:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   8042c:	2201      	movs	r2, #1
   8042e:	f10d 0107 	add.w	r1, sp, #7
   80432:	4810      	ldr	r0, [pc, #64]	; (80474 <USART0_Handler+0x4c>)
   80434:	4b10      	ldr	r3, [pc, #64]	; (80478 <USART0_Handler+0x50>)
   80436:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80438:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8043a:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   8043e:	2200      	movs	r2, #0
   80440:	4b0e      	ldr	r3, [pc, #56]	; (8047c <USART0_Handler+0x54>)
   80442:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80444:	4b0e      	ldr	r3, [pc, #56]	; (80480 <USART0_Handler+0x58>)
   80446:	781b      	ldrb	r3, [r3, #0]
   80448:	f89d 1007 	ldrb.w	r1, [sp, #7]
   8044c:	4a0d      	ldr	r2, [pc, #52]	; (80484 <USART0_Handler+0x5c>)
   8044e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80450:	2b9b      	cmp	r3, #155	; 0x9b
   80452:	d00b      	beq.n	8046c <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
   80454:	3301      	adds	r3, #1
   80456:	4a0a      	ldr	r2, [pc, #40]	; (80480 <USART0_Handler+0x58>)
   80458:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8045a:	2201      	movs	r2, #1
   8045c:	4b07      	ldr	r3, [pc, #28]	; (8047c <USART0_Handler+0x54>)
   8045e:	701a      	strb	r2, [r3, #0]
   80460:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   80464:	b662      	cpsie	i
}
   80466:	b003      	add	sp, #12
   80468:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
   8046c:	2200      	movs	r2, #0
   8046e:	4b04      	ldr	r3, [pc, #16]	; (80480 <USART0_Handler+0x58>)
   80470:	701a      	strb	r2, [r3, #0]
   80472:	e7f2      	b.n	8045a <USART0_Handler+0x32>
   80474:	40098000 	.word	0x40098000
   80478:	00080d25 	.word	0x00080d25
   8047c:	2007013c 	.word	0x2007013c
   80480:	20070ba8 	.word	0x20070ba8
   80484:	20070b0c 	.word	0x20070b0c

00080488 <initMotors>:
#include "MotorControl.h"
#include "delay.h"


void initMotors()
{
   80488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8048c:	b085      	sub	sp, #20
	//first, set as inputs
	pio_set_input(PIOC, PIN_BOTH_MOTORS, PIO_DEFAULT);
   8048e:	2200      	movs	r2, #0
   80490:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
   80494:	4833      	ldr	r0, [pc, #204]	; (80564 <initMotors+0xdc>)
   80496:	4b34      	ldr	r3, [pc, #208]	; (80568 <initMotors+0xe0>)
   80498:	4798      	blx	r3
	//pio_set_input(PIOC, PIN_MOTOR_RIGHT, PIO_DEFAULT);
	
	//apparently, pins need to unload their charge
	delay_ms(20);
   8049a:	4834      	ldr	r0, [pc, #208]	; (8056c <initMotors+0xe4>)
   8049c:	4b34      	ldr	r3, [pc, #208]	; (80570 <initMotors+0xe8>)
   8049e:	4798      	blx	r3
	
	//wait until both motors are powered up
	while (!pio_get_pin_value(MOTOR_LEFT) || !pio_get_pin_value(MOTOR_RIGHT));
   804a0:	2555      	movs	r5, #85	; 0x55
   804a2:	4c34      	ldr	r4, [pc, #208]	; (80574 <initMotors+0xec>)
   804a4:	2656      	movs	r6, #86	; 0x56
   804a6:	4628      	mov	r0, r5
   804a8:	47a0      	blx	r4
   804aa:	2800      	cmp	r0, #0
   804ac:	d0fb      	beq.n	804a6 <initMotors+0x1e>
   804ae:	4630      	mov	r0, r6
   804b0:	47a0      	blx	r4
   804b2:	2800      	cmp	r0, #0
   804b4:	d0f7      	beq.n	804a6 <initMotors+0x1e>
	//test progress
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	
	//connect peripheral B to pin A23
	pio_configure_pin(MOTOR_LEFT, PIO_TYPE_PIO_PERIPH_B);
   804b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804ba:	2055      	movs	r0, #85	; 0x55
   804bc:	4c2e      	ldr	r4, [pc, #184]	; (80578 <initMotors+0xf0>)
   804be:	47a0      	blx	r4
	pio_configure_pin(MOTOR_RIGHT, PIO_TYPE_PIO_PERIPH_B);
   804c0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804c4:	2056      	movs	r0, #86	; 0x56
   804c6:	47a0      	blx	r4
	//test configuration
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 25));
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOC, 28));
	
	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   804c8:	2024      	movs	r0, #36	; 0x24
   804ca:	4b2c      	ldr	r3, [pc, #176]	; (8057c <initMotors+0xf4>)
   804cc:	4798      	blx	r3
	
	//disable until configured
	pwm_channel_disable(PWM, CHANNEL_MOTOR_LEFT);
   804ce:	4c2c      	ldr	r4, [pc, #176]	; (80580 <initMotors+0xf8>)
   804d0:	2104      	movs	r1, #4
   804d2:	4620      	mov	r0, r4
   804d4:	4d2b      	ldr	r5, [pc, #172]	; (80584 <initMotors+0xfc>)
   804d6:	47a8      	blx	r5
	pwm_channel_disable(PWM, CHANNEL_MOTOR_RIGHT);
   804d8:	2105      	movs	r1, #5
   804da:	4620      	mov	r0, r4
   804dc:	47a8      	blx	r5
	
	//configure clock settings
	pwm_clock_t clock_setting = {
   804de:	4b2a      	ldr	r3, [pc, #168]	; (80588 <initMotors+0x100>)
   804e0:	9301      	str	r3, [sp, #4]
   804e2:	2700      	movs	r7, #0
   804e4:	9702      	str	r7, [sp, #8]
   804e6:	4b29      	ldr	r3, [pc, #164]	; (8058c <initMotors+0x104>)
   804e8:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	
	//apply clock settings
	pwm_init(PWM, &clock_setting);
   804ea:	a901      	add	r1, sp, #4
   804ec:	4620      	mov	r0, r4
   804ee:	4b28      	ldr	r3, [pc, #160]	; (80590 <initMotors+0x108>)
   804f0:	4798      	blx	r3
	
	//assign PWM channels
	pwm_motorLeft.channel = CHANNEL_MOTOR_LEFT;
   804f2:	4e28      	ldr	r6, [pc, #160]	; (80594 <initMotors+0x10c>)
   804f4:	f04f 0904 	mov.w	r9, #4
   804f8:	f8c6 9000 	str.w	r9, [r6]
	pwm_motorRight.channel = CHANNEL_MOTOR_RIGHT;
   804fc:	4d26      	ldr	r5, [pc, #152]	; (80598 <initMotors+0x110>)
   804fe:	f04f 0805 	mov.w	r8, #5
   80502:	f8c5 8000 	str.w	r8, [r5]
	
	//select clock A
	pwm_motorLeft.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80506:	230b      	movs	r3, #11
   80508:	6073      	str	r3, [r6, #4]
	pwm_motorRight.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8050a:	606b      	str	r3, [r5, #4]
	
	//active state is logic high
	pwm_motorLeft.polarity = PWM_LOW;
   8050c:	72b7      	strb	r7, [r6, #10]
	pwm_motorRight.polarity = PWM_LOW;
   8050e:	72af      	strb	r7, [r5, #10]
	
	//left-aligned mode
	pwm_motorLeft.alignment = PWM_ALIGN_LEFT;
   80510:	8137      	strh	r7, [r6, #8]
	pwm_motorRight.alignment = PWM_ALIGN_LEFT;
   80512:	812f      	strh	r7, [r5, #8]
	
	//configure period and duty cycle
	pwm_motorLeft.ul_period = PWM_PERIOD_TICKS;
   80514:	f242 7310 	movw	r3, #10000	; 0x2710
   80518:	6133      	str	r3, [r6, #16]
	pwm_motorRight.ul_period = PWM_PERIOD_TICKS;
   8051a:	612b      	str	r3, [r5, #16]
	pwm_motorLeft.ul_duty = PULSE_WIDTH_BRAKE;
   8051c:	f240 53dc 	movw	r3, #1500	; 0x5dc
   80520:	60f3      	str	r3, [r6, #12]
	pwm_motorRight.ul_duty = PULSE_WIDTH_BRAKE;
   80522:	60eb      	str	r3, [r5, #12]
	
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_motorLeft);
   80524:	4631      	mov	r1, r6
   80526:	4620      	mov	r0, r4
   80528:	4f1c      	ldr	r7, [pc, #112]	; (8059c <initMotors+0x114>)
   8052a:	47b8      	blx	r7
	pwm_channel_init(PWM, &pwm_motorRight);
   8052c:	4629      	mov	r1, r5
   8052e:	4620      	mov	r0, r4
   80530:	47b8      	blx	r7
	
	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, CHANNEL_MOTOR_LEFT);
   80532:	4649      	mov	r1, r9
   80534:	4620      	mov	r0, r4
   80536:	4f1a      	ldr	r7, [pc, #104]	; (805a0 <initMotors+0x118>)
   80538:	47b8      	blx	r7
	pwm_channel_enable(PWM, CHANNEL_MOTOR_RIGHT);
   8053a:	4641      	mov	r1, r8
   8053c:	4620      	mov	r0, r4
   8053e:	47b8      	blx	r7
	//stop motors
	//pwm_channel_update_duty(PWM, &pwm_motorLeft, 1500);
	//pwm_channel_update_duty(PWM, &pwm_motorRight, 1500);
	
	//wait, because the motors are not ready
	delay_ms(20);
   80540:	480a      	ldr	r0, [pc, #40]	; (8056c <initMotors+0xe4>)
   80542:	4b0b      	ldr	r3, [pc, #44]	; (80570 <initMotors+0xe8>)
   80544:	4798      	blx	r3
	
	//test settings
	pwm_channel_update_duty(PWM, &pwm_motorLeft, 1800);
   80546:	f44f 62e1 	mov.w	r2, #1800	; 0x708
   8054a:	4631      	mov	r1, r6
   8054c:	4620      	mov	r0, r4
   8054e:	4e15      	ldr	r6, [pc, #84]	; (805a4 <initMotors+0x11c>)
   80550:	47b0      	blx	r6
	pwm_channel_update_duty(PWM, &pwm_motorRight, 1200);
   80552:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
   80556:	4629      	mov	r1, r5
   80558:	4620      	mov	r0, r4
   8055a:	47b0      	blx	r6
}
   8055c:	b005      	add	sp, #20
   8055e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80562:	bf00      	nop
   80564:	400e1200 	.word	0x400e1200
   80568:	00080f57 	.word	0x00080f57
   8056c:	0001d4c0 	.word	0x0001d4c0
   80570:	20070001 	.word	0x20070001
   80574:	00080fe9 	.word	0x00080fe9
   80578:	00081005 	.word	0x00081005
   8057c:	00081369 	.word	0x00081369
   80580:	40094000 	.word	0x40094000
   80584:	0008035f 	.word	0x0008035f
   80588:	000f4240 	.word	0x000f4240
   8058c:	0501bd00 	.word	0x0501bd00
   80590:	000801f1 	.word	0x000801f1
   80594:	20070cec 	.word	0x20070cec
   80598:	20070d14 	.word	0x20070d14
   8059c:	00080235 	.word	0x00080235
   805a0:	00080355 	.word	0x00080355
   805a4:	00080339 	.word	0x00080339

000805a8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   805a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   805aa:	b083      	sub	sp, #12
   805ac:	4604      	mov	r4, r0
   805ae:	460d      	mov	r5, r1
	uint32_t val = 0;
   805b0:	2300      	movs	r3, #0
   805b2:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   805b4:	4b20      	ldr	r3, [pc, #128]	; (80638 <usart_serial_getchar+0x90>)
   805b6:	4298      	cmp	r0, r3
   805b8:	d00d      	beq.n	805d6 <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   805ba:	4b20      	ldr	r3, [pc, #128]	; (8063c <usart_serial_getchar+0x94>)
   805bc:	4298      	cmp	r0, r3
   805be:	d012      	beq.n	805e6 <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   805c0:	4b1f      	ldr	r3, [pc, #124]	; (80640 <usart_serial_getchar+0x98>)
   805c2:	4298      	cmp	r0, r3
   805c4:	d019      	beq.n	805fa <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   805c6:	4b1f      	ldr	r3, [pc, #124]	; (80644 <usart_serial_getchar+0x9c>)
   805c8:	429c      	cmp	r4, r3
   805ca:	d020      	beq.n	8060e <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   805cc:	4b1e      	ldr	r3, [pc, #120]	; (80648 <usart_serial_getchar+0xa0>)
   805ce:	429c      	cmp	r4, r3
   805d0:	d027      	beq.n	80622 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   805d2:	b003      	add	sp, #12
   805d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   805d6:	461f      	mov	r7, r3
   805d8:	4e1c      	ldr	r6, [pc, #112]	; (8064c <usart_serial_getchar+0xa4>)
   805da:	4629      	mov	r1, r5
   805dc:	4638      	mov	r0, r7
   805de:	47b0      	blx	r6
   805e0:	2800      	cmp	r0, #0
   805e2:	d1fa      	bne.n	805da <usart_serial_getchar+0x32>
   805e4:	e7ef      	b.n	805c6 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   805e6:	461f      	mov	r7, r3
   805e8:	4e19      	ldr	r6, [pc, #100]	; (80650 <usart_serial_getchar+0xa8>)
   805ea:	a901      	add	r1, sp, #4
   805ec:	4638      	mov	r0, r7
   805ee:	47b0      	blx	r6
   805f0:	2800      	cmp	r0, #0
   805f2:	d1fa      	bne.n	805ea <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   805f4:	9b01      	ldr	r3, [sp, #4]
   805f6:	702b      	strb	r3, [r5, #0]
   805f8:	e7e8      	b.n	805cc <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   805fa:	461e      	mov	r6, r3
   805fc:	4c14      	ldr	r4, [pc, #80]	; (80650 <usart_serial_getchar+0xa8>)
   805fe:	a901      	add	r1, sp, #4
   80600:	4630      	mov	r0, r6
   80602:	47a0      	blx	r4
   80604:	2800      	cmp	r0, #0
   80606:	d1fa      	bne.n	805fe <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80608:	9b01      	ldr	r3, [sp, #4]
   8060a:	702b      	strb	r3, [r5, #0]
   8060c:	e7e1      	b.n	805d2 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   8060e:	461e      	mov	r6, r3
   80610:	4c0f      	ldr	r4, [pc, #60]	; (80650 <usart_serial_getchar+0xa8>)
   80612:	a901      	add	r1, sp, #4
   80614:	4630      	mov	r0, r6
   80616:	47a0      	blx	r4
   80618:	2800      	cmp	r0, #0
   8061a:	d1fa      	bne.n	80612 <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   8061c:	9b01      	ldr	r3, [sp, #4]
   8061e:	702b      	strb	r3, [r5, #0]
   80620:	e7d7      	b.n	805d2 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80622:	461e      	mov	r6, r3
   80624:	4c0a      	ldr	r4, [pc, #40]	; (80650 <usart_serial_getchar+0xa8>)
   80626:	a901      	add	r1, sp, #4
   80628:	4630      	mov	r0, r6
   8062a:	47a0      	blx	r4
   8062c:	2800      	cmp	r0, #0
   8062e:	d1fa      	bne.n	80626 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80630:	9b01      	ldr	r3, [sp, #4]
   80632:	702b      	strb	r3, [r5, #0]
}
   80634:	e7cd      	b.n	805d2 <usart_serial_getchar+0x2a>
   80636:	bf00      	nop
   80638:	400e0800 	.word	0x400e0800
   8063c:	40098000 	.word	0x40098000
   80640:	4009c000 	.word	0x4009c000
   80644:	400a0000 	.word	0x400a0000
   80648:	400a4000 	.word	0x400a4000
   8064c:	00080e33 	.word	0x00080e33
   80650:	00080a11 	.word	0x00080a11

00080654 <usart_serial_putchar>:
{
   80654:	b570      	push	{r4, r5, r6, lr}
   80656:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80658:	4b1e      	ldr	r3, [pc, #120]	; (806d4 <usart_serial_putchar+0x80>)
   8065a:	4298      	cmp	r0, r3
   8065c:	d00d      	beq.n	8067a <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   8065e:	4b1e      	ldr	r3, [pc, #120]	; (806d8 <usart_serial_putchar+0x84>)
   80660:	4298      	cmp	r0, r3
   80662:	d013      	beq.n	8068c <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   80664:	4b1d      	ldr	r3, [pc, #116]	; (806dc <usart_serial_putchar+0x88>)
   80666:	4298      	cmp	r0, r3
   80668:	d019      	beq.n	8069e <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   8066a:	4b1d      	ldr	r3, [pc, #116]	; (806e0 <usart_serial_putchar+0x8c>)
   8066c:	4298      	cmp	r0, r3
   8066e:	d01f      	beq.n	806b0 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80670:	4b1c      	ldr	r3, [pc, #112]	; (806e4 <usart_serial_putchar+0x90>)
   80672:	4298      	cmp	r0, r3
   80674:	d025      	beq.n	806c2 <usart_serial_putchar+0x6e>
	return 0;
   80676:	2000      	movs	r0, #0
}
   80678:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   8067a:	461e      	mov	r6, r3
   8067c:	4d1a      	ldr	r5, [pc, #104]	; (806e8 <usart_serial_putchar+0x94>)
   8067e:	4621      	mov	r1, r4
   80680:	4630      	mov	r0, r6
   80682:	47a8      	blx	r5
   80684:	2800      	cmp	r0, #0
   80686:	d1fa      	bne.n	8067e <usart_serial_putchar+0x2a>
		return 1;
   80688:	2001      	movs	r0, #1
   8068a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8068c:	461e      	mov	r6, r3
   8068e:	4d17      	ldr	r5, [pc, #92]	; (806ec <usart_serial_putchar+0x98>)
   80690:	4621      	mov	r1, r4
   80692:	4630      	mov	r0, r6
   80694:	47a8      	blx	r5
   80696:	2800      	cmp	r0, #0
   80698:	d1fa      	bne.n	80690 <usart_serial_putchar+0x3c>
		return 1;
   8069a:	2001      	movs	r0, #1
   8069c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8069e:	461e      	mov	r6, r3
   806a0:	4d12      	ldr	r5, [pc, #72]	; (806ec <usart_serial_putchar+0x98>)
   806a2:	4621      	mov	r1, r4
   806a4:	4630      	mov	r0, r6
   806a6:	47a8      	blx	r5
   806a8:	2800      	cmp	r0, #0
   806aa:	d1fa      	bne.n	806a2 <usart_serial_putchar+0x4e>
		return 1;
   806ac:	2001      	movs	r0, #1
   806ae:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   806b0:	461e      	mov	r6, r3
   806b2:	4d0e      	ldr	r5, [pc, #56]	; (806ec <usart_serial_putchar+0x98>)
   806b4:	4621      	mov	r1, r4
   806b6:	4630      	mov	r0, r6
   806b8:	47a8      	blx	r5
   806ba:	2800      	cmp	r0, #0
   806bc:	d1fa      	bne.n	806b4 <usart_serial_putchar+0x60>
		return 1;
   806be:	2001      	movs	r0, #1
   806c0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   806c2:	461e      	mov	r6, r3
   806c4:	4d09      	ldr	r5, [pc, #36]	; (806ec <usart_serial_putchar+0x98>)
   806c6:	4621      	mov	r1, r4
   806c8:	4630      	mov	r0, r6
   806ca:	47a8      	blx	r5
   806cc:	2800      	cmp	r0, #0
   806ce:	d1fa      	bne.n	806c6 <usart_serial_putchar+0x72>
		return 1;
   806d0:	2001      	movs	r0, #1
   806d2:	bd70      	pop	{r4, r5, r6, pc}
   806d4:	400e0800 	.word	0x400e0800
   806d8:	40098000 	.word	0x40098000
   806dc:	4009c000 	.word	0x4009c000
   806e0:	400a0000 	.word	0x400a0000
   806e4:	400a4000 	.word	0x400a4000
   806e8:	00080e23 	.word	0x00080e23
   806ec:	000809fd 	.word	0x000809fd

000806f0 <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   806f0:	b530      	push	{r4, r5, lr}
   806f2:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   806f4:	2008      	movs	r0, #8
   806f6:	4d15      	ldr	r5, [pc, #84]	; (8074c <configureConsole+0x5c>)
   806f8:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   806fa:	4c15      	ldr	r4, [pc, #84]	; (80750 <configureConsole+0x60>)
   806fc:	4b15      	ldr	r3, [pc, #84]	; (80754 <configureConsole+0x64>)
   806fe:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80700:	4a15      	ldr	r2, [pc, #84]	; (80758 <configureConsole+0x68>)
   80702:	4b16      	ldr	r3, [pc, #88]	; (8075c <configureConsole+0x6c>)
   80704:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80706:	4a16      	ldr	r2, [pc, #88]	; (80760 <configureConsole+0x70>)
   80708:	4b16      	ldr	r3, [pc, #88]	; (80764 <configureConsole+0x74>)
   8070a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8070c:	4b16      	ldr	r3, [pc, #88]	; (80768 <configureConsole+0x78>)
   8070e:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80710:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80714:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80716:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8071a:	9303      	str	r3, [sp, #12]
   8071c:	2008      	movs	r0, #8
   8071e:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80720:	a901      	add	r1, sp, #4
   80722:	4620      	mov	r0, r4
   80724:	4b11      	ldr	r3, [pc, #68]	; (8076c <configureConsole+0x7c>)
   80726:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80728:	4d11      	ldr	r5, [pc, #68]	; (80770 <configureConsole+0x80>)
   8072a:	682b      	ldr	r3, [r5, #0]
   8072c:	2100      	movs	r1, #0
   8072e:	6898      	ldr	r0, [r3, #8]
   80730:	4c10      	ldr	r4, [pc, #64]	; (80774 <configureConsole+0x84>)
   80732:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80734:	682b      	ldr	r3, [r5, #0]
   80736:	2100      	movs	r1, #0
   80738:	6858      	ldr	r0, [r3, #4]
   8073a:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   8073c:	480e      	ldr	r0, [pc, #56]	; (80778 <configureConsole+0x88>)
   8073e:	4c0f      	ldr	r4, [pc, #60]	; (8077c <configureConsole+0x8c>)
   80740:	47a0      	blx	r4
	printf("=============\n");
   80742:	480f      	ldr	r0, [pc, #60]	; (80780 <configureConsole+0x90>)
   80744:	47a0      	blx	r4
}
   80746:	b005      	add	sp, #20
   80748:	bd30      	pop	{r4, r5, pc}
   8074a:	bf00      	nop
   8074c:	00081369 	.word	0x00081369
   80750:	400e0800 	.word	0x400e0800
   80754:	20070d48 	.word	0x20070d48
   80758:	00080655 	.word	0x00080655
   8075c:	20070d44 	.word	0x20070d44
   80760:	000805a9 	.word	0x000805a9
   80764:	20070ce8 	.word	0x20070ce8
   80768:	0501bd00 	.word	0x0501bd00
   8076c:	00080ded 	.word	0x00080ded
   80770:	20070144 	.word	0x20070144
   80774:	00081929 	.word	0x00081929
   80778:	00084654 	.word	0x00084654
   8077c:	00081699 	.word	0x00081699
   80780:	00084664 	.word	0x00084664

00080784 <printInt>:

void printInt(int theInt)
{
   80784:	b500      	push	{lr}
   80786:	b08b      	sub	sp, #44	; 0x2c
				char buffer [34];
				itoa(theInt, buffer, 10);
   80788:	220a      	movs	r2, #10
   8078a:	a901      	add	r1, sp, #4
   8078c:	4b03      	ldr	r3, [pc, #12]	; (8079c <printInt+0x18>)
   8078e:	4798      	blx	r3
				// sysclk_get_cpu_hz() ger klockfrekvensen
				puts(buffer);
   80790:	a801      	add	r0, sp, #4
   80792:	4b03      	ldr	r3, [pc, #12]	; (807a0 <printInt+0x1c>)
   80794:	4798      	blx	r3
}
   80796:	b00b      	add	sp, #44	; 0x2c
   80798:	f85d fb04 	ldr.w	pc, [sp], #4
   8079c:	000816f1 	.word	0x000816f1
   807a0:	00081919 	.word	0x00081919

000807a4 <delayInit>:

#include "asf.h"
#include "delayFunctions.h"

int delayInit(void)		/* Initializes the timer used for delays */
{
   807a4:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);	/* power on the peripheral clock for timers */
   807a6:	201b      	movs	r0, #27
   807a8:	4b08      	ldr	r3, [pc, #32]	; (807cc <delayInit+0x28>)
   807aa:	4798      	blx	r3
	tc_init(TC0,0,0);				/* TC0, channel 0, TCLK1 och capturemode */
   807ac:	4c08      	ldr	r4, [pc, #32]	; (807d0 <delayInit+0x2c>)
   807ae:	2200      	movs	r2, #0
   807b0:	4611      	mov	r1, r2
   807b2:	4620      	mov	r0, r4
   807b4:	4b07      	ldr	r3, [pc, #28]	; (807d4 <delayInit+0x30>)
   807b6:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   807b8:	2100      	movs	r1, #0
   807ba:	4620      	mov	r0, r4
   807bc:	4b06      	ldr	r3, [pc, #24]	; (807d8 <delayInit+0x34>)
   807be:	4798      	blx	r3
	tc_stop(TC0,0);					/* making sure the timer does not run  */
   807c0:	2100      	movs	r1, #0
   807c2:	4620      	mov	r0, r4
   807c4:	4b05      	ldr	r3, [pc, #20]	; (807dc <delayInit+0x38>)
   807c6:	4798      	blx	r3
	return 0;						/* evertyhing is ok, typical response */
}
   807c8:	2000      	movs	r0, #0
   807ca:	bd10      	pop	{r4, pc}
   807cc:	00081369 	.word	0x00081369
   807d0:	40080000 	.word	0x40080000
   807d4:	00080369 	.word	0x00080369
   807d8:	00080381 	.word	0x00080381
   807dc:	0008038f 	.word	0x0008038f

000807e0 <delayMicroseconds>:


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   807e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   807e2:	4605      	mov	r5, r0
	tc_start(TC0,0);
   807e4:	2100      	movs	r1, #0
   807e6:	4809      	ldr	r0, [pc, #36]	; (8080c <delayMicroseconds+0x2c>)
   807e8:	4b09      	ldr	r3, [pc, #36]	; (80810 <delayMicroseconds+0x30>)
   807ea:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42);
   807ec:	242a      	movs	r4, #42	; 0x2a
   807ee:	fb04 f405 	mul.w	r4, r4, r5
   807f2:	4f06      	ldr	r7, [pc, #24]	; (8080c <delayMicroseconds+0x2c>)
   807f4:	2600      	movs	r6, #0
   807f6:	4d07      	ldr	r5, [pc, #28]	; (80814 <delayMicroseconds+0x34>)
   807f8:	4631      	mov	r1, r6
   807fa:	4638      	mov	r0, r7
   807fc:	47a8      	blx	r5
   807fe:	42a0      	cmp	r0, r4
   80800:	d3fa      	bcc.n	807f8 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   80802:	2100      	movs	r1, #0
   80804:	4801      	ldr	r0, [pc, #4]	; (8080c <delayMicroseconds+0x2c>)
   80806:	4b04      	ldr	r3, [pc, #16]	; (80818 <delayMicroseconds+0x38>)
   80808:	4798      	blx	r3
   8080a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8080c:	40080000 	.word	0x40080000
   80810:	00080387 	.word	0x00080387
   80814:	00080397 	.word	0x00080397
   80818:	0008038f 	.word	0x0008038f

0008081c <init_timer>:

#define frequency (uint32_t)( 10)
static uint32_t k = 0;

void init_timer(void)
{
   8081c:	b530      	push	{r4, r5, lr}
   8081e:	b085      	sub	sp, #20
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC3);
   80820:	201e      	movs	r0, #30
   80822:	4b16      	ldr	r3, [pc, #88]	; (8087c <init_timer+0x60>)
   80824:	4798      	blx	r3
	tc_find_mck_divisor( (frequency*16), ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk );
   80826:	4c16      	ldr	r4, [pc, #88]	; (80880 <init_timer+0x64>)
   80828:	9400      	str	r4, [sp, #0]
   8082a:	ab02      	add	r3, sp, #8
   8082c:	aa03      	add	r2, sp, #12
   8082e:	4621      	mov	r1, r4
   80830:	20a0      	movs	r0, #160	; 0xa0
   80832:	4d14      	ldr	r5, [pc, #80]	; (80884 <init_timer+0x68>)
   80834:	47a8      	blx	r5
	tc_init(TC1, 0, ul_tcclks | TC_CMR_CPCTRG); 
   80836:	4d14      	ldr	r5, [pc, #80]	; (80888 <init_timer+0x6c>)
   80838:	9a02      	ldr	r2, [sp, #8]
   8083a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   8083e:	2100      	movs	r1, #0
   80840:	4628      	mov	r0, r5
   80842:	4b12      	ldr	r3, [pc, #72]	; (8088c <init_timer+0x70>)
   80844:	4798      	blx	r3
	tc_write_rc(TC1, 0, (ul_sysclk / ul_div) / frequency/16);
   80846:	9a03      	ldr	r2, [sp, #12]
   80848:	fbb4 f4f2 	udiv	r4, r4, r2
   8084c:	4a10      	ldr	r2, [pc, #64]	; (80890 <init_timer+0x74>)
   8084e:	fba2 3204 	umull	r3, r2, r2, r4
   80852:	09d2      	lsrs	r2, r2, #7
   80854:	2100      	movs	r1, #0
   80856:	4628      	mov	r0, r5
   80858:	4b0e      	ldr	r3, [pc, #56]	; (80894 <init_timer+0x78>)
   8085a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8085c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   80860:	4b0d      	ldr	r3, [pc, #52]	; (80898 <init_timer+0x7c>)
   80862:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ( (IRQn_Type)ID_TC3 );
	tc_enable_interrupt(TC1, 0, TC_IER_CPCS);
   80864:	2210      	movs	r2, #16
   80866:	2100      	movs	r1, #0
   80868:	4628      	mov	r0, r5
   8086a:	4b0c      	ldr	r3, [pc, #48]	; (8089c <init_timer+0x80>)
   8086c:	4798      	blx	r3
	tc_start(TC1, 0);
   8086e:	2100      	movs	r1, #0
   80870:	4628      	mov	r0, r5
   80872:	4b0b      	ldr	r3, [pc, #44]	; (808a0 <init_timer+0x84>)
   80874:	4798      	blx	r3
}
   80876:	b005      	add	sp, #20
   80878:	bd30      	pop	{r4, r5, pc}
   8087a:	bf00      	nop
   8087c:	00081369 	.word	0x00081369
   80880:	0501bd00 	.word	0x0501bd00
   80884:	000803b7 	.word	0x000803b7
   80888:	40084000 	.word	0x40084000
   8088c:	00080369 	.word	0x00080369
   80890:	cccccccd 	.word	0xcccccccd
   80894:	0008039f 	.word	0x0008039f
   80898:	e000e100 	.word	0xe000e100
   8089c:	000803a7 	.word	0x000803a7
   808a0:	00080387 	.word	0x00080387

000808a4 <TC3_Handler>:
// genom att lgga samman 1768 + 837/2 = 2605 <=> 1.5V + 0.5V = 2.0V.
// Lgsta vrdet i arrayen r 931 och motsvarar 1.0V. Detta berknades genom att stta samman 1768 - 837/2 = 931 <=> 1.5V - 0.5V = 1.0V.
uint32_t sinx[16] = {1768, 2089, 2360, 2541, 2605, 2541, 2360, 2089, 1768, 1447, 1176, 995, 931, 995, 1176, 1447 }; 
	
void TC3_Handler(void) 
{
   808a4:	b500      	push	{lr}
   808a6:	b083      	sub	sp, #12
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   808a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   808ac:	4b0d      	ldr	r3, [pc, #52]	; (808e4 <TC3_Handler+0x40>)
   808ae:	631a      	str	r2, [r3, #48]	; 0x30
	// printf("TC3_Handler");
	ioport_set_pin_level(CHECK_PIN, HIGH);
	
	if(k==16)
   808b0:	4b0d      	ldr	r3, [pc, #52]	; (808e8 <TC3_Handler+0x44>)
   808b2:	681b      	ldr	r3, [r3, #0]
   808b4:	2b10      	cmp	r3, #16
   808b6:	d010      	beq.n	808da <TC3_Handler+0x36>
	{
		k=0;
	}
	//uint32_t result = (uint32_t)(sinx[k]*837+1768);
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC1, 0);
   808b8:	2100      	movs	r1, #0
   808ba:	480c      	ldr	r0, [pc, #48]	; (808ec <TC3_Handler+0x48>)
   808bc:	4b0c      	ldr	r3, [pc, #48]	; (808f0 <TC3_Handler+0x4c>)
   808be:	4798      	blx	r3
   808c0:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
   808c2:	9b01      	ldr	r3, [sp, #4]
	//dacc_write_conversion_data(DACC, sinx[k]); // (837 = 1V, 1768 = 1.5V)
	k++;
   808c4:	4a08      	ldr	r2, [pc, #32]	; (808e8 <TC3_Handler+0x44>)
   808c6:	6813      	ldr	r3, [r2, #0]
   808c8:	3301      	adds	r3, #1
   808ca:	6013      	str	r3, [r2, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   808cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   808d0:	4b04      	ldr	r3, [pc, #16]	; (808e4 <TC3_Handler+0x40>)
   808d2:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CHECK_PIN, LOW);
}
   808d4:	b003      	add	sp, #12
   808d6:	f85d fb04 	ldr.w	pc, [sp], #4
		k=0;
   808da:	2200      	movs	r2, #0
   808dc:	4b02      	ldr	r3, [pc, #8]	; (808e8 <TC3_Handler+0x44>)
   808de:	601a      	str	r2, [r3, #0]
   808e0:	e7ea      	b.n	808b8 <TC3_Handler+0x14>
   808e2:	bf00      	nop
   808e4:	400e1000 	.word	0x400e1000
   808e8:	20070bac 	.word	0x20070bac
   808ec:	40084000 	.word	0x40084000
   808f0:	000803af 	.word	0x000803af

000808f4 <counter_ISR>:
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_toggle_pin(IOPORT_CREATE_PIN(PIOB, 27));
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	//ioport_set_pin_level(PIO_PB27_IDX, HIGH);
	
	if (mask & PIN_SENSOR_L1)
   808f4:	f011 0f04 	tst.w	r1, #4
   808f8:	d008      	beq.n	8090c <counter_ISR+0x18>
	{
		if (STATUS_SENSOR_L1)
   808fa:	4b2b      	ldr	r3, [pc, #172]	; (809a8 <counter_ISR+0xb4>)
   808fc:	681b      	ldr	r3, [r3, #0]
   808fe:	f013 0f04 	tst.w	r3, #4
   80902:	d032      	beq.n	8096a <counter_ISR+0x76>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   80904:	4a29      	ldr	r2, [pc, #164]	; (809ac <counter_ISR+0xb8>)
   80906:	6813      	ldr	r3, [r2, #0]
   80908:	3b01      	subs	r3, #1
   8090a:	6013      	str	r3, [r2, #0]
			{
				counterLeft--;
			}
		}
	}
	if (mask & PIN_SENSOR_L2)
   8090c:	f011 0f08 	tst.w	r1, #8
   80910:	d00d      	beq.n	8092e <counter_ISR+0x3a>
	{
		if (STATUS_SENSOR_L2)
   80912:	4b25      	ldr	r3, [pc, #148]	; (809a8 <counter_ISR+0xb4>)
   80914:	681b      	ldr	r3, [r3, #0]
   80916:	f013 0f08 	tst.w	r3, #8
   8091a:	d030      	beq.n	8097e <counter_ISR+0x8a>
		{
			if (STATUS_SENSOR_L1)
   8091c:	f013 0f04 	tst.w	r3, #4
			{
				counterLeft++;
   80920:	4a22      	ldr	r2, [pc, #136]	; (809ac <counter_ISR+0xb8>)
   80922:	6813      	ldr	r3, [r2, #0]
   80924:	bf14      	ite	ne
   80926:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   80928:	f103 33ff 	addeq.w	r3, r3, #4294967295
   8092c:	6013      	str	r3, [r2, #0]
			{
				counterLeft--;
			}
		}
	}
	if (mask & PIN_SENSOR_R1)
   8092e:	f011 0f40 	tst.w	r1, #64	; 0x40
   80932:	d008      	beq.n	80946 <counter_ISR+0x52>
	{
		if (STATUS_SENSOR_R1)
   80934:	4b1c      	ldr	r3, [pc, #112]	; (809a8 <counter_ISR+0xb4>)
   80936:	681b      	ldr	r3, [r3, #0]
   80938:	f013 0f40 	tst.w	r3, #64	; 0x40
   8093c:	d024      	beq.n	80988 <counter_ISR+0x94>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   8093e:	4a1b      	ldr	r2, [pc, #108]	; (809ac <counter_ISR+0xb8>)
   80940:	6813      	ldr	r3, [r2, #0]
   80942:	3b01      	subs	r3, #1
   80944:	6013      	str	r3, [r2, #0]
			{
				counterLeft--;
			}
		}
	}
	if (mask & PIN_SENSOR_R2)
   80946:	f011 0f80 	tst.w	r1, #128	; 0x80
   8094a:	d02b      	beq.n	809a4 <counter_ISR+0xb0>
	{
		if (STATUS_SENSOR_R2)
   8094c:	4b16      	ldr	r3, [pc, #88]	; (809a8 <counter_ISR+0xb4>)
   8094e:	681b      	ldr	r3, [r3, #0]
   80950:	f013 0f80 	tst.w	r3, #128	; 0x80
   80954:	d022      	beq.n	8099c <counter_ISR+0xa8>
		{
			if (STATUS_SENSOR_R1)
   80956:	f013 0f40 	tst.w	r3, #64	; 0x40
			{
				counterLeft++;
   8095a:	4a14      	ldr	r2, [pc, #80]	; (809ac <counter_ISR+0xb8>)
   8095c:	6813      	ldr	r3, [r2, #0]
   8095e:	bf14      	ite	ne
   80960:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   80962:	f103 33ff 	addeq.w	r3, r3, #4294967295
   80966:	6013      	str	r3, [r2, #0]
   80968:	4770      	bx	lr
			if (STATUS_SENSOR_L2)
   8096a:	f013 0f08 	tst.w	r3, #8
				counterLeft++;
   8096e:	4a0f      	ldr	r2, [pc, #60]	; (809ac <counter_ISR+0xb8>)
   80970:	6813      	ldr	r3, [r2, #0]
   80972:	bf14      	ite	ne
   80974:	3301      	addne	r3, #1
				counterLeft--;
   80976:	f103 33ff 	addeq.w	r3, r3, #4294967295
   8097a:	6013      	str	r3, [r2, #0]
   8097c:	e7c6      	b.n	8090c <counter_ISR+0x18>
				counterLeft--;
   8097e:	4a0b      	ldr	r2, [pc, #44]	; (809ac <counter_ISR+0xb8>)
   80980:	6813      	ldr	r3, [r2, #0]
   80982:	3b01      	subs	r3, #1
   80984:	6013      	str	r3, [r2, #0]
   80986:	e7d2      	b.n	8092e <counter_ISR+0x3a>
			if (STATUS_SENSOR_R2)
   80988:	f013 0f80 	tst.w	r3, #128	; 0x80
				counterLeft++;
   8098c:	4a07      	ldr	r2, [pc, #28]	; (809ac <counter_ISR+0xb8>)
   8098e:	6813      	ldr	r3, [r2, #0]
   80990:	bf14      	ite	ne
   80992:	3301      	addne	r3, #1
				counterLeft--;
   80994:	f103 33ff 	addeq.w	r3, r3, #4294967295
   80998:	6013      	str	r3, [r2, #0]
   8099a:	e7d4      	b.n	80946 <counter_ISR+0x52>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   8099c:	4a03      	ldr	r2, [pc, #12]	; (809ac <counter_ISR+0xb8>)
   8099e:	6813      	ldr	r3, [r2, #0]
   809a0:	3b01      	subs	r3, #1
   809a2:	6013      	str	r3, [r2, #0]
   809a4:	4770      	bx	lr
   809a6:	bf00      	nop
   809a8:	400e1208 	.word	0x400e1208
   809ac:	20070d3c 	.word	0x20070d3c

000809b0 <initSensors>:
{
   809b0:	b530      	push	{r4, r5, lr}
   809b2:	b083      	sub	sp, #12
	pio_set_input(PIOC, PINS_SENSORS, PIO_PULLUP);
   809b4:	4c0b      	ldr	r4, [pc, #44]	; (809e4 <initSensors+0x34>)
   809b6:	2201      	movs	r2, #1
   809b8:	21cc      	movs	r1, #204	; 0xcc
   809ba:	4620      	mov	r0, r4
   809bc:	4b0a      	ldr	r3, [pc, #40]	; (809e8 <initSensors+0x38>)
   809be:	4798      	blx	r3
	pio_handler_set(PIOC, ID_PIOC, PINS_SENSORS, PIO_IT_EDGE, counter_ISR);
   809c0:	4b0a      	ldr	r3, [pc, #40]	; (809ec <initSensors+0x3c>)
   809c2:	9300      	str	r3, [sp, #0]
   809c4:	2340      	movs	r3, #64	; 0x40
   809c6:	22cc      	movs	r2, #204	; 0xcc
   809c8:	210d      	movs	r1, #13
   809ca:	4620      	mov	r0, r4
   809cc:	4d08      	ldr	r5, [pc, #32]	; (809f0 <initSensors+0x40>)
   809ce:	47a8      	blx	r5
   809d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   809d4:	4b07      	ldr	r3, [pc, #28]	; (809f4 <initSensors+0x44>)
   809d6:	601a      	str	r2, [r3, #0]
	pio_enable_interrupt(PIOC, PINS_SENSORS);
   809d8:	21cc      	movs	r1, #204	; 0xcc
   809da:	4620      	mov	r0, r4
   809dc:	4b06      	ldr	r3, [pc, #24]	; (809f8 <initSensors+0x48>)
   809de:	4798      	blx	r3
}
   809e0:	b003      	add	sp, #12
   809e2:	bd30      	pop	{r4, r5, pc}
   809e4:	400e1200 	.word	0x400e1200
   809e8:	00080f57 	.word	0x00080f57
   809ec:	000808f5 	.word	0x000808f5
   809f0:	000811c1 	.word	0x000811c1
   809f4:	e000e100 	.word	0xe000e100
   809f8:	00080fdd 	.word	0x00080fdd

000809fc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   809fc:	6943      	ldr	r3, [r0, #20]
   809fe:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80a02:	bf1d      	ittte	ne
   80a04:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80a08:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a0a:	2000      	movne	r0, #0
		return 1;
   80a0c:	2001      	moveq	r0, #1
}
   80a0e:	4770      	bx	lr

00080a10 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80a10:	6943      	ldr	r3, [r0, #20]
   80a12:	f013 0f01 	tst.w	r3, #1
   80a16:	d005      	beq.n	80a24 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80a18:	6983      	ldr	r3, [r0, #24]
   80a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80a1e:	600b      	str	r3, [r1, #0]

	return 0;
   80a20:	2000      	movs	r0, #0
   80a22:	4770      	bx	lr
		return 1;
   80a24:	2001      	movs	r0, #1
}
   80a26:	4770      	bx	lr

00080a28 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80a28:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80a2a:	685a      	ldr	r2, [r3, #4]
   80a2c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80a2e:	6842      	ldr	r2, [r0, #4]
   80a30:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80a32:	685a      	ldr	r2, [r3, #4]
   80a34:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80a36:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80a38:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80a3a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80a3c:	6803      	ldr	r3, [r0, #0]
   80a3e:	3301      	adds	r3, #1
   80a40:	6003      	str	r3, [r0, #0]
   80a42:	4770      	bx	lr

00080a44 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80a44:	6843      	ldr	r3, [r0, #4]
   80a46:	6882      	ldr	r2, [r0, #8]
   80a48:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80a4a:	6883      	ldr	r3, [r0, #8]
   80a4c:	6842      	ldr	r2, [r0, #4]
   80a4e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80a50:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80a52:	685a      	ldr	r2, [r3, #4]
   80a54:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80a56:	bf04      	itt	eq
   80a58:	6882      	ldreq	r2, [r0, #8]
   80a5a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80a5c:	2200      	movs	r2, #0
   80a5e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80a60:	681a      	ldr	r2, [r3, #0]
   80a62:	3a01      	subs	r2, #1
   80a64:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80a66:	6818      	ldr	r0, [r3, #0]
}
   80a68:	4770      	bx	lr
	...

00080a6c <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80a6c:	4b06      	ldr	r3, [pc, #24]	; (80a88 <pxCurrentTCBConst2>)
   80a6e:	6819      	ldr	r1, [r3, #0]
   80a70:	6808      	ldr	r0, [r1, #0]
   80a72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a76:	f380 8809 	msr	PSP, r0
   80a7a:	f04f 0000 	mov.w	r0, #0
   80a7e:	f380 8811 	msr	BASEPRI, r0
   80a82:	f04e 0e0d 	orr.w	lr, lr, #13
   80a86:	4770      	bx	lr

00080a88 <pxCurrentTCBConst2>:
   80a88:	20070bb0 	.word	0x20070bb0

00080a8c <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80a8c:	f3ef 8011 	mrs	r0, BASEPRI
   80a90:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80a94:	f381 8811 	msr	BASEPRI, r1
   80a98:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80a9a:	2000      	movs	r0, #0

00080a9c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80a9c:	f380 8811 	msr	BASEPRI, r0
   80aa0:	4770      	bx	lr
	...

00080aa4 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80aa4:	f3ef 8009 	mrs	r0, PSP
   80aa8:	4b0c      	ldr	r3, [pc, #48]	; (80adc <pxCurrentTCBConst>)
   80aaa:	681a      	ldr	r2, [r3, #0]
   80aac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80ab0:	6010      	str	r0, [r2, #0]
   80ab2:	e92d 4008 	stmdb	sp!, {r3, lr}
   80ab6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80aba:	f380 8811 	msr	BASEPRI, r0
   80abe:	f000 f8b9 	bl	80c34 <vTaskSwitchContext>
   80ac2:	f04f 0000 	mov.w	r0, #0
   80ac6:	f380 8811 	msr	BASEPRI, r0
   80aca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80ace:	6819      	ldr	r1, [r3, #0]
   80ad0:	6808      	ldr	r0, [r1, #0]
   80ad2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80ad6:	f380 8809 	msr	PSP, r0
   80ada:	4770      	bx	lr

00080adc <pxCurrentTCBConst>:
   80adc:	20070bb0 	.word	0x20070bb0

00080ae0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80ae0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80ae6:	4b05      	ldr	r3, [pc, #20]	; (80afc <SysTick_Handler+0x1c>)
   80ae8:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80aea:	4b05      	ldr	r3, [pc, #20]	; (80b00 <SysTick_Handler+0x20>)
   80aec:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80aee:	4b05      	ldr	r3, [pc, #20]	; (80b04 <SysTick_Handler+0x24>)
   80af0:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80af2:	2000      	movs	r0, #0
   80af4:	4b04      	ldr	r3, [pc, #16]	; (80b08 <SysTick_Handler+0x28>)
   80af6:	4798      	blx	r3
   80af8:	bd08      	pop	{r3, pc}
   80afa:	bf00      	nop
   80afc:	e000ed04 	.word	0xe000ed04
   80b00:	00080a8d 	.word	0x00080a8d
   80b04:	00080b0d 	.word	0x00080b0d
   80b08:	00080a9d 	.word	0x00080a9d

00080b0c <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80b0c:	4b3d      	ldr	r3, [pc, #244]	; (80c04 <vTaskIncrementTick+0xf8>)
   80b0e:	681b      	ldr	r3, [r3, #0]
   80b10:	2b00      	cmp	r3, #0
   80b12:	d16f      	bne.n	80bf4 <vTaskIncrementTick+0xe8>
{
   80b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80b18:	4b3b      	ldr	r3, [pc, #236]	; (80c08 <vTaskIncrementTick+0xfc>)
   80b1a:	681a      	ldr	r2, [r3, #0]
   80b1c:	3201      	adds	r2, #1
   80b1e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80b20:	681b      	ldr	r3, [r3, #0]
   80b22:	b9ab      	cbnz	r3, 80b50 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80b24:	4b39      	ldr	r3, [pc, #228]	; (80c0c <vTaskIncrementTick+0x100>)
   80b26:	681b      	ldr	r3, [r3, #0]
   80b28:	681b      	ldr	r3, [r3, #0]
   80b2a:	2b00      	cmp	r3, #0
   80b2c:	d128      	bne.n	80b80 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80b2e:	4b37      	ldr	r3, [pc, #220]	; (80c0c <vTaskIncrementTick+0x100>)
   80b30:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80b32:	4a37      	ldr	r2, [pc, #220]	; (80c10 <vTaskIncrementTick+0x104>)
   80b34:	6810      	ldr	r0, [r2, #0]
   80b36:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80b38:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80b3a:	4936      	ldr	r1, [pc, #216]	; (80c14 <vTaskIncrementTick+0x108>)
   80b3c:	680a      	ldr	r2, [r1, #0]
   80b3e:	3201      	adds	r2, #1
   80b40:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80b42:	681b      	ldr	r3, [r3, #0]
   80b44:	681b      	ldr	r3, [r3, #0]
   80b46:	b9fb      	cbnz	r3, 80b88 <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80b48:	f04f 32ff 	mov.w	r2, #4294967295
   80b4c:	4b32      	ldr	r3, [pc, #200]	; (80c18 <vTaskIncrementTick+0x10c>)
   80b4e:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80b50:	4b2d      	ldr	r3, [pc, #180]	; (80c08 <vTaskIncrementTick+0xfc>)
   80b52:	681a      	ldr	r2, [r3, #0]
   80b54:	4b30      	ldr	r3, [pc, #192]	; (80c18 <vTaskIncrementTick+0x10c>)
   80b56:	681b      	ldr	r3, [r3, #0]
   80b58:	429a      	cmp	r2, r3
   80b5a:	d350      	bcc.n	80bfe <vTaskIncrementTick+0xf2>
   80b5c:	4b2b      	ldr	r3, [pc, #172]	; (80c0c <vTaskIncrementTick+0x100>)
   80b5e:	681b      	ldr	r3, [r3, #0]
   80b60:	681b      	ldr	r3, [r3, #0]
   80b62:	b1cb      	cbz	r3, 80b98 <vTaskIncrementTick+0x8c>
   80b64:	4b29      	ldr	r3, [pc, #164]	; (80c0c <vTaskIncrementTick+0x100>)
   80b66:	681b      	ldr	r3, [r3, #0]
   80b68:	68db      	ldr	r3, [r3, #12]
   80b6a:	68dc      	ldr	r4, [r3, #12]
   80b6c:	6863      	ldr	r3, [r4, #4]
   80b6e:	4a26      	ldr	r2, [pc, #152]	; (80c08 <vTaskIncrementTick+0xfc>)
   80b70:	6812      	ldr	r2, [r2, #0]
   80b72:	4293      	cmp	r3, r2
   80b74:	d816      	bhi.n	80ba4 <vTaskIncrementTick+0x98>
   80b76:	4e29      	ldr	r6, [pc, #164]	; (80c1c <vTaskIncrementTick+0x110>)
   80b78:	4f29      	ldr	r7, [pc, #164]	; (80c20 <vTaskIncrementTick+0x114>)
   80b7a:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80c30 <vTaskIncrementTick+0x124>
   80b7e:	e02f      	b.n	80be0 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80b80:	4b28      	ldr	r3, [pc, #160]	; (80c24 <vTaskIncrementTick+0x118>)
   80b82:	4798      	blx	r3
   80b84:	bf00      	nop
   80b86:	e7fd      	b.n	80b84 <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80b88:	4b20      	ldr	r3, [pc, #128]	; (80c0c <vTaskIncrementTick+0x100>)
   80b8a:	681b      	ldr	r3, [r3, #0]
   80b8c:	68db      	ldr	r3, [r3, #12]
   80b8e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80b90:	685a      	ldr	r2, [r3, #4]
   80b92:	4b21      	ldr	r3, [pc, #132]	; (80c18 <vTaskIncrementTick+0x10c>)
   80b94:	601a      	str	r2, [r3, #0]
   80b96:	e7db      	b.n	80b50 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80b98:	f04f 32ff 	mov.w	r2, #4294967295
   80b9c:	4b1e      	ldr	r3, [pc, #120]	; (80c18 <vTaskIncrementTick+0x10c>)
   80b9e:	601a      	str	r2, [r3, #0]
   80ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ba4:	4a1c      	ldr	r2, [pc, #112]	; (80c18 <vTaskIncrementTick+0x10c>)
   80ba6:	6013      	str	r3, [r2, #0]
   80ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80bac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80bae:	683b      	ldr	r3, [r7, #0]
   80bb0:	4298      	cmp	r0, r3
   80bb2:	bf88      	it	hi
   80bb4:	6038      	strhi	r0, [r7, #0]
   80bb6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80bba:	4629      	mov	r1, r5
   80bbc:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80bc0:	4b19      	ldr	r3, [pc, #100]	; (80c28 <vTaskIncrementTick+0x11c>)
   80bc2:	4798      	blx	r3
   80bc4:	4b11      	ldr	r3, [pc, #68]	; (80c0c <vTaskIncrementTick+0x100>)
   80bc6:	681b      	ldr	r3, [r3, #0]
   80bc8:	681b      	ldr	r3, [r3, #0]
   80bca:	2b00      	cmp	r3, #0
   80bcc:	d0e4      	beq.n	80b98 <vTaskIncrementTick+0x8c>
   80bce:	4b0f      	ldr	r3, [pc, #60]	; (80c0c <vTaskIncrementTick+0x100>)
   80bd0:	681b      	ldr	r3, [r3, #0]
   80bd2:	68db      	ldr	r3, [r3, #12]
   80bd4:	68dc      	ldr	r4, [r3, #12]
   80bd6:	6863      	ldr	r3, [r4, #4]
   80bd8:	4a0b      	ldr	r2, [pc, #44]	; (80c08 <vTaskIncrementTick+0xfc>)
   80bda:	6812      	ldr	r2, [r2, #0]
   80bdc:	4293      	cmp	r3, r2
   80bde:	d8e1      	bhi.n	80ba4 <vTaskIncrementTick+0x98>
   80be0:	1d25      	adds	r5, r4, #4
   80be2:	4628      	mov	r0, r5
   80be4:	47b0      	blx	r6
   80be6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80be8:	2b00      	cmp	r3, #0
   80bea:	d0df      	beq.n	80bac <vTaskIncrementTick+0xa0>
   80bec:	f104 0018 	add.w	r0, r4, #24
   80bf0:	47b0      	blx	r6
   80bf2:	e7db      	b.n	80bac <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80bf4:	4a0d      	ldr	r2, [pc, #52]	; (80c2c <vTaskIncrementTick+0x120>)
   80bf6:	6813      	ldr	r3, [r2, #0]
   80bf8:	3301      	adds	r3, #1
   80bfa:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80bfc:	4770      	bx	lr
   80bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c02:	bf00      	nop
   80c04:	20070c24 	.word	0x20070c24
   80c08:	20070c34 	.word	0x20070c34
   80c0c:	20070bb4 	.word	0x20070bb4
   80c10:	20070bb8 	.word	0x20070bb8
   80c14:	20070c30 	.word	0x20070c30
   80c18:	20070138 	.word	0x20070138
   80c1c:	00080a45 	.word	0x00080a45
   80c20:	20070c28 	.word	0x20070c28
   80c24:	00080a8d 	.word	0x00080a8d
   80c28:	00080a29 	.word	0x00080a29
   80c2c:	20070c20 	.word	0x20070c20
   80c30:	20070bbc 	.word	0x20070bbc

00080c34 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80c34:	4b21      	ldr	r3, [pc, #132]	; (80cbc <vTaskSwitchContext+0x88>)
   80c36:	681b      	ldr	r3, [r3, #0]
   80c38:	b9eb      	cbnz	r3, 80c76 <vTaskSwitchContext+0x42>
{
   80c3a:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80c3c:	4b20      	ldr	r3, [pc, #128]	; (80cc0 <vTaskSwitchContext+0x8c>)
   80c3e:	681b      	ldr	r3, [r3, #0]
   80c40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c44:	009b      	lsls	r3, r3, #2
   80c46:	4a1f      	ldr	r2, [pc, #124]	; (80cc4 <vTaskSwitchContext+0x90>)
   80c48:	58d3      	ldr	r3, [r2, r3]
   80c4a:	b9c3      	cbnz	r3, 80c7e <vTaskSwitchContext+0x4a>
   80c4c:	4b1c      	ldr	r3, [pc, #112]	; (80cc0 <vTaskSwitchContext+0x8c>)
   80c4e:	681b      	ldr	r3, [r3, #0]
   80c50:	b16b      	cbz	r3, 80c6e <vTaskSwitchContext+0x3a>
   80c52:	4a1b      	ldr	r2, [pc, #108]	; (80cc0 <vTaskSwitchContext+0x8c>)
   80c54:	491b      	ldr	r1, [pc, #108]	; (80cc4 <vTaskSwitchContext+0x90>)
   80c56:	6813      	ldr	r3, [r2, #0]
   80c58:	3b01      	subs	r3, #1
   80c5a:	6013      	str	r3, [r2, #0]
   80c5c:	6813      	ldr	r3, [r2, #0]
   80c5e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c62:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80c66:	b953      	cbnz	r3, 80c7e <vTaskSwitchContext+0x4a>
   80c68:	6813      	ldr	r3, [r2, #0]
   80c6a:	2b00      	cmp	r3, #0
   80c6c:	d1f3      	bne.n	80c56 <vTaskSwitchContext+0x22>
   80c6e:	4b16      	ldr	r3, [pc, #88]	; (80cc8 <vTaskSwitchContext+0x94>)
   80c70:	4798      	blx	r3
   80c72:	bf00      	nop
   80c74:	e7fd      	b.n	80c72 <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80c76:	2201      	movs	r2, #1
   80c78:	4b14      	ldr	r3, [pc, #80]	; (80ccc <vTaskSwitchContext+0x98>)
   80c7a:	601a      	str	r2, [r3, #0]
   80c7c:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80c7e:	4b10      	ldr	r3, [pc, #64]	; (80cc0 <vTaskSwitchContext+0x8c>)
   80c80:	681b      	ldr	r3, [r3, #0]
   80c82:	4a10      	ldr	r2, [pc, #64]	; (80cc4 <vTaskSwitchContext+0x90>)
   80c84:	0099      	lsls	r1, r3, #2
   80c86:	18c8      	adds	r0, r1, r3
   80c88:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80c8c:	6844      	ldr	r4, [r0, #4]
   80c8e:	6864      	ldr	r4, [r4, #4]
   80c90:	6044      	str	r4, [r0, #4]
   80c92:	4419      	add	r1, r3
   80c94:	4602      	mov	r2, r0
   80c96:	3208      	adds	r2, #8
   80c98:	4294      	cmp	r4, r2
   80c9a:	d009      	beq.n	80cb0 <vTaskSwitchContext+0x7c>
   80c9c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80ca0:	4a08      	ldr	r2, [pc, #32]	; (80cc4 <vTaskSwitchContext+0x90>)
   80ca2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ca6:	685b      	ldr	r3, [r3, #4]
   80ca8:	68da      	ldr	r2, [r3, #12]
   80caa:	4b09      	ldr	r3, [pc, #36]	; (80cd0 <vTaskSwitchContext+0x9c>)
   80cac:	601a      	str	r2, [r3, #0]
   80cae:	bd10      	pop	{r4, pc}
   80cb0:	6860      	ldr	r0, [r4, #4]
   80cb2:	4a04      	ldr	r2, [pc, #16]	; (80cc4 <vTaskSwitchContext+0x90>)
   80cb4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80cb8:	6050      	str	r0, [r2, #4]
   80cba:	e7ef      	b.n	80c9c <vTaskSwitchContext+0x68>
   80cbc:	20070c24 	.word	0x20070c24
   80cc0:	20070c28 	.word	0x20070c28
   80cc4:	20070bbc 	.word	0x20070bbc
   80cc8:	00080a8d 	.word	0x00080a8d
   80ccc:	20070c2c 	.word	0x20070c2c
   80cd0:	20070bb0 	.word	0x20070bb0

00080cd4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80cd4:	3801      	subs	r0, #1
   80cd6:	2802      	cmp	r0, #2
   80cd8:	d815      	bhi.n	80d06 <_write+0x32>
{
   80cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80cde:	460e      	mov	r6, r1
   80ce0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   80ce2:	b19a      	cbz	r2, 80d0c <_write+0x38>
   80ce4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80ce6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80d20 <_write+0x4c>
   80cea:	4f0c      	ldr	r7, [pc, #48]	; (80d1c <_write+0x48>)
   80cec:	f8d8 0000 	ldr.w	r0, [r8]
   80cf0:	f815 1b01 	ldrb.w	r1, [r5], #1
   80cf4:	683b      	ldr	r3, [r7, #0]
   80cf6:	4798      	blx	r3
   80cf8:	2800      	cmp	r0, #0
   80cfa:	db0a      	blt.n	80d12 <_write+0x3e>
   80cfc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   80cfe:	3c01      	subs	r4, #1
   80d00:	d1f4      	bne.n	80cec <_write+0x18>
   80d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80d06:	f04f 30ff 	mov.w	r0, #4294967295
   80d0a:	4770      	bx	lr
	for (; len != 0; --len) {
   80d0c:	4610      	mov	r0, r2
   80d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80d12:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80d1a:	bf00      	nop
   80d1c:	20070d44 	.word	0x20070d44
   80d20:	20070d48 	.word	0x20070d48

00080d24 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80d24:	2a00      	cmp	r2, #0
   80d26:	d051      	beq.n	80dcc <usart_serial_read_packet+0xa8>
{
   80d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d2c:	b083      	sub	sp, #12
   80d2e:	4605      	mov	r5, r0
   80d30:	460c      	mov	r4, r1
   80d32:	4692      	mov	sl, r2
   80d34:	448a      	add	sl, r1
	if (UART == (Uart*)p_usart) {
   80d36:	4f26      	ldr	r7, [pc, #152]	; (80dd0 <usart_serial_read_packet+0xac>)
		while (uart_read((Uart*)p_usart, data));
   80d38:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80de4 <usart_serial_read_packet+0xc0>
	if (USART3 == p_usart) {
   80d3c:	4e25      	ldr	r6, [pc, #148]	; (80dd4 <usart_serial_read_packet+0xb0>)
   80d3e:	e01d      	b.n	80d7c <usart_serial_read_packet+0x58>
		while (uart_read((Uart*)p_usart, data));
   80d40:	4621      	mov	r1, r4
   80d42:	4638      	mov	r0, r7
   80d44:	47c8      	blx	r9
   80d46:	2800      	cmp	r0, #0
   80d48:	d1fa      	bne.n	80d40 <usart_serial_read_packet+0x1c>
   80d4a:	e021      	b.n	80d90 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80d4c:	469b      	mov	fp, r3
   80d4e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80de8 <usart_serial_read_packet+0xc4>
   80d52:	a901      	add	r1, sp, #4
   80d54:	4658      	mov	r0, fp
   80d56:	47c0      	blx	r8
   80d58:	2800      	cmp	r0, #0
   80d5a:	d1fa      	bne.n	80d52 <usart_serial_read_packet+0x2e>
		*data = (uint8_t)(val & 0xFF);
   80d5c:	9b01      	ldr	r3, [sp, #4]
   80d5e:	7023      	strb	r3, [r4, #0]
   80d60:	e019      	b.n	80d96 <usart_serial_read_packet+0x72>
		while (usart_read(p_usart, &val));
   80d62:	469b      	mov	fp, r3
   80d64:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80de8 <usart_serial_read_packet+0xc4>
   80d68:	a901      	add	r1, sp, #4
   80d6a:	4658      	mov	r0, fp
   80d6c:	47c0      	blx	r8
   80d6e:	2800      	cmp	r0, #0
   80d70:	d1fa      	bne.n	80d68 <usart_serial_read_packet+0x44>
		*data = (uint8_t)(val & 0xFF);
   80d72:	9b01      	ldr	r3, [sp, #4]
   80d74:	7023      	strb	r3, [r4, #0]
		usart_serial_getchar(usart, data);
		len--;
		data++;
   80d76:	3401      	adds	r4, #1
	while (len) {
   80d78:	4554      	cmp	r4, sl
   80d7a:	d023      	beq.n	80dc4 <usart_serial_read_packet+0xa0>
	uint32_t val = 0;
   80d7c:	2300      	movs	r3, #0
   80d7e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   80d80:	42bd      	cmp	r5, r7
   80d82:	d0dd      	beq.n	80d40 <usart_serial_read_packet+0x1c>
	if (USART0 == p_usart) {
   80d84:	4b14      	ldr	r3, [pc, #80]	; (80dd8 <usart_serial_read_packet+0xb4>)
   80d86:	429d      	cmp	r5, r3
   80d88:	d0e0      	beq.n	80d4c <usart_serial_read_packet+0x28>
	if (USART1 == p_usart) {
   80d8a:	4b14      	ldr	r3, [pc, #80]	; (80ddc <usart_serial_read_packet+0xb8>)
   80d8c:	429d      	cmp	r5, r3
   80d8e:	d0e8      	beq.n	80d62 <usart_serial_read_packet+0x3e>
	if (USART2 == p_usart) {
   80d90:	4b13      	ldr	r3, [pc, #76]	; (80de0 <usart_serial_read_packet+0xbc>)
   80d92:	429d      	cmp	r5, r3
   80d94:	d00b      	beq.n	80dae <usart_serial_read_packet+0x8a>
	if (USART3 == p_usart) {
   80d96:	42b5      	cmp	r5, r6
   80d98:	d1ed      	bne.n	80d76 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80d9a:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80de8 <usart_serial_read_packet+0xc4>
   80d9e:	a901      	add	r1, sp, #4
   80da0:	4630      	mov	r0, r6
   80da2:	47c0      	blx	r8
   80da4:	2800      	cmp	r0, #0
   80da6:	d1fa      	bne.n	80d9e <usart_serial_read_packet+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80da8:	9b01      	ldr	r3, [sp, #4]
   80daa:	7023      	strb	r3, [r4, #0]
   80dac:	e7e3      	b.n	80d76 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80dae:	469b      	mov	fp, r3
   80db0:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80de8 <usart_serial_read_packet+0xc4>
   80db4:	a901      	add	r1, sp, #4
   80db6:	4658      	mov	r0, fp
   80db8:	47c0      	blx	r8
   80dba:	2800      	cmp	r0, #0
   80dbc:	d1fa      	bne.n	80db4 <usart_serial_read_packet+0x90>
		*data = (uint8_t)(val & 0xFF);
   80dbe:	9b01      	ldr	r3, [sp, #4]
   80dc0:	7023      	strb	r3, [r4, #0]
   80dc2:	e7d8      	b.n	80d76 <usart_serial_read_packet+0x52>
	}
	return STATUS_OK;
}
   80dc4:	2000      	movs	r0, #0
   80dc6:	b003      	add	sp, #12
   80dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80dcc:	2000      	movs	r0, #0
   80dce:	4770      	bx	lr
   80dd0:	400e0800 	.word	0x400e0800
   80dd4:	400a4000 	.word	0x400a4000
   80dd8:	40098000 	.word	0x40098000
   80ddc:	4009c000 	.word	0x4009c000
   80de0:	400a0000 	.word	0x400a0000
   80de4:	00080e33 	.word	0x00080e33
   80de8:	00080a11 	.word	0x00080a11

00080dec <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80dec:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80dee:	23ac      	movs	r3, #172	; 0xac
   80df0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80df2:	680b      	ldr	r3, [r1, #0]
   80df4:	684a      	ldr	r2, [r1, #4]
   80df6:	fbb3 f3f2 	udiv	r3, r3, r2
   80dfa:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80dfc:	1e5c      	subs	r4, r3, #1
   80dfe:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80e02:	4294      	cmp	r4, r2
   80e04:	d80b      	bhi.n	80e1e <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80e06:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80e08:	688b      	ldr	r3, [r1, #8]
   80e0a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80e0c:	f240 2302 	movw	r3, #514	; 0x202
   80e10:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80e14:	2350      	movs	r3, #80	; 0x50
   80e16:	6003      	str	r3, [r0, #0]

	return 0;
   80e18:	2000      	movs	r0, #0
}
   80e1a:	bc10      	pop	{r4}
   80e1c:	4770      	bx	lr
		return 1;
   80e1e:	2001      	movs	r0, #1
   80e20:	e7fb      	b.n	80e1a <uart_init+0x2e>

00080e22 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80e22:	6943      	ldr	r3, [r0, #20]
   80e24:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80e28:	bf1a      	itte	ne
   80e2a:	61c1      	strne	r1, [r0, #28]
	return 0;
   80e2c:	2000      	movne	r0, #0
		return 1;
   80e2e:	2001      	moveq	r0, #1
}
   80e30:	4770      	bx	lr

00080e32 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80e32:	6943      	ldr	r3, [r0, #20]
   80e34:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80e38:	bf1d      	ittte	ne
   80e3a:	6983      	ldrne	r3, [r0, #24]
   80e3c:	700b      	strbne	r3, [r1, #0]
	return 0;
   80e3e:	2000      	movne	r0, #0
		return 1;
   80e40:	2001      	moveq	r0, #1
}
   80e42:	4770      	bx	lr

00080e44 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80e44:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80e46:	480e      	ldr	r0, [pc, #56]	; (80e80 <sysclk_init+0x3c>)
   80e48:	4b0e      	ldr	r3, [pc, #56]	; (80e84 <sysclk_init+0x40>)
   80e4a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80e4c:	213e      	movs	r1, #62	; 0x3e
   80e4e:	2000      	movs	r0, #0
   80e50:	4b0d      	ldr	r3, [pc, #52]	; (80e88 <sysclk_init+0x44>)
   80e52:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80e54:	4c0d      	ldr	r4, [pc, #52]	; (80e8c <sysclk_init+0x48>)
   80e56:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80e58:	2800      	cmp	r0, #0
   80e5a:	d0fc      	beq.n	80e56 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80e5c:	4b0c      	ldr	r3, [pc, #48]	; (80e90 <sysclk_init+0x4c>)
   80e5e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80e60:	4a0c      	ldr	r2, [pc, #48]	; (80e94 <sysclk_init+0x50>)
   80e62:	4b0d      	ldr	r3, [pc, #52]	; (80e98 <sysclk_init+0x54>)
   80e64:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80e66:	4c0d      	ldr	r4, [pc, #52]	; (80e9c <sysclk_init+0x58>)
   80e68:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80e6a:	2800      	cmp	r0, #0
   80e6c:	d0fc      	beq.n	80e68 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80e6e:	2010      	movs	r0, #16
   80e70:	4b0b      	ldr	r3, [pc, #44]	; (80ea0 <sysclk_init+0x5c>)
   80e72:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80e74:	4b0b      	ldr	r3, [pc, #44]	; (80ea4 <sysclk_init+0x60>)
   80e76:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80e78:	4801      	ldr	r0, [pc, #4]	; (80e80 <sysclk_init+0x3c>)
   80e7a:	4b02      	ldr	r3, [pc, #8]	; (80e84 <sysclk_init+0x40>)
   80e7c:	4798      	blx	r3
   80e7e:	bd10      	pop	{r4, pc}
   80e80:	0501bd00 	.word	0x0501bd00
   80e84:	200700b1 	.word	0x200700b1
   80e88:	000812e5 	.word	0x000812e5
   80e8c:	00081339 	.word	0x00081339
   80e90:	00081349 	.word	0x00081349
   80e94:	200d3f01 	.word	0x200d3f01
   80e98:	400e0600 	.word	0x400e0600
   80e9c:	00081359 	.word	0x00081359
   80ea0:	00081281 	.word	0x00081281
   80ea4:	00081459 	.word	0x00081459

00080ea8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80ea8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80eaa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80eae:	4b12      	ldr	r3, [pc, #72]	; (80ef8 <board_init+0x50>)
   80eb0:	605a      	str	r2, [r3, #4]
   80eb2:	200b      	movs	r0, #11
   80eb4:	4c11      	ldr	r4, [pc, #68]	; (80efc <board_init+0x54>)
   80eb6:	47a0      	blx	r4
   80eb8:	200c      	movs	r0, #12
   80eba:	47a0      	blx	r4
   80ebc:	200d      	movs	r0, #13
   80ebe:	47a0      	blx	r4
   80ec0:	200e      	movs	r0, #14
   80ec2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80ec4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ec8:	203b      	movs	r0, #59	; 0x3b
   80eca:	4c0d      	ldr	r4, [pc, #52]	; (80f00 <board_init+0x58>)
   80ecc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80ece:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ed2:	2055      	movs	r0, #85	; 0x55
   80ed4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80ed6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80eda:	2056      	movs	r0, #86	; 0x56
   80edc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80ede:	4909      	ldr	r1, [pc, #36]	; (80f04 <board_init+0x5c>)
   80ee0:	2068      	movs	r0, #104	; 0x68
   80ee2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80ee4:	4908      	ldr	r1, [pc, #32]	; (80f08 <board_init+0x60>)
   80ee6:	205c      	movs	r0, #92	; 0x5c
   80ee8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80eea:	4a08      	ldr	r2, [pc, #32]	; (80f0c <board_init+0x64>)
   80eec:	f44f 7140 	mov.w	r1, #768	; 0x300
   80ef0:	4807      	ldr	r0, [pc, #28]	; (80f10 <board_init+0x68>)
   80ef2:	4b08      	ldr	r3, [pc, #32]	; (80f14 <board_init+0x6c>)
   80ef4:	4798      	blx	r3
   80ef6:	bd10      	pop	{r4, pc}
   80ef8:	400e1a50 	.word	0x400e1a50
   80efc:	00081369 	.word	0x00081369
   80f00:	00081005 	.word	0x00081005
   80f04:	28000079 	.word	0x28000079
   80f08:	28000001 	.word	0x28000001
   80f0c:	08000001 	.word	0x08000001
   80f10:	400e0e00 	.word	0x400e0e00
   80f14:	000810d5 	.word	0x000810d5

00080f18 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80f18:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80f1a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80f1e:	d016      	beq.n	80f4e <pio_set_peripheral+0x36>
   80f20:	d80b      	bhi.n	80f3a <pio_set_peripheral+0x22>
   80f22:	b149      	cbz	r1, 80f38 <pio_set_peripheral+0x20>
   80f24:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80f28:	d105      	bne.n	80f36 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80f2a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80f2c:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80f2e:	400b      	ands	r3, r1
   80f30:	ea23 0302 	bic.w	r3, r3, r2
   80f34:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80f36:	6042      	str	r2, [r0, #4]
   80f38:	4770      	bx	lr
	switch (ul_type) {
   80f3a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80f3e:	d0fb      	beq.n	80f38 <pio_set_peripheral+0x20>
   80f40:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80f44:	d0f8      	beq.n	80f38 <pio_set_peripheral+0x20>
   80f46:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80f4a:	d1f4      	bne.n	80f36 <pio_set_peripheral+0x1e>
   80f4c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80f4e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80f50:	4313      	orrs	r3, r2
   80f52:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80f54:	e7ef      	b.n	80f36 <pio_set_peripheral+0x1e>

00080f56 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80f56:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80f58:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80f5c:	bf14      	ite	ne
   80f5e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80f60:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80f62:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80f66:	bf14      	ite	ne
   80f68:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80f6a:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80f6c:	f012 0f02 	tst.w	r2, #2
   80f70:	d107      	bne.n	80f82 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80f72:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80f76:	bf18      	it	ne
   80f78:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80f7c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80f7e:	6001      	str	r1, [r0, #0]
   80f80:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80f82:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80f86:	e7f9      	b.n	80f7c <pio_set_input+0x26>

00080f88 <pio_set_output>:
{
   80f88:	b410      	push	{r4}
   80f8a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80f8c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80f8e:	b944      	cbnz	r4, 80fa2 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80f90:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80f92:	b143      	cbz	r3, 80fa6 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80f94:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80f96:	b942      	cbnz	r2, 80faa <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80f98:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80f9a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80f9c:	6001      	str	r1, [r0, #0]
}
   80f9e:	bc10      	pop	{r4}
   80fa0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80fa2:	6641      	str	r1, [r0, #100]	; 0x64
   80fa4:	e7f5      	b.n	80f92 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80fa6:	6541      	str	r1, [r0, #84]	; 0x54
   80fa8:	e7f5      	b.n	80f96 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80faa:	6301      	str	r1, [r0, #48]	; 0x30
   80fac:	e7f5      	b.n	80f9a <pio_set_output+0x12>

00080fae <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
   80fae:	f012 0f10 	tst.w	r2, #16
   80fb2:	d010      	beq.n	80fd6 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
   80fb4:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80fb8:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
   80fbc:	bf14      	ite	ne
   80fbe:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
   80fc2:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
   80fc6:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
   80fca:	bf14      	ite	ne
   80fcc:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
   80fd0:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80fd4:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
   80fd6:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80fda:	4770      	bx	lr

00080fdc <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
   80fdc:	6401      	str	r1, [r0, #64]	; 0x40
   80fde:	4770      	bx	lr

00080fe0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80fe0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80fe2:	4770      	bx	lr

00080fe4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80fe4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80fe6:	4770      	bx	lr

00080fe8 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80fe8:	0943      	lsrs	r3, r0, #5
   80fea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80fee:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80ff2:	025b      	lsls	r3, r3, #9
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   80ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80ff6:	f000 001f 	and.w	r0, r0, #31
   80ffa:	fa23 f000 	lsr.w	r0, r3, r0
}
   80ffe:	f000 0001 	and.w	r0, r0, #1
   81002:	4770      	bx	lr

00081004 <pio_configure_pin>:
{
   81004:	b570      	push	{r4, r5, r6, lr}
   81006:	b082      	sub	sp, #8
   81008:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8100a:	0943      	lsrs	r3, r0, #5
   8100c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81010:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81014:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   81016:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8101a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8101e:	d031      	beq.n	81084 <pio_configure_pin+0x80>
   81020:	d816      	bhi.n	81050 <pio_configure_pin+0x4c>
   81022:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81026:	d01b      	beq.n	81060 <pio_configure_pin+0x5c>
   81028:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8102c:	d116      	bne.n	8105c <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8102e:	f000 001f 	and.w	r0, r0, #31
   81032:	2601      	movs	r6, #1
   81034:	4086      	lsls	r6, r0
   81036:	4632      	mov	r2, r6
   81038:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8103c:	4620      	mov	r0, r4
   8103e:	4b22      	ldr	r3, [pc, #136]	; (810c8 <pio_configure_pin+0xc4>)
   81040:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81042:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81046:	bf14      	ite	ne
   81048:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8104a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   8104c:	2001      	movs	r0, #1
   8104e:	e017      	b.n	81080 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   81050:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81054:	d021      	beq.n	8109a <pio_configure_pin+0x96>
   81056:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8105a:	d01e      	beq.n	8109a <pio_configure_pin+0x96>
		return 0;
   8105c:	2000      	movs	r0, #0
   8105e:	e00f      	b.n	81080 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81060:	f000 001f 	and.w	r0, r0, #31
   81064:	2601      	movs	r6, #1
   81066:	4086      	lsls	r6, r0
   81068:	4632      	mov	r2, r6
   8106a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8106e:	4620      	mov	r0, r4
   81070:	4b15      	ldr	r3, [pc, #84]	; (810c8 <pio_configure_pin+0xc4>)
   81072:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81074:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81078:	bf14      	ite	ne
   8107a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8107c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   8107e:	2001      	movs	r0, #1
}
   81080:	b002      	add	sp, #8
   81082:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81084:	f000 011f 	and.w	r1, r0, #31
   81088:	2601      	movs	r6, #1
   8108a:	462a      	mov	r2, r5
   8108c:	fa06 f101 	lsl.w	r1, r6, r1
   81090:	4620      	mov	r0, r4
   81092:	4b0e      	ldr	r3, [pc, #56]	; (810cc <pio_configure_pin+0xc8>)
   81094:	4798      	blx	r3
	return 1;
   81096:	4630      	mov	r0, r6
		break;
   81098:	e7f2      	b.n	81080 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8109a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8109e:	f000 011f 	and.w	r1, r0, #31
   810a2:	2601      	movs	r6, #1
   810a4:	ea05 0306 	and.w	r3, r5, r6
   810a8:	9300      	str	r3, [sp, #0]
   810aa:	f3c5 0380 	ubfx	r3, r5, #2, #1
   810ae:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   810b2:	bf14      	ite	ne
   810b4:	2200      	movne	r2, #0
   810b6:	2201      	moveq	r2, #1
   810b8:	fa06 f101 	lsl.w	r1, r6, r1
   810bc:	4620      	mov	r0, r4
   810be:	4c04      	ldr	r4, [pc, #16]	; (810d0 <pio_configure_pin+0xcc>)
   810c0:	47a0      	blx	r4
	return 1;
   810c2:	4630      	mov	r0, r6
		break;
   810c4:	e7dc      	b.n	81080 <pio_configure_pin+0x7c>
   810c6:	bf00      	nop
   810c8:	00080f19 	.word	0x00080f19
   810cc:	00080f57 	.word	0x00080f57
   810d0:	00080f89 	.word	0x00080f89

000810d4 <pio_configure_pin_group>:
{
   810d4:	b570      	push	{r4, r5, r6, lr}
   810d6:	b082      	sub	sp, #8
   810d8:	4605      	mov	r5, r0
   810da:	460e      	mov	r6, r1
   810dc:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   810de:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   810e2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   810e6:	d027      	beq.n	81138 <pio_configure_pin_group+0x64>
   810e8:	d811      	bhi.n	8110e <pio_configure_pin_group+0x3a>
   810ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   810ee:	d016      	beq.n	8111e <pio_configure_pin_group+0x4a>
   810f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   810f4:	d111      	bne.n	8111a <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   810f6:	460a      	mov	r2, r1
   810f8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   810fc:	4b19      	ldr	r3, [pc, #100]	; (81164 <pio_configure_pin_group+0x90>)
   810fe:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81100:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81104:	bf14      	ite	ne
   81106:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81108:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   8110a:	2001      	movs	r0, #1
   8110c:	e012      	b.n	81134 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   8110e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81112:	d015      	beq.n	81140 <pio_configure_pin_group+0x6c>
   81114:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81118:	d012      	beq.n	81140 <pio_configure_pin_group+0x6c>
		return 0;
   8111a:	2000      	movs	r0, #0
   8111c:	e00a      	b.n	81134 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8111e:	460a      	mov	r2, r1
   81120:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81124:	4b0f      	ldr	r3, [pc, #60]	; (81164 <pio_configure_pin_group+0x90>)
   81126:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81128:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   8112c:	bf14      	ite	ne
   8112e:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81130:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   81132:	2001      	movs	r0, #1
}
   81134:	b002      	add	sp, #8
   81136:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   81138:	4b0b      	ldr	r3, [pc, #44]	; (81168 <pio_configure_pin_group+0x94>)
   8113a:	4798      	blx	r3
	return 1;
   8113c:	2001      	movs	r0, #1
		break;
   8113e:	e7f9      	b.n	81134 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81140:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   81144:	f004 0301 	and.w	r3, r4, #1
   81148:	9300      	str	r3, [sp, #0]
   8114a:	f3c4 0380 	ubfx	r3, r4, #2, #1
   8114e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81152:	bf14      	ite	ne
   81154:	2200      	movne	r2, #0
   81156:	2201      	moveq	r2, #1
   81158:	4631      	mov	r1, r6
   8115a:	4628      	mov	r0, r5
   8115c:	4c03      	ldr	r4, [pc, #12]	; (8116c <pio_configure_pin_group+0x98>)
   8115e:	47a0      	blx	r4
	return 1;
   81160:	2001      	movs	r0, #1
		break;
   81162:	e7e7      	b.n	81134 <pio_configure_pin_group+0x60>
   81164:	00080f19 	.word	0x00080f19
   81168:	00080f57 	.word	0x00080f57
   8116c:	00080f89 	.word	0x00080f89

00081170 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81174:	4604      	mov	r4, r0
   81176:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81178:	4b0e      	ldr	r3, [pc, #56]	; (811b4 <pio_handler_process+0x44>)
   8117a:	4798      	blx	r3
   8117c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8117e:	4620      	mov	r0, r4
   81180:	4b0d      	ldr	r3, [pc, #52]	; (811b8 <pio_handler_process+0x48>)
   81182:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81184:	4005      	ands	r5, r0
   81186:	d013      	beq.n	811b0 <pio_handler_process+0x40>
   81188:	4c0c      	ldr	r4, [pc, #48]	; (811bc <pio_handler_process+0x4c>)
   8118a:	f104 0660 	add.w	r6, r4, #96	; 0x60
   8118e:	e003      	b.n	81198 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   81190:	42b4      	cmp	r4, r6
   81192:	d00d      	beq.n	811b0 <pio_handler_process+0x40>
   81194:	3410      	adds	r4, #16
		while (status != 0) {
   81196:	b15d      	cbz	r5, 811b0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   81198:	6820      	ldr	r0, [r4, #0]
   8119a:	4540      	cmp	r0, r8
   8119c:	d1f8      	bne.n	81190 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8119e:	6861      	ldr	r1, [r4, #4]
   811a0:	4229      	tst	r1, r5
   811a2:	d0f5      	beq.n	81190 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   811a4:	68e3      	ldr	r3, [r4, #12]
   811a6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   811a8:	6863      	ldr	r3, [r4, #4]
   811aa:	ea25 0503 	bic.w	r5, r5, r3
   811ae:	e7ef      	b.n	81190 <pio_handler_process+0x20>
   811b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   811b4:	00080fe1 	.word	0x00080fe1
   811b8:	00080fe5 	.word	0x00080fe5
   811bc:	20070c38 	.word	0x20070c38

000811c0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   811c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   811c2:	4c18      	ldr	r4, [pc, #96]	; (81224 <pio_handler_set+0x64>)
   811c4:	6826      	ldr	r6, [r4, #0]
   811c6:	2e06      	cmp	r6, #6
   811c8:	d829      	bhi.n	8121e <pio_handler_set+0x5e>
   811ca:	f04f 0c00 	mov.w	ip, #0
   811ce:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   811d0:	4f15      	ldr	r7, [pc, #84]	; (81228 <pio_handler_set+0x68>)
   811d2:	e004      	b.n	811de <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
   811d4:	3401      	adds	r4, #1
   811d6:	b2e4      	uxtb	r4, r4
   811d8:	46a4      	mov	ip, r4
   811da:	42a6      	cmp	r6, r4
   811dc:	d309      	bcc.n	811f2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
   811de:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   811e0:	0125      	lsls	r5, r4, #4
   811e2:	597d      	ldr	r5, [r7, r5]
   811e4:	428d      	cmp	r5, r1
   811e6:	d1f5      	bne.n	811d4 <pio_handler_set+0x14>
   811e8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
   811ec:	686d      	ldr	r5, [r5, #4]
   811ee:	4295      	cmp	r5, r2
   811f0:	d1f0      	bne.n	811d4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
   811f2:	4d0d      	ldr	r5, [pc, #52]	; (81228 <pio_handler_set+0x68>)
   811f4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   811f8:	eb05 040e 	add.w	r4, r5, lr
   811fc:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
   81200:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
   81202:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
   81204:	9906      	ldr	r1, [sp, #24]
   81206:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
   81208:	3601      	adds	r6, #1
   8120a:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
   8120c:	bf04      	itt	eq
   8120e:	4905      	ldreq	r1, [pc, #20]	; (81224 <pio_handler_set+0x64>)
   81210:	600e      	streq	r6, [r1, #0]
   81212:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   81214:	461a      	mov	r2, r3
   81216:	4b05      	ldr	r3, [pc, #20]	; (8122c <pio_handler_set+0x6c>)
   81218:	4798      	blx	r3

	return 0;
   8121a:	2000      	movs	r0, #0
   8121c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
   8121e:	2001      	movs	r0, #1
}
   81220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81222:	bf00      	nop
   81224:	20070ca8 	.word	0x20070ca8
   81228:	20070c38 	.word	0x20070c38
   8122c:	00080faf 	.word	0x00080faf

00081230 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81230:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81232:	210b      	movs	r1, #11
   81234:	4801      	ldr	r0, [pc, #4]	; (8123c <PIOA_Handler+0xc>)
   81236:	4b02      	ldr	r3, [pc, #8]	; (81240 <PIOA_Handler+0x10>)
   81238:	4798      	blx	r3
   8123a:	bd08      	pop	{r3, pc}
   8123c:	400e0e00 	.word	0x400e0e00
   81240:	00081171 	.word	0x00081171

00081244 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81244:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   81246:	210c      	movs	r1, #12
   81248:	4801      	ldr	r0, [pc, #4]	; (81250 <PIOB_Handler+0xc>)
   8124a:	4b02      	ldr	r3, [pc, #8]	; (81254 <PIOB_Handler+0x10>)
   8124c:	4798      	blx	r3
   8124e:	bd08      	pop	{r3, pc}
   81250:	400e1000 	.word	0x400e1000
   81254:	00081171 	.word	0x00081171

00081258 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81258:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8125a:	210d      	movs	r1, #13
   8125c:	4801      	ldr	r0, [pc, #4]	; (81264 <PIOC_Handler+0xc>)
   8125e:	4b02      	ldr	r3, [pc, #8]	; (81268 <PIOC_Handler+0x10>)
   81260:	4798      	blx	r3
   81262:	bd08      	pop	{r3, pc}
   81264:	400e1200 	.word	0x400e1200
   81268:	00081171 	.word	0x00081171

0008126c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   8126c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8126e:	210e      	movs	r1, #14
   81270:	4801      	ldr	r0, [pc, #4]	; (81278 <PIOD_Handler+0xc>)
   81272:	4b02      	ldr	r3, [pc, #8]	; (8127c <PIOD_Handler+0x10>)
   81274:	4798      	blx	r3
   81276:	bd08      	pop	{r3, pc}
   81278:	400e1400 	.word	0x400e1400
   8127c:	00081171 	.word	0x00081171

00081280 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81280:	4a17      	ldr	r2, [pc, #92]	; (812e0 <pmc_switch_mck_to_pllack+0x60>)
   81282:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81288:	4318      	orrs	r0, r3
   8128a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8128c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8128e:	f013 0f08 	tst.w	r3, #8
   81292:	d10a      	bne.n	812aa <pmc_switch_mck_to_pllack+0x2a>
   81294:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81298:	4911      	ldr	r1, [pc, #68]	; (812e0 <pmc_switch_mck_to_pllack+0x60>)
   8129a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8129c:	f012 0f08 	tst.w	r2, #8
   812a0:	d103      	bne.n	812aa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   812a2:	3b01      	subs	r3, #1
   812a4:	d1f9      	bne.n	8129a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   812a6:	2001      	movs	r0, #1
   812a8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   812aa:	4a0d      	ldr	r2, [pc, #52]	; (812e0 <pmc_switch_mck_to_pllack+0x60>)
   812ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
   812ae:	f023 0303 	bic.w	r3, r3, #3
   812b2:	f043 0302 	orr.w	r3, r3, #2
   812b6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   812b8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   812ba:	f013 0f08 	tst.w	r3, #8
   812be:	d10a      	bne.n	812d6 <pmc_switch_mck_to_pllack+0x56>
   812c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   812c4:	4906      	ldr	r1, [pc, #24]	; (812e0 <pmc_switch_mck_to_pllack+0x60>)
   812c6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   812c8:	f012 0f08 	tst.w	r2, #8
   812cc:	d105      	bne.n	812da <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   812ce:	3b01      	subs	r3, #1
   812d0:	d1f9      	bne.n	812c6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   812d2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   812d4:	4770      	bx	lr
	return 0;
   812d6:	2000      	movs	r0, #0
   812d8:	4770      	bx	lr
   812da:	2000      	movs	r0, #0
   812dc:	4770      	bx	lr
   812de:	bf00      	nop
   812e0:	400e0600 	.word	0x400e0600

000812e4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   812e4:	b9c8      	cbnz	r0, 8131a <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   812e6:	4a11      	ldr	r2, [pc, #68]	; (8132c <pmc_switch_mainck_to_xtal+0x48>)
   812e8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   812ea:	0209      	lsls	r1, r1, #8
   812ec:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   812ee:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   812f2:	f023 0303 	bic.w	r3, r3, #3
   812f6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   812fa:	f043 0301 	orr.w	r3, r3, #1
   812fe:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81300:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81302:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81304:	f013 0f01 	tst.w	r3, #1
   81308:	d0fb      	beq.n	81302 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8130a:	4a08      	ldr	r2, [pc, #32]	; (8132c <pmc_switch_mainck_to_xtal+0x48>)
   8130c:	6a13      	ldr	r3, [r2, #32]
   8130e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81316:	6213      	str	r3, [r2, #32]
   81318:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8131a:	4904      	ldr	r1, [pc, #16]	; (8132c <pmc_switch_mainck_to_xtal+0x48>)
   8131c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8131e:	4a04      	ldr	r2, [pc, #16]	; (81330 <pmc_switch_mainck_to_xtal+0x4c>)
   81320:	401a      	ands	r2, r3
   81322:	4b04      	ldr	r3, [pc, #16]	; (81334 <pmc_switch_mainck_to_xtal+0x50>)
   81324:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81326:	620b      	str	r3, [r1, #32]
   81328:	4770      	bx	lr
   8132a:	bf00      	nop
   8132c:	400e0600 	.word	0x400e0600
   81330:	fec8fffc 	.word	0xfec8fffc
   81334:	01370002 	.word	0x01370002

00081338 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81338:	4b02      	ldr	r3, [pc, #8]	; (81344 <pmc_osc_is_ready_mainck+0xc>)
   8133a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8133c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81340:	4770      	bx	lr
   81342:	bf00      	nop
   81344:	400e0600 	.word	0x400e0600

00081348 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81348:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8134c:	4b01      	ldr	r3, [pc, #4]	; (81354 <pmc_disable_pllack+0xc>)
   8134e:	629a      	str	r2, [r3, #40]	; 0x28
   81350:	4770      	bx	lr
   81352:	bf00      	nop
   81354:	400e0600 	.word	0x400e0600

00081358 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81358:	4b02      	ldr	r3, [pc, #8]	; (81364 <pmc_is_locked_pllack+0xc>)
   8135a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8135c:	f000 0002 	and.w	r0, r0, #2
   81360:	4770      	bx	lr
   81362:	bf00      	nop
   81364:	400e0600 	.word	0x400e0600

00081368 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81368:	282c      	cmp	r0, #44	; 0x2c
   8136a:	d81e      	bhi.n	813aa <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   8136c:	281f      	cmp	r0, #31
   8136e:	d80c      	bhi.n	8138a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81370:	4b11      	ldr	r3, [pc, #68]	; (813b8 <pmc_enable_periph_clk+0x50>)
   81372:	699a      	ldr	r2, [r3, #24]
   81374:	2301      	movs	r3, #1
   81376:	4083      	lsls	r3, r0
   81378:	4393      	bics	r3, r2
   8137a:	d018      	beq.n	813ae <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   8137c:	2301      	movs	r3, #1
   8137e:	fa03 f000 	lsl.w	r0, r3, r0
   81382:	4b0d      	ldr	r3, [pc, #52]	; (813b8 <pmc_enable_periph_clk+0x50>)
   81384:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81386:	2000      	movs	r0, #0
   81388:	4770      	bx	lr
		ul_id -= 32;
   8138a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8138c:	4b0a      	ldr	r3, [pc, #40]	; (813b8 <pmc_enable_periph_clk+0x50>)
   8138e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81392:	2301      	movs	r3, #1
   81394:	4083      	lsls	r3, r0
   81396:	4393      	bics	r3, r2
   81398:	d00b      	beq.n	813b2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8139a:	2301      	movs	r3, #1
   8139c:	fa03 f000 	lsl.w	r0, r3, r0
   813a0:	4b05      	ldr	r3, [pc, #20]	; (813b8 <pmc_enable_periph_clk+0x50>)
   813a2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   813a6:	2000      	movs	r0, #0
   813a8:	4770      	bx	lr
		return 1;
   813aa:	2001      	movs	r0, #1
   813ac:	4770      	bx	lr
	return 0;
   813ae:	2000      	movs	r0, #0
   813b0:	4770      	bx	lr
   813b2:	2000      	movs	r0, #0
}
   813b4:	4770      	bx	lr
   813b6:	bf00      	nop
   813b8:	400e0600 	.word	0x400e0600

000813bc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   813bc:	e7fe      	b.n	813bc <Dummy_Handler>
	...

000813c0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   813c0:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   813c2:	4b1c      	ldr	r3, [pc, #112]	; (81434 <Reset_Handler+0x74>)
   813c4:	4a1c      	ldr	r2, [pc, #112]	; (81438 <Reset_Handler+0x78>)
   813c6:	429a      	cmp	r2, r3
   813c8:	d010      	beq.n	813ec <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   813ca:	4b1c      	ldr	r3, [pc, #112]	; (8143c <Reset_Handler+0x7c>)
   813cc:	4a19      	ldr	r2, [pc, #100]	; (81434 <Reset_Handler+0x74>)
   813ce:	429a      	cmp	r2, r3
   813d0:	d20c      	bcs.n	813ec <Reset_Handler+0x2c>
   813d2:	3b01      	subs	r3, #1
   813d4:	1a9b      	subs	r3, r3, r2
   813d6:	f023 0303 	bic.w	r3, r3, #3
   813da:	3304      	adds	r3, #4
   813dc:	4413      	add	r3, r2
   813de:	4916      	ldr	r1, [pc, #88]	; (81438 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   813e0:	f851 0b04 	ldr.w	r0, [r1], #4
   813e4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   813e8:	429a      	cmp	r2, r3
   813ea:	d1f9      	bne.n	813e0 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   813ec:	4b14      	ldr	r3, [pc, #80]	; (81440 <Reset_Handler+0x80>)
   813ee:	4a15      	ldr	r2, [pc, #84]	; (81444 <Reset_Handler+0x84>)
   813f0:	429a      	cmp	r2, r3
   813f2:	d20a      	bcs.n	8140a <Reset_Handler+0x4a>
   813f4:	3b01      	subs	r3, #1
   813f6:	1a9b      	subs	r3, r3, r2
   813f8:	f023 0303 	bic.w	r3, r3, #3
   813fc:	3304      	adds	r3, #4
   813fe:	4413      	add	r3, r2
		*pDest++ = 0;
   81400:	2100      	movs	r1, #0
   81402:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   81406:	4293      	cmp	r3, r2
   81408:	d1fb      	bne.n	81402 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8140a:	4b0f      	ldr	r3, [pc, #60]	; (81448 <Reset_Handler+0x88>)
   8140c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   81410:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81414:	490d      	ldr	r1, [pc, #52]	; (8144c <Reset_Handler+0x8c>)
   81416:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81418:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   8141c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81420:	d203      	bcs.n	8142a <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81422:	688b      	ldr	r3, [r1, #8]
   81424:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81428:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8142a:	4b09      	ldr	r3, [pc, #36]	; (81450 <Reset_Handler+0x90>)
   8142c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8142e:	4b09      	ldr	r3, [pc, #36]	; (81454 <Reset_Handler+0x94>)
   81430:	4798      	blx	r3
   81432:	e7fe      	b.n	81432 <Reset_Handler+0x72>
   81434:	20070000 	.word	0x20070000
   81438:	0008483c 	.word	0x0008483c
   8143c:	20070af0 	.word	0x20070af0
   81440:	20070d74 	.word	0x20070d74
   81444:	20070af0 	.word	0x20070af0
   81448:	00080000 	.word	0x00080000
   8144c:	e000ed00 	.word	0xe000ed00
   81450:	00081649 	.word	0x00081649
   81454:	000815c1 	.word	0x000815c1

00081458 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81458:	4b3d      	ldr	r3, [pc, #244]	; (81550 <SystemCoreClockUpdate+0xf8>)
   8145a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8145c:	f003 0303 	and.w	r3, r3, #3
   81460:	2b03      	cmp	r3, #3
   81462:	d80e      	bhi.n	81482 <SystemCoreClockUpdate+0x2a>
   81464:	e8df f003 	tbb	[pc, r3]
   81468:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8146c:	4b39      	ldr	r3, [pc, #228]	; (81554 <SystemCoreClockUpdate+0xfc>)
   8146e:	695b      	ldr	r3, [r3, #20]
   81470:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81474:	bf14      	ite	ne
   81476:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8147a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8147e:	4b36      	ldr	r3, [pc, #216]	; (81558 <SystemCoreClockUpdate+0x100>)
   81480:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81482:	4b33      	ldr	r3, [pc, #204]	; (81550 <SystemCoreClockUpdate+0xf8>)
   81484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81486:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8148a:	2b70      	cmp	r3, #112	; 0x70
   8148c:	d057      	beq.n	8153e <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8148e:	4b30      	ldr	r3, [pc, #192]	; (81550 <SystemCoreClockUpdate+0xf8>)
   81490:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   81492:	4931      	ldr	r1, [pc, #196]	; (81558 <SystemCoreClockUpdate+0x100>)
   81494:	f3c2 1202 	ubfx	r2, r2, #4, #3
   81498:	680b      	ldr	r3, [r1, #0]
   8149a:	40d3      	lsrs	r3, r2
   8149c:	600b      	str	r3, [r1, #0]
   8149e:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   814a0:	4b2b      	ldr	r3, [pc, #172]	; (81550 <SystemCoreClockUpdate+0xf8>)
   814a2:	6a1b      	ldr	r3, [r3, #32]
   814a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   814a8:	d003      	beq.n	814b2 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   814aa:	4a2c      	ldr	r2, [pc, #176]	; (8155c <SystemCoreClockUpdate+0x104>)
   814ac:	4b2a      	ldr	r3, [pc, #168]	; (81558 <SystemCoreClockUpdate+0x100>)
   814ae:	601a      	str	r2, [r3, #0]
   814b0:	e7e7      	b.n	81482 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   814b2:	4a2b      	ldr	r2, [pc, #172]	; (81560 <SystemCoreClockUpdate+0x108>)
   814b4:	4b28      	ldr	r3, [pc, #160]	; (81558 <SystemCoreClockUpdate+0x100>)
   814b6:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   814b8:	4b25      	ldr	r3, [pc, #148]	; (81550 <SystemCoreClockUpdate+0xf8>)
   814ba:	6a1b      	ldr	r3, [r3, #32]
   814bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   814c0:	2b10      	cmp	r3, #16
   814c2:	d005      	beq.n	814d0 <SystemCoreClockUpdate+0x78>
   814c4:	2b20      	cmp	r3, #32
   814c6:	d1dc      	bne.n	81482 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   814c8:	4a24      	ldr	r2, [pc, #144]	; (8155c <SystemCoreClockUpdate+0x104>)
   814ca:	4b23      	ldr	r3, [pc, #140]	; (81558 <SystemCoreClockUpdate+0x100>)
   814cc:	601a      	str	r2, [r3, #0]
				break;
   814ce:	e7d8      	b.n	81482 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   814d0:	4a24      	ldr	r2, [pc, #144]	; (81564 <SystemCoreClockUpdate+0x10c>)
   814d2:	4b21      	ldr	r3, [pc, #132]	; (81558 <SystemCoreClockUpdate+0x100>)
   814d4:	601a      	str	r2, [r3, #0]
				break;
   814d6:	e7d4      	b.n	81482 <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   814d8:	4b1d      	ldr	r3, [pc, #116]	; (81550 <SystemCoreClockUpdate+0xf8>)
   814da:	6a1b      	ldr	r3, [r3, #32]
   814dc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   814e0:	d00c      	beq.n	814fc <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   814e2:	4a1e      	ldr	r2, [pc, #120]	; (8155c <SystemCoreClockUpdate+0x104>)
   814e4:	4b1c      	ldr	r3, [pc, #112]	; (81558 <SystemCoreClockUpdate+0x100>)
   814e6:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   814e8:	4b19      	ldr	r3, [pc, #100]	; (81550 <SystemCoreClockUpdate+0xf8>)
   814ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   814ec:	f003 0303 	and.w	r3, r3, #3
   814f0:	2b02      	cmp	r3, #2
   814f2:	d016      	beq.n	81522 <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   814f4:	4a1c      	ldr	r2, [pc, #112]	; (81568 <SystemCoreClockUpdate+0x110>)
   814f6:	4b18      	ldr	r3, [pc, #96]	; (81558 <SystemCoreClockUpdate+0x100>)
   814f8:	601a      	str	r2, [r3, #0]
   814fa:	e7c2      	b.n	81482 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   814fc:	4a18      	ldr	r2, [pc, #96]	; (81560 <SystemCoreClockUpdate+0x108>)
   814fe:	4b16      	ldr	r3, [pc, #88]	; (81558 <SystemCoreClockUpdate+0x100>)
   81500:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81502:	4b13      	ldr	r3, [pc, #76]	; (81550 <SystemCoreClockUpdate+0xf8>)
   81504:	6a1b      	ldr	r3, [r3, #32]
   81506:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8150a:	2b10      	cmp	r3, #16
   8150c:	d005      	beq.n	8151a <SystemCoreClockUpdate+0xc2>
   8150e:	2b20      	cmp	r3, #32
   81510:	d1ea      	bne.n	814e8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   81512:	4a12      	ldr	r2, [pc, #72]	; (8155c <SystemCoreClockUpdate+0x104>)
   81514:	4b10      	ldr	r3, [pc, #64]	; (81558 <SystemCoreClockUpdate+0x100>)
   81516:	601a      	str	r2, [r3, #0]
				break;
   81518:	e7e6      	b.n	814e8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   8151a:	4a12      	ldr	r2, [pc, #72]	; (81564 <SystemCoreClockUpdate+0x10c>)
   8151c:	4b0e      	ldr	r3, [pc, #56]	; (81558 <SystemCoreClockUpdate+0x100>)
   8151e:	601a      	str	r2, [r3, #0]
				break;
   81520:	e7e2      	b.n	814e8 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81522:	4a0b      	ldr	r2, [pc, #44]	; (81550 <SystemCoreClockUpdate+0xf8>)
   81524:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81526:	6a92      	ldr	r2, [r2, #40]	; 0x28
   81528:	480b      	ldr	r0, [pc, #44]	; (81558 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8152a:	f3c1 410a 	ubfx	r1, r1, #16, #11
   8152e:	6803      	ldr	r3, [r0, #0]
   81530:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81534:	b2d2      	uxtb	r2, r2
   81536:	fbb3 f3f2 	udiv	r3, r3, r2
   8153a:	6003      	str	r3, [r0, #0]
   8153c:	e7a1      	b.n	81482 <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   8153e:	4a06      	ldr	r2, [pc, #24]	; (81558 <SystemCoreClockUpdate+0x100>)
   81540:	6813      	ldr	r3, [r2, #0]
   81542:	490a      	ldr	r1, [pc, #40]	; (8156c <SystemCoreClockUpdate+0x114>)
   81544:	fba1 1303 	umull	r1, r3, r1, r3
   81548:	085b      	lsrs	r3, r3, #1
   8154a:	6013      	str	r3, [r2, #0]
   8154c:	4770      	bx	lr
   8154e:	bf00      	nop
   81550:	400e0600 	.word	0x400e0600
   81554:	400e1a10 	.word	0x400e1a10
   81558:	20070140 	.word	0x20070140
   8155c:	00b71b00 	.word	0x00b71b00
   81560:	003d0900 	.word	0x003d0900
   81564:	007a1200 	.word	0x007a1200
   81568:	0e4e1c00 	.word	0x0e4e1c00
   8156c:	aaaaaaab 	.word	0xaaaaaaab

00081570 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81570:	4b0a      	ldr	r3, [pc, #40]	; (8159c <_sbrk+0x2c>)
   81572:	681b      	ldr	r3, [r3, #0]
   81574:	b153      	cbz	r3, 8158c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   81576:	4b09      	ldr	r3, [pc, #36]	; (8159c <_sbrk+0x2c>)
   81578:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8157a:	181a      	adds	r2, r3, r0
   8157c:	4908      	ldr	r1, [pc, #32]	; (815a0 <_sbrk+0x30>)
   8157e:	4291      	cmp	r1, r2
   81580:	db08      	blt.n	81594 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   81582:	4610      	mov	r0, r2
   81584:	4a05      	ldr	r2, [pc, #20]	; (8159c <_sbrk+0x2c>)
   81586:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81588:	4618      	mov	r0, r3
   8158a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   8158c:	4a05      	ldr	r2, [pc, #20]	; (815a4 <_sbrk+0x34>)
   8158e:	4b03      	ldr	r3, [pc, #12]	; (8159c <_sbrk+0x2c>)
   81590:	601a      	str	r2, [r3, #0]
   81592:	e7f0      	b.n	81576 <_sbrk+0x6>
		return (caddr_t) -1;	
   81594:	f04f 30ff 	mov.w	r0, #4294967295
}
   81598:	4770      	bx	lr
   8159a:	bf00      	nop
   8159c:	20070cac 	.word	0x20070cac
   815a0:	20087ffc 	.word	0x20087ffc
   815a4:	20072d78 	.word	0x20072d78

000815a8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   815a8:	f04f 30ff 	mov.w	r0, #4294967295
   815ac:	4770      	bx	lr

000815ae <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   815ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   815b2:	604b      	str	r3, [r1, #4]

	return 0;
}
   815b4:	2000      	movs	r0, #0
   815b6:	4770      	bx	lr

000815b8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   815b8:	2001      	movs	r0, #1
   815ba:	4770      	bx	lr

000815bc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   815bc:	2000      	movs	r0, #0
   815be:	4770      	bx	lr

000815c0 <main>:
#include "WheelCounters/WheelCounters.h"

int i = 0;

int main (void)
{
   815c0:	b580      	push	{r7, lr}
	i++;
   815c2:	4a13      	ldr	r2, [pc, #76]	; (81610 <main+0x50>)
   815c4:	6813      	ldr	r3, [r2, #0]
   815c6:	3301      	adds	r3, #1
   815c8:	6013      	str	r3, [r2, #0]
	/* Initialize the SAM system */
	sysclk_init();
   815ca:	4b12      	ldr	r3, [pc, #72]	; (81614 <main+0x54>)
   815cc:	4798      	blx	r3
	board_init();
   815ce:	4b12      	ldr	r3, [pc, #72]	; (81618 <main+0x58>)
   815d0:	4798      	blx	r3
	init_timer();
   815d2:	4b12      	ldr	r3, [pc, #72]	; (8161c <main+0x5c>)
   815d4:	4798      	blx	r3
	delayInit();
   815d6:	4b12      	ldr	r3, [pc, #72]	; (81620 <main+0x60>)
   815d8:	4798      	blx	r3
	//char buffer [34];
	//itoa(sysclk_get_cpu_hz(), buffer, 10);
	//puts(buffer);
	
	/* Configure the console uart for debug information */
	configureConsole();
   815da:	4b12      	ldr	r3, [pc, #72]	; (81624 <main+0x64>)
   815dc:	4798      	blx	r3

	initMotors();
   815de:	4b12      	ldr	r3, [pc, #72]	; (81628 <main+0x68>)
   815e0:	4798      	blx	r3
	initSensors();
   815e2:	4b12      	ldr	r3, [pc, #72]	; (8162c <main+0x6c>)
   815e4:	4798      	blx	r3
	
	/* Infinite loop */
	while (1) 
	{
		printf("hejsan");
   815e6:	f8df 805c 	ldr.w	r8, [pc, #92]	; 81644 <main+0x84>
   815ea:	4e11      	ldr	r6, [pc, #68]	; (81630 <main+0x70>)
		//char c = (char) i;
		//printf((int)i);
		printf("\n");
   815ec:	4f11      	ldr	r7, [pc, #68]	; (81634 <main+0x74>)
		printf("hejsan");
   815ee:	4640      	mov	r0, r8
   815f0:	47b0      	blx	r6
		printf("\n");
   815f2:	4638      	mov	r0, r7
   815f4:	47b0      	blx	r6
		delayMicroseconds(100000);
   815f6:	4d10      	ldr	r5, [pc, #64]	; (81638 <main+0x78>)
   815f8:	4628      	mov	r0, r5
   815fa:	4c10      	ldr	r4, [pc, #64]	; (8163c <main+0x7c>)
   815fc:	47a0      	blx	r4
			//char buffer [34];
			
			//itoa(i, buffer, 10); 
			// sysclk_get_cpu_hz() ger klockfrekvensen
			i++;
   815fe:	4b04      	ldr	r3, [pc, #16]	; (81610 <main+0x50>)
   81600:	6818      	ldr	r0, [r3, #0]
   81602:	3001      	adds	r0, #1
   81604:	6018      	str	r0, [r3, #0]
			printInt(i);
   81606:	4b0e      	ldr	r3, [pc, #56]	; (81640 <main+0x80>)
   81608:	4798      	blx	r3
		delayMicroseconds(100000);
   8160a:	4628      	mov	r0, r5
   8160c:	47a0      	blx	r4
   8160e:	e7ee      	b.n	815ee <main+0x2e>
   81610:	20070cb0 	.word	0x20070cb0
   81614:	00080e45 	.word	0x00080e45
   81618:	00080ea9 	.word	0x00080ea9
   8161c:	0008081d 	.word	0x0008081d
   81620:	000807a5 	.word	0x000807a5
   81624:	000806f1 	.word	0x000806f1
   81628:	00080489 	.word	0x00080489
   8162c:	000809b1 	.word	0x000809b1
   81630:	00081699 	.word	0x00081699
   81634:	0008467c 	.word	0x0008467c
   81638:	000186a0 	.word	0x000186a0
   8163c:	000807e1 	.word	0x000807e1
   81640:	00080785 	.word	0x00080785
   81644:	00084674 	.word	0x00084674

00081648 <__libc_init_array>:
   81648:	b570      	push	{r4, r5, r6, lr}
   8164a:	4e0f      	ldr	r6, [pc, #60]	; (81688 <__libc_init_array+0x40>)
   8164c:	4d0f      	ldr	r5, [pc, #60]	; (8168c <__libc_init_array+0x44>)
   8164e:	1b76      	subs	r6, r6, r5
   81650:	10b6      	asrs	r6, r6, #2
   81652:	bf18      	it	ne
   81654:	2400      	movne	r4, #0
   81656:	d005      	beq.n	81664 <__libc_init_array+0x1c>
   81658:	3401      	adds	r4, #1
   8165a:	f855 3b04 	ldr.w	r3, [r5], #4
   8165e:	4798      	blx	r3
   81660:	42a6      	cmp	r6, r4
   81662:	d1f9      	bne.n	81658 <__libc_init_array+0x10>
   81664:	4e0a      	ldr	r6, [pc, #40]	; (81690 <__libc_init_array+0x48>)
   81666:	4d0b      	ldr	r5, [pc, #44]	; (81694 <__libc_init_array+0x4c>)
   81668:	f003 f8d2 	bl	84810 <_init>
   8166c:	1b76      	subs	r6, r6, r5
   8166e:	10b6      	asrs	r6, r6, #2
   81670:	bf18      	it	ne
   81672:	2400      	movne	r4, #0
   81674:	d006      	beq.n	81684 <__libc_init_array+0x3c>
   81676:	3401      	adds	r4, #1
   81678:	f855 3b04 	ldr.w	r3, [r5], #4
   8167c:	4798      	blx	r3
   8167e:	42a6      	cmp	r6, r4
   81680:	d1f9      	bne.n	81676 <__libc_init_array+0x2e>
   81682:	bd70      	pop	{r4, r5, r6, pc}
   81684:	bd70      	pop	{r4, r5, r6, pc}
   81686:	bf00      	nop
   81688:	0008481c 	.word	0x0008481c
   8168c:	0008481c 	.word	0x0008481c
   81690:	00084824 	.word	0x00084824
   81694:	0008481c 	.word	0x0008481c

00081698 <iprintf>:
   81698:	b40f      	push	{r0, r1, r2, r3}
   8169a:	b510      	push	{r4, lr}
   8169c:	4b07      	ldr	r3, [pc, #28]	; (816bc <iprintf+0x24>)
   8169e:	b082      	sub	sp, #8
   816a0:	ac04      	add	r4, sp, #16
   816a2:	f854 2b04 	ldr.w	r2, [r4], #4
   816a6:	6818      	ldr	r0, [r3, #0]
   816a8:	4623      	mov	r3, r4
   816aa:	6881      	ldr	r1, [r0, #8]
   816ac:	9401      	str	r4, [sp, #4]
   816ae:	f000 fab9 	bl	81c24 <_vfiprintf_r>
   816b2:	b002      	add	sp, #8
   816b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   816b8:	b004      	add	sp, #16
   816ba:	4770      	bx	lr
   816bc:	20070144 	.word	0x20070144

000816c0 <__itoa>:
   816c0:	1e93      	subs	r3, r2, #2
   816c2:	2b22      	cmp	r3, #34	; 0x22
   816c4:	d810      	bhi.n	816e8 <__itoa+0x28>
   816c6:	2a0a      	cmp	r2, #10
   816c8:	b510      	push	{r4, lr}
   816ca:	d006      	beq.n	816da <__itoa+0x1a>
   816cc:	2300      	movs	r3, #0
   816ce:	460c      	mov	r4, r1
   816d0:	4419      	add	r1, r3
   816d2:	f000 fa27 	bl	81b24 <__utoa>
   816d6:	4620      	mov	r0, r4
   816d8:	bd10      	pop	{r4, pc}
   816da:	2800      	cmp	r0, #0
   816dc:	daf6      	bge.n	816cc <__itoa+0xc>
   816de:	232d      	movs	r3, #45	; 0x2d
   816e0:	4240      	negs	r0, r0
   816e2:	700b      	strb	r3, [r1, #0]
   816e4:	2301      	movs	r3, #1
   816e6:	e7f2      	b.n	816ce <__itoa+0xe>
   816e8:	2000      	movs	r0, #0
   816ea:	7008      	strb	r0, [r1, #0]
   816ec:	4770      	bx	lr
   816ee:	bf00      	nop

000816f0 <itoa>:
   816f0:	f7ff bfe6 	b.w	816c0 <__itoa>

000816f4 <memcpy>:
   816f4:	4684      	mov	ip, r0
   816f6:	ea41 0300 	orr.w	r3, r1, r0
   816fa:	f013 0303 	ands.w	r3, r3, #3
   816fe:	d149      	bne.n	81794 <memcpy+0xa0>
   81700:	3a40      	subs	r2, #64	; 0x40
   81702:	d323      	bcc.n	8174c <memcpy+0x58>
   81704:	680b      	ldr	r3, [r1, #0]
   81706:	6003      	str	r3, [r0, #0]
   81708:	684b      	ldr	r3, [r1, #4]
   8170a:	6043      	str	r3, [r0, #4]
   8170c:	688b      	ldr	r3, [r1, #8]
   8170e:	6083      	str	r3, [r0, #8]
   81710:	68cb      	ldr	r3, [r1, #12]
   81712:	60c3      	str	r3, [r0, #12]
   81714:	690b      	ldr	r3, [r1, #16]
   81716:	6103      	str	r3, [r0, #16]
   81718:	694b      	ldr	r3, [r1, #20]
   8171a:	6143      	str	r3, [r0, #20]
   8171c:	698b      	ldr	r3, [r1, #24]
   8171e:	6183      	str	r3, [r0, #24]
   81720:	69cb      	ldr	r3, [r1, #28]
   81722:	61c3      	str	r3, [r0, #28]
   81724:	6a0b      	ldr	r3, [r1, #32]
   81726:	6203      	str	r3, [r0, #32]
   81728:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8172a:	6243      	str	r3, [r0, #36]	; 0x24
   8172c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8172e:	6283      	str	r3, [r0, #40]	; 0x28
   81730:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   81732:	62c3      	str	r3, [r0, #44]	; 0x2c
   81734:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81736:	6303      	str	r3, [r0, #48]	; 0x30
   81738:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8173a:	6343      	str	r3, [r0, #52]	; 0x34
   8173c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8173e:	6383      	str	r3, [r0, #56]	; 0x38
   81740:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   81742:	63c3      	str	r3, [r0, #60]	; 0x3c
   81744:	3040      	adds	r0, #64	; 0x40
   81746:	3140      	adds	r1, #64	; 0x40
   81748:	3a40      	subs	r2, #64	; 0x40
   8174a:	d2db      	bcs.n	81704 <memcpy+0x10>
   8174c:	3230      	adds	r2, #48	; 0x30
   8174e:	d30b      	bcc.n	81768 <memcpy+0x74>
   81750:	680b      	ldr	r3, [r1, #0]
   81752:	6003      	str	r3, [r0, #0]
   81754:	684b      	ldr	r3, [r1, #4]
   81756:	6043      	str	r3, [r0, #4]
   81758:	688b      	ldr	r3, [r1, #8]
   8175a:	6083      	str	r3, [r0, #8]
   8175c:	68cb      	ldr	r3, [r1, #12]
   8175e:	60c3      	str	r3, [r0, #12]
   81760:	3010      	adds	r0, #16
   81762:	3110      	adds	r1, #16
   81764:	3a10      	subs	r2, #16
   81766:	d2f3      	bcs.n	81750 <memcpy+0x5c>
   81768:	320c      	adds	r2, #12
   8176a:	d305      	bcc.n	81778 <memcpy+0x84>
   8176c:	f851 3b04 	ldr.w	r3, [r1], #4
   81770:	f840 3b04 	str.w	r3, [r0], #4
   81774:	3a04      	subs	r2, #4
   81776:	d2f9      	bcs.n	8176c <memcpy+0x78>
   81778:	3204      	adds	r2, #4
   8177a:	d008      	beq.n	8178e <memcpy+0x9a>
   8177c:	07d2      	lsls	r2, r2, #31
   8177e:	bf1c      	itt	ne
   81780:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81784:	f800 3b01 	strbne.w	r3, [r0], #1
   81788:	d301      	bcc.n	8178e <memcpy+0x9a>
   8178a:	880b      	ldrh	r3, [r1, #0]
   8178c:	8003      	strh	r3, [r0, #0]
   8178e:	4660      	mov	r0, ip
   81790:	4770      	bx	lr
   81792:	bf00      	nop
   81794:	2a08      	cmp	r2, #8
   81796:	d313      	bcc.n	817c0 <memcpy+0xcc>
   81798:	078b      	lsls	r3, r1, #30
   8179a:	d0b1      	beq.n	81700 <memcpy+0xc>
   8179c:	f010 0303 	ands.w	r3, r0, #3
   817a0:	d0ae      	beq.n	81700 <memcpy+0xc>
   817a2:	f1c3 0304 	rsb	r3, r3, #4
   817a6:	1ad2      	subs	r2, r2, r3
   817a8:	07db      	lsls	r3, r3, #31
   817aa:	bf1c      	itt	ne
   817ac:	f811 3b01 	ldrbne.w	r3, [r1], #1
   817b0:	f800 3b01 	strbne.w	r3, [r0], #1
   817b4:	d3a4      	bcc.n	81700 <memcpy+0xc>
   817b6:	f831 3b02 	ldrh.w	r3, [r1], #2
   817ba:	f820 3b02 	strh.w	r3, [r0], #2
   817be:	e79f      	b.n	81700 <memcpy+0xc>
   817c0:	3a04      	subs	r2, #4
   817c2:	d3d9      	bcc.n	81778 <memcpy+0x84>
   817c4:	3a01      	subs	r2, #1
   817c6:	f811 3b01 	ldrb.w	r3, [r1], #1
   817ca:	f800 3b01 	strb.w	r3, [r0], #1
   817ce:	d2f9      	bcs.n	817c4 <memcpy+0xd0>
   817d0:	780b      	ldrb	r3, [r1, #0]
   817d2:	7003      	strb	r3, [r0, #0]
   817d4:	784b      	ldrb	r3, [r1, #1]
   817d6:	7043      	strb	r3, [r0, #1]
   817d8:	788b      	ldrb	r3, [r1, #2]
   817da:	7083      	strb	r3, [r0, #2]
   817dc:	4660      	mov	r0, ip
   817de:	4770      	bx	lr

000817e0 <memset>:
   817e0:	b470      	push	{r4, r5, r6}
   817e2:	0786      	lsls	r6, r0, #30
   817e4:	d046      	beq.n	81874 <memset+0x94>
   817e6:	1e54      	subs	r4, r2, #1
   817e8:	2a00      	cmp	r2, #0
   817ea:	d041      	beq.n	81870 <memset+0x90>
   817ec:	b2ca      	uxtb	r2, r1
   817ee:	4603      	mov	r3, r0
   817f0:	e002      	b.n	817f8 <memset+0x18>
   817f2:	f114 34ff 	adds.w	r4, r4, #4294967295
   817f6:	d33b      	bcc.n	81870 <memset+0x90>
   817f8:	f803 2b01 	strb.w	r2, [r3], #1
   817fc:	079d      	lsls	r5, r3, #30
   817fe:	d1f8      	bne.n	817f2 <memset+0x12>
   81800:	2c03      	cmp	r4, #3
   81802:	d92e      	bls.n	81862 <memset+0x82>
   81804:	b2cd      	uxtb	r5, r1
   81806:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8180a:	2c0f      	cmp	r4, #15
   8180c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81810:	d919      	bls.n	81846 <memset+0x66>
   81812:	4626      	mov	r6, r4
   81814:	f103 0210 	add.w	r2, r3, #16
   81818:	3e10      	subs	r6, #16
   8181a:	2e0f      	cmp	r6, #15
   8181c:	f842 5c10 	str.w	r5, [r2, #-16]
   81820:	f842 5c0c 	str.w	r5, [r2, #-12]
   81824:	f842 5c08 	str.w	r5, [r2, #-8]
   81828:	f842 5c04 	str.w	r5, [r2, #-4]
   8182c:	f102 0210 	add.w	r2, r2, #16
   81830:	d8f2      	bhi.n	81818 <memset+0x38>
   81832:	f1a4 0210 	sub.w	r2, r4, #16
   81836:	f022 020f 	bic.w	r2, r2, #15
   8183a:	f004 040f 	and.w	r4, r4, #15
   8183e:	3210      	adds	r2, #16
   81840:	2c03      	cmp	r4, #3
   81842:	4413      	add	r3, r2
   81844:	d90d      	bls.n	81862 <memset+0x82>
   81846:	461e      	mov	r6, r3
   81848:	4622      	mov	r2, r4
   8184a:	3a04      	subs	r2, #4
   8184c:	2a03      	cmp	r2, #3
   8184e:	f846 5b04 	str.w	r5, [r6], #4
   81852:	d8fa      	bhi.n	8184a <memset+0x6a>
   81854:	1f22      	subs	r2, r4, #4
   81856:	f022 0203 	bic.w	r2, r2, #3
   8185a:	3204      	adds	r2, #4
   8185c:	4413      	add	r3, r2
   8185e:	f004 0403 	and.w	r4, r4, #3
   81862:	b12c      	cbz	r4, 81870 <memset+0x90>
   81864:	b2c9      	uxtb	r1, r1
   81866:	441c      	add	r4, r3
   81868:	f803 1b01 	strb.w	r1, [r3], #1
   8186c:	429c      	cmp	r4, r3
   8186e:	d1fb      	bne.n	81868 <memset+0x88>
   81870:	bc70      	pop	{r4, r5, r6}
   81872:	4770      	bx	lr
   81874:	4614      	mov	r4, r2
   81876:	4603      	mov	r3, r0
   81878:	e7c2      	b.n	81800 <memset+0x20>
   8187a:	bf00      	nop

0008187c <_puts_r>:
   8187c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8187e:	4605      	mov	r5, r0
   81880:	b089      	sub	sp, #36	; 0x24
   81882:	4608      	mov	r0, r1
   81884:	460c      	mov	r4, r1
   81886:	2701      	movs	r7, #1
   81888:	f000 f91e 	bl	81ac8 <strlen>
   8188c:	2602      	movs	r6, #2
   8188e:	19c3      	adds	r3, r0, r7
   81890:	4920      	ldr	r1, [pc, #128]	; (81914 <_puts_r+0x98>)
   81892:	9303      	str	r3, [sp, #12]
   81894:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81896:	aa04      	add	r2, sp, #16
   81898:	9404      	str	r4, [sp, #16]
   8189a:	9005      	str	r0, [sp, #20]
   8189c:	68ac      	ldr	r4, [r5, #8]
   8189e:	9707      	str	r7, [sp, #28]
   818a0:	9602      	str	r6, [sp, #8]
   818a2:	9106      	str	r1, [sp, #24]
   818a4:	9201      	str	r2, [sp, #4]
   818a6:	b353      	cbz	r3, 818fe <_puts_r+0x82>
   818a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   818aa:	f013 0f01 	tst.w	r3, #1
   818ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   818b2:	b29a      	uxth	r2, r3
   818b4:	d101      	bne.n	818ba <_puts_r+0x3e>
   818b6:	0590      	lsls	r0, r2, #22
   818b8:	d525      	bpl.n	81906 <_puts_r+0x8a>
   818ba:	0491      	lsls	r1, r2, #18
   818bc:	d406      	bmi.n	818cc <_puts_r+0x50>
   818be:	6e62      	ldr	r2, [r4, #100]	; 0x64
   818c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   818c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   818c8:	81a3      	strh	r3, [r4, #12]
   818ca:	6662      	str	r2, [r4, #100]	; 0x64
   818cc:	4628      	mov	r0, r5
   818ce:	aa01      	add	r2, sp, #4
   818d0:	4621      	mov	r1, r4
   818d2:	f001 fba3 	bl	8301c <__sfvwrite_r>
   818d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
   818d8:	2800      	cmp	r0, #0
   818da:	bf0c      	ite	eq
   818dc:	250a      	moveq	r5, #10
   818de:	f04f 35ff 	movne.w	r5, #4294967295
   818e2:	07da      	lsls	r2, r3, #31
   818e4:	d402      	bmi.n	818ec <_puts_r+0x70>
   818e6:	89a3      	ldrh	r3, [r4, #12]
   818e8:	059b      	lsls	r3, r3, #22
   818ea:	d502      	bpl.n	818f2 <_puts_r+0x76>
   818ec:	4628      	mov	r0, r5
   818ee:	b009      	add	sp, #36	; 0x24
   818f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   818f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
   818f4:	f001 fd48 	bl	83388 <__retarget_lock_release_recursive>
   818f8:	4628      	mov	r0, r5
   818fa:	b009      	add	sp, #36	; 0x24
   818fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   818fe:	4628      	mov	r0, r5
   81900:	f001 f980 	bl	82c04 <__sinit>
   81904:	e7d0      	b.n	818a8 <_puts_r+0x2c>
   81906:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81908:	f001 fd3c 	bl	83384 <__retarget_lock_acquire_recursive>
   8190c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81910:	b29a      	uxth	r2, r3
   81912:	e7d2      	b.n	818ba <_puts_r+0x3e>
   81914:	0008467c 	.word	0x0008467c

00081918 <puts>:
   81918:	4b02      	ldr	r3, [pc, #8]	; (81924 <puts+0xc>)
   8191a:	4601      	mov	r1, r0
   8191c:	6818      	ldr	r0, [r3, #0]
   8191e:	f7ff bfad 	b.w	8187c <_puts_r>
   81922:	bf00      	nop
   81924:	20070144 	.word	0x20070144

00081928 <setbuf>:
   81928:	2900      	cmp	r1, #0
   8192a:	bf0c      	ite	eq
   8192c:	2202      	moveq	r2, #2
   8192e:	2200      	movne	r2, #0
   81930:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81934:	f000 b800 	b.w	81938 <setvbuf>

00081938 <setvbuf>:
   81938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8193c:	4d61      	ldr	r5, [pc, #388]	; (81ac4 <setvbuf+0x18c>)
   8193e:	b083      	sub	sp, #12
   81940:	682d      	ldr	r5, [r5, #0]
   81942:	4604      	mov	r4, r0
   81944:	460f      	mov	r7, r1
   81946:	4690      	mov	r8, r2
   81948:	461e      	mov	r6, r3
   8194a:	b115      	cbz	r5, 81952 <setvbuf+0x1a>
   8194c:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8194e:	2b00      	cmp	r3, #0
   81950:	d064      	beq.n	81a1c <setvbuf+0xe4>
   81952:	f1b8 0f02 	cmp.w	r8, #2
   81956:	d006      	beq.n	81966 <setvbuf+0x2e>
   81958:	f1b8 0f01 	cmp.w	r8, #1
   8195c:	f200 809f 	bhi.w	81a9e <setvbuf+0x166>
   81960:	2e00      	cmp	r6, #0
   81962:	f2c0 809c 	blt.w	81a9e <setvbuf+0x166>
   81966:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81968:	07d8      	lsls	r0, r3, #31
   8196a:	d534      	bpl.n	819d6 <setvbuf+0x9e>
   8196c:	4621      	mov	r1, r4
   8196e:	4628      	mov	r0, r5
   81970:	f001 f8f0 	bl	82b54 <_fflush_r>
   81974:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81976:	b141      	cbz	r1, 8198a <setvbuf+0x52>
   81978:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8197c:	4299      	cmp	r1, r3
   8197e:	d002      	beq.n	81986 <setvbuf+0x4e>
   81980:	4628      	mov	r0, r5
   81982:	f001 fa65 	bl	82e50 <_free_r>
   81986:	2300      	movs	r3, #0
   81988:	6323      	str	r3, [r4, #48]	; 0x30
   8198a:	2200      	movs	r2, #0
   8198c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81990:	61a2      	str	r2, [r4, #24]
   81992:	6062      	str	r2, [r4, #4]
   81994:	061a      	lsls	r2, r3, #24
   81996:	d43a      	bmi.n	81a0e <setvbuf+0xd6>
   81998:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   8199c:	f023 0303 	bic.w	r3, r3, #3
   819a0:	f1b8 0f02 	cmp.w	r8, #2
   819a4:	81a3      	strh	r3, [r4, #12]
   819a6:	d01d      	beq.n	819e4 <setvbuf+0xac>
   819a8:	ab01      	add	r3, sp, #4
   819aa:	466a      	mov	r2, sp
   819ac:	4621      	mov	r1, r4
   819ae:	4628      	mov	r0, r5
   819b0:	f001 fcec 	bl	8338c <__swhatbuf_r>
   819b4:	89a3      	ldrh	r3, [r4, #12]
   819b6:	4318      	orrs	r0, r3
   819b8:	81a0      	strh	r0, [r4, #12]
   819ba:	2e00      	cmp	r6, #0
   819bc:	d132      	bne.n	81a24 <setvbuf+0xec>
   819be:	9e00      	ldr	r6, [sp, #0]
   819c0:	4630      	mov	r0, r6
   819c2:	f001 fd5b 	bl	8347c <malloc>
   819c6:	4607      	mov	r7, r0
   819c8:	2800      	cmp	r0, #0
   819ca:	d06b      	beq.n	81aa4 <setvbuf+0x16c>
   819cc:	89a3      	ldrh	r3, [r4, #12]
   819ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   819d2:	81a3      	strh	r3, [r4, #12]
   819d4:	e028      	b.n	81a28 <setvbuf+0xf0>
   819d6:	89a3      	ldrh	r3, [r4, #12]
   819d8:	0599      	lsls	r1, r3, #22
   819da:	d4c7      	bmi.n	8196c <setvbuf+0x34>
   819dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   819de:	f001 fcd1 	bl	83384 <__retarget_lock_acquire_recursive>
   819e2:	e7c3      	b.n	8196c <setvbuf+0x34>
   819e4:	2500      	movs	r5, #0
   819e6:	2600      	movs	r6, #0
   819e8:	2001      	movs	r0, #1
   819ea:	6e61      	ldr	r1, [r4, #100]	; 0x64
   819ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
   819f0:	f043 0302 	orr.w	r3, r3, #2
   819f4:	60a6      	str	r6, [r4, #8]
   819f6:	07ce      	lsls	r6, r1, #31
   819f8:	81a3      	strh	r3, [r4, #12]
   819fa:	6160      	str	r0, [r4, #20]
   819fc:	6022      	str	r2, [r4, #0]
   819fe:	6122      	str	r2, [r4, #16]
   81a00:	d401      	bmi.n	81a06 <setvbuf+0xce>
   81a02:	0598      	lsls	r0, r3, #22
   81a04:	d53e      	bpl.n	81a84 <setvbuf+0x14c>
   81a06:	4628      	mov	r0, r5
   81a08:	b003      	add	sp, #12
   81a0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81a0e:	6921      	ldr	r1, [r4, #16]
   81a10:	4628      	mov	r0, r5
   81a12:	f001 fa1d 	bl	82e50 <_free_r>
   81a16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81a1a:	e7bd      	b.n	81998 <setvbuf+0x60>
   81a1c:	4628      	mov	r0, r5
   81a1e:	f001 f8f1 	bl	82c04 <__sinit>
   81a22:	e796      	b.n	81952 <setvbuf+0x1a>
   81a24:	2f00      	cmp	r7, #0
   81a26:	d0cb      	beq.n	819c0 <setvbuf+0x88>
   81a28:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81a2a:	2b00      	cmp	r3, #0
   81a2c:	d033      	beq.n	81a96 <setvbuf+0x15e>
   81a2e:	9b00      	ldr	r3, [sp, #0]
   81a30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   81a34:	429e      	cmp	r6, r3
   81a36:	bf1c      	itt	ne
   81a38:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   81a3c:	81a2      	strhne	r2, [r4, #12]
   81a3e:	f1b8 0f01 	cmp.w	r8, #1
   81a42:	bf04      	itt	eq
   81a44:	f042 0201 	orreq.w	r2, r2, #1
   81a48:	81a2      	strheq	r2, [r4, #12]
   81a4a:	b292      	uxth	r2, r2
   81a4c:	f012 0308 	ands.w	r3, r2, #8
   81a50:	6027      	str	r7, [r4, #0]
   81a52:	6127      	str	r7, [r4, #16]
   81a54:	6166      	str	r6, [r4, #20]
   81a56:	d00e      	beq.n	81a76 <setvbuf+0x13e>
   81a58:	07d1      	lsls	r1, r2, #31
   81a5a:	d51a      	bpl.n	81a92 <setvbuf+0x15a>
   81a5c:	2300      	movs	r3, #0
   81a5e:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81a60:	4276      	negs	r6, r6
   81a62:	f015 0501 	ands.w	r5, r5, #1
   81a66:	61a6      	str	r6, [r4, #24]
   81a68:	60a3      	str	r3, [r4, #8]
   81a6a:	d009      	beq.n	81a80 <setvbuf+0x148>
   81a6c:	2500      	movs	r5, #0
   81a6e:	4628      	mov	r0, r5
   81a70:	b003      	add	sp, #12
   81a72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81a76:	60a3      	str	r3, [r4, #8]
   81a78:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81a7a:	f015 0501 	ands.w	r5, r5, #1
   81a7e:	d1f5      	bne.n	81a6c <setvbuf+0x134>
   81a80:	0593      	lsls	r3, r2, #22
   81a82:	d4c0      	bmi.n	81a06 <setvbuf+0xce>
   81a84:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81a86:	f001 fc7f 	bl	83388 <__retarget_lock_release_recursive>
   81a8a:	4628      	mov	r0, r5
   81a8c:	b003      	add	sp, #12
   81a8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81a92:	60a6      	str	r6, [r4, #8]
   81a94:	e7f0      	b.n	81a78 <setvbuf+0x140>
   81a96:	4628      	mov	r0, r5
   81a98:	f001 f8b4 	bl	82c04 <__sinit>
   81a9c:	e7c7      	b.n	81a2e <setvbuf+0xf6>
   81a9e:	f04f 35ff 	mov.w	r5, #4294967295
   81aa2:	e7b0      	b.n	81a06 <setvbuf+0xce>
   81aa4:	f8dd 9000 	ldr.w	r9, [sp]
   81aa8:	45b1      	cmp	r9, r6
   81aaa:	d004      	beq.n	81ab6 <setvbuf+0x17e>
   81aac:	4648      	mov	r0, r9
   81aae:	f001 fce5 	bl	8347c <malloc>
   81ab2:	4607      	mov	r7, r0
   81ab4:	b920      	cbnz	r0, 81ac0 <setvbuf+0x188>
   81ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81aba:	f04f 35ff 	mov.w	r5, #4294967295
   81abe:	e792      	b.n	819e6 <setvbuf+0xae>
   81ac0:	464e      	mov	r6, r9
   81ac2:	e783      	b.n	819cc <setvbuf+0x94>
   81ac4:	20070144 	.word	0x20070144

00081ac8 <strlen>:
   81ac8:	f020 0103 	bic.w	r1, r0, #3
   81acc:	f010 0003 	ands.w	r0, r0, #3
   81ad0:	f1c0 0000 	rsb	r0, r0, #0
   81ad4:	f851 3b04 	ldr.w	r3, [r1], #4
   81ad8:	f100 0c04 	add.w	ip, r0, #4
   81adc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81ae0:	f06f 0200 	mvn.w	r2, #0
   81ae4:	bf1c      	itt	ne
   81ae6:	fa22 f20c 	lsrne.w	r2, r2, ip
   81aea:	4313      	orrne	r3, r2
   81aec:	f04f 0c01 	mov.w	ip, #1
   81af0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81af4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81af8:	eba3 020c 	sub.w	r2, r3, ip
   81afc:	ea22 0203 	bic.w	r2, r2, r3
   81b00:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   81b04:	bf04      	itt	eq
   81b06:	f851 3b04 	ldreq.w	r3, [r1], #4
   81b0a:	3004      	addeq	r0, #4
   81b0c:	d0f4      	beq.n	81af8 <strlen+0x30>
   81b0e:	f1c2 0100 	rsb	r1, r2, #0
   81b12:	ea02 0201 	and.w	r2, r2, r1
   81b16:	fab2 f282 	clz	r2, r2
   81b1a:	f1c2 021f 	rsb	r2, r2, #31
   81b1e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   81b22:	4770      	bx	lr

00081b24 <__utoa>:
   81b24:	b5f0      	push	{r4, r5, r6, r7, lr}
   81b26:	b08b      	sub	sp, #44	; 0x2c
   81b28:	466f      	mov	r7, sp
   81b2a:	4615      	mov	r5, r2
   81b2c:	f8df e070 	ldr.w	lr, [pc, #112]	; 81ba0 <__utoa+0x7c>
   81b30:	4604      	mov	r4, r0
   81b32:	460e      	mov	r6, r1
   81b34:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   81b38:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   81b3a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   81b3e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   81b40:	e89e 0003 	ldmia.w	lr, {r0, r1}
   81b44:	1eab      	subs	r3, r5, #2
   81b46:	f847 0b04 	str.w	r0, [r7], #4
   81b4a:	2b22      	cmp	r3, #34	; 0x22
   81b4c:	7039      	strb	r1, [r7, #0]
   81b4e:	d822      	bhi.n	81b96 <__utoa+0x72>
   81b50:	1e71      	subs	r1, r6, #1
   81b52:	4608      	mov	r0, r1
   81b54:	2300      	movs	r3, #0
   81b56:	e000      	b.n	81b5a <__utoa+0x36>
   81b58:	4613      	mov	r3, r2
   81b5a:	fbb4 f2f5 	udiv	r2, r4, r5
   81b5e:	fb05 4412 	mls	r4, r5, r2, r4
   81b62:	af0a      	add	r7, sp, #40	; 0x28
   81b64:	443c      	add	r4, r7
   81b66:	f814 7c28 	ldrb.w	r7, [r4, #-40]
   81b6a:	4614      	mov	r4, r2
   81b6c:	f800 7f01 	strb.w	r7, [r0, #1]!
   81b70:	1c5a      	adds	r2, r3, #1
   81b72:	2c00      	cmp	r4, #0
   81b74:	d1f0      	bne.n	81b58 <__utoa+0x34>
   81b76:	54b4      	strb	r4, [r6, r2]
   81b78:	18f2      	adds	r2, r6, r3
   81b7a:	b14b      	cbz	r3, 81b90 <__utoa+0x6c>
   81b7c:	3401      	adds	r4, #1
   81b7e:	784d      	ldrb	r5, [r1, #1]
   81b80:	7817      	ldrb	r7, [r2, #0]
   81b82:	1b18      	subs	r0, r3, r4
   81b84:	4284      	cmp	r4, r0
   81b86:	f801 7f01 	strb.w	r7, [r1, #1]!
   81b8a:	f802 5901 	strb.w	r5, [r2], #-1
   81b8e:	dbf5      	blt.n	81b7c <__utoa+0x58>
   81b90:	4630      	mov	r0, r6
   81b92:	b00b      	add	sp, #44	; 0x2c
   81b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81b96:	2000      	movs	r0, #0
   81b98:	7030      	strb	r0, [r6, #0]
   81b9a:	b00b      	add	sp, #44	; 0x2c
   81b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81b9e:	bf00      	nop
   81ba0:	00084684 	.word	0x00084684

00081ba4 <__sprint_r.part.0>:
   81ba4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81ba8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81baa:	4693      	mov	fp, r2
   81bac:	049c      	lsls	r4, r3, #18
   81bae:	d52f      	bpl.n	81c10 <__sprint_r.part.0+0x6c>
   81bb0:	6893      	ldr	r3, [r2, #8]
   81bb2:	6812      	ldr	r2, [r2, #0]
   81bb4:	b353      	cbz	r3, 81c0c <__sprint_r.part.0+0x68>
   81bb6:	460e      	mov	r6, r1
   81bb8:	4607      	mov	r7, r0
   81bba:	f102 0908 	add.w	r9, r2, #8
   81bbe:	e919 0420 	ldmdb	r9, {r5, sl}
   81bc2:	ea5f 089a 	movs.w	r8, sl, lsr #2
   81bc6:	d017      	beq.n	81bf8 <__sprint_r.part.0+0x54>
   81bc8:	2400      	movs	r4, #0
   81bca:	3d04      	subs	r5, #4
   81bcc:	e001      	b.n	81bd2 <__sprint_r.part.0+0x2e>
   81bce:	45a0      	cmp	r8, r4
   81bd0:	d010      	beq.n	81bf4 <__sprint_r.part.0+0x50>
   81bd2:	4632      	mov	r2, r6
   81bd4:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81bd8:	4638      	mov	r0, r7
   81bda:	f001 f8b5 	bl	82d48 <_fputwc_r>
   81bde:	1c43      	adds	r3, r0, #1
   81be0:	f104 0401 	add.w	r4, r4, #1
   81be4:	d1f3      	bne.n	81bce <__sprint_r.part.0+0x2a>
   81be6:	2300      	movs	r3, #0
   81be8:	f8cb 3008 	str.w	r3, [fp, #8]
   81bec:	f8cb 3004 	str.w	r3, [fp, #4]
   81bf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81bf4:	f8db 3008 	ldr.w	r3, [fp, #8]
   81bf8:	f02a 0a03 	bic.w	sl, sl, #3
   81bfc:	eba3 030a 	sub.w	r3, r3, sl
   81c00:	f8cb 3008 	str.w	r3, [fp, #8]
   81c04:	f109 0908 	add.w	r9, r9, #8
   81c08:	2b00      	cmp	r3, #0
   81c0a:	d1d8      	bne.n	81bbe <__sprint_r.part.0+0x1a>
   81c0c:	2000      	movs	r0, #0
   81c0e:	e7ea      	b.n	81be6 <__sprint_r.part.0+0x42>
   81c10:	f001 fa04 	bl	8301c <__sfvwrite_r>
   81c14:	2300      	movs	r3, #0
   81c16:	f8cb 3008 	str.w	r3, [fp, #8]
   81c1a:	f8cb 3004 	str.w	r3, [fp, #4]
   81c1e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c22:	bf00      	nop

00081c24 <_vfiprintf_r>:
   81c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c28:	b0ad      	sub	sp, #180	; 0xb4
   81c2a:	461d      	mov	r5, r3
   81c2c:	468b      	mov	fp, r1
   81c2e:	4690      	mov	r8, r2
   81c30:	9307      	str	r3, [sp, #28]
   81c32:	9006      	str	r0, [sp, #24]
   81c34:	b118      	cbz	r0, 81c3e <_vfiprintf_r+0x1a>
   81c36:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81c38:	2b00      	cmp	r3, #0
   81c3a:	f000 80f3 	beq.w	81e24 <_vfiprintf_r+0x200>
   81c3e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81c42:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81c46:	07df      	lsls	r7, r3, #31
   81c48:	b281      	uxth	r1, r0
   81c4a:	d402      	bmi.n	81c52 <_vfiprintf_r+0x2e>
   81c4c:	058e      	lsls	r6, r1, #22
   81c4e:	f140 80fc 	bpl.w	81e4a <_vfiprintf_r+0x226>
   81c52:	048c      	lsls	r4, r1, #18
   81c54:	d40a      	bmi.n	81c6c <_vfiprintf_r+0x48>
   81c56:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81c5a:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   81c5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81c62:	f8ab 100c 	strh.w	r1, [fp, #12]
   81c66:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   81c6a:	b289      	uxth	r1, r1
   81c6c:	0708      	lsls	r0, r1, #28
   81c6e:	f140 80b3 	bpl.w	81dd8 <_vfiprintf_r+0x1b4>
   81c72:	f8db 3010 	ldr.w	r3, [fp, #16]
   81c76:	2b00      	cmp	r3, #0
   81c78:	f000 80ae 	beq.w	81dd8 <_vfiprintf_r+0x1b4>
   81c7c:	f001 031a 	and.w	r3, r1, #26
   81c80:	2b0a      	cmp	r3, #10
   81c82:	f000 80b5 	beq.w	81df0 <_vfiprintf_r+0x1cc>
   81c86:	2300      	movs	r3, #0
   81c88:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   81c8c:	46d1      	mov	r9, sl
   81c8e:	930b      	str	r3, [sp, #44]	; 0x2c
   81c90:	9303      	str	r3, [sp, #12]
   81c92:	9311      	str	r3, [sp, #68]	; 0x44
   81c94:	9310      	str	r3, [sp, #64]	; 0x40
   81c96:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   81c9a:	f8cd b010 	str.w	fp, [sp, #16]
   81c9e:	f898 3000 	ldrb.w	r3, [r8]
   81ca2:	4644      	mov	r4, r8
   81ca4:	b1fb      	cbz	r3, 81ce6 <_vfiprintf_r+0xc2>
   81ca6:	2b25      	cmp	r3, #37	; 0x25
   81ca8:	d102      	bne.n	81cb0 <_vfiprintf_r+0x8c>
   81caa:	e01c      	b.n	81ce6 <_vfiprintf_r+0xc2>
   81cac:	2b25      	cmp	r3, #37	; 0x25
   81cae:	d003      	beq.n	81cb8 <_vfiprintf_r+0x94>
   81cb0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   81cb4:	2b00      	cmp	r3, #0
   81cb6:	d1f9      	bne.n	81cac <_vfiprintf_r+0x88>
   81cb8:	eba4 0508 	sub.w	r5, r4, r8
   81cbc:	b19d      	cbz	r5, 81ce6 <_vfiprintf_r+0xc2>
   81cbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81cc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81cc2:	3301      	adds	r3, #1
   81cc4:	442a      	add	r2, r5
   81cc6:	2b07      	cmp	r3, #7
   81cc8:	f8c9 8000 	str.w	r8, [r9]
   81ccc:	f8c9 5004 	str.w	r5, [r9, #4]
   81cd0:	9211      	str	r2, [sp, #68]	; 0x44
   81cd2:	9310      	str	r3, [sp, #64]	; 0x40
   81cd4:	dd7a      	ble.n	81dcc <_vfiprintf_r+0x1a8>
   81cd6:	2a00      	cmp	r2, #0
   81cd8:	f040 84b5 	bne.w	82646 <_vfiprintf_r+0xa22>
   81cdc:	46d1      	mov	r9, sl
   81cde:	9b03      	ldr	r3, [sp, #12]
   81ce0:	9210      	str	r2, [sp, #64]	; 0x40
   81ce2:	442b      	add	r3, r5
   81ce4:	9303      	str	r3, [sp, #12]
   81ce6:	7823      	ldrb	r3, [r4, #0]
   81ce8:	2b00      	cmp	r3, #0
   81cea:	f000 83e5 	beq.w	824b8 <_vfiprintf_r+0x894>
   81cee:	2000      	movs	r0, #0
   81cf0:	f04f 0300 	mov.w	r3, #0
   81cf4:	f104 0801 	add.w	r8, r4, #1
   81cf8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   81cfc:	7862      	ldrb	r2, [r4, #1]
   81cfe:	4606      	mov	r6, r0
   81d00:	4605      	mov	r5, r0
   81d02:	4603      	mov	r3, r0
   81d04:	f04f 34ff 	mov.w	r4, #4294967295
   81d08:	f108 0801 	add.w	r8, r8, #1
   81d0c:	f1a2 0120 	sub.w	r1, r2, #32
   81d10:	2958      	cmp	r1, #88	; 0x58
   81d12:	f200 82d9 	bhi.w	822c8 <_vfiprintf_r+0x6a4>
   81d16:	e8df f011 	tbh	[pc, r1, lsl #1]
   81d1a:	0228      	.short	0x0228
   81d1c:	02d702d7 	.word	0x02d702d7
   81d20:	02d70230 	.word	0x02d70230
   81d24:	02d702d7 	.word	0x02d702d7
   81d28:	02d702d7 	.word	0x02d702d7
   81d2c:	00a002d7 	.word	0x00a002d7
   81d30:	02d70288 	.word	0x02d70288
   81d34:	02b800a8 	.word	0x02b800a8
   81d38:	01a602d7 	.word	0x01a602d7
   81d3c:	01ab01ab 	.word	0x01ab01ab
   81d40:	01ab01ab 	.word	0x01ab01ab
   81d44:	01ab01ab 	.word	0x01ab01ab
   81d48:	01ab01ab 	.word	0x01ab01ab
   81d4c:	02d701ab 	.word	0x02d701ab
   81d50:	02d702d7 	.word	0x02d702d7
   81d54:	02d702d7 	.word	0x02d702d7
   81d58:	02d702d7 	.word	0x02d702d7
   81d5c:	02d702d7 	.word	0x02d702d7
   81d60:	01b902d7 	.word	0x01b902d7
   81d64:	02d702d7 	.word	0x02d702d7
   81d68:	02d702d7 	.word	0x02d702d7
   81d6c:	02d702d7 	.word	0x02d702d7
   81d70:	02d702d7 	.word	0x02d702d7
   81d74:	02d702d7 	.word	0x02d702d7
   81d78:	02d7019e 	.word	0x02d7019e
   81d7c:	02d702d7 	.word	0x02d702d7
   81d80:	02d702d7 	.word	0x02d702d7
   81d84:	02d701a2 	.word	0x02d701a2
   81d88:	025a02d7 	.word	0x025a02d7
   81d8c:	02d702d7 	.word	0x02d702d7
   81d90:	02d702d7 	.word	0x02d702d7
   81d94:	02d702d7 	.word	0x02d702d7
   81d98:	02d702d7 	.word	0x02d702d7
   81d9c:	02d702d7 	.word	0x02d702d7
   81da0:	02220261 	.word	0x02220261
   81da4:	02d702d7 	.word	0x02d702d7
   81da8:	027602d7 	.word	0x027602d7
   81dac:	02d70222 	.word	0x02d70222
   81db0:	027b02d7 	.word	0x027b02d7
   81db4:	01fc02d7 	.word	0x01fc02d7
   81db8:	02100189 	.word	0x02100189
   81dbc:	02d702d2 	.word	0x02d702d2
   81dc0:	02d70295 	.word	0x02d70295
   81dc4:	02d700ad 	.word	0x02d700ad
   81dc8:	023502d7 	.word	0x023502d7
   81dcc:	f109 0908 	add.w	r9, r9, #8
   81dd0:	9b03      	ldr	r3, [sp, #12]
   81dd2:	442b      	add	r3, r5
   81dd4:	9303      	str	r3, [sp, #12]
   81dd6:	e786      	b.n	81ce6 <_vfiprintf_r+0xc2>
   81dd8:	4659      	mov	r1, fp
   81dda:	9806      	ldr	r0, [sp, #24]
   81ddc:	f000 fdaa 	bl	82934 <__swsetup_r>
   81de0:	bb18      	cbnz	r0, 81e2a <_vfiprintf_r+0x206>
   81de2:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   81de6:	f001 031a 	and.w	r3, r1, #26
   81dea:	2b0a      	cmp	r3, #10
   81dec:	f47f af4b 	bne.w	81c86 <_vfiprintf_r+0x62>
   81df0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81df4:	2b00      	cmp	r3, #0
   81df6:	f6ff af46 	blt.w	81c86 <_vfiprintf_r+0x62>
   81dfa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81dfe:	07db      	lsls	r3, r3, #31
   81e00:	d405      	bmi.n	81e0e <_vfiprintf_r+0x1ea>
   81e02:	058f      	lsls	r7, r1, #22
   81e04:	d403      	bmi.n	81e0e <_vfiprintf_r+0x1ea>
   81e06:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81e0a:	f001 fabd 	bl	83388 <__retarget_lock_release_recursive>
   81e0e:	462b      	mov	r3, r5
   81e10:	4642      	mov	r2, r8
   81e12:	4659      	mov	r1, fp
   81e14:	9806      	ldr	r0, [sp, #24]
   81e16:	f000 fd49 	bl	828ac <__sbprintf>
   81e1a:	9003      	str	r0, [sp, #12]
   81e1c:	9803      	ldr	r0, [sp, #12]
   81e1e:	b02d      	add	sp, #180	; 0xb4
   81e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81e24:	f000 feee 	bl	82c04 <__sinit>
   81e28:	e709      	b.n	81c3e <_vfiprintf_r+0x1a>
   81e2a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81e2e:	07d9      	lsls	r1, r3, #31
   81e30:	d404      	bmi.n	81e3c <_vfiprintf_r+0x218>
   81e32:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81e36:	059a      	lsls	r2, r3, #22
   81e38:	f140 84ae 	bpl.w	82798 <_vfiprintf_r+0xb74>
   81e3c:	f04f 33ff 	mov.w	r3, #4294967295
   81e40:	9303      	str	r3, [sp, #12]
   81e42:	9803      	ldr	r0, [sp, #12]
   81e44:	b02d      	add	sp, #180	; 0xb4
   81e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81e4a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81e4e:	f001 fa99 	bl	83384 <__retarget_lock_acquire_recursive>
   81e52:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81e56:	b281      	uxth	r1, r0
   81e58:	e6fb      	b.n	81c52 <_vfiprintf_r+0x2e>
   81e5a:	9907      	ldr	r1, [sp, #28]
   81e5c:	460a      	mov	r2, r1
   81e5e:	680d      	ldr	r5, [r1, #0]
   81e60:	3204      	adds	r2, #4
   81e62:	2d00      	cmp	r5, #0
   81e64:	9207      	str	r2, [sp, #28]
   81e66:	da02      	bge.n	81e6e <_vfiprintf_r+0x24a>
   81e68:	426d      	negs	r5, r5
   81e6a:	f043 0304 	orr.w	r3, r3, #4
   81e6e:	f898 2000 	ldrb.w	r2, [r8]
   81e72:	e749      	b.n	81d08 <_vfiprintf_r+0xe4>
   81e74:	9508      	str	r5, [sp, #32]
   81e76:	069e      	lsls	r6, r3, #26
   81e78:	f100 845a 	bmi.w	82730 <_vfiprintf_r+0xb0c>
   81e7c:	9907      	ldr	r1, [sp, #28]
   81e7e:	06dd      	lsls	r5, r3, #27
   81e80:	460a      	mov	r2, r1
   81e82:	f100 83ef 	bmi.w	82664 <_vfiprintf_r+0xa40>
   81e86:	0658      	lsls	r0, r3, #25
   81e88:	f140 83ec 	bpl.w	82664 <_vfiprintf_r+0xa40>
   81e8c:	2700      	movs	r7, #0
   81e8e:	2201      	movs	r2, #1
   81e90:	880e      	ldrh	r6, [r1, #0]
   81e92:	3104      	adds	r1, #4
   81e94:	9107      	str	r1, [sp, #28]
   81e96:	f04f 0100 	mov.w	r1, #0
   81e9a:	2500      	movs	r5, #0
   81e9c:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   81ea0:	1c61      	adds	r1, r4, #1
   81ea2:	f000 8117 	beq.w	820d4 <_vfiprintf_r+0x4b0>
   81ea6:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   81eaa:	9102      	str	r1, [sp, #8]
   81eac:	ea56 0107 	orrs.w	r1, r6, r7
   81eb0:	f040 8115 	bne.w	820de <_vfiprintf_r+0x4ba>
   81eb4:	2c00      	cmp	r4, #0
   81eb6:	f040 835b 	bne.w	82570 <_vfiprintf_r+0x94c>
   81eba:	2a00      	cmp	r2, #0
   81ebc:	f040 83b6 	bne.w	8262c <_vfiprintf_r+0xa08>
   81ec0:	f013 0301 	ands.w	r3, r3, #1
   81ec4:	9305      	str	r3, [sp, #20]
   81ec6:	f000 8455 	beq.w	82774 <_vfiprintf_r+0xb50>
   81eca:	2330      	movs	r3, #48	; 0x30
   81ecc:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81ed0:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   81ed4:	9b05      	ldr	r3, [sp, #20]
   81ed6:	42a3      	cmp	r3, r4
   81ed8:	bfb8      	it	lt
   81eda:	4623      	movlt	r3, r4
   81edc:	9301      	str	r3, [sp, #4]
   81ede:	b10d      	cbz	r5, 81ee4 <_vfiprintf_r+0x2c0>
   81ee0:	3301      	adds	r3, #1
   81ee2:	9301      	str	r3, [sp, #4]
   81ee4:	9b02      	ldr	r3, [sp, #8]
   81ee6:	f013 0302 	ands.w	r3, r3, #2
   81eea:	9309      	str	r3, [sp, #36]	; 0x24
   81eec:	d002      	beq.n	81ef4 <_vfiprintf_r+0x2d0>
   81eee:	9b01      	ldr	r3, [sp, #4]
   81ef0:	3302      	adds	r3, #2
   81ef2:	9301      	str	r3, [sp, #4]
   81ef4:	9b02      	ldr	r3, [sp, #8]
   81ef6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   81efa:	930a      	str	r3, [sp, #40]	; 0x28
   81efc:	f040 8215 	bne.w	8232a <_vfiprintf_r+0x706>
   81f00:	9b08      	ldr	r3, [sp, #32]
   81f02:	9a01      	ldr	r2, [sp, #4]
   81f04:	1a9d      	subs	r5, r3, r2
   81f06:	2d00      	cmp	r5, #0
   81f08:	f340 820f 	ble.w	8232a <_vfiprintf_r+0x706>
   81f0c:	2d10      	cmp	r5, #16
   81f0e:	f340 8484 	ble.w	8281a <_vfiprintf_r+0xbf6>
   81f12:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81f14:	46ce      	mov	lr, r9
   81f16:	2710      	movs	r7, #16
   81f18:	46a1      	mov	r9, r4
   81f1a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81f1c:	4ec5      	ldr	r6, [pc, #788]	; (82234 <_vfiprintf_r+0x610>)
   81f1e:	4619      	mov	r1, r3
   81f20:	9c06      	ldr	r4, [sp, #24]
   81f22:	e007      	b.n	81f34 <_vfiprintf_r+0x310>
   81f24:	f101 0c02 	add.w	ip, r1, #2
   81f28:	4601      	mov	r1, r0
   81f2a:	f10e 0e08 	add.w	lr, lr, #8
   81f2e:	3d10      	subs	r5, #16
   81f30:	2d10      	cmp	r5, #16
   81f32:	dd11      	ble.n	81f58 <_vfiprintf_r+0x334>
   81f34:	1c48      	adds	r0, r1, #1
   81f36:	3210      	adds	r2, #16
   81f38:	2807      	cmp	r0, #7
   81f3a:	9211      	str	r2, [sp, #68]	; 0x44
   81f3c:	e88e 00c0 	stmia.w	lr, {r6, r7}
   81f40:	9010      	str	r0, [sp, #64]	; 0x40
   81f42:	ddef      	ble.n	81f24 <_vfiprintf_r+0x300>
   81f44:	2a00      	cmp	r2, #0
   81f46:	f040 81d9 	bne.w	822fc <_vfiprintf_r+0x6d8>
   81f4a:	3d10      	subs	r5, #16
   81f4c:	2d10      	cmp	r5, #16
   81f4e:	4611      	mov	r1, r2
   81f50:	f04f 0c01 	mov.w	ip, #1
   81f54:	46d6      	mov	lr, sl
   81f56:	dced      	bgt.n	81f34 <_vfiprintf_r+0x310>
   81f58:	464c      	mov	r4, r9
   81f5a:	4661      	mov	r1, ip
   81f5c:	46f1      	mov	r9, lr
   81f5e:	442a      	add	r2, r5
   81f60:	2907      	cmp	r1, #7
   81f62:	9211      	str	r2, [sp, #68]	; 0x44
   81f64:	f8c9 6000 	str.w	r6, [r9]
   81f68:	f8c9 5004 	str.w	r5, [r9, #4]
   81f6c:	9110      	str	r1, [sp, #64]	; 0x40
   81f6e:	f300 82eb 	bgt.w	82548 <_vfiprintf_r+0x924>
   81f72:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81f76:	f109 0908 	add.w	r9, r9, #8
   81f7a:	1c48      	adds	r0, r1, #1
   81f7c:	2d00      	cmp	r5, #0
   81f7e:	f040 81dc 	bne.w	8233a <_vfiprintf_r+0x716>
   81f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81f84:	2b00      	cmp	r3, #0
   81f86:	f000 81f6 	beq.w	82376 <_vfiprintf_r+0x752>
   81f8a:	2102      	movs	r1, #2
   81f8c:	ab0e      	add	r3, sp, #56	; 0x38
   81f8e:	440a      	add	r2, r1
   81f90:	2807      	cmp	r0, #7
   81f92:	9211      	str	r2, [sp, #68]	; 0x44
   81f94:	9010      	str	r0, [sp, #64]	; 0x40
   81f96:	f8c9 1004 	str.w	r1, [r9, #4]
   81f9a:	f8c9 3000 	str.w	r3, [r9]
   81f9e:	f340 81e6 	ble.w	8236e <_vfiprintf_r+0x74a>
   81fa2:	2a00      	cmp	r2, #0
   81fa4:	f040 8395 	bne.w	826d2 <_vfiprintf_r+0xaae>
   81fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81faa:	2001      	movs	r0, #1
   81fac:	2b80      	cmp	r3, #128	; 0x80
   81fae:	4611      	mov	r1, r2
   81fb0:	46d1      	mov	r9, sl
   81fb2:	f040 81e4 	bne.w	8237e <_vfiprintf_r+0x75a>
   81fb6:	9b08      	ldr	r3, [sp, #32]
   81fb8:	9d01      	ldr	r5, [sp, #4]
   81fba:	1b5e      	subs	r6, r3, r5
   81fbc:	2e00      	cmp	r6, #0
   81fbe:	f340 81de 	ble.w	8237e <_vfiprintf_r+0x75a>
   81fc2:	2e10      	cmp	r6, #16
   81fc4:	f340 843c 	ble.w	82840 <_vfiprintf_r+0xc1c>
   81fc8:	46cc      	mov	ip, r9
   81fca:	2710      	movs	r7, #16
   81fcc:	46a1      	mov	r9, r4
   81fce:	4d9a      	ldr	r5, [pc, #616]	; (82238 <_vfiprintf_r+0x614>)
   81fd0:	9c06      	ldr	r4, [sp, #24]
   81fd2:	e007      	b.n	81fe4 <_vfiprintf_r+0x3c0>
   81fd4:	f101 0e02 	add.w	lr, r1, #2
   81fd8:	4601      	mov	r1, r0
   81fda:	f10c 0c08 	add.w	ip, ip, #8
   81fde:	3e10      	subs	r6, #16
   81fe0:	2e10      	cmp	r6, #16
   81fe2:	dd11      	ble.n	82008 <_vfiprintf_r+0x3e4>
   81fe4:	1c48      	adds	r0, r1, #1
   81fe6:	3210      	adds	r2, #16
   81fe8:	2807      	cmp	r0, #7
   81fea:	9211      	str	r2, [sp, #68]	; 0x44
   81fec:	e88c 00a0 	stmia.w	ip, {r5, r7}
   81ff0:	9010      	str	r0, [sp, #64]	; 0x40
   81ff2:	ddef      	ble.n	81fd4 <_vfiprintf_r+0x3b0>
   81ff4:	2a00      	cmp	r2, #0
   81ff6:	f040 829b 	bne.w	82530 <_vfiprintf_r+0x90c>
   81ffa:	3e10      	subs	r6, #16
   81ffc:	2e10      	cmp	r6, #16
   81ffe:	f04f 0e01 	mov.w	lr, #1
   82002:	4611      	mov	r1, r2
   82004:	46d4      	mov	ip, sl
   82006:	dced      	bgt.n	81fe4 <_vfiprintf_r+0x3c0>
   82008:	464c      	mov	r4, r9
   8200a:	46e1      	mov	r9, ip
   8200c:	4432      	add	r2, r6
   8200e:	f1be 0f07 	cmp.w	lr, #7
   82012:	9211      	str	r2, [sp, #68]	; 0x44
   82014:	e889 0060 	stmia.w	r9, {r5, r6}
   82018:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   8201c:	f300 8366 	bgt.w	826ec <_vfiprintf_r+0xac8>
   82020:	f109 0908 	add.w	r9, r9, #8
   82024:	f10e 0001 	add.w	r0, lr, #1
   82028:	4671      	mov	r1, lr
   8202a:	e1a8      	b.n	8237e <_vfiprintf_r+0x75a>
   8202c:	9508      	str	r5, [sp, #32]
   8202e:	f013 0220 	ands.w	r2, r3, #32
   82032:	f040 8389 	bne.w	82748 <_vfiprintf_r+0xb24>
   82036:	f013 0110 	ands.w	r1, r3, #16
   8203a:	f040 8319 	bne.w	82670 <_vfiprintf_r+0xa4c>
   8203e:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   82042:	f000 8315 	beq.w	82670 <_vfiprintf_r+0xa4c>
   82046:	9807      	ldr	r0, [sp, #28]
   82048:	460a      	mov	r2, r1
   8204a:	4601      	mov	r1, r0
   8204c:	3104      	adds	r1, #4
   8204e:	8806      	ldrh	r6, [r0, #0]
   82050:	2700      	movs	r7, #0
   82052:	9107      	str	r1, [sp, #28]
   82054:	e71f      	b.n	81e96 <_vfiprintf_r+0x272>
   82056:	9508      	str	r5, [sp, #32]
   82058:	f043 0310 	orr.w	r3, r3, #16
   8205c:	e7e7      	b.n	8202e <_vfiprintf_r+0x40a>
   8205e:	9508      	str	r5, [sp, #32]
   82060:	f043 0310 	orr.w	r3, r3, #16
   82064:	e707      	b.n	81e76 <_vfiprintf_r+0x252>
   82066:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8206a:	f898 2000 	ldrb.w	r2, [r8]
   8206e:	e64b      	b.n	81d08 <_vfiprintf_r+0xe4>
   82070:	2500      	movs	r5, #0
   82072:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82076:	f818 2b01 	ldrb.w	r2, [r8], #1
   8207a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8207e:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   82082:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82086:	2909      	cmp	r1, #9
   82088:	d9f5      	bls.n	82076 <_vfiprintf_r+0x452>
   8208a:	e63f      	b.n	81d0c <_vfiprintf_r+0xe8>
   8208c:	9508      	str	r5, [sp, #32]
   8208e:	2800      	cmp	r0, #0
   82090:	f040 8402 	bne.w	82898 <_vfiprintf_r+0xc74>
   82094:	f043 0310 	orr.w	r3, r3, #16
   82098:	069e      	lsls	r6, r3, #26
   8209a:	f100 833d 	bmi.w	82718 <_vfiprintf_r+0xaf4>
   8209e:	9907      	ldr	r1, [sp, #28]
   820a0:	06dd      	lsls	r5, r3, #27
   820a2:	460a      	mov	r2, r1
   820a4:	f100 82f0 	bmi.w	82688 <_vfiprintf_r+0xa64>
   820a8:	0658      	lsls	r0, r3, #25
   820aa:	f140 82ed 	bpl.w	82688 <_vfiprintf_r+0xa64>
   820ae:	f9b1 6000 	ldrsh.w	r6, [r1]
   820b2:	3204      	adds	r2, #4
   820b4:	17f7      	asrs	r7, r6, #31
   820b6:	4630      	mov	r0, r6
   820b8:	4639      	mov	r1, r7
   820ba:	9207      	str	r2, [sp, #28]
   820bc:	2800      	cmp	r0, #0
   820be:	f171 0200 	sbcs.w	r2, r1, #0
   820c2:	f2c0 835a 	blt.w	8277a <_vfiprintf_r+0xb56>
   820c6:	1c61      	adds	r1, r4, #1
   820c8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   820cc:	f04f 0201 	mov.w	r2, #1
   820d0:	f47f aee9 	bne.w	81ea6 <_vfiprintf_r+0x282>
   820d4:	ea56 0107 	orrs.w	r1, r6, r7
   820d8:	f000 824b 	beq.w	82572 <_vfiprintf_r+0x94e>
   820dc:	9302      	str	r3, [sp, #8]
   820de:	2a01      	cmp	r2, #1
   820e0:	f000 828a 	beq.w	825f8 <_vfiprintf_r+0x9d4>
   820e4:	2a02      	cmp	r2, #2
   820e6:	f040 825a 	bne.w	8259e <_vfiprintf_r+0x97a>
   820ea:	46d3      	mov	fp, sl
   820ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
   820ee:	0933      	lsrs	r3, r6, #4
   820f0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   820f4:	0939      	lsrs	r1, r7, #4
   820f6:	f006 020f 	and.w	r2, r6, #15
   820fa:	460f      	mov	r7, r1
   820fc:	461e      	mov	r6, r3
   820fe:	5c83      	ldrb	r3, [r0, r2]
   82100:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   82104:	ea56 0307 	orrs.w	r3, r6, r7
   82108:	d1f1      	bne.n	820ee <_vfiprintf_r+0x4ca>
   8210a:	ebaa 030b 	sub.w	r3, sl, fp
   8210e:	9305      	str	r3, [sp, #20]
   82110:	e6e0      	b.n	81ed4 <_vfiprintf_r+0x2b0>
   82112:	2800      	cmp	r0, #0
   82114:	f040 83bd 	bne.w	82892 <_vfiprintf_r+0xc6e>
   82118:	0699      	lsls	r1, r3, #26
   8211a:	f100 8359 	bmi.w	827d0 <_vfiprintf_r+0xbac>
   8211e:	06da      	lsls	r2, r3, #27
   82120:	f100 80e5 	bmi.w	822ee <_vfiprintf_r+0x6ca>
   82124:	065b      	lsls	r3, r3, #25
   82126:	f140 80e2 	bpl.w	822ee <_vfiprintf_r+0x6ca>
   8212a:	9a07      	ldr	r2, [sp, #28]
   8212c:	6813      	ldr	r3, [r2, #0]
   8212e:	3204      	adds	r2, #4
   82130:	9207      	str	r2, [sp, #28]
   82132:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   82136:	801a      	strh	r2, [r3, #0]
   82138:	e5b1      	b.n	81c9e <_vfiprintf_r+0x7a>
   8213a:	2278      	movs	r2, #120	; 0x78
   8213c:	2130      	movs	r1, #48	; 0x30
   8213e:	9508      	str	r5, [sp, #32]
   82140:	9d07      	ldr	r5, [sp, #28]
   82142:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   82146:	1d2a      	adds	r2, r5, #4
   82148:	9207      	str	r2, [sp, #28]
   8214a:	4a3c      	ldr	r2, [pc, #240]	; (8223c <_vfiprintf_r+0x618>)
   8214c:	682e      	ldr	r6, [r5, #0]
   8214e:	920b      	str	r2, [sp, #44]	; 0x2c
   82150:	f043 0302 	orr.w	r3, r3, #2
   82154:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82158:	2700      	movs	r7, #0
   8215a:	2202      	movs	r2, #2
   8215c:	e69b      	b.n	81e96 <_vfiprintf_r+0x272>
   8215e:	9508      	str	r5, [sp, #32]
   82160:	2800      	cmp	r0, #0
   82162:	d099      	beq.n	82098 <_vfiprintf_r+0x474>
   82164:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82168:	e796      	b.n	82098 <_vfiprintf_r+0x474>
   8216a:	f898 2000 	ldrb.w	r2, [r8]
   8216e:	2e00      	cmp	r6, #0
   82170:	f47f adca 	bne.w	81d08 <_vfiprintf_r+0xe4>
   82174:	2001      	movs	r0, #1
   82176:	2620      	movs	r6, #32
   82178:	e5c6      	b.n	81d08 <_vfiprintf_r+0xe4>
   8217a:	f043 0301 	orr.w	r3, r3, #1
   8217e:	f898 2000 	ldrb.w	r2, [r8]
   82182:	e5c1      	b.n	81d08 <_vfiprintf_r+0xe4>
   82184:	9508      	str	r5, [sp, #32]
   82186:	2800      	cmp	r0, #0
   82188:	f040 8380 	bne.w	8288c <_vfiprintf_r+0xc68>
   8218c:	492b      	ldr	r1, [pc, #172]	; (8223c <_vfiprintf_r+0x618>)
   8218e:	910b      	str	r1, [sp, #44]	; 0x2c
   82190:	069f      	lsls	r7, r3, #26
   82192:	f100 82e5 	bmi.w	82760 <_vfiprintf_r+0xb3c>
   82196:	9807      	ldr	r0, [sp, #28]
   82198:	06de      	lsls	r6, r3, #27
   8219a:	4601      	mov	r1, r0
   8219c:	f100 826f 	bmi.w	8267e <_vfiprintf_r+0xa5a>
   821a0:	065d      	lsls	r5, r3, #25
   821a2:	f140 826c 	bpl.w	8267e <_vfiprintf_r+0xa5a>
   821a6:	2700      	movs	r7, #0
   821a8:	3104      	adds	r1, #4
   821aa:	8806      	ldrh	r6, [r0, #0]
   821ac:	9107      	str	r1, [sp, #28]
   821ae:	07d8      	lsls	r0, r3, #31
   821b0:	f140 8220 	bpl.w	825f4 <_vfiprintf_r+0x9d0>
   821b4:	ea56 0107 	orrs.w	r1, r6, r7
   821b8:	f000 821c 	beq.w	825f4 <_vfiprintf_r+0x9d0>
   821bc:	2130      	movs	r1, #48	; 0x30
   821be:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   821c2:	f043 0302 	orr.w	r3, r3, #2
   821c6:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   821ca:	2202      	movs	r2, #2
   821cc:	e663      	b.n	81e96 <_vfiprintf_r+0x272>
   821ce:	9508      	str	r5, [sp, #32]
   821d0:	2800      	cmp	r0, #0
   821d2:	f040 8355 	bne.w	82880 <_vfiprintf_r+0xc5c>
   821d6:	491a      	ldr	r1, [pc, #104]	; (82240 <_vfiprintf_r+0x61c>)
   821d8:	910b      	str	r1, [sp, #44]	; 0x2c
   821da:	e7d9      	b.n	82190 <_vfiprintf_r+0x56c>
   821dc:	2201      	movs	r2, #1
   821de:	9807      	ldr	r0, [sp, #28]
   821e0:	4611      	mov	r1, r2
   821e2:	9201      	str	r2, [sp, #4]
   821e4:	6802      	ldr	r2, [r0, #0]
   821e6:	f04f 0400 	mov.w	r4, #0
   821ea:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   821ee:	4602      	mov	r2, r0
   821f0:	3204      	adds	r2, #4
   821f2:	9508      	str	r5, [sp, #32]
   821f4:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   821f8:	9105      	str	r1, [sp, #20]
   821fa:	9207      	str	r2, [sp, #28]
   821fc:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   82200:	9302      	str	r3, [sp, #8]
   82202:	2400      	movs	r4, #0
   82204:	e66e      	b.n	81ee4 <_vfiprintf_r+0x2c0>
   82206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8220a:	f898 2000 	ldrb.w	r2, [r8]
   8220e:	e57b      	b.n	81d08 <_vfiprintf_r+0xe4>
   82210:	f898 2000 	ldrb.w	r2, [r8]
   82214:	2a6c      	cmp	r2, #108	; 0x6c
   82216:	bf03      	ittte	eq
   82218:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   8221c:	f043 0320 	orreq.w	r3, r3, #32
   82220:	f108 0801 	addeq.w	r8, r8, #1
   82224:	f043 0310 	orrne.w	r3, r3, #16
   82228:	e56e      	b.n	81d08 <_vfiprintf_r+0xe4>
   8222a:	f898 2000 	ldrb.w	r2, [r8]
   8222e:	2001      	movs	r0, #1
   82230:	262b      	movs	r6, #43	; 0x2b
   82232:	e569      	b.n	81d08 <_vfiprintf_r+0xe4>
   82234:	000846dc 	.word	0x000846dc
   82238:	000846ec 	.word	0x000846ec
   8223c:	000846c0 	.word	0x000846c0
   82240:	000846ac 	.word	0x000846ac
   82244:	f04f 0200 	mov.w	r2, #0
   82248:	9907      	ldr	r1, [sp, #28]
   8224a:	9508      	str	r5, [sp, #32]
   8224c:	f8d1 b000 	ldr.w	fp, [r1]
   82250:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82254:	1d0d      	adds	r5, r1, #4
   82256:	f1bb 0f00 	cmp.w	fp, #0
   8225a:	f000 82e4 	beq.w	82826 <_vfiprintf_r+0xc02>
   8225e:	1c67      	adds	r7, r4, #1
   82260:	f000 82c3 	beq.w	827ea <_vfiprintf_r+0xbc6>
   82264:	4622      	mov	r2, r4
   82266:	2100      	movs	r1, #0
   82268:	4658      	mov	r0, fp
   8226a:	9301      	str	r3, [sp, #4]
   8226c:	f001 fbc6 	bl	839fc <memchr>
   82270:	9b01      	ldr	r3, [sp, #4]
   82272:	2800      	cmp	r0, #0
   82274:	f000 82e8 	beq.w	82848 <_vfiprintf_r+0xc24>
   82278:	eba0 020b 	sub.w	r2, r0, fp
   8227c:	9507      	str	r5, [sp, #28]
   8227e:	9205      	str	r2, [sp, #20]
   82280:	9302      	str	r3, [sp, #8]
   82282:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82286:	2400      	movs	r4, #0
   82288:	e624      	b.n	81ed4 <_vfiprintf_r+0x2b0>
   8228a:	f898 2000 	ldrb.w	r2, [r8]
   8228e:	f108 0701 	add.w	r7, r8, #1
   82292:	2a2a      	cmp	r2, #42	; 0x2a
   82294:	f000 82e9 	beq.w	8286a <_vfiprintf_r+0xc46>
   82298:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   8229c:	2909      	cmp	r1, #9
   8229e:	46b8      	mov	r8, r7
   822a0:	f04f 0400 	mov.w	r4, #0
   822a4:	f63f ad32 	bhi.w	81d0c <_vfiprintf_r+0xe8>
   822a8:	f818 2b01 	ldrb.w	r2, [r8], #1
   822ac:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   822b0:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   822b4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   822b8:	2909      	cmp	r1, #9
   822ba:	d9f5      	bls.n	822a8 <_vfiprintf_r+0x684>
   822bc:	e526      	b.n	81d0c <_vfiprintf_r+0xe8>
   822be:	f043 0320 	orr.w	r3, r3, #32
   822c2:	f898 2000 	ldrb.w	r2, [r8]
   822c6:	e51f      	b.n	81d08 <_vfiprintf_r+0xe4>
   822c8:	9508      	str	r5, [sp, #32]
   822ca:	2800      	cmp	r0, #0
   822cc:	f040 82db 	bne.w	82886 <_vfiprintf_r+0xc62>
   822d0:	2a00      	cmp	r2, #0
   822d2:	f000 80f1 	beq.w	824b8 <_vfiprintf_r+0x894>
   822d6:	2101      	movs	r1, #1
   822d8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   822dc:	f04f 0200 	mov.w	r2, #0
   822e0:	9101      	str	r1, [sp, #4]
   822e2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   822e6:	9105      	str	r1, [sp, #20]
   822e8:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   822ec:	e788      	b.n	82200 <_vfiprintf_r+0x5dc>
   822ee:	9a07      	ldr	r2, [sp, #28]
   822f0:	6813      	ldr	r3, [r2, #0]
   822f2:	3204      	adds	r2, #4
   822f4:	9207      	str	r2, [sp, #28]
   822f6:	9a03      	ldr	r2, [sp, #12]
   822f8:	601a      	str	r2, [r3, #0]
   822fa:	e4d0      	b.n	81c9e <_vfiprintf_r+0x7a>
   822fc:	aa0f      	add	r2, sp, #60	; 0x3c
   822fe:	9904      	ldr	r1, [sp, #16]
   82300:	4620      	mov	r0, r4
   82302:	f7ff fc4f 	bl	81ba4 <__sprint_r.part.0>
   82306:	2800      	cmp	r0, #0
   82308:	f040 8143 	bne.w	82592 <_vfiprintf_r+0x96e>
   8230c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8230e:	46d6      	mov	lr, sl
   82310:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82312:	f101 0c01 	add.w	ip, r1, #1
   82316:	e60a      	b.n	81f2e <_vfiprintf_r+0x30a>
   82318:	aa0f      	add	r2, sp, #60	; 0x3c
   8231a:	9904      	ldr	r1, [sp, #16]
   8231c:	9806      	ldr	r0, [sp, #24]
   8231e:	f7ff fc41 	bl	81ba4 <__sprint_r.part.0>
   82322:	2800      	cmp	r0, #0
   82324:	f040 8135 	bne.w	82592 <_vfiprintf_r+0x96e>
   82328:	46d1      	mov	r9, sl
   8232a:	9910      	ldr	r1, [sp, #64]	; 0x40
   8232c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82330:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82332:	1c48      	adds	r0, r1, #1
   82334:	2d00      	cmp	r5, #0
   82336:	f43f ae24 	beq.w	81f82 <_vfiprintf_r+0x35e>
   8233a:	2101      	movs	r1, #1
   8233c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   82340:	440a      	add	r2, r1
   82342:	2807      	cmp	r0, #7
   82344:	9211      	str	r2, [sp, #68]	; 0x44
   82346:	9010      	str	r0, [sp, #64]	; 0x40
   82348:	f8c9 1004 	str.w	r1, [r9, #4]
   8234c:	f8c9 5000 	str.w	r5, [r9]
   82350:	f340 8109 	ble.w	82566 <_vfiprintf_r+0x942>
   82354:	2a00      	cmp	r2, #0
   82356:	f040 81af 	bne.w	826b8 <_vfiprintf_r+0xa94>
   8235a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8235c:	2b00      	cmp	r3, #0
   8235e:	f43f ae23 	beq.w	81fa8 <_vfiprintf_r+0x384>
   82362:	2202      	movs	r2, #2
   82364:	4608      	mov	r0, r1
   82366:	46d1      	mov	r9, sl
   82368:	ab0e      	add	r3, sp, #56	; 0x38
   8236a:	921d      	str	r2, [sp, #116]	; 0x74
   8236c:	931c      	str	r3, [sp, #112]	; 0x70
   8236e:	4601      	mov	r1, r0
   82370:	f109 0908 	add.w	r9, r9, #8
   82374:	3001      	adds	r0, #1
   82376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82378:	2b80      	cmp	r3, #128	; 0x80
   8237a:	f43f ae1c 	beq.w	81fb6 <_vfiprintf_r+0x392>
   8237e:	9b05      	ldr	r3, [sp, #20]
   82380:	1ae4      	subs	r4, r4, r3
   82382:	2c00      	cmp	r4, #0
   82384:	dd2f      	ble.n	823e6 <_vfiprintf_r+0x7c2>
   82386:	2c10      	cmp	r4, #16
   82388:	f340 8220 	ble.w	827cc <_vfiprintf_r+0xba8>
   8238c:	46ce      	mov	lr, r9
   8238e:	2610      	movs	r6, #16
   82390:	4db2      	ldr	r5, [pc, #712]	; (8265c <_vfiprintf_r+0xa38>)
   82392:	9f06      	ldr	r7, [sp, #24]
   82394:	f8dd 9010 	ldr.w	r9, [sp, #16]
   82398:	e006      	b.n	823a8 <_vfiprintf_r+0x784>
   8239a:	1c88      	adds	r0, r1, #2
   8239c:	4619      	mov	r1, r3
   8239e:	f10e 0e08 	add.w	lr, lr, #8
   823a2:	3c10      	subs	r4, #16
   823a4:	2c10      	cmp	r4, #16
   823a6:	dd10      	ble.n	823ca <_vfiprintf_r+0x7a6>
   823a8:	1c4b      	adds	r3, r1, #1
   823aa:	3210      	adds	r2, #16
   823ac:	2b07      	cmp	r3, #7
   823ae:	9211      	str	r2, [sp, #68]	; 0x44
   823b0:	e88e 0060 	stmia.w	lr, {r5, r6}
   823b4:	9310      	str	r3, [sp, #64]	; 0x40
   823b6:	ddf0      	ble.n	8239a <_vfiprintf_r+0x776>
   823b8:	2a00      	cmp	r2, #0
   823ba:	d165      	bne.n	82488 <_vfiprintf_r+0x864>
   823bc:	3c10      	subs	r4, #16
   823be:	2c10      	cmp	r4, #16
   823c0:	f04f 0001 	mov.w	r0, #1
   823c4:	4611      	mov	r1, r2
   823c6:	46d6      	mov	lr, sl
   823c8:	dcee      	bgt.n	823a8 <_vfiprintf_r+0x784>
   823ca:	46f1      	mov	r9, lr
   823cc:	4422      	add	r2, r4
   823ce:	2807      	cmp	r0, #7
   823d0:	9211      	str	r2, [sp, #68]	; 0x44
   823d2:	f8c9 5000 	str.w	r5, [r9]
   823d6:	f8c9 4004 	str.w	r4, [r9, #4]
   823da:	9010      	str	r0, [sp, #64]	; 0x40
   823dc:	f300 8085 	bgt.w	824ea <_vfiprintf_r+0x8c6>
   823e0:	f109 0908 	add.w	r9, r9, #8
   823e4:	3001      	adds	r0, #1
   823e6:	9905      	ldr	r1, [sp, #20]
   823e8:	2807      	cmp	r0, #7
   823ea:	440a      	add	r2, r1
   823ec:	9211      	str	r2, [sp, #68]	; 0x44
   823ee:	f8c9 b000 	str.w	fp, [r9]
   823f2:	f8c9 1004 	str.w	r1, [r9, #4]
   823f6:	9010      	str	r0, [sp, #64]	; 0x40
   823f8:	f340 8082 	ble.w	82500 <_vfiprintf_r+0x8dc>
   823fc:	2a00      	cmp	r2, #0
   823fe:	f040 8118 	bne.w	82632 <_vfiprintf_r+0xa0e>
   82402:	9b02      	ldr	r3, [sp, #8]
   82404:	9210      	str	r2, [sp, #64]	; 0x40
   82406:	0758      	lsls	r0, r3, #29
   82408:	d535      	bpl.n	82476 <_vfiprintf_r+0x852>
   8240a:	9b08      	ldr	r3, [sp, #32]
   8240c:	9901      	ldr	r1, [sp, #4]
   8240e:	1a5c      	subs	r4, r3, r1
   82410:	2c00      	cmp	r4, #0
   82412:	f340 80e7 	ble.w	825e4 <_vfiprintf_r+0x9c0>
   82416:	46d1      	mov	r9, sl
   82418:	2c10      	cmp	r4, #16
   8241a:	f340 820d 	ble.w	82838 <_vfiprintf_r+0xc14>
   8241e:	2510      	movs	r5, #16
   82420:	9910      	ldr	r1, [sp, #64]	; 0x40
   82422:	4e8f      	ldr	r6, [pc, #572]	; (82660 <_vfiprintf_r+0xa3c>)
   82424:	9f06      	ldr	r7, [sp, #24]
   82426:	f8dd b010 	ldr.w	fp, [sp, #16]
   8242a:	e006      	b.n	8243a <_vfiprintf_r+0x816>
   8242c:	1c88      	adds	r0, r1, #2
   8242e:	4619      	mov	r1, r3
   82430:	f109 0908 	add.w	r9, r9, #8
   82434:	3c10      	subs	r4, #16
   82436:	2c10      	cmp	r4, #16
   82438:	dd11      	ble.n	8245e <_vfiprintf_r+0x83a>
   8243a:	1c4b      	adds	r3, r1, #1
   8243c:	3210      	adds	r2, #16
   8243e:	2b07      	cmp	r3, #7
   82440:	9211      	str	r2, [sp, #68]	; 0x44
   82442:	f8c9 6000 	str.w	r6, [r9]
   82446:	f8c9 5004 	str.w	r5, [r9, #4]
   8244a:	9310      	str	r3, [sp, #64]	; 0x40
   8244c:	ddee      	ble.n	8242c <_vfiprintf_r+0x808>
   8244e:	bb42      	cbnz	r2, 824a2 <_vfiprintf_r+0x87e>
   82450:	3c10      	subs	r4, #16
   82452:	2c10      	cmp	r4, #16
   82454:	f04f 0001 	mov.w	r0, #1
   82458:	4611      	mov	r1, r2
   8245a:	46d1      	mov	r9, sl
   8245c:	dced      	bgt.n	8243a <_vfiprintf_r+0x816>
   8245e:	4422      	add	r2, r4
   82460:	2807      	cmp	r0, #7
   82462:	9211      	str	r2, [sp, #68]	; 0x44
   82464:	f8c9 6000 	str.w	r6, [r9]
   82468:	f8c9 4004 	str.w	r4, [r9, #4]
   8246c:	9010      	str	r0, [sp, #64]	; 0x40
   8246e:	dd51      	ble.n	82514 <_vfiprintf_r+0x8f0>
   82470:	2a00      	cmp	r2, #0
   82472:	f040 819a 	bne.w	827aa <_vfiprintf_r+0xb86>
   82476:	9b03      	ldr	r3, [sp, #12]
   82478:	9a08      	ldr	r2, [sp, #32]
   8247a:	9901      	ldr	r1, [sp, #4]
   8247c:	428a      	cmp	r2, r1
   8247e:	bfac      	ite	ge
   82480:	189b      	addge	r3, r3, r2
   82482:	185b      	addlt	r3, r3, r1
   82484:	9303      	str	r3, [sp, #12]
   82486:	e04e      	b.n	82526 <_vfiprintf_r+0x902>
   82488:	aa0f      	add	r2, sp, #60	; 0x3c
   8248a:	4649      	mov	r1, r9
   8248c:	4638      	mov	r0, r7
   8248e:	f7ff fb89 	bl	81ba4 <__sprint_r.part.0>
   82492:	2800      	cmp	r0, #0
   82494:	f040 813e 	bne.w	82714 <_vfiprintf_r+0xaf0>
   82498:	9910      	ldr	r1, [sp, #64]	; 0x40
   8249a:	46d6      	mov	lr, sl
   8249c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8249e:	1c48      	adds	r0, r1, #1
   824a0:	e77f      	b.n	823a2 <_vfiprintf_r+0x77e>
   824a2:	aa0f      	add	r2, sp, #60	; 0x3c
   824a4:	4659      	mov	r1, fp
   824a6:	4638      	mov	r0, r7
   824a8:	f7ff fb7c 	bl	81ba4 <__sprint_r.part.0>
   824ac:	b960      	cbnz	r0, 824c8 <_vfiprintf_r+0x8a4>
   824ae:	9910      	ldr	r1, [sp, #64]	; 0x40
   824b0:	46d1      	mov	r9, sl
   824b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824b4:	1c48      	adds	r0, r1, #1
   824b6:	e7bd      	b.n	82434 <_vfiprintf_r+0x810>
   824b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   824ba:	f8dd b010 	ldr.w	fp, [sp, #16]
   824be:	2b00      	cmp	r3, #0
   824c0:	f040 81ca 	bne.w	82858 <_vfiprintf_r+0xc34>
   824c4:	2300      	movs	r3, #0
   824c6:	9310      	str	r3, [sp, #64]	; 0x40
   824c8:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   824cc:	f013 0f01 	tst.w	r3, #1
   824d0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   824d4:	d102      	bne.n	824dc <_vfiprintf_r+0x8b8>
   824d6:	059a      	lsls	r2, r3, #22
   824d8:	f140 80dd 	bpl.w	82696 <_vfiprintf_r+0xa72>
   824dc:	065b      	lsls	r3, r3, #25
   824de:	f53f acad 	bmi.w	81e3c <_vfiprintf_r+0x218>
   824e2:	9803      	ldr	r0, [sp, #12]
   824e4:	b02d      	add	sp, #180	; 0xb4
   824e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   824ea:	2a00      	cmp	r2, #0
   824ec:	f040 8105 	bne.w	826fa <_vfiprintf_r+0xad6>
   824f0:	2301      	movs	r3, #1
   824f2:	46d1      	mov	r9, sl
   824f4:	9a05      	ldr	r2, [sp, #20]
   824f6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   824fa:	921d      	str	r2, [sp, #116]	; 0x74
   824fc:	9211      	str	r2, [sp, #68]	; 0x44
   824fe:	9310      	str	r3, [sp, #64]	; 0x40
   82500:	f109 0908 	add.w	r9, r9, #8
   82504:	9b02      	ldr	r3, [sp, #8]
   82506:	0759      	lsls	r1, r3, #29
   82508:	d504      	bpl.n	82514 <_vfiprintf_r+0x8f0>
   8250a:	9b08      	ldr	r3, [sp, #32]
   8250c:	9901      	ldr	r1, [sp, #4]
   8250e:	1a5c      	subs	r4, r3, r1
   82510:	2c00      	cmp	r4, #0
   82512:	dc81      	bgt.n	82418 <_vfiprintf_r+0x7f4>
   82514:	9b03      	ldr	r3, [sp, #12]
   82516:	9908      	ldr	r1, [sp, #32]
   82518:	9801      	ldr	r0, [sp, #4]
   8251a:	4281      	cmp	r1, r0
   8251c:	bfac      	ite	ge
   8251e:	185b      	addge	r3, r3, r1
   82520:	181b      	addlt	r3, r3, r0
   82522:	9303      	str	r3, [sp, #12]
   82524:	bb72      	cbnz	r2, 82584 <_vfiprintf_r+0x960>
   82526:	2300      	movs	r3, #0
   82528:	46d1      	mov	r9, sl
   8252a:	9310      	str	r3, [sp, #64]	; 0x40
   8252c:	f7ff bbb7 	b.w	81c9e <_vfiprintf_r+0x7a>
   82530:	aa0f      	add	r2, sp, #60	; 0x3c
   82532:	9904      	ldr	r1, [sp, #16]
   82534:	4620      	mov	r0, r4
   82536:	f7ff fb35 	bl	81ba4 <__sprint_r.part.0>
   8253a:	bb50      	cbnz	r0, 82592 <_vfiprintf_r+0x96e>
   8253c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8253e:	46d4      	mov	ip, sl
   82540:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82542:	f101 0e01 	add.w	lr, r1, #1
   82546:	e54a      	b.n	81fde <_vfiprintf_r+0x3ba>
   82548:	2a00      	cmp	r2, #0
   8254a:	f47f aee5 	bne.w	82318 <_vfiprintf_r+0x6f4>
   8254e:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   82552:	2900      	cmp	r1, #0
   82554:	f000 811a 	beq.w	8278c <_vfiprintf_r+0xb68>
   82558:	2201      	movs	r2, #1
   8255a:	46d1      	mov	r9, sl
   8255c:	4610      	mov	r0, r2
   8255e:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   82562:	921d      	str	r2, [sp, #116]	; 0x74
   82564:	911c      	str	r1, [sp, #112]	; 0x70
   82566:	4601      	mov	r1, r0
   82568:	f109 0908 	add.w	r9, r9, #8
   8256c:	3001      	adds	r0, #1
   8256e:	e508      	b.n	81f82 <_vfiprintf_r+0x35e>
   82570:	9b02      	ldr	r3, [sp, #8]
   82572:	2a01      	cmp	r2, #1
   82574:	f000 8097 	beq.w	826a6 <_vfiprintf_r+0xa82>
   82578:	2a02      	cmp	r2, #2
   8257a:	d10d      	bne.n	82598 <_vfiprintf_r+0x974>
   8257c:	9302      	str	r3, [sp, #8]
   8257e:	2600      	movs	r6, #0
   82580:	2700      	movs	r7, #0
   82582:	e5b2      	b.n	820ea <_vfiprintf_r+0x4c6>
   82584:	aa0f      	add	r2, sp, #60	; 0x3c
   82586:	9904      	ldr	r1, [sp, #16]
   82588:	9806      	ldr	r0, [sp, #24]
   8258a:	f7ff fb0b 	bl	81ba4 <__sprint_r.part.0>
   8258e:	2800      	cmp	r0, #0
   82590:	d0c9      	beq.n	82526 <_vfiprintf_r+0x902>
   82592:	f8dd b010 	ldr.w	fp, [sp, #16]
   82596:	e797      	b.n	824c8 <_vfiprintf_r+0x8a4>
   82598:	2600      	movs	r6, #0
   8259a:	2700      	movs	r7, #0
   8259c:	9302      	str	r3, [sp, #8]
   8259e:	4651      	mov	r1, sl
   825a0:	e000      	b.n	825a4 <_vfiprintf_r+0x980>
   825a2:	4659      	mov	r1, fp
   825a4:	08f2      	lsrs	r2, r6, #3
   825a6:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   825aa:	08f8      	lsrs	r0, r7, #3
   825ac:	f006 0307 	and.w	r3, r6, #7
   825b0:	4607      	mov	r7, r0
   825b2:	4616      	mov	r6, r2
   825b4:	3330      	adds	r3, #48	; 0x30
   825b6:	ea56 0207 	orrs.w	r2, r6, r7
   825ba:	f801 3c01 	strb.w	r3, [r1, #-1]
   825be:	f101 3bff 	add.w	fp, r1, #4294967295
   825c2:	d1ee      	bne.n	825a2 <_vfiprintf_r+0x97e>
   825c4:	9a02      	ldr	r2, [sp, #8]
   825c6:	07d6      	lsls	r6, r2, #31
   825c8:	f57f ad9f 	bpl.w	8210a <_vfiprintf_r+0x4e6>
   825cc:	2b30      	cmp	r3, #48	; 0x30
   825ce:	f43f ad9c 	beq.w	8210a <_vfiprintf_r+0x4e6>
   825d2:	2330      	movs	r3, #48	; 0x30
   825d4:	3902      	subs	r1, #2
   825d6:	f80b 3c01 	strb.w	r3, [fp, #-1]
   825da:	ebaa 0301 	sub.w	r3, sl, r1
   825de:	9305      	str	r3, [sp, #20]
   825e0:	468b      	mov	fp, r1
   825e2:	e477      	b.n	81ed4 <_vfiprintf_r+0x2b0>
   825e4:	9b03      	ldr	r3, [sp, #12]
   825e6:	9a08      	ldr	r2, [sp, #32]
   825e8:	428a      	cmp	r2, r1
   825ea:	bfac      	ite	ge
   825ec:	189b      	addge	r3, r3, r2
   825ee:	185b      	addlt	r3, r3, r1
   825f0:	9303      	str	r3, [sp, #12]
   825f2:	e798      	b.n	82526 <_vfiprintf_r+0x902>
   825f4:	2202      	movs	r2, #2
   825f6:	e44e      	b.n	81e96 <_vfiprintf_r+0x272>
   825f8:	2f00      	cmp	r7, #0
   825fa:	bf08      	it	eq
   825fc:	2e0a      	cmpeq	r6, #10
   825fe:	d351      	bcc.n	826a4 <_vfiprintf_r+0xa80>
   82600:	46d3      	mov	fp, sl
   82602:	4630      	mov	r0, r6
   82604:	4639      	mov	r1, r7
   82606:	220a      	movs	r2, #10
   82608:	2300      	movs	r3, #0
   8260a:	f001 fe85 	bl	84318 <__aeabi_uldivmod>
   8260e:	3230      	adds	r2, #48	; 0x30
   82610:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82614:	4630      	mov	r0, r6
   82616:	4639      	mov	r1, r7
   82618:	2300      	movs	r3, #0
   8261a:	220a      	movs	r2, #10
   8261c:	f001 fe7c 	bl	84318 <__aeabi_uldivmod>
   82620:	4606      	mov	r6, r0
   82622:	460f      	mov	r7, r1
   82624:	ea56 0307 	orrs.w	r3, r6, r7
   82628:	d1eb      	bne.n	82602 <_vfiprintf_r+0x9de>
   8262a:	e56e      	b.n	8210a <_vfiprintf_r+0x4e6>
   8262c:	9405      	str	r4, [sp, #20]
   8262e:	46d3      	mov	fp, sl
   82630:	e450      	b.n	81ed4 <_vfiprintf_r+0x2b0>
   82632:	aa0f      	add	r2, sp, #60	; 0x3c
   82634:	9904      	ldr	r1, [sp, #16]
   82636:	9806      	ldr	r0, [sp, #24]
   82638:	f7ff fab4 	bl	81ba4 <__sprint_r.part.0>
   8263c:	2800      	cmp	r0, #0
   8263e:	d1a8      	bne.n	82592 <_vfiprintf_r+0x96e>
   82640:	46d1      	mov	r9, sl
   82642:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82644:	e75e      	b.n	82504 <_vfiprintf_r+0x8e0>
   82646:	aa0f      	add	r2, sp, #60	; 0x3c
   82648:	9904      	ldr	r1, [sp, #16]
   8264a:	9806      	ldr	r0, [sp, #24]
   8264c:	f7ff faaa 	bl	81ba4 <__sprint_r.part.0>
   82650:	2800      	cmp	r0, #0
   82652:	d19e      	bne.n	82592 <_vfiprintf_r+0x96e>
   82654:	46d1      	mov	r9, sl
   82656:	f7ff bbbb 	b.w	81dd0 <_vfiprintf_r+0x1ac>
   8265a:	bf00      	nop
   8265c:	000846ec 	.word	0x000846ec
   82660:	000846dc 	.word	0x000846dc
   82664:	3104      	adds	r1, #4
   82666:	6816      	ldr	r6, [r2, #0]
   82668:	2700      	movs	r7, #0
   8266a:	2201      	movs	r2, #1
   8266c:	9107      	str	r1, [sp, #28]
   8266e:	e412      	b.n	81e96 <_vfiprintf_r+0x272>
   82670:	9807      	ldr	r0, [sp, #28]
   82672:	2700      	movs	r7, #0
   82674:	4601      	mov	r1, r0
   82676:	3104      	adds	r1, #4
   82678:	6806      	ldr	r6, [r0, #0]
   8267a:	9107      	str	r1, [sp, #28]
   8267c:	e40b      	b.n	81e96 <_vfiprintf_r+0x272>
   8267e:	680e      	ldr	r6, [r1, #0]
   82680:	3104      	adds	r1, #4
   82682:	9107      	str	r1, [sp, #28]
   82684:	2700      	movs	r7, #0
   82686:	e592      	b.n	821ae <_vfiprintf_r+0x58a>
   82688:	6816      	ldr	r6, [r2, #0]
   8268a:	3204      	adds	r2, #4
   8268c:	17f7      	asrs	r7, r6, #31
   8268e:	9207      	str	r2, [sp, #28]
   82690:	4630      	mov	r0, r6
   82692:	4639      	mov	r1, r7
   82694:	e512      	b.n	820bc <_vfiprintf_r+0x498>
   82696:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8269a:	f000 fe75 	bl	83388 <__retarget_lock_release_recursive>
   8269e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   826a2:	e71b      	b.n	824dc <_vfiprintf_r+0x8b8>
   826a4:	9b02      	ldr	r3, [sp, #8]
   826a6:	9302      	str	r3, [sp, #8]
   826a8:	2301      	movs	r3, #1
   826aa:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   826ae:	3630      	adds	r6, #48	; 0x30
   826b0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   826b4:	9305      	str	r3, [sp, #20]
   826b6:	e40d      	b.n	81ed4 <_vfiprintf_r+0x2b0>
   826b8:	aa0f      	add	r2, sp, #60	; 0x3c
   826ba:	9904      	ldr	r1, [sp, #16]
   826bc:	9806      	ldr	r0, [sp, #24]
   826be:	f7ff fa71 	bl	81ba4 <__sprint_r.part.0>
   826c2:	2800      	cmp	r0, #0
   826c4:	f47f af65 	bne.w	82592 <_vfiprintf_r+0x96e>
   826c8:	9910      	ldr	r1, [sp, #64]	; 0x40
   826ca:	46d1      	mov	r9, sl
   826cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   826ce:	1c48      	adds	r0, r1, #1
   826d0:	e457      	b.n	81f82 <_vfiprintf_r+0x35e>
   826d2:	aa0f      	add	r2, sp, #60	; 0x3c
   826d4:	9904      	ldr	r1, [sp, #16]
   826d6:	9806      	ldr	r0, [sp, #24]
   826d8:	f7ff fa64 	bl	81ba4 <__sprint_r.part.0>
   826dc:	2800      	cmp	r0, #0
   826de:	f47f af58 	bne.w	82592 <_vfiprintf_r+0x96e>
   826e2:	9910      	ldr	r1, [sp, #64]	; 0x40
   826e4:	46d1      	mov	r9, sl
   826e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   826e8:	1c48      	adds	r0, r1, #1
   826ea:	e644      	b.n	82376 <_vfiprintf_r+0x752>
   826ec:	2a00      	cmp	r2, #0
   826ee:	f040 8087 	bne.w	82800 <_vfiprintf_r+0xbdc>
   826f2:	2001      	movs	r0, #1
   826f4:	4611      	mov	r1, r2
   826f6:	46d1      	mov	r9, sl
   826f8:	e641      	b.n	8237e <_vfiprintf_r+0x75a>
   826fa:	aa0f      	add	r2, sp, #60	; 0x3c
   826fc:	9904      	ldr	r1, [sp, #16]
   826fe:	9806      	ldr	r0, [sp, #24]
   82700:	f7ff fa50 	bl	81ba4 <__sprint_r.part.0>
   82704:	2800      	cmp	r0, #0
   82706:	f47f af44 	bne.w	82592 <_vfiprintf_r+0x96e>
   8270a:	9810      	ldr	r0, [sp, #64]	; 0x40
   8270c:	46d1      	mov	r9, sl
   8270e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82710:	3001      	adds	r0, #1
   82712:	e668      	b.n	823e6 <_vfiprintf_r+0x7c2>
   82714:	46cb      	mov	fp, r9
   82716:	e6d7      	b.n	824c8 <_vfiprintf_r+0x8a4>
   82718:	9d07      	ldr	r5, [sp, #28]
   8271a:	3507      	adds	r5, #7
   8271c:	f025 0507 	bic.w	r5, r5, #7
   82720:	f105 0208 	add.w	r2, r5, #8
   82724:	e9d5 0100 	ldrd	r0, r1, [r5]
   82728:	9207      	str	r2, [sp, #28]
   8272a:	4606      	mov	r6, r0
   8272c:	460f      	mov	r7, r1
   8272e:	e4c5      	b.n	820bc <_vfiprintf_r+0x498>
   82730:	9d07      	ldr	r5, [sp, #28]
   82732:	3507      	adds	r5, #7
   82734:	f025 0207 	bic.w	r2, r5, #7
   82738:	f102 0108 	add.w	r1, r2, #8
   8273c:	e9d2 6700 	ldrd	r6, r7, [r2]
   82740:	9107      	str	r1, [sp, #28]
   82742:	2201      	movs	r2, #1
   82744:	f7ff bba7 	b.w	81e96 <_vfiprintf_r+0x272>
   82748:	9d07      	ldr	r5, [sp, #28]
   8274a:	3507      	adds	r5, #7
   8274c:	f025 0207 	bic.w	r2, r5, #7
   82750:	f102 0108 	add.w	r1, r2, #8
   82754:	e9d2 6700 	ldrd	r6, r7, [r2]
   82758:	9107      	str	r1, [sp, #28]
   8275a:	2200      	movs	r2, #0
   8275c:	f7ff bb9b 	b.w	81e96 <_vfiprintf_r+0x272>
   82760:	9d07      	ldr	r5, [sp, #28]
   82762:	3507      	adds	r5, #7
   82764:	f025 0107 	bic.w	r1, r5, #7
   82768:	f101 0008 	add.w	r0, r1, #8
   8276c:	9007      	str	r0, [sp, #28]
   8276e:	e9d1 6700 	ldrd	r6, r7, [r1]
   82772:	e51c      	b.n	821ae <_vfiprintf_r+0x58a>
   82774:	46d3      	mov	fp, sl
   82776:	f7ff bbad 	b.w	81ed4 <_vfiprintf_r+0x2b0>
   8277a:	252d      	movs	r5, #45	; 0x2d
   8277c:	4276      	negs	r6, r6
   8277e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   82782:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   82786:	2201      	movs	r2, #1
   82788:	f7ff bb8a 	b.w	81ea0 <_vfiprintf_r+0x27c>
   8278c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8278e:	b9b3      	cbnz	r3, 827be <_vfiprintf_r+0xb9a>
   82790:	4611      	mov	r1, r2
   82792:	2001      	movs	r0, #1
   82794:	46d1      	mov	r9, sl
   82796:	e5f2      	b.n	8237e <_vfiprintf_r+0x75a>
   82798:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8279c:	f000 fdf4 	bl	83388 <__retarget_lock_release_recursive>
   827a0:	f04f 33ff 	mov.w	r3, #4294967295
   827a4:	9303      	str	r3, [sp, #12]
   827a6:	f7ff bb4c 	b.w	81e42 <_vfiprintf_r+0x21e>
   827aa:	aa0f      	add	r2, sp, #60	; 0x3c
   827ac:	9904      	ldr	r1, [sp, #16]
   827ae:	9806      	ldr	r0, [sp, #24]
   827b0:	f7ff f9f8 	bl	81ba4 <__sprint_r.part.0>
   827b4:	2800      	cmp	r0, #0
   827b6:	f47f aeec 	bne.w	82592 <_vfiprintf_r+0x96e>
   827ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
   827bc:	e6aa      	b.n	82514 <_vfiprintf_r+0x8f0>
   827be:	2202      	movs	r2, #2
   827c0:	ab0e      	add	r3, sp, #56	; 0x38
   827c2:	921d      	str	r2, [sp, #116]	; 0x74
   827c4:	931c      	str	r3, [sp, #112]	; 0x70
   827c6:	2001      	movs	r0, #1
   827c8:	46d1      	mov	r9, sl
   827ca:	e5d0      	b.n	8236e <_vfiprintf_r+0x74a>
   827cc:	4d34      	ldr	r5, [pc, #208]	; (828a0 <_vfiprintf_r+0xc7c>)
   827ce:	e5fd      	b.n	823cc <_vfiprintf_r+0x7a8>
   827d0:	9a07      	ldr	r2, [sp, #28]
   827d2:	4613      	mov	r3, r2
   827d4:	3304      	adds	r3, #4
   827d6:	9307      	str	r3, [sp, #28]
   827d8:	9b03      	ldr	r3, [sp, #12]
   827da:	6811      	ldr	r1, [r2, #0]
   827dc:	17dd      	asrs	r5, r3, #31
   827de:	461a      	mov	r2, r3
   827e0:	462b      	mov	r3, r5
   827e2:	e9c1 2300 	strd	r2, r3, [r1]
   827e6:	f7ff ba5a 	b.w	81c9e <_vfiprintf_r+0x7a>
   827ea:	4658      	mov	r0, fp
   827ec:	9507      	str	r5, [sp, #28]
   827ee:	9302      	str	r3, [sp, #8]
   827f0:	f7ff f96a 	bl	81ac8 <strlen>
   827f4:	2400      	movs	r4, #0
   827f6:	9005      	str	r0, [sp, #20]
   827f8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   827fc:	f7ff bb6a 	b.w	81ed4 <_vfiprintf_r+0x2b0>
   82800:	aa0f      	add	r2, sp, #60	; 0x3c
   82802:	9904      	ldr	r1, [sp, #16]
   82804:	9806      	ldr	r0, [sp, #24]
   82806:	f7ff f9cd 	bl	81ba4 <__sprint_r.part.0>
   8280a:	2800      	cmp	r0, #0
   8280c:	f47f aec1 	bne.w	82592 <_vfiprintf_r+0x96e>
   82810:	9910      	ldr	r1, [sp, #64]	; 0x40
   82812:	46d1      	mov	r9, sl
   82814:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82816:	1c48      	adds	r0, r1, #1
   82818:	e5b1      	b.n	8237e <_vfiprintf_r+0x75a>
   8281a:	9910      	ldr	r1, [sp, #64]	; 0x40
   8281c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8281e:	3101      	adds	r1, #1
   82820:	4e20      	ldr	r6, [pc, #128]	; (828a4 <_vfiprintf_r+0xc80>)
   82822:	f7ff bb9c 	b.w	81f5e <_vfiprintf_r+0x33a>
   82826:	2c06      	cmp	r4, #6
   82828:	bf28      	it	cs
   8282a:	2406      	movcs	r4, #6
   8282c:	9507      	str	r5, [sp, #28]
   8282e:	9405      	str	r4, [sp, #20]
   82830:	9401      	str	r4, [sp, #4]
   82832:	f8df b074 	ldr.w	fp, [pc, #116]	; 828a8 <_vfiprintf_r+0xc84>
   82836:	e4e3      	b.n	82200 <_vfiprintf_r+0x5dc>
   82838:	9810      	ldr	r0, [sp, #64]	; 0x40
   8283a:	4e1a      	ldr	r6, [pc, #104]	; (828a4 <_vfiprintf_r+0xc80>)
   8283c:	3001      	adds	r0, #1
   8283e:	e60e      	b.n	8245e <_vfiprintf_r+0x83a>
   82840:	4686      	mov	lr, r0
   82842:	4d17      	ldr	r5, [pc, #92]	; (828a0 <_vfiprintf_r+0xc7c>)
   82844:	f7ff bbe2 	b.w	8200c <_vfiprintf_r+0x3e8>
   82848:	9405      	str	r4, [sp, #20]
   8284a:	9507      	str	r5, [sp, #28]
   8284c:	9302      	str	r3, [sp, #8]
   8284e:	4604      	mov	r4, r0
   82850:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82854:	f7ff bb3e 	b.w	81ed4 <_vfiprintf_r+0x2b0>
   82858:	9806      	ldr	r0, [sp, #24]
   8285a:	aa0f      	add	r2, sp, #60	; 0x3c
   8285c:	4659      	mov	r1, fp
   8285e:	f7ff f9a1 	bl	81ba4 <__sprint_r.part.0>
   82862:	2800      	cmp	r0, #0
   82864:	f43f ae2e 	beq.w	824c4 <_vfiprintf_r+0x8a0>
   82868:	e62e      	b.n	824c8 <_vfiprintf_r+0x8a4>
   8286a:	9907      	ldr	r1, [sp, #28]
   8286c:	f898 2001 	ldrb.w	r2, [r8, #1]
   82870:	680c      	ldr	r4, [r1, #0]
   82872:	3104      	adds	r1, #4
   82874:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   82878:	46b8      	mov	r8, r7
   8287a:	9107      	str	r1, [sp, #28]
   8287c:	f7ff ba44 	b.w	81d08 <_vfiprintf_r+0xe4>
   82880:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82884:	e4a7      	b.n	821d6 <_vfiprintf_r+0x5b2>
   82886:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8288a:	e521      	b.n	822d0 <_vfiprintf_r+0x6ac>
   8288c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82890:	e47c      	b.n	8218c <_vfiprintf_r+0x568>
   82892:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82896:	e43f      	b.n	82118 <_vfiprintf_r+0x4f4>
   82898:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8289c:	f7ff bbfa 	b.w	82094 <_vfiprintf_r+0x470>
   828a0:	000846ec 	.word	0x000846ec
   828a4:	000846dc 	.word	0x000846dc
   828a8:	000846d4 	.word	0x000846d4

000828ac <__sbprintf>:
   828ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   828b0:	460c      	mov	r4, r1
   828b2:	f04f 0e00 	mov.w	lr, #0
   828b6:	f44f 6580 	mov.w	r5, #1024	; 0x400
   828ba:	4606      	mov	r6, r0
   828bc:	4617      	mov	r7, r2
   828be:	4698      	mov	r8, r3
   828c0:	6e62      	ldr	r2, [r4, #100]	; 0x64
   828c2:	89e3      	ldrh	r3, [r4, #14]
   828c4:	8989      	ldrh	r1, [r1, #12]
   828c6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   828ca:	f021 0102 	bic.w	r1, r1, #2
   828ce:	9219      	str	r2, [sp, #100]	; 0x64
   828d0:	f8ad 300e 	strh.w	r3, [sp, #14]
   828d4:	69e2      	ldr	r2, [r4, #28]
   828d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   828d8:	f8ad 100c 	strh.w	r1, [sp, #12]
   828dc:	a816      	add	r0, sp, #88	; 0x58
   828de:	a91a      	add	r1, sp, #104	; 0x68
   828e0:	f8cd e018 	str.w	lr, [sp, #24]
   828e4:	9207      	str	r2, [sp, #28]
   828e6:	9309      	str	r3, [sp, #36]	; 0x24
   828e8:	9100      	str	r1, [sp, #0]
   828ea:	9104      	str	r1, [sp, #16]
   828ec:	9502      	str	r5, [sp, #8]
   828ee:	9505      	str	r5, [sp, #20]
   828f0:	f000 fd44 	bl	8337c <__retarget_lock_init_recursive>
   828f4:	4643      	mov	r3, r8
   828f6:	463a      	mov	r2, r7
   828f8:	4669      	mov	r1, sp
   828fa:	4630      	mov	r0, r6
   828fc:	f7ff f992 	bl	81c24 <_vfiprintf_r>
   82900:	1e05      	subs	r5, r0, #0
   82902:	db07      	blt.n	82914 <__sbprintf+0x68>
   82904:	4630      	mov	r0, r6
   82906:	4669      	mov	r1, sp
   82908:	f000 f924 	bl	82b54 <_fflush_r>
   8290c:	2800      	cmp	r0, #0
   8290e:	bf18      	it	ne
   82910:	f04f 35ff 	movne.w	r5, #4294967295
   82914:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82918:	065b      	lsls	r3, r3, #25
   8291a:	d503      	bpl.n	82924 <__sbprintf+0x78>
   8291c:	89a3      	ldrh	r3, [r4, #12]
   8291e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82922:	81a3      	strh	r3, [r4, #12]
   82924:	9816      	ldr	r0, [sp, #88]	; 0x58
   82926:	f000 fd2b 	bl	83380 <__retarget_lock_close_recursive>
   8292a:	4628      	mov	r0, r5
   8292c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082934 <__swsetup_r>:
   82934:	b538      	push	{r3, r4, r5, lr}
   82936:	4b30      	ldr	r3, [pc, #192]	; (829f8 <__swsetup_r+0xc4>)
   82938:	4605      	mov	r5, r0
   8293a:	6818      	ldr	r0, [r3, #0]
   8293c:	460c      	mov	r4, r1
   8293e:	b110      	cbz	r0, 82946 <__swsetup_r+0x12>
   82940:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82942:	2b00      	cmp	r3, #0
   82944:	d038      	beq.n	829b8 <__swsetup_r+0x84>
   82946:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8294a:	b293      	uxth	r3, r2
   8294c:	0718      	lsls	r0, r3, #28
   8294e:	d50c      	bpl.n	8296a <__swsetup_r+0x36>
   82950:	6920      	ldr	r0, [r4, #16]
   82952:	b1a8      	cbz	r0, 82980 <__swsetup_r+0x4c>
   82954:	f013 0201 	ands.w	r2, r3, #1
   82958:	d01e      	beq.n	82998 <__swsetup_r+0x64>
   8295a:	2200      	movs	r2, #0
   8295c:	6963      	ldr	r3, [r4, #20]
   8295e:	60a2      	str	r2, [r4, #8]
   82960:	425b      	negs	r3, r3
   82962:	61a3      	str	r3, [r4, #24]
   82964:	b1f0      	cbz	r0, 829a4 <__swsetup_r+0x70>
   82966:	2000      	movs	r0, #0
   82968:	bd38      	pop	{r3, r4, r5, pc}
   8296a:	06d9      	lsls	r1, r3, #27
   8296c:	d53b      	bpl.n	829e6 <__swsetup_r+0xb2>
   8296e:	0758      	lsls	r0, r3, #29
   82970:	d425      	bmi.n	829be <__swsetup_r+0x8a>
   82972:	6920      	ldr	r0, [r4, #16]
   82974:	f042 0308 	orr.w	r3, r2, #8
   82978:	81a3      	strh	r3, [r4, #12]
   8297a:	b29b      	uxth	r3, r3
   8297c:	2800      	cmp	r0, #0
   8297e:	d1e9      	bne.n	82954 <__swsetup_r+0x20>
   82980:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82984:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82988:	d0e4      	beq.n	82954 <__swsetup_r+0x20>
   8298a:	4628      	mov	r0, r5
   8298c:	4621      	mov	r1, r4
   8298e:	f000 fd2b 	bl	833e8 <__smakebuf_r>
   82992:	89a3      	ldrh	r3, [r4, #12]
   82994:	6920      	ldr	r0, [r4, #16]
   82996:	e7dd      	b.n	82954 <__swsetup_r+0x20>
   82998:	0799      	lsls	r1, r3, #30
   8299a:	bf58      	it	pl
   8299c:	6962      	ldrpl	r2, [r4, #20]
   8299e:	60a2      	str	r2, [r4, #8]
   829a0:	2800      	cmp	r0, #0
   829a2:	d1e0      	bne.n	82966 <__swsetup_r+0x32>
   829a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   829a8:	061a      	lsls	r2, r3, #24
   829aa:	d5dd      	bpl.n	82968 <__swsetup_r+0x34>
   829ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   829b0:	81a3      	strh	r3, [r4, #12]
   829b2:	f04f 30ff 	mov.w	r0, #4294967295
   829b6:	bd38      	pop	{r3, r4, r5, pc}
   829b8:	f000 f924 	bl	82c04 <__sinit>
   829bc:	e7c3      	b.n	82946 <__swsetup_r+0x12>
   829be:	6b21      	ldr	r1, [r4, #48]	; 0x30
   829c0:	b151      	cbz	r1, 829d8 <__swsetup_r+0xa4>
   829c2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   829c6:	4299      	cmp	r1, r3
   829c8:	d004      	beq.n	829d4 <__swsetup_r+0xa0>
   829ca:	4628      	mov	r0, r5
   829cc:	f000 fa40 	bl	82e50 <_free_r>
   829d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   829d4:	2300      	movs	r3, #0
   829d6:	6323      	str	r3, [r4, #48]	; 0x30
   829d8:	2300      	movs	r3, #0
   829da:	6920      	ldr	r0, [r4, #16]
   829dc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   829e0:	e884 0009 	stmia.w	r4, {r0, r3}
   829e4:	e7c6      	b.n	82974 <__swsetup_r+0x40>
   829e6:	2309      	movs	r3, #9
   829e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   829ec:	602b      	str	r3, [r5, #0]
   829ee:	f04f 30ff 	mov.w	r0, #4294967295
   829f2:	81a2      	strh	r2, [r4, #12]
   829f4:	bd38      	pop	{r3, r4, r5, pc}
   829f6:	bf00      	nop
   829f8:	20070144 	.word	0x20070144

000829fc <register_fini>:
   829fc:	4b02      	ldr	r3, [pc, #8]	; (82a08 <register_fini+0xc>)
   829fe:	b113      	cbz	r3, 82a06 <register_fini+0xa>
   82a00:	4802      	ldr	r0, [pc, #8]	; (82a0c <register_fini+0x10>)
   82a02:	f000 b805 	b.w	82a10 <atexit>
   82a06:	4770      	bx	lr
   82a08:	00000000 	.word	0x00000000
   82a0c:	00082c7d 	.word	0x00082c7d

00082a10 <atexit>:
   82a10:	2300      	movs	r3, #0
   82a12:	4601      	mov	r1, r0
   82a14:	461a      	mov	r2, r3
   82a16:	4618      	mov	r0, r3
   82a18:	f001 bb56 	b.w	840c8 <__register_exitproc>

00082a1c <__sflush_r>:
   82a1c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82a24:	b29a      	uxth	r2, r3
   82a26:	460d      	mov	r5, r1
   82a28:	0711      	lsls	r1, r2, #28
   82a2a:	4680      	mov	r8, r0
   82a2c:	d43a      	bmi.n	82aa4 <__sflush_r+0x88>
   82a2e:	686a      	ldr	r2, [r5, #4]
   82a30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82a34:	2a00      	cmp	r2, #0
   82a36:	81ab      	strh	r3, [r5, #12]
   82a38:	dd70      	ble.n	82b1c <__sflush_r+0x100>
   82a3a:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82a3c:	2c00      	cmp	r4, #0
   82a3e:	d04a      	beq.n	82ad6 <__sflush_r+0xba>
   82a40:	2200      	movs	r2, #0
   82a42:	b29b      	uxth	r3, r3
   82a44:	f8d8 6000 	ldr.w	r6, [r8]
   82a48:	f8c8 2000 	str.w	r2, [r8]
   82a4c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   82a50:	d068      	beq.n	82b24 <__sflush_r+0x108>
   82a52:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82a54:	075f      	lsls	r7, r3, #29
   82a56:	d505      	bpl.n	82a64 <__sflush_r+0x48>
   82a58:	6869      	ldr	r1, [r5, #4]
   82a5a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82a5c:	1a52      	subs	r2, r2, r1
   82a5e:	b10b      	cbz	r3, 82a64 <__sflush_r+0x48>
   82a60:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82a62:	1ad2      	subs	r2, r2, r3
   82a64:	2300      	movs	r3, #0
   82a66:	69e9      	ldr	r1, [r5, #28]
   82a68:	4640      	mov	r0, r8
   82a6a:	47a0      	blx	r4
   82a6c:	1c44      	adds	r4, r0, #1
   82a6e:	d03d      	beq.n	82aec <__sflush_r+0xd0>
   82a70:	2100      	movs	r1, #0
   82a72:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82a76:	692a      	ldr	r2, [r5, #16]
   82a78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82a7c:	81ab      	strh	r3, [r5, #12]
   82a7e:	04db      	lsls	r3, r3, #19
   82a80:	6069      	str	r1, [r5, #4]
   82a82:	602a      	str	r2, [r5, #0]
   82a84:	d448      	bmi.n	82b18 <__sflush_r+0xfc>
   82a86:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82a88:	f8c8 6000 	str.w	r6, [r8]
   82a8c:	b319      	cbz	r1, 82ad6 <__sflush_r+0xba>
   82a8e:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82a92:	4299      	cmp	r1, r3
   82a94:	d002      	beq.n	82a9c <__sflush_r+0x80>
   82a96:	4640      	mov	r0, r8
   82a98:	f000 f9da 	bl	82e50 <_free_r>
   82a9c:	2000      	movs	r0, #0
   82a9e:	6328      	str	r0, [r5, #48]	; 0x30
   82aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82aa4:	692e      	ldr	r6, [r5, #16]
   82aa6:	b1b6      	cbz	r6, 82ad6 <__sflush_r+0xba>
   82aa8:	0791      	lsls	r1, r2, #30
   82aaa:	bf18      	it	ne
   82aac:	2300      	movne	r3, #0
   82aae:	682c      	ldr	r4, [r5, #0]
   82ab0:	bf08      	it	eq
   82ab2:	696b      	ldreq	r3, [r5, #20]
   82ab4:	602e      	str	r6, [r5, #0]
   82ab6:	1ba4      	subs	r4, r4, r6
   82ab8:	60ab      	str	r3, [r5, #8]
   82aba:	e00a      	b.n	82ad2 <__sflush_r+0xb6>
   82abc:	4623      	mov	r3, r4
   82abe:	4632      	mov	r2, r6
   82ac0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82ac2:	69e9      	ldr	r1, [r5, #28]
   82ac4:	4640      	mov	r0, r8
   82ac6:	47b8      	blx	r7
   82ac8:	2800      	cmp	r0, #0
   82aca:	eba4 0400 	sub.w	r4, r4, r0
   82ace:	4406      	add	r6, r0
   82ad0:	dd04      	ble.n	82adc <__sflush_r+0xc0>
   82ad2:	2c00      	cmp	r4, #0
   82ad4:	dcf2      	bgt.n	82abc <__sflush_r+0xa0>
   82ad6:	2000      	movs	r0, #0
   82ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82adc:	89ab      	ldrh	r3, [r5, #12]
   82ade:	f04f 30ff 	mov.w	r0, #4294967295
   82ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82ae6:	81ab      	strh	r3, [r5, #12]
   82ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82aec:	f8d8 4000 	ldr.w	r4, [r8]
   82af0:	2c1d      	cmp	r4, #29
   82af2:	d8f3      	bhi.n	82adc <__sflush_r+0xc0>
   82af4:	4b16      	ldr	r3, [pc, #88]	; (82b50 <__sflush_r+0x134>)
   82af6:	40e3      	lsrs	r3, r4
   82af8:	43db      	mvns	r3, r3
   82afa:	f013 0301 	ands.w	r3, r3, #1
   82afe:	d1ed      	bne.n	82adc <__sflush_r+0xc0>
   82b00:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   82b04:	6929      	ldr	r1, [r5, #16]
   82b06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82b0a:	81aa      	strh	r2, [r5, #12]
   82b0c:	04d2      	lsls	r2, r2, #19
   82b0e:	606b      	str	r3, [r5, #4]
   82b10:	6029      	str	r1, [r5, #0]
   82b12:	d5b8      	bpl.n	82a86 <__sflush_r+0x6a>
   82b14:	2c00      	cmp	r4, #0
   82b16:	d1b6      	bne.n	82a86 <__sflush_r+0x6a>
   82b18:	6528      	str	r0, [r5, #80]	; 0x50
   82b1a:	e7b4      	b.n	82a86 <__sflush_r+0x6a>
   82b1c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82b1e:	2a00      	cmp	r2, #0
   82b20:	dc8b      	bgt.n	82a3a <__sflush_r+0x1e>
   82b22:	e7d8      	b.n	82ad6 <__sflush_r+0xba>
   82b24:	2301      	movs	r3, #1
   82b26:	69e9      	ldr	r1, [r5, #28]
   82b28:	4640      	mov	r0, r8
   82b2a:	47a0      	blx	r4
   82b2c:	1c43      	adds	r3, r0, #1
   82b2e:	4602      	mov	r2, r0
   82b30:	d002      	beq.n	82b38 <__sflush_r+0x11c>
   82b32:	89ab      	ldrh	r3, [r5, #12]
   82b34:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82b36:	e78d      	b.n	82a54 <__sflush_r+0x38>
   82b38:	f8d8 3000 	ldr.w	r3, [r8]
   82b3c:	2b00      	cmp	r3, #0
   82b3e:	d0f8      	beq.n	82b32 <__sflush_r+0x116>
   82b40:	2b1d      	cmp	r3, #29
   82b42:	d001      	beq.n	82b48 <__sflush_r+0x12c>
   82b44:	2b16      	cmp	r3, #22
   82b46:	d1c9      	bne.n	82adc <__sflush_r+0xc0>
   82b48:	f8c8 6000 	str.w	r6, [r8]
   82b4c:	e7c3      	b.n	82ad6 <__sflush_r+0xba>
   82b4e:	bf00      	nop
   82b50:	20400001 	.word	0x20400001

00082b54 <_fflush_r>:
   82b54:	b538      	push	{r3, r4, r5, lr}
   82b56:	460d      	mov	r5, r1
   82b58:	4604      	mov	r4, r0
   82b5a:	b108      	cbz	r0, 82b60 <_fflush_r+0xc>
   82b5c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82b5e:	b1bb      	cbz	r3, 82b90 <_fflush_r+0x3c>
   82b60:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82b64:	b188      	cbz	r0, 82b8a <_fflush_r+0x36>
   82b66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82b68:	07db      	lsls	r3, r3, #31
   82b6a:	d401      	bmi.n	82b70 <_fflush_r+0x1c>
   82b6c:	0581      	lsls	r1, r0, #22
   82b6e:	d517      	bpl.n	82ba0 <_fflush_r+0x4c>
   82b70:	4620      	mov	r0, r4
   82b72:	4629      	mov	r1, r5
   82b74:	f7ff ff52 	bl	82a1c <__sflush_r>
   82b78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82b7a:	4604      	mov	r4, r0
   82b7c:	07da      	lsls	r2, r3, #31
   82b7e:	d402      	bmi.n	82b86 <_fflush_r+0x32>
   82b80:	89ab      	ldrh	r3, [r5, #12]
   82b82:	059b      	lsls	r3, r3, #22
   82b84:	d507      	bpl.n	82b96 <_fflush_r+0x42>
   82b86:	4620      	mov	r0, r4
   82b88:	bd38      	pop	{r3, r4, r5, pc}
   82b8a:	4604      	mov	r4, r0
   82b8c:	4620      	mov	r0, r4
   82b8e:	bd38      	pop	{r3, r4, r5, pc}
   82b90:	f000 f838 	bl	82c04 <__sinit>
   82b94:	e7e4      	b.n	82b60 <_fflush_r+0xc>
   82b96:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82b98:	f000 fbf6 	bl	83388 <__retarget_lock_release_recursive>
   82b9c:	4620      	mov	r0, r4
   82b9e:	bd38      	pop	{r3, r4, r5, pc}
   82ba0:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82ba2:	f000 fbef 	bl	83384 <__retarget_lock_acquire_recursive>
   82ba6:	e7e3      	b.n	82b70 <_fflush_r+0x1c>

00082ba8 <_cleanup_r>:
   82ba8:	4901      	ldr	r1, [pc, #4]	; (82bb0 <_cleanup_r+0x8>)
   82baa:	f000 bbb1 	b.w	83310 <_fwalk_reent>
   82bae:	bf00      	nop
   82bb0:	000841b1 	.word	0x000841b1

00082bb4 <std.isra.0>:
   82bb4:	2300      	movs	r3, #0
   82bb6:	b510      	push	{r4, lr}
   82bb8:	4604      	mov	r4, r0
   82bba:	8181      	strh	r1, [r0, #12]
   82bbc:	81c2      	strh	r2, [r0, #14]
   82bbe:	6003      	str	r3, [r0, #0]
   82bc0:	6043      	str	r3, [r0, #4]
   82bc2:	6083      	str	r3, [r0, #8]
   82bc4:	6643      	str	r3, [r0, #100]	; 0x64
   82bc6:	6103      	str	r3, [r0, #16]
   82bc8:	6143      	str	r3, [r0, #20]
   82bca:	6183      	str	r3, [r0, #24]
   82bcc:	4619      	mov	r1, r3
   82bce:	2208      	movs	r2, #8
   82bd0:	305c      	adds	r0, #92	; 0x5c
   82bd2:	f7fe fe05 	bl	817e0 <memset>
   82bd6:	4807      	ldr	r0, [pc, #28]	; (82bf4 <std.isra.0+0x40>)
   82bd8:	4907      	ldr	r1, [pc, #28]	; (82bf8 <std.isra.0+0x44>)
   82bda:	4a08      	ldr	r2, [pc, #32]	; (82bfc <std.isra.0+0x48>)
   82bdc:	4b08      	ldr	r3, [pc, #32]	; (82c00 <std.isra.0+0x4c>)
   82bde:	6220      	str	r0, [r4, #32]
   82be0:	61e4      	str	r4, [r4, #28]
   82be2:	6261      	str	r1, [r4, #36]	; 0x24
   82be4:	62a2      	str	r2, [r4, #40]	; 0x28
   82be6:	62e3      	str	r3, [r4, #44]	; 0x2c
   82be8:	f104 0058 	add.w	r0, r4, #88	; 0x58
   82bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82bf0:	f000 bbc4 	b.w	8337c <__retarget_lock_init_recursive>
   82bf4:	00083ef9 	.word	0x00083ef9
   82bf8:	00083f1d 	.word	0x00083f1d
   82bfc:	00083f59 	.word	0x00083f59
   82c00:	00083f79 	.word	0x00083f79

00082c04 <__sinit>:
   82c04:	b510      	push	{r4, lr}
   82c06:	4604      	mov	r4, r0
   82c08:	4814      	ldr	r0, [pc, #80]	; (82c5c <__sinit+0x58>)
   82c0a:	f000 fbbb 	bl	83384 <__retarget_lock_acquire_recursive>
   82c0e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82c10:	b9fa      	cbnz	r2, 82c52 <__sinit+0x4e>
   82c12:	2003      	movs	r0, #3
   82c14:	4912      	ldr	r1, [pc, #72]	; (82c60 <__sinit+0x5c>)
   82c16:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   82c1a:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82c1e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82c22:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   82c26:	63e1      	str	r1, [r4, #60]	; 0x3c
   82c28:	6860      	ldr	r0, [r4, #4]
   82c2a:	2104      	movs	r1, #4
   82c2c:	f7ff ffc2 	bl	82bb4 <std.isra.0>
   82c30:	68a0      	ldr	r0, [r4, #8]
   82c32:	2201      	movs	r2, #1
   82c34:	2109      	movs	r1, #9
   82c36:	f7ff ffbd 	bl	82bb4 <std.isra.0>
   82c3a:	68e0      	ldr	r0, [r4, #12]
   82c3c:	2202      	movs	r2, #2
   82c3e:	2112      	movs	r1, #18
   82c40:	f7ff ffb8 	bl	82bb4 <std.isra.0>
   82c44:	2301      	movs	r3, #1
   82c46:	4805      	ldr	r0, [pc, #20]	; (82c5c <__sinit+0x58>)
   82c48:	63a3      	str	r3, [r4, #56]	; 0x38
   82c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82c4e:	f000 bb9b 	b.w	83388 <__retarget_lock_release_recursive>
   82c52:	4802      	ldr	r0, [pc, #8]	; (82c5c <__sinit+0x58>)
   82c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82c58:	f000 bb96 	b.w	83388 <__retarget_lock_release_recursive>
   82c5c:	20070d58 	.word	0x20070d58
   82c60:	00082ba9 	.word	0x00082ba9

00082c64 <__sfp_lock_acquire>:
   82c64:	4801      	ldr	r0, [pc, #4]	; (82c6c <__sfp_lock_acquire+0x8>)
   82c66:	f000 bb8d 	b.w	83384 <__retarget_lock_acquire_recursive>
   82c6a:	bf00      	nop
   82c6c:	20070d6c 	.word	0x20070d6c

00082c70 <__sfp_lock_release>:
   82c70:	4801      	ldr	r0, [pc, #4]	; (82c78 <__sfp_lock_release+0x8>)
   82c72:	f000 bb89 	b.w	83388 <__retarget_lock_release_recursive>
   82c76:	bf00      	nop
   82c78:	20070d6c 	.word	0x20070d6c

00082c7c <__libc_fini_array>:
   82c7c:	b538      	push	{r3, r4, r5, lr}
   82c7e:	4c0a      	ldr	r4, [pc, #40]	; (82ca8 <__libc_fini_array+0x2c>)
   82c80:	4d0a      	ldr	r5, [pc, #40]	; (82cac <__libc_fini_array+0x30>)
   82c82:	1b64      	subs	r4, r4, r5
   82c84:	10a4      	asrs	r4, r4, #2
   82c86:	d00a      	beq.n	82c9e <__libc_fini_array+0x22>
   82c88:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82c8c:	3b01      	subs	r3, #1
   82c8e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82c92:	3c01      	subs	r4, #1
   82c94:	f855 3904 	ldr.w	r3, [r5], #-4
   82c98:	4798      	blx	r3
   82c9a:	2c00      	cmp	r4, #0
   82c9c:	d1f9      	bne.n	82c92 <__libc_fini_array+0x16>
   82c9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82ca2:	f001 bdbf 	b.w	84824 <_fini>
   82ca6:	bf00      	nop
   82ca8:	00084834 	.word	0x00084834
   82cac:	00084830 	.word	0x00084830

00082cb0 <__fputwc>:
   82cb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82cb4:	b083      	sub	sp, #12
   82cb6:	4607      	mov	r7, r0
   82cb8:	4688      	mov	r8, r1
   82cba:	4614      	mov	r4, r2
   82cbc:	f000 fb50 	bl	83360 <__locale_mb_cur_max>
   82cc0:	2801      	cmp	r0, #1
   82cc2:	d033      	beq.n	82d2c <__fputwc+0x7c>
   82cc4:	4642      	mov	r2, r8
   82cc6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82cca:	a901      	add	r1, sp, #4
   82ccc:	4638      	mov	r0, r7
   82cce:	f001 f9af 	bl	84030 <_wcrtomb_r>
   82cd2:	1c42      	adds	r2, r0, #1
   82cd4:	4606      	mov	r6, r0
   82cd6:	d022      	beq.n	82d1e <__fputwc+0x6e>
   82cd8:	b390      	cbz	r0, 82d40 <__fputwc+0x90>
   82cda:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82cde:	2500      	movs	r5, #0
   82ce0:	f10d 0904 	add.w	r9, sp, #4
   82ce4:	e008      	b.n	82cf8 <__fputwc+0x48>
   82ce6:	6823      	ldr	r3, [r4, #0]
   82ce8:	1c5a      	adds	r2, r3, #1
   82cea:	6022      	str	r2, [r4, #0]
   82cec:	7019      	strb	r1, [r3, #0]
   82cee:	3501      	adds	r5, #1
   82cf0:	42b5      	cmp	r5, r6
   82cf2:	d225      	bcs.n	82d40 <__fputwc+0x90>
   82cf4:	f815 1009 	ldrb.w	r1, [r5, r9]
   82cf8:	68a3      	ldr	r3, [r4, #8]
   82cfa:	3b01      	subs	r3, #1
   82cfc:	2b00      	cmp	r3, #0
   82cfe:	60a3      	str	r3, [r4, #8]
   82d00:	daf1      	bge.n	82ce6 <__fputwc+0x36>
   82d02:	69a2      	ldr	r2, [r4, #24]
   82d04:	4293      	cmp	r3, r2
   82d06:	db01      	blt.n	82d0c <__fputwc+0x5c>
   82d08:	290a      	cmp	r1, #10
   82d0a:	d1ec      	bne.n	82ce6 <__fputwc+0x36>
   82d0c:	4622      	mov	r2, r4
   82d0e:	4638      	mov	r0, r7
   82d10:	f001 f936 	bl	83f80 <__swbuf_r>
   82d14:	1c43      	adds	r3, r0, #1
   82d16:	d1ea      	bne.n	82cee <__fputwc+0x3e>
   82d18:	b003      	add	sp, #12
   82d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82d1e:	89a3      	ldrh	r3, [r4, #12]
   82d20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82d24:	81a3      	strh	r3, [r4, #12]
   82d26:	b003      	add	sp, #12
   82d28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82d2c:	f108 33ff 	add.w	r3, r8, #4294967295
   82d30:	2bfe      	cmp	r3, #254	; 0xfe
   82d32:	d8c7      	bhi.n	82cc4 <__fputwc+0x14>
   82d34:	fa5f f188 	uxtb.w	r1, r8
   82d38:	4606      	mov	r6, r0
   82d3a:	f88d 1004 	strb.w	r1, [sp, #4]
   82d3e:	e7ce      	b.n	82cde <__fputwc+0x2e>
   82d40:	4640      	mov	r0, r8
   82d42:	b003      	add	sp, #12
   82d44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00082d48 <_fputwc_r>:
   82d48:	b530      	push	{r4, r5, lr}
   82d4a:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82d4c:	4614      	mov	r4, r2
   82d4e:	f013 0f01 	tst.w	r3, #1
   82d52:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   82d56:	b083      	sub	sp, #12
   82d58:	4605      	mov	r5, r0
   82d5a:	b29a      	uxth	r2, r3
   82d5c:	d101      	bne.n	82d62 <_fputwc_r+0x1a>
   82d5e:	0590      	lsls	r0, r2, #22
   82d60:	d51c      	bpl.n	82d9c <_fputwc_r+0x54>
   82d62:	0490      	lsls	r0, r2, #18
   82d64:	d406      	bmi.n	82d74 <_fputwc_r+0x2c>
   82d66:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82d68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82d6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82d70:	81a3      	strh	r3, [r4, #12]
   82d72:	6662      	str	r2, [r4, #100]	; 0x64
   82d74:	4628      	mov	r0, r5
   82d76:	4622      	mov	r2, r4
   82d78:	f7ff ff9a 	bl	82cb0 <__fputwc>
   82d7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82d7e:	4605      	mov	r5, r0
   82d80:	07da      	lsls	r2, r3, #31
   82d82:	d402      	bmi.n	82d8a <_fputwc_r+0x42>
   82d84:	89a3      	ldrh	r3, [r4, #12]
   82d86:	059b      	lsls	r3, r3, #22
   82d88:	d502      	bpl.n	82d90 <_fputwc_r+0x48>
   82d8a:	4628      	mov	r0, r5
   82d8c:	b003      	add	sp, #12
   82d8e:	bd30      	pop	{r4, r5, pc}
   82d90:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82d92:	f000 faf9 	bl	83388 <__retarget_lock_release_recursive>
   82d96:	4628      	mov	r0, r5
   82d98:	b003      	add	sp, #12
   82d9a:	bd30      	pop	{r4, r5, pc}
   82d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82d9e:	9101      	str	r1, [sp, #4]
   82da0:	f000 faf0 	bl	83384 <__retarget_lock_acquire_recursive>
   82da4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82da8:	9901      	ldr	r1, [sp, #4]
   82daa:	b29a      	uxth	r2, r3
   82dac:	e7d9      	b.n	82d62 <_fputwc_r+0x1a>
   82dae:	bf00      	nop

00082db0 <_malloc_trim_r>:
   82db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82db2:	460c      	mov	r4, r1
   82db4:	4f23      	ldr	r7, [pc, #140]	; (82e44 <_malloc_trim_r+0x94>)
   82db6:	4606      	mov	r6, r0
   82db8:	f000 feca 	bl	83b50 <__malloc_lock>
   82dbc:	68bb      	ldr	r3, [r7, #8]
   82dbe:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   82dc2:	685d      	ldr	r5, [r3, #4]
   82dc4:	310f      	adds	r1, #15
   82dc6:	f025 0503 	bic.w	r5, r5, #3
   82dca:	4429      	add	r1, r5
   82dcc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82dd0:	f021 010f 	bic.w	r1, r1, #15
   82dd4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   82dd8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82ddc:	db07      	blt.n	82dee <_malloc_trim_r+0x3e>
   82dde:	2100      	movs	r1, #0
   82de0:	4630      	mov	r0, r6
   82de2:	f001 f877 	bl	83ed4 <_sbrk_r>
   82de6:	68bb      	ldr	r3, [r7, #8]
   82de8:	442b      	add	r3, r5
   82dea:	4298      	cmp	r0, r3
   82dec:	d004      	beq.n	82df8 <_malloc_trim_r+0x48>
   82dee:	4630      	mov	r0, r6
   82df0:	f000 feb4 	bl	83b5c <__malloc_unlock>
   82df4:	2000      	movs	r0, #0
   82df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82df8:	4261      	negs	r1, r4
   82dfa:	4630      	mov	r0, r6
   82dfc:	f001 f86a 	bl	83ed4 <_sbrk_r>
   82e00:	3001      	adds	r0, #1
   82e02:	d00d      	beq.n	82e20 <_malloc_trim_r+0x70>
   82e04:	4b10      	ldr	r3, [pc, #64]	; (82e48 <_malloc_trim_r+0x98>)
   82e06:	68ba      	ldr	r2, [r7, #8]
   82e08:	6819      	ldr	r1, [r3, #0]
   82e0a:	1b2d      	subs	r5, r5, r4
   82e0c:	f045 0501 	orr.w	r5, r5, #1
   82e10:	4630      	mov	r0, r6
   82e12:	1b09      	subs	r1, r1, r4
   82e14:	6055      	str	r5, [r2, #4]
   82e16:	6019      	str	r1, [r3, #0]
   82e18:	f000 fea0 	bl	83b5c <__malloc_unlock>
   82e1c:	2001      	movs	r0, #1
   82e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82e20:	2100      	movs	r1, #0
   82e22:	4630      	mov	r0, r6
   82e24:	f001 f856 	bl	83ed4 <_sbrk_r>
   82e28:	68ba      	ldr	r2, [r7, #8]
   82e2a:	1a83      	subs	r3, r0, r2
   82e2c:	2b0f      	cmp	r3, #15
   82e2e:	ddde      	ble.n	82dee <_malloc_trim_r+0x3e>
   82e30:	4c06      	ldr	r4, [pc, #24]	; (82e4c <_malloc_trim_r+0x9c>)
   82e32:	4905      	ldr	r1, [pc, #20]	; (82e48 <_malloc_trim_r+0x98>)
   82e34:	6824      	ldr	r4, [r4, #0]
   82e36:	f043 0301 	orr.w	r3, r3, #1
   82e3a:	1b00      	subs	r0, r0, r4
   82e3c:	6053      	str	r3, [r2, #4]
   82e3e:	6008      	str	r0, [r1, #0]
   82e40:	e7d5      	b.n	82dee <_malloc_trim_r+0x3e>
   82e42:	bf00      	nop
   82e44:	200706e0 	.word	0x200706e0
   82e48:	20070cb4 	.word	0x20070cb4
   82e4c:	20070ae8 	.word	0x20070ae8

00082e50 <_free_r>:
   82e50:	2900      	cmp	r1, #0
   82e52:	d044      	beq.n	82ede <_free_r+0x8e>
   82e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82e58:	460d      	mov	r5, r1
   82e5a:	4680      	mov	r8, r0
   82e5c:	f000 fe78 	bl	83b50 <__malloc_lock>
   82e60:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82e64:	4969      	ldr	r1, [pc, #420]	; (8300c <_free_r+0x1bc>)
   82e66:	f1a5 0408 	sub.w	r4, r5, #8
   82e6a:	f027 0301 	bic.w	r3, r7, #1
   82e6e:	18e2      	adds	r2, r4, r3
   82e70:	688e      	ldr	r6, [r1, #8]
   82e72:	6850      	ldr	r0, [r2, #4]
   82e74:	42b2      	cmp	r2, r6
   82e76:	f020 0003 	bic.w	r0, r0, #3
   82e7a:	d05e      	beq.n	82f3a <_free_r+0xea>
   82e7c:	07fe      	lsls	r6, r7, #31
   82e7e:	6050      	str	r0, [r2, #4]
   82e80:	d40b      	bmi.n	82e9a <_free_r+0x4a>
   82e82:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82e86:	f101 0e08 	add.w	lr, r1, #8
   82e8a:	1be4      	subs	r4, r4, r7
   82e8c:	68a5      	ldr	r5, [r4, #8]
   82e8e:	443b      	add	r3, r7
   82e90:	4575      	cmp	r5, lr
   82e92:	d06d      	beq.n	82f70 <_free_r+0x120>
   82e94:	68e7      	ldr	r7, [r4, #12]
   82e96:	60ef      	str	r7, [r5, #12]
   82e98:	60bd      	str	r5, [r7, #8]
   82e9a:	1815      	adds	r5, r2, r0
   82e9c:	686d      	ldr	r5, [r5, #4]
   82e9e:	07ed      	lsls	r5, r5, #31
   82ea0:	d53e      	bpl.n	82f20 <_free_r+0xd0>
   82ea2:	f043 0201 	orr.w	r2, r3, #1
   82ea6:	6062      	str	r2, [r4, #4]
   82ea8:	50e3      	str	r3, [r4, r3]
   82eaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82eae:	d217      	bcs.n	82ee0 <_free_r+0x90>
   82eb0:	2201      	movs	r2, #1
   82eb2:	08db      	lsrs	r3, r3, #3
   82eb4:	1098      	asrs	r0, r3, #2
   82eb6:	684d      	ldr	r5, [r1, #4]
   82eb8:	4413      	add	r3, r2
   82eba:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82ebe:	4082      	lsls	r2, r0
   82ec0:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   82ec4:	432a      	orrs	r2, r5
   82ec6:	3808      	subs	r0, #8
   82ec8:	60e0      	str	r0, [r4, #12]
   82eca:	60a7      	str	r7, [r4, #8]
   82ecc:	604a      	str	r2, [r1, #4]
   82ece:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82ed2:	60fc      	str	r4, [r7, #12]
   82ed4:	4640      	mov	r0, r8
   82ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82eda:	f000 be3f 	b.w	83b5c <__malloc_unlock>
   82ede:	4770      	bx	lr
   82ee0:	0a5a      	lsrs	r2, r3, #9
   82ee2:	2a04      	cmp	r2, #4
   82ee4:	d852      	bhi.n	82f8c <_free_r+0x13c>
   82ee6:	099a      	lsrs	r2, r3, #6
   82ee8:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82eec:	00ff      	lsls	r7, r7, #3
   82eee:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82ef2:	19c8      	adds	r0, r1, r7
   82ef4:	59ca      	ldr	r2, [r1, r7]
   82ef6:	3808      	subs	r0, #8
   82ef8:	4290      	cmp	r0, r2
   82efa:	d04f      	beq.n	82f9c <_free_r+0x14c>
   82efc:	6851      	ldr	r1, [r2, #4]
   82efe:	f021 0103 	bic.w	r1, r1, #3
   82f02:	428b      	cmp	r3, r1
   82f04:	d232      	bcs.n	82f6c <_free_r+0x11c>
   82f06:	6892      	ldr	r2, [r2, #8]
   82f08:	4290      	cmp	r0, r2
   82f0a:	d1f7      	bne.n	82efc <_free_r+0xac>
   82f0c:	68c3      	ldr	r3, [r0, #12]
   82f0e:	60a0      	str	r0, [r4, #8]
   82f10:	60e3      	str	r3, [r4, #12]
   82f12:	609c      	str	r4, [r3, #8]
   82f14:	60c4      	str	r4, [r0, #12]
   82f16:	4640      	mov	r0, r8
   82f18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82f1c:	f000 be1e 	b.w	83b5c <__malloc_unlock>
   82f20:	6895      	ldr	r5, [r2, #8]
   82f22:	4f3b      	ldr	r7, [pc, #236]	; (83010 <_free_r+0x1c0>)
   82f24:	4403      	add	r3, r0
   82f26:	42bd      	cmp	r5, r7
   82f28:	d040      	beq.n	82fac <_free_r+0x15c>
   82f2a:	68d0      	ldr	r0, [r2, #12]
   82f2c:	f043 0201 	orr.w	r2, r3, #1
   82f30:	60e8      	str	r0, [r5, #12]
   82f32:	6085      	str	r5, [r0, #8]
   82f34:	6062      	str	r2, [r4, #4]
   82f36:	50e3      	str	r3, [r4, r3]
   82f38:	e7b7      	b.n	82eaa <_free_r+0x5a>
   82f3a:	07ff      	lsls	r7, r7, #31
   82f3c:	4403      	add	r3, r0
   82f3e:	d407      	bmi.n	82f50 <_free_r+0x100>
   82f40:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82f44:	1b64      	subs	r4, r4, r5
   82f46:	68e2      	ldr	r2, [r4, #12]
   82f48:	68a0      	ldr	r0, [r4, #8]
   82f4a:	442b      	add	r3, r5
   82f4c:	60c2      	str	r2, [r0, #12]
   82f4e:	6090      	str	r0, [r2, #8]
   82f50:	4a30      	ldr	r2, [pc, #192]	; (83014 <_free_r+0x1c4>)
   82f52:	f043 0001 	orr.w	r0, r3, #1
   82f56:	6812      	ldr	r2, [r2, #0]
   82f58:	6060      	str	r0, [r4, #4]
   82f5a:	4293      	cmp	r3, r2
   82f5c:	608c      	str	r4, [r1, #8]
   82f5e:	d3b9      	bcc.n	82ed4 <_free_r+0x84>
   82f60:	4b2d      	ldr	r3, [pc, #180]	; (83018 <_free_r+0x1c8>)
   82f62:	4640      	mov	r0, r8
   82f64:	6819      	ldr	r1, [r3, #0]
   82f66:	f7ff ff23 	bl	82db0 <_malloc_trim_r>
   82f6a:	e7b3      	b.n	82ed4 <_free_r+0x84>
   82f6c:	4610      	mov	r0, r2
   82f6e:	e7cd      	b.n	82f0c <_free_r+0xbc>
   82f70:	1811      	adds	r1, r2, r0
   82f72:	6849      	ldr	r1, [r1, #4]
   82f74:	07c9      	lsls	r1, r1, #31
   82f76:	d444      	bmi.n	83002 <_free_r+0x1b2>
   82f78:	6891      	ldr	r1, [r2, #8]
   82f7a:	4403      	add	r3, r0
   82f7c:	68d2      	ldr	r2, [r2, #12]
   82f7e:	f043 0001 	orr.w	r0, r3, #1
   82f82:	60ca      	str	r2, [r1, #12]
   82f84:	6091      	str	r1, [r2, #8]
   82f86:	6060      	str	r0, [r4, #4]
   82f88:	50e3      	str	r3, [r4, r3]
   82f8a:	e7a3      	b.n	82ed4 <_free_r+0x84>
   82f8c:	2a14      	cmp	r2, #20
   82f8e:	d816      	bhi.n	82fbe <_free_r+0x16e>
   82f90:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82f94:	00ff      	lsls	r7, r7, #3
   82f96:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   82f9a:	e7aa      	b.n	82ef2 <_free_r+0xa2>
   82f9c:	2301      	movs	r3, #1
   82f9e:	10aa      	asrs	r2, r5, #2
   82fa0:	684d      	ldr	r5, [r1, #4]
   82fa2:	4093      	lsls	r3, r2
   82fa4:	432b      	orrs	r3, r5
   82fa6:	604b      	str	r3, [r1, #4]
   82fa8:	4603      	mov	r3, r0
   82faa:	e7b0      	b.n	82f0e <_free_r+0xbe>
   82fac:	f043 0201 	orr.w	r2, r3, #1
   82fb0:	614c      	str	r4, [r1, #20]
   82fb2:	610c      	str	r4, [r1, #16]
   82fb4:	60e5      	str	r5, [r4, #12]
   82fb6:	60a5      	str	r5, [r4, #8]
   82fb8:	6062      	str	r2, [r4, #4]
   82fba:	50e3      	str	r3, [r4, r3]
   82fbc:	e78a      	b.n	82ed4 <_free_r+0x84>
   82fbe:	2a54      	cmp	r2, #84	; 0x54
   82fc0:	d806      	bhi.n	82fd0 <_free_r+0x180>
   82fc2:	0b1a      	lsrs	r2, r3, #12
   82fc4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   82fc8:	00ff      	lsls	r7, r7, #3
   82fca:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   82fce:	e790      	b.n	82ef2 <_free_r+0xa2>
   82fd0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82fd4:	d806      	bhi.n	82fe4 <_free_r+0x194>
   82fd6:	0bda      	lsrs	r2, r3, #15
   82fd8:	f102 0778 	add.w	r7, r2, #120	; 0x78
   82fdc:	00ff      	lsls	r7, r7, #3
   82fde:	f102 0577 	add.w	r5, r2, #119	; 0x77
   82fe2:	e786      	b.n	82ef2 <_free_r+0xa2>
   82fe4:	f240 5054 	movw	r0, #1364	; 0x554
   82fe8:	4282      	cmp	r2, r0
   82fea:	d806      	bhi.n	82ffa <_free_r+0x1aa>
   82fec:	0c9a      	lsrs	r2, r3, #18
   82fee:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   82ff2:	00ff      	lsls	r7, r7, #3
   82ff4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82ff8:	e77b      	b.n	82ef2 <_free_r+0xa2>
   82ffa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   82ffe:	257e      	movs	r5, #126	; 0x7e
   83000:	e777      	b.n	82ef2 <_free_r+0xa2>
   83002:	f043 0101 	orr.w	r1, r3, #1
   83006:	6061      	str	r1, [r4, #4]
   83008:	6013      	str	r3, [r2, #0]
   8300a:	e763      	b.n	82ed4 <_free_r+0x84>
   8300c:	200706e0 	.word	0x200706e0
   83010:	200706e8 	.word	0x200706e8
   83014:	20070aec 	.word	0x20070aec
   83018:	20070ce4 	.word	0x20070ce4

0008301c <__sfvwrite_r>:
   8301c:	6893      	ldr	r3, [r2, #8]
   8301e:	2b00      	cmp	r3, #0
   83020:	d071      	beq.n	83106 <__sfvwrite_r+0xea>
   83022:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83026:	898b      	ldrh	r3, [r1, #12]
   83028:	b083      	sub	sp, #12
   8302a:	460c      	mov	r4, r1
   8302c:	0719      	lsls	r1, r3, #28
   8302e:	9000      	str	r0, [sp, #0]
   83030:	4616      	mov	r6, r2
   83032:	d525      	bpl.n	83080 <__sfvwrite_r+0x64>
   83034:	6922      	ldr	r2, [r4, #16]
   83036:	b31a      	cbz	r2, 83080 <__sfvwrite_r+0x64>
   83038:	f013 0002 	ands.w	r0, r3, #2
   8303c:	6835      	ldr	r5, [r6, #0]
   8303e:	d02b      	beq.n	83098 <__sfvwrite_r+0x7c>
   83040:	f04f 0900 	mov.w	r9, #0
   83044:	46b0      	mov	r8, r6
   83046:	464f      	mov	r7, r9
   83048:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 8330c <__sfvwrite_r+0x2f0>
   8304c:	2f00      	cmp	r7, #0
   8304e:	d055      	beq.n	830fc <__sfvwrite_r+0xe0>
   83050:	4557      	cmp	r7, sl
   83052:	463b      	mov	r3, r7
   83054:	464a      	mov	r2, r9
   83056:	bf28      	it	cs
   83058:	4653      	movcs	r3, sl
   8305a:	69e1      	ldr	r1, [r4, #28]
   8305c:	9800      	ldr	r0, [sp, #0]
   8305e:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83060:	47b0      	blx	r6
   83062:	2800      	cmp	r0, #0
   83064:	dd56      	ble.n	83114 <__sfvwrite_r+0xf8>
   83066:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8306a:	4481      	add	r9, r0
   8306c:	1a1b      	subs	r3, r3, r0
   8306e:	1a3f      	subs	r7, r7, r0
   83070:	f8c8 3008 	str.w	r3, [r8, #8]
   83074:	2b00      	cmp	r3, #0
   83076:	d1e9      	bne.n	8304c <__sfvwrite_r+0x30>
   83078:	2000      	movs	r0, #0
   8307a:	b003      	add	sp, #12
   8307c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83080:	4621      	mov	r1, r4
   83082:	9800      	ldr	r0, [sp, #0]
   83084:	f7ff fc56 	bl	82934 <__swsetup_r>
   83088:	2800      	cmp	r0, #0
   8308a:	f040 8135 	bne.w	832f8 <__sfvwrite_r+0x2dc>
   8308e:	89a3      	ldrh	r3, [r4, #12]
   83090:	6835      	ldr	r5, [r6, #0]
   83092:	f013 0002 	ands.w	r0, r3, #2
   83096:	d1d3      	bne.n	83040 <__sfvwrite_r+0x24>
   83098:	f013 0901 	ands.w	r9, r3, #1
   8309c:	d144      	bne.n	83128 <__sfvwrite_r+0x10c>
   8309e:	464f      	mov	r7, r9
   830a0:	9601      	str	r6, [sp, #4]
   830a2:	b337      	cbz	r7, 830f2 <__sfvwrite_r+0xd6>
   830a4:	059a      	lsls	r2, r3, #22
   830a6:	f8d4 8008 	ldr.w	r8, [r4, #8]
   830aa:	f140 8085 	bpl.w	831b8 <__sfvwrite_r+0x19c>
   830ae:	4547      	cmp	r7, r8
   830b0:	46c3      	mov	fp, r8
   830b2:	f0c0 80ad 	bcc.w	83210 <__sfvwrite_r+0x1f4>
   830b6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   830ba:	f040 80ae 	bne.w	8321a <__sfvwrite_r+0x1fe>
   830be:	46ba      	mov	sl, r7
   830c0:	6820      	ldr	r0, [r4, #0]
   830c2:	465a      	mov	r2, fp
   830c4:	4649      	mov	r1, r9
   830c6:	f000 fcdf 	bl	83a88 <memmove>
   830ca:	68a2      	ldr	r2, [r4, #8]
   830cc:	6823      	ldr	r3, [r4, #0]
   830ce:	eba2 0208 	sub.w	r2, r2, r8
   830d2:	445b      	add	r3, fp
   830d4:	60a2      	str	r2, [r4, #8]
   830d6:	6023      	str	r3, [r4, #0]
   830d8:	9a01      	ldr	r2, [sp, #4]
   830da:	44d1      	add	r9, sl
   830dc:	6893      	ldr	r3, [r2, #8]
   830de:	eba7 070a 	sub.w	r7, r7, sl
   830e2:	eba3 030a 	sub.w	r3, r3, sl
   830e6:	6093      	str	r3, [r2, #8]
   830e8:	2b00      	cmp	r3, #0
   830ea:	d0c5      	beq.n	83078 <__sfvwrite_r+0x5c>
   830ec:	89a3      	ldrh	r3, [r4, #12]
   830ee:	2f00      	cmp	r7, #0
   830f0:	d1d8      	bne.n	830a4 <__sfvwrite_r+0x88>
   830f2:	f8d5 9000 	ldr.w	r9, [r5]
   830f6:	686f      	ldr	r7, [r5, #4]
   830f8:	3508      	adds	r5, #8
   830fa:	e7d2      	b.n	830a2 <__sfvwrite_r+0x86>
   830fc:	f8d5 9000 	ldr.w	r9, [r5]
   83100:	686f      	ldr	r7, [r5, #4]
   83102:	3508      	adds	r5, #8
   83104:	e7a2      	b.n	8304c <__sfvwrite_r+0x30>
   83106:	2000      	movs	r0, #0
   83108:	4770      	bx	lr
   8310a:	4621      	mov	r1, r4
   8310c:	9800      	ldr	r0, [sp, #0]
   8310e:	f7ff fd21 	bl	82b54 <_fflush_r>
   83112:	b378      	cbz	r0, 83174 <__sfvwrite_r+0x158>
   83114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83118:	f04f 30ff 	mov.w	r0, #4294967295
   8311c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83120:	81a3      	strh	r3, [r4, #12]
   83122:	b003      	add	sp, #12
   83124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83128:	4681      	mov	r9, r0
   8312a:	4633      	mov	r3, r6
   8312c:	464e      	mov	r6, r9
   8312e:	46a8      	mov	r8, r5
   83130:	469a      	mov	sl, r3
   83132:	464d      	mov	r5, r9
   83134:	b356      	cbz	r6, 8318c <__sfvwrite_r+0x170>
   83136:	2800      	cmp	r0, #0
   83138:	d032      	beq.n	831a0 <__sfvwrite_r+0x184>
   8313a:	45b1      	cmp	r9, r6
   8313c:	46cb      	mov	fp, r9
   8313e:	bf28      	it	cs
   83140:	46b3      	movcs	fp, r6
   83142:	6820      	ldr	r0, [r4, #0]
   83144:	6923      	ldr	r3, [r4, #16]
   83146:	465f      	mov	r7, fp
   83148:	4298      	cmp	r0, r3
   8314a:	6962      	ldr	r2, [r4, #20]
   8314c:	d904      	bls.n	83158 <__sfvwrite_r+0x13c>
   8314e:	68a3      	ldr	r3, [r4, #8]
   83150:	4413      	add	r3, r2
   83152:	459b      	cmp	fp, r3
   83154:	f300 80a8 	bgt.w	832a8 <__sfvwrite_r+0x28c>
   83158:	4593      	cmp	fp, r2
   8315a:	db4d      	blt.n	831f8 <__sfvwrite_r+0x1dc>
   8315c:	4613      	mov	r3, r2
   8315e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83160:	462a      	mov	r2, r5
   83162:	69e1      	ldr	r1, [r4, #28]
   83164:	9800      	ldr	r0, [sp, #0]
   83166:	47b8      	blx	r7
   83168:	1e07      	subs	r7, r0, #0
   8316a:	ddd3      	ble.n	83114 <__sfvwrite_r+0xf8>
   8316c:	ebb9 0907 	subs.w	r9, r9, r7
   83170:	d0cb      	beq.n	8310a <__sfvwrite_r+0xee>
   83172:	2001      	movs	r0, #1
   83174:	f8da 3008 	ldr.w	r3, [sl, #8]
   83178:	443d      	add	r5, r7
   8317a:	1bdb      	subs	r3, r3, r7
   8317c:	1bf6      	subs	r6, r6, r7
   8317e:	f8ca 3008 	str.w	r3, [sl, #8]
   83182:	2b00      	cmp	r3, #0
   83184:	f43f af78 	beq.w	83078 <__sfvwrite_r+0x5c>
   83188:	2e00      	cmp	r6, #0
   8318a:	d1d4      	bne.n	83136 <__sfvwrite_r+0x11a>
   8318c:	f108 0308 	add.w	r3, r8, #8
   83190:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83194:	4698      	mov	r8, r3
   83196:	f853 5c08 	ldr.w	r5, [r3, #-8]
   8319a:	3308      	adds	r3, #8
   8319c:	2e00      	cmp	r6, #0
   8319e:	d0f7      	beq.n	83190 <__sfvwrite_r+0x174>
   831a0:	4632      	mov	r2, r6
   831a2:	210a      	movs	r1, #10
   831a4:	4628      	mov	r0, r5
   831a6:	f000 fc29 	bl	839fc <memchr>
   831aa:	2800      	cmp	r0, #0
   831ac:	f000 80a1 	beq.w	832f2 <__sfvwrite_r+0x2d6>
   831b0:	3001      	adds	r0, #1
   831b2:	eba0 0905 	sub.w	r9, r0, r5
   831b6:	e7c0      	b.n	8313a <__sfvwrite_r+0x11e>
   831b8:	6820      	ldr	r0, [r4, #0]
   831ba:	6923      	ldr	r3, [r4, #16]
   831bc:	4298      	cmp	r0, r3
   831be:	d802      	bhi.n	831c6 <__sfvwrite_r+0x1aa>
   831c0:	6963      	ldr	r3, [r4, #20]
   831c2:	429f      	cmp	r7, r3
   831c4:	d25d      	bcs.n	83282 <__sfvwrite_r+0x266>
   831c6:	45b8      	cmp	r8, r7
   831c8:	bf28      	it	cs
   831ca:	46b8      	movcs	r8, r7
   831cc:	4649      	mov	r1, r9
   831ce:	4642      	mov	r2, r8
   831d0:	f000 fc5a 	bl	83a88 <memmove>
   831d4:	68a3      	ldr	r3, [r4, #8]
   831d6:	6822      	ldr	r2, [r4, #0]
   831d8:	eba3 0308 	sub.w	r3, r3, r8
   831dc:	4442      	add	r2, r8
   831de:	60a3      	str	r3, [r4, #8]
   831e0:	6022      	str	r2, [r4, #0]
   831e2:	b10b      	cbz	r3, 831e8 <__sfvwrite_r+0x1cc>
   831e4:	46c2      	mov	sl, r8
   831e6:	e777      	b.n	830d8 <__sfvwrite_r+0xbc>
   831e8:	4621      	mov	r1, r4
   831ea:	9800      	ldr	r0, [sp, #0]
   831ec:	f7ff fcb2 	bl	82b54 <_fflush_r>
   831f0:	2800      	cmp	r0, #0
   831f2:	d18f      	bne.n	83114 <__sfvwrite_r+0xf8>
   831f4:	46c2      	mov	sl, r8
   831f6:	e76f      	b.n	830d8 <__sfvwrite_r+0xbc>
   831f8:	465a      	mov	r2, fp
   831fa:	4629      	mov	r1, r5
   831fc:	f000 fc44 	bl	83a88 <memmove>
   83200:	68a2      	ldr	r2, [r4, #8]
   83202:	6823      	ldr	r3, [r4, #0]
   83204:	eba2 020b 	sub.w	r2, r2, fp
   83208:	445b      	add	r3, fp
   8320a:	60a2      	str	r2, [r4, #8]
   8320c:	6023      	str	r3, [r4, #0]
   8320e:	e7ad      	b.n	8316c <__sfvwrite_r+0x150>
   83210:	46b8      	mov	r8, r7
   83212:	46ba      	mov	sl, r7
   83214:	46bb      	mov	fp, r7
   83216:	6820      	ldr	r0, [r4, #0]
   83218:	e753      	b.n	830c2 <__sfvwrite_r+0xa6>
   8321a:	6962      	ldr	r2, [r4, #20]
   8321c:	6820      	ldr	r0, [r4, #0]
   8321e:	6921      	ldr	r1, [r4, #16]
   83220:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83224:	eba0 0a01 	sub.w	sl, r0, r1
   83228:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   8322c:	f10a 0001 	add.w	r0, sl, #1
   83230:	ea4f 0868 	mov.w	r8, r8, asr #1
   83234:	4438      	add	r0, r7
   83236:	4540      	cmp	r0, r8
   83238:	4642      	mov	r2, r8
   8323a:	bf84      	itt	hi
   8323c:	4680      	movhi	r8, r0
   8323e:	4642      	movhi	r2, r8
   83240:	055b      	lsls	r3, r3, #21
   83242:	d544      	bpl.n	832ce <__sfvwrite_r+0x2b2>
   83244:	4611      	mov	r1, r2
   83246:	9800      	ldr	r0, [sp, #0]
   83248:	f000 f920 	bl	8348c <_malloc_r>
   8324c:	4683      	mov	fp, r0
   8324e:	2800      	cmp	r0, #0
   83250:	d055      	beq.n	832fe <__sfvwrite_r+0x2e2>
   83252:	4652      	mov	r2, sl
   83254:	6921      	ldr	r1, [r4, #16]
   83256:	f7fe fa4d 	bl	816f4 <memcpy>
   8325a:	89a3      	ldrh	r3, [r4, #12]
   8325c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   83260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83264:	81a3      	strh	r3, [r4, #12]
   83266:	eb0b 000a 	add.w	r0, fp, sl
   8326a:	eba8 030a 	sub.w	r3, r8, sl
   8326e:	f8c4 b010 	str.w	fp, [r4, #16]
   83272:	f8c4 8014 	str.w	r8, [r4, #20]
   83276:	6020      	str	r0, [r4, #0]
   83278:	60a3      	str	r3, [r4, #8]
   8327a:	46b8      	mov	r8, r7
   8327c:	46ba      	mov	sl, r7
   8327e:	46bb      	mov	fp, r7
   83280:	e71f      	b.n	830c2 <__sfvwrite_r+0xa6>
   83282:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83286:	42ba      	cmp	r2, r7
   83288:	bf28      	it	cs
   8328a:	463a      	movcs	r2, r7
   8328c:	fb92 f2f3 	sdiv	r2, r2, r3
   83290:	69e1      	ldr	r1, [r4, #28]
   83292:	fb03 f302 	mul.w	r3, r3, r2
   83296:	9800      	ldr	r0, [sp, #0]
   83298:	464a      	mov	r2, r9
   8329a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8329c:	47b0      	blx	r6
   8329e:	f1b0 0a00 	subs.w	sl, r0, #0
   832a2:	f73f af19 	bgt.w	830d8 <__sfvwrite_r+0xbc>
   832a6:	e735      	b.n	83114 <__sfvwrite_r+0xf8>
   832a8:	461a      	mov	r2, r3
   832aa:	4629      	mov	r1, r5
   832ac:	9301      	str	r3, [sp, #4]
   832ae:	f000 fbeb 	bl	83a88 <memmove>
   832b2:	6822      	ldr	r2, [r4, #0]
   832b4:	9b01      	ldr	r3, [sp, #4]
   832b6:	4621      	mov	r1, r4
   832b8:	441a      	add	r2, r3
   832ba:	6022      	str	r2, [r4, #0]
   832bc:	9800      	ldr	r0, [sp, #0]
   832be:	f7ff fc49 	bl	82b54 <_fflush_r>
   832c2:	9b01      	ldr	r3, [sp, #4]
   832c4:	2800      	cmp	r0, #0
   832c6:	f47f af25 	bne.w	83114 <__sfvwrite_r+0xf8>
   832ca:	461f      	mov	r7, r3
   832cc:	e74e      	b.n	8316c <__sfvwrite_r+0x150>
   832ce:	9800      	ldr	r0, [sp, #0]
   832d0:	f000 fc4a 	bl	83b68 <_realloc_r>
   832d4:	4683      	mov	fp, r0
   832d6:	2800      	cmp	r0, #0
   832d8:	d1c5      	bne.n	83266 <__sfvwrite_r+0x24a>
   832da:	9d00      	ldr	r5, [sp, #0]
   832dc:	6921      	ldr	r1, [r4, #16]
   832de:	4628      	mov	r0, r5
   832e0:	f7ff fdb6 	bl	82e50 <_free_r>
   832e4:	220c      	movs	r2, #12
   832e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   832ea:	602a      	str	r2, [r5, #0]
   832ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   832f0:	e712      	b.n	83118 <__sfvwrite_r+0xfc>
   832f2:	f106 0901 	add.w	r9, r6, #1
   832f6:	e720      	b.n	8313a <__sfvwrite_r+0x11e>
   832f8:	f04f 30ff 	mov.w	r0, #4294967295
   832fc:	e6bd      	b.n	8307a <__sfvwrite_r+0x5e>
   832fe:	220c      	movs	r2, #12
   83300:	9900      	ldr	r1, [sp, #0]
   83302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83306:	600a      	str	r2, [r1, #0]
   83308:	e706      	b.n	83118 <__sfvwrite_r+0xfc>
   8330a:	bf00      	nop
   8330c:	7ffffc00 	.word	0x7ffffc00

00083310 <_fwalk_reent>:
   83310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83314:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83318:	d01e      	beq.n	83358 <_fwalk_reent+0x48>
   8331a:	4688      	mov	r8, r1
   8331c:	4607      	mov	r7, r0
   8331e:	f04f 0900 	mov.w	r9, #0
   83322:	6875      	ldr	r5, [r6, #4]
   83324:	68b4      	ldr	r4, [r6, #8]
   83326:	3d01      	subs	r5, #1
   83328:	d410      	bmi.n	8334c <_fwalk_reent+0x3c>
   8332a:	89a3      	ldrh	r3, [r4, #12]
   8332c:	3d01      	subs	r5, #1
   8332e:	2b01      	cmp	r3, #1
   83330:	d908      	bls.n	83344 <_fwalk_reent+0x34>
   83332:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83336:	3301      	adds	r3, #1
   83338:	d004      	beq.n	83344 <_fwalk_reent+0x34>
   8333a:	4621      	mov	r1, r4
   8333c:	4638      	mov	r0, r7
   8333e:	47c0      	blx	r8
   83340:	ea49 0900 	orr.w	r9, r9, r0
   83344:	1c6b      	adds	r3, r5, #1
   83346:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8334a:	d1ee      	bne.n	8332a <_fwalk_reent+0x1a>
   8334c:	6836      	ldr	r6, [r6, #0]
   8334e:	2e00      	cmp	r6, #0
   83350:	d1e7      	bne.n	83322 <_fwalk_reent+0x12>
   83352:	4648      	mov	r0, r9
   83354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83358:	46b1      	mov	r9, r6
   8335a:	4648      	mov	r0, r9
   8335c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00083360 <__locale_mb_cur_max>:
   83360:	4b04      	ldr	r3, [pc, #16]	; (83374 <__locale_mb_cur_max+0x14>)
   83362:	4a05      	ldr	r2, [pc, #20]	; (83378 <__locale_mb_cur_max+0x18>)
   83364:	681b      	ldr	r3, [r3, #0]
   83366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   83368:	2b00      	cmp	r3, #0
   8336a:	bf08      	it	eq
   8336c:	4613      	moveq	r3, r2
   8336e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   83372:	4770      	bx	lr
   83374:	20070144 	.word	0x20070144
   83378:	20070574 	.word	0x20070574

0008337c <__retarget_lock_init_recursive>:
   8337c:	4770      	bx	lr
   8337e:	bf00      	nop

00083380 <__retarget_lock_close_recursive>:
   83380:	4770      	bx	lr
   83382:	bf00      	nop

00083384 <__retarget_lock_acquire_recursive>:
   83384:	4770      	bx	lr
   83386:	bf00      	nop

00083388 <__retarget_lock_release_recursive>:
   83388:	4770      	bx	lr
   8338a:	bf00      	nop

0008338c <__swhatbuf_r>:
   8338c:	b570      	push	{r4, r5, r6, lr}
   8338e:	460c      	mov	r4, r1
   83390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83394:	b090      	sub	sp, #64	; 0x40
   83396:	2900      	cmp	r1, #0
   83398:	4615      	mov	r5, r2
   8339a:	461e      	mov	r6, r3
   8339c:	db14      	blt.n	833c8 <__swhatbuf_r+0x3c>
   8339e:	aa01      	add	r2, sp, #4
   833a0:	f000 ff68 	bl	84274 <_fstat_r>
   833a4:	2800      	cmp	r0, #0
   833a6:	db0f      	blt.n	833c8 <__swhatbuf_r+0x3c>
   833a8:	9a02      	ldr	r2, [sp, #8]
   833aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
   833ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   833b2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   833b6:	fab2 f282 	clz	r2, r2
   833ba:	f44f 6000 	mov.w	r0, #2048	; 0x800
   833be:	0952      	lsrs	r2, r2, #5
   833c0:	6032      	str	r2, [r6, #0]
   833c2:	602b      	str	r3, [r5, #0]
   833c4:	b010      	add	sp, #64	; 0x40
   833c6:	bd70      	pop	{r4, r5, r6, pc}
   833c8:	2300      	movs	r3, #0
   833ca:	89a2      	ldrh	r2, [r4, #12]
   833cc:	6033      	str	r3, [r6, #0]
   833ce:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   833d2:	d004      	beq.n	833de <__swhatbuf_r+0x52>
   833d4:	2240      	movs	r2, #64	; 0x40
   833d6:	4618      	mov	r0, r3
   833d8:	602a      	str	r2, [r5, #0]
   833da:	b010      	add	sp, #64	; 0x40
   833dc:	bd70      	pop	{r4, r5, r6, pc}
   833de:	f44f 6380 	mov.w	r3, #1024	; 0x400
   833e2:	602b      	str	r3, [r5, #0]
   833e4:	b010      	add	sp, #64	; 0x40
   833e6:	bd70      	pop	{r4, r5, r6, pc}

000833e8 <__smakebuf_r>:
   833e8:	898a      	ldrh	r2, [r1, #12]
   833ea:	460b      	mov	r3, r1
   833ec:	0792      	lsls	r2, r2, #30
   833ee:	d506      	bpl.n	833fe <__smakebuf_r+0x16>
   833f0:	2101      	movs	r1, #1
   833f2:	f103 0243 	add.w	r2, r3, #67	; 0x43
   833f6:	6159      	str	r1, [r3, #20]
   833f8:	601a      	str	r2, [r3, #0]
   833fa:	611a      	str	r2, [r3, #16]
   833fc:	4770      	bx	lr
   833fe:	b5f0      	push	{r4, r5, r6, r7, lr}
   83400:	b083      	sub	sp, #12
   83402:	ab01      	add	r3, sp, #4
   83404:	466a      	mov	r2, sp
   83406:	460c      	mov	r4, r1
   83408:	4606      	mov	r6, r0
   8340a:	f7ff ffbf 	bl	8338c <__swhatbuf_r>
   8340e:	9900      	ldr	r1, [sp, #0]
   83410:	4605      	mov	r5, r0
   83412:	4630      	mov	r0, r6
   83414:	f000 f83a 	bl	8348c <_malloc_r>
   83418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8341c:	b1d8      	cbz	r0, 83456 <__smakebuf_r+0x6e>
   8341e:	e89d 0006 	ldmia.w	sp, {r1, r2}
   83422:	4f15      	ldr	r7, [pc, #84]	; (83478 <__smakebuf_r+0x90>)
   83424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83428:	63f7      	str	r7, [r6, #60]	; 0x3c
   8342a:	81a3      	strh	r3, [r4, #12]
   8342c:	6020      	str	r0, [r4, #0]
   8342e:	6120      	str	r0, [r4, #16]
   83430:	6161      	str	r1, [r4, #20]
   83432:	b91a      	cbnz	r2, 8343c <__smakebuf_r+0x54>
   83434:	432b      	orrs	r3, r5
   83436:	81a3      	strh	r3, [r4, #12]
   83438:	b003      	add	sp, #12
   8343a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8343c:	4630      	mov	r0, r6
   8343e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83442:	f000 ff2b 	bl	8429c <_isatty_r>
   83446:	b1a0      	cbz	r0, 83472 <__smakebuf_r+0x8a>
   83448:	89a3      	ldrh	r3, [r4, #12]
   8344a:	f023 0303 	bic.w	r3, r3, #3
   8344e:	f043 0301 	orr.w	r3, r3, #1
   83452:	b21b      	sxth	r3, r3
   83454:	e7ee      	b.n	83434 <__smakebuf_r+0x4c>
   83456:	059a      	lsls	r2, r3, #22
   83458:	d4ee      	bmi.n	83438 <__smakebuf_r+0x50>
   8345a:	2101      	movs	r1, #1
   8345c:	f023 0303 	bic.w	r3, r3, #3
   83460:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83464:	f043 0302 	orr.w	r3, r3, #2
   83468:	81a3      	strh	r3, [r4, #12]
   8346a:	6161      	str	r1, [r4, #20]
   8346c:	6022      	str	r2, [r4, #0]
   8346e:	6122      	str	r2, [r4, #16]
   83470:	e7e2      	b.n	83438 <__smakebuf_r+0x50>
   83472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83476:	e7dd      	b.n	83434 <__smakebuf_r+0x4c>
   83478:	00082ba9 	.word	0x00082ba9

0008347c <malloc>:
   8347c:	4b02      	ldr	r3, [pc, #8]	; (83488 <malloc+0xc>)
   8347e:	4601      	mov	r1, r0
   83480:	6818      	ldr	r0, [r3, #0]
   83482:	f000 b803 	b.w	8348c <_malloc_r>
   83486:	bf00      	nop
   83488:	20070144 	.word	0x20070144

0008348c <_malloc_r>:
   8348c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83490:	f101 060b 	add.w	r6, r1, #11
   83494:	2e16      	cmp	r6, #22
   83496:	b083      	sub	sp, #12
   83498:	4605      	mov	r5, r0
   8349a:	f240 809e 	bls.w	835da <_malloc_r+0x14e>
   8349e:	f036 0607 	bics.w	r6, r6, #7
   834a2:	f100 80bd 	bmi.w	83620 <_malloc_r+0x194>
   834a6:	42b1      	cmp	r1, r6
   834a8:	f200 80ba 	bhi.w	83620 <_malloc_r+0x194>
   834ac:	f000 fb50 	bl	83b50 <__malloc_lock>
   834b0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   834b4:	f0c0 8285 	bcc.w	839c2 <_malloc_r+0x536>
   834b8:	0a73      	lsrs	r3, r6, #9
   834ba:	f000 80b8 	beq.w	8362e <_malloc_r+0x1a2>
   834be:	2b04      	cmp	r3, #4
   834c0:	f200 816c 	bhi.w	8379c <_malloc_r+0x310>
   834c4:	09b3      	lsrs	r3, r6, #6
   834c6:	f103 0039 	add.w	r0, r3, #57	; 0x39
   834ca:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   834ce:	00c1      	lsls	r1, r0, #3
   834d0:	4fb8      	ldr	r7, [pc, #736]	; (837b4 <_malloc_r+0x328>)
   834d2:	4439      	add	r1, r7
   834d4:	684c      	ldr	r4, [r1, #4]
   834d6:	3908      	subs	r1, #8
   834d8:	42a1      	cmp	r1, r4
   834da:	d106      	bne.n	834ea <_malloc_r+0x5e>
   834dc:	e00c      	b.n	834f8 <_malloc_r+0x6c>
   834de:	2a00      	cmp	r2, #0
   834e0:	f280 80ab 	bge.w	8363a <_malloc_r+0x1ae>
   834e4:	68e4      	ldr	r4, [r4, #12]
   834e6:	42a1      	cmp	r1, r4
   834e8:	d006      	beq.n	834f8 <_malloc_r+0x6c>
   834ea:	6863      	ldr	r3, [r4, #4]
   834ec:	f023 0303 	bic.w	r3, r3, #3
   834f0:	1b9a      	subs	r2, r3, r6
   834f2:	2a0f      	cmp	r2, #15
   834f4:	ddf3      	ble.n	834de <_malloc_r+0x52>
   834f6:	4670      	mov	r0, lr
   834f8:	693c      	ldr	r4, [r7, #16]
   834fa:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 837c8 <_malloc_r+0x33c>
   834fe:	4574      	cmp	r4, lr
   83500:	f000 819e 	beq.w	83840 <_malloc_r+0x3b4>
   83504:	6863      	ldr	r3, [r4, #4]
   83506:	f023 0303 	bic.w	r3, r3, #3
   8350a:	1b9a      	subs	r2, r3, r6
   8350c:	2a0f      	cmp	r2, #15
   8350e:	f300 8183 	bgt.w	83818 <_malloc_r+0x38c>
   83512:	2a00      	cmp	r2, #0
   83514:	f8c7 e014 	str.w	lr, [r7, #20]
   83518:	f8c7 e010 	str.w	lr, [r7, #16]
   8351c:	f280 8091 	bge.w	83642 <_malloc_r+0x1b6>
   83520:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83524:	f080 8154 	bcs.w	837d0 <_malloc_r+0x344>
   83528:	2201      	movs	r2, #1
   8352a:	08db      	lsrs	r3, r3, #3
   8352c:	6879      	ldr	r1, [r7, #4]
   8352e:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83532:	4413      	add	r3, r2
   83534:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83538:	fa02 f20c 	lsl.w	r2, r2, ip
   8353c:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83540:	430a      	orrs	r2, r1
   83542:	f1ac 0108 	sub.w	r1, ip, #8
   83546:	60e1      	str	r1, [r4, #12]
   83548:	f8c4 8008 	str.w	r8, [r4, #8]
   8354c:	607a      	str	r2, [r7, #4]
   8354e:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83552:	f8c8 400c 	str.w	r4, [r8, #12]
   83556:	2401      	movs	r4, #1
   83558:	1083      	asrs	r3, r0, #2
   8355a:	409c      	lsls	r4, r3
   8355c:	4294      	cmp	r4, r2
   8355e:	d87d      	bhi.n	8365c <_malloc_r+0x1d0>
   83560:	4214      	tst	r4, r2
   83562:	d106      	bne.n	83572 <_malloc_r+0xe6>
   83564:	f020 0003 	bic.w	r0, r0, #3
   83568:	0064      	lsls	r4, r4, #1
   8356a:	4214      	tst	r4, r2
   8356c:	f100 0004 	add.w	r0, r0, #4
   83570:	d0fa      	beq.n	83568 <_malloc_r+0xdc>
   83572:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83576:	46cc      	mov	ip, r9
   83578:	4680      	mov	r8, r0
   8357a:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8357e:	459c      	cmp	ip, r3
   83580:	d107      	bne.n	83592 <_malloc_r+0x106>
   83582:	e15f      	b.n	83844 <_malloc_r+0x3b8>
   83584:	2a00      	cmp	r2, #0
   83586:	f280 816d 	bge.w	83864 <_malloc_r+0x3d8>
   8358a:	68db      	ldr	r3, [r3, #12]
   8358c:	459c      	cmp	ip, r3
   8358e:	f000 8159 	beq.w	83844 <_malloc_r+0x3b8>
   83592:	6859      	ldr	r1, [r3, #4]
   83594:	f021 0103 	bic.w	r1, r1, #3
   83598:	1b8a      	subs	r2, r1, r6
   8359a:	2a0f      	cmp	r2, #15
   8359c:	ddf2      	ble.n	83584 <_malloc_r+0xf8>
   8359e:	68dc      	ldr	r4, [r3, #12]
   835a0:	f8d3 c008 	ldr.w	ip, [r3, #8]
   835a4:	f046 0801 	orr.w	r8, r6, #1
   835a8:	4628      	mov	r0, r5
   835aa:	441e      	add	r6, r3
   835ac:	f042 0501 	orr.w	r5, r2, #1
   835b0:	f8c3 8004 	str.w	r8, [r3, #4]
   835b4:	f8cc 400c 	str.w	r4, [ip, #12]
   835b8:	f8c4 c008 	str.w	ip, [r4, #8]
   835bc:	617e      	str	r6, [r7, #20]
   835be:	613e      	str	r6, [r7, #16]
   835c0:	f8c6 e00c 	str.w	lr, [r6, #12]
   835c4:	f8c6 e008 	str.w	lr, [r6, #8]
   835c8:	6075      	str	r5, [r6, #4]
   835ca:	505a      	str	r2, [r3, r1]
   835cc:	9300      	str	r3, [sp, #0]
   835ce:	f000 fac5 	bl	83b5c <__malloc_unlock>
   835d2:	9b00      	ldr	r3, [sp, #0]
   835d4:	f103 0408 	add.w	r4, r3, #8
   835d8:	e01e      	b.n	83618 <_malloc_r+0x18c>
   835da:	2910      	cmp	r1, #16
   835dc:	d820      	bhi.n	83620 <_malloc_r+0x194>
   835de:	f000 fab7 	bl	83b50 <__malloc_lock>
   835e2:	2610      	movs	r6, #16
   835e4:	2318      	movs	r3, #24
   835e6:	2002      	movs	r0, #2
   835e8:	4f72      	ldr	r7, [pc, #456]	; (837b4 <_malloc_r+0x328>)
   835ea:	443b      	add	r3, r7
   835ec:	685c      	ldr	r4, [r3, #4]
   835ee:	f1a3 0208 	sub.w	r2, r3, #8
   835f2:	4294      	cmp	r4, r2
   835f4:	f000 812f 	beq.w	83856 <_malloc_r+0x3ca>
   835f8:	6863      	ldr	r3, [r4, #4]
   835fa:	68e1      	ldr	r1, [r4, #12]
   835fc:	f023 0303 	bic.w	r3, r3, #3
   83600:	4423      	add	r3, r4
   83602:	685a      	ldr	r2, [r3, #4]
   83604:	68a6      	ldr	r6, [r4, #8]
   83606:	f042 0201 	orr.w	r2, r2, #1
   8360a:	60f1      	str	r1, [r6, #12]
   8360c:	4628      	mov	r0, r5
   8360e:	608e      	str	r6, [r1, #8]
   83610:	605a      	str	r2, [r3, #4]
   83612:	f000 faa3 	bl	83b5c <__malloc_unlock>
   83616:	3408      	adds	r4, #8
   83618:	4620      	mov	r0, r4
   8361a:	b003      	add	sp, #12
   8361c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83620:	2400      	movs	r4, #0
   83622:	230c      	movs	r3, #12
   83624:	4620      	mov	r0, r4
   83626:	602b      	str	r3, [r5, #0]
   83628:	b003      	add	sp, #12
   8362a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8362e:	2040      	movs	r0, #64	; 0x40
   83630:	f44f 7100 	mov.w	r1, #512	; 0x200
   83634:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83638:	e74a      	b.n	834d0 <_malloc_r+0x44>
   8363a:	4423      	add	r3, r4
   8363c:	685a      	ldr	r2, [r3, #4]
   8363e:	68e1      	ldr	r1, [r4, #12]
   83640:	e7e0      	b.n	83604 <_malloc_r+0x178>
   83642:	4423      	add	r3, r4
   83644:	685a      	ldr	r2, [r3, #4]
   83646:	4628      	mov	r0, r5
   83648:	f042 0201 	orr.w	r2, r2, #1
   8364c:	605a      	str	r2, [r3, #4]
   8364e:	3408      	adds	r4, #8
   83650:	f000 fa84 	bl	83b5c <__malloc_unlock>
   83654:	4620      	mov	r0, r4
   83656:	b003      	add	sp, #12
   83658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8365c:	68bc      	ldr	r4, [r7, #8]
   8365e:	6863      	ldr	r3, [r4, #4]
   83660:	f023 0803 	bic.w	r8, r3, #3
   83664:	45b0      	cmp	r8, r6
   83666:	d304      	bcc.n	83672 <_malloc_r+0x1e6>
   83668:	eba8 0306 	sub.w	r3, r8, r6
   8366c:	2b0f      	cmp	r3, #15
   8366e:	f300 8085 	bgt.w	8377c <_malloc_r+0x2f0>
   83672:	f8df 9158 	ldr.w	r9, [pc, #344]	; 837cc <_malloc_r+0x340>
   83676:	4b50      	ldr	r3, [pc, #320]	; (837b8 <_malloc_r+0x32c>)
   83678:	f8d9 2000 	ldr.w	r2, [r9]
   8367c:	681b      	ldr	r3, [r3, #0]
   8367e:	3201      	adds	r2, #1
   83680:	4433      	add	r3, r6
   83682:	eb04 0a08 	add.w	sl, r4, r8
   83686:	f000 8154 	beq.w	83932 <_malloc_r+0x4a6>
   8368a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8368e:	330f      	adds	r3, #15
   83690:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83694:	f02b 0b0f 	bic.w	fp, fp, #15
   83698:	4659      	mov	r1, fp
   8369a:	4628      	mov	r0, r5
   8369c:	f000 fc1a 	bl	83ed4 <_sbrk_r>
   836a0:	1c41      	adds	r1, r0, #1
   836a2:	4602      	mov	r2, r0
   836a4:	f000 80fb 	beq.w	8389e <_malloc_r+0x412>
   836a8:	4582      	cmp	sl, r0
   836aa:	f200 80f6 	bhi.w	8389a <_malloc_r+0x40e>
   836ae:	4b43      	ldr	r3, [pc, #268]	; (837bc <_malloc_r+0x330>)
   836b0:	6819      	ldr	r1, [r3, #0]
   836b2:	4459      	add	r1, fp
   836b4:	6019      	str	r1, [r3, #0]
   836b6:	f000 814c 	beq.w	83952 <_malloc_r+0x4c6>
   836ba:	f8d9 0000 	ldr.w	r0, [r9]
   836be:	3001      	adds	r0, #1
   836c0:	bf1b      	ittet	ne
   836c2:	eba2 0a0a 	subne.w	sl, r2, sl
   836c6:	4451      	addne	r1, sl
   836c8:	f8c9 2000 	streq.w	r2, [r9]
   836cc:	6019      	strne	r1, [r3, #0]
   836ce:	f012 0107 	ands.w	r1, r2, #7
   836d2:	f000 8114 	beq.w	838fe <_malloc_r+0x472>
   836d6:	f1c1 0008 	rsb	r0, r1, #8
   836da:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   836de:	4402      	add	r2, r0
   836e0:	3108      	adds	r1, #8
   836e2:	eb02 090b 	add.w	r9, r2, fp
   836e6:	f3c9 090b 	ubfx	r9, r9, #0, #12
   836ea:	eba1 0909 	sub.w	r9, r1, r9
   836ee:	4649      	mov	r1, r9
   836f0:	4628      	mov	r0, r5
   836f2:	9301      	str	r3, [sp, #4]
   836f4:	9200      	str	r2, [sp, #0]
   836f6:	f000 fbed 	bl	83ed4 <_sbrk_r>
   836fa:	1c43      	adds	r3, r0, #1
   836fc:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83700:	f000 8142 	beq.w	83988 <_malloc_r+0x4fc>
   83704:	1a80      	subs	r0, r0, r2
   83706:	4448      	add	r0, r9
   83708:	f040 0001 	orr.w	r0, r0, #1
   8370c:	6819      	ldr	r1, [r3, #0]
   8370e:	42bc      	cmp	r4, r7
   83710:	4449      	add	r1, r9
   83712:	60ba      	str	r2, [r7, #8]
   83714:	6019      	str	r1, [r3, #0]
   83716:	6050      	str	r0, [r2, #4]
   83718:	d017      	beq.n	8374a <_malloc_r+0x2be>
   8371a:	f1b8 0f0f 	cmp.w	r8, #15
   8371e:	f240 80fa 	bls.w	83916 <_malloc_r+0x48a>
   83722:	f04f 0c05 	mov.w	ip, #5
   83726:	6862      	ldr	r2, [r4, #4]
   83728:	f1a8 000c 	sub.w	r0, r8, #12
   8372c:	f020 0007 	bic.w	r0, r0, #7
   83730:	f002 0201 	and.w	r2, r2, #1
   83734:	eb04 0e00 	add.w	lr, r4, r0
   83738:	4302      	orrs	r2, r0
   8373a:	280f      	cmp	r0, #15
   8373c:	6062      	str	r2, [r4, #4]
   8373e:	f8ce c004 	str.w	ip, [lr, #4]
   83742:	f8ce c008 	str.w	ip, [lr, #8]
   83746:	f200 8116 	bhi.w	83976 <_malloc_r+0x4ea>
   8374a:	4b1d      	ldr	r3, [pc, #116]	; (837c0 <_malloc_r+0x334>)
   8374c:	68bc      	ldr	r4, [r7, #8]
   8374e:	681a      	ldr	r2, [r3, #0]
   83750:	4291      	cmp	r1, r2
   83752:	bf88      	it	hi
   83754:	6019      	strhi	r1, [r3, #0]
   83756:	4b1b      	ldr	r3, [pc, #108]	; (837c4 <_malloc_r+0x338>)
   83758:	681a      	ldr	r2, [r3, #0]
   8375a:	4291      	cmp	r1, r2
   8375c:	6862      	ldr	r2, [r4, #4]
   8375e:	bf88      	it	hi
   83760:	6019      	strhi	r1, [r3, #0]
   83762:	f022 0203 	bic.w	r2, r2, #3
   83766:	4296      	cmp	r6, r2
   83768:	eba2 0306 	sub.w	r3, r2, r6
   8376c:	d801      	bhi.n	83772 <_malloc_r+0x2e6>
   8376e:	2b0f      	cmp	r3, #15
   83770:	dc04      	bgt.n	8377c <_malloc_r+0x2f0>
   83772:	4628      	mov	r0, r5
   83774:	f000 f9f2 	bl	83b5c <__malloc_unlock>
   83778:	2400      	movs	r4, #0
   8377a:	e74d      	b.n	83618 <_malloc_r+0x18c>
   8377c:	f046 0201 	orr.w	r2, r6, #1
   83780:	f043 0301 	orr.w	r3, r3, #1
   83784:	4426      	add	r6, r4
   83786:	6062      	str	r2, [r4, #4]
   83788:	4628      	mov	r0, r5
   8378a:	60be      	str	r6, [r7, #8]
   8378c:	3408      	adds	r4, #8
   8378e:	6073      	str	r3, [r6, #4]
   83790:	f000 f9e4 	bl	83b5c <__malloc_unlock>
   83794:	4620      	mov	r0, r4
   83796:	b003      	add	sp, #12
   83798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8379c:	2b14      	cmp	r3, #20
   8379e:	d970      	bls.n	83882 <_malloc_r+0x3f6>
   837a0:	2b54      	cmp	r3, #84	; 0x54
   837a2:	f200 80a2 	bhi.w	838ea <_malloc_r+0x45e>
   837a6:	0b33      	lsrs	r3, r6, #12
   837a8:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   837ac:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   837b0:	00c1      	lsls	r1, r0, #3
   837b2:	e68d      	b.n	834d0 <_malloc_r+0x44>
   837b4:	200706e0 	.word	0x200706e0
   837b8:	20070ce4 	.word	0x20070ce4
   837bc:	20070cb4 	.word	0x20070cb4
   837c0:	20070cdc 	.word	0x20070cdc
   837c4:	20070ce0 	.word	0x20070ce0
   837c8:	200706e8 	.word	0x200706e8
   837cc:	20070ae8 	.word	0x20070ae8
   837d0:	0a5a      	lsrs	r2, r3, #9
   837d2:	2a04      	cmp	r2, #4
   837d4:	d95b      	bls.n	8388e <_malloc_r+0x402>
   837d6:	2a14      	cmp	r2, #20
   837d8:	f200 80ae 	bhi.w	83938 <_malloc_r+0x4ac>
   837dc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   837e0:	00c9      	lsls	r1, r1, #3
   837e2:	325b      	adds	r2, #91	; 0x5b
   837e4:	eb07 0c01 	add.w	ip, r7, r1
   837e8:	5879      	ldr	r1, [r7, r1]
   837ea:	f1ac 0c08 	sub.w	ip, ip, #8
   837ee:	458c      	cmp	ip, r1
   837f0:	f000 8088 	beq.w	83904 <_malloc_r+0x478>
   837f4:	684a      	ldr	r2, [r1, #4]
   837f6:	f022 0203 	bic.w	r2, r2, #3
   837fa:	4293      	cmp	r3, r2
   837fc:	d273      	bcs.n	838e6 <_malloc_r+0x45a>
   837fe:	6889      	ldr	r1, [r1, #8]
   83800:	458c      	cmp	ip, r1
   83802:	d1f7      	bne.n	837f4 <_malloc_r+0x368>
   83804:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83808:	687a      	ldr	r2, [r7, #4]
   8380a:	60e3      	str	r3, [r4, #12]
   8380c:	f8c4 c008 	str.w	ip, [r4, #8]
   83810:	609c      	str	r4, [r3, #8]
   83812:	f8cc 400c 	str.w	r4, [ip, #12]
   83816:	e69e      	b.n	83556 <_malloc_r+0xca>
   83818:	f046 0c01 	orr.w	ip, r6, #1
   8381c:	f042 0101 	orr.w	r1, r2, #1
   83820:	4426      	add	r6, r4
   83822:	f8c4 c004 	str.w	ip, [r4, #4]
   83826:	4628      	mov	r0, r5
   83828:	617e      	str	r6, [r7, #20]
   8382a:	613e      	str	r6, [r7, #16]
   8382c:	f8c6 e00c 	str.w	lr, [r6, #12]
   83830:	f8c6 e008 	str.w	lr, [r6, #8]
   83834:	6071      	str	r1, [r6, #4]
   83836:	50e2      	str	r2, [r4, r3]
   83838:	f000 f990 	bl	83b5c <__malloc_unlock>
   8383c:	3408      	adds	r4, #8
   8383e:	e6eb      	b.n	83618 <_malloc_r+0x18c>
   83840:	687a      	ldr	r2, [r7, #4]
   83842:	e688      	b.n	83556 <_malloc_r+0xca>
   83844:	f108 0801 	add.w	r8, r8, #1
   83848:	f018 0f03 	tst.w	r8, #3
   8384c:	f10c 0c08 	add.w	ip, ip, #8
   83850:	f47f ae93 	bne.w	8357a <_malloc_r+0xee>
   83854:	e02d      	b.n	838b2 <_malloc_r+0x426>
   83856:	68dc      	ldr	r4, [r3, #12]
   83858:	42a3      	cmp	r3, r4
   8385a:	bf08      	it	eq
   8385c:	3002      	addeq	r0, #2
   8385e:	f43f ae4b 	beq.w	834f8 <_malloc_r+0x6c>
   83862:	e6c9      	b.n	835f8 <_malloc_r+0x16c>
   83864:	461c      	mov	r4, r3
   83866:	4419      	add	r1, r3
   83868:	684a      	ldr	r2, [r1, #4]
   8386a:	68db      	ldr	r3, [r3, #12]
   8386c:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83870:	f042 0201 	orr.w	r2, r2, #1
   83874:	604a      	str	r2, [r1, #4]
   83876:	4628      	mov	r0, r5
   83878:	60f3      	str	r3, [r6, #12]
   8387a:	609e      	str	r6, [r3, #8]
   8387c:	f000 f96e 	bl	83b5c <__malloc_unlock>
   83880:	e6ca      	b.n	83618 <_malloc_r+0x18c>
   83882:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83886:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8388a:	00c1      	lsls	r1, r0, #3
   8388c:	e620      	b.n	834d0 <_malloc_r+0x44>
   8388e:	099a      	lsrs	r2, r3, #6
   83890:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83894:	00c9      	lsls	r1, r1, #3
   83896:	3238      	adds	r2, #56	; 0x38
   83898:	e7a4      	b.n	837e4 <_malloc_r+0x358>
   8389a:	42bc      	cmp	r4, r7
   8389c:	d054      	beq.n	83948 <_malloc_r+0x4bc>
   8389e:	68bc      	ldr	r4, [r7, #8]
   838a0:	6862      	ldr	r2, [r4, #4]
   838a2:	f022 0203 	bic.w	r2, r2, #3
   838a6:	e75e      	b.n	83766 <_malloc_r+0x2da>
   838a8:	f859 3908 	ldr.w	r3, [r9], #-8
   838ac:	4599      	cmp	r9, r3
   838ae:	f040 8086 	bne.w	839be <_malloc_r+0x532>
   838b2:	f010 0f03 	tst.w	r0, #3
   838b6:	f100 30ff 	add.w	r0, r0, #4294967295
   838ba:	d1f5      	bne.n	838a8 <_malloc_r+0x41c>
   838bc:	687b      	ldr	r3, [r7, #4]
   838be:	ea23 0304 	bic.w	r3, r3, r4
   838c2:	607b      	str	r3, [r7, #4]
   838c4:	0064      	lsls	r4, r4, #1
   838c6:	429c      	cmp	r4, r3
   838c8:	f63f aec8 	bhi.w	8365c <_malloc_r+0x1d0>
   838cc:	2c00      	cmp	r4, #0
   838ce:	f43f aec5 	beq.w	8365c <_malloc_r+0x1d0>
   838d2:	421c      	tst	r4, r3
   838d4:	4640      	mov	r0, r8
   838d6:	f47f ae4c 	bne.w	83572 <_malloc_r+0xe6>
   838da:	0064      	lsls	r4, r4, #1
   838dc:	421c      	tst	r4, r3
   838de:	f100 0004 	add.w	r0, r0, #4
   838e2:	d0fa      	beq.n	838da <_malloc_r+0x44e>
   838e4:	e645      	b.n	83572 <_malloc_r+0xe6>
   838e6:	468c      	mov	ip, r1
   838e8:	e78c      	b.n	83804 <_malloc_r+0x378>
   838ea:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   838ee:	d815      	bhi.n	8391c <_malloc_r+0x490>
   838f0:	0bf3      	lsrs	r3, r6, #15
   838f2:	f103 0078 	add.w	r0, r3, #120	; 0x78
   838f6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   838fa:	00c1      	lsls	r1, r0, #3
   838fc:	e5e8      	b.n	834d0 <_malloc_r+0x44>
   838fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83902:	e6ee      	b.n	836e2 <_malloc_r+0x256>
   83904:	2101      	movs	r1, #1
   83906:	687b      	ldr	r3, [r7, #4]
   83908:	1092      	asrs	r2, r2, #2
   8390a:	fa01 f202 	lsl.w	r2, r1, r2
   8390e:	431a      	orrs	r2, r3
   83910:	607a      	str	r2, [r7, #4]
   83912:	4663      	mov	r3, ip
   83914:	e779      	b.n	8380a <_malloc_r+0x37e>
   83916:	2301      	movs	r3, #1
   83918:	6053      	str	r3, [r2, #4]
   8391a:	e72a      	b.n	83772 <_malloc_r+0x2e6>
   8391c:	f240 5254 	movw	r2, #1364	; 0x554
   83920:	4293      	cmp	r3, r2
   83922:	d822      	bhi.n	8396a <_malloc_r+0x4de>
   83924:	0cb3      	lsrs	r3, r6, #18
   83926:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8392a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8392e:	00c1      	lsls	r1, r0, #3
   83930:	e5ce      	b.n	834d0 <_malloc_r+0x44>
   83932:	f103 0b10 	add.w	fp, r3, #16
   83936:	e6af      	b.n	83698 <_malloc_r+0x20c>
   83938:	2a54      	cmp	r2, #84	; 0x54
   8393a:	d829      	bhi.n	83990 <_malloc_r+0x504>
   8393c:	0b1a      	lsrs	r2, r3, #12
   8393e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83942:	00c9      	lsls	r1, r1, #3
   83944:	326e      	adds	r2, #110	; 0x6e
   83946:	e74d      	b.n	837e4 <_malloc_r+0x358>
   83948:	4b20      	ldr	r3, [pc, #128]	; (839cc <_malloc_r+0x540>)
   8394a:	6819      	ldr	r1, [r3, #0]
   8394c:	4459      	add	r1, fp
   8394e:	6019      	str	r1, [r3, #0]
   83950:	e6b3      	b.n	836ba <_malloc_r+0x22e>
   83952:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83956:	2800      	cmp	r0, #0
   83958:	f47f aeaf 	bne.w	836ba <_malloc_r+0x22e>
   8395c:	eb08 030b 	add.w	r3, r8, fp
   83960:	68ba      	ldr	r2, [r7, #8]
   83962:	f043 0301 	orr.w	r3, r3, #1
   83966:	6053      	str	r3, [r2, #4]
   83968:	e6ef      	b.n	8374a <_malloc_r+0x2be>
   8396a:	207f      	movs	r0, #127	; 0x7f
   8396c:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83970:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83974:	e5ac      	b.n	834d0 <_malloc_r+0x44>
   83976:	f104 0108 	add.w	r1, r4, #8
   8397a:	4628      	mov	r0, r5
   8397c:	9300      	str	r3, [sp, #0]
   8397e:	f7ff fa67 	bl	82e50 <_free_r>
   83982:	9b00      	ldr	r3, [sp, #0]
   83984:	6819      	ldr	r1, [r3, #0]
   83986:	e6e0      	b.n	8374a <_malloc_r+0x2be>
   83988:	2001      	movs	r0, #1
   8398a:	f04f 0900 	mov.w	r9, #0
   8398e:	e6bd      	b.n	8370c <_malloc_r+0x280>
   83990:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83994:	d805      	bhi.n	839a2 <_malloc_r+0x516>
   83996:	0bda      	lsrs	r2, r3, #15
   83998:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8399c:	00c9      	lsls	r1, r1, #3
   8399e:	3277      	adds	r2, #119	; 0x77
   839a0:	e720      	b.n	837e4 <_malloc_r+0x358>
   839a2:	f240 5154 	movw	r1, #1364	; 0x554
   839a6:	428a      	cmp	r2, r1
   839a8:	d805      	bhi.n	839b6 <_malloc_r+0x52a>
   839aa:	0c9a      	lsrs	r2, r3, #18
   839ac:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   839b0:	00c9      	lsls	r1, r1, #3
   839b2:	327c      	adds	r2, #124	; 0x7c
   839b4:	e716      	b.n	837e4 <_malloc_r+0x358>
   839b6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   839ba:	227e      	movs	r2, #126	; 0x7e
   839bc:	e712      	b.n	837e4 <_malloc_r+0x358>
   839be:	687b      	ldr	r3, [r7, #4]
   839c0:	e780      	b.n	838c4 <_malloc_r+0x438>
   839c2:	08f0      	lsrs	r0, r6, #3
   839c4:	f106 0308 	add.w	r3, r6, #8
   839c8:	e60e      	b.n	835e8 <_malloc_r+0x15c>
   839ca:	bf00      	nop
   839cc:	20070cb4 	.word	0x20070cb4

000839d0 <__ascii_mbtowc>:
   839d0:	b082      	sub	sp, #8
   839d2:	b149      	cbz	r1, 839e8 <__ascii_mbtowc+0x18>
   839d4:	b15a      	cbz	r2, 839ee <__ascii_mbtowc+0x1e>
   839d6:	b16b      	cbz	r3, 839f4 <__ascii_mbtowc+0x24>
   839d8:	7813      	ldrb	r3, [r2, #0]
   839da:	600b      	str	r3, [r1, #0]
   839dc:	7812      	ldrb	r2, [r2, #0]
   839de:	1c10      	adds	r0, r2, #0
   839e0:	bf18      	it	ne
   839e2:	2001      	movne	r0, #1
   839e4:	b002      	add	sp, #8
   839e6:	4770      	bx	lr
   839e8:	a901      	add	r1, sp, #4
   839ea:	2a00      	cmp	r2, #0
   839ec:	d1f3      	bne.n	839d6 <__ascii_mbtowc+0x6>
   839ee:	4610      	mov	r0, r2
   839f0:	b002      	add	sp, #8
   839f2:	4770      	bx	lr
   839f4:	f06f 0001 	mvn.w	r0, #1
   839f8:	e7f4      	b.n	839e4 <__ascii_mbtowc+0x14>
   839fa:	bf00      	nop

000839fc <memchr>:
   839fc:	0783      	lsls	r3, r0, #30
   839fe:	b470      	push	{r4, r5, r6}
   83a00:	b2cd      	uxtb	r5, r1
   83a02:	d03d      	beq.n	83a80 <memchr+0x84>
   83a04:	1e54      	subs	r4, r2, #1
   83a06:	b30a      	cbz	r2, 83a4c <memchr+0x50>
   83a08:	7803      	ldrb	r3, [r0, #0]
   83a0a:	42ab      	cmp	r3, r5
   83a0c:	d01f      	beq.n	83a4e <memchr+0x52>
   83a0e:	1c43      	adds	r3, r0, #1
   83a10:	e005      	b.n	83a1e <memchr+0x22>
   83a12:	f114 34ff 	adds.w	r4, r4, #4294967295
   83a16:	d319      	bcc.n	83a4c <memchr+0x50>
   83a18:	7802      	ldrb	r2, [r0, #0]
   83a1a:	42aa      	cmp	r2, r5
   83a1c:	d017      	beq.n	83a4e <memchr+0x52>
   83a1e:	f013 0f03 	tst.w	r3, #3
   83a22:	4618      	mov	r0, r3
   83a24:	f103 0301 	add.w	r3, r3, #1
   83a28:	d1f3      	bne.n	83a12 <memchr+0x16>
   83a2a:	2c03      	cmp	r4, #3
   83a2c:	d811      	bhi.n	83a52 <memchr+0x56>
   83a2e:	b34c      	cbz	r4, 83a84 <memchr+0x88>
   83a30:	7803      	ldrb	r3, [r0, #0]
   83a32:	42ab      	cmp	r3, r5
   83a34:	d00b      	beq.n	83a4e <memchr+0x52>
   83a36:	4404      	add	r4, r0
   83a38:	1c43      	adds	r3, r0, #1
   83a3a:	e002      	b.n	83a42 <memchr+0x46>
   83a3c:	7802      	ldrb	r2, [r0, #0]
   83a3e:	42aa      	cmp	r2, r5
   83a40:	d005      	beq.n	83a4e <memchr+0x52>
   83a42:	429c      	cmp	r4, r3
   83a44:	4618      	mov	r0, r3
   83a46:	f103 0301 	add.w	r3, r3, #1
   83a4a:	d1f7      	bne.n	83a3c <memchr+0x40>
   83a4c:	2000      	movs	r0, #0
   83a4e:	bc70      	pop	{r4, r5, r6}
   83a50:	4770      	bx	lr
   83a52:	0209      	lsls	r1, r1, #8
   83a54:	b289      	uxth	r1, r1
   83a56:	4329      	orrs	r1, r5
   83a58:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83a5c:	6803      	ldr	r3, [r0, #0]
   83a5e:	4606      	mov	r6, r0
   83a60:	404b      	eors	r3, r1
   83a62:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   83a66:	ea22 0303 	bic.w	r3, r2, r3
   83a6a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   83a6e:	f100 0004 	add.w	r0, r0, #4
   83a72:	d103      	bne.n	83a7c <memchr+0x80>
   83a74:	3c04      	subs	r4, #4
   83a76:	2c03      	cmp	r4, #3
   83a78:	d8f0      	bhi.n	83a5c <memchr+0x60>
   83a7a:	e7d8      	b.n	83a2e <memchr+0x32>
   83a7c:	4630      	mov	r0, r6
   83a7e:	e7d7      	b.n	83a30 <memchr+0x34>
   83a80:	4614      	mov	r4, r2
   83a82:	e7d2      	b.n	83a2a <memchr+0x2e>
   83a84:	4620      	mov	r0, r4
   83a86:	e7e2      	b.n	83a4e <memchr+0x52>

00083a88 <memmove>:
   83a88:	4288      	cmp	r0, r1
   83a8a:	b5f0      	push	{r4, r5, r6, r7, lr}
   83a8c:	d90d      	bls.n	83aaa <memmove+0x22>
   83a8e:	188b      	adds	r3, r1, r2
   83a90:	4298      	cmp	r0, r3
   83a92:	d20a      	bcs.n	83aaa <memmove+0x22>
   83a94:	1884      	adds	r4, r0, r2
   83a96:	2a00      	cmp	r2, #0
   83a98:	d051      	beq.n	83b3e <memmove+0xb6>
   83a9a:	4622      	mov	r2, r4
   83a9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   83aa0:	4299      	cmp	r1, r3
   83aa2:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83aa6:	d1f9      	bne.n	83a9c <memmove+0x14>
   83aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83aaa:	2a0f      	cmp	r2, #15
   83aac:	d948      	bls.n	83b40 <memmove+0xb8>
   83aae:	ea41 0300 	orr.w	r3, r1, r0
   83ab2:	079b      	lsls	r3, r3, #30
   83ab4:	d146      	bne.n	83b44 <memmove+0xbc>
   83ab6:	4615      	mov	r5, r2
   83ab8:	f100 0410 	add.w	r4, r0, #16
   83abc:	f101 0310 	add.w	r3, r1, #16
   83ac0:	f853 6c10 	ldr.w	r6, [r3, #-16]
   83ac4:	3d10      	subs	r5, #16
   83ac6:	f844 6c10 	str.w	r6, [r4, #-16]
   83aca:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   83ace:	2d0f      	cmp	r5, #15
   83ad0:	f844 6c0c 	str.w	r6, [r4, #-12]
   83ad4:	f853 6c08 	ldr.w	r6, [r3, #-8]
   83ad8:	f104 0410 	add.w	r4, r4, #16
   83adc:	f844 6c18 	str.w	r6, [r4, #-24]
   83ae0:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83ae4:	f103 0310 	add.w	r3, r3, #16
   83ae8:	f844 6c14 	str.w	r6, [r4, #-20]
   83aec:	d8e8      	bhi.n	83ac0 <memmove+0x38>
   83aee:	f1a2 0310 	sub.w	r3, r2, #16
   83af2:	f023 030f 	bic.w	r3, r3, #15
   83af6:	f002 0e0f 	and.w	lr, r2, #15
   83afa:	3310      	adds	r3, #16
   83afc:	f1be 0f03 	cmp.w	lr, #3
   83b00:	4419      	add	r1, r3
   83b02:	4403      	add	r3, r0
   83b04:	d921      	bls.n	83b4a <memmove+0xc2>
   83b06:	460e      	mov	r6, r1
   83b08:	4674      	mov	r4, lr
   83b0a:	1f1d      	subs	r5, r3, #4
   83b0c:	f856 7b04 	ldr.w	r7, [r6], #4
   83b10:	3c04      	subs	r4, #4
   83b12:	2c03      	cmp	r4, #3
   83b14:	f845 7f04 	str.w	r7, [r5, #4]!
   83b18:	d8f8      	bhi.n	83b0c <memmove+0x84>
   83b1a:	f1ae 0404 	sub.w	r4, lr, #4
   83b1e:	f024 0403 	bic.w	r4, r4, #3
   83b22:	3404      	adds	r4, #4
   83b24:	4421      	add	r1, r4
   83b26:	4423      	add	r3, r4
   83b28:	f002 0203 	and.w	r2, r2, #3
   83b2c:	b162      	cbz	r2, 83b48 <memmove+0xc0>
   83b2e:	3b01      	subs	r3, #1
   83b30:	440a      	add	r2, r1
   83b32:	f811 4b01 	ldrb.w	r4, [r1], #1
   83b36:	428a      	cmp	r2, r1
   83b38:	f803 4f01 	strb.w	r4, [r3, #1]!
   83b3c:	d1f9      	bne.n	83b32 <memmove+0xaa>
   83b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83b40:	4603      	mov	r3, r0
   83b42:	e7f3      	b.n	83b2c <memmove+0xa4>
   83b44:	4603      	mov	r3, r0
   83b46:	e7f2      	b.n	83b2e <memmove+0xa6>
   83b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83b4a:	4672      	mov	r2, lr
   83b4c:	e7ee      	b.n	83b2c <memmove+0xa4>
   83b4e:	bf00      	nop

00083b50 <__malloc_lock>:
   83b50:	4801      	ldr	r0, [pc, #4]	; (83b58 <__malloc_lock+0x8>)
   83b52:	f7ff bc17 	b.w	83384 <__retarget_lock_acquire_recursive>
   83b56:	bf00      	nop
   83b58:	20070d5c 	.word	0x20070d5c

00083b5c <__malloc_unlock>:
   83b5c:	4801      	ldr	r0, [pc, #4]	; (83b64 <__malloc_unlock+0x8>)
   83b5e:	f7ff bc13 	b.w	83388 <__retarget_lock_release_recursive>
   83b62:	bf00      	nop
   83b64:	20070d5c 	.word	0x20070d5c

00083b68 <_realloc_r>:
   83b68:	2900      	cmp	r1, #0
   83b6a:	f000 8094 	beq.w	83c96 <_realloc_r+0x12e>
   83b6e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83b72:	460c      	mov	r4, r1
   83b74:	4615      	mov	r5, r2
   83b76:	b083      	sub	sp, #12
   83b78:	4680      	mov	r8, r0
   83b7a:	f105 060b 	add.w	r6, r5, #11
   83b7e:	f7ff ffe7 	bl	83b50 <__malloc_lock>
   83b82:	f854 ec04 	ldr.w	lr, [r4, #-4]
   83b86:	2e16      	cmp	r6, #22
   83b88:	f02e 0703 	bic.w	r7, lr, #3
   83b8c:	f1a4 0908 	sub.w	r9, r4, #8
   83b90:	d83c      	bhi.n	83c0c <_realloc_r+0xa4>
   83b92:	2210      	movs	r2, #16
   83b94:	4616      	mov	r6, r2
   83b96:	42b5      	cmp	r5, r6
   83b98:	d83d      	bhi.n	83c16 <_realloc_r+0xae>
   83b9a:	4297      	cmp	r7, r2
   83b9c:	da43      	bge.n	83c26 <_realloc_r+0xbe>
   83b9e:	4bc6      	ldr	r3, [pc, #792]	; (83eb8 <_realloc_r+0x350>)
   83ba0:	eb09 0007 	add.w	r0, r9, r7
   83ba4:	6899      	ldr	r1, [r3, #8]
   83ba6:	4288      	cmp	r0, r1
   83ba8:	f000 80c3 	beq.w	83d32 <_realloc_r+0x1ca>
   83bac:	6843      	ldr	r3, [r0, #4]
   83bae:	f023 0101 	bic.w	r1, r3, #1
   83bb2:	4401      	add	r1, r0
   83bb4:	6849      	ldr	r1, [r1, #4]
   83bb6:	07c9      	lsls	r1, r1, #31
   83bb8:	d54d      	bpl.n	83c56 <_realloc_r+0xee>
   83bba:	f01e 0f01 	tst.w	lr, #1
   83bbe:	f000 809b 	beq.w	83cf8 <_realloc_r+0x190>
   83bc2:	4629      	mov	r1, r5
   83bc4:	4640      	mov	r0, r8
   83bc6:	f7ff fc61 	bl	8348c <_malloc_r>
   83bca:	4605      	mov	r5, r0
   83bcc:	2800      	cmp	r0, #0
   83bce:	d03b      	beq.n	83c48 <_realloc_r+0xe0>
   83bd0:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83bd4:	f1a0 0208 	sub.w	r2, r0, #8
   83bd8:	f023 0301 	bic.w	r3, r3, #1
   83bdc:	444b      	add	r3, r9
   83bde:	429a      	cmp	r2, r3
   83be0:	f000 812b 	beq.w	83e3a <_realloc_r+0x2d2>
   83be4:	1f3a      	subs	r2, r7, #4
   83be6:	2a24      	cmp	r2, #36	; 0x24
   83be8:	f200 8118 	bhi.w	83e1c <_realloc_r+0x2b4>
   83bec:	2a13      	cmp	r2, #19
   83bee:	f200 80eb 	bhi.w	83dc8 <_realloc_r+0x260>
   83bf2:	4603      	mov	r3, r0
   83bf4:	4622      	mov	r2, r4
   83bf6:	6811      	ldr	r1, [r2, #0]
   83bf8:	6019      	str	r1, [r3, #0]
   83bfa:	6851      	ldr	r1, [r2, #4]
   83bfc:	6059      	str	r1, [r3, #4]
   83bfe:	6892      	ldr	r2, [r2, #8]
   83c00:	609a      	str	r2, [r3, #8]
   83c02:	4621      	mov	r1, r4
   83c04:	4640      	mov	r0, r8
   83c06:	f7ff f923 	bl	82e50 <_free_r>
   83c0a:	e01d      	b.n	83c48 <_realloc_r+0xe0>
   83c0c:	f026 0607 	bic.w	r6, r6, #7
   83c10:	2e00      	cmp	r6, #0
   83c12:	4632      	mov	r2, r6
   83c14:	dabf      	bge.n	83b96 <_realloc_r+0x2e>
   83c16:	2500      	movs	r5, #0
   83c18:	230c      	movs	r3, #12
   83c1a:	4628      	mov	r0, r5
   83c1c:	f8c8 3000 	str.w	r3, [r8]
   83c20:	b003      	add	sp, #12
   83c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c26:	4625      	mov	r5, r4
   83c28:	1bbb      	subs	r3, r7, r6
   83c2a:	2b0f      	cmp	r3, #15
   83c2c:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83c30:	d81d      	bhi.n	83c6e <_realloc_r+0x106>
   83c32:	f002 0201 	and.w	r2, r2, #1
   83c36:	433a      	orrs	r2, r7
   83c38:	eb09 0107 	add.w	r1, r9, r7
   83c3c:	f8c9 2004 	str.w	r2, [r9, #4]
   83c40:	684b      	ldr	r3, [r1, #4]
   83c42:	f043 0301 	orr.w	r3, r3, #1
   83c46:	604b      	str	r3, [r1, #4]
   83c48:	4640      	mov	r0, r8
   83c4a:	f7ff ff87 	bl	83b5c <__malloc_unlock>
   83c4e:	4628      	mov	r0, r5
   83c50:	b003      	add	sp, #12
   83c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c56:	f023 0303 	bic.w	r3, r3, #3
   83c5a:	18f9      	adds	r1, r7, r3
   83c5c:	4291      	cmp	r1, r2
   83c5e:	db1d      	blt.n	83c9c <_realloc_r+0x134>
   83c60:	68c3      	ldr	r3, [r0, #12]
   83c62:	6882      	ldr	r2, [r0, #8]
   83c64:	4625      	mov	r5, r4
   83c66:	60d3      	str	r3, [r2, #12]
   83c68:	460f      	mov	r7, r1
   83c6a:	609a      	str	r2, [r3, #8]
   83c6c:	e7dc      	b.n	83c28 <_realloc_r+0xc0>
   83c6e:	f002 0201 	and.w	r2, r2, #1
   83c72:	eb09 0106 	add.w	r1, r9, r6
   83c76:	f043 0301 	orr.w	r3, r3, #1
   83c7a:	4332      	orrs	r2, r6
   83c7c:	f8c9 2004 	str.w	r2, [r9, #4]
   83c80:	444f      	add	r7, r9
   83c82:	604b      	str	r3, [r1, #4]
   83c84:	687b      	ldr	r3, [r7, #4]
   83c86:	3108      	adds	r1, #8
   83c88:	f043 0301 	orr.w	r3, r3, #1
   83c8c:	607b      	str	r3, [r7, #4]
   83c8e:	4640      	mov	r0, r8
   83c90:	f7ff f8de 	bl	82e50 <_free_r>
   83c94:	e7d8      	b.n	83c48 <_realloc_r+0xe0>
   83c96:	4611      	mov	r1, r2
   83c98:	f7ff bbf8 	b.w	8348c <_malloc_r>
   83c9c:	f01e 0f01 	tst.w	lr, #1
   83ca0:	d18f      	bne.n	83bc2 <_realloc_r+0x5a>
   83ca2:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83ca6:	eba9 0a01 	sub.w	sl, r9, r1
   83caa:	f8da 1004 	ldr.w	r1, [sl, #4]
   83cae:	f021 0103 	bic.w	r1, r1, #3
   83cb2:	440b      	add	r3, r1
   83cb4:	443b      	add	r3, r7
   83cb6:	4293      	cmp	r3, r2
   83cb8:	db26      	blt.n	83d08 <_realloc_r+0x1a0>
   83cba:	4655      	mov	r5, sl
   83cbc:	68c1      	ldr	r1, [r0, #12]
   83cbe:	6880      	ldr	r0, [r0, #8]
   83cc0:	1f3a      	subs	r2, r7, #4
   83cc2:	60c1      	str	r1, [r0, #12]
   83cc4:	6088      	str	r0, [r1, #8]
   83cc6:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83cca:	f8da 100c 	ldr.w	r1, [sl, #12]
   83cce:	2a24      	cmp	r2, #36	; 0x24
   83cd0:	60c1      	str	r1, [r0, #12]
   83cd2:	6088      	str	r0, [r1, #8]
   83cd4:	d826      	bhi.n	83d24 <_realloc_r+0x1bc>
   83cd6:	2a13      	cmp	r2, #19
   83cd8:	f240 8081 	bls.w	83dde <_realloc_r+0x276>
   83cdc:	6821      	ldr	r1, [r4, #0]
   83cde:	2a1b      	cmp	r2, #27
   83ce0:	f8ca 1008 	str.w	r1, [sl, #8]
   83ce4:	6861      	ldr	r1, [r4, #4]
   83ce6:	f8ca 100c 	str.w	r1, [sl, #12]
   83cea:	f200 80ad 	bhi.w	83e48 <_realloc_r+0x2e0>
   83cee:	f104 0008 	add.w	r0, r4, #8
   83cf2:	f10a 0210 	add.w	r2, sl, #16
   83cf6:	e074      	b.n	83de2 <_realloc_r+0x27a>
   83cf8:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83cfc:	eba9 0a03 	sub.w	sl, r9, r3
   83d00:	f8da 1004 	ldr.w	r1, [sl, #4]
   83d04:	f021 0103 	bic.w	r1, r1, #3
   83d08:	187b      	adds	r3, r7, r1
   83d0a:	4293      	cmp	r3, r2
   83d0c:	f6ff af59 	blt.w	83bc2 <_realloc_r+0x5a>
   83d10:	4655      	mov	r5, sl
   83d12:	f8da 100c 	ldr.w	r1, [sl, #12]
   83d16:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83d1a:	1f3a      	subs	r2, r7, #4
   83d1c:	2a24      	cmp	r2, #36	; 0x24
   83d1e:	60c1      	str	r1, [r0, #12]
   83d20:	6088      	str	r0, [r1, #8]
   83d22:	d9d8      	bls.n	83cd6 <_realloc_r+0x16e>
   83d24:	4621      	mov	r1, r4
   83d26:	4628      	mov	r0, r5
   83d28:	461f      	mov	r7, r3
   83d2a:	46d1      	mov	r9, sl
   83d2c:	f7ff feac 	bl	83a88 <memmove>
   83d30:	e77a      	b.n	83c28 <_realloc_r+0xc0>
   83d32:	6841      	ldr	r1, [r0, #4]
   83d34:	f106 0010 	add.w	r0, r6, #16
   83d38:	f021 0b03 	bic.w	fp, r1, #3
   83d3c:	44bb      	add	fp, r7
   83d3e:	4583      	cmp	fp, r0
   83d40:	da58      	bge.n	83df4 <_realloc_r+0x28c>
   83d42:	f01e 0f01 	tst.w	lr, #1
   83d46:	f47f af3c 	bne.w	83bc2 <_realloc_r+0x5a>
   83d4a:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83d4e:	eba9 0a01 	sub.w	sl, r9, r1
   83d52:	f8da 1004 	ldr.w	r1, [sl, #4]
   83d56:	f021 0103 	bic.w	r1, r1, #3
   83d5a:	448b      	add	fp, r1
   83d5c:	4558      	cmp	r0, fp
   83d5e:	dcd3      	bgt.n	83d08 <_realloc_r+0x1a0>
   83d60:	4655      	mov	r5, sl
   83d62:	f8da 100c 	ldr.w	r1, [sl, #12]
   83d66:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83d6a:	1f3a      	subs	r2, r7, #4
   83d6c:	2a24      	cmp	r2, #36	; 0x24
   83d6e:	60c1      	str	r1, [r0, #12]
   83d70:	6088      	str	r0, [r1, #8]
   83d72:	f200 808d 	bhi.w	83e90 <_realloc_r+0x328>
   83d76:	2a13      	cmp	r2, #19
   83d78:	f240 8087 	bls.w	83e8a <_realloc_r+0x322>
   83d7c:	6821      	ldr	r1, [r4, #0]
   83d7e:	2a1b      	cmp	r2, #27
   83d80:	f8ca 1008 	str.w	r1, [sl, #8]
   83d84:	6861      	ldr	r1, [r4, #4]
   83d86:	f8ca 100c 	str.w	r1, [sl, #12]
   83d8a:	f200 8088 	bhi.w	83e9e <_realloc_r+0x336>
   83d8e:	f104 0108 	add.w	r1, r4, #8
   83d92:	f10a 0210 	add.w	r2, sl, #16
   83d96:	6808      	ldr	r0, [r1, #0]
   83d98:	6010      	str	r0, [r2, #0]
   83d9a:	6848      	ldr	r0, [r1, #4]
   83d9c:	6050      	str	r0, [r2, #4]
   83d9e:	6889      	ldr	r1, [r1, #8]
   83da0:	6091      	str	r1, [r2, #8]
   83da2:	ebab 0206 	sub.w	r2, fp, r6
   83da6:	eb0a 0106 	add.w	r1, sl, r6
   83daa:	f042 0201 	orr.w	r2, r2, #1
   83dae:	6099      	str	r1, [r3, #8]
   83db0:	604a      	str	r2, [r1, #4]
   83db2:	f8da 3004 	ldr.w	r3, [sl, #4]
   83db6:	4640      	mov	r0, r8
   83db8:	f003 0301 	and.w	r3, r3, #1
   83dbc:	431e      	orrs	r6, r3
   83dbe:	f8ca 6004 	str.w	r6, [sl, #4]
   83dc2:	f7ff fecb 	bl	83b5c <__malloc_unlock>
   83dc6:	e742      	b.n	83c4e <_realloc_r+0xe6>
   83dc8:	6823      	ldr	r3, [r4, #0]
   83dca:	2a1b      	cmp	r2, #27
   83dcc:	6003      	str	r3, [r0, #0]
   83dce:	6863      	ldr	r3, [r4, #4]
   83dd0:	6043      	str	r3, [r0, #4]
   83dd2:	d827      	bhi.n	83e24 <_realloc_r+0x2bc>
   83dd4:	f100 0308 	add.w	r3, r0, #8
   83dd8:	f104 0208 	add.w	r2, r4, #8
   83ddc:	e70b      	b.n	83bf6 <_realloc_r+0x8e>
   83dde:	4620      	mov	r0, r4
   83de0:	462a      	mov	r2, r5
   83de2:	6801      	ldr	r1, [r0, #0]
   83de4:	461f      	mov	r7, r3
   83de6:	6011      	str	r1, [r2, #0]
   83de8:	6841      	ldr	r1, [r0, #4]
   83dea:	46d1      	mov	r9, sl
   83dec:	6051      	str	r1, [r2, #4]
   83dee:	6883      	ldr	r3, [r0, #8]
   83df0:	6093      	str	r3, [r2, #8]
   83df2:	e719      	b.n	83c28 <_realloc_r+0xc0>
   83df4:	ebab 0b06 	sub.w	fp, fp, r6
   83df8:	eb09 0106 	add.w	r1, r9, r6
   83dfc:	f04b 0201 	orr.w	r2, fp, #1
   83e00:	6099      	str	r1, [r3, #8]
   83e02:	604a      	str	r2, [r1, #4]
   83e04:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83e08:	4640      	mov	r0, r8
   83e0a:	f003 0301 	and.w	r3, r3, #1
   83e0e:	431e      	orrs	r6, r3
   83e10:	f844 6c04 	str.w	r6, [r4, #-4]
   83e14:	f7ff fea2 	bl	83b5c <__malloc_unlock>
   83e18:	4625      	mov	r5, r4
   83e1a:	e718      	b.n	83c4e <_realloc_r+0xe6>
   83e1c:	4621      	mov	r1, r4
   83e1e:	f7ff fe33 	bl	83a88 <memmove>
   83e22:	e6ee      	b.n	83c02 <_realloc_r+0x9a>
   83e24:	68a3      	ldr	r3, [r4, #8]
   83e26:	2a24      	cmp	r2, #36	; 0x24
   83e28:	6083      	str	r3, [r0, #8]
   83e2a:	68e3      	ldr	r3, [r4, #12]
   83e2c:	60c3      	str	r3, [r0, #12]
   83e2e:	d018      	beq.n	83e62 <_realloc_r+0x2fa>
   83e30:	f100 0310 	add.w	r3, r0, #16
   83e34:	f104 0210 	add.w	r2, r4, #16
   83e38:	e6dd      	b.n	83bf6 <_realloc_r+0x8e>
   83e3a:	f850 3c04 	ldr.w	r3, [r0, #-4]
   83e3e:	4625      	mov	r5, r4
   83e40:	f023 0303 	bic.w	r3, r3, #3
   83e44:	441f      	add	r7, r3
   83e46:	e6ef      	b.n	83c28 <_realloc_r+0xc0>
   83e48:	68a1      	ldr	r1, [r4, #8]
   83e4a:	2a24      	cmp	r2, #36	; 0x24
   83e4c:	f8ca 1010 	str.w	r1, [sl, #16]
   83e50:	68e1      	ldr	r1, [r4, #12]
   83e52:	f8ca 1014 	str.w	r1, [sl, #20]
   83e56:	d00d      	beq.n	83e74 <_realloc_r+0x30c>
   83e58:	f104 0010 	add.w	r0, r4, #16
   83e5c:	f10a 0218 	add.w	r2, sl, #24
   83e60:	e7bf      	b.n	83de2 <_realloc_r+0x27a>
   83e62:	6922      	ldr	r2, [r4, #16]
   83e64:	f100 0318 	add.w	r3, r0, #24
   83e68:	6102      	str	r2, [r0, #16]
   83e6a:	6961      	ldr	r1, [r4, #20]
   83e6c:	f104 0218 	add.w	r2, r4, #24
   83e70:	6141      	str	r1, [r0, #20]
   83e72:	e6c0      	b.n	83bf6 <_realloc_r+0x8e>
   83e74:	6922      	ldr	r2, [r4, #16]
   83e76:	f104 0018 	add.w	r0, r4, #24
   83e7a:	f8ca 2018 	str.w	r2, [sl, #24]
   83e7e:	6961      	ldr	r1, [r4, #20]
   83e80:	f10a 0220 	add.w	r2, sl, #32
   83e84:	f8ca 101c 	str.w	r1, [sl, #28]
   83e88:	e7ab      	b.n	83de2 <_realloc_r+0x27a>
   83e8a:	4621      	mov	r1, r4
   83e8c:	462a      	mov	r2, r5
   83e8e:	e782      	b.n	83d96 <_realloc_r+0x22e>
   83e90:	4621      	mov	r1, r4
   83e92:	4628      	mov	r0, r5
   83e94:	9301      	str	r3, [sp, #4]
   83e96:	f7ff fdf7 	bl	83a88 <memmove>
   83e9a:	9b01      	ldr	r3, [sp, #4]
   83e9c:	e781      	b.n	83da2 <_realloc_r+0x23a>
   83e9e:	68a1      	ldr	r1, [r4, #8]
   83ea0:	2a24      	cmp	r2, #36	; 0x24
   83ea2:	f8ca 1010 	str.w	r1, [sl, #16]
   83ea6:	68e1      	ldr	r1, [r4, #12]
   83ea8:	f8ca 1014 	str.w	r1, [sl, #20]
   83eac:	d006      	beq.n	83ebc <_realloc_r+0x354>
   83eae:	f104 0110 	add.w	r1, r4, #16
   83eb2:	f10a 0218 	add.w	r2, sl, #24
   83eb6:	e76e      	b.n	83d96 <_realloc_r+0x22e>
   83eb8:	200706e0 	.word	0x200706e0
   83ebc:	6922      	ldr	r2, [r4, #16]
   83ebe:	f104 0118 	add.w	r1, r4, #24
   83ec2:	f8ca 2018 	str.w	r2, [sl, #24]
   83ec6:	6960      	ldr	r0, [r4, #20]
   83ec8:	f10a 0220 	add.w	r2, sl, #32
   83ecc:	f8ca 001c 	str.w	r0, [sl, #28]
   83ed0:	e761      	b.n	83d96 <_realloc_r+0x22e>
   83ed2:	bf00      	nop

00083ed4 <_sbrk_r>:
   83ed4:	b538      	push	{r3, r4, r5, lr}
   83ed6:	2300      	movs	r3, #0
   83ed8:	4c06      	ldr	r4, [pc, #24]	; (83ef4 <_sbrk_r+0x20>)
   83eda:	4605      	mov	r5, r0
   83edc:	4608      	mov	r0, r1
   83ede:	6023      	str	r3, [r4, #0]
   83ee0:	f7fd fb46 	bl	81570 <_sbrk>
   83ee4:	1c43      	adds	r3, r0, #1
   83ee6:	d000      	beq.n	83eea <_sbrk_r+0x16>
   83ee8:	bd38      	pop	{r3, r4, r5, pc}
   83eea:	6823      	ldr	r3, [r4, #0]
   83eec:	2b00      	cmp	r3, #0
   83eee:	d0fb      	beq.n	83ee8 <_sbrk_r+0x14>
   83ef0:	602b      	str	r3, [r5, #0]
   83ef2:	bd38      	pop	{r3, r4, r5, pc}
   83ef4:	20070d70 	.word	0x20070d70

00083ef8 <__sread>:
   83ef8:	b510      	push	{r4, lr}
   83efa:	460c      	mov	r4, r1
   83efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83f00:	f000 f9f4 	bl	842ec <_read_r>
   83f04:	2800      	cmp	r0, #0
   83f06:	db03      	blt.n	83f10 <__sread+0x18>
   83f08:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83f0a:	4403      	add	r3, r0
   83f0c:	6523      	str	r3, [r4, #80]	; 0x50
   83f0e:	bd10      	pop	{r4, pc}
   83f10:	89a3      	ldrh	r3, [r4, #12]
   83f12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83f16:	81a3      	strh	r3, [r4, #12]
   83f18:	bd10      	pop	{r4, pc}
   83f1a:	bf00      	nop

00083f1c <__swrite>:
   83f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83f20:	460c      	mov	r4, r1
   83f22:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83f26:	461f      	mov	r7, r3
   83f28:	05cb      	lsls	r3, r1, #23
   83f2a:	4616      	mov	r6, r2
   83f2c:	4605      	mov	r5, r0
   83f2e:	d507      	bpl.n	83f40 <__swrite+0x24>
   83f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83f34:	2302      	movs	r3, #2
   83f36:	2200      	movs	r2, #0
   83f38:	f000 f9c2 	bl	842c0 <_lseek_r>
   83f3c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83f40:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83f44:	81a1      	strh	r1, [r4, #12]
   83f46:	463b      	mov	r3, r7
   83f48:	4632      	mov	r2, r6
   83f4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83f4e:	4628      	mov	r0, r5
   83f50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83f54:	f000 b8a2 	b.w	8409c <_write_r>

00083f58 <__sseek>:
   83f58:	b510      	push	{r4, lr}
   83f5a:	460c      	mov	r4, r1
   83f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83f60:	f000 f9ae 	bl	842c0 <_lseek_r>
   83f64:	89a3      	ldrh	r3, [r4, #12]
   83f66:	1c42      	adds	r2, r0, #1
   83f68:	bf0e      	itee	eq
   83f6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83f6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83f72:	6520      	strne	r0, [r4, #80]	; 0x50
   83f74:	81a3      	strh	r3, [r4, #12]
   83f76:	bd10      	pop	{r4, pc}

00083f78 <__sclose>:
   83f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83f7c:	f000 b906 	b.w	8418c <_close_r>

00083f80 <__swbuf_r>:
   83f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83f82:	460d      	mov	r5, r1
   83f84:	4614      	mov	r4, r2
   83f86:	4606      	mov	r6, r0
   83f88:	b110      	cbz	r0, 83f90 <__swbuf_r+0x10>
   83f8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83f8c:	2b00      	cmp	r3, #0
   83f8e:	d04b      	beq.n	84028 <__swbuf_r+0xa8>
   83f90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83f94:	69a3      	ldr	r3, [r4, #24]
   83f96:	b291      	uxth	r1, r2
   83f98:	0708      	lsls	r0, r1, #28
   83f9a:	60a3      	str	r3, [r4, #8]
   83f9c:	d539      	bpl.n	84012 <__swbuf_r+0x92>
   83f9e:	6923      	ldr	r3, [r4, #16]
   83fa0:	2b00      	cmp	r3, #0
   83fa2:	d036      	beq.n	84012 <__swbuf_r+0x92>
   83fa4:	b2ed      	uxtb	r5, r5
   83fa6:	0489      	lsls	r1, r1, #18
   83fa8:	462f      	mov	r7, r5
   83faa:	d515      	bpl.n	83fd8 <__swbuf_r+0x58>
   83fac:	6822      	ldr	r2, [r4, #0]
   83fae:	6961      	ldr	r1, [r4, #20]
   83fb0:	1ad3      	subs	r3, r2, r3
   83fb2:	428b      	cmp	r3, r1
   83fb4:	da1c      	bge.n	83ff0 <__swbuf_r+0x70>
   83fb6:	3301      	adds	r3, #1
   83fb8:	68a1      	ldr	r1, [r4, #8]
   83fba:	1c50      	adds	r0, r2, #1
   83fbc:	3901      	subs	r1, #1
   83fbe:	60a1      	str	r1, [r4, #8]
   83fc0:	6020      	str	r0, [r4, #0]
   83fc2:	7015      	strb	r5, [r2, #0]
   83fc4:	6962      	ldr	r2, [r4, #20]
   83fc6:	429a      	cmp	r2, r3
   83fc8:	d01a      	beq.n	84000 <__swbuf_r+0x80>
   83fca:	89a3      	ldrh	r3, [r4, #12]
   83fcc:	07db      	lsls	r3, r3, #31
   83fce:	d501      	bpl.n	83fd4 <__swbuf_r+0x54>
   83fd0:	2d0a      	cmp	r5, #10
   83fd2:	d015      	beq.n	84000 <__swbuf_r+0x80>
   83fd4:	4638      	mov	r0, r7
   83fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83fd8:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83fda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83fde:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   83fe2:	81a2      	strh	r2, [r4, #12]
   83fe4:	6822      	ldr	r2, [r4, #0]
   83fe6:	6661      	str	r1, [r4, #100]	; 0x64
   83fe8:	6961      	ldr	r1, [r4, #20]
   83fea:	1ad3      	subs	r3, r2, r3
   83fec:	428b      	cmp	r3, r1
   83fee:	dbe2      	blt.n	83fb6 <__swbuf_r+0x36>
   83ff0:	4621      	mov	r1, r4
   83ff2:	4630      	mov	r0, r6
   83ff4:	f7fe fdae 	bl	82b54 <_fflush_r>
   83ff8:	b940      	cbnz	r0, 8400c <__swbuf_r+0x8c>
   83ffa:	2301      	movs	r3, #1
   83ffc:	6822      	ldr	r2, [r4, #0]
   83ffe:	e7db      	b.n	83fb8 <__swbuf_r+0x38>
   84000:	4621      	mov	r1, r4
   84002:	4630      	mov	r0, r6
   84004:	f7fe fda6 	bl	82b54 <_fflush_r>
   84008:	2800      	cmp	r0, #0
   8400a:	d0e3      	beq.n	83fd4 <__swbuf_r+0x54>
   8400c:	f04f 37ff 	mov.w	r7, #4294967295
   84010:	e7e0      	b.n	83fd4 <__swbuf_r+0x54>
   84012:	4621      	mov	r1, r4
   84014:	4630      	mov	r0, r6
   84016:	f7fe fc8d 	bl	82934 <__swsetup_r>
   8401a:	2800      	cmp	r0, #0
   8401c:	d1f6      	bne.n	8400c <__swbuf_r+0x8c>
   8401e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84022:	6923      	ldr	r3, [r4, #16]
   84024:	b291      	uxth	r1, r2
   84026:	e7bd      	b.n	83fa4 <__swbuf_r+0x24>
   84028:	f7fe fdec 	bl	82c04 <__sinit>
   8402c:	e7b0      	b.n	83f90 <__swbuf_r+0x10>
   8402e:	bf00      	nop

00084030 <_wcrtomb_r>:
   84030:	b5f0      	push	{r4, r5, r6, r7, lr}
   84032:	4606      	mov	r6, r0
   84034:	b085      	sub	sp, #20
   84036:	461f      	mov	r7, r3
   84038:	b189      	cbz	r1, 8405e <_wcrtomb_r+0x2e>
   8403a:	4c10      	ldr	r4, [pc, #64]	; (8407c <_wcrtomb_r+0x4c>)
   8403c:	4d10      	ldr	r5, [pc, #64]	; (84080 <_wcrtomb_r+0x50>)
   8403e:	6824      	ldr	r4, [r4, #0]
   84040:	6b64      	ldr	r4, [r4, #52]	; 0x34
   84042:	2c00      	cmp	r4, #0
   84044:	bf08      	it	eq
   84046:	462c      	moveq	r4, r5
   84048:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   8404c:	47a0      	blx	r4
   8404e:	1c43      	adds	r3, r0, #1
   84050:	d103      	bne.n	8405a <_wcrtomb_r+0x2a>
   84052:	2200      	movs	r2, #0
   84054:	238a      	movs	r3, #138	; 0x8a
   84056:	603a      	str	r2, [r7, #0]
   84058:	6033      	str	r3, [r6, #0]
   8405a:	b005      	add	sp, #20
   8405c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8405e:	460c      	mov	r4, r1
   84060:	4a06      	ldr	r2, [pc, #24]	; (8407c <_wcrtomb_r+0x4c>)
   84062:	4d07      	ldr	r5, [pc, #28]	; (84080 <_wcrtomb_r+0x50>)
   84064:	6811      	ldr	r1, [r2, #0]
   84066:	4622      	mov	r2, r4
   84068:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   8406a:	a901      	add	r1, sp, #4
   8406c:	2c00      	cmp	r4, #0
   8406e:	bf08      	it	eq
   84070:	462c      	moveq	r4, r5
   84072:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   84076:	47a0      	blx	r4
   84078:	e7e9      	b.n	8404e <_wcrtomb_r+0x1e>
   8407a:	bf00      	nop
   8407c:	20070144 	.word	0x20070144
   84080:	20070574 	.word	0x20070574

00084084 <__ascii_wctomb>:
   84084:	b119      	cbz	r1, 8408e <__ascii_wctomb+0xa>
   84086:	2aff      	cmp	r2, #255	; 0xff
   84088:	d803      	bhi.n	84092 <__ascii_wctomb+0xe>
   8408a:	700a      	strb	r2, [r1, #0]
   8408c:	2101      	movs	r1, #1
   8408e:	4608      	mov	r0, r1
   84090:	4770      	bx	lr
   84092:	238a      	movs	r3, #138	; 0x8a
   84094:	f04f 31ff 	mov.w	r1, #4294967295
   84098:	6003      	str	r3, [r0, #0]
   8409a:	e7f8      	b.n	8408e <__ascii_wctomb+0xa>

0008409c <_write_r>:
   8409c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8409e:	460e      	mov	r6, r1
   840a0:	2500      	movs	r5, #0
   840a2:	4c08      	ldr	r4, [pc, #32]	; (840c4 <_write_r+0x28>)
   840a4:	4611      	mov	r1, r2
   840a6:	4607      	mov	r7, r0
   840a8:	461a      	mov	r2, r3
   840aa:	4630      	mov	r0, r6
   840ac:	6025      	str	r5, [r4, #0]
   840ae:	f7fc fe11 	bl	80cd4 <_write>
   840b2:	1c43      	adds	r3, r0, #1
   840b4:	d000      	beq.n	840b8 <_write_r+0x1c>
   840b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840b8:	6823      	ldr	r3, [r4, #0]
   840ba:	2b00      	cmp	r3, #0
   840bc:	d0fb      	beq.n	840b6 <_write_r+0x1a>
   840be:	603b      	str	r3, [r7, #0]
   840c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840c2:	bf00      	nop
   840c4:	20070d70 	.word	0x20070d70

000840c8 <__register_exitproc>:
   840c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   840cc:	4d2c      	ldr	r5, [pc, #176]	; (84180 <__register_exitproc+0xb8>)
   840ce:	4606      	mov	r6, r0
   840d0:	6828      	ldr	r0, [r5, #0]
   840d2:	4698      	mov	r8, r3
   840d4:	460f      	mov	r7, r1
   840d6:	4691      	mov	r9, r2
   840d8:	f7ff f954 	bl	83384 <__retarget_lock_acquire_recursive>
   840dc:	4b29      	ldr	r3, [pc, #164]	; (84184 <__register_exitproc+0xbc>)
   840de:	681c      	ldr	r4, [r3, #0]
   840e0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   840e4:	2b00      	cmp	r3, #0
   840e6:	d03e      	beq.n	84166 <__register_exitproc+0x9e>
   840e8:	685a      	ldr	r2, [r3, #4]
   840ea:	2a1f      	cmp	r2, #31
   840ec:	dc1c      	bgt.n	84128 <__register_exitproc+0x60>
   840ee:	f102 0e01 	add.w	lr, r2, #1
   840f2:	b176      	cbz	r6, 84112 <__register_exitproc+0x4a>
   840f4:	2101      	movs	r1, #1
   840f6:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   840fa:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   840fe:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   84102:	4091      	lsls	r1, r2
   84104:	4308      	orrs	r0, r1
   84106:	2e02      	cmp	r6, #2
   84108:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8410c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   84110:	d023      	beq.n	8415a <__register_exitproc+0x92>
   84112:	3202      	adds	r2, #2
   84114:	f8c3 e004 	str.w	lr, [r3, #4]
   84118:	6828      	ldr	r0, [r5, #0]
   8411a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8411e:	f7ff f933 	bl	83388 <__retarget_lock_release_recursive>
   84122:	2000      	movs	r0, #0
   84124:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84128:	4b17      	ldr	r3, [pc, #92]	; (84188 <__register_exitproc+0xc0>)
   8412a:	b30b      	cbz	r3, 84170 <__register_exitproc+0xa8>
   8412c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84130:	f7ff f9a4 	bl	8347c <malloc>
   84134:	4603      	mov	r3, r0
   84136:	b1d8      	cbz	r0, 84170 <__register_exitproc+0xa8>
   84138:	2000      	movs	r0, #0
   8413a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8413e:	f04f 0e01 	mov.w	lr, #1
   84142:	6058      	str	r0, [r3, #4]
   84144:	6019      	str	r1, [r3, #0]
   84146:	4602      	mov	r2, r0
   84148:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8414c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   84150:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   84154:	2e00      	cmp	r6, #0
   84156:	d0dc      	beq.n	84112 <__register_exitproc+0x4a>
   84158:	e7cc      	b.n	840f4 <__register_exitproc+0x2c>
   8415a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8415e:	4301      	orrs	r1, r0
   84160:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   84164:	e7d5      	b.n	84112 <__register_exitproc+0x4a>
   84166:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   8416a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8416e:	e7bb      	b.n	840e8 <__register_exitproc+0x20>
   84170:	6828      	ldr	r0, [r5, #0]
   84172:	f7ff f909 	bl	83388 <__retarget_lock_release_recursive>
   84176:	f04f 30ff 	mov.w	r0, #4294967295
   8417a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8417e:	bf00      	nop
   84180:	20070570 	.word	0x20070570
   84184:	00084680 	.word	0x00084680
   84188:	0008347d 	.word	0x0008347d

0008418c <_close_r>:
   8418c:	b538      	push	{r3, r4, r5, lr}
   8418e:	2300      	movs	r3, #0
   84190:	4c06      	ldr	r4, [pc, #24]	; (841ac <_close_r+0x20>)
   84192:	4605      	mov	r5, r0
   84194:	4608      	mov	r0, r1
   84196:	6023      	str	r3, [r4, #0]
   84198:	f7fd fa06 	bl	815a8 <_close>
   8419c:	1c43      	adds	r3, r0, #1
   8419e:	d000      	beq.n	841a2 <_close_r+0x16>
   841a0:	bd38      	pop	{r3, r4, r5, pc}
   841a2:	6823      	ldr	r3, [r4, #0]
   841a4:	2b00      	cmp	r3, #0
   841a6:	d0fb      	beq.n	841a0 <_close_r+0x14>
   841a8:	602b      	str	r3, [r5, #0]
   841aa:	bd38      	pop	{r3, r4, r5, pc}
   841ac:	20070d70 	.word	0x20070d70

000841b0 <_fclose_r>:
   841b0:	b570      	push	{r4, r5, r6, lr}
   841b2:	b159      	cbz	r1, 841cc <_fclose_r+0x1c>
   841b4:	4605      	mov	r5, r0
   841b6:	460c      	mov	r4, r1
   841b8:	b110      	cbz	r0, 841c0 <_fclose_r+0x10>
   841ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
   841bc:	2b00      	cmp	r3, #0
   841be:	d03c      	beq.n	8423a <_fclose_r+0x8a>
   841c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   841c2:	07d8      	lsls	r0, r3, #31
   841c4:	d505      	bpl.n	841d2 <_fclose_r+0x22>
   841c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   841ca:	b92b      	cbnz	r3, 841d8 <_fclose_r+0x28>
   841cc:	2600      	movs	r6, #0
   841ce:	4630      	mov	r0, r6
   841d0:	bd70      	pop	{r4, r5, r6, pc}
   841d2:	89a3      	ldrh	r3, [r4, #12]
   841d4:	0599      	lsls	r1, r3, #22
   841d6:	d53c      	bpl.n	84252 <_fclose_r+0xa2>
   841d8:	4621      	mov	r1, r4
   841da:	4628      	mov	r0, r5
   841dc:	f7fe fc1e 	bl	82a1c <__sflush_r>
   841e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   841e2:	4606      	mov	r6, r0
   841e4:	b133      	cbz	r3, 841f4 <_fclose_r+0x44>
   841e6:	69e1      	ldr	r1, [r4, #28]
   841e8:	4628      	mov	r0, r5
   841ea:	4798      	blx	r3
   841ec:	2800      	cmp	r0, #0
   841ee:	bfb8      	it	lt
   841f0:	f04f 36ff 	movlt.w	r6, #4294967295
   841f4:	89a3      	ldrh	r3, [r4, #12]
   841f6:	061a      	lsls	r2, r3, #24
   841f8:	d422      	bmi.n	84240 <_fclose_r+0x90>
   841fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
   841fc:	b141      	cbz	r1, 84210 <_fclose_r+0x60>
   841fe:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84202:	4299      	cmp	r1, r3
   84204:	d002      	beq.n	8420c <_fclose_r+0x5c>
   84206:	4628      	mov	r0, r5
   84208:	f7fe fe22 	bl	82e50 <_free_r>
   8420c:	2300      	movs	r3, #0
   8420e:	6323      	str	r3, [r4, #48]	; 0x30
   84210:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84212:	b121      	cbz	r1, 8421e <_fclose_r+0x6e>
   84214:	4628      	mov	r0, r5
   84216:	f7fe fe1b 	bl	82e50 <_free_r>
   8421a:	2300      	movs	r3, #0
   8421c:	6463      	str	r3, [r4, #68]	; 0x44
   8421e:	f7fe fd21 	bl	82c64 <__sfp_lock_acquire>
   84222:	2200      	movs	r2, #0
   84224:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84226:	81a2      	strh	r2, [r4, #12]
   84228:	07db      	lsls	r3, r3, #31
   8422a:	d50e      	bpl.n	8424a <_fclose_r+0x9a>
   8422c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8422e:	f7ff f8a7 	bl	83380 <__retarget_lock_close_recursive>
   84232:	f7fe fd1d 	bl	82c70 <__sfp_lock_release>
   84236:	4630      	mov	r0, r6
   84238:	bd70      	pop	{r4, r5, r6, pc}
   8423a:	f7fe fce3 	bl	82c04 <__sinit>
   8423e:	e7bf      	b.n	841c0 <_fclose_r+0x10>
   84240:	6921      	ldr	r1, [r4, #16]
   84242:	4628      	mov	r0, r5
   84244:	f7fe fe04 	bl	82e50 <_free_r>
   84248:	e7d7      	b.n	841fa <_fclose_r+0x4a>
   8424a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8424c:	f7ff f89c 	bl	83388 <__retarget_lock_release_recursive>
   84250:	e7ec      	b.n	8422c <_fclose_r+0x7c>
   84252:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84254:	f7ff f896 	bl	83384 <__retarget_lock_acquire_recursive>
   84258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8425c:	2b00      	cmp	r3, #0
   8425e:	d1bb      	bne.n	841d8 <_fclose_r+0x28>
   84260:	6e66      	ldr	r6, [r4, #100]	; 0x64
   84262:	f016 0601 	ands.w	r6, r6, #1
   84266:	d1b1      	bne.n	841cc <_fclose_r+0x1c>
   84268:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8426a:	f7ff f88d 	bl	83388 <__retarget_lock_release_recursive>
   8426e:	4630      	mov	r0, r6
   84270:	bd70      	pop	{r4, r5, r6, pc}
   84272:	bf00      	nop

00084274 <_fstat_r>:
   84274:	b570      	push	{r4, r5, r6, lr}
   84276:	460d      	mov	r5, r1
   84278:	2300      	movs	r3, #0
   8427a:	4c07      	ldr	r4, [pc, #28]	; (84298 <_fstat_r+0x24>)
   8427c:	4606      	mov	r6, r0
   8427e:	4611      	mov	r1, r2
   84280:	4628      	mov	r0, r5
   84282:	6023      	str	r3, [r4, #0]
   84284:	f7fd f993 	bl	815ae <_fstat>
   84288:	1c43      	adds	r3, r0, #1
   8428a:	d000      	beq.n	8428e <_fstat_r+0x1a>
   8428c:	bd70      	pop	{r4, r5, r6, pc}
   8428e:	6823      	ldr	r3, [r4, #0]
   84290:	2b00      	cmp	r3, #0
   84292:	d0fb      	beq.n	8428c <_fstat_r+0x18>
   84294:	6033      	str	r3, [r6, #0]
   84296:	bd70      	pop	{r4, r5, r6, pc}
   84298:	20070d70 	.word	0x20070d70

0008429c <_isatty_r>:
   8429c:	b538      	push	{r3, r4, r5, lr}
   8429e:	2300      	movs	r3, #0
   842a0:	4c06      	ldr	r4, [pc, #24]	; (842bc <_isatty_r+0x20>)
   842a2:	4605      	mov	r5, r0
   842a4:	4608      	mov	r0, r1
   842a6:	6023      	str	r3, [r4, #0]
   842a8:	f7fd f986 	bl	815b8 <_isatty>
   842ac:	1c43      	adds	r3, r0, #1
   842ae:	d000      	beq.n	842b2 <_isatty_r+0x16>
   842b0:	bd38      	pop	{r3, r4, r5, pc}
   842b2:	6823      	ldr	r3, [r4, #0]
   842b4:	2b00      	cmp	r3, #0
   842b6:	d0fb      	beq.n	842b0 <_isatty_r+0x14>
   842b8:	602b      	str	r3, [r5, #0]
   842ba:	bd38      	pop	{r3, r4, r5, pc}
   842bc:	20070d70 	.word	0x20070d70

000842c0 <_lseek_r>:
   842c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   842c2:	460e      	mov	r6, r1
   842c4:	2500      	movs	r5, #0
   842c6:	4c08      	ldr	r4, [pc, #32]	; (842e8 <_lseek_r+0x28>)
   842c8:	4611      	mov	r1, r2
   842ca:	4607      	mov	r7, r0
   842cc:	461a      	mov	r2, r3
   842ce:	4630      	mov	r0, r6
   842d0:	6025      	str	r5, [r4, #0]
   842d2:	f7fd f973 	bl	815bc <_lseek>
   842d6:	1c43      	adds	r3, r0, #1
   842d8:	d000      	beq.n	842dc <_lseek_r+0x1c>
   842da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   842dc:	6823      	ldr	r3, [r4, #0]
   842de:	2b00      	cmp	r3, #0
   842e0:	d0fb      	beq.n	842da <_lseek_r+0x1a>
   842e2:	603b      	str	r3, [r7, #0]
   842e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   842e6:	bf00      	nop
   842e8:	20070d70 	.word	0x20070d70

000842ec <_read_r>:
   842ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   842ee:	460e      	mov	r6, r1
   842f0:	2500      	movs	r5, #0
   842f2:	4c08      	ldr	r4, [pc, #32]	; (84314 <_read_r+0x28>)
   842f4:	4611      	mov	r1, r2
   842f6:	4607      	mov	r7, r0
   842f8:	461a      	mov	r2, r3
   842fa:	4630      	mov	r0, r6
   842fc:	6025      	str	r5, [r4, #0]
   842fe:	f7fb ff2f 	bl	80160 <_read>
   84302:	1c43      	adds	r3, r0, #1
   84304:	d000      	beq.n	84308 <_read_r+0x1c>
   84306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84308:	6823      	ldr	r3, [r4, #0]
   8430a:	2b00      	cmp	r3, #0
   8430c:	d0fb      	beq.n	84306 <_read_r+0x1a>
   8430e:	603b      	str	r3, [r7, #0]
   84310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84312:	bf00      	nop
   84314:	20070d70 	.word	0x20070d70

00084318 <__aeabi_uldivmod>:
   84318:	b953      	cbnz	r3, 84330 <__aeabi_uldivmod+0x18>
   8431a:	b94a      	cbnz	r2, 84330 <__aeabi_uldivmod+0x18>
   8431c:	2900      	cmp	r1, #0
   8431e:	bf08      	it	eq
   84320:	2800      	cmpeq	r0, #0
   84322:	bf1c      	itt	ne
   84324:	f04f 31ff 	movne.w	r1, #4294967295
   84328:	f04f 30ff 	movne.w	r0, #4294967295
   8432c:	f000 b97a 	b.w	84624 <__aeabi_idiv0>
   84330:	f1ad 0c08 	sub.w	ip, sp, #8
   84334:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   84338:	f000 f806 	bl	84348 <__udivmoddi4>
   8433c:	f8dd e004 	ldr.w	lr, [sp, #4]
   84340:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84344:	b004      	add	sp, #16
   84346:	4770      	bx	lr

00084348 <__udivmoddi4>:
   84348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8434c:	468c      	mov	ip, r1
   8434e:	460e      	mov	r6, r1
   84350:	4604      	mov	r4, r0
   84352:	9d08      	ldr	r5, [sp, #32]
   84354:	2b00      	cmp	r3, #0
   84356:	d150      	bne.n	843fa <__udivmoddi4+0xb2>
   84358:	428a      	cmp	r2, r1
   8435a:	4617      	mov	r7, r2
   8435c:	d96c      	bls.n	84438 <__udivmoddi4+0xf0>
   8435e:	fab2 fe82 	clz	lr, r2
   84362:	f1be 0f00 	cmp.w	lr, #0
   84366:	d00b      	beq.n	84380 <__udivmoddi4+0x38>
   84368:	f1ce 0c20 	rsb	ip, lr, #32
   8436c:	fa01 f60e 	lsl.w	r6, r1, lr
   84370:	fa20 fc0c 	lsr.w	ip, r0, ip
   84374:	fa02 f70e 	lsl.w	r7, r2, lr
   84378:	ea4c 0c06 	orr.w	ip, ip, r6
   8437c:	fa00 f40e 	lsl.w	r4, r0, lr
   84380:	0c3a      	lsrs	r2, r7, #16
   84382:	fbbc f9f2 	udiv	r9, ip, r2
   84386:	b2bb      	uxth	r3, r7
   84388:	fb02 cc19 	mls	ip, r2, r9, ip
   8438c:	fb09 fa03 	mul.w	sl, r9, r3
   84390:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84394:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   84398:	45b2      	cmp	sl, r6
   8439a:	d90a      	bls.n	843b2 <__udivmoddi4+0x6a>
   8439c:	19f6      	adds	r6, r6, r7
   8439e:	f109 31ff 	add.w	r1, r9, #4294967295
   843a2:	f080 8125 	bcs.w	845f0 <__udivmoddi4+0x2a8>
   843a6:	45b2      	cmp	sl, r6
   843a8:	f240 8122 	bls.w	845f0 <__udivmoddi4+0x2a8>
   843ac:	f1a9 0902 	sub.w	r9, r9, #2
   843b0:	443e      	add	r6, r7
   843b2:	eba6 060a 	sub.w	r6, r6, sl
   843b6:	fbb6 f0f2 	udiv	r0, r6, r2
   843ba:	fb02 6610 	mls	r6, r2, r0, r6
   843be:	fb00 f303 	mul.w	r3, r0, r3
   843c2:	b2a4      	uxth	r4, r4
   843c4:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   843c8:	42a3      	cmp	r3, r4
   843ca:	d909      	bls.n	843e0 <__udivmoddi4+0x98>
   843cc:	19e4      	adds	r4, r4, r7
   843ce:	f100 32ff 	add.w	r2, r0, #4294967295
   843d2:	f080 810b 	bcs.w	845ec <__udivmoddi4+0x2a4>
   843d6:	42a3      	cmp	r3, r4
   843d8:	f240 8108 	bls.w	845ec <__udivmoddi4+0x2a4>
   843dc:	3802      	subs	r0, #2
   843de:	443c      	add	r4, r7
   843e0:	2100      	movs	r1, #0
   843e2:	1ae4      	subs	r4, r4, r3
   843e4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   843e8:	2d00      	cmp	r5, #0
   843ea:	d062      	beq.n	844b2 <__udivmoddi4+0x16a>
   843ec:	2300      	movs	r3, #0
   843ee:	fa24 f40e 	lsr.w	r4, r4, lr
   843f2:	602c      	str	r4, [r5, #0]
   843f4:	606b      	str	r3, [r5, #4]
   843f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843fa:	428b      	cmp	r3, r1
   843fc:	d907      	bls.n	8440e <__udivmoddi4+0xc6>
   843fe:	2d00      	cmp	r5, #0
   84400:	d055      	beq.n	844ae <__udivmoddi4+0x166>
   84402:	2100      	movs	r1, #0
   84404:	e885 0041 	stmia.w	r5, {r0, r6}
   84408:	4608      	mov	r0, r1
   8440a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8440e:	fab3 f183 	clz	r1, r3
   84412:	2900      	cmp	r1, #0
   84414:	f040 808f 	bne.w	84536 <__udivmoddi4+0x1ee>
   84418:	42b3      	cmp	r3, r6
   8441a:	d302      	bcc.n	84422 <__udivmoddi4+0xda>
   8441c:	4282      	cmp	r2, r0
   8441e:	f200 80fc 	bhi.w	8461a <__udivmoddi4+0x2d2>
   84422:	1a84      	subs	r4, r0, r2
   84424:	eb66 0603 	sbc.w	r6, r6, r3
   84428:	2001      	movs	r0, #1
   8442a:	46b4      	mov	ip, r6
   8442c:	2d00      	cmp	r5, #0
   8442e:	d040      	beq.n	844b2 <__udivmoddi4+0x16a>
   84430:	e885 1010 	stmia.w	r5, {r4, ip}
   84434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84438:	b912      	cbnz	r2, 84440 <__udivmoddi4+0xf8>
   8443a:	2701      	movs	r7, #1
   8443c:	fbb7 f7f2 	udiv	r7, r7, r2
   84440:	fab7 fe87 	clz	lr, r7
   84444:	f1be 0f00 	cmp.w	lr, #0
   84448:	d135      	bne.n	844b6 <__udivmoddi4+0x16e>
   8444a:	2101      	movs	r1, #1
   8444c:	1bf6      	subs	r6, r6, r7
   8444e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   84452:	fa1f f887 	uxth.w	r8, r7
   84456:	fbb6 f2fc 	udiv	r2, r6, ip
   8445a:	fb0c 6612 	mls	r6, ip, r2, r6
   8445e:	fb08 f002 	mul.w	r0, r8, r2
   84462:	0c23      	lsrs	r3, r4, #16
   84464:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   84468:	42b0      	cmp	r0, r6
   8446a:	d907      	bls.n	8447c <__udivmoddi4+0x134>
   8446c:	19f6      	adds	r6, r6, r7
   8446e:	f102 33ff 	add.w	r3, r2, #4294967295
   84472:	d202      	bcs.n	8447a <__udivmoddi4+0x132>
   84474:	42b0      	cmp	r0, r6
   84476:	f200 80d2 	bhi.w	8461e <__udivmoddi4+0x2d6>
   8447a:	461a      	mov	r2, r3
   8447c:	1a36      	subs	r6, r6, r0
   8447e:	fbb6 f0fc 	udiv	r0, r6, ip
   84482:	fb0c 6610 	mls	r6, ip, r0, r6
   84486:	fb08 f800 	mul.w	r8, r8, r0
   8448a:	b2a3      	uxth	r3, r4
   8448c:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   84490:	45a0      	cmp	r8, r4
   84492:	d907      	bls.n	844a4 <__udivmoddi4+0x15c>
   84494:	19e4      	adds	r4, r4, r7
   84496:	f100 33ff 	add.w	r3, r0, #4294967295
   8449a:	d202      	bcs.n	844a2 <__udivmoddi4+0x15a>
   8449c:	45a0      	cmp	r8, r4
   8449e:	f200 80b9 	bhi.w	84614 <__udivmoddi4+0x2cc>
   844a2:	4618      	mov	r0, r3
   844a4:	eba4 0408 	sub.w	r4, r4, r8
   844a8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   844ac:	e79c      	b.n	843e8 <__udivmoddi4+0xa0>
   844ae:	4629      	mov	r1, r5
   844b0:	4628      	mov	r0, r5
   844b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   844b6:	fa07 f70e 	lsl.w	r7, r7, lr
   844ba:	f1ce 0320 	rsb	r3, lr, #32
   844be:	fa26 f203 	lsr.w	r2, r6, r3
   844c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   844c6:	fbb2 f1fc 	udiv	r1, r2, ip
   844ca:	fa1f f887 	uxth.w	r8, r7
   844ce:	fb0c 2211 	mls	r2, ip, r1, r2
   844d2:	fa06 f60e 	lsl.w	r6, r6, lr
   844d6:	fa20 f303 	lsr.w	r3, r0, r3
   844da:	fb01 f908 	mul.w	r9, r1, r8
   844de:	4333      	orrs	r3, r6
   844e0:	0c1e      	lsrs	r6, r3, #16
   844e2:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   844e6:	45b1      	cmp	r9, r6
   844e8:	fa00 f40e 	lsl.w	r4, r0, lr
   844ec:	d909      	bls.n	84502 <__udivmoddi4+0x1ba>
   844ee:	19f6      	adds	r6, r6, r7
   844f0:	f101 32ff 	add.w	r2, r1, #4294967295
   844f4:	f080 808c 	bcs.w	84610 <__udivmoddi4+0x2c8>
   844f8:	45b1      	cmp	r9, r6
   844fa:	f240 8089 	bls.w	84610 <__udivmoddi4+0x2c8>
   844fe:	3902      	subs	r1, #2
   84500:	443e      	add	r6, r7
   84502:	eba6 0609 	sub.w	r6, r6, r9
   84506:	fbb6 f0fc 	udiv	r0, r6, ip
   8450a:	fb0c 6210 	mls	r2, ip, r0, r6
   8450e:	fb00 f908 	mul.w	r9, r0, r8
   84512:	b29e      	uxth	r6, r3
   84514:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84518:	45b1      	cmp	r9, r6
   8451a:	d907      	bls.n	8452c <__udivmoddi4+0x1e4>
   8451c:	19f6      	adds	r6, r6, r7
   8451e:	f100 33ff 	add.w	r3, r0, #4294967295
   84522:	d271      	bcs.n	84608 <__udivmoddi4+0x2c0>
   84524:	45b1      	cmp	r9, r6
   84526:	d96f      	bls.n	84608 <__udivmoddi4+0x2c0>
   84528:	3802      	subs	r0, #2
   8452a:	443e      	add	r6, r7
   8452c:	eba6 0609 	sub.w	r6, r6, r9
   84530:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   84534:	e78f      	b.n	84456 <__udivmoddi4+0x10e>
   84536:	f1c1 0720 	rsb	r7, r1, #32
   8453a:	fa22 f807 	lsr.w	r8, r2, r7
   8453e:	408b      	lsls	r3, r1
   84540:	ea48 0303 	orr.w	r3, r8, r3
   84544:	fa26 f407 	lsr.w	r4, r6, r7
   84548:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   8454c:	fbb4 f9fe 	udiv	r9, r4, lr
   84550:	fa1f fc83 	uxth.w	ip, r3
   84554:	fb0e 4419 	mls	r4, lr, r9, r4
   84558:	408e      	lsls	r6, r1
   8455a:	fa20 f807 	lsr.w	r8, r0, r7
   8455e:	fb09 fa0c 	mul.w	sl, r9, ip
   84562:	ea48 0806 	orr.w	r8, r8, r6
   84566:	ea4f 4618 	mov.w	r6, r8, lsr #16
   8456a:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8456e:	45a2      	cmp	sl, r4
   84570:	fa02 f201 	lsl.w	r2, r2, r1
   84574:	fa00 f601 	lsl.w	r6, r0, r1
   84578:	d908      	bls.n	8458c <__udivmoddi4+0x244>
   8457a:	18e4      	adds	r4, r4, r3
   8457c:	f109 30ff 	add.w	r0, r9, #4294967295
   84580:	d244      	bcs.n	8460c <__udivmoddi4+0x2c4>
   84582:	45a2      	cmp	sl, r4
   84584:	d942      	bls.n	8460c <__udivmoddi4+0x2c4>
   84586:	f1a9 0902 	sub.w	r9, r9, #2
   8458a:	441c      	add	r4, r3
   8458c:	eba4 040a 	sub.w	r4, r4, sl
   84590:	fbb4 f0fe 	udiv	r0, r4, lr
   84594:	fb0e 4410 	mls	r4, lr, r0, r4
   84598:	fb00 fc0c 	mul.w	ip, r0, ip
   8459c:	fa1f f888 	uxth.w	r8, r8
   845a0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   845a4:	45a4      	cmp	ip, r4
   845a6:	d907      	bls.n	845b8 <__udivmoddi4+0x270>
   845a8:	18e4      	adds	r4, r4, r3
   845aa:	f100 3eff 	add.w	lr, r0, #4294967295
   845ae:	d229      	bcs.n	84604 <__udivmoddi4+0x2bc>
   845b0:	45a4      	cmp	ip, r4
   845b2:	d927      	bls.n	84604 <__udivmoddi4+0x2bc>
   845b4:	3802      	subs	r0, #2
   845b6:	441c      	add	r4, r3
   845b8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   845bc:	fba0 8902 	umull	r8, r9, r0, r2
   845c0:	eba4 0c0c 	sub.w	ip, r4, ip
   845c4:	45cc      	cmp	ip, r9
   845c6:	46c2      	mov	sl, r8
   845c8:	46ce      	mov	lr, r9
   845ca:	d315      	bcc.n	845f8 <__udivmoddi4+0x2b0>
   845cc:	d012      	beq.n	845f4 <__udivmoddi4+0x2ac>
   845ce:	b155      	cbz	r5, 845e6 <__udivmoddi4+0x29e>
   845d0:	ebb6 030a 	subs.w	r3, r6, sl
   845d4:	eb6c 060e 	sbc.w	r6, ip, lr
   845d8:	fa06 f707 	lsl.w	r7, r6, r7
   845dc:	40cb      	lsrs	r3, r1
   845de:	431f      	orrs	r7, r3
   845e0:	40ce      	lsrs	r6, r1
   845e2:	602f      	str	r7, [r5, #0]
   845e4:	606e      	str	r6, [r5, #4]
   845e6:	2100      	movs	r1, #0
   845e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   845ec:	4610      	mov	r0, r2
   845ee:	e6f7      	b.n	843e0 <__udivmoddi4+0x98>
   845f0:	4689      	mov	r9, r1
   845f2:	e6de      	b.n	843b2 <__udivmoddi4+0x6a>
   845f4:	4546      	cmp	r6, r8
   845f6:	d2ea      	bcs.n	845ce <__udivmoddi4+0x286>
   845f8:	ebb8 0a02 	subs.w	sl, r8, r2
   845fc:	eb69 0e03 	sbc.w	lr, r9, r3
   84600:	3801      	subs	r0, #1
   84602:	e7e4      	b.n	845ce <__udivmoddi4+0x286>
   84604:	4670      	mov	r0, lr
   84606:	e7d7      	b.n	845b8 <__udivmoddi4+0x270>
   84608:	4618      	mov	r0, r3
   8460a:	e78f      	b.n	8452c <__udivmoddi4+0x1e4>
   8460c:	4681      	mov	r9, r0
   8460e:	e7bd      	b.n	8458c <__udivmoddi4+0x244>
   84610:	4611      	mov	r1, r2
   84612:	e776      	b.n	84502 <__udivmoddi4+0x1ba>
   84614:	3802      	subs	r0, #2
   84616:	443c      	add	r4, r7
   84618:	e744      	b.n	844a4 <__udivmoddi4+0x15c>
   8461a:	4608      	mov	r0, r1
   8461c:	e706      	b.n	8442c <__udivmoddi4+0xe4>
   8461e:	3a02      	subs	r2, #2
   84620:	443e      	add	r6, r7
   84622:	e72b      	b.n	8447c <__udivmoddi4+0x134>

00084624 <__aeabi_idiv0>:
   84624:	4770      	bx	lr
   84626:	bf00      	nop
   84628:	00000001 	.word	0x00000001
   8462c:	00000002 	.word	0x00000002
   84630:	00000004 	.word	0x00000004
   84634:	00000008 	.word	0x00000008
   84638:	00000010 	.word	0x00000010
   8463c:	00000020 	.word	0x00000020
   84640:	00000040 	.word	0x00000040
   84644:	00000080 	.word	0x00000080
   84648:	00000100 	.word	0x00000100
   8464c:	00000200 	.word	0x00000200
   84650:	00000400 	.word	0x00000400
   84654:	736e6f43 	.word	0x736e6f43
   84658:	20656c6f 	.word	0x20656c6f
   8465c:	64616572 	.word	0x64616572
   84660:	00000a79 	.word	0x00000a79
   84664:	3d3d3d3d 	.word	0x3d3d3d3d
   84668:	3d3d3d3d 	.word	0x3d3d3d3d
   8466c:	3d3d3d3d 	.word	0x3d3d3d3d
   84670:	00000a3d 	.word	0x00000a3d
   84674:	736a6568 	.word	0x736a6568
   84678:	00006e61 	.word	0x00006e61
   8467c:	0000000a 	.word	0x0000000a

00084680 <_global_impure_ptr>:
   84680:	20070148 33323130 37363534 62613938     H.. 0123456789ab
   84690:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
   846a0:	76757473 7a797877 00000000 33323130     stuvwxyz....0123
   846b0:	37363534 42413938 46454443 00000000     456789ABCDEF....
   846c0:	33323130 37363534 62613938 66656463     0123456789abcdef
   846d0:	00000000 6c756e28 0000296c              ....(null)..

000846dc <blanks.7217>:
   846dc:	20202020 20202020 20202020 20202020                     

000846ec <zeroes.7218>:
   846ec:	30303030 30303030 30303030 30303030     0000000000000000
   846fc:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0008470c <_ctype_>:
   8470c:	20202000 20202020 28282020 20282828     .         ((((( 
   8471c:	20202020 20202020 20202020 20202020                     
   8472c:	10108820 10101010 10101010 10101010      ...............
   8473c:	04040410 04040404 10040404 10101010     ................
   8474c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8475c:	01010101 01010101 01010101 10101010     ................
   8476c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8477c:	02020202 02020202 02020202 10101010     ................
   8478c:	00000020 00000000 00000000 00000000      ...............
	...

00084810 <_init>:
   84810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84812:	bf00      	nop
   84814:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84816:	bc08      	pop	{r3}
   84818:	469e      	mov	lr, r3
   8481a:	4770      	bx	lr

0008481c <__init_array_start>:
   8481c:	000829fd 	.word	0x000829fd

00084820 <__frame_dummy_init_array_entry>:
   84820:	00080119                                ....

00084824 <_fini>:
   84824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84826:	bf00      	nop
   84828:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8482a:	bc08      	pop	{r3}
   8482c:	469e      	mov	lr, r3
   8482e:	4770      	bx	lr

00084830 <__fini_array_start>:
   84830:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
	...

2007000c <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4a14      	ldr	r2, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b13      	ldr	r3, [r2, #48]	; 0x30
20070048:	f023 0303 	bic.w	r3, r3, #3
2007004c:	f043 0301 	orr.w	r3, r3, #1
20070050:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070054:	f013 0f08 	tst.w	r3, #8
20070058:	d0fb      	beq.n	20070052 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005a:	4a12      	ldr	r2, [pc, #72]	; (200700a4 <SystemInit+0x98>)
2007005c:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
2007005e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070060:	461a      	mov	r2, r3
20070062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070064:	f013 0f02 	tst.w	r3, #2
20070068:	d0fb      	beq.n	20070062 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006a:	2211      	movs	r2, #17
2007006c:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
2007006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070070:	461a      	mov	r2, r3
20070072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070074:	f013 0f08 	tst.w	r3, #8
20070078:	d0fb      	beq.n	20070072 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007a:	2212      	movs	r2, #18
2007007c:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	461a      	mov	r2, r3
20070082:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070084:	f013 0f08 	tst.w	r3, #8
20070088:	d0fb      	beq.n	20070082 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008a:	4a07      	ldr	r2, [pc, #28]	; (200700a8 <SystemInit+0x9c>)
2007008c:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
2007008e:	601a      	str	r2, [r3, #0]
20070090:	4770      	bx	lr
20070092:	bf00      	nop
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070140 	.word	0x20070140

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d915      	bls.n	200700e2 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b6:	4b1b      	ldr	r3, [pc, #108]	; (20070124 <system_init_flash+0x74>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d919      	bls.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700bc:	4b1a      	ldr	r3, [pc, #104]	; (20070128 <system_init_flash+0x78>)
200700be:	4298      	cmp	r0, r3
200700c0:	d91e      	bls.n	20070100 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700c2:	4b1a      	ldr	r3, [pc, #104]	; (2007012c <system_init_flash+0x7c>)
200700c4:	4298      	cmp	r0, r3
200700c6:	d923      	bls.n	20070110 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700c8:	4b19      	ldr	r3, [pc, #100]	; (20070130 <system_init_flash+0x80>)
200700ca:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700cc:	bf94      	ite	ls
200700ce:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700d2:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700d6:	4a17      	ldr	r2, [pc, #92]	; (20070134 <system_init_flash+0x84>)
200700d8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700da:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700de:	6013      	str	r3, [r2, #0]
200700e0:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e2:	2300      	movs	r3, #0
200700e4:	4a13      	ldr	r2, [pc, #76]	; (20070134 <system_init_flash+0x84>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f0:	f44f 7380 	mov.w	r3, #256	; 0x100
200700f4:	4a0f      	ldr	r2, [pc, #60]	; (20070134 <system_init_flash+0x84>)
200700f6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700fc:	6013      	str	r3, [r2, #0]
200700fe:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070100:	f44f 7300 	mov.w	r3, #512	; 0x200
20070104:	4a0b      	ldr	r2, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070106:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070108:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007010c:	6013      	str	r3, [r2, #0]
2007010e:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070110:	f44f 7340 	mov.w	r3, #768	; 0x300
20070114:	4a07      	ldr	r2, [pc, #28]	; (20070134 <system_init_flash+0x84>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	02faf07f 	.word	0x02faf07f
20070128:	03d08fff 	.word	0x03d08fff
2007012c:	04c4b3ff 	.word	0x04c4b3ff
20070130:	055d4a7f 	.word	0x055d4a7f
20070134:	400e0a00 	.word	0x400e0a00

20070138 <xNextTaskUnblockTime>:
20070138:	ffffffff                                ....

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900                                ..=.

20070144 <_impure_ptr>:
20070144:	20070148                                H.. 

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <__atexit_recursive_mutex>:
20070570:	20070d4c                                L.. 

20070574 <__global_locale>:
20070574:	00000043 00000000 00000000 00000000     C...............
	...
20070594:	00000043 00000000 00000000 00000000     C...............
	...
200705b4:	00000043 00000000 00000000 00000000     C...............
	...
200705d4:	00000043 00000000 00000000 00000000     C...............
	...
200705f4:	00000043 00000000 00000000 00000000     C...............
	...
20070614:	00000043 00000000 00000000 00000000     C...............
	...
20070634:	00000043 00000000 00000000 00000000     C...............
	...
20070654:	00084085 000839d1 00000000 0008470c     .@...9.......G..
20070664:	00084708 000846bc 000846bc 000846bc     .G...F...F...F..
20070674:	000846bc 000846bc 000846bc 000846bc     .F...F...F...F..
20070684:	000846bc 000846bc ffffffff ffffffff     .F...F..........
20070694:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706bc:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706e0 <__malloc_av_>:
	...
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 
20070ad8:	20070ad0 20070ad0 20070ad8 20070ad8     ... ... ... ... 

20070ae8 <__malloc_sbrk_base>:
20070ae8:	ffffffff                                ....

20070aec <__malloc_trim_threshold>:
20070aec:	00020000                                ....
