{
    "args": [
        "-o",
        "dsi_tx_display",
        "--base_path",
        "/tmp/tmp5tk9ww_w/ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "mipi",
            "name": "efx_dsi_tx",
            "version": "2.0"
        }
    ],
    "conf": {
        "tLPX_NS": "60",
        "tINIT_NS": "100000",
        "NUM_DATA_LANE": "4",
        "HS_BYTECLK_MHZ": "125",
        "CLOCK_FREQ_MHZ": "100",
        "DPHY_CLOCK_MODE": "0",
        "PIXEL_FIFO_DEPTH": "2048",
        "tLP_EXIT_NS": "100",
        "tCLK_ZERO_NS": "280",
        "tCLK_TRAIL_NS": "100",
        "tCLK_PRE_NS": "10",
        "tCLK_POST_NS": "100",
        "tCLK_PREPARE_NS": "50",
        "tWAKEUP_NS": "1000",
        "tHS_ZERO_NS": "200",
        "tHS_TRAIL_NS": "65",
        "tHS_EXIT_NS": "120",
        "Pack_48": "1",
        "Pack_64": "0",
        "tHS_PREPARE_NS": "50",
        "BTA_TIMEOUT_NS": "100000",
        "tD_TERM_EN_NS": "35",
        "tHS_PREPARE_ZERO_NS": "145",
        "ENABLE_V_LPM_BTA": "0",
        "PACKET_SEQUENCES": "1",
        "HS_CMD_WDATAFIFO_DEPTH": "512",
        "LP_CMD_WDATAFIFO_DEPTH": "512",
        "LP_CMD_RDATAFIFO_DEPTH": "2048",
        "MAX_HRES": "1080",
        "ENABLE_BIDIR": "1",
        "ENABLE_EOTP": "0"
    },
    "output": {
        "external_source": [
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/dsi_tx_display_tmpl.vhd",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/dsi_tx_display_tmpl.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/dsi_tx_display.sv",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/dsi_tx_display_define.vh"
        ],
        "external_testbench_modelsim": [
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/modelsim/dsi_tx_display.sv"
        ],
        "external_testbench": [
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/data_pack.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/data_unpack.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/dual_clock_fifo.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/fifo.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/i2c_phy.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/led_blink.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/memory.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/panel_config.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/pattern_gen.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/piv2_config.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/shift_reg.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/simple_dual_port_ram.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/true_dual_port_ram.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/vga_buffer.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/vga_gen.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/dsi_hs_cmd_tb.mem",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/dsi_tb.mem",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/TI60F225_MIPI_dsi_tb.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/modelsim.do",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/dsi_tx_display.sv",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/dsi_tx_display_define.vh"
        ],
        "external_example": [
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/data_pack.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/data_unpack.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/dual_clock_fifo.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/fifo.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/i2c_phy.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/led_blink.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/memory.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/panel_config.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/pattern_gen.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/piv2_config.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/shift_reg.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/simple_dual_port_ram.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/TI60F225_MIPI_dsi.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/true_dual_port_ram.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/vga_buffer.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/vga_gen.v",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/TI60F225_MIPI_dsi.peri.xml",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/dsi_tx_init.mem",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/TI60F225_MIPI_dsi.xml",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/TI60F225_MIPI_dsi.pt.sdc",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/dsi_tx_display.sv",
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Ti60F225_devkit/dsi_tx_display_define.vh"
        ],
        "external_testbench_ncsim": [
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/ncsim/dsi_tx_display.sv"
        ],
        "external_testbench_synopsys": [
            "/tmp/tmp5tk9ww_w/ip/dsi_tx_display/Testbench/synopsys/dsi_tx_display.sv"
        ]
    },
    "sw_version": "2022.1.226",
    "generated_date": "2022-10-26T06:42:57.290485"
}
