Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jan 21 15:14:52 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-331459149.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.167        0.000                      0                21622        0.016        0.000                      0                21622       -0.822       -7.222                      21                  7815  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                             {0.000 0.673}        1.347           742.391         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            1.241        0.000                      0                  381        0.101        0.000                      0                  381        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.586        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -3.840                      12                    12  
hdmi_in0_pix_clk                                      0.219        0.000                      0                 2662        0.016        0.000                      0                 2662        2.117        0.000                       0                  1084  
hdmi_out0_pix5x_clk                                                                                                                                                                              -0.320       -2.560                       8                     8  
hdmi_out0_pix_clk                                     0.672        0.000                      0                 1484        0.073        0.000                      0                 1484        2.117        0.000                       0                   857  
pix1p25x_clk                                          0.991        0.000                      0                  685        0.122        0.000                      0                  685        2.193        0.000                       0                   368  
sys_clk                                               0.167        0.000                      0                16169        0.028        0.000                      0                16169        2.500        0.000                       0                  5118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.807     6.522    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.456     6.978 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.168    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y170       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692     8.169    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.352     8.522    
                         clock uncertainty           -0.053     8.469    
    SLICE_X163Y170       FDPE (Setup_fdpe_C_D)       -0.047     8.422    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.808     6.523    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.419     6.942 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.843    videosoc_reset_counter[1]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.299     8.142 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.521    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.353    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X163Y169       FDSE (Setup_fdse_C_CE)      -0.205    11.265    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.808     6.523    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.419     6.942 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.843    videosoc_reset_counter[1]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.299     8.142 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.521    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.353    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X163Y169       FDSE (Setup_fdse_C_CE)      -0.205    11.265    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.808     6.523    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.419     6.942 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.843    videosoc_reset_counter[1]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.299     8.142 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.521    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.353    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X163Y169       FDSE (Setup_fdse_C_CE)      -0.205    11.265    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.808     6.523    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.419     6.942 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.843    videosoc_reset_counter[1]
    SLICE_X163Y169       LUT4 (Prop_lut4_I0_O)        0.299     8.142 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.521    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.353    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X163Y169       FDSE (Setup_fdse_C_CE)      -0.205    11.265    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.718ns (34.765%)  route 1.347ns (65.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.807     6.522    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.419     6.941 r  FDPE_3/Q
                         net (fo=5, routed)           0.949     7.890    clk200_rst
    SLICE_X163Y169       LUT6 (Prop_lut6_I5_O)        0.299     8.189 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.587    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y169       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X162Y169       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.329    11.499    
                         clock uncertainty           -0.053    11.446    
    SLICE_X162Y169       FDRE (Setup_fdre_C_D)       -0.031    11.415    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.808     6.523    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.419     6.942 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.828    videosoc_reset_counter[1]
    SLICE_X163Y169       LUT2 (Prop_lut2_I1_O)        0.327     8.155 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.155    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.353    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X163Y169       FDSE (Setup_fdse_C_D)        0.075    11.545    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.807     6.522    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.419     6.941 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.434    clk200_rst
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.499    
                         clock uncertainty           -0.053    11.446    
    SLICE_X163Y169       FDSE (Setup_fdse_C_S)       -0.604    10.842    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.807     6.522    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.419     6.941 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.434    clk200_rst
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.499    
                         clock uncertainty           -0.053    11.446    
    SLICE_X163Y169       FDSE (Setup_fdse_C_S)       -0.604    10.842    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.807     6.522    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.419     6.941 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.434    clk200_rst
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.692    11.169    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.499    
                         clock uncertainty           -0.053    11.446    
    SLICE_X163Y169       FDSE (Setup_fdse_C_S)       -0.604    10.842    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  3.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.637     1.942    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.141     2.083 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.139    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y170       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.907     2.496    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.554     1.942    
    SLICE_X163Y170       FDPE (Hold_fdpe_C_D)         0.075     2.017    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.263    videosoc_reset_counter[0]
    SLICE_X163Y169       LUT2 (Prop_lut2_I0_O)        0.042     2.305 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.305    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y169       FDSE (Hold_fdse_C_D)         0.107     2.050    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.265    videosoc_reset_counter[0]
    SLICE_X163Y169       LUT4 (Prop_lut4_I1_O)        0.043     2.308 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.308    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y169       FDSE (Hold_fdse_C_D)         0.107     2.050    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.141     2.084 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.263    videosoc_reset_counter[0]
    SLICE_X163Y169       LUT1 (Prop_lut1_I0_O)        0.045     2.308 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.308    videosoc_reset_counter0[0]
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y169       FDSE (Hold_fdse_C_D)         0.091     2.034    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.265    videosoc_reset_counter[0]
    SLICE_X163Y169       LUT3 (Prop_lut3_I1_O)        0.045     2.310 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.310    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y169       FDSE (Hold_fdse_C_D)         0.092     2.035    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.637     1.942    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.128     2.070 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.257    clk200_rst
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y169       FDSE (Hold_fdse_C_S)        -0.072     1.885    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.637     1.942    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.128     2.070 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.257    clk200_rst
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y169       FDSE (Hold_fdse_C_S)        -0.072     1.885    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.637     1.942    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.128     2.070 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.257    clk200_rst
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y169       FDSE (Hold_fdse_C_S)        -0.072     1.885    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.637     1.942    clk200_clk
    SLICE_X163Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDPE (Prop_fdpe_C_Q)         0.128     2.070 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.257    clk200_rst
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y169       FDSE (Hold_fdse_C_S)        -0.072     1.885    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.641%)  route 0.295ns (61.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y169       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.251    videosoc_reset_counter[0]
    SLICE_X163Y169       LUT6 (Prop_lut6_I1_O)        0.045     2.296 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.424    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y169       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.908     2.497    clk200_clk
    SLICE_X162Y169       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.541     1.956    
    SLICE_X162Y169       FDRE (Hold_fdre_C_D)         0.059     2.015    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y170   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y170   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y169   videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y169   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y169   videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y169   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y169   videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y170   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y169   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y169   videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y169   videosoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.644     1.644    eth_rx_clk
    SLICE_X80Y106        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDPE (Prop_fdpe_C_Q)         0.518     2.162 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.352    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X80Y106        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         1.524     3.524    eth_rx_clk
    SLICE_X80Y106        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.120     3.644    
                         clock uncertainty           -0.035     3.609    
    SLICE_X80Y106        FDPE (Setup_fdpe_C_D)       -0.016     3.593    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.593    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.815ns (14.144%)  route 4.947ns (85.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.058     6.592    ethphy_rx_ctl
    SLICE_X77Y106        LUT6 (Prop_lut6_I2_O)        0.180     6.772 r  liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.507     7.280    liteethmacpreamblechecker_next_state
    SLICE_X78Y106        LUT5 (Prop_lut5_I4_O)        0.118     7.398 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.382     7.780    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X78Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.524     9.524    eth_rx_clk
    SLICE_X78Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X78Y106        FDRE (Setup_fdre_C_D)       -0.264     9.233    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.821ns (13.808%)  route 5.125ns (86.192%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.229     6.764    ethphy_rx_ctl
    SLICE_X78Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.944 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.896     7.840    ethmac_preamble_checker_source_last
    SLICE_X78Y111        LUT5 (Prop_lut5_I0_O)        0.124     7.964 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.964    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X78Y111        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.521     9.521    eth_rx_clk
    SLICE_X78Y111        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X78Y111        FDRE (Setup_fdre_C_D)        0.031     9.525    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.821ns (13.997%)  route 5.044ns (86.003%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.229     6.764    ethphy_rx_ctl
    SLICE_X78Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.944 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.815     7.759    ethmac_preamble_checker_source_last
    SLICE_X79Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.883 r  ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.883    ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X79Y110        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.522     9.522    eth_rx_clk
    SLICE_X79Y110        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X79Y110        FDRE (Setup_fdre_C_D)        0.031     9.526    ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.697ns (12.222%)  route 5.006ns (87.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.229     6.764    ethphy_rx_ctl
    SLICE_X78Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.944 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.776     7.721    ethmac_preamble_checker_source_last
    SLICE_X78Y110        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.522     9.522    eth_rx_clk
    SLICE_X78Y110        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X78Y110        FDRE (Setup_fdre_C_D)       -0.062     9.433    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.821ns (14.194%)  route 4.963ns (85.806%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.229     6.764    ethphy_rx_ctl
    SLICE_X78Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.944 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.734     7.678    ethmac_preamble_checker_source_last
    SLICE_X78Y111        LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     7.802    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X78Y111        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.521     9.521    eth_rx_clk
    SLICE_X78Y111        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X78Y111        FDRE (Setup_fdre_C_D)        0.029     9.523    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.490ns (24.598%)  route 4.567ns (75.402%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.519 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y106        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106        FDSE (Prop_fdse_C_Q)         0.518     2.173 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=6, routed)           1.130     3.303    p_8_in204_in
    SLICE_X73Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.453 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.696     4.150    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I0_O)        0.326     4.476 f  ethmac_crc32_checker_crc_reg[18]_i_1/O
                         net (fo=2, routed)           0.667     5.143    ethmac_crc32_checker_crc_next_reg[18]
    SLICE_X74Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.267 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.732    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     5.856 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.403     6.259    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X75Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.383 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.403     6.786    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X75Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.910 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.802     7.713    ethmac_crc32_checker_source_source_payload_error
    SLICE_X79Y113        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.519     9.519    eth_rx_clk
    SLICE_X79Y113        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.599    
                         clock uncertainty           -0.035     9.564    
    SLICE_X79Y113        FDRE (Setup_fdre_C_D)       -0.081     9.483    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.815ns (14.105%)  route 4.963ns (85.895%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.229     6.764    ethphy_rx_ctl
    SLICE_X78Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.944 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.734     7.678    ethmac_preamble_checker_source_last
    SLICE_X78Y111        LUT5 (Prop_lut5_I1_O)        0.118     7.796 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     7.796    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X78Y111        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.521     9.521    eth_rx_clk
    SLICE_X78Y111        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X78Y111        FDRE (Setup_fdre_C_D)        0.075     9.569    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.614ns (26.262%)  route 4.532ns (73.738%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y106        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106        FDSE (Prop_fdse_C_Q)         0.518     2.173 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=6, routed)           1.130     3.303    p_8_in204_in
    SLICE_X73Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.453 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.696     4.150    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I0_O)        0.326     4.476 f  ethmac_crc32_checker_crc_reg[18]_i_1/O
                         net (fo=2, routed)           0.667     5.143    ethmac_crc32_checker_crc_next_reg[18]
    SLICE_X74Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.267 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.732    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     5.856 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.403     6.259    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X75Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.383 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.403     6.786    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X75Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.910 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.767     7.677    ethmac_crc32_checker_source_source_payload_error
    SLICE_X79Y111        LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     7.801    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X79Y111        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.521     9.521    eth_rx_clk
    SLICE_X79Y111        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.080     9.601    
                         clock uncertainty           -0.035     9.566    
    SLICE_X79Y111        FDRE (Setup_fdre_C_D)        0.029     9.595    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.490ns (24.526%)  route 4.585ns (75.474%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 9.520 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y106        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106        FDSE (Prop_fdse_C_Q)         0.518     2.173 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=6, routed)           1.130     3.303    p_8_in204_in
    SLICE_X73Y107        LUT2 (Prop_lut2_I1_O)        0.150     3.453 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.696     4.150    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X74Y105        LUT6 (Prop_lut6_I0_O)        0.326     4.476 f  ethmac_crc32_checker_crc_reg[18]_i_1/O
                         net (fo=2, routed)           0.667     5.143    ethmac_crc32_checker_crc_next_reg[18]
    SLICE_X74Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.267 f  ethmac_rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.466     5.732    ethmac_rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X74Y106        LUT6 (Prop_lut6_I3_O)        0.124     5.856 f  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           0.403     6.259    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X75Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.383 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.403     6.786    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X75Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.910 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.820     7.730    ethmac_crc32_checker_source_source_payload_error
    SLICE_X78Y112        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.520     9.520    eth_rx_clk
    SLICE_X78Y112        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.600    
                         clock uncertainty           -0.035     9.565    
    SLICE_X78Y112        FDRE (Setup_fdre_C_D)       -0.040     9.525    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  1.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.571     0.571    eth_rx_clk
    SLICE_X77Y110        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.995    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y110        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.842     0.842    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y110        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.584    
    SLICE_X76Y110        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.894    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X83Y110        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[2]
    SLICE_X83Y110        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.833     0.833    eth_rx_clk
    SLICE_X83Y110        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X83Y110        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[6]
    SLICE_X83Y110        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.833     0.833    eth_rx_clk
    SLICE_X83Y110        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.071     0.634    xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y22    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X80Y106   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X80Y106   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X82Y110   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y109   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y110   storage_10_reg_0_7_6_7/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.033ns (29.963%)  route 4.752ns (70.037%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.478     2.411 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.254    xilinxmultiregimpl4_regs1[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.295     3.549 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.551     4.100    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.224 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.385    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.509 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.577     5.086    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.210 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.451     5.660    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.116     5.776 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.098    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.328     6.426 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.604     7.030    ethmac_tx_converter_converter_mux0
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.118     7.148 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.504     7.652    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y80         LUT5 (Prop_lut5_I2_O)        0.326     7.978 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.740     8.718    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 3.029ns (47.038%)  route 3.410ns (52.962%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.432 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.029     5.461    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X22Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.585 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.972     6.557    ODDR_2_i_8_n_0
    SLICE_X11Y81         LUT4 (Prop_lut4_I3_O)        0.119     6.676 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.608     7.284    ODDR_2_i_4_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.332     7.616 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.802     8.417    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.033ns (30.392%)  route 4.656ns (69.608%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.478     2.411 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.254    xilinxmultiregimpl4_regs1[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.295     3.549 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.551     4.100    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.224 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.385    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.509 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.577     5.086    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.210 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.451     5.660    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.116     5.776 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.098    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.328     6.426 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.604     7.030    ethmac_tx_converter_converter_mux0
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.118     7.148 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.554     7.702    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y80         LUT4 (Prop_lut4_I0_O)        0.326     8.028 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.595     8.623    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 2.033ns (30.585%)  route 4.614ns (69.415%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.478     2.411 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.254    xilinxmultiregimpl4_regs1[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.295     3.549 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.551     4.100    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.224 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.385    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.509 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.577     5.086    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.210 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.451     5.660    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.116     5.776 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.098    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.328     6.426 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.604     7.030    ethmac_tx_converter_converter_mux0
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.118     7.148 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.497     7.645    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.971 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.609     8.580    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 2.033ns (30.598%)  route 4.611ns (69.402%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.478     2.411 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.254    xilinxmultiregimpl4_regs1[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.295     3.549 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.551     4.100    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.224 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.385    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.509 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.577     5.086    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.210 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.451     5.660    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.116     5.776 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.098    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.328     6.426 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.604     7.030    ethmac_tx_converter_converter_mux0
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.118     7.148 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.365     7.513    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y80         LUT2 (Prop_lut2_I1_O)        0.326     7.839 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.738     8.578    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.033ns (30.602%)  route 4.610ns (69.398%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.478     2.411 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.254    xilinxmultiregimpl4_regs1[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.295     3.549 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.551     4.100    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.224 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.385    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.509 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.577     5.086    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.210 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.451     5.660    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.116     5.776 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.098    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.328     6.426 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.604     7.030    ethmac_tx_converter_converter_mux0
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.118     7.148 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.496     7.644    ethmac_tx_converter_converter_mux__0
    SLICE_X21Y80         LUT6 (Prop_lut6_I1_O)        0.326     7.970 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.607     8.577    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 3.022ns (48.382%)  route 3.224ns (51.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.432 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.010     5.442    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X23Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.566 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.951     6.517    ODDR_2_i_9_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.116     6.633 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.313     6.946    ODDR_2_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.328     7.274 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.950     8.224    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 3.025ns (48.788%)  route 3.175ns (51.212%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.432 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.026     5.458    ethmac_tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.582 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.921     6.504    ODDR_4_i_7_n_0
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.120     6.624 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.527     7.151    ODDR_4_i_4_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I3_O)        0.327     7.478 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.700     8.178    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 1.837ns (28.318%)  route 4.650ns (71.682%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.478     2.411 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.843     3.254    xilinxmultiregimpl4_regs1[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.295     3.549 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.551     4.100    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.224 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.161     4.385    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.509 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.577     5.086    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.210 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.451     5.660    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.116     5.776 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.098    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.328     6.426 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.693     7.119    ethmac_tx_converter_converter_mux0
    SLICE_X20Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.243 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.445     7.688    storage_11_reg_i_46_n_0
    SLICE_X20Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.812 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.608     8.421    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 3.029ns (49.283%)  route 3.117ns (50.717%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     4.432 r  storage_11_reg/DOADO[30]
                         net (fo=1, routed)           0.987     5.419    ethmac_tx_converter_converter_sink_payload_data_reg[36]
    SLICE_X23Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.543 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.804     6.347    ODDR_4_i_8_n_0
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.119     6.466 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.515     6.982    ODDR_4_i_6_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.314 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.810     8.124    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X19Y80         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.882    xilinxmultiregimpl4_regs0[4]
    SLICE_X19Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X19Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.685    
    SLICE_X19Y80         FDRE (Hold_fdre_C_D)         0.076     0.761    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.577     0.577    eth_tx_clk
    SLICE_X71Y106        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDPE (Prop_fdpe_C_Q)         0.141     0.718 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.773    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X71Y106        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.848     0.848    eth_tx_clk
    SLICE_X71Y106        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.271     0.577    
    SLICE_X71Y106        FDPE (Hold_fdpe_C_D)         0.075     0.652    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X19Y80         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.882    xilinxmultiregimpl4_regs0[1]
    SLICE_X19Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X19Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.685    
    SLICE_X19Y80         FDRE (Hold_fdre_C_D)         0.075     0.760    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.905    xilinxmultiregimpl4_regs0[0]
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X18Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.273     0.685    
    SLICE_X18Y80         FDRE (Hold_fdre_C_D)         0.060     0.745    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y79         FDRE (Prop_fdre_C_Q)         0.164     0.848 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.904    xilinxmultiregimpl4_regs0[5]
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X18Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.273     0.684    
    SLICE_X18Y79         FDRE (Hold_fdre_C_D)         0.060     0.744    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.049%)  route 0.146ns (43.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.682     0.682    eth_tx_clk
    SLICE_X23Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y80         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=6, routed)           0.146     0.969    ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X20Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.014 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.014    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X20Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X20Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.237     0.719    
    SLICE_X20Y79         FDRE (Hold_fdre_C_D)         0.121     0.840    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 liteethmaccrc32inserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X11Y81         FDRE                                         r  liteethmaccrc32inserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  liteethmaccrc32inserter_state_reg[0]/Q
                         net (fo=30, routed)          0.156     0.983    liteethmaccrc32inserter_state[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I4_O)        0.045     1.028 r  ethmac_crc32_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.028    ethmac_crc32_inserter_cnt[1]_i_1_n_0
    SLICE_X10Y81         FDRE                                         r  ethmac_crc32_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X10Y81         FDRE                                         r  ethmac_crc32_inserter_cnt_reg[1]/C
                         clock pessimism             -0.261     0.699    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.120     0.819    ethmac_crc32_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 liteethmaccrc32inserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X11Y81         FDRE                                         r  liteethmaccrc32inserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  liteethmaccrc32inserter_state_reg[0]/Q
                         net (fo=30, routed)          0.160     0.987    liteethmaccrc32inserter_state[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I4_O)        0.045     1.032 r  ethmac_crc32_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.032    ethmac_crc32_inserter_cnt[0]_i_1_n_0
    SLICE_X10Y81         FDRE                                         r  ethmac_crc32_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X10Y81         FDRE                                         r  ethmac_crc32_inserter_cnt_reg[0]/C
                         clock pessimism             -0.261     0.699    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.121     0.820    ethmac_crc32_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.712     0.712    eth_tx_clk
    SLICE_X4Y80          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     0.853 r  ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.130     0.983    ethmac_preamble_inserter_cnt[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.028 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.028    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.988     0.988    eth_tx_clk
    SLICE_X5Y80          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.262     0.725    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.091     0.816    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.712     0.712    eth_tx_clk
    SLICE_X5Y80          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.853 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.143     0.997    ethmac_preamble_inserter_cnt[1]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.042 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.042    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.988     0.988    eth_tx_clk
    SLICE_X4Y80          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.262     0.725    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.092     0.817    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y16   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X71Y106  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X71Y106  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y80   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y80   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X71Y106  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X71Y106  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y80   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y80   xilinxmultiregimpl4_regs1_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79    ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79    ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y79    ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y79    ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79    ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79    ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y80    ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y81    ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y80    ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80    ethmac_crc32_inserter_reg_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80    ethmac_crc32_inserter_reg_reg[21]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y80    ethmac_crc32_inserter_reg_reg[25]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80    ethmac_crc32_inserter_reg_reg[28]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y81    ethmac_crc32_inserter_reg_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y81    ethmac_crc32_inserter_reg_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80    ethmac_crc32_inserter_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.840ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_cr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.478ns (8.689%)  route 5.023ns (91.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.023     7.321    hdmi_in0_pix_rst
    SLICE_X124Y156       FDRE                                         r  frame_rgb2ycbcr_cr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.559     8.293    hdmi_in0_pix_clk
    SLICE_X124Y156       FDRE                                         r  frame_rgb2ycbcr_cr_reg[3]/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.057     8.236    
    SLICE_X124Y156       FDRE (Setup_fdre_C_R)       -0.695     7.541    frame_rgb2ycbcr_cr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            syncpol_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.478ns (8.570%)  route 5.100ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.100     7.398    hdmi_in0_pix_rst
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.572     8.306    hdmi_in0_pix_clk
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[0]/C
                         clock pessimism              0.080     8.386    
                         clock uncertainty           -0.057     8.330    
    SLICE_X136Y148       FDRE (Setup_fdre_C_R)       -0.695     7.635    syncpol_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            syncpol_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.478ns (8.570%)  route 5.100ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.100     7.398    hdmi_in0_pix_rst
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.572     8.306    hdmi_in0_pix_clk
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[1]/C
                         clock pessimism              0.080     8.386    
                         clock uncertainty           -0.057     8.330    
    SLICE_X136Y148       FDRE (Setup_fdre_C_R)       -0.695     7.635    syncpol_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            syncpol_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.478ns (8.570%)  route 5.100ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.100     7.398    hdmi_in0_pix_rst
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.572     8.306    hdmi_in0_pix_clk
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[2]/C
                         clock pessimism              0.080     8.386    
                         clock uncertainty           -0.057     8.330    
    SLICE_X136Y148       FDRE (Setup_fdre_C_R)       -0.695     7.635    syncpol_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            syncpol_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.478ns (8.570%)  route 5.100ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.100     7.398    hdmi_in0_pix_rst
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.572     8.306    hdmi_in0_pix_clk
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[3]/C
                         clock pessimism              0.080     8.386    
                         clock uncertainty           -0.057     8.330    
    SLICE_X136Y148       FDRE (Setup_fdre_C_R)       -0.695     7.635    syncpol_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            syncpol_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.478ns (8.570%)  route 5.100ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.100     7.398    hdmi_in0_pix_rst
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.572     8.306    hdmi_in0_pix_clk
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[4]/C
                         clock pessimism              0.080     8.386    
                         clock uncertainty           -0.057     8.330    
    SLICE_X136Y148       FDRE (Setup_fdre_C_R)       -0.695     7.635    syncpol_r_reg[4]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            syncpol_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.478ns (8.570%)  route 5.100ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.100     7.398    hdmi_in0_pix_rst
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.572     8.306    hdmi_in0_pix_clk
    SLICE_X136Y148       FDRE                                         r  syncpol_r_reg[5]/C
                         clock pessimism              0.080     8.386    
                         clock uncertainty           -0.057     8.330    
    SLICE_X136Y148       FDRE (Setup_fdre_C_R)       -0.695     7.635    syncpol_r_reg[5]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_vcounter_st_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 0.478ns (8.573%)  route 5.098ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 8.294 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.098     7.396    hdmi_in0_pix_rst
    SLICE_X125Y150       FDRE                                         r  resdetection_vcounter_st_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.560     8.294    hdmi_in0_pix_clk
    SLICE_X125Y150       FDRE                                         r  resdetection_vcounter_st_reg[1]/C
                         clock pessimism              0.000     8.294    
                         clock uncertainty           -0.057     8.237    
    SLICE_X125Y150       FDRE (Setup_fdre_C_R)       -0.600     7.637    resdetection_vcounter_st_reg[1]
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_vcounter_st_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 0.478ns (8.573%)  route 5.098ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 8.294 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.098     7.396    hdmi_in0_pix_rst
    SLICE_X125Y150       FDRE                                         r  resdetection_vcounter_st_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.560     8.294    hdmi_in0_pix_clk
    SLICE_X125Y150       FDRE                                         r  resdetection_vcounter_st_reg[6]/C
                         clock pessimism              0.000     8.294    
                         clock uncertainty           -0.057     8.237    
    SLICE_X125Y150       FDRE (Setup_fdre_C_R)       -0.600     7.637    resdetection_vcounter_st_reg[6]
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_vcounter_st_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 0.478ns (8.573%)  route 5.098ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 8.294 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y130       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=840, routed)         5.098     7.396    hdmi_in0_pix_rst
    SLICE_X125Y150       FDRE                                         r  resdetection_vcounter_st_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.560     8.294    hdmi_in0_pix_clk
    SLICE_X125Y150       FDRE                                         r  resdetection_vcounter_st_reg[9]/C
                         clock pessimism              0.000     8.294    
                         clock uncertainty           -0.057     8.237    
    SLICE_X125Y150       FDRE (Setup_fdre_C_R)       -0.600     7.637    resdetection_vcounter_st_reg[9]
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  0.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X154Y152       FDRE                                         r  frame_cur_word_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y152       FDRE (Prop_fdre_C_Q)         0.148     0.768 r  frame_cur_word_reg[78]/Q
                         net (fo=1, routed)           0.170     0.938    frame_cur_word[78]
    RAMB36_X8Y30         RAMB36E1                                     r  storage_18_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.934     0.934    hdmi_in0_pix_clk
    RAMB36_X8Y30         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.678    
    RAMB36_X8Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     0.921    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 C[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_carg_plus_cbbg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.348ns (78.226%)  route 0.097ns (21.774%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.596     0.596    hdmi_in0_pix_clk
    SLICE_X135Y149       FDRE                                         r  C[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y149       FDRE (Prop_fdre_C_Q)         0.141     0.737 r  C[8]/Q
                         net (fo=1, routed)           0.096     0.833    C__0[8]
    SLICE_X132Y149       LUT2 (Prop_lut2_I1_O)        0.045     0.878 r  frame_rgb2ycbcr_carg_plus_cbbg[8]_i_3/O
                         net (fo=1, routed)           0.000     0.878    frame_rgb2ycbcr_carg_plus_cbbg[8]_i_3_n_0
    SLICE_X132Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.987 r  frame_rgb2ycbcr_carg_plus_cbbg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.987    frame_rgb2ycbcr_carg_plus_cbbg_reg[8]_i_1_n_0
    SLICE_X132Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.040 r  frame_rgb2ycbcr_carg_plus_cbbg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.040    frame_rgb2ycbcr_carg_plus_cbbg0[9]
    SLICE_X132Y150       FDRE                                         r  frame_rgb2ycbcr_carg_plus_cbbg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.864     0.864    hdmi_in0_pix_clk
    SLICE_X132Y150       FDRE                                         r  frame_rgb2ycbcr_carg_plus_cbbg_reg[9]/C
                         clock pessimism              0.000     0.864    
    SLICE_X132Y150       FDRE (Hold_fdre_C_D)         0.134     0.998    frame_rgb2ycbcr_carg_plus_cbbg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.077%)  route 0.217ns (62.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.615     0.615    hdmi_in0_pix_clk
    SLICE_X141Y157       FDRE                                         r  frame_cur_word_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y157       FDRE (Prop_fdre_C_Q)         0.128     0.743 r  frame_cur_word_reg[46]/Q
                         net (fo=1, routed)           0.217     0.960    frame_cur_word[46]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.930     0.930    hdmi_in0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.243     0.917    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_10/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X137Y144       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.141     0.736 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.964    storage_15_reg_0_7_6_10/ADDRD0
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.866     0.866    storage_15_reg_0_7_6_10/WCLK
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMA/CLK
                         clock pessimism             -0.258     0.608    
    SLICE_X136Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_15_reg_0_7_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_10/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X137Y144       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.141     0.736 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.964    storage_15_reg_0_7_6_10/ADDRD0
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.866     0.866    storage_15_reg_0_7_6_10/WCLK
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMA_D1/CLK
                         clock pessimism             -0.258     0.608    
    SLICE_X136Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_15_reg_0_7_6_10/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_10/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X137Y144       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.141     0.736 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.964    storage_15_reg_0_7_6_10/ADDRD0
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.866     0.866    storage_15_reg_0_7_6_10/WCLK
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMB/CLK
                         clock pessimism             -0.258     0.608    
    SLICE_X136Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_15_reg_0_7_6_10/RAMB
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_10/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X137Y144       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.141     0.736 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.964    storage_15_reg_0_7_6_10/ADDRD0
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.866     0.866    storage_15_reg_0_7_6_10/WCLK
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMB_D1/CLK
                         clock pessimism             -0.258     0.608    
    SLICE_X136Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_15_reg_0_7_6_10/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_10/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X137Y144       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.141     0.736 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.964    storage_15_reg_0_7_6_10/ADDRD0
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.866     0.866    storage_15_reg_0_7_6_10/WCLK
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMC/CLK
                         clock pessimism             -0.258     0.608    
    SLICE_X136Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_15_reg_0_7_6_10/RAMC
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_10/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X137Y144       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.141     0.736 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.964    storage_15_reg_0_7_6_10/ADDRD0
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.866     0.866    storage_15_reg_0_7_6_10/WCLK
    SLICE_X136Y144       RAMD32                                       r  storage_15_reg_0_7_6_10/RAMC_D1/CLK
                         clock pessimism             -0.258     0.608    
    SLICE_X136Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    storage_15_reg_0_7_6_10/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_10/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.595     0.595    hdmi_in0_pix_clk
    SLICE_X137Y144       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.141     0.736 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.964    storage_15_reg_0_7_6_10/ADDRD0
    SLICE_X136Y144       RAMS32                                       r  storage_15_reg_0_7_6_10/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.866     0.866    storage_15_reg_0_7_6_10/WCLK
    SLICE_X136Y144       RAMS32                                       r  storage_15_reg_0_7_6_10/RAMD/CLK
                         clock pessimism             -0.258     0.608    
    SLICE_X136Y144       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.918    storage_15_reg_0_7_6_10/RAMD
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y61     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y60     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y31    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y30    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X135Y150  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X135Y150  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X135Y150  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X119Y156  frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y154  frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y154  frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y145  storage_15_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.560ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFG_11/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.587ns (28.951%)  route 3.895ns (71.049%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.170     5.065    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y159       LUT5 (Prop_lut5_I2_O)        0.124     5.189 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.211     5.400    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X138Y159       LUT6 (Prop_lut6_I3_O)        0.124     5.524 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.606     6.130    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X139Y161       LUT3 (Prop_lut3_I1_O)        0.124     6.254 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.906     7.161    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.587ns (28.999%)  route 3.886ns (71.001%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.170     5.065    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y159       LUT5 (Prop_lut5_I2_O)        0.124     5.189 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.211     5.400    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X138Y159       LUT6 (Prop_lut6_I3_O)        0.124     5.524 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.468     5.992    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X138Y160       LUT2 (Prop_lut2_I0_O)        0.124     6.116 r  storage_21_reg_0_i_5/O
                         net (fo=3, routed)           1.035     7.152    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[0]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 2.618ns (43.698%)  route 3.373ns (56.302%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.314     5.208    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y157       LUT6 (Prop_lut6_I5_O)        0.124     5.332 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.360     5.692    storage_24_reg_0_i_16_n_0
    SLICE_X138Y156       LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.369     6.185    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X137Y156       LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.330     6.639    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y157       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.219 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.447    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X137Y160       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.670 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.670    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X137Y160       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.559     8.293    hdmi_out0_pix_clk
    SLICE_X137Y160       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.094     8.387    
                         clock uncertainty           -0.062     8.325    
    SLICE_X137Y160       FDRE (Setup_fdre_C_D)        0.062     8.387    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 2.615ns (43.670%)  route 3.373ns (56.330%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.314     5.208    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y157       LUT6 (Prop_lut6_I5_O)        0.124     5.332 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.360     5.692    storage_24_reg_0_i_16_n_0
    SLICE_X138Y156       LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.369     6.185    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X137Y156       LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.330     6.639    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y157       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.219 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y159       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.667 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.667    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X137Y159       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.559     8.293    hdmi_out0_pix_clk
    SLICE_X137Y159       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.094     8.387    
                         clock uncertainty           -0.062     8.325    
    SLICE_X137Y159       FDRE (Setup_fdre_C_D)        0.062     8.387    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 2.594ns (43.472%)  route 3.373ns (56.528%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.314     5.208    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y157       LUT6 (Prop_lut6_I5_O)        0.124     5.332 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.360     5.692    storage_24_reg_0_i_16_n_0
    SLICE_X138Y156       LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.369     6.185    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X137Y156       LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.330     6.639    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y157       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.219 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y159       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.646 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.646    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X137Y159       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.559     8.293    hdmi_out0_pix_clk
    SLICE_X137Y159       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.094     8.387    
                         clock uncertainty           -0.062     8.325    
    SLICE_X137Y159       FDRE (Setup_fdre_C_D)        0.062     8.387    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.587ns (29.465%)  route 3.799ns (70.535%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.170     5.065    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y159       LUT5 (Prop_lut5_I2_O)        0.124     5.189 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.211     5.400    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X138Y159       LUT6 (Prop_lut6_I3_O)        0.124     5.524 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.514     6.038    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X138Y159       LUT4 (Prop_lut4_I2_O)        0.124     6.162 r  storage_21_reg_0_i_3/O
                         net (fo=3, routed)           0.903     7.065    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.463ns (25.885%)  route 4.189ns (74.115%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 8.411 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 r  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 r  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.314     5.208    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y157       LUT6 (Prop_lut6_I5_O)        0.124     5.332 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.850     6.183    storage_24_reg_0_i_16_n_0
    SLICE_X140Y156       LUT4 (Prop_lut4_I0_O)        0.124     6.307 r  storage_24_reg_0_i_9/O
                         net (fo=1, routed)           1.024     7.331    hdmi_out0_dram_port_litedramport1_rdata_payload_data[1]
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.677     8.411    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.411    
                         clock uncertainty           -0.062     8.349    
    RAMB36_X7Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     8.108    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.587ns (29.688%)  route 3.759ns (70.312%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.170     5.065    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y159       LUT5 (Prop_lut5_I2_O)        0.124     5.189 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.211     5.400    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X138Y159       LUT6 (Prop_lut6_I3_O)        0.124     5.524 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.473     5.997    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X138Y160       LUT5 (Prop_lut5_I3_O)        0.124     6.121 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.903     7.025    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 hdmi_out0_core_initiator_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            memdat_10_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 0.916ns (16.471%)  route 4.645ns (83.529%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X140Y132       FDRE                                         r  hdmi_out0_core_initiator_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y132       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  hdmi_out0_core_initiator_cdc_graycounter1_q_reg[1]/Q
                         net (fo=5, routed)           1.044     3.307    hdmi_out0_core_initiator_cdc_graycounter1_q[1]
    SLICE_X137Y135       LUT4 (Prop_lut4_I0_O)        0.124     3.431 r  storage_23_reg_0_1_0_5_i_3/O
                         net (fo=16, routed)          0.779     4.210    hdmi_out0_core_timinggenerator_source_valid
    SLICE_X140Y129       LUT6 (Prop_lut6_I0_O)        0.124     4.334 r  storage_23_reg_0_1_0_5_i_2/O
                         net (fo=163, routed)         2.184     6.518    storage_23_reg_0_1_6_11/ADDRA0
    SLICE_X146Y108       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.668 r  storage_23_reg_0_1_6_11/RAMA/O
                         net (fo=1, routed)           0.639     7.307    memdat_100[6]
    SLICE_X149Y108       FDRE                                         r  memdat_10_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.635     8.369    hdmi_out0_pix_clk
    SLICE_X149Y108       FDRE                                         r  memdat_10_reg[6]/C
                         clock pessimism              0.080     8.449    
                         clock uncertainty           -0.062     8.388    
    SLICE_X149Y108       FDRE (Setup_fdre_C_D)       -0.266     8.122    memdat_10_reg[6]
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 2.520ns (42.762%)  route 3.373ns (57.238%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.679     1.679    hdmi_out0_pix_clk
    SLICE_X138Y158       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y158       FDRE (Prop_fdre_C_Q)         0.419     2.098 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.993     3.091    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X136Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.415 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.594     4.009    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X136Y159       LUT4 (Prop_lut4_I0_O)        0.348     4.357 f  storage_21_reg_0_i_84/O
                         net (fo=1, routed)           0.414     4.771    storage_21_reg_0_i_84_n_0
    SLICE_X138Y159       LUT6 (Prop_lut6_I0_O)        0.124     4.895 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.314     5.208    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X138Y157       LUT6 (Prop_lut6_I5_O)        0.124     5.332 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.360     5.692    storage_24_reg_0_i_16_n_0
    SLICE_X138Y156       LUT3 (Prop_lut3_I0_O)        0.124     5.816 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.369     6.185    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X137Y156       LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.330     6.639    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y157       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.219 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y159       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.572 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.572    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X137Y159       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.559     8.293    hdmi_out0_pix_clk
    SLICE_X137Y159       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.094     8.387    
                         clock uncertainty           -0.062     8.325    
    SLICE_X137Y159       FDRE (Setup_fdre_C_D)        0.062     8.387    hdmi_out0_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_consume_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.683%)  route 0.454ns (76.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.593     0.593    hdmi_out0_pix_clk
    SLICE_X137Y154       FDRE                                         r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[8]/Q
                         net (fo=2, routed)           0.454     1.188    hdmi_out0_core_dmareader_fifo_consume[8]
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.932     0.932    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.932    
    RAMB36_X7Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.115    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_consume_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.576%)  route 0.457ns (76.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.593     0.593    hdmi_out0_pix_clk
    SLICE_X137Y153       FDRE                                         r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y153       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[2]/Q
                         net (fo=2, routed)           0.457     1.191    hdmi_out0_core_dmareader_fifo_consume[2]
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.932     0.932    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.932    
    RAMB36_X7Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.115    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_consume_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.377%)  route 0.462ns (76.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.593     0.593    hdmi_out0_pix_clk
    SLICE_X137Y155       FDRE                                         r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y155       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[11]/Q
                         net (fo=2, routed)           0.462     1.196    hdmi_out0_core_dmareader_fifo_consume[11]
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.932     0.932    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.932    
    RAMB36_X7Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.115    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_consume_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.356%)  route 0.463ns (76.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.593     0.593    hdmi_out0_pix_clk
    SLICE_X137Y154       FDRE                                         r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y154       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[5]/Q
                         net (fo=2, routed)           0.463     1.196    hdmi_out0_core_dmareader_fifo_consume[5]
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.932     0.932    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.932    
    RAMB36_X7Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.115    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X143Y132       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y132       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.272     1.026    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_0_5/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X143Y132       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y132       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.272     1.026    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_0_5/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X143Y132       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y132       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.272     1.026    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_0_5/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X143Y132       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y132       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.272     1.026    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_0_5/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X143Y132       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y132       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.272     1.026    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_0_5/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X143Y132       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y132       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.272     1.026    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_0_5/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y29    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y30    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y33    storage_21_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y32    storage_21_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y29    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y30    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y142  storage_20_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y142  storage_20_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y141  storage_20_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y140  storage_20_reg_0_3_24_25/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X124Y140  storage_20_reg_0_3_24_25/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.861ns (41.504%)  route 2.623ns (58.496%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 6.208 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.544     2.984    p_9_in[1]
    SLICE_X154Y136       LUT6 (Prop_lut6_I3_O)        0.124     3.108 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.407     3.515    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X155Y137       LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.672     4.311    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X154Y137       LUT3 (Prop_lut3_I2_O)        0.124     4.435 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.435    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X154Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.948 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X154Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.271 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.271    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X154Y138       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.821     6.208    pix1p25x_clk
    SLICE_X154Y138       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.208    
                         clock uncertainty           -0.055     6.153    
    SLICE_X154Y138       FDRE (Setup_fdre_C_D)        0.109     6.262    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.891ns (43.899%)  route 2.417ns (56.101%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.157     2.606    s7datacapture2_serdes_m_q[1]
    SLICE_X162Y146       LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.452     3.182    s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y146       LUT6 (Prop_lut6_I0_O)        0.124     3.306 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.808     4.114    s7datacapture2_lateness[7]_i_4_n_0
    SLICE_X160Y143       LUT4 (Prop_lut4_I3_O)        0.124     4.238 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.238    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.770 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.770    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y144       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.104 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.104    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X160Y144       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y144       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)        0.062     6.156    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.891ns (43.909%)  route 2.416ns (56.091%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 6.148 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.448 r  ISERDESE2_18/Q3
                         net (fo=13, routed)          1.412     2.860    s7datacapture1_serdes_m_q[5]
    SLICE_X161Y141       LUT6 (Prop_lut6_I2_O)        0.124     2.984 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.407     3.391    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I1_O)        0.124     3.515 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.597     4.112    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.124     4.236 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.236    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y140       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.768 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.768    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.102 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.102    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X160Y141       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.761     6.148    pix1p25x_clk
    SLICE_X160Y141       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.148    
                         clock uncertainty           -0.055     6.093    
    SLICE_X160Y141       FDRE (Setup_fdre_C_D)        0.062     6.155    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.777ns (40.388%)  route 2.623ns (59.612%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 6.208 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.544     2.984    p_9_in[1]
    SLICE_X154Y136       LUT6 (Prop_lut6_I3_O)        0.124     3.108 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.407     3.515    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X155Y137       LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.672     4.311    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X154Y137       LUT3 (Prop_lut3_I2_O)        0.124     4.435 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.435    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X154Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.948 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X154Y138       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.187 r  s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.187    s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X154Y138       FDSE                                         r  s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.821     6.208    pix1p25x_clk
    SLICE_X154Y138       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.208    
                         clock uncertainty           -0.055     6.153    
    SLICE_X154Y138       FDSE (Setup_fdse_C_D)        0.109     6.262    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.757ns (40.115%)  route 2.623ns (59.885%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 6.208 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.544     2.984    p_9_in[1]
    SLICE_X154Y136       LUT6 (Prop_lut6_I3_O)        0.124     3.108 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.407     3.515    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X155Y137       LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.672     4.311    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X154Y137       LUT3 (Prop_lut3_I2_O)        0.124     4.435 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.435    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X154Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.948 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.948    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X154Y138       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.167 r  s7datacapture0_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.167    s7datacapture0_lateness_reg[7]_i_3_n_7
    SLICE_X154Y138       FDRE                                         r  s7datacapture0_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.821     6.208    pix1p25x_clk
    SLICE_X154Y138       FDRE                                         r  s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.000     6.208    
                         clock uncertainty           -0.055     6.153    
    SLICE_X154Y138       FDRE (Setup_fdre_C_D)        0.109     6.262    s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.796ns (42.634%)  route 2.417ns (57.366%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.157     2.606    s7datacapture2_serdes_m_q[1]
    SLICE_X162Y146       LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.452     3.182    s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y146       LUT6 (Prop_lut6_I0_O)        0.124     3.306 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.808     4.114    s7datacapture2_lateness[7]_i_4_n_0
    SLICE_X160Y143       LUT4 (Prop_lut4_I3_O)        0.124     4.238 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.238    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.770 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.770    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y144       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.009 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.009    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X160Y144       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y144       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X160Y144       FDSE (Setup_fdse_C_D)        0.062     6.156    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.796ns (42.644%)  route 2.416ns (57.356%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 6.148 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.448 r  ISERDESE2_18/Q3
                         net (fo=13, routed)          1.412     2.860    s7datacapture1_serdes_m_q[5]
    SLICE_X161Y141       LUT6 (Prop_lut6_I2_O)        0.124     2.984 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.407     3.391    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I1_O)        0.124     3.515 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.597     4.112    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.124     4.236 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.236    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y140       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.768 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.768    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y141       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.007 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.007    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X160Y141       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.761     6.148    pix1p25x_clk
    SLICE_X160Y141       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.148    
                         clock uncertainty           -0.055     6.093    
    SLICE_X160Y141       FDSE (Setup_fdse_C_D)        0.062     6.155    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.780ns (42.416%)  route 2.417ns (57.585%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.157     2.606    s7datacapture2_serdes_m_q[1]
    SLICE_X162Y146       LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.452     3.182    s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y146       LUT6 (Prop_lut6_I0_O)        0.124     3.306 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.808     4.114    s7datacapture2_lateness[7]_i_4_n_0
    SLICE_X160Y143       LUT4 (Prop_lut4_I3_O)        0.124     4.238 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.238    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.770 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.770    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.993 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.993    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X160Y144       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y144       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)        0.062     6.156    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.780ns (42.425%)  route 2.416ns (57.575%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 6.148 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.448 r  ISERDESE2_18/Q3
                         net (fo=13, routed)          1.412     2.860    s7datacapture1_serdes_m_q[5]
    SLICE_X161Y141       LUT6 (Prop_lut6_I2_O)        0.124     2.984 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.407     3.391    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I1_O)        0.124     3.515 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.597     4.112    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.124     4.236 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.236    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y140       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.768 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.768    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.991 r  s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.991    s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X160Y141       FDRE                                         r  s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.761     6.148    pix1p25x_clk
    SLICE_X160Y141       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.148    
                         clock uncertainty           -0.055     6.093    
    SLICE_X160Y141       FDRE (Setup_fdre_C_D)        0.062     6.155    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.633ns (38.371%)  route 2.623ns (61.629%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 6.207 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.544     2.984    p_9_in[1]
    SLICE_X154Y136       LUT6 (Prop_lut6_I3_O)        0.124     3.108 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.407     3.515    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X155Y137       LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.672     4.311    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X154Y137       LUT3 (Prop_lut3_I2_O)        0.124     4.435 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.435    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X154Y137       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.043 r  s7datacapture0_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.043    s7datacapture0_lateness_reg[4]_i_1_n_4
    SLICE_X154Y137       FDRE                                         r  s7datacapture0_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.820     6.207    pix1p25x_clk
    SLICE_X154Y137       FDRE                                         r  s7datacapture0_lateness_reg[4]/C
                         clock pessimism              0.000     6.207    
                         clock uncertainty           -0.055     6.152    
    SLICE_X154Y137       FDRE (Setup_fdre_C_D)        0.109     6.261    s7datacapture0_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.261    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl17_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl17_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.283     0.283    pix1p25x_clk
    SLICE_X155Y135       FDRE                                         r  xilinxmultiregimpl17_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y135       FDRE (Prop_fdre_C_Q)         0.141     0.424 r  xilinxmultiregimpl17_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.480    xilinxmultiregimpl17_regs0
    SLICE_X155Y135       FDRE                                         r  xilinxmultiregimpl17_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.320     0.320    pix1p25x_clk
    SLICE_X155Y135       FDRE                                         r  xilinxmultiregimpl17_regs1_reg/C
                         clock pessimism             -0.037     0.283    
    SLICE_X155Y135       FDRE (Hold_fdre_C_D)         0.075     0.358    xilinxmultiregimpl17_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl11_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl11_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.288ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.254     0.254    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl11_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141     0.395 r  xilinxmultiregimpl11_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.451    xilinxmultiregimpl11_regs0
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.288     0.288    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/C
                         clock pessimism             -0.034     0.254    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.075     0.329    xilinxmultiregimpl11_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl31_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl31_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X159Y143       FDRE                                         r  xilinxmultiregimpl31_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl31_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl31_regs0
    SLICE_X159Y143       FDRE                                         r  xilinxmultiregimpl31_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X159Y143       FDRE                                         r  xilinxmultiregimpl31_regs1_reg/C
                         clock pessimism             -0.037     0.263    
    SLICE_X159Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl31_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl32_regs0
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl34_regs0
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl21_regs0
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl22_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl25_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl25_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y141       FDRE                                         r  xilinxmultiregimpl25_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl25_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl25_regs0
    SLICE_X163Y141       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y141       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl25_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl27_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl27_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  xilinxmultiregimpl27_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl27_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl27_regs0
    SLICE_X161Y140       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y140       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl27_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.288ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.254     0.254    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141     0.395 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.451    xilinxmultiregimpl12_regs0
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.288     0.288    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.034     0.254    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.071     0.325    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X162Y131  FDPE_12/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X162Y131  FDPE_13/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y129  s7datacapture0_do_delay_rst_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y136  s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y140  s7datacapture0_gearbox_storage_reg[32]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y140  s7datacapture0_gearbox_storage_reg[33]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y140  s7datacapture0_gearbox_storage_reg[34]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y140  s7datacapture0_gearbox_storage_reg[35]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X154Y147  s7datacapture2_gearbox_storage_reg[16]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X154Y147  s7datacapture2_gearbox_storage_reg[17]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X154Y147  s7datacapture2_gearbox_storage_reg[18]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X154Y147  s7datacapture2_gearbox_storage_reg[19]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y147  s7datacapture2_gearbox_storage_reg[20]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y147  s7datacapture2_gearbox_storage_reg[21]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y147  s7datacapture2_gearbox_storage_reg[22]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X155Y147  s7datacapture2_gearbox_storage_reg[23]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.694       2.193      SLICE_X162Y131  FDPE_12/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         2.694       2.193      SLICE_X162Y131  FDPE_12/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_bankmachine5_produce_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 0.478ns (5.352%)  route 8.453ns (94.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.453    10.738    sys_rst
    SLICE_X109Y138       FDRE                                         r  videosoc_sdram_bankmachine5_produce_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.561    11.561    sys_clk
    SLICE_X109Y138       FDRE                                         r  videosoc_sdram_bankmachine5_produce_reg[1]/C
                         clock pessimism              0.000    11.561    
                         clock uncertainty           -0.057    11.505    
    SLICE_X109Y138       FDRE (Setup_fdre_C_R)       -0.600    10.905    videosoc_sdram_bankmachine5_produce_reg[1]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_bankmachine5_produce_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 0.478ns (5.352%)  route 8.453ns (94.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.453    10.738    sys_rst
    SLICE_X109Y138       FDRE                                         r  videosoc_sdram_bankmachine5_produce_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.561    11.561    sys_clk
    SLICE_X109Y138       FDRE                                         r  videosoc_sdram_bankmachine5_produce_reg[2]/C
                         clock pessimism              0.000    11.561    
                         clock uncertainty           -0.057    11.505    
    SLICE_X109Y138       FDRE (Setup_fdre_C_R)       -0.600    10.905    videosoc_sdram_bankmachine5_produce_reg[2]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.478ns (5.174%)  route 8.761ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 11.871 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.761    11.046    sys_rst
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.871    11.871    sys_clk
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]/C
                         clock pessimism              0.000    11.871    
                         clock uncertainty           -0.057    11.814    
    SLICE_X160Y83        FDRE (Setup_fdre_C_R)       -0.600    11.214    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.478ns (5.174%)  route 8.761ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 11.871 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.761    11.046    sys_rst
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.871    11.871    sys_clk
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/C
                         clock pessimism              0.000    11.871    
                         clock uncertainty           -0.057    11.814    
    SLICE_X160Y83        FDRE (Setup_fdre_C_R)       -0.600    11.214    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.478ns (5.174%)  route 8.761ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 11.871 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.761    11.046    sys_rst
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.871    11.871    sys_clk
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[2]/C
                         clock pessimism              0.000    11.871    
                         clock uncertainty           -0.057    11.814    
    SLICE_X160Y83        FDRE (Setup_fdre_C_R)       -0.600    11.214    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[2]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.478ns (5.174%)  route 8.761ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 11.871 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.761    11.046    sys_rst
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.871    11.871    sys_clk
    SLICE_X160Y83        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[3]/C
                         clock pessimism              0.000    11.871    
                         clock uncertainty           -0.057    11.814    
    SLICE_X160Y83        FDRE (Setup_fdre_C_R)       -0.600    11.214    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[3]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_uart_phy_storage_full_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.478ns (5.419%)  route 8.342ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.342    10.627    sys_rst
    SLICE_X120Y125       FDSE                                         r  videosoc_uart_phy_storage_full_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.551    11.551    sys_clk
    SLICE_X120Y125       FDSE                                         r  videosoc_uart_phy_storage_full_reg[16]/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.057    11.495    
    SLICE_X120Y125       FDSE (Setup_fdse_C_S)       -0.695    10.800    videosoc_uart_phy_storage_full_reg[16]
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_uart_phy_storage_full_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.478ns (5.419%)  route 8.342ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.342    10.627    sys_rst
    SLICE_X120Y125       FDRE                                         r  videosoc_uart_phy_storage_full_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.551    11.551    sys_clk
    SLICE_X120Y125       FDRE                                         r  videosoc_uart_phy_storage_full_reg[18]/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.057    11.495    
    SLICE_X120Y125       FDRE (Setup_fdre_C_R)       -0.695    10.800    videosoc_uart_phy_storage_full_reg[18]
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_uart_phy_storage_full_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.478ns (5.419%)  route 8.342ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.342    10.627    sys_rst
    SLICE_X120Y125       FDRE                                         r  videosoc_uart_phy_storage_full_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.551    11.551    sys_clk
    SLICE_X120Y125       FDRE                                         r  videosoc_uart_phy_storage_full_reg[20]/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.057    11.495    
    SLICE_X120Y125       FDRE (Setup_fdre_C_R)       -0.695    10.800    videosoc_uart_phy_storage_full_reg[20]
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_uart_phy_storage_full_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.478ns (5.419%)  route 8.342ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        1.807     1.807    sys_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     2.285 r  FDPE_1/Q
                         net (fo=3225, routed)        8.342    10.627    sys_rst
    SLICE_X120Y125       FDRE                                         r  videosoc_uart_phy_storage_full_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5119, routed)        1.551    11.551    sys_clk
    SLICE_X120Y125       FDRE                                         r  videosoc_uart_phy_storage_full_reg[21]/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.057    11.495    
    SLICE_X120Y125       FDRE (Setup_fdre_C_R)       -0.695    10.800    videosoc_uart_phy_storage_full_reg[21]
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  0.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.598%)  route 0.244ns (63.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.576     0.576    lm32_cpu/instruction_unit/out
    SLICE_X103Y128       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y128       FDRE (Prop_fdre_C_Q)         0.141     0.717 r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/Q
                         net (fo=1, routed)           0.244     0.961    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][11]
    RAMB36_X6Y26         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.891     0.891    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X6Y26         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.637    
    RAMB36_X6Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.933    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.493%)  route 0.293ns (67.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.573     0.573    lm32_cpu/instruction_unit/out
    SLICE_X101Y128       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y128       FDRE (Prop_fdre_C_Q)         0.141     0.714 r  lm32_cpu/instruction_unit/icache_refill_data_reg[14]/Q
                         net (fo=1, routed)           0.293     1.007    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][14]
    RAMB36_X6Y26         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.891     0.891    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X6Y26         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.657    
    RAMB36_X6Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     0.953    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.583     0.583    sys_clk
    SLICE_X119Y127       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y127       FDRE (Prop_fdre_C_Q)         0.141     0.724 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.263     0.987    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y128       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5119, routed)        0.852     0.852    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y128       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.618    
    SLICE_X120Y128       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.928    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y54      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y55      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25     memdat_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y136   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y136   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y136   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y136   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y136   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y136   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y140   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y140   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y140   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y140   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y140   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y140   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.598 (r) | FAST    |     3.848 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     1.578 (r) | SLOW    |    -0.021 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     5.547 (r) | SLOW    |    -2.220 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.406 (r) | SLOW    |     0.055 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     2.138 (r) | SLOW    |    -0.400 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     5.567 (r) | SLOW    |    -2.150 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.868 (r) | SLOW    |    -2.057 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    10.711 (r) | SLOW    |    -2.842 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                        |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      7.530 (r) | SLOW    |      1.957 (r) | FAST    |                        |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.614 (r) | SLOW    |      1.544 (r) | FAST    |                        |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.917 (r) | SLOW    |      1.673 (r) | FAST    |                        |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      7.531 (r) | SLOW    |      1.982 (r) | FAST    |                        |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.691 (r) | SLOW    |      2.059 (r) | FAST    |                        |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.767 (r) | SLOW    |      1.615 (r) | FAST    |                        |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      7.381 (r) | SLOW    |      1.902 (r) | FAST    |                        |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      7.067 (r) | SLOW    |      1.736 (r) | FAST    |                        |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.831 (r) | SLOW    |      2.101 (r) | FAST    |                        |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.461 (r) | SLOW    |      2.412 (r) | FAST    |                        |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.843 (r) | SLOW    |      2.104 (r) | FAST    |                        |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      8.137 (r) | SLOW    |      2.249 (r) | FAST    |                        |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.611 (r) | SLOW    |      2.469 (r) | FAST    |                        |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.603 (r) | SLOW    |      2.479 (r) | FAST    |                        |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      8.149 (r) | SLOW    |      2.256 (r) | FAST    |                        |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.753 (r) | SLOW    |      2.534 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      7.218 (r) | SLOW    |      1.801 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      8.300 (r) | SLOW    |      2.301 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      7.219 (r) | SLOW    |      1.803 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      8.301 (r) | SLOW    |      2.298 (r) | FAST    |                        |
sys_clk             | eth_mdc          | FDRE           | -     |     12.837 (r) | SLOW    |      4.975 (r) | FAST    |                        |
sys_clk             | eth_mdio         | FDRE           | -     |     12.160 (r) | SLOW    |      4.347 (r) | FAST    |                        |
sys_clk             | eth_rst_n        | FDRE           | -     |     11.551 (r) | SLOW    |      3.369 (r) | FAST    |                        |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     12.355 (r) | SLOW    |      4.797 (r) | FAST    |                        |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.278 (r) | SLOW    |      2.396 (r) | FAST    |                        |
sys_clk             | oled_dc          | FDRE           | -     |     12.353 (r) | SLOW    |      4.649 (r) | FAST    |                        |
sys_clk             | oled_res         | FDRE           | -     |     10.203 (r) | SLOW    |      3.466 (r) | FAST    |                        |
sys_clk             | oled_sclk        | FDRE           | -     |     10.050 (r) | SLOW    |      3.386 (r) | FAST    |                        |
sys_clk             | oled_sdin        | FDRE           | -     |     10.064 (r) | SLOW    |      3.383 (r) | FAST    |                        |
sys_clk             | oled_vbat        | FDRE           | -     |     12.464 (r) | SLOW    |      4.698 (r) | FAST    |                        |
sys_clk             | oled_vdd         | FDRE           | -     |     10.212 (r) | SLOW    |      3.471 (r) | FAST    |                        |
sys_clk             | serial_tx        | FDSE           | -     |     10.019 (r) | SLOW    |      3.401 (r) | FAST    |                        |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     12.802 (r) | SLOW    |      4.303 (r) | FAST    |                        |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.019 (r) | SLOW    |      4.350 (r) | FAST    |                        |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.547 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.221 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.414 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         4.845 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.515 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         2.774 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         2.184 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.781 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.062 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         3.823 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         4.688 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.396 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.688 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.763 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.687 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.233 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         4.320 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         2.546 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.833 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.139 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.530 (r) | SLOW    |   1.957 (r) | FAST    |    0.916 |
ddram_dq[1]        |   6.614 (r) | SLOW    |   1.544 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.917 (r) | SLOW    |   1.673 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.531 (r) | SLOW    |   1.982 (r) | FAST    |    0.917 |
ddram_dq[4]        |   7.691 (r) | SLOW    |   2.059 (r) | FAST    |    1.077 |
ddram_dq[5]        |   6.767 (r) | SLOW    |   1.615 (r) | FAST    |    0.152 |
ddram_dq[6]        |   7.381 (r) | SLOW    |   1.902 (r) | FAST    |    0.767 |
ddram_dq[7]        |   7.067 (r) | SLOW    |   1.736 (r) | FAST    |    0.452 |
ddram_dq[8]        |   7.831 (r) | SLOW    |   2.101 (r) | FAST    |    1.217 |
ddram_dq[9]        |   8.461 (r) | SLOW    |   2.412 (r) | FAST    |    1.847 |
ddram_dq[10]       |   7.843 (r) | SLOW    |   2.104 (r) | FAST    |    1.229 |
ddram_dq[11]       |   8.137 (r) | SLOW    |   2.249 (r) | FAST    |    1.522 |
ddram_dq[12]       |   8.611 (r) | SLOW    |   2.469 (r) | FAST    |    1.997 |
ddram_dq[13]       |   8.603 (r) | SLOW    |   2.479 (r) | FAST    |    1.989 |
ddram_dq[14]       |   8.149 (r) | SLOW    |   2.256 (r) | FAST    |    1.534 |
ddram_dq[15]       |   8.753 (r) | SLOW    |   2.534 (r) | FAST    |    2.139 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.753 (r) | SLOW    |   1.544 (r) | FAST    |    2.139 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.083 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.218 (r) | SLOW    |   1.801 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.300 (r) | SLOW    |   2.301 (r) | FAST    |    1.082 |
ddram_dqs_p[0]     |   7.219 (r) | SLOW    |   1.803 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.301 (r) | SLOW    |   2.298 (r) | FAST    |    1.083 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.301 (r) | SLOW    |   1.801 (r) | FAST    |    1.083 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




