{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 10 10:22:40 2018 " "Info: Processing started: Fri Aug 10 10:22:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fr_syn_test -c e1frwrapped --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fr_syn_test -c e1frwrapped --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk19 " "Info: Assuming node \"clk19\" is an undefined clock" {  } { { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk19" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk2 register e1rxfr:e1rxfri\|fflopx:serinrgi\|odat\[5\] register e1rxfr:e1rxfri\|state.00 329.16 MHz 3.038 ns Internal " "Info: Clock \"clk2\" has Internal fmax of 329.16 MHz between source register \"e1rxfr:e1rxfri\|fflopx:serinrgi\|odat\[5\]\" and destination register \"e1rxfr:e1rxfri\|state.00\" (period= 3.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.825 ns + Longest register register " "Info: + Longest register to register delay is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns e1rxfr:e1rxfri\|fflopx:serinrgi\|odat\[5\] 1 REG LCFF_X60_Y31_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y31_N25; Fanout = 3; REG Node = 'e1rxfr:e1rxfri\|fflopx:serinrgi\|odat\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] } "NODE_NAME" } } { "../lib/atvn/lib_v/macro/fflopx.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/lib/atvn/lib_v/macro/fflopx.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.398 ns) 1.144 ns e1rxfr:e1rxfri\|Equal0~1 2 COMB LCCOMB_X62_Y31_N20 2 " "Info: 2: + IC(0.746 ns) + CELL(0.398 ns) = 1.144 ns; Loc. = LCCOMB_X62_Y31_N20; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] e1rxfr:e1rxfri|Equal0~1 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.413 ns) 1.839 ns e1rxfr:e1rxfri\|Equal0~2 3 COMB LCCOMB_X62_Y31_N6 2 " "Info: 3: + IC(0.282 ns) + CELL(0.413 ns) = 1.839 ns; Loc. = LCCOMB_X62_Y31_N6; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { e1rxfr:e1rxfri|Equal0~1 e1rxfr:e1rxfri|Equal0~2 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 2.741 ns e1rxfr:e1rxfri\|state~48 4 COMB LCCOMB_X61_Y31_N0 1 " "Info: 4: + IC(0.464 ns) + CELL(0.438 ns) = 2.741 ns; Loc. = LCCOMB_X61_Y31_N0; Fanout = 1; COMB Node = 'e1rxfr:e1rxfri\|state~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { e1rxfr:e1rxfri|Equal0~2 e1rxfr:e1rxfri|state~48 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.825 ns e1rxfr:e1rxfri\|state.00 5 REG LCFF_X61_Y31_N1 10 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.825 ns; Loc. = LCFF_X61_Y31_N1; Fanout = 10; REG Node = 'e1rxfr:e1rxfri\|state.00'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { e1rxfr:e1rxfri|state~48 e1rxfr:e1rxfri|state.00 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.333 ns ( 47.19 % ) " "Info: Total cell delay = 1.333 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.492 ns ( 52.81 % ) " "Info: Total interconnect delay = 1.492 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] e1rxfr:e1rxfri|Equal0~1 e1rxfr:e1rxfri|Equal0~2 e1rxfr:e1rxfri|state~48 e1rxfr:e1rxfri|state.00 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] {} e1rxfr:e1rxfri|Equal0~1 {} e1rxfr:e1rxfri|Equal0~2 {} e1rxfr:e1rxfri|state~48 {} e1rxfr:e1rxfri|state.00 {} } { 0.000ns 0.746ns 0.282ns 0.464ns 0.000ns } { 0.000ns 0.398ns 0.413ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.679 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns e1rxfr:e1rxfri\|state.00 3 REG LCFF_X61_Y31_N1 10 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X61_Y31_N1; Fanout = 10; REG Node = 'e1rxfr:e1rxfri\|state.00'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk2~clkctrl e1rxfr:e1rxfri|state.00 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|state.00 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|state.00 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.678 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns e1rxfr:e1rxfri\|fflopx:serinrgi\|odat\[5\] 3 REG LCFF_X60_Y31_N25 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X60_Y31_N25; Fanout = 3; REG Node = 'e1rxfr:e1rxfri\|fflopx:serinrgi\|odat\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk2~clkctrl e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] } "NODE_NAME" } } { "../lib/atvn/lib_v/macro/fflopx.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/lib/atvn/lib_v/macro/fflopx.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|state.00 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|state.00 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../lib/atvn/lib_v/macro/fflopx.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/lib/atvn/lib_v/macro/fflopx.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] e1rxfr:e1rxfri|Equal0~1 e1rxfr:e1rxfri|Equal0~2 e1rxfr:e1rxfri|state~48 e1rxfr:e1rxfri|state.00 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] {} e1rxfr:e1rxfri|Equal0~1 {} e1rxfr:e1rxfri|Equal0~2 {} e1rxfr:e1rxfri|state~48 {} e1rxfr:e1rxfri|state.00 {} } { 0.000ns 0.746ns 0.282ns 0.464ns 0.000ns } { 0.000ns 0.398ns 0.413ns 0.438ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|state.00 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|state.00 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|fflopx:serinrgi|odat[5] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk19 " "Info: No valid register-to-register data paths exist for clock \"clk19\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "e1rxfr:e1rxfri\|nfaserr\[0\] los clk2 5.604 ns register " "Info: tsu for register \"e1rxfr:e1rxfri\|nfaserr\[0\]\" (data pin = \"los\", clock pin = \"clk2\") is 5.604 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.318 ns + Longest pin register " "Info: + Longest pin to register delay is 8.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns los 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'los'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { los } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.139 ns) + CELL(0.371 ns) 6.360 ns e1rxfr:e1rxfri\|nfaserr\[1\]~12 2 COMB LCCOMB_X62_Y31_N4 3 " "Info: 2: + IC(5.139 ns) + CELL(0.371 ns) = 6.360 ns; Loc. = LCCOMB_X62_Y31_N4; Fanout = 3; COMB Node = 'e1rxfr:e1rxfri\|nfaserr\[1\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.510 ns" { los e1rxfr:e1rxfri|nfaserr[1]~12 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.413 ns) 7.235 ns e1rxfr:e1rxfri\|nfaserr\[1\]~15 3 COMB LCCOMB_X61_Y31_N2 2 " "Info: 3: + IC(0.462 ns) + CELL(0.413 ns) = 7.235 ns; Loc. = LCCOMB_X61_Y31_N2; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|nfaserr\[1\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { e1rxfr:e1rxfri|nfaserr[1]~12 e1rxfr:e1rxfri|nfaserr[1]~15 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.660 ns) 8.318 ns e1rxfr:e1rxfri\|nfaserr\[0\] 4 REG LCFF_X60_Y31_N15 4 " "Info: 4: + IC(0.423 ns) + CELL(0.660 ns) = 8.318 ns; Loc. = LCFF_X60_Y31_N15; Fanout = 4; REG Node = 'e1rxfr:e1rxfri\|nfaserr\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { e1rxfr:e1rxfri|nfaserr[1]~15 e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 27.58 % ) " "Info: Total cell delay = 2.294 ns ( 27.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.024 ns ( 72.42 % ) " "Info: Total interconnect delay = 6.024 ns ( 72.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.318 ns" { los e1rxfr:e1rxfri|nfaserr[1]~12 e1rxfr:e1rxfri|nfaserr[1]~15 e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.318 ns" { los {} los~combout {} e1rxfr:e1rxfri|nfaserr[1]~12 {} e1rxfr:e1rxfri|nfaserr[1]~15 {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 5.139ns 0.462ns 0.423ns } { 0.000ns 0.850ns 0.371ns 0.413ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns e1rxfr:e1rxfri\|nfaserr\[0\] 3 REG LCFF_X60_Y31_N15 4 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X60_Y31_N15; Fanout = 4; REG Node = 'e1rxfr:e1rxfri\|nfaserr\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk2~clkctrl e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.318 ns" { los e1rxfr:e1rxfri|nfaserr[1]~12 e1rxfr:e1rxfri|nfaserr[1]~15 e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.318 ns" { los {} los~combout {} e1rxfr:e1rxfri|nfaserr[1]~12 {} e1rxfr:e1rxfri|nfaserr[1]~15 {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 5.139ns 0.462ns 0.423ns } { 0.000ns 0.850ns 0.371ns 0.413ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 dataout\[5\] e1rxfr:e1rxfri\|aisflag 9.785 ns register " "Info: tco from clock \"clk2\" to destination pin \"dataout\[5\]\" through register \"e1rxfr:e1rxfri\|aisflag\" is 9.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.679 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns e1rxfr:e1rxfri\|aisflag 3 REG LCFF_X63_Y31_N9 13 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y31_N9; Fanout = 13; REG Node = 'e1rxfr:e1rxfri\|aisflag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk2~clkctrl e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|aisflag {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.856 ns + Longest register pin " "Info: + Longest register to pin delay is 6.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns e1rxfr:e1rxfri\|aisflag 1 REG LCFF_X63_Y31_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y31_N9; Fanout = 13; REG Node = 'e1rxfr:e1rxfri\|aisflag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.438 ns) 1.268 ns e1rxfr:e1rxfri\|dataout\[5\]~13 2 COMB LCCOMB_X60_Y31_N18 1 " "Info: 2: + IC(0.830 ns) + CELL(0.438 ns) = 1.268 ns; Loc. = LCCOMB_X60_Y31_N18; Fanout = 1; COMB Node = 'e1rxfr:e1rxfri\|dataout\[5\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { e1rxfr:e1rxfri|aisflag e1rxfr:e1rxfri|dataout[5]~13 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.780 ns) + CELL(2.808 ns) 6.856 ns dataout\[5\] 3 PIN PIN_AF22 0 " "Info: 3: + IC(2.780 ns) + CELL(2.808 ns) = 6.856 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'dataout\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { e1rxfr:e1rxfri|dataout[5]~13 dataout[5] } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 47.35 % ) " "Info: Total cell delay = 3.246 ns ( 47.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.610 ns ( 52.65 % ) " "Info: Total interconnect delay = 3.610 ns ( 52.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { e1rxfr:e1rxfri|aisflag e1rxfr:e1rxfri|dataout[5]~13 dataout[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { e1rxfr:e1rxfri|aisflag {} e1rxfr:e1rxfri|dataout[5]~13 {} dataout[5] {} } { 0.000ns 0.830ns 2.780ns } { 0.000ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|aisflag {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { e1rxfr:e1rxfri|aisflag e1rxfr:e1rxfri|dataout[5]~13 dataout[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { e1rxfr:e1rxfri|aisflag {} e1rxfr:e1rxfri|dataout[5]~13 {} dataout[5] {} } { 0.000ns 0.830ns 2.780ns } { 0.000ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "e1txfr:e1txfri\|seroutrg\[7\] datain\[7\] clk2 0.727 ns register " "Info: th for register \"e1txfr:e1txfri\|seroutrg\[7\]\" (data pin = \"datain\[7\]\", clock pin = \"clk2\") is 0.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns e1txfr:e1txfri\|seroutrg\[7\] 3 REG LCFF_X34_Y35_N1 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 1; REG Node = 'e1txfr:e1txfri\|seroutrg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk2~clkctrl e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk2 clk2~clkctrl e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.209 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns datain\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'datain\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.271 ns) 2.125 ns e1txfr:e1txfri\|seroutrg~16 2 COMB LCCOMB_X34_Y35_N0 1 " "Info: 2: + IC(0.875 ns) + CELL(0.271 ns) = 2.125 ns; Loc. = LCCOMB_X34_Y35_N0; Fanout = 1; COMB Node = 'e1txfr:e1txfri\|seroutrg~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { datain[7] e1txfr:e1txfri|seroutrg~16 } "NODE_NAME" } } { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.209 ns e1txfr:e1txfri\|seroutrg\[7\] 3 REG LCFF_X34_Y35_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.209 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 1; REG Node = 'e1txfr:e1txfri\|seroutrg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { e1txfr:e1txfri|seroutrg~16 e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 60.39 % ) " "Info: Total cell delay = 1.334 ns ( 60.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.875 ns ( 39.61 % ) " "Info: Total interconnect delay = 0.875 ns ( 39.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { datain[7] e1txfr:e1txfri|seroutrg~16 e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.209 ns" { datain[7] {} datain[7]~combout {} e1txfr:e1txfri|seroutrg~16 {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 0.875ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk2 clk2~clkctrl e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { datain[7] e1txfr:e1txfri|seroutrg~16 e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.209 ns" { datain[7] {} datain[7]~combout {} e1txfr:e1txfri|seroutrg~16 {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 0.875ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 10 10:22:41 2018 " "Info: Processing ended: Fri Aug 10 10:22:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
