{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 00:45:46 2021 " "Info: Processing started: Mon Jun 28 00:45:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ExampleCollection -c ExampleCollection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ExampleCollection -c ExampleCollection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst17~1 " "Warning: Node \"inst17~1\" is a latch" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 208 440 504 256 "inst17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "inst6 " "Warning: Node \"inst6\"" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { -160 416 480 -112 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { -160 416 480 -112 "inst6" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP_jk " "Info: Assuming node \"CP_jk\" is an undefined clock" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 48 64 232 64 "CP_jk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP_jk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP_t " "Info: Assuming node \"CP_t\" is an undefined clock" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 464 72 240 480 "CP_t" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP_t" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CP_d " "Info: Assuming node \"CP_d\" is a latch enable. Will not compute fmax for this pin." {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 256 64 232 272 "CP_d" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP_jk register register inst8 inst8 500.0 MHz Internal " "Info: Clock \"CP_jk\" Internal fmax is restricted to 500.0 MHz between source register \"inst8\" and destination register \"inst8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LCFF_X34_Y1_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst8~0 2 COMB LCCOMB_X34_Y1_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst8 inst8~0 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst8 3 REG LCFF_X34_Y1_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst8~0 inst8 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_jk destination 2.277 ns + Shortest register " "Info: + Shortest clock path from clock \"CP_jk\" to destination register is 2.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns CP_jk 1 CLK PIN_R9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 1; CLK Node = 'CP_jk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_jk } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 48 64 232 64 "CP_jk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.618 ns) 2.277 ns inst8 2 REG LCFF_X34_Y1_N19 2 " "Info: 2: + IC(0.852 ns) + CELL(0.618 ns) = 2.277 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CP_jk inst8 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 62.58 % ) " "Info: Total cell delay = 1.425 ns ( 62.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.852 ns ( 37.42 % ) " "Info: Total interconnect delay = 0.852 ns ( 37.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CP_jk inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { CP_jk {} CP_jk~combout {} inst8 {} } { 0.000ns 0.000ns 0.852ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_jk source 2.277 ns - Longest register " "Info: - Longest clock path from clock \"CP_jk\" to source register is 2.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns CP_jk 1 CLK PIN_R9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 1; CLK Node = 'CP_jk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_jk } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 48 64 232 64 "CP_jk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.618 ns) 2.277 ns inst8 2 REG LCFF_X34_Y1_N19 2 " "Info: 2: + IC(0.852 ns) + CELL(0.618 ns) = 2.277 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CP_jk inst8 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 62.58 % ) " "Info: Total cell delay = 1.425 ns ( 62.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.852 ns ( 37.42 % ) " "Info: Total interconnect delay = 0.852 ns ( 37.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CP_jk inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { CP_jk {} CP_jk~combout {} inst8 {} } { 0.000ns 0.000ns 0.852ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CP_jk inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { CP_jk {} CP_jk~combout {} inst8 {} } { 0.000ns 0.000ns 0.852ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CP_jk inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { CP_jk {} CP_jk~combout {} inst8 {} } { 0.000ns 0.000ns 0.852ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { inst8 {} } {  } {  } "" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP_t register register inst23 inst23 500.0 MHz Internal " "Info: Clock \"CP_t\" Internal fmax is restricted to 500.0 MHz between source register \"inst23\" and destination register \"inst23\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst23 1 REG LCFF_X7_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst23~0 2 COMB LCCOMB_X7_Y1_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X7_Y1_N16; Fanout = 1; COMB Node = 'inst23~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst23 inst23~0 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst23 3 REG LCFF_X7_Y1_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst23~0 inst23 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst23 inst23~0 inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst23 {} inst23~0 {} inst23 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_t destination 2.412 ns + Shortest register " "Info: + Shortest clock path from clock \"CP_t\" to destination register is 2.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CP_t 1 CLK PIN_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; CLK Node = 'CP_t'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_t } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 464 72 240 480 "CP_t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.618 ns) 2.412 ns inst23 2 REG LCFF_X7_Y1_N17 2 " "Info: 2: + IC(0.954 ns) + CELL(0.618 ns) = 2.412 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP_t inst23 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.458 ns ( 60.45 % ) " "Info: Total cell delay = 1.458 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 39.55 % ) " "Info: Total interconnect delay = 0.954 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { CP_t inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { CP_t {} CP_t~combout {} inst23 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.840ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_t source 2.412 ns - Longest register " "Info: - Longest clock path from clock \"CP_t\" to source register is 2.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CP_t 1 CLK PIN_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; CLK Node = 'CP_t'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_t } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 464 72 240 480 "CP_t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.618 ns) 2.412 ns inst23 2 REG LCFF_X7_Y1_N17 2 " "Info: 2: + IC(0.954 ns) + CELL(0.618 ns) = 2.412 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP_t inst23 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.458 ns ( 60.45 % ) " "Info: Total cell delay = 1.458 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 39.55 % ) " "Info: Total interconnect delay = 0.954 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { CP_t inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { CP_t {} CP_t~combout {} inst23 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.840ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { CP_t inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { CP_t {} CP_t~combout {} inst23 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.840ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst23 inst23~0 inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst23 {} inst23~0 {} inst23 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { CP_t inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { CP_t {} CP_t~combout {} inst23 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.840ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { inst23 {} } {  } {  } "" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst8 J CP_jk 3.654 ns register " "Info: tsu for register \"inst8\" (data pin = \"J\", clock pin = \"CP_jk\") is 3.654 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.841 ns + Longest pin register " "Info: + Longest pin to register delay is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns J 1 PIN PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 1; PIN Node = 'J'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 32 64 232 48 "J" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.587 ns) + CELL(0.272 ns) 5.686 ns inst8~0 2 COMB LCCOMB_X34_Y1_N18 1 " "Info: 2: + IC(4.587 ns) + CELL(0.272 ns) = 5.686 ns; Loc. = LCCOMB_X34_Y1_N18; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { J inst8~0 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.841 ns inst8 3 REG LCFF_X34_Y1_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.841 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst8~0 inst8 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 21.47 % ) " "Info: Total cell delay = 1.254 ns ( 21.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 78.53 % ) " "Info: Total interconnect delay = 4.587 ns ( 78.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { J inst8~0 inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { J {} J~combout {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 4.587ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_jk destination 2.277 ns - Shortest register " "Info: - Shortest clock path from clock \"CP_jk\" to destination register is 2.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns CP_jk 1 CLK PIN_R9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 1; CLK Node = 'CP_jk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_jk } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 48 64 232 64 "CP_jk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.618 ns) 2.277 ns inst8 2 REG LCFF_X34_Y1_N19 2 " "Info: 2: + IC(0.852 ns) + CELL(0.618 ns) = 2.277 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CP_jk inst8 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 16 304 368 96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 62.58 % ) " "Info: Total cell delay = 1.425 ns ( 62.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.852 ns ( 37.42 % ) " "Info: Total interconnect delay = 0.852 ns ( 37.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CP_jk inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { CP_jk {} CP_jk~combout {} inst8 {} } { 0.000ns 0.000ns 0.852ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { J inst8~0 inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { J {} J~combout {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 4.587ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CP_jk inst8 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { CP_jk {} CP_jk~combout {} inst8 {} } { 0.000ns 0.000ns 0.852ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP_t Q_t inst23 7.090 ns register " "Info: tco from clock \"CP_t\" to destination pin \"Q_t\" through register \"inst23\" is 7.090 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_t source 2.412 ns + Longest register " "Info: + Longest clock path from clock \"CP_t\" to source register is 2.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CP_t 1 CLK PIN_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; CLK Node = 'CP_t'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_t } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 464 72 240 480 "CP_t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.618 ns) 2.412 ns inst23 2 REG LCFF_X7_Y1_N17 2 " "Info: 2: + IC(0.954 ns) + CELL(0.618 ns) = 2.412 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CP_t inst23 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.458 ns ( 60.45 % ) " "Info: Total cell delay = 1.458 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 39.55 % ) " "Info: Total interconnect delay = 0.954 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { CP_t inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { CP_t {} CP_t~combout {} inst23 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.840ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.584 ns + Longest register pin " "Info: + Longest register to pin delay is 4.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst23 1 REG LCFF_X7_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 2; REG Node = 'inst23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 432 312 376 512 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(1.952 ns) 4.584 ns Q_t 2 PIN PIN_E14 0 " "Info: 2: + IC(2.632 ns) + CELL(1.952 ns) = 4.584 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'Q_t'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { inst23 Q_t } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 448 432 608 464 "Q_t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 42.58 % ) " "Info: Total cell delay = 1.952 ns ( 42.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.632 ns ( 57.42 % ) " "Info: Total interconnect delay = 2.632 ns ( 57.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { inst23 Q_t } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.584 ns" { inst23 {} Q_t {} } { 0.000ns 2.632ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { CP_t inst23 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { CP_t {} CP_t~combout {} inst23 {} } { 0.000ns 0.000ns 0.954ns } { 0.000ns 0.840ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { inst23 Q_t } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.584 ns" { inst23 {} Q_t {} } { 0.000ns 2.632ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CP_sr /Q_sr 9.209 ns Longest " "Info: Longest tpd from source pin \"CP_sr\" to destination pin \"/Q_sr\" is 9.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CP_sr 1 PIN PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; PIN Node = 'CP_sr'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_sr } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { -112 64 232 -96 "CP_sr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.081 ns) 4.890 ns inst6 2 COMB LOOP LCCOMB_X17_Y1_N16 3 " "Info: 2: + IC(0.000 ns) + CELL(4.081 ns) = 4.890 ns; Loc. = LCCOMB_X17_Y1_N16; Fanout = 3; COMB LOOP Node = 'inst6'" { { "Info" "ITDB_PART_OF_SCC" "inst6 LCCOMB_X17_Y1_N16 " "Info: Loc. = LCCOMB_X17_Y1_N16; Node \"inst6\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { -160 416 480 -112 "inst6" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { CP_sr inst6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.387 ns) + CELL(1.932 ns) 9.209 ns /Q_sr 3 PIN PIN_G12 0 " "Info: 3: + IC(2.387 ns) + CELL(1.932 ns) = 9.209 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = '/Q_sr'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { inst6 /Q_sr } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { -144 544 720 -128 "/Q_sr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.822 ns ( 74.08 % ) " "Info: Total cell delay = 6.822 ns ( 74.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.387 ns ( 25.92 % ) " "Info: Total interconnect delay = 2.387 ns ( 25.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.209 ns" { CP_sr inst6 /Q_sr } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.209 ns" { CP_sr {} CP_sr~combout {} inst6 {} /Q_sr {} } { 0.000ns 0.000ns 0.000ns 2.387ns } { 0.000ns 0.809ns 4.081ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst17~1 D CP_d -2.428 ns register " "Info: th for register \"inst17~1\" (data pin = \"D\", clock pin = \"CP_d\") is -2.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_d destination 2.553 ns + Longest register " "Info: + Longest clock path from clock \"CP_d\" to destination register is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns CP_d 1 CLK PIN_E7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E7; Fanout = 2; CLK Node = 'CP_d'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_d } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 256 64 232 272 "CP_d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.053 ns) 2.553 ns inst17~1 2 REG LCCOMB_X37_Y1_N18 2 " "Info: 2: + IC(1.673 ns) + CELL(0.053 ns) = 2.553 ns; Loc. = LCCOMB_X37_Y1_N18; Fanout = 2; REG Node = 'inst17~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CP_d inst17~1 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 208 440 504 256 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.880 ns ( 34.47 % ) " "Info: Total cell delay = 0.880 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 65.53 % ) " "Info: Total interconnect delay = 1.673 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { CP_d inst17~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { CP_d {} CP_d~combout {} inst17~1 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.827ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 208 440 504 256 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.981 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns D 1 PIN PIN_U6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 2; PIN Node = 'D'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 208 64 232 224 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.366 ns) 4.981 ns inst17~1 2 REG LCCOMB_X37_Y1_N18 2 " "Info: 2: + IC(3.788 ns) + CELL(0.366 ns) = 4.981 ns; Loc. = LCCOMB_X37_Y1_N18; Fanout = 2; REG Node = 'inst17~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { D inst17~1 } "NODE_NAME" } } { "ExampleCollection.bdf" "" { Schematic "C:/Users/TG/Desktop/Quartus ll/Total_FF_ExampleCollection/ExampleCollection.bdf" { { 208 440 504 256 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.193 ns ( 23.95 % ) " "Info: Total cell delay = 1.193 ns ( 23.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.788 ns ( 76.05 % ) " "Info: Total interconnect delay = 3.788 ns ( 76.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.981 ns" { D inst17~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.981 ns" { D {} D~combout {} inst17~1 {} } { 0.000ns 0.000ns 3.788ns } { 0.000ns 0.827ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { CP_d inst17~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { CP_d {} CP_d~combout {} inst17~1 {} } { 0.000ns 0.000ns 1.673ns } { 0.000ns 0.827ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.981 ns" { D inst17~1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.981 ns" { D {} D~combout {} inst17~1 {} } { 0.000ns 0.000ns 3.788ns } { 0.000ns 0.827ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 00:45:47 2021 " "Info: Processing ended: Mon Jun 28 00:45:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
