// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "01/15/2022 21:26:17"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module R3_programmer (
	reset,
	clk,
	button,
	LED,
	RXD,
	TXD,
	i2c_sda,
	i2c_scl);
input 	reset;
input 	clk;
input 	[3:0] button;
output 	[3:0] LED;
input 	RXD;
output 	TXD;
output 	i2c_sda;
output 	i2c_scl;

// Design Ports Information
// LED[0]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TXD	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// i2c_sda	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// i2c_scl	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// RXD	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// reset	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[0]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[2]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[3]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[1]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("riptide_rom_programmer_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout ;
wire \reset~input_o ;
wire \rst~0_combout ;
wire \rst~q ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ;
wire \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~0_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout ;
wire \CPU_inst|RST_hold~feeder_combout ;
wire \CPU_inst|RST_hold~q ;
wire \CPU_inst|RST~0_combout ;
wire \CPU_inst|RST~q ;
wire \CPU_inst|PC0|stack_pop~1_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~5_combout ;
wire \CPU_inst|hazard_unit0|hazard~3_combout ;
wire \CPU_inst|decode_unit0|Decoder1~0_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~1_combout ;
wire \CPU_inst|alu_op1~1_combout ;
wire \CPU_inst|RST~clkctrl_outclk ;
wire \CPU_inst|alu_op2~7_combout ;
wire \CPU_inst|alu_op3[1]~feeder_combout ;
wire \CPU_inst|ALU0|alu_reg[5]~0_combout ;
wire \CPU_inst|ALU0|Mux6~11_combout ;
wire \CPU_inst|PC0|prev_hazard~q ;
wire \CPU_inst|PC0|A_next_I[10]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~12_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[12]~1_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[12]~2_combout ;
wire \CPU_inst|PC0|A_current_I~10_combout ;
wire \CPU_inst|decode_unit0|XEC~4_combout ;
wire \CPU_inst|PC0|A_pipe0[7]~3_combout ;
wire \CPU_inst|PC0|A_pipe0~13_combout ;
wire \CPU_inst|PC0|A_pipe1~10_combout ;
wire \CPU_inst|PC0|A_pipe2~2_combout ;
wire \CPU_inst|PC0|PC_reg[10]~5_combout ;
wire \CPU_inst|PC0|prev_XEC~q ;
wire \CPU_inst|PC0|always2~0_combout ;
wire \CPU_inst|PC0|PC_reg[7]~16_combout ;
wire \CPU_inst|PC0|PC_reg[7]~15_combout ;
wire \CPU_inst|hazard_unit0|branch_hazard~0_combout ;
wire \CPU_inst|PC0|stack_pop~3_combout ;
wire \CPU_inst|PC0|stack_pop~4_combout ;
wire \CPU_inst|PC0|cstack0|address[0]~15_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~7_cout ;
wire \CPU_inst|PC0|cstack0|address[1]~8_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~16_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~10_combout ;
wire \CPU_inst|PC0|cstack0|address[1]~9 ;
wire \CPU_inst|PC0|cstack0|address[2]~11_combout ;
wire \CPU_inst|PC0|stack_in[10]~10_combout ;
wire \CPU_inst|PC0|cstack0|prev_push~feeder_combout ;
wire \CPU_inst|PC0|cstack0|prev_push~q ;
wire \CPU_inst|PC0|cstack0|address[2]~12 ;
wire \CPU_inst|PC0|cstack0|address[3]~13_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~380_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~381_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~138_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~376_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~377_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~170_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~358_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~382_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~383_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~234_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~378_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~379_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~202_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~359_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~392_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~393_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~74_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~398_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~399_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~106_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~396_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~397_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~10_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~394_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~395_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~42_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~360_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~361_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~362_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~402_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~403_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~218_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~406_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~407_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~250_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~404_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~405_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~154_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~400_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~401_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~186_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~363_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~364_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~388_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~389_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~26_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~384_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~385_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~90_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~356_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~386_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~387_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~58_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~390_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~391_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~122_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~357_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~365_combout ;
wire \CPU_inst|PC0|PC_reg~36_combout ;
wire \CPU_inst|PC0|Add1~1 ;
wire \CPU_inst|PC0|Add1~3 ;
wire \CPU_inst|PC0|Add1~5 ;
wire \CPU_inst|PC0|Add1~7 ;
wire \CPU_inst|PC0|Add1~9 ;
wire \CPU_inst|PC0|Add1~11 ;
wire \CPU_inst|PC0|Add1~13 ;
wire \CPU_inst|PC0|Add1~15 ;
wire \CPU_inst|PC0|Add1~17 ;
wire \CPU_inst|PC0|Add1~19 ;
wire \CPU_inst|PC0|Add1~20_combout ;
wire \CPU_inst|PC0|PC_reg~37_combout ;
wire \CPU_inst|PC0|always2~2_combout ;
wire \CPU_inst|PC0|always2~3_combout ;
wire \CPU_inst|PC0|always2~5_combout ;
wire \CPU_inst|PC0|always2~4_combout ;
wire \CPU_inst|PC0|always2~6_combout ;
wire \CPU_inst|decode_unit0|I_alternate~10_combout ;
wire \CPU_inst|decode_unit0|I_alternate[8]~19_combout ;
wire \CPU_inst|decode_unit0|I_alternate[8]~3_combout ;
wire \CPU_inst|decode_unit0|I_reg~7_combout ;
wire \CPU_inst|decode_unit0|Mux3~0_combout ;
wire \CPU_inst|mask_L1~1_combout ;
wire \CPU_inst|mask_L2~7_combout ;
wire \CPU_inst|decode_unit0|I_alternate~18_combout ;
wire \CPU_inst|decode_unit0|I_reg~15_combout ;
wire \CPU_inst|decode_unit0|Mux2~0_combout ;
wire \CPU_inst|mask_L1~0_combout ;
wire \CPU_inst|mask_L2~6_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~11_combout ;
wire \CPU_inst|dest_waddr2[3]~feeder_combout ;
wire \CPU_inst|dest_waddr3[3]~feeder_combout ;
wire \CPU_inst|decode_unit0|I_alternate~14_combout ;
wire \CPU_inst|decode_unit0|I_reg~11_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~9_combout ;
wire \CPU_inst|dest_waddr1[2]~feeder_combout ;
wire \CPU_inst|dest_waddr2[2]~feeder_combout ;
wire \CPU_inst|dest_waddr3[2]~feeder_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~8_combout ;
wire \CPU_inst|dest_waddr1[1]~feeder_combout ;
wire \CPU_inst|dest_waddr2[1]~feeder_combout ;
wire \CPU_inst|dest_waddr4[1]~feeder_combout ;
wire \CPU_inst|reg_file0|Decoder0~36_combout ;
wire \CPU_inst|reg_file0|Decoder0~47_combout ;
wire \CPU_inst|decode_unit0|I_alternate~11_combout ;
wire \CPU_inst|decode_unit0|I_reg~8_combout ;
wire \CPU_inst|alu_I_field1~4_combout ;
wire \CPU_inst|alu_I_field2~20_combout ;
wire \CPU_inst|decode_unit0|Mux5~2_combout ;
wire \CPU_inst|decode_unit0|alu_mux_reg~q ;
wire \CPU_inst|alu_b_source1~0_combout ;
wire \CPU_inst|alu_b_source1~q ;
wire \CPU_inst|alu_b_source2~2_combout ;
wire \CPU_inst|alu_b_source2~q ;
wire \CPU_inst|alu_b_source3~q ;
wire \CPU_inst|alu_b_mux_out[4]~8_combout ;
wire \CPU_inst|reg_file0|aux_forward~0_combout ;
wire \CPU_inst|reg_file0|aux_forward~combout ;
wire \CPU_inst|alu_b_mux_out[4]~9_combout ;
wire \CPU_inst|decode_unit0|RC_reg~0_combout ;
wire \CPU_inst|decode_unit0|RC_reg~6_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~0_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~q ;
wire \CPU_inst|alu_a_source1~0_combout ;
wire \CPU_inst|alu_a_source1~q ;
wire \CPU_inst|alu_a_source2~2_combout ;
wire \CPU_inst|alu_a_source2~q ;
wire \CPU_inst|alu_a_source3~q ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~0_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~1_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~q ;
wire \CPU_inst|rotate_mux1~0_combout ;
wire \CPU_inst|rotate_mux1~q ;
wire \CPU_inst|rotate_mux2~2_combout ;
wire \CPU_inst|rotate_mux2~q ;
wire \CPU_inst|decode_unit0|rotate_R_reg~0_combout ;
wire \CPU_inst|rotate_R1~0_combout ;
wire \CPU_inst|rotate_R2~6_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~0_combout ;
wire \CPU_inst|shift_L1~1_combout ;
wire \CPU_inst|shift_L2~7_combout ;
wire \CPU_inst|shift_L4[0]~feeder_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~1_combout ;
wire \CPU_inst|shift_L1~0_combout ;
wire \CPU_inst|shift_L2~6_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~2_combout ;
wire \CPU_inst|shift_L1~2_combout ;
wire \CPU_inst|shift_L2~8_combout ;
wire \CPU_inst|shift_L3[2]~feeder_combout ;
wire \CPU_inst|shift_L4[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_mask~0_combout ;
wire \CPU_inst|shift_merge0|WideOr1~0_combout ;
wire \CPU_inst|shift_merge0|Mux7~0_combout ;
wire \CPU_inst|shift_merge0|Decoder0~0_combout ;
wire \CPU_inst|shift_merge0|WideOr2~0_combout ;
wire \CPU_inst|shift_merge0|Mux7~5_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~0_combout ;
wire \CPU_inst|merge_D01~0_combout ;
wire \CPU_inst|merge_D02~6_combout ;
wire \CPU_inst|merge_D04[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~0_combout ;
wire \CPU_inst|shift_merge0|Mux7~6_combout ;
wire \CPU_inst|shift_merge0|Decoder0~1_combout ;
wire \CPU_inst|shift_merge0|Mux7~2_combout ;
wire \CPU_inst|shift_merge0|WideOr0~0_combout ;
wire \CPU_inst|shift_merge0|merge_mask~1_combout ;
wire \CPU_inst|shift_merge0|Mux7~1_combout ;
wire \CPU_inst|shift_merge0|Mux7~3_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~2_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg[2]~feeder_combout ;
wire \CPU_inst|merge_D01~2_combout ;
wire \CPU_inst|merge_D02~8_combout ;
wire \CPU_inst|merge_D03[2]~feeder_combout ;
wire \CPU_inst|merge_D05[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux7~4_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ;
wire \CPU_inst|decode_unit0|WC_reg~0_combout ;
wire \CPU_inst|decode_unit0|WC_reg~1_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~q ;
wire \CPU_inst|WC1~0_combout ;
wire \CPU_inst|WC1~q ;
wire \CPU_inst|WC2~2_combout ;
wire \CPU_inst|WC2~q ;
wire \CPU_inst|WC3~feeder_combout ;
wire \CPU_inst|WC3~q ;
wire \CPU_inst|WC4~feeder_combout ;
wire \CPU_inst|WC4~q ;
wire \CPU_inst|latch_wren5~q ;
wire \CPU_inst|shift_merge0|always2~0_combout ;
wire \button[1]~input_o ;
wire \button_s[1]~3_combout ;
wire \intcon_inst|control~8_combout ;
wire \CPU_inst|n_LB_w1~0_combout ;
wire \CPU_inst|n_LB_w1~q ;
wire \CPU_inst|n_LB_w2~2_combout ;
wire \CPU_inst|n_LB_w2~q ;
wire \CPU_inst|n_LB_w3~q ;
wire \CPU_inst|n_LB_w4~q ;
wire \CPU_inst|n_LB_w5~q ;
wire \CPU_inst|n_LB_w6~q ;
wire \CPU_inst|WC5~feeder_combout ;
wire \CPU_inst|WC5~q ;
wire \CPU_inst|WC6~feeder_combout ;
wire \CPU_inst|WC6~q ;
wire \IO_wren~combout ;
wire \intcon_inst|control[0]~1_combout ;
wire \intcon_inst|prev_in~6_combout ;
wire \intcon_inst|status~13_combout ;
wire \intcon_inst|status~14_combout ;
wire \intcon_inst|to_cpu~2_combout ;
wire \intcon_inst|to_cpu[7]~1_combout ;
wire \i2c_sda~input_o ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|merge_in~5_combout ;
wire \CPU_inst|rotate_S01~1_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[5]~5_combout ;
wire \CPU_inst|rotate_S01~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~2_combout ;
wire \RXD~input_o ;
wire \serial_inst|UART_inst|rx_s~0_combout ;
wire \serial_inst|UART_inst|rx_s~q ;
wire \serial_inst|UART_inst|rx_frame~11_combout ;
wire \serial_inst|UART_inst|rx_frame[8]~1_combout ;
wire \serial_inst|UART_inst|Add0~0_combout ;
wire \serial_inst|UART_inst|rx_timer~0_combout ;
wire \serial_inst|UART_inst|Add0~1 ;
wire \serial_inst|UART_inst|Add0~2_combout ;
wire \serial_inst|UART_inst|Add0~9_combout ;
wire \serial_inst|UART_inst|Add0~3 ;
wire \serial_inst|UART_inst|Add0~4_combout ;
wire \serial_inst|UART_inst|Add0~6_combout ;
wire \serial_inst|UART_inst|Add0~5 ;
wire \serial_inst|UART_inst|Add0~7_combout ;
wire \serial_inst|UART_inst|rx_timer~1_combout ;
wire \serial_inst|UART_inst|Add0~8 ;
wire \serial_inst|UART_inst|Add0~10_combout ;
wire \serial_inst|UART_inst|rx_timer~3_combout ;
wire \serial_inst|UART_inst|Add0~11 ;
wire \serial_inst|UART_inst|Add0~12_combout ;
wire \serial_inst|UART_inst|Add0~16_combout ;
wire \serial_inst|UART_inst|Add0~13 ;
wire \serial_inst|UART_inst|Add0~14_combout ;
wire \serial_inst|UART_inst|rx_timer~2_combout ;
wire \serial_inst|UART_inst|Add0~15 ;
wire \serial_inst|UART_inst|Add0~17_combout ;
wire \serial_inst|UART_inst|rx_timer~4_combout ;
wire \serial_inst|UART_inst|Equal1~1_combout ;
wire \serial_inst|UART_inst|Add0~18 ;
wire \serial_inst|UART_inst|Add0~19_combout ;
wire \serial_inst|UART_inst|Add0~21_combout ;
wire \serial_inst|UART_inst|Equal1~0_combout ;
wire \serial_inst|UART_inst|rx_frame[8]~2_combout ;
wire \serial_inst|UART_inst|rx_frame~9_combout ;
wire \serial_inst|UART_inst|rx_frame~10_combout ;
wire \serial_inst|UART_inst|rx_frame~7_combout ;
wire \serial_inst|UART_inst|rx_frame~8_combout ;
wire \serial_inst|UART_inst|rx_frame~5_combout ;
wire \serial_inst|UART_inst|rx_frame~6_combout ;
wire \serial_inst|UART_inst|rx_frame~4_combout ;
wire \serial_inst|UART_inst|rx_frame~3_combout ;
wire \serial_inst|UART_inst|rx_frame~0_combout ;
wire \serial_inst|UART_inst|rx_active~0_combout ;
wire \serial_inst|UART_inst|rx_active~q ;
wire \serial_inst|UART_inst|rx_ready~0_combout ;
wire \serial_inst|UART_inst|rx_ready~q ;
wire \intcon_inst|prev_in~5_combout ;
wire \intcon_inst|status~10_combout ;
wire \intcon_inst|status~11_combout ;
wire \intcon_inst|control~6_combout ;
wire \intcon_inst|to_cpu~3_combout ;
wire \prev_intcon_en~q ;
wire \CPU_inst|alu_I_field1~2_combout ;
wire \CPU_inst|alu_I_field2~18_combout ;
wire \CPU_inst|alu_b_mux_out[2]~4_combout ;
wire \CPU_inst|alu_b_mux_out[2]~5_combout ;
wire \CPU_inst|decode_unit0|rotate_R_reg~1_combout ;
wire \CPU_inst|rotate_R1~1_combout ;
wire \CPU_inst|rotate_R2~7_combout ;
wire \CPU_inst|right_rotate0|Mux7~0_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~2_combout ;
wire \CPU_inst|alu_I_field1~7_combout ;
wire \CPU_inst|alu_I_field2~23_combout ;
wire \CPU_inst|alu_b_mux_out[7]~14_combout ;
wire \CPU_inst|alu_b_mux_out[7]~15_combout ;
wire \CPU_inst|decode_unit0|rotate_R_reg~2_combout ;
wire \CPU_inst|rotate_R1~2_combout ;
wire \CPU_inst|rotate_R2~8_combout ;
wire \CPU_inst|decode_unit0|WideAnd0~0_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~3_combout ;
wire \CPU_inst|reg_file0|Decoder0~41_combout ;
wire \CPU_inst|reg_file0|Decoder0~52_combout ;
wire \CPU_inst|reg_file0|r6[5]~feeder_combout ;
wire \CPU_inst|reg_file0|Decoder0~51_combout ;
wire \CPU_inst|reg_file0|Mux2~2_combout ;
wire \CPU_inst|reg_file0|Decoder0~37_combout ;
wire \CPU_inst|reg_file0|Decoder0~46_combout ;
wire \CPU_inst|reg_file0|Decoder0~50_combout ;
wire \CPU_inst|reg_file0|Mux2~3_combout ;
wire \CPU_inst|reg_file0|Decoder0~40_combout ;
wire \CPU_inst|reg_file0|Mux2~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~39_combout ;
wire \CPU_inst|reg_file0|Decoder0~49_combout ;
wire \CPU_inst|reg_file0|Decoder0~48_combout ;
wire \CPU_inst|reg_file0|Mux2~1_combout ;
wire \CPU_inst|reg_file0|a_reg[5]~5_combout ;
wire \CPU_inst|reg_file0|a_reg[1]~9_combout ;
wire \CPU_inst|reg_file0|Decoder0~44_combout ;
wire \CPU_inst|reg_file0|Decoder0~43_combout ;
wire \CPU_inst|reg_file0|Mux2~4_combout ;
wire \CPU_inst|reg_file0|Decoder0~53_combout ;
wire \CPU_inst|reg_file0|Mux2~5_combout ;
wire \CPU_inst|reg_file0|Decoder0~38_combout ;
wire \CPU_inst|reg_file0|Decoder0~45_combout ;
wire \CPU_inst|reg_file0|a_reg[1]~8_combout ;
wire \CPU_inst|reg_file0|Mux2~6_combout ;
wire \CPU_inst|reg_file0|Decoder0~54_combout ;
wire \CPU_inst|reg_file0|Decoder0~42_combout ;
wire \CPU_inst|reg_file0|Mux2~7_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~4_combout ;
wire \CPU_inst|src_raddr1[3]~feeder_combout ;
wire \CPU_inst|reg_file0|prev_a_address[2]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward1~1_combout ;
wire \CPU_inst|reg_file0|a_data[5]~13_combout ;
wire \CPU_inst|reg_file0|a_forward0~0_combout ;
wire \CPU_inst|reg_file0|a_forward0~1_combout ;
wire \CPU_inst|reg_file0|a_forward0~2_combout ;
wire \CPU_inst|reg_file0|a_data[5]~12_combout ;
wire \CPU_inst|reg_file0|a_data[5]~14_combout ;
wire \CPU_inst|right_rotate0|Mux7~11_combout ;
wire \CPU_inst|right_rotate0|Mux7~10_combout ;
wire \CPU_inst|right_rotate0|Mux7~12_combout ;
wire \CPU_inst|right_rotate0|Mux1~0_combout ;
wire \WideAnd2~0_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~1_combout ;
wire \CPU_inst|alu_I_field1~6_combout ;
wire \CPU_inst|alu_I_field2~22_combout ;
wire \CPU_inst|alu_b_mux_out[6]~12_combout ;
wire \CPU_inst|alu_b_mux_out[6]~13_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~0_combout ;
wire \CPU_inst|alu_I_field1~5_combout ;
wire \CPU_inst|alu_I_field2~21_combout ;
wire \CPU_inst|alu_b_mux_out[5]~10_combout ;
wire \CPU_inst|alu_b_mux_out[5]~11_combout ;
wire \CPU_inst|alu_I_field1~3_combout ;
wire \CPU_inst|alu_I_field2~19_combout ;
wire \CPU_inst|alu_b_mux_out[3]~6_combout ;
wire \CPU_inst|alu_b_mux_out[3]~7_combout ;
wire \CPU_inst|right_rotate0|Mux7~7_combout ;
wire \CPU_inst|right_rotate0|Mux7~8_combout ;
wire \CPU_inst|right_rotate0|Mux7~6_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[1]~1_combout ;
wire \CPU_inst|right_rotate0|Mux0~1_combout ;
wire \CPU_inst|right_rotate0|Mux0~0_combout ;
wire \CPU_inst|right_rotate0|Mux0~2_combout ;
wire \CPU_inst|rotate_S01~2_combout ;
wire \CPU_inst|decode_unit0|Mux4~0_combout ;
wire \CPU_inst|mask_L1~2_combout ;
wire \CPU_inst|mask_L2~8_combout ;
wire \CPU_inst|mask0|mask_reg~0_combout ;
wire \CPU_inst|alu_a_mux_out[1]~1_combout ;
wire \CPU_inst|alu_I_field1~0_combout ;
wire \CPU_inst|alu_I_field2~16_combout ;
wire \CPU_inst|alu_b_mux_out[0]~0_combout ;
wire \CPU_inst|alu_b_mux_out[0]~1_combout ;
wire \CPU_inst|right_rotate0|Mux7~2_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[0]~0_combout ;
wire \intcon_inst|control~5_combout ;
wire \intcon_inst|to_cpu~4_combout ;
wire \i2c_ri_inst|to_CPU~3_combout ;
wire \to_CPU_left[2]~7_combout ;
wire \WideAnd2~3_combout ;
wire \WideAnd2~1_combout ;
wire \WideAnd2~combout ;
wire \serial_inst|data_write~combout ;
wire \serial_inst|tx_queue|prev_push~feeder_combout ;
wire \serial_inst|tx_queue|prev_push~q ;
wire \serial_inst|tx_queue|write_addr[0]~0_combout ;
wire \serial_inst|tx_queue|Add0~0_combout ;
wire \serial_inst|tx_queue|write_addr[0]~1_combout ;
wire \serial_inst|tx_queue|Add0~1_combout ;
wire \serial_inst|UART_inst|always0~3_combout ;
wire \serial_inst|UART_inst|tx_active~0_combout ;
wire \serial_inst|UART_inst|tx_active~q ;
wire \serial_inst|tx_queue|Add1~0_combout ;
wire \serial_inst|tx_queue|read_addr[2]~0_combout ;
wire \serial_inst|tx_queue|queue_mem~106_combout ;
wire \serial_inst|tx_queue|queue_mem~108_combout ;
wire \serial_inst|tx_queue|queue_mem~37_q ;
wire \serial_inst|tx_queue|queue_mem~107_combout ;
wire \serial_inst|tx_queue|queue_mem~53_q ;
wire \serial_inst|tx_queue|queue_mem~89_combout ;
wire \serial_inst|tx_queue|queue_mem~104_combout ;
wire \serial_inst|tx_queue|queue_mem~109_combout ;
wire \serial_inst|tx_queue|queue_mem~61_q ;
wire \serial_inst|tx_queue|queue_mem~105_combout ;
wire \serial_inst|tx_queue|queue_mem~45_q ;
wire \serial_inst|tx_queue|queue_mem~90_combout ;
wire \serial_inst|tx_queue|queue_mem~112_combout ;
wire \serial_inst|tx_queue|queue_mem~5_q ;
wire \serial_inst|tx_queue|queue_mem~111_combout ;
wire \serial_inst|tx_queue|queue_mem~13_q ;
wire \serial_inst|tx_queue|queue_mem~91_combout ;
wire \serial_inst|tx_queue|queue_mem~113_combout ;
wire \serial_inst|tx_queue|queue_mem~29_q ;
wire \serial_inst|tx_queue|queue_mem~110_combout ;
wire \serial_inst|tx_queue|queue_mem~21_q ;
wire \serial_inst|tx_queue|queue_mem~92_combout ;
wire \serial_inst|tx_queue|Add1~1_combout ;
wire \serial_inst|tx_queue|queue_mem~93_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~9_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~11_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~10 ;
wire \serial_inst|UART_inst|tx_timer[1]~12_combout ;
wire \serial_inst|UART_inst|tx_timer[1]~13 ;
wire \serial_inst|UART_inst|tx_timer[2]~14_combout ;
wire \serial_inst|UART_inst|tx_timer[2]~15 ;
wire \serial_inst|UART_inst|tx_timer[3]~16_combout ;
wire \serial_inst|UART_inst|Equal0~0_combout ;
wire \serial_inst|UART_inst|tx_timer[3]~17 ;
wire \serial_inst|UART_inst|tx_timer[4]~18_combout ;
wire \serial_inst|UART_inst|tx_timer[4]~19 ;
wire \serial_inst|UART_inst|tx_timer[5]~20_combout ;
wire \serial_inst|UART_inst|tx_timer[5]~21 ;
wire \serial_inst|UART_inst|tx_timer[6]~22_combout ;
wire \serial_inst|UART_inst|tx_timer[6]~23 ;
wire \serial_inst|UART_inst|tx_timer[7]~24_combout ;
wire \serial_inst|UART_inst|tx_timer[7]~25 ;
wire \serial_inst|UART_inst|tx_timer[8]~26_combout ;
wire \serial_inst|UART_inst|Equal0~1_combout ;
wire \serial_inst|UART_inst|Equal0~2_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~3_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~4_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~20_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~21_combout ;
wire \CPU_inst|shift_merge0|shift_reg~3_combout ;
wire \CPU_inst|shift_merge0|merge_in~7_combout ;
wire \CPU_inst|shift_merge0|merge_result~26_combout ;
wire \CPU_inst|shift_merge0|merge_result~23_combout ;
wire \CPU_inst|shift_merge0|shift_reg~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~25_combout ;
wire \CPU_inst|shift_merge0|shift_reg~5_combout ;
wire \CPU_inst|shift_merge0|merge_result~24_combout ;
wire \CPU_inst|shift_merge0|Mux0~2_combout ;
wire \CPU_inst|shift_merge0|Mux0~3_combout ;
wire \CPU_inst|shift_merge0|shift_reg~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~22_combout ;
wire \CPU_inst|shift_merge0|shift_reg~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~21_combout ;
wire \CPU_inst|shift_merge0|Mux0~0_combout ;
wire \CPU_inst|shift_merge0|shift_reg~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~20_combout ;
wire \CPU_inst|shift_merge0|Mux0~1_combout ;
wire \CPU_inst|shift_merge0|Mux0~4_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~55_q ;
wire \serial_inst|tx_queue|queue_mem~39_q ;
wire \serial_inst|tx_queue|queue_mem~99_combout ;
wire \serial_inst|tx_queue|queue_mem~63_q ;
wire \serial_inst|tx_queue|queue_mem~47_q ;
wire \serial_inst|tx_queue|queue_mem~100_combout ;
wire \serial_inst|tx_queue|queue_mem~7_q ;
wire \serial_inst|tx_queue|queue_mem~15_q ;
wire \serial_inst|tx_queue|queue_mem~101_combout ;
wire \serial_inst|tx_queue|queue_mem~31_q ;
wire \serial_inst|tx_queue|queue_mem~23_q ;
wire \serial_inst|tx_queue|queue_mem~102_combout ;
wire \serial_inst|tx_queue|queue_mem~103_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~18_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~19_combout ;
wire \CPU_inst|shift_merge0|merge_in~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~19_combout ;
wire \CPU_inst|shift_merge0|merge_result~17_combout ;
wire \CPU_inst|shift_merge0|merge_result~18_combout ;
wire \CPU_inst|shift_merge0|Mux1~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~16_combout ;
wire \CPU_inst|shift_merge0|Mux1~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~15_combout ;
wire \CPU_inst|shift_merge0|Mux1~0_combout ;
wire \CPU_inst|shift_merge0|Mux1~4_combout ;
wire \CPU_inst|shift_merge0|Mux1~5_combout ;
wire \CPU_inst|shift_merge0|Mux1~3_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~38_q ;
wire \serial_inst|tx_queue|queue_mem~54_q ;
wire \serial_inst|tx_queue|queue_mem~94_combout ;
wire \serial_inst|tx_queue|queue_mem~62_q ;
wire \serial_inst|tx_queue|queue_mem~46_q ;
wire \serial_inst|tx_queue|queue_mem~95_combout ;
wire \serial_inst|tx_queue|queue_mem~6_q ;
wire \serial_inst|tx_queue|queue_mem~14_q ;
wire \serial_inst|tx_queue|queue_mem~96_combout ;
wire \serial_inst|tx_queue|queue_mem~22_q ;
wire \serial_inst|tx_queue|queue_mem~30_q ;
wire \serial_inst|tx_queue|queue_mem~97_combout ;
wire \serial_inst|tx_queue|queue_mem~98_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~16_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~17_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~14_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~15_combout ;
wire \CPU_inst|shift_merge0|Mux3~0_combout ;
wire \CPU_inst|shift_merge0|merge_in~4_combout ;
wire \CPU_inst|shift_merge0|Mux3~1_combout ;
wire \CPU_inst|shift_merge0|Mux3~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~9_combout ;
wire \CPU_inst|shift_merge0|merge_result~8_combout ;
wire \CPU_inst|shift_merge0|merge_result~7_combout ;
wire \CPU_inst|shift_merge0|Mux3~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~6_combout ;
wire \CPU_inst|shift_merge0|Mux3~4_combout ;
wire \CPU_inst|shift_merge0|Mux3~5_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~36_q ;
wire \serial_inst|tx_queue|queue_mem~52_q ;
wire \serial_inst|tx_queue|queue_mem~84_combout ;
wire \serial_inst|tx_queue|queue_mem~60_q ;
wire \serial_inst|tx_queue|queue_mem~44_q ;
wire \serial_inst|tx_queue|queue_mem~85_combout ;
wire \serial_inst|tx_queue|queue_mem~12_q ;
wire \serial_inst|tx_queue|queue_mem~4_q ;
wire \serial_inst|tx_queue|queue_mem~86_combout ;
wire \serial_inst|tx_queue|queue_mem~28_q ;
wire \serial_inst|tx_queue|queue_mem~20_q ;
wire \serial_inst|tx_queue|queue_mem~87_combout ;
wire \serial_inst|tx_queue|queue_mem~88_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~12_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~13_combout ;
wire \serial_inst|tx_queue|queue_mem~43_q ;
wire \serial_inst|tx_queue|queue_mem~59_q ;
wire \serial_inst|tx_queue|queue_mem~51_q ;
wire \serial_inst|tx_queue|queue_mem~35_q ;
wire \serial_inst|tx_queue|queue_mem~79_combout ;
wire \serial_inst|tx_queue|queue_mem~80_combout ;
wire \serial_inst|tx_queue|queue_mem~11_q ;
wire \serial_inst|tx_queue|queue_mem~3_q ;
wire \serial_inst|tx_queue|queue_mem~81_combout ;
wire \serial_inst|tx_queue|queue_mem~27_q ;
wire \serial_inst|tx_queue|queue_mem~19_q ;
wire \serial_inst|tx_queue|queue_mem~82_combout ;
wire \serial_inst|tx_queue|queue_mem~83_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~10_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~11_combout ;
wire \serial_inst|tx_queue|queue_mem~41_q ;
wire \serial_inst|tx_queue|queue_mem~57_q ;
wire \serial_inst|tx_queue|queue_mem~33_q ;
wire \serial_inst|tx_queue|queue_mem~49_q ;
wire \serial_inst|tx_queue|queue_mem~69_combout ;
wire \serial_inst|tx_queue|queue_mem~70_combout ;
wire \serial_inst|tx_queue|queue_mem~1_q ;
wire \serial_inst|tx_queue|queue_mem~9_q ;
wire \serial_inst|tx_queue|queue_mem~71_combout ;
wire \serial_inst|tx_queue|queue_mem~17_q ;
wire \serial_inst|tx_queue|queue_mem~25_q ;
wire \serial_inst|tx_queue|queue_mem~72_combout ;
wire \serial_inst|tx_queue|queue_mem~73_combout ;
wire \serial_inst|tx_queue|queue_mem~50_q ;
wire \serial_inst|tx_queue|queue_mem~34_q ;
wire \serial_inst|tx_queue|queue_mem~74_combout ;
wire \serial_inst|tx_queue|queue_mem~42_q ;
wire \serial_inst|tx_queue|queue_mem~58_q ;
wire \serial_inst|tx_queue|queue_mem~75_combout ;
wire \serial_inst|tx_queue|queue_mem~2_q ;
wire \serial_inst|tx_queue|queue_mem~10_q ;
wire \serial_inst|tx_queue|queue_mem~76_combout ;
wire \serial_inst|tx_queue|queue_mem~26_q ;
wire \serial_inst|tx_queue|queue_mem~18_q ;
wire \serial_inst|tx_queue|queue_mem~77_combout ;
wire \serial_inst|tx_queue|queue_mem~78_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~8_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~9_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~6_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~7_combout ;
wire \serial_inst|tx_queue|queue_mem~32_q ;
wire \serial_inst|tx_queue|queue_mem~48_q ;
wire \serial_inst|tx_queue|queue_mem~64_combout ;
wire \serial_inst|tx_queue|queue_mem~56_q ;
wire \serial_inst|tx_queue|queue_mem~40_q ;
wire \serial_inst|tx_queue|queue_mem~65_combout ;
wire \serial_inst|tx_queue|queue_mem~0_q ;
wire \serial_inst|tx_queue|queue_mem~8_q ;
wire \serial_inst|tx_queue|queue_mem~66_combout ;
wire \serial_inst|tx_queue|queue_mem~24_q ;
wire \serial_inst|tx_queue|queue_mem~16_q ;
wire \serial_inst|tx_queue|queue_mem~67_combout ;
wire \serial_inst|tx_queue|queue_mem~68_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~2_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~5_combout ;
wire \serial_inst|UART_inst|always0~0_combout ;
wire \serial_inst|UART_inst|always0~1_combout ;
wire \serial_inst|UART_inst|always0~2_combout ;
wire \serial_inst|UART_inst|tx_ready~0_combout ;
wire \serial_inst|UART_inst|tx_ready~q ;
wire \serial_inst|tx_active~0_combout ;
wire \serial_inst|tx_active~q ;
wire \serial_inst|tx_req~combout ;
wire \serial_inst|UART_inst|prev_tx_req~q ;
wire \serial_inst|tx_queue|empty~0_combout ;
wire \serial_inst|tx_queue|empty~3_combout ;
wire \serial_inst|tx_queue|empty~q ;
wire \serial_inst|tx_queue|read_addr[0]~1_combout ;
wire \serial_inst|tx_queue|empty~1_combout ;
wire \serial_inst|tx_queue|empty~2_combout ;
wire \serial_inst|tx_queue|full~0_combout ;
wire \serial_inst|tx_queue|full~q ;
wire \CPU_inst|decode_unit0|SC_reg~0_combout ;
wire \CPU_inst|decode_unit0|SC_reg~1_combout ;
wire \CPU_inst|decode_unit0|SC_reg~2_combout ;
wire \CPU_inst|decode_unit0|SC_reg~3_combout ;
wire \CPU_inst|decode_unit0|SC_reg~q ;
wire \CPU_inst|SC1~0_combout ;
wire \CPU_inst|SC1~q ;
wire \CPU_inst|SC2~2_combout ;
wire \CPU_inst|SC2~q ;
wire \CPU_inst|SC3~feeder_combout ;
wire \CPU_inst|SC3~q ;
wire \CPU_inst|SC4~q ;
wire \IO_ren~0_combout ;
wire \CPU_inst|decode_unit0|RC_reg~7_combout ;
wire \CPU_inst|decode_unit0|RC_reg~q ;
wire \CPU_inst|SC5~q ;
wire \IO_ren~combout ;
wire \serial_inst|rx_queue|read_addr[0]~0_combout ;
wire \serial_inst|rx_queue|read_addr[0]~1_combout ;
wire \serial_inst|UART_inst|rx_data~4_combout ;
wire \serial_inst|UART_inst|rx_data[2]~1_combout ;
wire \serial_inst|rx_queue|Add0~1_combout ;
wire \serial_inst|rx_queue|Add0~0_combout ;
wire \serial_inst|rx_queue|queue_mem~104_combout ;
wire \serial_inst|rx_queue|Add0~2_combout ;
wire \serial_inst|rx_queue|queue_mem~105_combout ;
wire \serial_inst|rx_queue|queue_mem~42_q ;
wire \serial_inst|rx_queue|queue_mem~109_combout ;
wire \serial_inst|rx_queue|queue_mem~58_q ;
wire \serial_inst|rx_queue|queue_mem~106_combout ;
wire \serial_inst|rx_queue|queue_mem~107_combout ;
wire \serial_inst|rx_queue|queue_mem~50_q ;
wire \serial_inst|rx_queue|queue_mem~108_combout ;
wire \serial_inst|rx_queue|queue_mem~34_q ;
wire \serial_inst|rx_queue|Add1~0_combout ;
wire \serial_inst|rx_queue|queue_mem~79_combout ;
wire \serial_inst|rx_queue|queue_mem~80_combout ;
wire \serial_inst|rx_queue|queue_mem~111_combout ;
wire \serial_inst|rx_queue|queue_mem~10_q ;
wire \serial_inst|rx_queue|queue_mem~112_combout ;
wire \serial_inst|rx_queue|queue_mem~2_q ;
wire \serial_inst|rx_queue|queue_mem~81_combout ;
wire \serial_inst|rx_queue|queue_mem~110_combout ;
wire \serial_inst|rx_queue|queue_mem~18_q ;
wire \serial_inst|rx_queue|queue_mem~113_combout ;
wire \serial_inst|rx_queue|queue_mem~26_q ;
wire \serial_inst|rx_queue|queue_mem~82_combout ;
wire \serial_inst|rx_queue|Add1~1_combout ;
wire \serial_inst|rx_queue|queue_mem~83_combout ;
wire \serial_inst|to_CPU~3_combout ;
wire \timer_en~combout ;
wire \prev_timer_en~q ;
wire \timer_inst|Decoder0~0_combout ;
wire \timer_inst|Decoder0~1_combout ;
wire \timer_inst|Decoder0~2_combout ;
wire \timer_inst|Add0~0_combout ;
wire \timer_inst|counter~14_combout ;
wire \timer_inst|WideOr2~1_combout ;
wire \timer_inst|WideOr2~0_combout ;
wire \timer_inst|WideOr2~combout ;
wire \timer_inst|WideOr1~1_combout ;
wire \timer_inst|WideOr1~0_combout ;
wire \timer_inst|WideOr1~combout ;
wire \timer_inst|Add0~37 ;
wire \timer_inst|Add0~38_combout ;
wire \timer_inst|counter~21_combout ;
wire \timer_inst|counter[20]~1_combout ;
wire \timer_inst|WideOr0~0_combout ;
wire \timer_inst|Add0~39 ;
wire \timer_inst|Add0~40_combout ;
wire \timer_inst|counter~23_combout ;
wire \timer_inst|Add0~41 ;
wire \timer_inst|Add0~42_combout ;
wire \timer_inst|counter~24_combout ;
wire \timer_inst|Add0~43 ;
wire \timer_inst|Add0~44_combout ;
wire \timer_inst|counter~25_combout ;
wire \timer_inst|Add0~45 ;
wire \timer_inst|Add0~46_combout ;
wire \timer_inst|counter~26_combout ;
wire \timer_inst|WideOr0~1_combout ;
wire \timer_inst|WideOr0~combout ;
wire \timer_inst|always0~0_combout ;
wire \timer_inst|counter[3]~5_combout ;
wire \timer_inst|Add0~1 ;
wire \timer_inst|Add0~2_combout ;
wire \timer_inst|counter~4_combout ;
wire \timer_inst|Add0~3 ;
wire \timer_inst|Add0~4_combout ;
wire \timer_inst|counter~15_combout ;
wire \timer_inst|Add0~5 ;
wire \timer_inst|Add0~6_combout ;
wire \timer_inst|counter~16_combout ;
wire \timer_inst|Add0~7 ;
wire \timer_inst|Add0~8_combout ;
wire \timer_inst|counter~17_combout ;
wire \timer_inst|Add0~9 ;
wire \timer_inst|Add0~10_combout ;
wire \timer_inst|counter~18_combout ;
wire \timer_inst|Add0~11 ;
wire \timer_inst|Add0~12_combout ;
wire \timer_inst|counter~19_combout ;
wire \timer_inst|Add0~13 ;
wire \timer_inst|Add0~14_combout ;
wire \timer_inst|counter~20_combout ;
wire \timer_inst|Add0~15 ;
wire \timer_inst|Add0~16_combout ;
wire \timer_inst|counter~7_combout ;
wire \timer_inst|counter[13]~3_combout ;
wire \timer_inst|Add0~17 ;
wire \timer_inst|Add0~18_combout ;
wire \timer_inst|counter~2_combout ;
wire \timer_inst|Add0~19 ;
wire \timer_inst|Add0~20_combout ;
wire \timer_inst|counter~6_combout ;
wire \timer_inst|Add0~21 ;
wire \timer_inst|Add0~22_combout ;
wire \timer_inst|counter~8_combout ;
wire \timer_inst|Add0~23 ;
wire \timer_inst|Add0~24_combout ;
wire \timer_inst|counter~9_combout ;
wire \timer_inst|Add0~25 ;
wire \timer_inst|Add0~26_combout ;
wire \timer_inst|counter~10_combout ;
wire \timer_inst|Add0~27 ;
wire \timer_inst|Add0~28_combout ;
wire \timer_inst|counter~11_combout ;
wire \timer_inst|Add0~29 ;
wire \timer_inst|Add0~30_combout ;
wire \timer_inst|counter~12_combout ;
wire \timer_inst|Add0~31 ;
wire \timer_inst|Add0~32_combout ;
wire \timer_inst|counter~13_combout ;
wire \timer_inst|Add0~33 ;
wire \timer_inst|Add0~34_combout ;
wire \timer_inst|counter~0_combout ;
wire \timer_inst|Add0~35 ;
wire \timer_inst|Add0~36_combout ;
wire \timer_inst|counter~22_combout ;
wire \timer_inst|Mux6~0_combout ;
wire \timer_inst|Mux6~1_combout ;
wire \timer_inst|to_cpu[7]~4_combout ;
wire \prev_serial_en~q ;
wire \to_CPU_left[2]~6_combout ;
wire \comb~0_combout ;
wire \CPU_inst|right_rotate1|Mux7~1_combout ;
wire \button[2]~input_o ;
wire \button_s[2]~1_combout ;
wire \intcon_inst|prev_in~3_combout ;
wire \intcon_inst|status~6_combout ;
wire \intcon_inst|status~7_combout ;
wire \intcon_inst|to_cpu~0_combout ;
wire \i2c_ri_inst|to_CPU~0_combout ;
wire \to_CPU_left[1]~1_combout ;
wire \serial_inst|data_read~combout ;
wire \serial_inst|rx_queue|prev_pop~q ;
wire \serial_inst|rx_queue|empty~1_combout ;
wire \serial_inst|rx_queue|empty~2_combout ;
wire \serial_inst|rx_queue|prev_push~q ;
wire \serial_inst|rx_queue|full~0_combout ;
wire \serial_inst|rx_queue|full~q ;
wire \serial_inst|always0~0_combout ;
wire \serial_inst|rx_overwrite~0_combout ;
wire \serial_inst|rx_overwrite~q ;
wire \serial_inst|UART_inst|rx_data~0_combout ;
wire \serial_inst|rx_queue|queue_mem~41_q ;
wire \serial_inst|rx_queue|queue_mem~57_q ;
wire \serial_inst|rx_queue|queue_mem~49_q ;
wire \serial_inst|rx_queue|queue_mem~33_q ;
wire \serial_inst|rx_queue|queue_mem~64_combout ;
wire \serial_inst|rx_queue|queue_mem~65_combout ;
wire \serial_inst|rx_queue|queue_mem~9_q ;
wire \serial_inst|rx_queue|queue_mem~1_q ;
wire \serial_inst|rx_queue|queue_mem~66_combout ;
wire \serial_inst|rx_queue|queue_mem~17feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~17_q ;
wire \serial_inst|rx_queue|queue_mem~25_q ;
wire \serial_inst|rx_queue|queue_mem~67_combout ;
wire \serial_inst|rx_queue|queue_mem~68_combout ;
wire \serial_inst|to_CPU~0_combout ;
wire \timer_inst|Mux7~0_combout ;
wire \timer_inst|Mux7~1_combout ;
wire \to_CPU_left[1]~0_combout ;
wire \CPU_inst|right_rotate1|Mux7~0_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[0]~0_combout ;
wire \intcon_inst|prev_in~2_combout ;
wire \intcon_inst|status~4_combout ;
wire \intcon_inst|status~5_combout ;
wire \intcon_inst|control~3_combout ;
wire \intcon_inst|to_cpu~6_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout ;
wire \i2c_ri_inst|start_req~0_combout ;
wire \i2c_ri_inst|master_ack~0_combout ;
wire \i2c_ri_inst|master_ack~q ;
wire \i2c_ri_inst|to_CPU~5_combout ;
wire \to_CPU_left[4]~11_combout ;
wire \timer_inst|to_cpu[4]~0_combout ;
wire \timer_inst|to_cpu[4]~5_combout ;
wire \serial_inst|UART_inst|rx_data~6_combout ;
wire \serial_inst|rx_queue|queue_mem~20feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~20_q ;
wire \serial_inst|rx_queue|queue_mem~12_q ;
wire \serial_inst|rx_queue|queue_mem~4_q ;
wire \serial_inst|rx_queue|queue_mem~91_combout ;
wire \serial_inst|rx_queue|queue_mem~28_q ;
wire \serial_inst|rx_queue|queue_mem~92_combout ;
wire \serial_inst|rx_queue|queue_mem~44_q ;
wire \serial_inst|rx_queue|queue_mem~60_q ;
wire \serial_inst|rx_queue|queue_mem~52_q ;
wire \serial_inst|rx_queue|queue_mem~36_q ;
wire \serial_inst|rx_queue|queue_mem~89_combout ;
wire \serial_inst|rx_queue|queue_mem~90_combout ;
wire \serial_inst|rx_queue|queue_mem~93_combout ;
wire \serial_inst|to_CPU~5_combout ;
wire \to_CPU_left[4]~10_combout ;
wire \CPU_inst|right_rotate1|Mux7~2_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[4]~4_combout ;
wire \CPU_inst|alu_a_mux_out[0]~0_combout ;
wire \CPU_inst|ALU0|add_result[0]~1 ;
wire \CPU_inst|ALU0|add_result[1]~3 ;
wire \CPU_inst|ALU0|add_result[2]~5 ;
wire \CPU_inst|ALU0|add_result[3]~7 ;
wire \CPU_inst|ALU0|add_result[4]~9 ;
wire \CPU_inst|ALU0|add_result[5]~11 ;
wire \CPU_inst|ALU0|add_result[6]~12_combout ;
wire \CPU_inst|ALU0|alu_reg[5]~1_combout ;
wire \CPU_inst|hazard_unit0|decoder_RST~0_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~0_combout ;
wire \CPU_inst|alu_op1~0_combout ;
wire \CPU_inst|alu_op2~6_combout ;
wire \CPU_inst|alu_op3[2]~feeder_combout ;
wire \CPU_inst|ALU0|alu_reg[5]~2_combout ;
wire \CPU_inst|ALU0|Mux1~8_combout ;
wire \CPU_inst|ALU0|Mux1~9_combout ;
wire \CPU_inst|ALU0|Mux3~11_combout ;
wire \CPU_inst|ALU0|Mux1~10_combout ;
wire \WideAnd2~2_combout ;
wire \WideAnd2~4_combout ;
wire \timer_inst|Decoder0~3_combout ;
wire \timer_inst|Mux0~0_combout ;
wire \timer_inst|count_active~q ;
wire \timer_inst|WideOr3~combout ;
wire \intcon_inst|prev_in~0_combout ;
wire \intcon_inst|status~0_combout ;
wire \intcon_inst|status~1_combout ;
wire \intcon_inst|control~2_combout ;
wire \intcon_inst|to_cpu~8_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout ;
wire \i2c_ri_inst|ready_flag~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~12_combout ;
wire \i2c_ri_inst|stop_req~0_combout ;
wire \i2c_ri_inst|stop_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~1_combout ;
wire \i2c_ri_inst|start_req~1_combout ;
wire \i2c_ri_inst|start_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|start_req_flag~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|start_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_start_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~4_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~15_combout ;
wire \i2c_ri_inst|read_req~0_combout ;
wire \i2c_ri_inst|read_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_read_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|read_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|rx_active~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_active~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~13_combout ;
wire \i2c_ri_inst|i2c_phy_inst|ready~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|ready~q ;
wire \i2c_ri_inst|ready_flag~2_combout ;
wire \i2c_ri_inst|ready_flag~q ;
wire \i2c_ri_inst|to_CPU~7_combout ;
wire \to_CPU_left[6]~15_combout ;
wire \serial_inst|UART_inst|rx_data~8_combout ;
wire \serial_inst|rx_queue|queue_mem~6_q ;
wire \serial_inst|rx_queue|queue_mem~14_q ;
wire \serial_inst|rx_queue|queue_mem~101_combout ;
wire \serial_inst|rx_queue|queue_mem~22_q ;
wire \serial_inst|rx_queue|queue_mem~30_q ;
wire \serial_inst|rx_queue|queue_mem~102_combout ;
wire \serial_inst|rx_queue|queue_mem~46_q ;
wire \serial_inst|rx_queue|queue_mem~62_q ;
wire \serial_inst|rx_queue|queue_mem~54_q ;
wire \serial_inst|rx_queue|queue_mem~38_q ;
wire \serial_inst|rx_queue|queue_mem~99_combout ;
wire \serial_inst|rx_queue|queue_mem~100_combout ;
wire \serial_inst|rx_queue|queue_mem~103_combout ;
wire \serial_inst|to_CPU~7_combout ;
wire \timer_inst|to_cpu[6]~2_combout ;
wire \to_CPU_left[6]~14_combout ;
wire \intcon_inst|prev_in~1_combout ;
wire \intcon_inst|status~2_combout ;
wire \intcon_inst|status~3_combout ;
wire \intcon_inst|control~0_combout ;
wire \intcon_inst|to_cpu~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~6_combout ;
wire \to_CPU_left[7]~13_combout ;
wire \serial_inst|UART_inst|rx_data~7_combout ;
wire \serial_inst|rx_queue|queue_mem~15_q ;
wire \serial_inst|rx_queue|queue_mem~7_q ;
wire \serial_inst|rx_queue|queue_mem~96_combout ;
wire \serial_inst|rx_queue|queue_mem~23feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~23_q ;
wire \serial_inst|rx_queue|queue_mem~31_q ;
wire \serial_inst|rx_queue|queue_mem~97_combout ;
wire \serial_inst|rx_queue|queue_mem~55_q ;
wire \serial_inst|rx_queue|queue_mem~39_q ;
wire \serial_inst|rx_queue|queue_mem~94_combout ;
wire \serial_inst|rx_queue|queue_mem~63_q ;
wire \serial_inst|rx_queue|queue_mem~47_q ;
wire \serial_inst|rx_queue|queue_mem~95_combout ;
wire \serial_inst|rx_queue|queue_mem~98_combout ;
wire \serial_inst|to_CPU~6_combout ;
wire \timer_inst|to_cpu[7]~3_combout ;
wire \to_CPU_left[7]~12_combout ;
wire \CPU_inst|right_rotate1|Mux7~3_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[6]~6_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[2]~2_combout ;
wire \CPU_inst|mask0|mask_reg~5_combout ;
wire \CPU_inst|alu_a_mux_out[6]~6_combout ;
wire \CPU_inst|ALU0|add_result[6]~13 ;
wire \CPU_inst|ALU0|add_result[7]~15 ;
wire \CPU_inst|ALU0|Add0~0_combout ;
wire \CPU_inst|ALU0|OVF_reg~0_combout ;
wire \CPU_inst|ALU0|OVF_reg~1_combout ;
wire \CPU_inst|ALU0|OVF_reg~q ;
wire \CPU_inst|right_rotate0|Mux7~1_combout ;
wire \CPU_inst|right_rotate0|Mux7~9_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[2]~2_combout ;
wire \CPU_inst|mask0|mask_reg~1_combout ;
wire \CPU_inst|alu_a_mux_out[2]~2_combout ;
wire \CPU_inst|ALU0|Mux5~0_combout ;
wire \CPU_inst|ALU0|add_result[2]~4_combout ;
wire \CPU_inst|ALU0|Mux5~1_combout ;
wire \CPU_inst|ALU0|Mux5~2_combout ;
wire \CPU_inst|reg_file0|ivr_reg[2]~feeder_combout ;
wire \i2c_en~combout ;
wire \prev_i2c_en~q ;
wire \to_CPU_left[3]~5_combout ;
wire \timer_inst|Mux5~0_combout ;
wire \timer_inst|Mux5~1_combout ;
wire \serial_inst|UART_inst|rx_data~3_combout ;
wire \serial_inst|rx_queue|queue_mem~19feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~19_q ;
wire \serial_inst|rx_queue|queue_mem~11_q ;
wire \serial_inst|rx_queue|queue_mem~3_q ;
wire \serial_inst|rx_queue|queue_mem~76_combout ;
wire \serial_inst|rx_queue|queue_mem~27_q ;
wire \serial_inst|rx_queue|queue_mem~77_combout ;
wire \serial_inst|rx_queue|queue_mem~43_q ;
wire \serial_inst|rx_queue|queue_mem~59_q ;
wire \serial_inst|rx_queue|queue_mem~51_q ;
wire \serial_inst|rx_queue|queue_mem~35_q ;
wire \serial_inst|rx_queue|queue_mem~74_combout ;
wire \serial_inst|rx_queue|queue_mem~75_combout ;
wire \serial_inst|rx_queue|queue_mem~78_combout ;
wire \serial_inst|rx_queue|empty~0_combout ;
wire \serial_inst|rx_queue|empty~3_combout ;
wire \serial_inst|rx_queue|empty~q ;
wire \serial_inst|to_CPU~2_combout ;
wire \to_CPU_left[3]~4_combout ;
wire \CPU_inst|right_rotate1|Mux7~5_combout ;
wire \CPU_inst|right_rotate1|Mux7~4_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[1]~1_combout ;
wire \CPU_inst|mask0|mask_reg~4_combout ;
wire \CPU_inst|right_rotate0|Mux2~0_combout ;
wire \CPU_inst|alu_a_mux_out[5]~5_combout ;
wire \CPU_inst|ALU0|add_result[5]~10_combout ;
wire \CPU_inst|ALU0|Mux2~8_combout ;
wire \CPU_inst|ALU0|Mux2~9_combout ;
wire \CPU_inst|ALU0|Mux2~10_combout ;
wire \CPU_inst|shift_merge0|shift_reg~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~13_combout ;
wire \CPU_inst|shift_merge0|merge_result~12_combout ;
wire \CPU_inst|shift_merge0|Mux2~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~14_combout ;
wire \CPU_inst|shift_merge0|merge_result~11_combout ;
wire \CPU_inst|shift_merge0|Mux2~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~10_combout ;
wire \CPU_inst|shift_merge0|Mux2~0_combout ;
wire \CPU_inst|shift_merge0|Mux2~1_combout ;
wire \CPU_inst|shift_merge0|Mux2~2_combout ;
wire \CPU_inst|shift_merge0|Mux2~5_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ;
wire \i2c_ri_inst|data_from_master[5]~feeder_combout ;
wire \i2c_ri_inst|data_from_master[7]~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~14_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~8_combout ;
wire \i2c_ri_inst|data_from_master[2]~feeder_combout ;
wire \i2c_ri_inst|data_from_master[0]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout ;
wire \i2c_ri_inst|data_from_master[1]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout ;
wire \i2c_ri_inst|data_from_master[3]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout ;
wire \i2c_ri_inst|data_from_master[4]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~10_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~9_combout ;
wire \i2c_ri_inst|data_from_master[6]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~14_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~11_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_active~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_active~q ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout ;
wire \i2c_ri_inst|to_CPU~1_combout ;
wire \to_CPU_left[0]~3_combout ;
wire \serial_inst|tx_overwrite~0_combout ;
wire \serial_inst|tx_overwrite~q ;
wire \serial_inst|UART_inst|rx_data~2_combout ;
wire \serial_inst|rx_queue|queue_mem~16_q ;
wire \serial_inst|rx_queue|queue_mem~8_q ;
wire \serial_inst|rx_queue|queue_mem~0_q ;
wire \serial_inst|rx_queue|queue_mem~71_combout ;
wire \serial_inst|rx_queue|queue_mem~24_q ;
wire \serial_inst|rx_queue|queue_mem~72_combout ;
wire \serial_inst|rx_queue|queue_mem~48_q ;
wire \serial_inst|rx_queue|queue_mem~32_q ;
wire \serial_inst|rx_queue|queue_mem~69_combout ;
wire \serial_inst|rx_queue|queue_mem~56_q ;
wire \serial_inst|rx_queue|queue_mem~40_q ;
wire \serial_inst|rx_queue|queue_mem~70_combout ;
wire \serial_inst|rx_queue|queue_mem~73_combout ;
wire \serial_inst|to_CPU~1_combout ;
wire \timer_inst|Mux8~0_combout ;
wire \timer_inst|Mux8~1_combout ;
wire \to_CPU_left[0]~2_combout ;
wire \CPU_inst|right_rotate1|Mux7~7_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[7]~7_combout ;
wire \CPU_inst|mask0|mask_reg~6_combout ;
wire \CPU_inst|right_rotate0|Mux0~4_combout ;
wire \CPU_inst|right_rotate0|Mux0~3_combout ;
wire \CPU_inst|right_rotate0|Mux0~5_combout ;
wire \CPU_inst|right_rotate0|Mux7~13_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[3]~3_combout ;
wire \CPU_inst|right_rotate0|Mux0~6_combout ;
wire \CPU_inst|alu_a_mux_out[7]~7_combout ;
wire \CPU_inst|ALU0|add_result[7]~14_combout ;
wire \CPU_inst|ALU0|Mux0~8_combout ;
wire \CPU_inst|ALU0|Mux0~9_combout ;
wire \CPU_inst|ALU0|Mux0~11_combout ;
wire \CPU_inst|ALU0|Mux0~10_combout ;
wire \CPU_inst|reg_file0|Mux0~2_combout ;
wire \CPU_inst|reg_file0|Mux0~3_combout ;
wire \CPU_inst|reg_file0|Mux0~0_combout ;
wire \CPU_inst|reg_file0|Mux0~1_combout ;
wire \CPU_inst|reg_file0|a_reg[7]~7_combout ;
wire \CPU_inst|reg_file0|Mux0~4_combout ;
wire \CPU_inst|reg_file0|Mux0~5_combout ;
wire \CPU_inst|reg_file0|Mux0~6_combout ;
wire \CPU_inst|reg_file0|Mux0~7_combout ;
wire \CPU_inst|reg_file0|a_data[7]~19_combout ;
wire \CPU_inst|reg_file0|a_data[7]~18_combout ;
wire \CPU_inst|reg_file0|a_data[7]~20_combout ;
wire \CPU_inst|right_rotate0|Mux7~4_combout ;
wire \CPU_inst|right_rotate0|Mux7~3_combout ;
wire \CPU_inst|right_rotate0|Mux7~5_combout ;
wire \CPU_inst|right_rotate0|Mux3~0_combout ;
wire \CPU_inst|mask0|mask_reg~3_combout ;
wire \CPU_inst|alu_a_mux_out[4]~4_combout ;
wire \CPU_inst|ALU0|Mux3~8_combout ;
wire \CPU_inst|ALU0|Mux3~9_combout ;
wire \CPU_inst|ALU0|add_result[4]~8_combout ;
wire \CPU_inst|ALU0|Mux3~10_combout ;
wire \i2c_en~0_combout ;
wire \intcon_en~combout ;
wire \intcon_inst|always0~2_combout ;
wire \intcon_inst|status~12_combout ;
wire \intcon_inst|control~7_combout ;
wire \intcon_inst|to_cpu~5_combout ;
wire \i2c_ri_inst|to_CPU~4_combout ;
wire \to_CPU_left[5]~9_combout ;
wire \timer_inst|to_cpu[5]~1_combout ;
wire \serial_inst|UART_inst|rx_data~5_combout ;
wire \serial_inst|rx_queue|queue_mem~45_q ;
wire \serial_inst|rx_queue|queue_mem~61_q ;
wire \serial_inst|rx_queue|queue_mem~53_q ;
wire \serial_inst|rx_queue|queue_mem~37_q ;
wire \serial_inst|rx_queue|queue_mem~84_combout ;
wire \serial_inst|rx_queue|queue_mem~85_combout ;
wire \serial_inst|rx_queue|queue_mem~13_q ;
wire \serial_inst|rx_queue|queue_mem~5_q ;
wire \serial_inst|rx_queue|queue_mem~86_combout ;
wire \serial_inst|rx_queue|queue_mem~21_q ;
wire \serial_inst|rx_queue|queue_mem~29_q ;
wire \serial_inst|rx_queue|queue_mem~87_combout ;
wire \serial_inst|rx_queue|queue_mem~88_combout ;
wire \serial_inst|to_CPU~4_combout ;
wire \to_CPU_left[5]~8_combout ;
wire \CPU_inst|right_rotate1|Mux7~6_combout ;
wire \CPU_inst|right_rotate1|rotate_reg[3]~3_combout ;
wire \CPU_inst|mask0|mask_reg~2_combout ;
wire \CPU_inst|alu_a_mux_out[3]~3_combout ;
wire \CPU_inst|ALU0|add_result[3]~6_combout ;
wire \CPU_inst|ALU0|Mux4~8_combout ;
wire \CPU_inst|ALU0|Mux4~9_combout ;
wire \CPU_inst|ALU0|Mux4~10_combout ;
wire \CPU_inst|reg_file0|Mux4~2_combout ;
wire \CPU_inst|reg_file0|Mux4~3_combout ;
wire \CPU_inst|reg_file0|Mux4~0_combout ;
wire \CPU_inst|reg_file0|Mux4~1_combout ;
wire \CPU_inst|reg_file0|a_reg[3]~3_combout ;
wire \CPU_inst|reg_file0|Mux4~4_combout ;
wire \CPU_inst|reg_file0|Mux4~5_combout ;
wire \CPU_inst|reg_file0|Mux4~6_combout ;
wire \CPU_inst|reg_file0|Mux4~7_combout ;
wire \CPU_inst|reg_file0|a_data[3]~7_combout ;
wire \CPU_inst|reg_file0|a_data[3]~6_combout ;
wire \CPU_inst|reg_file0|a_data[3]~8_combout ;
wire \CPU_inst|PC0|A_next_I[11]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~13_combout ;
wire \CPU_inst|PC0|A_current_I~11_combout ;
wire \CPU_inst|PC0|A_pipe0~14_combout ;
wire \CPU_inst|PC0|A_pipe1~11_combout ;
wire \CPU_inst|PC0|A_pipe2~3_combout ;
wire \CPU_inst|PC0|PC_reg[11]~6_combout ;
wire \CPU_inst|PC0|PC_reg~38_combout ;
wire \CPU_inst|PC0|Add1~21 ;
wire \CPU_inst|PC0|Add1~22_combout ;
wire \CPU_inst|PC0|stack_in[11]~11_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~123feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~123_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~251_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~235_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~107_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~373_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~374_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~187_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~171_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~59_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~43_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~366_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~367_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~139_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~155_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~27feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~27_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~11_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~370_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~371_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~203feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~203_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~75_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~368_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~219_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~91_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~369_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~372_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~375_combout ;
wire \CPU_inst|PC0|PC_reg~39_combout ;
wire \CPU_inst|decode_unit0|I_alternate~13_combout ;
wire \CPU_inst|decode_unit0|I_reg~10_combout ;
wire \CPU_inst|alu_I_field1~1_combout ;
wire \CPU_inst|alu_I_field2~17_combout ;
wire \CPU_inst|alu_b_mux_out[1]~2_combout ;
wire \CPU_inst|alu_b_mux_out[1]~3_combout ;
wire \CPU_inst|ALU0|Mux6~8_combout ;
wire \CPU_inst|ALU0|Mux6~9_combout ;
wire \CPU_inst|ALU0|add_result[1]~2_combout ;
wire \CPU_inst|ALU0|Mux6~10_combout ;
wire \CPU_inst|reg_file0|a_data[1]~0_combout ;
wire \CPU_inst|reg_file0|Mux6~0_combout ;
wire \CPU_inst|reg_file0|Mux6~1_combout ;
wire \CPU_inst|reg_file0|Mux6~2_combout ;
wire \CPU_inst|reg_file0|Mux6~3_combout ;
wire \CPU_inst|reg_file0|a_reg[1]~1_combout ;
wire \CPU_inst|reg_file0|Mux6~4_combout ;
wire \CPU_inst|reg_file0|Mux6~5_combout ;
wire \CPU_inst|reg_file0|Mux6~6_combout ;
wire \CPU_inst|reg_file0|Mux6~7_combout ;
wire \CPU_inst|reg_file0|a_data[1]~1_combout ;
wire \CPU_inst|reg_file0|a_data[1]~2_combout ;
wire \CPU_inst|PC0|A_next_I[9]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~11_combout ;
wire \CPU_inst|PC0|A_current_I~9_combout ;
wire \CPU_inst|PC0|A_pipe0~12_combout ;
wire \CPU_inst|PC0|A_pipe1~9_combout ;
wire \CPU_inst|PC0|A_pipe2~1_combout ;
wire \CPU_inst|PC0|PC_reg[9]~4_combout ;
wire \CPU_inst|PC0|stack_in[9]~9_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~185_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~57_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~41_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~169feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~169_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~346_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~347_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~233feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~233_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~249_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~105_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~121feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~121_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~353_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~354_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~73_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~89_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~348_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~217_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~201_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~349_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~9_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~137_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~350_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~153_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~25_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~351_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~352_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~355_combout ;
wire \CPU_inst|PC0|PC_reg~34_combout ;
wire \CPU_inst|PC0|Add1~18_combout ;
wire \CPU_inst|PC0|PC_reg~35_combout ;
wire \CPU_inst|decode_unit0|I_alternate~8_combout ;
wire \CPU_inst|decode_unit0|I_reg~5_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~1_combout ;
wire \CPU_inst|src_raddr1[1]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~2_combout ;
wire \CPU_inst|reg_file0|Mux7~3_combout ;
wire \CPU_inst|reg_file0|r2[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~0_combout ;
wire \CPU_inst|reg_file0|Mux7~1_combout ;
wire \CPU_inst|reg_file0|a_reg[0]~0_combout ;
wire \CPU_inst|reg_file0|r12[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~6_combout ;
wire \CPU_inst|reg_file0|r15[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux7~4_combout ;
wire \CPU_inst|reg_file0|Mux7~5_combout ;
wire \CPU_inst|reg_file0|Mux7~7_combout ;
wire \CPU_inst|reg_file0|a_data[0]~4_combout ;
wire \CPU_inst|reg_file0|a_data[0]~3_combout ;
wire \CPU_inst|reg_file0|a_data[0]~5_combout ;
wire \CPU_inst|PC0|A_next_I[8]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~10_combout ;
wire \CPU_inst|PC0|A_current_I~8_combout ;
wire \CPU_inst|PC0|A_pipe0~11_combout ;
wire \CPU_inst|PC0|A_pipe1~8_combout ;
wire \CPU_inst|PC0|A_pipe2~0_combout ;
wire \CPU_inst|PC0|PC_reg[8]~3_combout ;
wire \CPU_inst|PC0|stack_in[8]~8_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~232_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~168_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~136_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~200feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~200_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~336_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~337_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~56_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~24_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~338_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~120_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~88_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~339_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~72_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~104_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~8_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~40feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~40_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~340_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~341_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~342_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~184feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~184_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~248_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~152_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~216feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~216_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~343_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~344_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~345_combout ;
wire \CPU_inst|PC0|PC_reg~32_combout ;
wire \CPU_inst|PC0|Add1~16_combout ;
wire \CPU_inst|PC0|PC_reg~33_combout ;
wire \CPU_inst|decode_unit0|I_alternate~16_combout ;
wire \CPU_inst|decode_unit0|I_reg~13_combout ;
wire \CPU_inst|decode_unit0|RC_reg~4_combout ;
wire \CPU_inst|decode_unit0|RC_reg~2_combout ;
wire \CPU_inst|decode_unit0|RC_reg~1_combout ;
wire \CPU_inst|decode_unit0|RC_reg~3_combout ;
wire \CPU_inst|decode_unit0|RC_reg~5_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~0_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~1_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~q ;
wire \CPU_inst|regf_wren1~0_combout ;
wire \CPU_inst|regf_wren1~q ;
wire \CPU_inst|regf_wren2~2_combout ;
wire \CPU_inst|regf_wren2~q ;
wire \CPU_inst|regf_wren3~feeder_combout ;
wire \CPU_inst|regf_wren3~q ;
wire \CPU_inst|regf_wren4~feeder_combout ;
wire \CPU_inst|regf_wren4~q ;
wire \CPU_inst|reg_file0|prev_wren~q ;
wire \CPU_inst|reg_file0|a_data[2]~9_combout ;
wire \CPU_inst|reg_file0|Mux5~0_combout ;
wire \CPU_inst|reg_file0|Mux5~1_combout ;
wire \CPU_inst|reg_file0|r6[2]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux5~2_combout ;
wire \CPU_inst|reg_file0|Mux5~3_combout ;
wire \CPU_inst|reg_file0|a_reg[2]~2_combout ;
wire \CPU_inst|reg_file0|Mux5~6_combout ;
wire \CPU_inst|reg_file0|r15[2]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux5~4_combout ;
wire \CPU_inst|reg_file0|Mux5~5_combout ;
wire \CPU_inst|reg_file0|Mux5~7_combout ;
wire \CPU_inst|reg_file0|a_data[2]~10_combout ;
wire \CPU_inst|reg_file0|a_data[2]~11_combout ;
wire \CPU_inst|PC0|WideOr0~0_combout ;
wire \CPU_inst|PC0|stack_pop~2_combout ;
wire \CPU_inst|PC0|prev_pipeline_flush~q ;
wire \CPU_inst|PC0|A_next_I[7]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~9_combout ;
wire \CPU_inst|PC0|A_current_I~7_combout ;
wire \CPU_inst|PC0|A_pipe0~10_combout ;
wire \CPU_inst|PC0|A_pipe1~7_combout ;
wire \CPU_inst|PC0|A_pipe2~11_combout ;
wire \CPU_inst|PC0|stack_in[7]~7_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~119_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~103_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~231feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~231_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~333_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~247_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~334_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~55_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~39_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~326_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~167_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~183feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~183_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~327_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~135_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~151_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~23_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~7_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~330_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~331_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~87_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~215_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~199feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~199_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~71_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~328_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~329_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~332_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~335_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg~29_combout ;
wire \CPU_inst|PC0|Add1~14_combout ;
wire \CPU_inst|PC0|PC_reg~30_combout ;
wire \CPU_inst|PC0|adder_out~21_combout ;
wire \CPU_inst|PC0|adder_out~18_combout ;
wire \CPU_inst|PC_I_field1[5]~feeder_combout ;
wire \CPU_inst|PC_I_field2[5]~feeder_combout ;
wire \CPU_inst|PC0|adder_out~9_combout ;
wire \CPU_inst|PC0|adder_out~6_combout ;
wire \CPU_inst|PC0|adder_out~3_combout ;
wire \CPU_inst|PC_I_field1[1]~feeder_combout ;
wire \CPU_inst|PC0|adder_out~0_combout ;
wire \CPU_inst|PC0|adder_out[0]~2 ;
wire \CPU_inst|PC0|adder_out[1]~5 ;
wire \CPU_inst|PC0|adder_out[2]~8 ;
wire \CPU_inst|PC0|adder_out[3]~11 ;
wire \CPU_inst|PC0|adder_out[4]~14 ;
wire \CPU_inst|PC0|adder_out[5]~17 ;
wire \CPU_inst|PC0|adder_out[6]~20 ;
wire \CPU_inst|PC0|adder_out[7]~22_combout ;
wire \CPU_inst|PC0|PC_reg~31_combout ;
wire \CPU_inst|decode_unit0|I_alternate~17_combout ;
wire \CPU_inst|decode_unit0|I_reg~14_combout ;
wire \CPU_inst|PC_I_field1[6]~feeder_combout ;
wire \CPU_inst|PC0|adder_out[6]~19_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~8_combout ;
wire \CPU_inst|PC0|A_current_I~6_combout ;
wire \CPU_inst|PC0|A_pipe0~9_combout ;
wire \CPU_inst|PC0|A_pipe1~6_combout ;
wire \CPU_inst|PC0|A_pipe2~10_combout ;
wire \CPU_inst|PC0|stack_in[6]~6_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~198feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~198_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~230_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~134_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~166_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~318_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~319_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~6_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~38_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~320_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~102_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~70_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~321_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~322_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~22_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~86_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~316_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~54_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~118_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~317_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~214feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~214_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~246_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~150_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~182_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~323_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~324_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~325_combout ;
wire \CPU_inst|PC0|PC_reg~26_combout ;
wire \CPU_inst|PC0|Add1~12_combout ;
wire \CPU_inst|PC0|PC_reg~27_combout ;
wire \CPU_inst|PC0|PC_reg~28_combout ;
wire \CPU_inst|decode_unit0|I_alternate~9_combout ;
wire \CPU_inst|decode_unit0|I_reg~6_combout ;
wire \CPU_inst|decode_unit0|CALL~0_combout ;
wire \CPU_inst|decode_unit0|RET~0_combout ;
wire \CPU_inst|decode_unit0|RET~q ;
wire \CPU_inst|hazard_unit0|decoder_flush~2_combout ;
wire \CPU_inst|hazard_unit0|decoder_flush~3_combout ;
wire \CPU_inst|hazard_unit0|RST_hold~q ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~6_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard1~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard~2_combout ;
wire \CPU_inst|hazard_unit0|latch_hazard~0_combout ;
wire \CPU_inst|hazard_unit0|latch_hazard~1_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~4_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard5~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard~1_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard3~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard~0_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~0_combout ;
wire \CPU_inst|hazard_unit0|hazard~1_combout ;
wire \CPU_inst|hazard_unit0|hazard~2_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~2_combout ;
wire \button[0]~input_o ;
wire \button_s[0]~0_combout ;
wire \CPU_inst|HALT~q ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~1_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~2_combout ;
wire \CPU_inst|alu_op1~2_combout ;
wire \CPU_inst|hazard_unit0|hazard~0_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~3_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ;
wire \CPU_inst|decode_unit0|XEC~2_combout ;
wire \CPU_inst|decode_unit0|prev_hazard~q ;
wire \CPU_inst|decode_unit0|I_alternate~5_combout ;
wire \CPU_inst|decode_unit0|I_reg~2_combout ;
wire \CPU_inst|decode_unit0|XEC~3_combout ;
wire \CPU_inst|decode_unit0|XEC~q ;
wire \CPU_inst|XEC1~0_combout ;
wire \CPU_inst|XEC1~q ;
wire \CPU_inst|XEC2~2_combout ;
wire \CPU_inst|XEC2~q ;
wire \CPU_inst|PC0|adder_out~15_combout ;
wire \CPU_inst|PC0|adder_out[5]~16_combout ;
wire \CPU_inst|PC0|A_next_I[5]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~7_combout ;
wire \CPU_inst|PC0|A_current_I~5_combout ;
wire \CPU_inst|PC0|A_pipe0~8_combout ;
wire \CPU_inst|PC0|A_pipe1~5_combout ;
wire \CPU_inst|PC0|PC_reg~23_combout ;
wire \CPU_inst|PC0|A_pipe2~9_combout ;
wire \CPU_inst|PC0|stack_in[5]~5_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~21_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~149_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~133feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~133_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~5_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~310_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~311_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~69_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~85_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~308_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~213_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~197_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~309_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~312_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~101_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~117feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~117_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~313_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~245_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~229_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~314_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~181feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~181_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~53_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~37_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~165feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~165_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~306_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~307_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~315_combout ;
wire \CPU_inst|PC0|Add1~10_combout ;
wire \CPU_inst|PC0|PC_reg~24_combout ;
wire \CPU_inst|PC0|PC_reg~25_combout ;
wire \CPU_inst|decode_unit0|I_alternate~12_combout ;
wire \CPU_inst|decode_unit0|I_reg~9_combout ;
wire \CPU_inst|decode_unit0|dest_waddr_reg~10_combout ;
wire \CPU_inst|dest_waddr2[0]~feeder_combout ;
wire \CPU_inst|dest_waddr4[0]~feeder_combout ;
wire \CPU_inst|reg_file0|prev_w_address[0]~feeder_combout ;
wire \CPU_inst|reg_file0|a_forward1~0_combout ;
wire \CPU_inst|reg_file0|a_data[4]~15_combout ;
wire \CPU_inst|reg_file0|r6[4]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux3~2_combout ;
wire \CPU_inst|reg_file0|Mux3~3_combout ;
wire \CPU_inst|reg_file0|Mux3~0_combout ;
wire \CPU_inst|reg_file0|Mux3~1_combout ;
wire \CPU_inst|reg_file0|a_reg[4]~4_combout ;
wire \CPU_inst|reg_file0|Mux3~4_combout ;
wire \CPU_inst|reg_file0|Mux3~5_combout ;
wire \CPU_inst|reg_file0|Mux3~6_combout ;
wire \CPU_inst|reg_file0|Mux3~7_combout ;
wire \CPU_inst|reg_file0|a_data[4]~16_combout ;
wire \CPU_inst|reg_file0|a_data[4]~17_combout ;
wire \CPU_inst|PC0|adder_out~12_combout ;
wire \CPU_inst|PC0|adder_out[4]~13_combout ;
wire \CPU_inst|PC0|Add1~8_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~6_combout ;
wire \CPU_inst|PC0|A_current_I~4_combout ;
wire \CPU_inst|PC0|A_pipe0~7_combout ;
wire \CPU_inst|PC0|A_pipe1~4_combout ;
wire \CPU_inst|PC0|A_pipe2~8_combout ;
wire \CPU_inst|PC0|stack_in[4]~4_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~148_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~212_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~303_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~244_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~180_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~304_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~68_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~100_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~36_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~4_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~300_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~301_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~84_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~116_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~20_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~52_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~298_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~299_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~302_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~228_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~164_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~132_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~196_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~296_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~297_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~305_combout ;
wire \CPU_inst|PC0|PC_reg~20_combout ;
wire \CPU_inst|PC0|PC_reg~21_combout ;
wire \CPU_inst|PC0|PC_reg~22_combout ;
wire \CPU_inst|decode_unit0|I_alternate~15_combout ;
wire \CPU_inst|decode_unit0|I_reg~12_combout ;
wire \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout ;
wire \CPU_inst|PC_I_field1[3]~feeder_combout ;
wire \CPU_inst|PC0|adder_out[3]~10_combout ;
wire \CPU_inst|PC0|Add1~6_combout ;
wire \CPU_inst|PC0|A_next_I[3]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~5_combout ;
wire \CPU_inst|PC0|A_current_I~3_combout ;
wire \CPU_inst|PC0|A_pipe0~6_combout ;
wire \CPU_inst|PC0|A_pipe1~3_combout ;
wire \CPU_inst|PC0|PC_reg~17_combout ;
wire \CPU_inst|PC0|A_pipe2~7_combout ;
wire \CPU_inst|PC0|stack_in[3]~3_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~131_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~147_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~3_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~19feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~19_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~290_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~291_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~67_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~195feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~195_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~288_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~211_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~83_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~289_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~292_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~115_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~227_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~99_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~293_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~243_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~294_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~51_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~35_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~286_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~163_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~179_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~287_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~295_combout ;
wire \CPU_inst|PC0|PC_reg~18_combout ;
wire \CPU_inst|PC0|PC_reg~19_combout ;
wire \CPU_inst|decode_unit0|I_alternate~6_combout ;
wire \CPU_inst|decode_unit0|I_reg~3_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~0_combout ;
wire \CPU_inst|decode_unit0|NZT~0_combout ;
wire \CPU_inst|decode_unit0|NZT~q ;
wire \CPU_inst|NZT1~0_combout ;
wire \CPU_inst|NZT1~q ;
wire \CPU_inst|NZT2~2_combout ;
wire \CPU_inst|NZT2~q ;
wire \CPU_inst|PC0|stack_pop~0_combout ;
wire \CPU_inst|decode_unit0|merge_D0_reg~1_combout ;
wire \CPU_inst|merge_D01~1_combout ;
wire \CPU_inst|merge_D02~7_combout ;
wire \CPU_inst|shift_merge0|merge_in~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~0_combout ;
wire \CPU_inst|shift_merge0|Mux5~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~2_combout ;
wire \CPU_inst|shift_merge0|Mux5~2_combout ;
wire \CPU_inst|shift_merge0|Mux5~0_combout ;
wire \CPU_inst|shift_merge0|Mux5~4_combout ;
wire \CPU_inst|shift_merge0|Mux5~5_combout ;
wire \CPU_inst|shift_merge0|Mux5~3_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ;
wire \button[3]~input_o ;
wire \button_s[3]~2_combout ;
wire \intcon_inst|prev_in~4_combout ;
wire \intcon_inst|status~8_combout ;
wire \intcon_inst|status~9_combout ;
wire \intcon_inst|WideOr1~1_combout ;
wire \intcon_inst|WideOr1~3_combout ;
wire \intcon_inst|int_addr[2]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg[0]~7_combout ;
wire \CPU_inst|PC0|PC_reg[0]~8_combout ;
wire \CPU_inst|PC0|A_next_I[2]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~4_combout ;
wire \CPU_inst|PC0|A_current_I~2_combout ;
wire \CPU_inst|PC0|A_pipe0~5_combout ;
wire \CPU_inst|PC0|A_pipe1~2_combout ;
wire \CPU_inst|PC0|A_pipe2~6_combout ;
wire \CPU_inst|PC0|stack_in[2]~2_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~2_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~34feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~34_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~280_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~98_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~66_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~281_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~130_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~162_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~278_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~226_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~194_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~279_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~282_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~18_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~82feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~82_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~276_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~114_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~50_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~277_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~210feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~210_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~242_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~146_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~178feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~178_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~283_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~284_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~285_combout ;
wire \CPU_inst|PC0|PC_reg~13_combout ;
wire \CPU_inst|PC0|PC_reg~14_combout ;
wire \CPU_inst|PC0|Add1~4_combout ;
wire \CPU_inst|PC0|PC_reg[2]~2_combout ;
wire \CPU_inst|PC0|adder_out[2]~7_combout ;
wire \CPU_inst|decode_unit0|I_alternate~2_combout ;
wire \CPU_inst|decode_unit0|I_reg~0_combout ;
wire \CPU_inst|decode_unit0|n_LB_w_reg~0_combout ;
wire \CPU_inst|decode_unit0|latch_address_w_reg~q ;
wire \CPU_inst|latch_address_w1~q ;
wire \CPU_inst|latch_address_w2~feeder_combout ;
wire \CPU_inst|latch_address_w2~q ;
wire \CPU_inst|latch_address_w3~feeder_combout ;
wire \CPU_inst|latch_address_w3~q ;
wire \CPU_inst|latch_address_w4~feeder_combout ;
wire \CPU_inst|latch_address_w4~q ;
wire \CPU_inst|latch_address_w5~q ;
wire \CPU_inst|shift_merge0|always2~1_combout ;
wire \CPU_inst|shift_merge0|merge_in~1_combout ;
wire \CPU_inst|shift_merge0|Mux6~0_combout ;
wire \CPU_inst|shift_merge0|Mux6~5_combout ;
wire \CPU_inst|shift_merge0|Mux6~6_combout ;
wire \CPU_inst|shift_merge0|Mux6~1_combout ;
wire \CPU_inst|shift_merge0|Mux6~2_combout ;
wire \CPU_inst|shift_merge0|Mux6~3_combout ;
wire \CPU_inst|shift_merge0|Mux6~4_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ;
wire \intcon_inst|control~4_combout ;
wire \intcon_inst|interrupt[0]~0_combout ;
wire \intcon_inst|int_addr~2_combout ;
wire \intcon_inst|WideOr1~2_combout ;
wire \intcon_inst|int_addr~4_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~3_combout ;
wire \CPU_inst|PC0|A_current_I~1_combout ;
wire \CPU_inst|PC0|A_pipe0~4_combout ;
wire \CPU_inst|PC0|A_pipe1~1_combout ;
wire \CPU_inst|PC0|A_pipe2~5_combout ;
wire \CPU_inst|PC0|stack_in[1]~1_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~225_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~241_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~97_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~113feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~113_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~273_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~274_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~33_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~161_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~266_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~49_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~177_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~267_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~17_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~145_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~1_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~129_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~270_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~271_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~81feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~81_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~65_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~268_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~209_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~193_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~269_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~272_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~275_combout ;
wire \CPU_inst|PC0|PC_reg~11_combout ;
wire \CPU_inst|PC0|PC_reg~12_combout ;
wire \CPU_inst|PC0|Add1~2_combout ;
wire \CPU_inst|PC0|PC_reg[1]~1_combout ;
wire \CPU_inst|PC0|adder_out[1]~4_combout ;
wire \CPU_inst|decode_unit0|I_alternate~4_combout ;
wire \CPU_inst|decode_unit0|I_reg~1_combout ;
wire \CPU_inst|decode_unit0|JMP~0_combout ;
wire \CPU_inst|decode_unit0|JMP~q ;
wire \CPU_inst|PC0|always2~1_combout ;
wire \CPU_inst|PC0|Add1~0_combout ;
wire \intcon_inst|int_addr~1_combout ;
wire \intcon_inst|int_addr~0_combout ;
wire \intcon_inst|int_addr~3_combout ;
wire \CPU_inst|PC0|A_current_I_alternate~0_combout ;
wire \CPU_inst|PC0|A_current_I~0_combout ;
wire \CPU_inst|PC0|A_pipe0~2_combout ;
wire \CPU_inst|PC0|A_pipe1~0_combout ;
wire \CPU_inst|PC0|A_pipe2~4_combout ;
wire \CPU_inst|PC0|stack_in[0]~0_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~176_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~240_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~144_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~208feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~208_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~263_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~264_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~128_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~192feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~192_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~256_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~160_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~224feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~224_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~257_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~16_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~48_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~258_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~112_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~80_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~259_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~0_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~32feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~32_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~260_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~96_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~64_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~261_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~262_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~265_combout ;
wire \CPU_inst|PC0|PC_reg~9_combout ;
wire \CPU_inst|PC0|PC_reg~10_combout ;
wire \CPU_inst|PC0|PC_reg[0]~0_combout ;
wire \CPU_inst|PC0|adder_out[0]~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~7_combout ;
wire \CPU_inst|decode_unit0|I_reg~4_combout ;
wire \CPU_inst|decode_unit0|src_raddr_reg~2_combout ;
wire \CPU_inst|src_raddr1[0]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux1~2_combout ;
wire \CPU_inst|reg_file0|Mux1~3_combout ;
wire \CPU_inst|reg_file0|Mux1~0_combout ;
wire \CPU_inst|reg_file0|Mux1~1_combout ;
wire \CPU_inst|reg_file0|a_reg[6]~6_combout ;
wire \CPU_inst|reg_file0|Mux1~6_combout ;
wire \CPU_inst|reg_file0|r15[6]~feeder_combout ;
wire \CPU_inst|reg_file0|Mux1~4_combout ;
wire \CPU_inst|reg_file0|Mux1~5_combout ;
wire \CPU_inst|reg_file0|Mux1~7_combout ;
wire \CPU_inst|reg_file0|a_data[6]~22_combout ;
wire \CPU_inst|reg_file0|a_data[6]~21_combout ;
wire \CPU_inst|reg_file0|a_data[6]~23_combout ;
wire \CPU_inst|PC0|WideOr0~1_combout ;
wire \CPU_inst|hazard_unit0|decoder_RST~1_combout ;
wire \CPU_inst|hazard_unit0|decoder_RST~combout ;
wire \intcon_inst|WideOr1~0_combout ;
wire \intcon_inst|WideOr1~combout ;
wire \intcon_inst|int_rq~q ;
wire \CPU_inst|prev_int_rq~0_combout ;
wire \CPU_inst|prev_int_rq~q ;
wire \CPU_inst|interrupt~0_combout ;
wire \CPU_inst|interrupt~q ;
wire \CPU_inst|decode_unit0|CALL~1_combout ;
wire \CPU_inst|decode_unit0|CALL~q ;
wire \CPU_inst|CALL1~0_combout ;
wire \CPU_inst|CALL1~q ;
wire \CPU_inst|CALL2~2_combout ;
wire \CPU_inst|CALL2~q ;
wire \CPU_inst|alu_op2~8_combout ;
wire \CPU_inst|alu_op3[0]~feeder_combout ;
wire \CPU_inst|ALU0|add_result[0]~0_combout ;
wire \CPU_inst|ALU0|Mux7~0_combout ;
wire \CPU_inst|ALU0|Mux7~1_combout ;
wire \CPU_inst|shift_merge0|merge_in~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~5_combout ;
wire \CPU_inst|shift_merge0|merge_result~4_combout ;
wire \CPU_inst|shift_merge0|Mux4~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~3_combout ;
wire \CPU_inst|shift_merge0|Mux4~2_combout ;
wire \CPU_inst|shift_merge0|Mux4~4_combout ;
wire \CPU_inst|shift_merge0|Mux4~0_combout ;
wire \CPU_inst|shift_merge0|Mux4~5_combout ;
wire \CPU_inst|shift_merge0|Mux4~3_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ;
wire \i2c_ri_inst|write_req~0_combout ;
wire \i2c_ri_inst|write_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|prev_write_req~q ;
wire \i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout ;
wire \i2c_ri_inst|i2c_phy_inst|write_req_flag~q ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~4_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_active~q ;
wire \i2c_ri_inst|i2c_phy_inst|always0~6_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~7_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout ;
wire \i2c_ri_inst|i2c_phy_inst|clk_i2c~q ;
wire \i2c_ri_inst|data_from_master[7]~feeder_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~5_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout ;
wire \i2c_ri_inst|i2c_phy_inst|always0~5_combout ;
wire \i2c_ri_inst|i2c_phy_inst|tx_frame~4_combout ;
wire \serial_inst|UART_inst|tx_frame~0_combout ;
wire \serial_inst|UART_inst|tx_frame~1_combout ;
wire \led_q[1]~feeder_combout ;
wire \i2c_scl~input_o ;
wire [7:0] \CPU_inst|reg_file0|ivl_reg ;
wire [3:0] \CPU_inst|dest_waddr1 ;
wire [4:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \serial_inst|UART_inst|tx_frame ;
wire [2:0] \CPU_inst|merge_D04 ;
wire [4:0] \i2c_ri_inst|i2c_phy_inst|clk_div ;
wire [3:0] \CPU_inst|PC0|cstack0|address ;
wire [8:0] \serial_inst|UART_inst|tx_timer ;
wire [7:0] \i2c_ri_inst|data_from_master ;
wire [7:0] \CPU_inst|right_rotate1|rotate_reg ;
wire [2:0] \serial_inst|tx_queue|write_addr ;
wire [2:0] \serial_inst|tx_queue|read_addr ;
wire [7:0] \CPU_inst|right_rotate0|rotate_reg ;
wire [2:0] \CPU_inst|alu_op2 ;
wire [7:0] \CPU_inst|reg_file0|a_reg ;
wire [7:0] \i2c_ri_inst|to_CPU ;
wire [7:0] \CPU_inst|IV_in ;
wire [7:0] \CPU_inst|reg_file0|r2 ;
wire [2:0] \CPU_inst|rotate_R2 ;
wire [7:0] \intcon_inst|status ;
wire [3:0] \CPU_inst|decode_unit0|src_raddr_reg ;
wire [7:0] \ram_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \timer_inst|to_cpu ;
wire [23:0] \timer_inst|counter ;
wire [15:0] \rom_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \CPU_inst|reg_file0|r16 ;
wire [7:0] \CPU_inst|ALU0|alu_reg ;
wire [10:0] \i2c_ri_inst|i2c_phy_inst|tx_frame ;
wire [7:0] \intcon_inst|prev_in ;
wire [3:0] \CPU_inst|dest_waddr2 ;
wire [7:0] \CPU_inst|reg_file0|ivr_reg ;
wire [2:0] \serial_inst|rx_queue|read_addr ;
wire [2:0] \CPU_inst|alu_op3 ;
wire [7:0] \CPU_inst|reg_file0|aux ;
wire [2:0] \serial_inst|rx_queue|write_addr ;
wire [7:0] \CPU_inst|reg_file0|r6 ;
wire [2:0] \CPU_inst|shift_L3 ;
wire [7:0] \CPU_inst|shift_merge0|LBD_reg ;
wire [15:0] \CPU_inst|PC0|PC_reg ;
wire [7:0] \CPU_inst|reg_file0|r15 ;
wire [2:0] \CPU_inst|merge_D05 ;
wire [15:0] \CPU_inst|PC0|A_current_I ;
wire [3:0] led_q;
wire [7:0] \serial_inst|tx_queue|dout ;
wire [3:0] \CPU_inst|reg_file0|prev_w_address ;
wire [3:0] \CPU_inst|dest_waddr4 ;
wire [3:0] \CPU_inst|src_raddr1 ;
wire [7:0] \CPU_inst|shift_merge0|merge_in ;
wire [7:0] \CPU_inst|shift_merge0|merge_mask ;
wire [7:0] \CPU_inst|shift_merge0|shift_reg ;
wire [7:0] \CPU_inst|alu_I_field3 ;
wire [9:0] \serial_inst|UART_inst|rx_frame ;
wire [7:0] \CPU_inst|mask0|mask_reg ;
wire [3:0] \CPU_inst|reg_file0|prev_a_address ;
wire [3:0] \CPU_inst|dest_waddr3 ;
wire [2:0] \CPU_inst|shift_L4 ;
wire [7:0] \CPU_inst|shift_merge0|RBD_reg ;
wire [7:0] \CPU_inst|alu_I_field2 ;
wire [7:0] \CPU_inst|reg_file0|prev_w_data ;
wire [7:0] \CPU_inst|reg_file0|r1 ;
wire [2:0] \CPU_inst|mask_L2 ;
wire [2:0] \CPU_inst|merge_D03 ;
wire [7:0] \CPU_inst|alu_I_field1 ;
wire [7:0] \CPU_inst|reg_file0|r3 ;
wire [2:0] \CPU_inst|rotate_S01 ;
wire [7:0] \CPU_inst|reg_file0|r5 ;
wire [7:0] \CPU_inst|reg_file0|r4 ;
wire [7:0] \CPU_inst|reg_file0|r12 ;
wire [7:0] \CPU_inst|reg_file0|r14 ;
wire [7:0] \CPU_inst|reg_file0|r11 ;
wire [7:0] \CPU_inst|reg_file0|r13 ;
wire [2:0] \CPU_inst|rotate_R1 ;
wire [2:0] \CPU_inst|alu_op1 ;
wire [2:0] \CPU_inst|mask_L1 ;
wire [2:0] \CPU_inst|merge_D02 ;
wire [2:0] \CPU_inst|shift_L2 ;
wire [12:0] \CPU_inst|decode_unit0|PC_I_field_reg ;
wire [2:0] \CPU_inst|decode_unit0|shift_L_reg ;
wire [7:0] \serial_inst|to_CPU ;
wire [7:0] \intcon_inst|to_cpu ;
wire [7:0] to_CPU_left;
wire [2:0] \CPU_inst|decode_unit0|rotate_R_reg ;
wire [2:0] \CPU_inst|decode_unit0|alu_op_reg ;
wire [3:0] \CPU_inst|decode_unit0|dest_waddr_reg ;
wire [2:0] \CPU_inst|decode_unit0|mask_L_reg ;
wire [7:0] \CPU_inst|decode_unit0|alu_I_field_reg ;
wire [2:0] \CPU_inst|merge_D01 ;
wire [2:0] \CPU_inst|shift_L1 ;
wire [15:0] \CPU_inst|decode_unit0|I_reg ;
wire [7:0] \intcon_inst|control ;
wire [7:0] \intcon_inst|interrupt ;
wire [3:0] button_s;
wire [15:0] \CPU_inst|PC0|A_current_I_alternate ;
wire [7:0] \serial_inst|rx_queue|dout ;
wire [8:0] \i2c_ri_inst|i2c_phy_inst|rx_frame ;
wire [2:0] \CPU_inst|decode_unit0|merge_D0_reg ;
wire [15:0] \CPU_inst|decode_unit0|I_alternate ;
wire [7:0] \serial_inst|UART_inst|rx_data ;
wire [15:0] \CPU_inst|PC0|cstack0|output_buf ;
wire [15:0] \CPU_inst|PC0|xec_return_addr ;
wire [2:0] \intcon_inst|int_addr ;
wire [7:0] \CPU_inst|PC_I_field2 ;
wire [15:0] \CPU_inst|PC0|A_pipe2 ;
wire [8:0] \serial_inst|UART_inst|rx_timer ;
wire [15:0] \CPU_inst|PC0|A_pipe1 ;
wire [7:0] \CPU_inst|PC_I_field1 ;
wire [15:0] \CPU_inst|PC0|cstack0|input_buf ;
wire [15:0] \CPU_inst|PC0|A_pipe0 ;
wire [15:0] \CPU_inst|PC0|A_next_I ;

wire [4:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \ram_inst|altsyncram_component|auto_generated|q_a [1] = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|q_a [0] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|q_a [3] = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|q_a [2] = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|q_a [5] = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|q_a [4] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|q_a [7] = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|q_a [6] = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|q_a [11] = \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [15] = \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [13] = \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [14] = \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [8] = \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [9] = \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [10] = \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [12] = \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [0] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [4] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [1] = \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [2] = \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [3] = \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [5] = \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [6] = \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [7] = \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \LED[0]~output (
	.i(led_q[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \LED[1]~output (
	.i(led_q[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \LED[2]~output (
	.i(led_q[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \LED[3]~output (
	.i(led_q[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \TXD~output (
	.i(\serial_inst|UART_inst|tx_frame [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TXD),
	.obar());
// synopsys translate_off
defparam \TXD~output .bus_hold = "false";
defparam \TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \i2c_sda~output (
	.i(!\i2c_ri_inst|i2c_phy_inst|tx_frame [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \i2c_scl~output (
	.i(!\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N14
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout  = \i2c_ri_inst|i2c_phy_inst|clk_div [0] $ (VCC)
// \i2c_ri_inst|i2c_phy_inst|clk_div[0]~6  = CARRY(\i2c_ri_inst|i2c_phy_inst|clk_div [0])

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5 .lut_mask = 16'h33CC;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneive_lcell_comb \rst~0 (
// Equation(s):
// \rst~0_combout  = !\reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst~0 .lut_mask = 16'h00FF;
defparam \rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N17
dffeas rst(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst.is_wysiwyg = "true";
defparam rst.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_div [1] & (!\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 )) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [1] & ((\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ) # (GND)))
// \i2c_ri_inst|i2c_phy_inst|clk_div[1]~8  = CARRY((!\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [1]))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~6 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7 .lut_mask = 16'h3C3F;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N18
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_div [2] & (\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8  $ (GND))) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [2] & (!\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8  & VCC))
// \i2c_ri_inst|i2c_phy_inst|clk_div[2]~10  = CARRY((\i2c_ri_inst|i2c_phy_inst|clk_div [2] & !\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~8 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9 .lut_mask = 16'hC30C;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N19
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_div [3] & (!\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 )) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [3] & ((\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ) # (GND)))
// \i2c_ri_inst|i2c_phy_inst|clk_div[3]~13  = CARRY((!\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ) # (!\i2c_ri_inst|i2c_phy_inst|clk_div [3]))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[2]~10 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout ),
	.cout(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 ));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12 .lut_mask = 16'h3C3F;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N21
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout  = \i2c_ri_inst|i2c_phy_inst|clk_div [4] $ (!\i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 )

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i2c_ri_inst|i2c_phy_inst|clk_div[3]~13 ),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14 .lut_mask = 16'hA5A5;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N23
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_div[4]~11 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout  = (\rst~q ) # ((\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  & (\i2c_ri_inst|i2c_phy_inst|clk_div [4] & \i2c_ri_inst|i2c_phy_inst|clk_div [3])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.datab(\rst~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4]~11 .lut_mask = 16'hECCC;
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N15
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N17
dffeas \i2c_ri_inst|i2c_phy_inst|clk_div[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_div[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c_ri_inst|i2c_phy_inst|clk_div[4]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|Equal0~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  = (!\i2c_ri_inst|i2c_phy_inst|clk_div [1] & (!\i2c_ri_inst|i2c_phy_inst|clk_div [0] & !\i2c_ri_inst|i2c_phy_inst|clk_div [2]))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|Equal0~0 .lut_mask = 16'h0003;
defparam \i2c_ri_inst|i2c_phy_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~0_combout  = (\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  & (!\i2c_ri_inst|i2c_phy_inst|clk_div [3] & (!\i2c_ri_inst|i2c_phy_inst|clk_div [4] & !\i2c_ri_inst|i2c_phy_inst|clk_i2c~q )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~0 .lut_mask = 16'h0002;
defparam \i2c_ri_inst|i2c_phy_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \CPU_inst|reg_file0|prev_a_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|src_raddr1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \CPU_inst|RST_hold~feeder (
// Equation(s):
// \CPU_inst|RST_hold~feeder_combout  = \rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\CPU_inst|RST_hold~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|RST_hold~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|RST_hold~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \CPU_inst|RST_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|RST_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST_hold .is_wysiwyg = "true";
defparam \CPU_inst|RST_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \CPU_inst|RST~0 (
// Equation(s):
// \CPU_inst|RST~0_combout  = (\rst~q ) # (\CPU_inst|RST_hold~q )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|RST_hold~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|RST~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|RST~0 .lut_mask = 16'hFCFC;
defparam \CPU_inst|RST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \CPU_inst|RST (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|RST~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST .is_wysiwyg = "true";
defparam \CPU_inst|RST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~1 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~1_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|XEC2~q  & !\CPU_inst|CALL2~q ))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~1 .lut_mask = 16'h0003;
defparam \CPU_inst|PC0|stack_pop~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~5 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~5_combout  = (\CPU_inst|interrupt~q ) # (\CPU_inst|CALL2~q )

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~5 .lut_mask = 16'hFFAA;
defparam \CPU_inst|PC0|cstack0|address[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~3 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~3_combout  = (\CPU_inst|hazard_unit0|decoder_flush~2_combout ) # ((\CPU_inst|PC0|cstack0|address[1]~5_combout ) # ((!\CPU_inst|PC0|stack_pop~0_combout ) # (!\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.datad(\CPU_inst|PC0|stack_pop~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~3 .lut_mask = 16'hEFFF;
defparam \CPU_inst|hazard_unit0|hazard~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|Decoder1~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Decoder1~0_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [14] & !\CPU_inst|decode_unit0|I_reg [13]))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Decoder1~0 .lut_mask = 16'h00A0;
defparam \CPU_inst|decode_unit0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~1_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|I_reg [15]))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .lut_mask = 16'hA020;
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \CPU_inst|decode_unit0|alu_op_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \CPU_inst|alu_op1~1 (
// Equation(s):
// \CPU_inst|alu_op1~1_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|alu_op_reg [1] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~1 .lut_mask = 16'h0030;
defparam \CPU_inst|alu_op1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \CPU_inst|RST~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CPU_inst|RST~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CPU_inst|RST~clkctrl_outclk ));
// synopsys translate_off
defparam \CPU_inst|RST~clkctrl .clock_type = "global clock";
defparam \CPU_inst|RST~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \CPU_inst|alu_op1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \CPU_inst|alu_op2~7 (
// Equation(s):
// \CPU_inst|alu_op2~7_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_op1 [1])))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_op1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~7 .lut_mask = 16'h0200;
defparam \CPU_inst|alu_op2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \CPU_inst|alu_op2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \CPU_inst|alu_op3[1]~feeder (
// Equation(s):
// \CPU_inst|alu_op3[1]~feeder_combout  = \CPU_inst|alu_op2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|alu_op3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \CPU_inst|alu_op3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[5]~0 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[5]~0_combout  = (\CPU_inst|alu_op3 [0] & \CPU_inst|alu_op3 [1])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5]~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|ALU0|alu_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~11 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~11_combout  = (\CPU_inst|alu_op3 [1]) # (!\CPU_inst|alu_op3 [0])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~11 .lut_mask = 16'hFF33;
defparam \CPU_inst|ALU0|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \CPU_inst|PC0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[10]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[10]~feeder_combout  = \CPU_inst|PC0|PC_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[10]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \CPU_inst|PC0|A_next_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~12 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~12_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [10])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [10]),
	.datad(\CPU_inst|PC0|A_next_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~12 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[12]~1 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[12]~1_combout  = (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|prev_hazard~q ) # ((!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & !\CPU_inst|PC0|cstack0|address[1]~5_combout ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|prev_hazard~q ),
	.datad(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[12]~1 .lut_mask = 16'h3031;
defparam \CPU_inst|PC0|A_current_I_alternate[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[12]~2 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[12]~2_combout  = ((!\CPU_inst|PC0|prev_hazard~q  & ((!\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ) # (!\CPU_inst|PC0|stack_pop~0_combout )))) # (!\CPU_inst|PC0|A_current_I_alternate[12]~1_combout )

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|PC0|A_current_I_alternate[12]~1_combout ),
	.datac(\CPU_inst|PC0|prev_hazard~q ),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[12]~2 .lut_mask = 16'h373F;
defparam \CPU_inst|PC0|A_current_I_alternate[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \CPU_inst|PC0|A_current_I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~10 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~10_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [10])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [10])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [10]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~10 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|XEC~4 (
// Equation(s):
// \CPU_inst|decode_unit0|XEC~4_combout  = (\CPU_inst|interrupt~q ) # ((\CPU_inst|hazard_unit0|decoder_flush~2_combout ) # (\CPU_inst|CALL2~q ))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|XEC~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC~4 .lut_mask = 16'hFEFE;
defparam \CPU_inst|decode_unit0|XEC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[7]~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[7]~3_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q ) # ((\CPU_inst|PC0|stack_pop~0_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout  & !\CPU_inst|decode_unit0|XEC~4_combout )))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.datac(\CPU_inst|decode_unit0|XEC~4_combout ),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[7]~3 .lut_mask = 16'hFF08;
defparam \CPU_inst|PC0|A_pipe0[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \CPU_inst|PC0|A_current_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~10_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~13 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~13_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [10])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [10]),
	.datad(\CPU_inst|PC0|A_current_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~13 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \CPU_inst|PC0|A_pipe0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~10_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [10])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(\CPU_inst|PC0|PC_reg [10]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe0 [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~10 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_pipe1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \CPU_inst|PC0|A_pipe1[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~2_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [10])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [10])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(\CPU_inst|PC0|PC_reg [10]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1 [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~2 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_pipe2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \CPU_inst|PC0|A_pipe2[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[10]~5 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[10]~5_combout  = (\CPU_inst|CALL2~q  & ((\CPU_inst|reg_file0|a_data[2]~11_combout ))) # (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|A_pipe2 [10]))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|A_pipe2 [10]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[10]~5 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \CPU_inst|PC0|prev_XEC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|XEC2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_XEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_XEC .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_XEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|always2~0 (
// Equation(s):
// \CPU_inst|PC0|always2~0_combout  = (\CPU_inst|interrupt~q ) # ((!\CPU_inst|NZT1~q  & (!\CPU_inst|XEC1~q  & \CPU_inst|decode_unit0|RET~q )))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|XEC1~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~0 .lut_mask = 16'hF1F0;
defparam \CPU_inst|PC0|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[7]~16 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[7]~16_combout  = (!\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|decode_unit0|JMP~q ) # (!\CPU_inst|PC0|prev_XEC~q )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|JMP~q ),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[7]~16 .lut_mask = 16'h00CF;
defparam \CPU_inst|PC0|PC_reg[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[7]~15 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[7]~15_combout  = (\CPU_inst|PC0|always2~0_combout ) # ((!\CPU_inst|decode_unit0|JMP~q  & !\CPU_inst|PC0|prev_XEC~q ))

	.dataa(\CPU_inst|decode_unit0|JMP~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[7]~15 .lut_mask = 16'hFF05;
defparam \CPU_inst|PC0|PC_reg[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \CPU_inst|PC0|xec_return_addr[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \CPU_inst|hazard_unit0|branch_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|branch_hazard~0_combout  = (\CPU_inst|NZT1~q  & (((\CPU_inst|decode_unit0|JMP~q ) # (\CPU_inst|decode_unit0|RET~q )))) # (!\CPU_inst|NZT1~q  & (\CPU_inst|XEC1~q  & ((\CPU_inst|decode_unit0|JMP~q ) # (\CPU_inst|decode_unit0|RET~q 
// ))))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|XEC1~q ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .lut_mask = 16'hEEE0;
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~3 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~3_combout  = (!\CPU_inst|PC0|cstack0|address[1]~5_combout  & (!\CPU_inst|XEC2~q  & (!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & \CPU_inst|decode_unit0|RET~q )))

	.dataa(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datab(\CPU_inst|XEC2~q ),
	.datac(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~3 .lut_mask = 16'h0100;
defparam \CPU_inst|PC0|stack_pop~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~4 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~4_combout  = (\CPU_inst|PC0|stack_pop~3_combout  & (((!\CPU_inst|PC0|WideOr0~1_combout  & !\CPU_inst|PC0|WideOr0~0_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|PC0|stack_pop~3_combout ),
	.datab(\CPU_inst|NZT2~q ),
	.datac(\CPU_inst|PC0|WideOr0~1_combout ),
	.datad(\CPU_inst|PC0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~4 .lut_mask = 16'h222A;
defparam \CPU_inst|PC0|stack_pop~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[0]~15 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[0]~15_combout  = (!\CPU_inst|RST~q  & (\CPU_inst|PC0|cstack0|address [0] $ (((\CPU_inst|PC0|stack_pop~4_combout ) # (\CPU_inst|PC0|cstack0|address[1]~5_combout )))))

	.dataa(\CPU_inst|PC0|stack_pop~4_combout ),
	.datab(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|RST~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[0]~15 .lut_mask = 16'h001E;
defparam \CPU_inst|PC0|cstack0|address[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \CPU_inst|PC0|cstack0|address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~7 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~7_cout  = CARRY(\CPU_inst|PC0|cstack0|address [0])

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU_inst|PC0|cstack0|address[1]~7_cout ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~7 .lut_mask = 16'h00AA;
defparam \CPU_inst|PC0|cstack0|address[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~8 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~8_combout  = (\CPU_inst|PC0|stack_pop~4_combout  & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address[1]~7_cout  & VCC)) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address[1]~7_cout 
// )))) # (!\CPU_inst|PC0|stack_pop~4_combout  & ((\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address[1]~7_cout )) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address[1]~7_cout ) # (GND)))))
// \CPU_inst|PC0|cstack0|address[1]~9  = CARRY((\CPU_inst|PC0|stack_pop~4_combout  & (!\CPU_inst|PC0|cstack0|address [1] & !\CPU_inst|PC0|cstack0|address[1]~7_cout )) # (!\CPU_inst|PC0|stack_pop~4_combout  & ((!\CPU_inst|PC0|cstack0|address[1]~7_cout ) # 
// (!\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|stack_pop~4_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|cstack0|address[1]~7_cout ),
	.combout(\CPU_inst|PC0|cstack0|address[1]~8_combout ),
	.cout(\CPU_inst|PC0|cstack0|address[1]~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~8 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|cstack0|address[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~16 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~16_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|RST~q  & !\CPU_inst|CALL2~q ))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~16 .lut_mask = 16'h0003;
defparam \CPU_inst|PC0|cstack0|address[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~10 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~10_combout  = ((!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & (\CPU_inst|PC0|stack_pop~0_combout  & \CPU_inst|decode_unit0|RET~q ))) # (!\CPU_inst|PC0|cstack0|address[1]~16_combout )

	.dataa(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|decode_unit0|RET~q ),
	.datad(\CPU_inst|PC0|cstack0|address[1]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~10 .lut_mask = 16'h40FF;
defparam \CPU_inst|PC0|cstack0|address[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \CPU_inst|PC0|cstack0|address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[2]~11 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[2]~11_combout  = ((\CPU_inst|PC0|stack_pop~4_combout  $ (\CPU_inst|PC0|cstack0|address [2] $ (!\CPU_inst|PC0|cstack0|address[1]~9 )))) # (GND)
// \CPU_inst|PC0|cstack0|address[2]~12  = CARRY((\CPU_inst|PC0|stack_pop~4_combout  & ((\CPU_inst|PC0|cstack0|address [2]) # (!\CPU_inst|PC0|cstack0|address[1]~9 ))) # (!\CPU_inst|PC0|stack_pop~4_combout  & (\CPU_inst|PC0|cstack0|address [2] & 
// !\CPU_inst|PC0|cstack0|address[1]~9 )))

	.dataa(\CPU_inst|PC0|stack_pop~4_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|cstack0|address[1]~9 ),
	.combout(\CPU_inst|PC0|cstack0|address[2]~11_combout ),
	.cout(\CPU_inst|PC0|cstack0|address[2]~12 ));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[2]~11 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|cstack0|address[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \CPU_inst|PC0|cstack0|address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[10]~10 (
// Equation(s):
// \CPU_inst|PC0|stack_in[10]~10_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [10]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [10]))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe1 [10]),
	.datad(\CPU_inst|PC0|A_pipe2 [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[10]~10 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|stack_in[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \CPU_inst|PC0|cstack0|input_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|prev_push~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|prev_push~feeder_combout  = \CPU_inst|PC0|cstack0|address[1]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|prev_push~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|prev_push~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|prev_push~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \CPU_inst|PC0|cstack0|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|prev_push~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|prev_push .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[3]~13 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[3]~13_combout  = \CPU_inst|PC0|stack_pop~4_combout  $ (\CPU_inst|PC0|cstack0|address [3] $ (\CPU_inst|PC0|cstack0|address[2]~12 ))

	.dataa(\CPU_inst|PC0|stack_pop~4_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|PC0|cstack0|address[2]~12 ),
	.combout(\CPU_inst|PC0|cstack0|address[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[3]~13 .lut_mask = 16'h9696;
defparam \CPU_inst|PC0|cstack0|address[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \CPU_inst|PC0|cstack0|address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~380 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~380_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~380 .lut_mask = 16'h0010;
defparam \CPU_inst|PC0|cstack0|stack_mem~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~381 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~381_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~380_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~380_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~381 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~138 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~376 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~376_combout  = (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~376 .lut_mask = 16'h0020;
defparam \CPU_inst|PC0|cstack0|stack_mem~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~377 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~377_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~376_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~376_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~377 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~170 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~358 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~358_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~170_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~138_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~138_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~170_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~358 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~382 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~382_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~382 .lut_mask = 16'h0080;
defparam \CPU_inst|PC0|cstack0|stack_mem~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~383 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~383_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~382_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~382_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~383 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~234 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~234 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~378 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~378_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~378 .lut_mask = 16'h1000;
defparam \CPU_inst|PC0|cstack0|stack_mem~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~379 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~379_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~378_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~378_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~379 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~202 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~359 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~359_combout  = (\CPU_inst|PC0|cstack0|stack_mem~358_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~234_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~358_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~202_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~358_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~234_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~202_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~359 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~392 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~392_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~392 .lut_mask = 16'h0010;
defparam \CPU_inst|PC0|cstack0|stack_mem~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~393 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~393_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~392_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~392_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~393 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~74 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~398 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~398_combout  = (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~398 .lut_mask = 16'h0020;
defparam \CPU_inst|PC0|cstack0|stack_mem~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~399 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~399_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~398_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~398_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~399 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~106 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~396 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~396_combout  = (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~396 .lut_mask = 16'h0001;
defparam \CPU_inst|PC0|cstack0|stack_mem~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~397 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~397_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~396_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~396_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~397 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~394 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~394_combout  = (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [0] & !\CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~394 .lut_mask = 16'h0004;
defparam \CPU_inst|PC0|cstack0|stack_mem~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~395 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~395_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~394_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~394_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~395 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~360 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~360_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~42_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~10_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~360 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~361 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~361_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~360_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~106_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~360_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~74_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~360_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~360_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~361 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~362 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~362_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~359_combout ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((!\CPU_inst|PC0|cstack0|address [0] & 
// \CPU_inst|PC0|cstack0|stack_mem~361_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~359_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~361_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~362 .lut_mask = 16'hCBC8;
defparam \CPU_inst|PC0|cstack0|stack_mem~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~402 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~402_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~402 .lut_mask = 16'h4000;
defparam \CPU_inst|PC0|cstack0|stack_mem~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~403 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~403_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~402_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~402_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~403 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~218 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~218 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~406 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~406_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~406 .lut_mask = 16'h8000;
defparam \CPU_inst|PC0|cstack0|stack_mem~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~407 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~407_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~406_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~406_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~407 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~250 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~250 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~404 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~404_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~404 .lut_mask = 16'h0400;
defparam \CPU_inst|PC0|cstack0|stack_mem~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~405 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~405_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~404_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~404_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~405 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~154 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~400 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~400_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [3] & !\CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~400 .lut_mask = 16'h0080;
defparam \CPU_inst|PC0|cstack0|stack_mem~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~401 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~401_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~400_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~400_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~401 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~186 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~363 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~363_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~186_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~154_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~154_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~186_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~363 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~364 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~364_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~363_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~250_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~363_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~218_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~363_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~218_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~250_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~363_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~364 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~388 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~388_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~388 .lut_mask = 16'h0100;
defparam \CPU_inst|PC0|cstack0|stack_mem~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~389 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~389_combout  = (\CPU_inst|PC0|cstack0|stack_mem~388_combout  & \CPU_inst|PC0|cstack0|prev_push~q )

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~388_combout ),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~389 .lut_mask = 16'h8888;
defparam \CPU_inst|PC0|cstack0|stack_mem~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~384 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~384_combout  = (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~384 .lut_mask = 16'h0400;
defparam \CPU_inst|PC0|cstack0|stack_mem~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~385 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~385_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~384_combout )

	.dataa(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~384_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~385 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|cstack0|stack_mem~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~90 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~356 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~356_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~90_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~26_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~356 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~386 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~386_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [2] & !\CPU_inst|PC0|cstack0|address [3])))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~386 .lut_mask = 16'h0008;
defparam \CPU_inst|PC0|cstack0|stack_mem~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~387 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~387_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~386_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~386_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~387 .lut_mask = 16'hF000;
defparam \CPU_inst|PC0|cstack0|stack_mem~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~390 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~390_combout  = (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0] & \CPU_inst|PC0|cstack0|address [2])))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~390 .lut_mask = 16'h4000;
defparam \CPU_inst|PC0|cstack0|stack_mem~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~391 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~391_combout  = (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|stack_mem~390_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~390_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~391 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|cstack0|stack_mem~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~122 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~357 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~357_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~356_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~122_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~356_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~58_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~356_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~356_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~357 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~365 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~365_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~362_combout  & (\CPU_inst|PC0|cstack0|stack_mem~364_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~362_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~357_combout ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~362_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~362_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~364_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~357_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~365 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \CPU_inst|PC0|cstack0|output_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~36 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~36_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & (\CPU_inst|PC0|PC_reg[7]~15_combout )) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg[7]~15_combout  & ((\CPU_inst|PC0|cstack0|output_buf [10]))) # 
// (!\CPU_inst|PC0|PC_reg[7]~15_combout  & (\CPU_inst|PC0|xec_return_addr [10]))))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [10]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~36 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|PC_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|Add1~0 (
// Equation(s):
// \CPU_inst|PC0|Add1~0_combout  = \CPU_inst|PC0|PC_reg [0] $ (VCC)
// \CPU_inst|PC0|Add1~1  = CARRY(\CPU_inst|PC0|PC_reg [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add1~0_combout ),
	.cout(\CPU_inst|PC0|Add1~1 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~0 .lut_mask = 16'h33CC;
defparam \CPU_inst|PC0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|Add1~2 (
// Equation(s):
// \CPU_inst|PC0|Add1~2_combout  = (\CPU_inst|PC0|PC_reg [1] & (!\CPU_inst|PC0|Add1~1 )) # (!\CPU_inst|PC0|PC_reg [1] & ((\CPU_inst|PC0|Add1~1 ) # (GND)))
// \CPU_inst|PC0|Add1~3  = CARRY((!\CPU_inst|PC0|Add1~1 ) # (!\CPU_inst|PC0|PC_reg [1]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~1 ),
	.combout(\CPU_inst|PC0|Add1~2_combout ),
	.cout(\CPU_inst|PC0|Add1~3 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~2 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|Add1~4 (
// Equation(s):
// \CPU_inst|PC0|Add1~4_combout  = (\CPU_inst|PC0|PC_reg [2] & (\CPU_inst|PC0|Add1~3  $ (GND))) # (!\CPU_inst|PC0|PC_reg [2] & (!\CPU_inst|PC0|Add1~3  & VCC))
// \CPU_inst|PC0|Add1~5  = CARRY((\CPU_inst|PC0|PC_reg [2] & !\CPU_inst|PC0|Add1~3 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~3 ),
	.combout(\CPU_inst|PC0|Add1~4_combout ),
	.cout(\CPU_inst|PC0|Add1~5 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~4 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|Add1~6 (
// Equation(s):
// \CPU_inst|PC0|Add1~6_combout  = (\CPU_inst|PC0|PC_reg [3] & (!\CPU_inst|PC0|Add1~5 )) # (!\CPU_inst|PC0|PC_reg [3] & ((\CPU_inst|PC0|Add1~5 ) # (GND)))
// \CPU_inst|PC0|Add1~7  = CARRY((!\CPU_inst|PC0|Add1~5 ) # (!\CPU_inst|PC0|PC_reg [3]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~5 ),
	.combout(\CPU_inst|PC0|Add1~6_combout ),
	.cout(\CPU_inst|PC0|Add1~7 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~6 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|Add1~8 (
// Equation(s):
// \CPU_inst|PC0|Add1~8_combout  = (\CPU_inst|PC0|PC_reg [4] & (\CPU_inst|PC0|Add1~7  $ (GND))) # (!\CPU_inst|PC0|PC_reg [4] & (!\CPU_inst|PC0|Add1~7  & VCC))
// \CPU_inst|PC0|Add1~9  = CARRY((\CPU_inst|PC0|PC_reg [4] & !\CPU_inst|PC0|Add1~7 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~7 ),
	.combout(\CPU_inst|PC0|Add1~8_combout ),
	.cout(\CPU_inst|PC0|Add1~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~8 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|Add1~10 (
// Equation(s):
// \CPU_inst|PC0|Add1~10_combout  = (\CPU_inst|PC0|PC_reg [5] & (!\CPU_inst|PC0|Add1~9 )) # (!\CPU_inst|PC0|PC_reg [5] & ((\CPU_inst|PC0|Add1~9 ) # (GND)))
// \CPU_inst|PC0|Add1~11  = CARRY((!\CPU_inst|PC0|Add1~9 ) # (!\CPU_inst|PC0|PC_reg [5]))

	.dataa(\CPU_inst|PC0|PC_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~9 ),
	.combout(\CPU_inst|PC0|Add1~10_combout ),
	.cout(\CPU_inst|PC0|Add1~11 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~10 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|Add1~12 (
// Equation(s):
// \CPU_inst|PC0|Add1~12_combout  = (\CPU_inst|PC0|PC_reg [6] & (\CPU_inst|PC0|Add1~11  $ (GND))) # (!\CPU_inst|PC0|PC_reg [6] & (!\CPU_inst|PC0|Add1~11  & VCC))
// \CPU_inst|PC0|Add1~13  = CARRY((\CPU_inst|PC0|PC_reg [6] & !\CPU_inst|PC0|Add1~11 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~11 ),
	.combout(\CPU_inst|PC0|Add1~12_combout ),
	.cout(\CPU_inst|PC0|Add1~13 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~12 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add1~14 (
// Equation(s):
// \CPU_inst|PC0|Add1~14_combout  = (\CPU_inst|PC0|PC_reg [7] & (!\CPU_inst|PC0|Add1~13 )) # (!\CPU_inst|PC0|PC_reg [7] & ((\CPU_inst|PC0|Add1~13 ) # (GND)))
// \CPU_inst|PC0|Add1~15  = CARRY((!\CPU_inst|PC0|Add1~13 ) # (!\CPU_inst|PC0|PC_reg [7]))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~13 ),
	.combout(\CPU_inst|PC0|Add1~14_combout ),
	.cout(\CPU_inst|PC0|Add1~15 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~14 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|Add1~16 (
// Equation(s):
// \CPU_inst|PC0|Add1~16_combout  = (\CPU_inst|PC0|PC_reg [8] & (\CPU_inst|PC0|Add1~15  $ (GND))) # (!\CPU_inst|PC0|PC_reg [8] & (!\CPU_inst|PC0|Add1~15  & VCC))
// \CPU_inst|PC0|Add1~17  = CARRY((\CPU_inst|PC0|PC_reg [8] & !\CPU_inst|PC0|Add1~15 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~15 ),
	.combout(\CPU_inst|PC0|Add1~16_combout ),
	.cout(\CPU_inst|PC0|Add1~17 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~16 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add1~18 (
// Equation(s):
// \CPU_inst|PC0|Add1~18_combout  = (\CPU_inst|PC0|PC_reg [9] & (!\CPU_inst|PC0|Add1~17 )) # (!\CPU_inst|PC0|PC_reg [9] & ((\CPU_inst|PC0|Add1~17 ) # (GND)))
// \CPU_inst|PC0|Add1~19  = CARRY((!\CPU_inst|PC0|Add1~17 ) # (!\CPU_inst|PC0|PC_reg [9]))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~17 ),
	.combout(\CPU_inst|PC0|Add1~18_combout ),
	.cout(\CPU_inst|PC0|Add1~19 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~18 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|Add1~20 (
// Equation(s):
// \CPU_inst|PC0|Add1~20_combout  = (\CPU_inst|PC0|PC_reg [10] & (\CPU_inst|PC0|Add1~19  $ (GND))) # (!\CPU_inst|PC0|PC_reg [10] & (!\CPU_inst|PC0|Add1~19  & VCC))
// \CPU_inst|PC0|Add1~21  = CARRY((\CPU_inst|PC0|PC_reg [10] & !\CPU_inst|PC0|Add1~19 ))

	.dataa(\CPU_inst|PC0|PC_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add1~19 ),
	.combout(\CPU_inst|PC0|Add1~20_combout ),
	.cout(\CPU_inst|PC0|Add1~21 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~20 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~37 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~37_combout  = (\CPU_inst|PC0|PC_reg~36_combout  & (((\CPU_inst|PC0|Add1~20_combout )) # (!\CPU_inst|PC0|PC_reg[7]~16_combout ))) # (!\CPU_inst|PC0|PC_reg~36_combout  & (\CPU_inst|PC0|PC_reg[7]~16_combout  & 
// (\CPU_inst|decode_unit0|PC_I_field_reg [10])))

	.dataa(\CPU_inst|PC0|PC_reg~36_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.datad(\CPU_inst|PC0|Add1~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~37 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|PC_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|always2~2 (
// Equation(s):
// \CPU_inst|PC0|always2~2_combout  = (!\CPU_inst|interrupt~q  & ((\CPU_inst|CALL2~q ) # (!\CPU_inst|PC0|stack_pop~0_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~2 .lut_mask = 16'h2323;
defparam \CPU_inst|PC0|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|always2~3 (
// Equation(s):
// \CPU_inst|PC0|always2~3_combout  = (\CPU_inst|PC0|prev_XEC~q ) # ((!\CPU_inst|NZT1~q  & (!\CPU_inst|XEC1~q  & \CPU_inst|decode_unit0|RET~q )))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|XEC1~q ),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~3 .lut_mask = 16'hF1F0;
defparam \CPU_inst|PC0|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|always2~5 (
// Equation(s):
// \CPU_inst|PC0|always2~5_combout  = (\CPU_inst|decode_unit0|JMP~q ) # (\CPU_inst|PC0|always2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~5 .lut_mask = 16'hFFF0;
defparam \CPU_inst|PC0|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|always2~4 (
// Equation(s):
// \CPU_inst|PC0|always2~4_combout  = (\CPU_inst|PC0|always2~3_combout ) # ((!\CPU_inst|PC0|cstack0|address[1]~5_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & \CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout )))

	.dataa(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.datab(\CPU_inst|PC0|always2~3_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~4 .lut_mask = 16'hCDCC;
defparam \CPU_inst|PC0|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|always2~6 (
// Equation(s):
// \CPU_inst|PC0|always2~6_combout  = (\CPU_inst|PC0|always2~5_combout ) # ((\CPU_inst|PC0|stack_pop~2_combout ) # ((\CPU_inst|PC0|stack_pop~0_combout  & \CPU_inst|PC0|always2~4_combout )))

	.dataa(\CPU_inst|PC0|always2~5_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|PC0|always2~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~6 .lut_mask = 16'hFEEE;
defparam \CPU_inst|PC0|always2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \CPU_inst|PC0|PC_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[10]~5_combout ),
	.asdata(\CPU_inst|PC0|PC_reg~37_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC35444145545051555444004048551965965954952540D540D50451555404004000496565965441451454104009651150100100010196594514505415054FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51011455550100100011965951051451409651150100100010196595110514511054415105410410100100441041040040115111494A5E155444048551965551100145465950C1456943815A50E05438150E05551001205425955444005151965456159085259454009655554;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~10_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \rom_inst|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~10 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate[8]~19 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate[8]~19_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[8]~19 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate[8]~3 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate[8]~3_combout  = ((!\CPU_inst|decode_unit0|prev_hazard~q  & ((!\CPU_inst|decode_unit0|I_alternate[8]~19_combout ) # (!\CPU_inst|PC0|stack_pop~0_combout )))) # (!\CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate[8]~19_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[8]~3 .lut_mask = 16'h0F7F;
defparam \CPU_inst|decode_unit0|I_alternate[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \CPU_inst|decode_unit0|I_alternate[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~7_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [12])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// ((\rom_inst|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|decode_unit0|I_alternate [12]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~7 .lut_mask = 16'hA280;
defparam \CPU_inst|decode_unit0|I_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \CPU_inst|decode_unit0|I_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux3~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux3~0_combout  = (!\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [6] & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux3~0 .lut_mask = 16'h3000;
defparam \CPU_inst|decode_unit0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \CPU_inst|decode_unit0|mask_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \CPU_inst|mask_L1~1 (
// Equation(s):
// \CPU_inst|mask_L1~1_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|mask_L_reg [1]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~1 .lut_mask = 16'h0500;
defparam \CPU_inst|mask_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \CPU_inst|mask_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \CPU_inst|mask_L2~7 (
// Equation(s):
// \CPU_inst|mask_L2~7_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|mask_L1 [1])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|mask_L1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~7 .lut_mask = 16'h0400;
defparam \CPU_inst|mask_L2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \CPU_inst|mask_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF84430C3310C30CF0300000800F030C30C308320C8230823000C30C0000000000330C0C30C8030C30C00000130C480000000000C030C30C30C0C0300C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF121530C300000000000C30C3120C30C30130C480000000000C030C32120C30C100C003000C0C000000000000000020710C80CF0C0F0CC030F0300800F030C280C0004280C30A03CF03E803C0F600F1403C500F140C0000140C30003000000030C0C03C300FCC3000003CF0000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~18 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~18_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \rom_inst|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~18 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \CPU_inst|decode_unit0|I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~15_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [7])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// ((\rom_inst|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [7]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~15 .lut_mask = 16'hB080;
defparam \CPU_inst|decode_unit0|I_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \CPU_inst|decode_unit0|I_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux2~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux2~0_combout  = (\CPU_inst|decode_unit0|I_reg [7] & (!\CPU_inst|decode_unit0|Decoder1~0_combout  & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(\CPU_inst|decode_unit0|I_reg [7]),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux2~0 .lut_mask = 16'h2200;
defparam \CPU_inst|decode_unit0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \CPU_inst|decode_unit0|mask_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \CPU_inst|mask_L1~0 (
// Equation(s):
// \CPU_inst|mask_L1~0_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|mask_L_reg [2] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~0 .lut_mask = 16'h0030;
defparam \CPU_inst|mask_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \CPU_inst|mask_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \CPU_inst|mask_L2~6 (
// Equation(s):
// \CPU_inst|mask_L2~6_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|mask_L1 [2])))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|mask_L1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~6 .lut_mask = 16'h0200;
defparam \CPU_inst|mask_L2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \CPU_inst|mask_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~11 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~11_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [11])) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [3]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [14] & (((\CPU_inst|decode_unit0|I_reg [3]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~11 .lut_mask = 16'hBF80;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \CPU_inst|dest_waddr1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|dest_waddr_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \CPU_inst|dest_waddr2[3]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[3]~feeder_combout  = \CPU_inst|dest_waddr1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \CPU_inst|dest_waddr2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \CPU_inst|dest_waddr3[3]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[3]~feeder_combout  = \CPU_inst|dest_waddr2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [3]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \CPU_inst|dest_waddr3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \CPU_inst|dest_waddr4[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[3] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B5CC3C30C30F0C35CB8448443CF07D38E7DC43D03400C400C00B2CF8848448445B5D71B6EF902CB1C7C30C0B6DB822121121116C86DBBC30CF0BC2F0FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32152CB3E2121121116C6DBBD20B2C71C86DBC22121121116C86DBBD71430CF330BCC2F30FC70C30851A20CC30C71C92C470BD0833F0F03C5CB8443C509F7032E10F00027DC202CB02D80AC0B802B2C06C700B3E2D130F3C2BAC5CB843F050AFB0CF3C300F4F3C00033CF0000;
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~14_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [2] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~14 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \CPU_inst|decode_unit0|I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~11_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [2]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\CPU_inst|decode_unit0|I_alternate [2]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~11 .lut_mask = 16'hA088;
defparam \CPU_inst|decode_unit0|I_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \CPU_inst|decode_unit0|I_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~9 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~9_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [10])) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [2]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [14] & (((\CPU_inst|decode_unit0|I_reg [2]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~9 .lut_mask = 16'hDF80;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \CPU_inst|dest_waddr1[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr1[2]~feeder_combout  = \CPU_inst|decode_unit0|dest_waddr_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \CPU_inst|dest_waddr1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \CPU_inst|dest_waddr2[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[2]~feeder_combout  = \CPU_inst|dest_waddr1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \CPU_inst|dest_waddr2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \CPU_inst|dest_waddr3[2]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr3[2]~feeder_combout  = \CPU_inst|dest_waddr2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \CPU_inst|dest_waddr3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \CPU_inst|dest_waddr4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[2] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~8 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~8_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [9])) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [1]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [14] & (((\CPU_inst|decode_unit0|I_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~8 .lut_mask = 16'hBF80;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \CPU_inst|dest_waddr1[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr1[1]~feeder_combout  = \CPU_inst|decode_unit0|dest_waddr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \CPU_inst|dest_waddr1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \CPU_inst|dest_waddr2[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[1]~feeder_combout  = \CPU_inst|dest_waddr1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \CPU_inst|dest_waddr2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \CPU_inst|dest_waddr3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \CPU_inst|dest_waddr4[1]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr4[1]~feeder_combout  = \CPU_inst|dest_waddr3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \CPU_inst|dest_waddr4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[1] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~36 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~36_combout  = (\CPU_inst|dest_waddr4 [2] & \CPU_inst|dest_waddr4 [1])

	.dataa(gnd),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~36 .lut_mask = 16'hC0C0;
defparam \CPU_inst|reg_file0|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~47 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~47_combout  = (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~36_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~47 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \CPU_inst|reg_file0|ivr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC47C04BEBBD12FAEF00704105854003DB3DB3C87E1B847C857CFEBBEB004040041132DF0B7CB48AEFAEF4514092DF400101001044C82DF2EFAEF2B8BE2B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1115AEFAC0101001044C2DF2D32BBEBBCB2DF400101001044C82DF2F032FAEF012B84BE12B85041002024184104104D384204F243AF9F06C50705854506CF001C1658001B3CE21E314C421C53C0A72C21C4097290D0515280B7CF0705960F06CF2907C615F4F2C00011C30000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~11_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [4] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~11 .lut_mask = 16'hA0A0;
defparam \CPU_inst|decode_unit0|I_alternate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \CPU_inst|decode_unit0|I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~8_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [4]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\CPU_inst|decode_unit0|I_alternate [4]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~8 .lut_mask = 16'hA088;
defparam \CPU_inst|decode_unit0|I_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \CPU_inst|decode_unit0|I_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \CPU_inst|alu_I_field1~4 (
// Equation(s):
// \CPU_inst|alu_I_field1~4_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [4]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~4 .lut_mask = 16'h0500;
defparam \CPU_inst|alu_I_field1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \CPU_inst|alu_I_field1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \CPU_inst|alu_I_field2~20 (
// Equation(s):
// \CPU_inst|alu_I_field2~20_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|alu_I_field1 [4])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|alu_I_field1 [4]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~20 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_I_field2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \CPU_inst|alu_I_field2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~20_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \CPU_inst|alu_I_field3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux5~2 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux5~2_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (((\CPU_inst|decode_unit0|I_reg [14]) # (!\CPU_inst|decode_unit0|CALL~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [13])))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|CALL~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux5~2 .lut_mask = 16'hD0F0;
defparam \CPU_inst|decode_unit0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \CPU_inst|decode_unit0|alu_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \CPU_inst|alu_b_source1~0 (
// Equation(s):
// \CPU_inst|alu_b_source1~0_combout  = (\CPU_inst|decode_unit0|alu_mux_reg~q  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_source1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_source1~0 .lut_mask = 16'h000C;
defparam \CPU_inst|alu_b_source1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \CPU_inst|alu_b_source1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_b_source1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source1 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \CPU_inst|alu_b_source2~2 (
// Equation(s):
// \CPU_inst|alu_b_source2~2_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_b_source1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_b_source1~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_source2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_source2~2 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_b_source2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \CPU_inst|alu_b_source2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_b_source2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source2 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source2 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \CPU_inst|alu_b_source3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_b_source2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_b_source3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_b_source3 .is_wysiwyg = "true";
defparam \CPU_inst|alu_b_source3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[4]~8 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[4]~8_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [4]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [4]))

	.dataa(\CPU_inst|ALU0|alu_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field3 [4]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[4]~8 .lut_mask = 16'hF0AA;
defparam \CPU_inst|alu_b_mux_out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|aux_forward~0 (
// Equation(s):
// \CPU_inst|reg_file0|aux_forward~0_combout  = (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [3] & !\CPU_inst|dest_waddr4 [0]))

	.dataa(gnd),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux_forward~0 .lut_mask = 16'h000C;
defparam \CPU_inst|reg_file0|aux_forward~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|aux_forward (
// Equation(s):
// \CPU_inst|reg_file0|aux_forward~combout  = (!\CPU_inst|dest_waddr4 [1] & (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|reg_file0|aux_forward~0_combout ))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|aux_forward~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux_forward .lut_mask = 16'h0500;
defparam \CPU_inst|reg_file0|aux_forward .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \CPU_inst|reg_file0|aux[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[4]~9 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[4]~9_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[4]~8_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[4]~8_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [4])))))

	.dataa(\CPU_inst|alu_b_mux_out[4]~8_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [4]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[4]~9 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [4]) # ((\CPU_inst|decode_unit0|I_reg [1] & (\CPU_inst|decode_unit0|I_reg [2] & \CPU_inst|decode_unit0|I_reg [0])))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~0 .lut_mask = 16'hF8F0;
defparam \CPU_inst|decode_unit0|RC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~6 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~6_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (((!\CPU_inst|decode_unit0|I_reg [14])))) # (!\CPU_inst|decode_unit0|I_reg [15] & (((\CPU_inst|decode_unit0|RC_reg~0_combout )) # (!\CPU_inst|decode_unit0|RC_reg~5_combout )))

	.dataa(\CPU_inst|decode_unit0|RC_reg~5_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|RC_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~6 .lut_mask = 16'h3F35;
defparam \CPU_inst|decode_unit0|RC_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~0_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|RC_reg~6_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|RC_reg~6_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .lut_mask = 16'hF030;
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \CPU_inst|decode_unit0|rotate_source_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_source_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \CPU_inst|alu_a_source1~0 (
// Equation(s):
// \CPU_inst|alu_a_source1~0_combout  = (\CPU_inst|decode_unit0|rotate_source_reg~q  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_source1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_source1~0 .lut_mask = 16'h000C;
defparam \CPU_inst|alu_a_source1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \CPU_inst|alu_a_source1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_a_source1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source1 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \CPU_inst|alu_a_source2~2 (
// Equation(s):
// \CPU_inst|alu_a_source2~2_combout  = (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|alu_a_source1~q  & \CPU_inst|PC0|stack_pop~0_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|alu_a_source1~q ),
	.datad(\CPU_inst|PC0|stack_pop~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_source2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_source2~2 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_a_source2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \CPU_inst|alu_a_source2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_a_source2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source2 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source2 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \CPU_inst|alu_a_source3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_a_source2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_a_source3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_a_source3 .is_wysiwyg = "true";
defparam \CPU_inst|alu_a_source3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [11] & (!\CPU_inst|decode_unit0|I_reg [10] & (!\CPU_inst|decode_unit0|I_reg [9] & !\CPU_inst|decode_unit0|I_reg [8])))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .lut_mask = 16'h0002;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~1_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \CPU_inst|decode_unit0|rotate_mux_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \CPU_inst|decode_unit0|rotate_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \CPU_inst|rotate_mux1~0 (
// Equation(s):
// \CPU_inst|rotate_mux1~0_combout  = (!\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & \CPU_inst|decode_unit0|rotate_mux_reg~q ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_mux1~0 .lut_mask = 16'h0300;
defparam \CPU_inst|rotate_mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \CPU_inst|rotate_mux1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_mux1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_mux1 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_mux1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \CPU_inst|rotate_mux2~2 (
// Equation(s):
// \CPU_inst|rotate_mux2~2_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|rotate_mux1~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~0_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|rotate_mux1~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_mux2~2 .lut_mask = 16'h0400;
defparam \CPU_inst|rotate_mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \CPU_inst|rotate_mux2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_mux2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_mux2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_mux2 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_mux2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [5])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|decode_unit0|I_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~0 .lut_mask = 16'h3030;
defparam \CPU_inst|decode_unit0|rotate_R_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \CPU_inst|decode_unit0|rotate_R_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \CPU_inst|rotate_R1~0 (
// Equation(s):
// \CPU_inst|rotate_R1~0_combout  = (!\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & \CPU_inst|decode_unit0|rotate_R_reg [0]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~0 .lut_mask = 16'h0300;
defparam \CPU_inst|rotate_R1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \CPU_inst|rotate_R1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \CPU_inst|rotate_R2~6 (
// Equation(s):
// \CPU_inst|rotate_R2~6_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|rotate_R1 [0])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|rotate_R1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~6 .lut_mask = 16'h0400;
defparam \CPU_inst|rotate_R2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \CPU_inst|rotate_R2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [5] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [5]),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~0 .lut_mask = 16'hAA22;
defparam \CPU_inst|decode_unit0|shift_L_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \CPU_inst|decode_unit0|shift_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_L1~1 (
// Equation(s):
// \CPU_inst|shift_L1~1_combout  = (\CPU_inst|decode_unit0|shift_L_reg [0] & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~1 .lut_mask = 16'h000C;
defparam \CPU_inst|shift_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \CPU_inst|shift_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \CPU_inst|shift_L2~7 (
// Equation(s):
// \CPU_inst|shift_L2~7_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & (\CPU_inst|shift_L1 [0] & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|shift_L1 [0]),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~7 .lut_mask = 16'h0020;
defparam \CPU_inst|shift_L2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \CPU_inst|shift_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \CPU_inst|shift_L3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L2 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_L4[0]~feeder (
// Equation(s):
// \CPU_inst|shift_L4[0]~feeder_combout  = \CPU_inst|shift_L3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L4[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \CPU_inst|shift_L4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [6] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~1 .lut_mask = 16'hF030;
defparam \CPU_inst|decode_unit0|shift_L_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \CPU_inst|decode_unit0|shift_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \CPU_inst|shift_L1~0 (
// Equation(s):
// \CPU_inst|shift_L1~0_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|shift_L_reg [1]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~0 .lut_mask = 16'h0500;
defparam \CPU_inst|shift_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \CPU_inst|shift_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \CPU_inst|shift_L2~6 (
// Equation(s):
// \CPU_inst|shift_L2~6_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (\CPU_inst|shift_L1 [1] & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|shift_L1 [1]),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~6 .lut_mask = 16'h0040;
defparam \CPU_inst|shift_L2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \CPU_inst|shift_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \CPU_inst|shift_L3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L2 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \CPU_inst|shift_L4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_L3 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [7] & ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|Decoder1~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [7]),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~2 .lut_mask = 16'hAA22;
defparam \CPU_inst|decode_unit0|shift_L_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \CPU_inst|decode_unit0|shift_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_L1~2 (
// Equation(s):
// \CPU_inst|shift_L1~2_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|shift_L_reg [2] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~2 .lut_mask = 16'h0030;
defparam \CPU_inst|shift_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \CPU_inst|shift_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_L2~8 (
// Equation(s):
// \CPU_inst|shift_L2~8_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|shift_L1 [2])))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|shift_L1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~8 .lut_mask = 16'h0200;
defparam \CPU_inst|shift_L2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \CPU_inst|shift_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_L3[2]~feeder (
// Equation(s):
// \CPU_inst|shift_L3[2]~feeder_combout  = \CPU_inst|shift_L2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L3[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \CPU_inst|shift_L3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_L4[2]~feeder (
// Equation(s):
// \CPU_inst|shift_L4[2]~feeder_combout  = \CPU_inst|shift_L3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_L3 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L4[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_L4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \CPU_inst|shift_L4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~0_combout  = (!\CPU_inst|shift_L4 [2] & (\CPU_inst|shift_L4 [0] $ (\CPU_inst|shift_L4 [1])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~0 .lut_mask = 16'h003C;
defparam \CPU_inst|shift_merge0|merge_mask~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \CPU_inst|shift_merge0|merge_mask[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr1~0_combout  = \CPU_inst|shift_L4 [2] $ (((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr1~0 .lut_mask = 16'h03FC;
defparam \CPU_inst|shift_merge0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \CPU_inst|shift_merge0|merge_mask[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [2])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4])))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_mask [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~0 .lut_mask = 16'hDD88;
defparam \CPU_inst|shift_merge0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~0_combout  = (\CPU_inst|shift_L4 [0] & (!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~0 .lut_mask = 16'h000C;
defparam \CPU_inst|shift_merge0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \CPU_inst|shift_merge0|merge_mask[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr2~0_combout  = (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr2~0 .lut_mask = 16'h00FC;
defparam \CPU_inst|shift_merge0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \CPU_inst|shift_merge0|merge_mask[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~5_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [1])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [3])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [1]),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(gnd),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~5 .lut_mask = 16'hAACC;
defparam \CPU_inst|shift_merge0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [8])) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [0])))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~0 .lut_mask = 16'hAFA0;
defparam \CPU_inst|decode_unit0|merge_D0_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \CPU_inst|decode_unit0|merge_D0_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \CPU_inst|merge_D01~0 (
// Equation(s):
// \CPU_inst|merge_D01~0_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|merge_D0_reg [0]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~0 .lut_mask = 16'h0500;
defparam \CPU_inst|merge_D01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \CPU_inst|merge_D01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \CPU_inst|merge_D02~6 (
// Equation(s):
// \CPU_inst|merge_D02~6_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|merge_D01 [0])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|merge_D01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~6 .lut_mask = 16'h0400;
defparam \CPU_inst|merge_D02~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \CPU_inst|merge_D02[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \CPU_inst|merge_D03[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D02 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \CPU_inst|merge_D04[0]~feeder (
// Equation(s):
// \CPU_inst|merge_D04[0]~feeder_combout  = \CPU_inst|merge_D03 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D03 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D04[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \CPU_inst|merge_D04[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \CPU_inst|merge_D05[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D04 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \CPU_inst|shift_merge0|RBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~0_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [0])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [0])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBD_reg [0]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~0 .lut_mask = 16'hCFC0;
defparam \CPU_inst|shift_merge0|merge_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \CPU_inst|shift_merge0|merge_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~6_combout  = (\CPU_inst|shift_merge0|merge_in [0] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux7~5_combout ))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux7~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.datab(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~6 .lut_mask = 16'hCA00;
defparam \CPU_inst|shift_merge0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~1_combout  = (\CPU_inst|shift_L4 [0]) # ((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~1 .lut_mask = 16'hFFFC;
defparam \CPU_inst|shift_merge0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \CPU_inst|shift_merge0|merge_mask[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~2_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_in [0] & (\CPU_inst|shift_merge0|merge_mask [7]))) # (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|shift_reg [0]))))

	.dataa(\CPU_inst|shift_merge0|merge_in [0]),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~2 .lut_mask = 16'h88F0;
defparam \CPU_inst|shift_merge0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr0~0_combout  = (\CPU_inst|shift_L4 [1] & ((!\CPU_inst|shift_L4 [2]))) # (!\CPU_inst|shift_L4 [1] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [2])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr0~0 .lut_mask = 16'h0FFC;
defparam \CPU_inst|shift_merge0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \CPU_inst|shift_merge0|merge_mask[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~1_combout  = (\CPU_inst|shift_L4 [0] & ((!\CPU_inst|shift_L4 [2]) # (!\CPU_inst|shift_L4 [1]))) # (!\CPU_inst|shift_L4 [0] & ((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [2])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~1 .lut_mask = 16'h3FFC;
defparam \CPU_inst|shift_merge0|merge_mask~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \CPU_inst|shift_merge0|merge_mask[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~1_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [5])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [6])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [5]),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~1 .lut_mask = 16'hCCF0;
defparam \CPU_inst|shift_merge0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~3_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_in [0] & \CPU_inst|shift_merge0|Mux7~1_combout )))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux7~2_combout ))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.datac(\CPU_inst|shift_merge0|merge_in [0]),
	.datad(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~3 .lut_mask = 16'hE444;
defparam \CPU_inst|shift_merge0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~2_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [10])) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [2])))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~2 .lut_mask = 16'hCFC0;
defparam \CPU_inst|decode_unit0|merge_D0_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg[2]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg[2]~feeder_combout  = \CPU_inst|decode_unit0|merge_D0_reg~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|merge_D0_reg~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|merge_D0_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \CPU_inst|decode_unit0|merge_D0_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \CPU_inst|merge_D01~2 (
// Equation(s):
// \CPU_inst|merge_D01~2_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|merge_D0_reg [2] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~2 .lut_mask = 16'h0030;
defparam \CPU_inst|merge_D01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \CPU_inst|merge_D01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \CPU_inst|merge_D02~8 (
// Equation(s):
// \CPU_inst|merge_D02~8_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|merge_D01 [2])))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|merge_D01 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~8 .lut_mask = 16'h0200;
defparam \CPU_inst|merge_D02~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \CPU_inst|merge_D02[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \CPU_inst|merge_D03[2]~feeder (
// Equation(s):
// \CPU_inst|merge_D03[2]~feeder_combout  = \CPU_inst|merge_D02 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D02 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D03[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D03[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D03[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \CPU_inst|merge_D03[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D03[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \CPU_inst|merge_D04[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D03 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \CPU_inst|merge_D05[2]~feeder (
// Equation(s):
// \CPU_inst|merge_D05[2]~feeder_combout  = \CPU_inst|merge_D04 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D04 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D05[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D05[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D05[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \CPU_inst|merge_D05[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D05[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~4_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux7~6_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux7~3_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~4 .lut_mask = 16'hAAF0;
defparam \CPU_inst|shift_merge0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[0]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout  = \CPU_inst|shift_merge0|Mux7~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [12]) # ((!\CPU_inst|decode_unit0|I_reg [15] & \CPU_inst|decode_unit0|I_reg [4])))) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & 
// (!\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [4])))

	.dataa(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~0 .lut_mask = 16'hBA30;
defparam \CPU_inst|decode_unit0|WC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~1_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|latch_wren_reg~q )) # (!\CPU_inst|hazard_unit0|hazard~3_combout  & 
// ((\CPU_inst|decode_unit0|WC_reg~0_combout )))))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datad(\CPU_inst|decode_unit0|WC_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~1 .lut_mask = 16'hC480;
defparam \CPU_inst|decode_unit0|WC_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \CPU_inst|decode_unit0|latch_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|WC_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \CPU_inst|WC1~0 (
// Equation(s):
// \CPU_inst|WC1~0_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|latch_wren_reg~q  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|WC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC1~0 .lut_mask = 16'h0050;
defparam \CPU_inst|WC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \CPU_inst|WC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|WC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC1 .is_wysiwyg = "true";
defparam \CPU_inst|WC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \CPU_inst|WC2~2 (
// Equation(s):
// \CPU_inst|WC2~2_combout  = (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~0_combout  & \CPU_inst|WC1~q )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|WC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC2~2 .lut_mask = 16'h1000;
defparam \CPU_inst|WC2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \CPU_inst|WC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|WC2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC2 .is_wysiwyg = "true";
defparam \CPU_inst|WC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \CPU_inst|WC3~feeder (
// Equation(s):
// \CPU_inst|WC3~feeder_combout  = \CPU_inst|WC2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|WC3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \CPU_inst|WC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|WC3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC3 .is_wysiwyg = "true";
defparam \CPU_inst|WC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \CPU_inst|WC4~feeder (
// Equation(s):
// \CPU_inst|WC4~feeder_combout  = \CPU_inst|WC3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC3~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC4~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|WC4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \CPU_inst|WC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|WC4~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC4 .is_wysiwyg = "true";
defparam \CPU_inst|WC4 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \CPU_inst|latch_wren5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren5 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|always2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|always2~0_combout  = (\CPU_inst|latch_wren5~q  & !\CPU_inst|latch_address_w5~q )

	.dataa(\CPU_inst|latch_wren5~q ),
	.datab(gnd),
	.datac(\CPU_inst|latch_address_w5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|always2~0 .lut_mask = 16'h0A0A;
defparam \CPU_inst|shift_merge0|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \CPU_inst|shift_merge0|LBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \button[1]~input (
	.i(button[1]),
	.ibar(gnd),
	.o(\button[1]~input_o ));
// synopsys translate_off
defparam \button[1]~input .bus_hold = "false";
defparam \button[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \button_s[1]~3 (
// Equation(s):
// \button_s[1]~3_combout  = !\button[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[1]~input_o ),
	.cin(gnd),
	.combout(\button_s[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[1]~3 .lut_mask = 16'h00FF;
defparam \button_s[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \button_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\button_s[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[1]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[1] .is_wysiwyg = "true";
defparam \button_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \intcon_inst|control~8 (
// Equation(s):
// \intcon_inst|control~8_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|control~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~8 .lut_mask = 16'h0F00;
defparam \intcon_inst|control~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \CPU_inst|n_LB_w1~0 (
// Equation(s):
// \CPU_inst|n_LB_w1~0_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|latch_address_w_reg~q  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w1~0 .lut_mask = 16'h0030;
defparam \CPU_inst|n_LB_w1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \CPU_inst|n_LB_w1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w1 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \CPU_inst|n_LB_w2~2 (
// Equation(s):
// \CPU_inst|n_LB_w2~2_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|n_LB_w1~q )))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|n_LB_w1~q ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w2~2 .lut_mask = 16'h0200;
defparam \CPU_inst|n_LB_w2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \CPU_inst|n_LB_w2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w2 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w2 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \CPU_inst|n_LB_w3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w2~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w3 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w3 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \CPU_inst|n_LB_w4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w4 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w4 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \CPU_inst|n_LB_w5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w5 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w5 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \CPU_inst|n_LB_w6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w6 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \CPU_inst|WC5~feeder (
// Equation(s):
// \CPU_inst|WC5~feeder_combout  = \CPU_inst|WC4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC5~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|WC5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \CPU_inst|WC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|WC5~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC5 .is_wysiwyg = "true";
defparam \CPU_inst|WC5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \CPU_inst|WC6~feeder (
// Equation(s):
// \CPU_inst|WC6~feeder_combout  = \CPU_inst|WC5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC5~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC6~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|WC6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \CPU_inst|WC6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|WC6~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC6 .is_wysiwyg = "true";
defparam \CPU_inst|WC6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb IO_wren(
// Equation(s):
// \IO_wren~combout  = (!\CPU_inst|n_LB_w6~q  & \CPU_inst|WC6~q )

	.dataa(gnd),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|WC6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IO_wren~combout ),
	.cout());
// synopsys translate_off
defparam IO_wren.lut_mask = 16'h3030;
defparam IO_wren.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \intcon_inst|control[0]~1 (
// Equation(s):
// \intcon_inst|control[0]~1_combout  = (\rst~q ) # ((\IO_wren~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & \intcon_en~combout )))

	.dataa(\IO_wren~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\intcon_en~combout ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\intcon_inst|control[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control[0]~1 .lut_mask = 16'hFF80;
defparam \intcon_inst|control[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \intcon_inst|control[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[0] .is_wysiwyg = "true";
defparam \intcon_inst|control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \intcon_inst|prev_in~6 (
// Equation(s):
// \intcon_inst|prev_in~6_combout  = (button_s[1] & ((\intcon_inst|prev_in [0]) # (\intcon_inst|control [0])))

	.dataa(button_s[1]),
	.datab(gnd),
	.datac(\intcon_inst|prev_in [0]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~6 .lut_mask = 16'hAAA0;
defparam \intcon_inst|prev_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \intcon_inst|prev_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[0] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \intcon_inst|status~13 (
// Equation(s):
// \intcon_inst|status~13_combout  = (\intcon_inst|status [0]) # ((button_s[1] & (!\intcon_inst|prev_in [0] & \intcon_inst|control [0])))

	.dataa(button_s[1]),
	.datab(\intcon_inst|prev_in [0]),
	.datac(\intcon_inst|status [0]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~13_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~13 .lut_mask = 16'hF2F0;
defparam \intcon_inst|status~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \intcon_inst|status~14 (
// Equation(s):
// \intcon_inst|status~14_combout  = (\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\intcon_inst|always0~2_combout  & ((\intcon_inst|status~13_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(\intcon_inst|status~13_combout ),
	.datad(\intcon_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~14_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~14 .lut_mask = 16'hCCF0;
defparam \intcon_inst|status~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \intcon_inst|status[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[0] .is_wysiwyg = "true";
defparam \intcon_inst|status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \intcon_inst|to_cpu~2 (
// Equation(s):
// \intcon_inst|to_cpu~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [0]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [0]))

	.dataa(gnd),
	.datab(\intcon_inst|status [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~2 .lut_mask = 16'hFC0C;
defparam \intcon_inst|to_cpu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \intcon_inst|to_cpu[7]~1 (
// Equation(s):
// \intcon_inst|to_cpu[7]~1_combout  = (!\rst~q  & \intcon_en~combout )

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\intcon_en~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu[7]~1 .lut_mask = 16'h5050;
defparam \intcon_inst|to_cpu[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \intcon_inst|to_cpu[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[0] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout  = \i2c_sda~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_sda~input_o ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \CPU_inst|shift_merge0|RBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~5 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~5_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [5])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [5])))

	.dataa(\CPU_inst|latch_address_w4~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBD_reg [5]),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~5 .lut_mask = 16'hF5A0;
defparam \CPU_inst|shift_merge0|merge_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \CPU_inst|shift_merge0|merge_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \CPU_inst|rotate_S01~1 (
// Equation(s):
// \CPU_inst|rotate_S01~1_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [9] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~1 .lut_mask = 16'h0030;
defparam \CPU_inst|rotate_S01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \CPU_inst|rotate_S01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[5]~5 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[5]~5_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~7_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~6_combout )))

	.dataa(\CPU_inst|right_rotate1|Mux7~7_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[5]~5 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate1|rotate_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \CPU_inst|rotate_S01~0 (
// Equation(s):
// \CPU_inst|rotate_S01~0_combout  = (!\CPU_inst|PC0|stack_pop~2_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [8] & !\CPU_inst|hazard_unit0|hazard~3_combout ))

	.dataa(\CPU_inst|PC0|stack_pop~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.datad(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~0 .lut_mask = 16'h0050;
defparam \CPU_inst|rotate_S01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \CPU_inst|rotate_S01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [1]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~2 (
// Equation(s):
// \i2c_ri_inst|to_CPU~2_combout  = (!\rst~q  & (!\CPU_inst|reg_file0|ivr_reg [0] & \i2c_ri_inst|i2c_phy_inst|rx_frame [4]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~2 .lut_mask = 16'h0300;
defparam \i2c_ri_inst|to_CPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \i2c_ri_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \RXD~input (
	.i(RXD),
	.ibar(gnd),
	.o(\RXD~input_o ));
// synopsys translate_off
defparam \RXD~input .bus_hold = "false";
defparam \RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_s~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_s~0_combout  = !\RXD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RXD~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s~0 .lut_mask = 16'h0F0F;
defparam \serial_inst|UART_inst|rx_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \serial_inst|UART_inst|rx_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~11 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~11_combout  = (\serial_inst|UART_inst|rx_s~q  & (\serial_inst|UART_inst|rx_active~q  & !\rst~q ))

	.dataa(\serial_inst|UART_inst|rx_s~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~11 .lut_mask = 16'h0808;
defparam \serial_inst|UART_inst|rx_frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame[8]~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame[8]~1_combout  = (!\rst~q  & \serial_inst|UART_inst|rx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[8]~1 .lut_mask = 16'h0F00;
defparam \serial_inst|UART_inst|rx_frame[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~0 (
// Equation(s):
// \serial_inst|UART_inst|Add0~0_combout  = \serial_inst|UART_inst|rx_timer [0] $ (VCC)
// \serial_inst|UART_inst|Add0~1  = CARRY(\serial_inst|UART_inst|rx_timer [0])

	.dataa(\serial_inst|UART_inst|rx_timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~0_combout ),
	.cout(\serial_inst|UART_inst|Add0~1 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \serial_inst|UART_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~0_combout  = (\rst~q  & (((\serial_inst|UART_inst|Add0~0_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout )))) # (!\rst~q  & (((\serial_inst|UART_inst|Add0~0_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout 
// )) # (!\serial_inst|UART_inst|rx_active~q )))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|Add0~0_combout ),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~0 .lut_mask = 16'h11F1;
defparam \serial_inst|UART_inst|rx_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \serial_inst|UART_inst|rx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~2 (
// Equation(s):
// \serial_inst|UART_inst|Add0~2_combout  = (\serial_inst|UART_inst|rx_timer [1] & (!\serial_inst|UART_inst|Add0~1 )) # (!\serial_inst|UART_inst|rx_timer [1] & ((\serial_inst|UART_inst|Add0~1 ) # (GND)))
// \serial_inst|UART_inst|Add0~3  = CARRY((!\serial_inst|UART_inst|Add0~1 ) # (!\serial_inst|UART_inst|rx_timer [1]))

	.dataa(\serial_inst|UART_inst|rx_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~1 ),
	.combout(\serial_inst|UART_inst|Add0~2_combout ),
	.cout(\serial_inst|UART_inst|Add0~3 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~9 (
// Equation(s):
// \serial_inst|UART_inst|Add0~9_combout  = (\serial_inst|UART_inst|Add0~2_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout )

	.dataa(\serial_inst|UART_inst|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~9 .lut_mask = 16'h00AA;
defparam \serial_inst|UART_inst|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \serial_inst|UART_inst|rx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~4 (
// Equation(s):
// \serial_inst|UART_inst|Add0~4_combout  = (\serial_inst|UART_inst|rx_timer [2] & (\serial_inst|UART_inst|Add0~3  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [2] & (!\serial_inst|UART_inst|Add0~3  & VCC))
// \serial_inst|UART_inst|Add0~5  = CARRY((\serial_inst|UART_inst|rx_timer [2] & !\serial_inst|UART_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~3 ),
	.combout(\serial_inst|UART_inst|Add0~4_combout ),
	.cout(\serial_inst|UART_inst|Add0~5 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~6 (
// Equation(s):
// \serial_inst|UART_inst|Add0~6_combout  = (\serial_inst|UART_inst|Add0~4_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|Add0~4_combout ),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~6 .lut_mask = 16'h00F0;
defparam \serial_inst|UART_inst|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \serial_inst|UART_inst|rx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~7 (
// Equation(s):
// \serial_inst|UART_inst|Add0~7_combout  = (\serial_inst|UART_inst|rx_timer [3] & (!\serial_inst|UART_inst|Add0~5 )) # (!\serial_inst|UART_inst|rx_timer [3] & ((\serial_inst|UART_inst|Add0~5 ) # (GND)))
// \serial_inst|UART_inst|Add0~8  = CARRY((!\serial_inst|UART_inst|Add0~5 ) # (!\serial_inst|UART_inst|rx_timer [3]))

	.dataa(\serial_inst|UART_inst|rx_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~5 ),
	.combout(\serial_inst|UART_inst|Add0~7_combout ),
	.cout(\serial_inst|UART_inst|Add0~8 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~7 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~1_combout  = (\rst~q  & (((\serial_inst|UART_inst|Add0~7_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout )))) # (!\rst~q  & (((\serial_inst|UART_inst|Add0~7_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout 
// )) # (!\serial_inst|UART_inst|rx_active~q )))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|Add0~7_combout ),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~1 .lut_mask = 16'h11F1;
defparam \serial_inst|UART_inst|rx_timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \serial_inst|UART_inst|rx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~10 (
// Equation(s):
// \serial_inst|UART_inst|Add0~10_combout  = (\serial_inst|UART_inst|rx_timer [4] & (\serial_inst|UART_inst|Add0~8  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [4] & (!\serial_inst|UART_inst|Add0~8  & VCC))
// \serial_inst|UART_inst|Add0~11  = CARRY((\serial_inst|UART_inst|rx_timer [4] & !\serial_inst|UART_inst|Add0~8 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~8 ),
	.combout(\serial_inst|UART_inst|Add0~10_combout ),
	.cout(\serial_inst|UART_inst|Add0~11 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~10 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~3_combout  = (\serial_inst|UART_inst|Add0~10_combout  & (((!\serial_inst|UART_inst|rx_active~q  & !\rst~q )) # (!\serial_inst|UART_inst|rx_frame[8]~2_combout ))) # (!\serial_inst|UART_inst|Add0~10_combout  & 
// (!\serial_inst|UART_inst|rx_active~q  & (!\rst~q )))

	.dataa(\serial_inst|UART_inst|Add0~10_combout ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~3 .lut_mask = 16'h03AB;
defparam \serial_inst|UART_inst|rx_timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \serial_inst|UART_inst|rx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~12 (
// Equation(s):
// \serial_inst|UART_inst|Add0~12_combout  = (\serial_inst|UART_inst|rx_timer [5] & (!\serial_inst|UART_inst|Add0~11 )) # (!\serial_inst|UART_inst|rx_timer [5] & ((\serial_inst|UART_inst|Add0~11 ) # (GND)))
// \serial_inst|UART_inst|Add0~13  = CARRY((!\serial_inst|UART_inst|Add0~11 ) # (!\serial_inst|UART_inst|rx_timer [5]))

	.dataa(\serial_inst|UART_inst|rx_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~11 ),
	.combout(\serial_inst|UART_inst|Add0~12_combout ),
	.cout(\serial_inst|UART_inst|Add0~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~12 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~16 (
// Equation(s):
// \serial_inst|UART_inst|Add0~16_combout  = (\serial_inst|UART_inst|Add0~12_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|Add0~12_combout ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~16 .lut_mask = 16'h00CC;
defparam \serial_inst|UART_inst|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \serial_inst|UART_inst|rx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~14 (
// Equation(s):
// \serial_inst|UART_inst|Add0~14_combout  = (\serial_inst|UART_inst|rx_timer [6] & (\serial_inst|UART_inst|Add0~13  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [6] & (!\serial_inst|UART_inst|Add0~13  & VCC))
// \serial_inst|UART_inst|Add0~15  = CARRY((\serial_inst|UART_inst|rx_timer [6] & !\serial_inst|UART_inst|Add0~13 ))

	.dataa(\serial_inst|UART_inst|rx_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~13 ),
	.combout(\serial_inst|UART_inst|Add0~14_combout ),
	.cout(\serial_inst|UART_inst|Add0~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~14 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~2_combout  = (\rst~q  & (((\serial_inst|UART_inst|Add0~14_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout )))) # (!\rst~q  & (((\serial_inst|UART_inst|Add0~14_combout  & 
// !\serial_inst|UART_inst|rx_frame[8]~2_combout )) # (!\serial_inst|UART_inst|rx_active~q )))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|Add0~14_combout ),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~2 .lut_mask = 16'h11F1;
defparam \serial_inst|UART_inst|rx_timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \serial_inst|UART_inst|rx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~17 (
// Equation(s):
// \serial_inst|UART_inst|Add0~17_combout  = (\serial_inst|UART_inst|rx_timer [7] & (!\serial_inst|UART_inst|Add0~15 )) # (!\serial_inst|UART_inst|rx_timer [7] & ((\serial_inst|UART_inst|Add0~15 ) # (GND)))
// \serial_inst|UART_inst|Add0~18  = CARRY((!\serial_inst|UART_inst|Add0~15 ) # (!\serial_inst|UART_inst|rx_timer [7]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~15 ),
	.combout(\serial_inst|UART_inst|Add0~17_combout ),
	.cout(\serial_inst|UART_inst|Add0~18 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~17 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~4_combout  = (\serial_inst|UART_inst|rx_frame[8]~2_combout  & (!\serial_inst|UART_inst|rx_active~q  & (!\rst~q ))) # (!\serial_inst|UART_inst|rx_frame[8]~2_combout  & ((\serial_inst|UART_inst|Add0~17_combout ) # 
// ((!\serial_inst|UART_inst|rx_active~q  & !\rst~q ))))

	.dataa(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|Add0~17_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~4 .lut_mask = 16'h5703;
defparam \serial_inst|UART_inst|rx_timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \serial_inst|UART_inst|rx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~1_combout  = (\serial_inst|UART_inst|rx_timer [6]) # (((!\serial_inst|UART_inst|rx_timer [7]) # (!\serial_inst|UART_inst|rx_timer [5])) # (!\serial_inst|UART_inst|rx_timer [4]))

	.dataa(\serial_inst|UART_inst|rx_timer [6]),
	.datab(\serial_inst|UART_inst|rx_timer [4]),
	.datac(\serial_inst|UART_inst|rx_timer [5]),
	.datad(\serial_inst|UART_inst|rx_timer [7]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~1 .lut_mask = 16'hBFFF;
defparam \serial_inst|UART_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~19 (
// Equation(s):
// \serial_inst|UART_inst|Add0~19_combout  = \serial_inst|UART_inst|rx_timer [8] $ (!\serial_inst|UART_inst|Add0~18 )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\serial_inst|UART_inst|Add0~18 ),
	.combout(\serial_inst|UART_inst|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~19 .lut_mask = 16'hC3C3;
defparam \serial_inst|UART_inst|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~21 (
// Equation(s):
// \serial_inst|UART_inst|Add0~21_combout  = (\serial_inst|UART_inst|Add0~19_combout  & !\serial_inst|UART_inst|rx_frame[8]~2_combout )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|Add0~19_combout ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~21 .lut_mask = 16'h00CC;
defparam \serial_inst|UART_inst|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \serial_inst|UART_inst|rx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~0_combout  = (\serial_inst|UART_inst|rx_timer [3]) # ((\serial_inst|UART_inst|rx_timer [2]) # ((\serial_inst|UART_inst|rx_timer [0]) # (!\serial_inst|UART_inst|rx_timer [1])))

	.dataa(\serial_inst|UART_inst|rx_timer [3]),
	.datab(\serial_inst|UART_inst|rx_timer [2]),
	.datac(\serial_inst|UART_inst|rx_timer [1]),
	.datad(\serial_inst|UART_inst|rx_timer [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~0 .lut_mask = 16'hFFEF;
defparam \serial_inst|UART_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame[8]~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame[8]~2_combout  = ((!\serial_inst|UART_inst|Equal1~1_combout  & (\serial_inst|UART_inst|rx_timer [8] & !\serial_inst|UART_inst|Equal1~0_combout ))) # (!\serial_inst|UART_inst|rx_frame[8]~1_combout )

	.dataa(\serial_inst|UART_inst|rx_frame[8]~1_combout ),
	.datab(\serial_inst|UART_inst|Equal1~1_combout ),
	.datac(\serial_inst|UART_inst|rx_timer [8]),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[8]~2 .lut_mask = 16'h5575;
defparam \serial_inst|UART_inst|rx_frame[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \serial_inst|UART_inst|rx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~9 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~9_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [9]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~9 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \serial_inst|UART_inst|rx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~10 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~10_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\rst~q  & \serial_inst|UART_inst|rx_frame [8]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~10 .lut_mask = 16'h0C00;
defparam \serial_inst|UART_inst|rx_frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \serial_inst|UART_inst|rx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~7_combout  = (\serial_inst|UART_inst|rx_frame [7] & (\serial_inst|UART_inst|rx_active~q  & !\rst~q ))

	.dataa(\serial_inst|UART_inst|rx_frame [7]),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~7 .lut_mask = 16'h0808;
defparam \serial_inst|UART_inst|rx_frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \serial_inst|UART_inst|rx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~8_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\rst~q  & \serial_inst|UART_inst|rx_frame [6]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~8 .lut_mask = 16'h0C00;
defparam \serial_inst|UART_inst|rx_frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \serial_inst|UART_inst|rx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~5_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\rst~q  & \serial_inst|UART_inst|rx_frame [5]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~5 .lut_mask = 16'h0C00;
defparam \serial_inst|UART_inst|rx_frame~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \serial_inst|UART_inst|rx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~6_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [4]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~6 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_frame~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \serial_inst|UART_inst|rx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~4_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\rst~q  & \serial_inst|UART_inst|rx_frame [3]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~4 .lut_mask = 16'h0C00;
defparam \serial_inst|UART_inst|rx_frame~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \serial_inst|UART_inst|rx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~3_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\rst~q  & \serial_inst|UART_inst|rx_frame [2]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~3 .lut_mask = 16'h0C00;
defparam \serial_inst|UART_inst|rx_frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \serial_inst|UART_inst|rx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~0_combout  = (\serial_inst|UART_inst|rx_frame [1] & (\serial_inst|UART_inst|rx_active~q  & !\rst~q ))

	.dataa(\serial_inst|UART_inst|rx_frame [1]),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~0 .lut_mask = 16'h0808;
defparam \serial_inst|UART_inst|rx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \serial_inst|UART_inst|rx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_active~0_combout  = (\serial_inst|UART_inst|rx_active~q  & ((!\serial_inst|UART_inst|rx_frame [0]))) # (!\serial_inst|UART_inst|rx_active~q  & (\serial_inst|UART_inst|rx_s~q ))

	.dataa(\serial_inst|UART_inst|rx_s~q ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active~0 .lut_mask = 16'h0AFA;
defparam \serial_inst|UART_inst|rx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \serial_inst|UART_inst|rx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_ready~0_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [0]))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\serial_inst|UART_inst|rx_frame [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready~0 .lut_mask = 16'h4040;
defparam \serial_inst|UART_inst|rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \serial_inst|UART_inst|rx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \intcon_inst|prev_in~5 (
// Equation(s):
// \intcon_inst|prev_in~5_combout  = (\serial_inst|UART_inst|rx_ready~q  & ((\intcon_inst|prev_in [3]) # (\intcon_inst|control [0])))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_ready~q ),
	.datac(\intcon_inst|prev_in [3]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~5 .lut_mask = 16'hCCC0;
defparam \intcon_inst|prev_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \intcon_inst|prev_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[3] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \intcon_inst|status~10 (
// Equation(s):
// \intcon_inst|status~10_combout  = (\intcon_inst|status [3]) # ((\serial_inst|UART_inst|rx_ready~q  & (!\intcon_inst|prev_in [3] & \intcon_inst|control [0])))

	.dataa(\intcon_inst|status [3]),
	.datab(\serial_inst|UART_inst|rx_ready~q ),
	.datac(\intcon_inst|prev_in [3]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~10_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~10 .lut_mask = 16'hAEAA;
defparam \intcon_inst|status~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \intcon_inst|status~11 (
// Equation(s):
// \intcon_inst|status~11_combout  = (\intcon_inst|always0~2_combout  & ((\CPU_inst|shift_merge0|LBD_reg [3]))) # (!\intcon_inst|always0~2_combout  & (\intcon_inst|status~10_combout ))

	.dataa(gnd),
	.datab(\intcon_inst|status~10_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(\intcon_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~11_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~11 .lut_mask = 16'hF0CC;
defparam \intcon_inst|status~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \intcon_inst|status[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[3] .is_wysiwyg = "true";
defparam \intcon_inst|status[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \intcon_inst|control~6 (
// Equation(s):
// \intcon_inst|control~6_combout  = (\CPU_inst|shift_merge0|LBD_reg [3] & !\rst~q )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~6 .lut_mask = 16'h0C0C;
defparam \intcon_inst|control~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \intcon_inst|control[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[3] .is_wysiwyg = "true";
defparam \intcon_inst|control[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \intcon_inst|to_cpu~3 (
// Equation(s):
// \intcon_inst|to_cpu~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [3]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [3]))

	.dataa(\intcon_inst|status [3]),
	.datab(\intcon_inst|control [3]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~3 .lut_mask = 16'hCCAA;
defparam \intcon_inst|to_cpu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \intcon_inst|to_cpu[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[3] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas prev_intcon_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_intcon_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_intcon_en.is_wysiwyg = "true";
defparam prev_intcon_en.power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \CPU_inst|reg_file0|aux[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \CPU_inst|alu_I_field1~2 (
// Equation(s):
// \CPU_inst|alu_I_field1~2_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [2] & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~2 .lut_mask = 16'h000A;
defparam \CPU_inst|alu_I_field1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \CPU_inst|alu_I_field1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \CPU_inst|alu_I_field2~18 (
// Equation(s):
// \CPU_inst|alu_I_field2~18_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & \CPU_inst|alu_I_field1 [2])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|alu_I_field1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~18 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \CPU_inst|alu_I_field2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~18_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \CPU_inst|alu_I_field3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[2]~4 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[2]~4_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [2]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [2]))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [2]),
	.datac(\CPU_inst|alu_I_field3 [2]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[2]~4 .lut_mask = 16'hF0CC;
defparam \CPU_inst|alu_b_mux_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[2]~5 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[2]~5_combout  = (\CPU_inst|reg_file0|aux_forward~combout  & (((\CPU_inst|alu_b_mux_out[2]~4_combout )))) # (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_b_mux_out[2]~4_combout ))) # 
// (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|reg_file0|aux [2]))))

	.dataa(\CPU_inst|reg_file0|aux_forward~combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [2]),
	.datad(\CPU_inst|alu_b_mux_out[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[2]~5 .lut_mask = 16'hFE10;
defparam \CPU_inst|alu_b_mux_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~1_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [6])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~1 .lut_mask = 16'h3030;
defparam \CPU_inst|decode_unit0|rotate_R_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \CPU_inst|decode_unit0|rotate_R_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \CPU_inst|rotate_R1~1 (
// Equation(s):
// \CPU_inst|rotate_R1~1_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|rotate_R_reg [1] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~1 .lut_mask = 16'h0030;
defparam \CPU_inst|rotate_R1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \CPU_inst|rotate_R1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \CPU_inst|rotate_R2~7 (
// Equation(s):
// \CPU_inst|rotate_R2~7_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|CALL2~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|rotate_R1 [1])))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|rotate_R1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~7 .lut_mask = 16'h0200;
defparam \CPU_inst|rotate_R2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \CPU_inst|rotate_R2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~0_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[1]~2_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[0]~5_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[0]~5_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|reg_file0|a_data[1]~2_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~0 .lut_mask = 16'h3022;
defparam \CPU_inst|right_rotate0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \CPU_inst|reg_file0|aux[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [7])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .lut_mask = 16'h3300;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \CPU_inst|alu_I_field1~7 (
// Equation(s):
// \CPU_inst|alu_I_field1~7_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|alu_I_field_reg [7]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~7 .lut_mask = 16'h0500;
defparam \CPU_inst|alu_I_field1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \CPU_inst|alu_I_field1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \CPU_inst|alu_I_field2~23 (
// Equation(s):
// \CPU_inst|alu_I_field2~23_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|alu_I_field1 [7])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|alu_I_field1 [7]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~23 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_I_field2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \CPU_inst|alu_I_field2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~23_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \CPU_inst|alu_I_field3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[7]~14 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[7]~14_combout  = (\CPU_inst|alu_b_source3~q  & (((\CPU_inst|alu_I_field3 [7])))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|reg_file0|aux [7] & ((!\CPU_inst|reg_file0|aux_forward~combout ))))

	.dataa(\CPU_inst|reg_file0|aux [7]),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|alu_I_field3 [7]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[7]~14 .lut_mask = 16'hC0E2;
defparam \CPU_inst|alu_b_mux_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[7]~15 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[7]~15_combout  = (\CPU_inst|alu_b_mux_out[7]~14_combout ) # ((!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [7] & \CPU_inst|reg_file0|aux_forward~combout )))

	.dataa(\CPU_inst|alu_b_mux_out[7]~14_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|ALU0|alu_reg [7]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[7]~15 .lut_mask = 16'hBAAA;
defparam \CPU_inst|alu_b_mux_out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_R_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_R_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [7])

	.dataa(\CPU_inst|decode_unit0|I_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_R_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg~2 .lut_mask = 16'h5500;
defparam \CPU_inst|decode_unit0|rotate_R_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \CPU_inst|decode_unit0|rotate_R_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_R_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \CPU_inst|rotate_R1~2 (
// Equation(s):
// \CPU_inst|rotate_R1~2_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|rotate_R_reg [2] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~2 .lut_mask = 16'h0030;
defparam \CPU_inst|rotate_R1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \CPU_inst|rotate_R1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \CPU_inst|rotate_R2~8 (
// Equation(s):
// \CPU_inst|rotate_R2~8_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|rotate_R1 [2])))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|rotate_R1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R2~8 .lut_mask = 16'h0200;
defparam \CPU_inst|rotate_R2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \CPU_inst|rotate_R2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R2[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|WideAnd0~0 (
// Equation(s):
// \CPU_inst|decode_unit0|WideAnd0~0_combout  = (\CPU_inst|decode_unit0|I_reg [10] & (\CPU_inst|decode_unit0|I_reg [9] & \CPU_inst|decode_unit0|I_reg [8]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WideAnd0~0 .lut_mask = 16'hC000;
defparam \CPU_inst|decode_unit0|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~3_combout  = (\CPU_inst|decode_unit0|I_reg [10] & (((!\CPU_inst|decode_unit0|WideAnd0~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [15])) # (!\CPU_inst|decode_unit0|src_raddr_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [10]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~3 .lut_mask = 16'h2AAA;
defparam \CPU_inst|decode_unit0|src_raddr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \CPU_inst|decode_unit0|src_raddr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \CPU_inst|src_raddr1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[2] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~41 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~41_combout  = (\CPU_inst|dest_waddr4 [2] & !\CPU_inst|dest_waddr4 [1])

	.dataa(gnd),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~41 .lut_mask = 16'h0C0C;
defparam \CPU_inst|reg_file0|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~52 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~52_combout  = (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~41_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~52 .lut_mask = 16'h0400;
defparam \CPU_inst|reg_file0|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \CPU_inst|reg_file0|r4[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[5]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[5]~feeder_combout  = \CPU_inst|ALU0|alu_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~51 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~51_combout  = (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [1] & \CPU_inst|reg_file0|aux_forward~0_combout ))

	.dataa(\CPU_inst|dest_waddr4 [2]),
	.datab(gnd),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(\CPU_inst|reg_file0|aux_forward~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~51 .lut_mask = 16'hA000;
defparam \CPU_inst|reg_file0|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \CPU_inst|reg_file0|r6[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~2_combout  = (\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r6 [5]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r4 [5]))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r4 [5]),
	.datad(\CPU_inst|reg_file0|r6 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~37 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~37_combout  = (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & !\CPU_inst|dest_waddr4 [3]))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~37 .lut_mask = 16'h0808;
defparam \CPU_inst|reg_file0|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~46 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~46_combout  = (\CPU_inst|dest_waddr4 [1] & (\CPU_inst|reg_file0|Decoder0~37_combout  & \CPU_inst|dest_waddr4 [2]))

	.dataa(\CPU_inst|dest_waddr4 [1]),
	.datab(\CPU_inst|reg_file0|Decoder0~37_combout ),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~46 .lut_mask = 16'h8080;
defparam \CPU_inst|reg_file0|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \CPU_inst|reg_file0|ivl_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~50 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~50_combout  = (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~41_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~50 .lut_mask = 16'h0800;
defparam \CPU_inst|reg_file0|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \CPU_inst|reg_file0|r5[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~3_combout  = (\CPU_inst|reg_file0|Mux2~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [5]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux2~2_combout  & (((\CPU_inst|reg_file0|r5 [5] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux2~2_combout ),
	.datab(\CPU_inst|reg_file0|ivl_reg [5]),
	.datac(\CPU_inst|reg_file0|r5 [5]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~3 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \CPU_inst|reg_file0|aux[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~40 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~40_combout  = (\CPU_inst|reg_file0|Decoder0~37_combout  & (!\CPU_inst|dest_waddr4 [2] & !\CPU_inst|dest_waddr4 [1]))

	.dataa(\CPU_inst|reg_file0|Decoder0~37_combout ),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~40 .lut_mask = 16'h0202;
defparam \CPU_inst|reg_file0|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \CPU_inst|reg_file0|r1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [5]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [5]))))

	.dataa(\CPU_inst|reg_file0|aux [5]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [5]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~39 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~39_combout  = (!\CPU_inst|dest_waddr4 [2] & \CPU_inst|dest_waddr4 [1])

	.dataa(gnd),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~39 .lut_mask = 16'h3030;
defparam \CPU_inst|reg_file0|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~49 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~49_combout  = (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~39_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~49 .lut_mask = 16'h0800;
defparam \CPU_inst|reg_file0|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \CPU_inst|reg_file0|r3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~48 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~48_combout  = (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (!\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~39_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~48 .lut_mask = 16'h0400;
defparam \CPU_inst|reg_file0|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \CPU_inst|reg_file0|r2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux2~0_combout  & (\CPU_inst|reg_file0|r3 [5])) # (!\CPU_inst|reg_file0|Mux2~0_combout  & ((\CPU_inst|reg_file0|r2 [5]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux2~0_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux2~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [5]),
	.datad(\CPU_inst|reg_file0|r2 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[5]~5 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[5]~5_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux2~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux2~1_combout )))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|Mux2~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[5]~5 .lut_mask = 16'hDD88;
defparam \CPU_inst|reg_file0|a_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[1]~9 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[1]~9_combout  = (\CPU_inst|src_raddr1 [2]) # ((\CPU_inst|src_raddr1 [1] & \CPU_inst|src_raddr1 [0]))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1]~9 .lut_mask = 16'hEEAA;
defparam \CPU_inst|reg_file0|a_reg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~44 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~44_combout  = (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~41_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~44 .lut_mask = 16'h4000;
defparam \CPU_inst|reg_file0|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \CPU_inst|reg_file0|r14[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~43 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~43_combout  = (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~36_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~43 .lut_mask = 16'h4000;
defparam \CPU_inst|reg_file0|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \CPU_inst|reg_file0|r16[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r16 [5])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [5])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [5]),
	.datad(\CPU_inst|reg_file0|r16 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \CPU_inst|reg_file0|ivr_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~53 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~53_combout  = (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~41_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~53 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \CPU_inst|reg_file0|r15[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~5_combout  = (\CPU_inst|reg_file0|Mux2~4_combout  & ((\CPU_inst|reg_file0|ivr_reg [5]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux2~4_combout  & (((\CPU_inst|reg_file0|r15 [5] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux2~4_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [5]),
	.datac(\CPU_inst|reg_file0|r15 [5]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~5 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~38 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~38_combout  = (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & \CPU_inst|dest_waddr4 [3]))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~38 .lut_mask = 16'h8080;
defparam \CPU_inst|reg_file0|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~45 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~45_combout  = (!\CPU_inst|dest_waddr4 [2] & (!\CPU_inst|dest_waddr4 [1] & \CPU_inst|reg_file0|Decoder0~38_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|dest_waddr4 [2]),
	.datac(\CPU_inst|dest_waddr4 [1]),
	.datad(\CPU_inst|reg_file0|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~45 .lut_mask = 16'h0300;
defparam \CPU_inst|reg_file0|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \CPU_inst|reg_file0|r11[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[1]~8 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[1]~8_combout  = (\CPU_inst|src_raddr1 [1] & !\CPU_inst|src_raddr1 [2])

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1]~8 .lut_mask = 16'h2222;
defparam \CPU_inst|reg_file0|a_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux2~5_combout ) # ((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|r11 [5] & 
// !\CPU_inst|reg_file0|a_reg[1]~8_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux2~5_combout ),
	.datac(\CPU_inst|reg_file0|r11 [5]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~6 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~54 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~54_combout  = (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~39_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~54 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \CPU_inst|reg_file0|r13[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~42 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~42_combout  = (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|regf_wren4~q  & (\CPU_inst|dest_waddr4 [3] & \CPU_inst|reg_file0|Decoder0~39_combout )))

	.dataa(\CPU_inst|dest_waddr4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|dest_waddr4 [3]),
	.datad(\CPU_inst|reg_file0|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~42 .lut_mask = 16'h4000;
defparam \CPU_inst|reg_file0|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \CPU_inst|reg_file0|r12[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~7_combout  = (\CPU_inst|reg_file0|Mux2~6_combout  & (((\CPU_inst|reg_file0|r13 [5])) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout ))) # (!\CPU_inst|reg_file0|Mux2~6_combout  & (\CPU_inst|reg_file0|a_reg[1]~8_combout  & 
// ((\CPU_inst|reg_file0|r12 [5]))))

	.dataa(\CPU_inst|reg_file0|Mux2~6_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [5]),
	.datad(\CPU_inst|reg_file0|r12 [5]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~7 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~4_combout  = (\CPU_inst|decode_unit0|I_reg [11] & (((!\CPU_inst|decode_unit0|src_raddr_reg~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [15])) # (!\CPU_inst|decode_unit0|WideAnd0~0_combout )))

	.dataa(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~4 .lut_mask = 16'h4CCC;
defparam \CPU_inst|decode_unit0|src_raddr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \CPU_inst|decode_unit0|src_raddr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \CPU_inst|src_raddr1[3]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[3]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \CPU_inst|src_raddr1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[3] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \CPU_inst|reg_file0|a_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[5]~5_combout ),
	.asdata(\CPU_inst|reg_file0|Mux2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \CPU_inst|reg_file0|prev_a_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|src_raddr1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \CPU_inst|reg_file0|prev_w_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \CPU_inst|reg_file0|prev_w_address[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_a_address[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_a_address[2]~feeder_combout  = \CPU_inst|src_raddr1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_a_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|prev_a_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \CPU_inst|reg_file0|prev_a_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_a_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward1~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward1~1_combout  = (\CPU_inst|reg_file0|prev_a_address [3] & (\CPU_inst|reg_file0|prev_w_address [3] & (\CPU_inst|reg_file0|prev_w_address [2] $ (!\CPU_inst|reg_file0|prev_a_address [2])))) # (!\CPU_inst|reg_file0|prev_a_address 
// [3] & (!\CPU_inst|reg_file0|prev_w_address [3] & (\CPU_inst|reg_file0|prev_w_address [2] $ (!\CPU_inst|reg_file0|prev_a_address [2]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [3]),
	.datab(\CPU_inst|reg_file0|prev_w_address [2]),
	.datac(\CPU_inst|reg_file0|prev_w_address [3]),
	.datad(\CPU_inst|reg_file0|prev_a_address [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward1~1 .lut_mask = 16'h8421;
defparam \CPU_inst|reg_file0|a_forward1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~13 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~13_combout  = (\CPU_inst|reg_file0|a_reg [5] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_reg [5]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~13 .lut_mask = 16'h70F0;
defparam \CPU_inst|reg_file0|a_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \CPU_inst|reg_file0|prev_a_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|src_raddr1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_a_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_a_address[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_a_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~0_combout  = (\CPU_inst|reg_file0|prev_a_address [0] & (\CPU_inst|dest_waddr4 [0] & (\CPU_inst|dest_waddr4 [1] $ (!\CPU_inst|reg_file0|prev_a_address [1])))) # (!\CPU_inst|reg_file0|prev_a_address [0] & 
// (!\CPU_inst|dest_waddr4 [0] & (\CPU_inst|dest_waddr4 [1] $ (!\CPU_inst|reg_file0|prev_a_address [1]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [0]),
	.datab(\CPU_inst|dest_waddr4 [1]),
	.datac(\CPU_inst|reg_file0|prev_a_address [1]),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~0 .lut_mask = 16'h8241;
defparam \CPU_inst|reg_file0|a_forward0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~1_combout  = (\CPU_inst|reg_file0|prev_a_address [2] & (\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [3] $ (!\CPU_inst|reg_file0|prev_a_address [3])))) # (!\CPU_inst|reg_file0|prev_a_address [2] & 
// (!\CPU_inst|dest_waddr4 [2] & (\CPU_inst|dest_waddr4 [3] $ (!\CPU_inst|reg_file0|prev_a_address [3]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [2]),
	.datab(\CPU_inst|dest_waddr4 [3]),
	.datac(\CPU_inst|dest_waddr4 [2]),
	.datad(\CPU_inst|reg_file0|prev_a_address [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~1 .lut_mask = 16'h8421;
defparam \CPU_inst|reg_file0|a_forward0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward0~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward0~2_combout  = (\CPU_inst|reg_file0|a_forward0~0_combout  & (\CPU_inst|regf_wren4~q  & \CPU_inst|reg_file0|a_forward0~1_combout ))

	.dataa(\CPU_inst|reg_file0|a_forward0~0_combout ),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_forward0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward0~2 .lut_mask = 16'h8800;
defparam \CPU_inst|reg_file0|a_forward0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \CPU_inst|reg_file0|prev_w_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~12 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~12_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [5] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [5]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~12 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[5]~14 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[5]~14_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [5])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[5]~13_combout ) # 
// ((\CPU_inst|reg_file0|a_data[5]~12_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[5]~13_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [5]),
	.datad(\CPU_inst|reg_file0|a_data[5]~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[5]~14 .lut_mask = 16'hF3E2;
defparam \CPU_inst|reg_file0|a_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~11 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~11_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[5]~14_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[4]~17_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[4]~17_combout ),
	.datab(\CPU_inst|reg_file0|a_data[5]~14_combout ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~11 .lut_mask = 16'hC0A0;
defparam \CPU_inst|right_rotate0|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~10 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~10_combout  = (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[3]~8_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~11_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(\CPU_inst|rotate_R2 [0]),
	.datad(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~10 .lut_mask = 16'h3202;
defparam \CPU_inst|right_rotate0|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~12 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~12_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux7~11_combout ) # (\CPU_inst|right_rotate0|Mux7~10_combout )))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|Mux7~11_combout ),
	.datad(\CPU_inst|right_rotate0|Mux7~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~12 .lut_mask = 16'h5550;
defparam \CPU_inst|right_rotate0|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux1~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux1~0_combout  = (\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux7~12_combout )) # (!\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[2]~2_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [2]),
	.datac(\CPU_inst|right_rotate0|Mux7~12_combout ),
	.datad(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux1~0 .lut_mask = 16'hF3C0;
defparam \CPU_inst|right_rotate0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \CPU_inst|right_rotate0|rotate_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \CPU_inst|reg_file0|ivr_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \CPU_inst|reg_file0|ivl_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \CPU_inst|reg_file0|ivl_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \CPU_inst|reg_file0|ivl_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \CPU_inst|reg_file0|ivl_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \WideAnd2~0 (
// Equation(s):
// \WideAnd2~0_combout  = (\CPU_inst|reg_file0|ivl_reg [1] & (\CPU_inst|reg_file0|ivl_reg [2] & (\CPU_inst|reg_file0|ivl_reg [3] & \CPU_inst|reg_file0|ivl_reg [0])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [1]),
	.datab(\CPU_inst|reg_file0|ivl_reg [2]),
	.datac(\CPU_inst|reg_file0|ivl_reg [3]),
	.datad(\CPU_inst|reg_file0|ivl_reg [0]),
	.cin(gnd),
	.combout(\WideAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~0 .lut_mask = 16'h8000;
defparam \WideAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \CPU_inst|reg_file0|aux[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [6] & !\CPU_inst|decode_unit0|I_reg [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .lut_mask = 16'h00F0;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \CPU_inst|alu_I_field1~6 (
// Equation(s):
// \CPU_inst|alu_I_field1~6_combout  = (\CPU_inst|decode_unit0|alu_I_field_reg [6] & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~6 .lut_mask = 16'h000A;
defparam \CPU_inst|alu_I_field1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \CPU_inst|alu_I_field1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \CPU_inst|alu_I_field2~22 (
// Equation(s):
// \CPU_inst|alu_I_field2~22_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & \CPU_inst|alu_I_field1 [6])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|alu_I_field1 [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~22 .lut_mask = 16'h1000;
defparam \CPU_inst|alu_I_field2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \CPU_inst|alu_I_field2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~22_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \CPU_inst|alu_I_field3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[6]~12 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[6]~12_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [6]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [6]))

	.dataa(\CPU_inst|ALU0|alu_reg [6]),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field3 [6]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[6]~12 .lut_mask = 16'hF0AA;
defparam \CPU_inst|alu_b_mux_out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[6]~13 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[6]~13_combout  = (\CPU_inst|reg_file0|aux_forward~combout  & (((\CPU_inst|alu_b_mux_out[6]~12_combout )))) # (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_b_mux_out[6]~12_combout ))) # 
// (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|reg_file0|aux [6]))))

	.dataa(\CPU_inst|reg_file0|aux_forward~combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [6]),
	.datad(\CPU_inst|alu_b_mux_out[6]~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[6]~13 .lut_mask = 16'hFE10;
defparam \CPU_inst|alu_b_mux_out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [5] & !\CPU_inst|decode_unit0|I_reg [12])

	.dataa(\CPU_inst|decode_unit0|I_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .lut_mask = 16'h00AA;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \CPU_inst|alu_I_field1~5 (
// Equation(s):
// \CPU_inst|alu_I_field1~5_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|alu_I_field_reg [5]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~5 .lut_mask = 16'h0500;
defparam \CPU_inst|alu_I_field1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \CPU_inst|alu_I_field1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \CPU_inst|alu_I_field2~21 (
// Equation(s):
// \CPU_inst|alu_I_field2~21_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|alu_I_field1 [5])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|alu_I_field1 [5]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~21 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_I_field2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \CPU_inst|alu_I_field2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~21_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \CPU_inst|alu_I_field3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[5]~10 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[5]~10_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [5]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [5]),
	.datac(\CPU_inst|alu_I_field3 [5]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[5]~10 .lut_mask = 16'hF0CC;
defparam \CPU_inst|alu_b_mux_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[5]~11 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[5]~11_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[5]~10_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[5]~10_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [5])))))

	.dataa(\CPU_inst|alu_b_mux_out[5]~10_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [5]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[5]~11 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \CPU_inst|reg_file0|aux[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \CPU_inst|alu_I_field1~3 (
// Equation(s):
// \CPU_inst|alu_I_field1~3_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [3]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~3 .lut_mask = 16'h0500;
defparam \CPU_inst|alu_I_field1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \CPU_inst|alu_I_field1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \CPU_inst|alu_I_field2~19 (
// Equation(s):
// \CPU_inst|alu_I_field2~19_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|alu_I_field1 [3])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|alu_I_field1 [3]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~19 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_I_field2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \CPU_inst|alu_I_field2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~19_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \CPU_inst|alu_I_field3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[3]~6 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[3]~6_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [3]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [3]))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [3]),
	.datac(\CPU_inst|alu_I_field3 [3]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[3]~6 .lut_mask = 16'hF0CC;
defparam \CPU_inst|alu_b_mux_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[3]~7 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[3]~7_combout  = (\CPU_inst|reg_file0|aux_forward~combout  & (((\CPU_inst|alu_b_mux_out[3]~6_combout )))) # (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_b_mux_out[3]~6_combout ))) # 
// (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|reg_file0|aux [3]))))

	.dataa(\CPU_inst|reg_file0|aux_forward~combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [3]),
	.datad(\CPU_inst|alu_b_mux_out[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[3]~7 .lut_mask = 16'hFE10;
defparam \CPU_inst|alu_b_mux_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~7 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~7_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[0]~5_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[7]~20_combout ))))

	.dataa(\CPU_inst|rotate_R2 [0]),
	.datab(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|reg_file0|a_data[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~7 .lut_mask = 16'h0E04;
defparam \CPU_inst|right_rotate0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~8 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~8_combout  = (\CPU_inst|right_rotate0|Mux7~7_combout ) # ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|rotate_mux2~q  & \CPU_inst|ALU0|OVF_reg~q )))

	.dataa(\CPU_inst|rotate_R2 [0]),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|right_rotate0|Mux7~7_combout ),
	.datad(\CPU_inst|ALU0|OVF_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~8 .lut_mask = 16'hF8F0;
defparam \CPU_inst|right_rotate0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~6 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~6_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[6]~23_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[5]~14_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[6]~23_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|rotate_R2 [0]),
	.datad(\CPU_inst|reg_file0|a_data[5]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~6 .lut_mask = 16'h2320;
defparam \CPU_inst|right_rotate0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[1]~1 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[1]~1_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux7~8_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux7~6_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux7~8_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[1]~1 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~1 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~1_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[4]~17_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[3]~8_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[4]~17_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(\CPU_inst|rotate_R2 [0]),
	.datad(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~1 .lut_mask = 16'h8C80;
defparam \CPU_inst|right_rotate0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~0_combout  = (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~11_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[1]~2_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(\CPU_inst|rotate_R2 [0]),
	.datad(\CPU_inst|reg_file0|a_data[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~0 .lut_mask = 16'h2320;
defparam \CPU_inst|right_rotate0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~2 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~2_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux0~1_combout ) # (\CPU_inst|right_rotate0|Mux0~0_combout )))

	.dataa(\CPU_inst|rotate_mux2~q ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|Mux0~1_combout ),
	.datad(\CPU_inst|right_rotate0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~2 .lut_mask = 16'h5550;
defparam \CPU_inst|right_rotate0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \CPU_inst|right_rotate0|rotate_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[1]~1_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|rotate_R2 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \CPU_inst|rotate_S01~2 (
// Equation(s):
// \CPU_inst|rotate_S01~2_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [10] & (!\CPU_inst|PC0|stack_pop~2_combout  & !\CPU_inst|hazard_unit0|hazard~3_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~2 .lut_mask = 16'h000C;
defparam \CPU_inst|rotate_S01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \CPU_inst|rotate_S01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \CPU_inst|right_rotate1|rotate_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[1]~1_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux4~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux4~0_combout  = (\CPU_inst|decode_unit0|I_reg [5] & (!\CPU_inst|decode_unit0|Decoder1~0_combout  & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(\CPU_inst|decode_unit0|I_reg [5]),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux4~0 .lut_mask = 16'h2200;
defparam \CPU_inst|decode_unit0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \CPU_inst|decode_unit0|mask_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \CPU_inst|mask_L1~2 (
// Equation(s):
// \CPU_inst|mask_L1~2_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|decode_unit0|mask_L_reg [0]))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|stack_pop~2_combout ),
	.datad(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~2 .lut_mask = 16'h0500;
defparam \CPU_inst|mask_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \CPU_inst|mask_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \CPU_inst|mask_L2~8 (
// Equation(s):
// \CPU_inst|mask_L2~8_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & \CPU_inst|mask_L1 [0])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|mask_L1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~8 .lut_mask = 16'h0400;
defparam \CPU_inst|mask_L2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \CPU_inst|mask_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~0 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~0_combout  = (\CPU_inst|right_rotate1|rotate_reg [1] & ((\CPU_inst|mask_L2 [1]) # ((\CPU_inst|mask_L2 [2]) # (!\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [1]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~0 .lut_mask = 16'hC8CC;
defparam \CPU_inst|mask0|mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \CPU_inst|mask0|mask_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[1]~1 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[1]~1_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [1]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [1]))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|right_rotate0|rotate_reg [1]),
	.datac(gnd),
	.datad(\CPU_inst|mask0|mask_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[1]~1 .lut_mask = 16'hEE44;
defparam \CPU_inst|alu_a_mux_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \CPU_inst|alu_I_field1~0 (
// Equation(s):
// \CPU_inst|alu_I_field1~0_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [0] & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~0 .lut_mask = 16'h000C;
defparam \CPU_inst|alu_I_field1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \CPU_inst|alu_I_field1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field2~16 (
// Equation(s):
// \CPU_inst|alu_I_field2~16_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|alu_I_field1 [0])))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|alu_I_field1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~16 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_I_field2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \CPU_inst|alu_I_field2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~16_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \CPU_inst|alu_I_field3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~0 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~0_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [0]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [0]))

	.dataa(\CPU_inst|ALU0|alu_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field3 [0]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~0 .lut_mask = 16'hF0AA;
defparam \CPU_inst|alu_b_mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \CPU_inst|reg_file0|aux[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[0]~1 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[0]~1_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[0]~0_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[0]~0_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [0])))))

	.dataa(\CPU_inst|alu_b_mux_out[0]~0_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [0]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[0]~1 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~2 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~2_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[3]~8_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~11_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.datab(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.datac(\CPU_inst|rotate_R2 [0]),
	.datad(\CPU_inst|rotate_mux2~q ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~2 .lut_mask = 16'h00CA;
defparam \CPU_inst|right_rotate0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[0]~0 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[0]~0_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux7~2_combout ))) # (!\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux7~1_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux7~1_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[0]~0 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate0|rotate_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \CPU_inst|right_rotate0|rotate_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_R2 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \intcon_inst|control~5 (
// Equation(s):
// \intcon_inst|control~5_combout  = (\CPU_inst|shift_merge0|LBD_reg [2] & !\rst~q )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~5 .lut_mask = 16'h0C0C;
defparam \intcon_inst|control~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \intcon_inst|control[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[2] .is_wysiwyg = "true";
defparam \intcon_inst|control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \intcon_inst|to_cpu~4 (
// Equation(s):
// \intcon_inst|to_cpu~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [2]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [2]))

	.dataa(gnd),
	.datab(\intcon_inst|status [2]),
	.datac(\intcon_inst|control [2]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~4 .lut_mask = 16'hF0CC;
defparam \intcon_inst|to_cpu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \intcon_inst|to_cpu[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[2] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~3 (
// Equation(s):
// \i2c_ri_inst|to_CPU~3_combout  = (!\rst~q  & (!\CPU_inst|reg_file0|ivr_reg [0] & \i2c_ri_inst|i2c_phy_inst|rx_frame [3]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~3 .lut_mask = 16'h0300;
defparam \i2c_ri_inst|to_CPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \i2c_ri_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \to_CPU_left[2]~7 (
// Equation(s):
// \to_CPU_left[2]~7_combout  = (\intcon_inst|to_cpu [2] & ((\prev_intcon_en~q ) # ((\i2c_ri_inst|to_CPU [2] & \prev_i2c_en~q )))) # (!\intcon_inst|to_cpu [2] & (\i2c_ri_inst|to_CPU [2] & ((\prev_i2c_en~q ))))

	.dataa(\intcon_inst|to_cpu [2]),
	.datab(\i2c_ri_inst|to_CPU [2]),
	.datac(\prev_intcon_en~q ),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~7 .lut_mask = 16'hECA0;
defparam \to_CPU_left[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \CPU_inst|reg_file0|ivr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \WideAnd2~3 (
// Equation(s):
// \WideAnd2~3_combout  = (\CPU_inst|reg_file0|ivr_reg [2] & (\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [4] & \CPU_inst|reg_file0|ivr_reg [3])))

	.dataa(\CPU_inst|reg_file0|ivr_reg [2]),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\CPU_inst|reg_file0|ivr_reg [4]),
	.datad(\CPU_inst|reg_file0|ivr_reg [3]),
	.cin(gnd),
	.combout(\WideAnd2~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~3 .lut_mask = 16'h8000;
defparam \WideAnd2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \CPU_inst|reg_file0|ivl_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \CPU_inst|reg_file0|ivl_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \CPU_inst|reg_file0|ivl_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivl_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivl_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivl_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \WideAnd2~1 (
// Equation(s):
// \WideAnd2~1_combout  = (\CPU_inst|reg_file0|ivl_reg [6] & (\CPU_inst|reg_file0|ivl_reg [4] & (\CPU_inst|reg_file0|ivl_reg [7] & \CPU_inst|reg_file0|ivl_reg [5])))

	.dataa(\CPU_inst|reg_file0|ivl_reg [6]),
	.datab(\CPU_inst|reg_file0|ivl_reg [4]),
	.datac(\CPU_inst|reg_file0|ivl_reg [7]),
	.datad(\CPU_inst|reg_file0|ivl_reg [5]),
	.cin(gnd),
	.combout(\WideAnd2~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~1 .lut_mask = 16'h8000;
defparam \WideAnd2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb WideAnd2(
// Equation(s):
// \WideAnd2~combout  = (\WideAnd2~3_combout  & (\WideAnd2~0_combout  & (\WideAnd2~2_combout  & \WideAnd2~1_combout )))

	.dataa(\WideAnd2~3_combout ),
	.datab(\WideAnd2~0_combout ),
	.datac(\WideAnd2~2_combout ),
	.datad(\WideAnd2~1_combout ),
	.cin(gnd),
	.combout(\WideAnd2~combout ),
	.cout());
// synopsys translate_off
defparam WideAnd2.lut_mask = 16'h8000;
defparam WideAnd2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \serial_inst|data_write (
// Equation(s):
// \serial_inst|data_write~combout  = (\CPU_inst|WC6~q  & (!\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|n_LB_w6~q  & \WideAnd2~combout )))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\WideAnd2~combout ),
	.cin(gnd),
	.combout(\serial_inst|data_write~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|data_write .lut_mask = 16'h0200;
defparam \serial_inst|data_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \serial_inst|tx_queue|prev_push~feeder (
// Equation(s):
// \serial_inst|tx_queue|prev_push~feeder_combout  = \serial_inst|data_write~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|data_write~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|prev_push~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|prev_push~feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|tx_queue|prev_push~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \serial_inst|tx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|prev_push~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|prev_push .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr[0]~0 (
// Equation(s):
// \serial_inst|tx_queue|write_addr[0]~0_combout  = (!\rst~q  & (\serial_inst|data_write~combout  $ (\serial_inst|tx_queue|write_addr [0])))

	.dataa(\rst~q ),
	.datab(\serial_inst|data_write~combout ),
	.datac(\serial_inst|tx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0]~0 .lut_mask = 16'h1414;
defparam \serial_inst|tx_queue|write_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \serial_inst|tx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \serial_inst|tx_queue|Add0~0 (
// Equation(s):
// \serial_inst|tx_queue|Add0~0_combout  = \serial_inst|tx_queue|write_addr [1] $ (\serial_inst|tx_queue|write_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [1]),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add0~0 .lut_mask = 16'h0FF0;
defparam \serial_inst|tx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr[0]~1 (
// Equation(s):
// \serial_inst|tx_queue|write_addr[0]~1_combout  = (\rst~q ) # ((\WideAnd2~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \IO_wren~combout )))

	.dataa(\WideAnd2~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(\IO_wren~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0]~1 .lut_mask = 16'hF2F0;
defparam \serial_inst|tx_queue|write_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \serial_inst|tx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \serial_inst|tx_queue|Add0~1 (
// Equation(s):
// \serial_inst|tx_queue|Add0~1_combout  = \serial_inst|tx_queue|write_addr [2] $ (((\serial_inst|tx_queue|write_addr [1] & \serial_inst|tx_queue|write_addr [0])))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add0~1 .lut_mask = 16'h3CF0;
defparam \serial_inst|tx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \serial_inst|tx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \serial_inst|UART_inst|always0~3 (
// Equation(s):
// \serial_inst|UART_inst|always0~3_combout  = (\serial_inst|UART_inst|prev_tx_req~q ) # ((\serial_inst|tx_active~q ) # (!\serial_inst|tx_queue|empty~q ))

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~3 .lut_mask = 16'hFFAF;
defparam \serial_inst|UART_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|always0~2_combout  & ((\serial_inst|UART_inst|tx_active~q ) # (!\serial_inst|UART_inst|always0~3_combout )))

	.dataa(\serial_inst|UART_inst|always0~2_combout ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active~0 .lut_mask = 16'h5055;
defparam \serial_inst|UART_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \serial_inst|UART_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \serial_inst|tx_queue|Add1~0 (
// Equation(s):
// \serial_inst|tx_queue|Add1~0_combout  = \serial_inst|tx_queue|read_addr [1] $ (\serial_inst|tx_queue|read_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [1]),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add1~0 .lut_mask = 16'h0FF0;
defparam \serial_inst|tx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr[2]~0 (
// Equation(s):
// \serial_inst|tx_queue|read_addr[2]~0_combout  = (\rst~q ) # ((\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[2]~0 .lut_mask = 16'hCCFC;
defparam \serial_inst|tx_queue|read_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \serial_inst|tx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~106 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~106_combout  = (\serial_inst|data_write~combout  & (!\rst~q  & !\serial_inst|tx_queue|write_addr [0]))

	.dataa(gnd),
	.datab(\serial_inst|data_write~combout ),
	.datac(\rst~q ),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~106 .lut_mask = 16'h000C;
defparam \serial_inst|tx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~108 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~108_combout  = (!\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~106_combout  & \serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~108 .lut_mask = 16'h3000;
defparam \serial_inst|tx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \serial_inst|tx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~107 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~107_combout  = (\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~106_combout  & \serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~107 .lut_mask = 16'hC000;
defparam \serial_inst|tx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \serial_inst|tx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~89_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1])) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~53_q ))) # 
// (!\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~37_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~37_q ),
	.datad(\serial_inst|tx_queue|queue_mem~53_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~89 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~104_combout  = (\serial_inst|data_write~combout  & (!\rst~q  & \serial_inst|tx_queue|write_addr [0]))

	.dataa(gnd),
	.datab(\serial_inst|data_write~combout ),
	.datac(\rst~q ),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~104 .lut_mask = 16'h0C00;
defparam \serial_inst|tx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~109 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~109_combout  = (\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~104_combout  & \serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~109 .lut_mask = 16'hC000;
defparam \serial_inst|tx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \serial_inst|tx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~105_combout  = (!\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~104_combout  & \serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~105 .lut_mask = 16'h3000;
defparam \serial_inst|tx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \serial_inst|tx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~90_combout  = (\serial_inst|tx_queue|queue_mem~89_combout  & (((\serial_inst|tx_queue|queue_mem~61_q )) # (!\serial_inst|tx_queue|read_addr [0]))) # (!\serial_inst|tx_queue|queue_mem~89_combout  & 
// (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~45_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~89_combout ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~61_q ),
	.datad(\serial_inst|tx_queue|queue_mem~45_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~90 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~112 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~112_combout  = (!\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~106_combout  & !\serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~112 .lut_mask = 16'h0030;
defparam \serial_inst|tx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \serial_inst|tx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~111 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~111_combout  = (!\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~104_combout  & !\serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~111 .lut_mask = 16'h0030;
defparam \serial_inst|tx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \serial_inst|tx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~91_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~13_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~5_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~5_q ),
	.datad(\serial_inst|tx_queue|queue_mem~13_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~91 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~113 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~113_combout  = (\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~104_combout  & !\serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~113 .lut_mask = 16'h00C0;
defparam \serial_inst|tx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \serial_inst|tx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~110 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~110_combout  = (\serial_inst|tx_queue|write_addr [1] & (\serial_inst|tx_queue|queue_mem~106_combout  & !\serial_inst|tx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~106_combout ),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~110 .lut_mask = 16'h00C0;
defparam \serial_inst|tx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \serial_inst|tx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~92_combout  = (\serial_inst|tx_queue|queue_mem~91_combout  & (((\serial_inst|tx_queue|queue_mem~29_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~91_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~21_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~91_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~29_q ),
	.datad(\serial_inst|tx_queue|queue_mem~21_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~92 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \serial_inst|tx_queue|Add1~1 (
// Equation(s):
// \serial_inst|tx_queue|Add1~1_combout  = \serial_inst|tx_queue|read_addr [2] $ (((\serial_inst|tx_queue|read_addr [0] & \serial_inst|tx_queue|read_addr [1])))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add1~1 .lut_mask = 16'h3CF0;
defparam \serial_inst|tx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \serial_inst|tx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~93_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~90_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~92_combout )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~90_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~92_combout ),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~93 .lut_mask = 16'hCCF0;
defparam \serial_inst|tx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \serial_inst|tx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[5] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[0]~9 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[0]~9_combout  = \serial_inst|UART_inst|tx_timer [0] $ (VCC)
// \serial_inst|UART_inst|tx_timer[0]~10  = CARRY(\serial_inst|UART_inst|tx_timer [0])

	.dataa(\serial_inst|UART_inst|tx_timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[0]~9_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[0]~10 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0]~9 .lut_mask = 16'h55AA;
defparam \serial_inst|UART_inst|tx_timer[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[0]~11 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[0]~11_combout  = (\rst~q ) # ((!\serial_inst|UART_inst|Equal0~2_combout ) # (!\serial_inst|UART_inst|tx_active~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0]~11 .lut_mask = 16'hCFFF;
defparam \serial_inst|UART_inst|tx_timer[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \serial_inst|UART_inst|tx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[1]~12 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[1]~12_combout  = (\serial_inst|UART_inst|tx_timer [1] & (!\serial_inst|UART_inst|tx_timer[0]~10 )) # (!\serial_inst|UART_inst|tx_timer [1] & ((\serial_inst|UART_inst|tx_timer[0]~10 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[1]~13  = CARRY((!\serial_inst|UART_inst|tx_timer[0]~10 ) # (!\serial_inst|UART_inst|tx_timer [1]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[0]~10 ),
	.combout(\serial_inst|UART_inst|tx_timer[1]~12_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[1]~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1]~12 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \serial_inst|UART_inst|tx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[2]~14 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[2]~14_combout  = (\serial_inst|UART_inst|tx_timer [2] & (\serial_inst|UART_inst|tx_timer[1]~13  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [2] & (!\serial_inst|UART_inst|tx_timer[1]~13  & VCC))
// \serial_inst|UART_inst|tx_timer[2]~15  = CARRY((\serial_inst|UART_inst|tx_timer [2] & !\serial_inst|UART_inst|tx_timer[1]~13 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[1]~13 ),
	.combout(\serial_inst|UART_inst|tx_timer[2]~14_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[2]~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[2]~14 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|tx_timer[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \serial_inst|UART_inst|tx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[3]~16 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[3]~16_combout  = (\serial_inst|UART_inst|tx_timer [3] & (!\serial_inst|UART_inst|tx_timer[2]~15 )) # (!\serial_inst|UART_inst|tx_timer [3] & ((\serial_inst|UART_inst|tx_timer[2]~15 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[3]~17  = CARRY((!\serial_inst|UART_inst|tx_timer[2]~15 ) # (!\serial_inst|UART_inst|tx_timer [3]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[2]~15 ),
	.combout(\serial_inst|UART_inst|tx_timer[3]~16_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[3]~17 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3]~16 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \serial_inst|UART_inst|tx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~0_combout  = (\serial_inst|UART_inst|tx_timer [0]) # (((\serial_inst|UART_inst|tx_timer [2]) # (\serial_inst|UART_inst|tx_timer [3])) # (!\serial_inst|UART_inst|tx_timer [1]))

	.dataa(\serial_inst|UART_inst|tx_timer [0]),
	.datab(\serial_inst|UART_inst|tx_timer [1]),
	.datac(\serial_inst|UART_inst|tx_timer [2]),
	.datad(\serial_inst|UART_inst|tx_timer [3]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~0 .lut_mask = 16'hFFFB;
defparam \serial_inst|UART_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[4]~18 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[4]~18_combout  = (\serial_inst|UART_inst|tx_timer [4] & (\serial_inst|UART_inst|tx_timer[3]~17  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [4] & (!\serial_inst|UART_inst|tx_timer[3]~17  & VCC))
// \serial_inst|UART_inst|tx_timer[4]~19  = CARRY((\serial_inst|UART_inst|tx_timer [4] & !\serial_inst|UART_inst|tx_timer[3]~17 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[3]~17 ),
	.combout(\serial_inst|UART_inst|tx_timer[4]~18_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[4]~19 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4]~18 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|tx_timer[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \serial_inst|UART_inst|tx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[5]~20 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[5]~20_combout  = (\serial_inst|UART_inst|tx_timer [5] & (!\serial_inst|UART_inst|tx_timer[4]~19 )) # (!\serial_inst|UART_inst|tx_timer [5] & ((\serial_inst|UART_inst|tx_timer[4]~19 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[5]~21  = CARRY((!\serial_inst|UART_inst|tx_timer[4]~19 ) # (!\serial_inst|UART_inst|tx_timer [5]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[4]~19 ),
	.combout(\serial_inst|UART_inst|tx_timer[5]~20_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[5]~21 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5]~20 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \serial_inst|UART_inst|tx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[6]~22 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[6]~22_combout  = (\serial_inst|UART_inst|tx_timer [6] & (\serial_inst|UART_inst|tx_timer[5]~21  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [6] & (!\serial_inst|UART_inst|tx_timer[5]~21  & VCC))
// \serial_inst|UART_inst|tx_timer[6]~23  = CARRY((\serial_inst|UART_inst|tx_timer [6] & !\serial_inst|UART_inst|tx_timer[5]~21 ))

	.dataa(\serial_inst|UART_inst|tx_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[5]~21 ),
	.combout(\serial_inst|UART_inst|tx_timer[6]~22_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[6]~23 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[6]~22 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|tx_timer[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \serial_inst|UART_inst|tx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[7]~24 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[7]~24_combout  = (\serial_inst|UART_inst|tx_timer [7] & (!\serial_inst|UART_inst|tx_timer[6]~23 )) # (!\serial_inst|UART_inst|tx_timer [7] & ((\serial_inst|UART_inst|tx_timer[6]~23 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[7]~25  = CARRY((!\serial_inst|UART_inst|tx_timer[6]~23 ) # (!\serial_inst|UART_inst|tx_timer [7]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[6]~23 ),
	.combout(\serial_inst|UART_inst|tx_timer[7]~24_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[7]~25 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7]~24 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \serial_inst|UART_inst|tx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[8]~26 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[8]~26_combout  = \serial_inst|UART_inst|tx_timer [8] $ (!\serial_inst|UART_inst|tx_timer[7]~25 )

	.dataa(\serial_inst|UART_inst|tx_timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serial_inst|UART_inst|tx_timer[7]~25 ),
	.combout(\serial_inst|UART_inst|tx_timer[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[8]~26 .lut_mask = 16'hA5A5;
defparam \serial_inst|UART_inst|tx_timer[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \serial_inst|UART_inst|tx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[0]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~1_combout  = (((\serial_inst|UART_inst|tx_timer [6]) # (!\serial_inst|UART_inst|tx_timer [7])) # (!\serial_inst|UART_inst|tx_timer [4])) # (!\serial_inst|UART_inst|tx_timer [5])

	.dataa(\serial_inst|UART_inst|tx_timer [5]),
	.datab(\serial_inst|UART_inst|tx_timer [4]),
	.datac(\serial_inst|UART_inst|tx_timer [6]),
	.datad(\serial_inst|UART_inst|tx_timer [7]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~1 .lut_mask = 16'hF7FF;
defparam \serial_inst|UART_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~2 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~2_combout  = (\serial_inst|UART_inst|Equal0~0_combout ) # ((\serial_inst|UART_inst|Equal0~1_combout ) # (!\serial_inst|UART_inst|tx_timer [8]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|Equal0~0_combout ),
	.datac(\serial_inst|UART_inst|tx_timer [8]),
	.datad(\serial_inst|UART_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~2 .lut_mask = 16'hFFCF;
defparam \serial_inst|UART_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~3 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~3_combout  = (\rst~q ) # (((!\serial_inst|UART_inst|always0~3_combout ) # (!\serial_inst|UART_inst|Equal0~2_combout )) # (!\serial_inst|UART_inst|tx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~3 .lut_mask = 16'hBFFF;
defparam \serial_inst|UART_inst|tx_frame[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~4 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~4_combout  = (!\rst~q  & !\serial_inst|UART_inst|always0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~4 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|tx_frame[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~20 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~20_combout  = ((!\serial_inst|UART_inst|prev_tx_req~q  & (\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q ))) # (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~20 .lut_mask = 16'h3373;
defparam \serial_inst|UART_inst|tx_frame[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~21 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~21_combout  = ((\serial_inst|UART_inst|tx_frame[9]~20_combout ) # ((\serial_inst|UART_inst|Equal0~2_combout  & \serial_inst|UART_inst|tx_frame [9]))) # (!\serial_inst|UART_inst|tx_frame[9]~4_combout )

	.dataa(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datab(\serial_inst|UART_inst|Equal0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [9]),
	.datad(\serial_inst|UART_inst|tx_frame[9]~20_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~21 .lut_mask = 16'hFFD5;
defparam \serial_inst|UART_inst|tx_frame[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \serial_inst|UART_inst|tx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~3 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~3_combout  = (\CPU_inst|ALU0|alu_reg [4] & (\CPU_inst|shift_L4 [2] $ (((!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1])))))

	.dataa(\CPU_inst|ALU0|alu_reg [4]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~3 .lut_mask = 16'hA802;
defparam \CPU_inst|shift_merge0|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \CPU_inst|shift_merge0|shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \CPU_inst|shift_merge0|RBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~7 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~7_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [7]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [7]))

	.dataa(\CPU_inst|latch_address_w4~q ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|RBD_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~7 .lut_mask = 16'hEE44;
defparam \CPU_inst|shift_merge0|merge_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \CPU_inst|shift_merge0|merge_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~26 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~26_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~26 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~23 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~23_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_in [7] & \CPU_inst|shift_merge0|merge_mask [5]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [5]),
	.datab(\CPU_inst|shift_merge0|merge_in [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~23 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~6 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~6_combout  = (!\CPU_inst|shift_L4 [1] & (!\CPU_inst|shift_L4 [0] & (\CPU_inst|ALU0|alu_reg [7] & !\CPU_inst|shift_L4 [2])))

	.dataa(\CPU_inst|shift_L4 [1]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|ALU0|alu_reg [7]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~6 .lut_mask = 16'h0010;
defparam \CPU_inst|shift_merge0|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \CPU_inst|shift_merge0|shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~25 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~25_combout  = (\CPU_inst|shift_merge0|shift_reg [7]) # ((\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [7]),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~25 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~5 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~5_combout  = (\CPU_inst|ALU0|alu_reg [6] & ((\CPU_inst|shift_L4 [0] & (\CPU_inst|shift_L4 [1] & \CPU_inst|shift_L4 [2])) # (!\CPU_inst|shift_L4 [0] & (!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [2]))))

	.dataa(\CPU_inst|ALU0|alu_reg [6]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~5 .lut_mask = 16'h8002;
defparam \CPU_inst|shift_merge0|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \CPU_inst|shift_merge0|shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~24 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~24_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(\CPU_inst|shift_merge0|merge_in [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|shift_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~24 .lut_mask = 16'hFF88;
defparam \CPU_inst|shift_merge0|merge_result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~2_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~24_combout ))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~25_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~2 .lut_mask = 16'hFC22;
defparam \CPU_inst|shift_merge0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~3_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux0~2_combout  & (\CPU_inst|shift_merge0|merge_result~26_combout )) # (!\CPU_inst|shift_merge0|Mux0~2_combout  & ((\CPU_inst|shift_merge0|merge_result~23_combout 
// ))))) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux0~2_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.datad(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|shift_merge0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~2 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~2_combout  = (\CPU_inst|ALU0|alu_reg [3] & ((\CPU_inst|shift_L4 [2]) # ((!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1]))))

	.dataa(\CPU_inst|ALU0|alu_reg [3]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~2 .lut_mask = 16'hAA02;
defparam \CPU_inst|shift_merge0|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \CPU_inst|shift_merge0|shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~22 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~22_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [7] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [3]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [7]),
	.datad(\CPU_inst|shift_merge0|merge_mask [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~22 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~0 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~0_combout  = (\CPU_inst|ALU0|alu_reg [1] & (((\CPU_inst|shift_L4 [1]) # (\CPU_inst|shift_L4 [2])) # (!\CPU_inst|shift_L4 [0])))

	.dataa(\CPU_inst|ALU0|alu_reg [1]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~0 .lut_mask = 16'hAAA2;
defparam \CPU_inst|shift_merge0|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \CPU_inst|shift_merge0|shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~21 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~21_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~21 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~0_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_result~21_combout ))) # (!\CPU_inst|merge_D05 [1] & 
// (\CPU_inst|shift_merge0|merge_result~22_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~0 .lut_mask = 16'hFC0A;
defparam \CPU_inst|shift_merge0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~1 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~1_combout  = (\CPU_inst|ALU0|alu_reg [2] & ((\CPU_inst|shift_L4 [2]) # (\CPU_inst|shift_L4 [0] $ (!\CPU_inst|shift_L4 [1]))))

	.dataa(\CPU_inst|ALU0|alu_reg [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~1 .lut_mask = 16'hAA82;
defparam \CPU_inst|shift_merge0|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \CPU_inst|shift_merge0|shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~20 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~20_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [7] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [7]),
	.datac(\CPU_inst|shift_merge0|shift_reg [2]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~20 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~1_combout  = (\CPU_inst|shift_merge0|Mux0~0_combout  & ((\CPU_inst|shift_merge0|shift_reg [0]) # ((!\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|shift_merge0|Mux0~0_combout  & (((\CPU_inst|merge_D05 [0] & 
// \CPU_inst|shift_merge0|merge_result~20_combout ))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~1 .lut_mask = 16'hBC8C;
defparam \CPU_inst|shift_merge0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~4_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux0~1_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux0~3_combout ))

	.dataa(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.datab(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~4 .lut_mask = 16'hCCAA;
defparam \CPU_inst|shift_merge0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[7]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout  = \CPU_inst|shift_merge0|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \CPU_inst|shift_merge0|LBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \serial_inst|tx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \serial_inst|tx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~99_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~55_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~39_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~55_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~39_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~99 .lut_mask = 16'hCCB8;
defparam \serial_inst|tx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \serial_inst|tx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \serial_inst|tx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~100_combout  = (\serial_inst|tx_queue|queue_mem~99_combout  & (((\serial_inst|tx_queue|queue_mem~63_q )) # (!\serial_inst|tx_queue|read_addr [0]))) # (!\serial_inst|tx_queue|queue_mem~99_combout  & 
// (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~47_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~99_combout ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~63_q ),
	.datad(\serial_inst|tx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~100 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \serial_inst|tx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \serial_inst|tx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~101_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~15_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~7_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~7_q ),
	.datad(\serial_inst|tx_queue|queue_mem~15_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~101 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \serial_inst|tx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \serial_inst|tx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~102_combout  = (\serial_inst|tx_queue|queue_mem~101_combout  & (((\serial_inst|tx_queue|queue_mem~31_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~101_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~23_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~101_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~31_q ),
	.datad(\serial_inst|tx_queue|queue_mem~23_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~102 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~103_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~100_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~102_combout )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~100_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~102_combout ),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~103 .lut_mask = 16'hCCF0;
defparam \serial_inst|tx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \serial_inst|tx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[7] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~18 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~18_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [9]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [7]))))

	.dataa(\serial_inst|UART_inst|tx_frame [9]),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|tx_queue|dout [7]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~18 .lut_mask = 16'hBF8C;
defparam \serial_inst|UART_inst|tx_frame[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~19 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~19_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[8]~18_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [8]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[8]~18_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [8]),
	.datad(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~19 .lut_mask = 16'hD8FA;
defparam \serial_inst|UART_inst|tx_frame[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \serial_inst|UART_inst|tx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \CPU_inst|shift_merge0|RBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~6 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~6_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [6]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [6]))

	.dataa(\CPU_inst|latch_address_w4~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(\CPU_inst|shift_merge0|RBD_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~6 .lut_mask = 16'hFA50;
defparam \CPU_inst|shift_merge0|merge_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \CPU_inst|shift_merge0|merge_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~19 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~19_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~19 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~17 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~17_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [5]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [5]),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~17 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~18 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~18_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|shift_merge0|shift_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~18 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~17_combout )) # (!\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~18_combout )))))

	.dataa(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~1 .lut_mask = 16'hEE30;
defparam \CPU_inst|shift_merge0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~16 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~16_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(\CPU_inst|shift_merge0|merge_in [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~16 .lut_mask = 16'hEAEA;
defparam \CPU_inst|shift_merge0|merge_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~2_combout  = (\CPU_inst|shift_merge0|Mux1~1_combout  & ((\CPU_inst|shift_merge0|merge_result~19_combout ) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux1~1_combout  & 
// (((\CPU_inst|shift_merge0|merge_result~16_combout  & \CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.datab(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~2 .lut_mask = 16'hB8CC;
defparam \CPU_inst|shift_merge0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~15 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~15_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~15 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [0]) # ((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & (((!\CPU_inst|merge_D05 [0] & \CPU_inst|shift_merge0|merge_result~15_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~0 .lut_mask = 16'hADA8;
defparam \CPU_inst|shift_merge0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~4_combout  = (\CPU_inst|shift_merge0|Mux1~0_combout  & (\CPU_inst|shift_merge0|merge_in [6])) # (!\CPU_inst|shift_merge0|Mux1~0_combout  & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [6] & 
// \CPU_inst|shift_merge0|merge_mask [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_in [6]),
	.datab(\CPU_inst|shift_merge0|shift_reg [1]),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~4 .lut_mask = 16'hAAEC;
defparam \CPU_inst|shift_merge0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~5_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux1~4_combout  & ((\CPU_inst|shift_merge0|merge_mask [7]) # (!\CPU_inst|shift_merge0|Mux1~0_combout )))) # (!\CPU_inst|merge_D05 [0] & 
// (((\CPU_inst|shift_merge0|Mux1~0_combout ))))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~5 .lut_mask = 16'hD588;
defparam \CPU_inst|shift_merge0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux1~5_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux1~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.datac(\CPU_inst|shift_merge0|Mux1~5_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~3 .lut_mask = 16'hF0CC;
defparam \CPU_inst|shift_merge0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[6]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout  = \CPU_inst|shift_merge0|Mux1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \CPU_inst|shift_merge0|LBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \serial_inst|tx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \serial_inst|tx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~94_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1])) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~54_q ))) # 
// (!\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~38_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~38_q ),
	.datad(\serial_inst|tx_queue|queue_mem~54_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~94 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \serial_inst|tx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \serial_inst|tx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~95_combout  = (\serial_inst|tx_queue|queue_mem~94_combout  & (((\serial_inst|tx_queue|queue_mem~62_q )) # (!\serial_inst|tx_queue|read_addr [0]))) # (!\serial_inst|tx_queue|queue_mem~94_combout  & 
// (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~46_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~94_combout ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~62_q ),
	.datad(\serial_inst|tx_queue|queue_mem~46_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~95 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \serial_inst|tx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \serial_inst|tx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~96_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~14_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~6_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~6_q ),
	.datad(\serial_inst|tx_queue|queue_mem~14_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~96 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \serial_inst|tx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \serial_inst|tx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~97_combout  = (\serial_inst|tx_queue|queue_mem~96_combout  & (((\serial_inst|tx_queue|queue_mem~30_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~96_combout  & 
// (\serial_inst|tx_queue|queue_mem~22_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~96_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~22_q ),
	.datac(\serial_inst|tx_queue|queue_mem~30_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~97 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~98_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~95_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~97_combout )))

	.dataa(\serial_inst|tx_queue|queue_mem~95_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|queue_mem~97_combout ),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~98 .lut_mask = 16'hAAF0;
defparam \serial_inst|tx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \serial_inst|tx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[6] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~16 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~16_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [8])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [6]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|tx_frame [8]),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|tx_queue|dout [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~16 .lut_mask = 16'hDFD0;
defparam \serial_inst|UART_inst|tx_frame[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~17 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~17_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[7]~16_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [7]))))

	.dataa(\serial_inst|UART_inst|tx_frame[7]~16_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [7]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~17 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \serial_inst|UART_inst|tx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~14 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~14_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [7])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [5]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|tx_queue|dout [5]),
	.datac(\serial_inst|UART_inst|tx_frame [7]),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~14 .lut_mask = 16'hF5CC;
defparam \serial_inst|UART_inst|tx_frame[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~15 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~15_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[6]~14_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [6]))))

	.dataa(\serial_inst|UART_inst|tx_frame[6]~14_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [6]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~15 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \serial_inst|UART_inst|tx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [5]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [7]))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|shift_merge0|merge_mask [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~0 .lut_mask = 16'hFA50;
defparam \CPU_inst|shift_merge0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \CPU_inst|shift_merge0|RBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~4 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~4_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [4]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~4 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|merge_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \CPU_inst|shift_merge0|merge_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [4])))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|shift_reg [0]))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~1 .lut_mask = 16'hE444;
defparam \CPU_inst|shift_merge0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~2_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux3~0_combout  & (\CPU_inst|shift_merge0|merge_in [4]))) # (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux3~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.datab(\CPU_inst|shift_merge0|merge_in [4]),
	.datac(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~2 .lut_mask = 16'h88F0;
defparam \CPU_inst|shift_merge0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~9 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~9_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [1]))

	.dataa(\CPU_inst|shift_merge0|merge_in [4]),
	.datab(\CPU_inst|shift_merge0|shift_reg [1]),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~9 .lut_mask = 16'hECEC;
defparam \CPU_inst|shift_merge0|merge_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~8 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~8_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_in [4]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~8 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~7 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~7_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [4]),
	.datac(\CPU_inst|shift_merge0|shift_reg [3]),
	.datad(\CPU_inst|shift_merge0|merge_mask [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~7 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~3_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1]) # (\CPU_inst|shift_merge0|merge_result~7_combout )))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~8_combout  & (!\CPU_inst|merge_D05 
// [1])))

	.dataa(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~3 .lut_mask = 16'hCEC2;
defparam \CPU_inst|shift_merge0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~6 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~6_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|shift_reg [2]),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~6 .lut_mask = 16'hFCCC;
defparam \CPU_inst|shift_merge0|merge_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~4_combout  = (\CPU_inst|shift_merge0|Mux3~3_combout  & ((\CPU_inst|shift_merge0|merge_result~9_combout ) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux3~3_combout  & (((\CPU_inst|merge_D05 [1] & 
// \CPU_inst|shift_merge0|merge_result~6_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.datab(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~4 .lut_mask = 16'hBC8C;
defparam \CPU_inst|shift_merge0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~5_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux3~2_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux3~4_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~5 .lut_mask = 16'hAAF0;
defparam \CPU_inst|shift_merge0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[4]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout  = \CPU_inst|shift_merge0|Mux3~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \CPU_inst|shift_merge0|LBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \serial_inst|tx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \serial_inst|tx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~84_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1])) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~52_q ))) # 
// (!\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~36_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~36_q ),
	.datad(\serial_inst|tx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~84 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \serial_inst|tx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \serial_inst|tx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~85_combout  = (\serial_inst|tx_queue|queue_mem~84_combout  & (((\serial_inst|tx_queue|queue_mem~60_q )) # (!\serial_inst|tx_queue|read_addr [0]))) # (!\serial_inst|tx_queue|queue_mem~84_combout  & 
// (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~44_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~84_combout ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~60_q ),
	.datad(\serial_inst|tx_queue|queue_mem~44_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~85 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \serial_inst|tx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \serial_inst|tx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~86_combout  = (\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~12_q )) # 
// (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~4_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~12_q ),
	.datac(\serial_inst|tx_queue|queue_mem~4_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~86 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \serial_inst|tx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \serial_inst|tx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~87_combout  = (\serial_inst|tx_queue|queue_mem~86_combout  & (((\serial_inst|tx_queue|queue_mem~28_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~86_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~20_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~86_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~28_q ),
	.datad(\serial_inst|tx_queue|queue_mem~20_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~87 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~88_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~85_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~87_combout )))

	.dataa(\serial_inst|tx_queue|read_addr [2]),
	.datab(\serial_inst|tx_queue|queue_mem~85_combout ),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~87_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~88 .lut_mask = 16'hDD88;
defparam \serial_inst|tx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \serial_inst|tx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[4] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~12 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~12_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [6])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [4]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|tx_frame [6]),
	.datac(\serial_inst|tx_queue|dout [4]),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~12 .lut_mask = 16'hDDF0;
defparam \serial_inst|UART_inst|tx_frame[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~13 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~13_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[5]~12_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [5]))))

	.dataa(\serial_inst|UART_inst|tx_frame[5]~12_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [5]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~13 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \serial_inst|UART_inst|tx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \serial_inst|tx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \serial_inst|tx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \serial_inst|tx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \serial_inst|tx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~79_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~51_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~35_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~51_q ),
	.datac(\serial_inst|tx_queue|queue_mem~35_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~79 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~80_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~79_combout  & ((\serial_inst|tx_queue|queue_mem~59_q ))) # (!\serial_inst|tx_queue|queue_mem~79_combout  & 
// (\serial_inst|tx_queue|queue_mem~43_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~79_combout ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~43_q ),
	.datac(\serial_inst|tx_queue|queue_mem~59_q ),
	.datad(\serial_inst|tx_queue|queue_mem~79_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~80 .lut_mask = 16'hF588;
defparam \serial_inst|tx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \serial_inst|tx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \serial_inst|tx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~81_combout  = (\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~11_q )) # 
// (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~3_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~11_q ),
	.datac(\serial_inst|tx_queue|queue_mem~3_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~81 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \serial_inst|tx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \serial_inst|tx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~82_combout  = (\serial_inst|tx_queue|queue_mem~81_combout  & (((\serial_inst|tx_queue|queue_mem~27_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~81_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~19_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~81_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~27_q ),
	.datad(\serial_inst|tx_queue|queue_mem~19_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~82 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~83_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~80_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~82_combout )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~80_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~82_combout ),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~83 .lut_mask = 16'hCCF0;
defparam \serial_inst|tx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \serial_inst|tx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[3] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~10 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~10_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [5])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [3]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|tx_frame [5]),
	.datac(\serial_inst|tx_queue|dout [3]),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~10 .lut_mask = 16'hDDF0;
defparam \serial_inst|UART_inst|tx_frame[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~11 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~11_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[4]~10_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [4]))))

	.dataa(\serial_inst|UART_inst|tx_frame[4]~10_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [4]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~11 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \serial_inst|UART_inst|tx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \serial_inst|tx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \serial_inst|tx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \serial_inst|tx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \serial_inst|tx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~69_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1])) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~49_q ))) # 
// (!\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~33_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~33_q ),
	.datad(\serial_inst|tx_queue|queue_mem~49_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~69 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~70_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~69_combout  & ((\serial_inst|tx_queue|queue_mem~57_q ))) # (!\serial_inst|tx_queue|queue_mem~69_combout  & 
// (\serial_inst|tx_queue|queue_mem~41_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~69_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~41_q ),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~57_q ),
	.datad(\serial_inst|tx_queue|queue_mem~69_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~70 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \serial_inst|tx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \serial_inst|tx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~71_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~9_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~1_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~1_q ),
	.datad(\serial_inst|tx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~71 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \serial_inst|tx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \serial_inst|tx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~72_combout  = (\serial_inst|tx_queue|queue_mem~71_combout  & (((\serial_inst|tx_queue|queue_mem~25_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~71_combout  & 
// (\serial_inst|tx_queue|queue_mem~17_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~71_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~17_q ),
	.datac(\serial_inst|tx_queue|queue_mem~25_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~72 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~73_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~70_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~72_combout )))

	.dataa(\serial_inst|tx_queue|queue_mem~70_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|queue_mem~72_combout ),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~73 .lut_mask = 16'hAAF0;
defparam \serial_inst|tx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \serial_inst|tx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \serial_inst|tx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \serial_inst|tx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~74_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~50_q ) # ((\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~34_q  & 
// !\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|queue_mem~50_q ),
	.datac(\serial_inst|tx_queue|queue_mem~34_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~74 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \serial_inst|tx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \serial_inst|tx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~75_combout  = (\serial_inst|tx_queue|queue_mem~74_combout  & (((\serial_inst|tx_queue|queue_mem~58_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~74_combout  & 
// (\serial_inst|tx_queue|queue_mem~42_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~74_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~42_q ),
	.datac(\serial_inst|tx_queue|queue_mem~58_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~75 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \serial_inst|tx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \serial_inst|tx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~76_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~10_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~2_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~2_q ),
	.datad(\serial_inst|tx_queue|queue_mem~10_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~76 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \serial_inst|tx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \serial_inst|tx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~77_combout  = (\serial_inst|tx_queue|queue_mem~76_combout  & (((\serial_inst|tx_queue|queue_mem~26_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~76_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~18_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~76_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~26_q ),
	.datad(\serial_inst|tx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~77 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~78_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~75_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~77_combout )))

	.dataa(\serial_inst|tx_queue|read_addr [2]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|queue_mem~75_combout ),
	.datad(\serial_inst|tx_queue|queue_mem~77_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~78 .lut_mask = 16'hF5A0;
defparam \serial_inst|tx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \serial_inst|tx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~8 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~8_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [4])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [2]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|tx_queue|dout [2]),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|UART_inst|tx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~8 .lut_mask = 16'hFC5C;
defparam \serial_inst|UART_inst|tx_frame[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~9 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~9_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[3]~8_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [3]))))

	.dataa(\serial_inst|UART_inst|tx_frame[3]~8_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [3]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~9 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \serial_inst|UART_inst|tx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~6 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~6_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [3]) # (!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & (\serial_inst|tx_queue|dout 
// [1]))

	.dataa(\serial_inst|tx_queue|dout [1]),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|tx_frame [3]),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~6 .lut_mask = 16'hF3AA;
defparam \serial_inst|UART_inst|tx_frame[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~7 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~7_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[2]~6_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [2]))))

	.dataa(\serial_inst|UART_inst|tx_frame[2]~6_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [2]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~7 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \serial_inst|UART_inst|tx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \serial_inst|tx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \serial_inst|tx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~64_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|read_addr [1])) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~48_q ))) # 
// (!\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~32_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~32_q ),
	.datad(\serial_inst|tx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~64 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \serial_inst|tx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \serial_inst|tx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~65_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~64_combout  & (\serial_inst|tx_queue|queue_mem~56_q )) # (!\serial_inst|tx_queue|queue_mem~64_combout  & 
// ((\serial_inst|tx_queue|queue_mem~40_q ))))) # (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~64_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~64_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~56_q ),
	.datad(\serial_inst|tx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~65 .lut_mask = 16'hE6C4;
defparam \serial_inst|tx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \serial_inst|tx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \serial_inst|tx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~66_combout  = (\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|read_addr [0])) # (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~8_q ))) # 
// (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~0_q ))))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~0_q ),
	.datad(\serial_inst|tx_queue|queue_mem~8_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~66 .lut_mask = 16'hDC98;
defparam \serial_inst|tx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \serial_inst|tx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \serial_inst|tx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~67_combout  = (\serial_inst|tx_queue|queue_mem~66_combout  & (((\serial_inst|tx_queue|queue_mem~24_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~66_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~16_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~66_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~24_q ),
	.datad(\serial_inst|tx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~67 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~68_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~65_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~67_combout )))

	.dataa(\serial_inst|tx_queue|queue_mem~65_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|queue_mem~67_combout ),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~68 .lut_mask = 16'hAAF0;
defparam \serial_inst|tx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \serial_inst|tx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~2 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~2_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [2])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [0]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|tx_frame [2]),
	.datac(\serial_inst|tx_queue|dout [0]),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~2 .lut_mask = 16'hDDF0;
defparam \serial_inst|UART_inst|tx_frame[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~5 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~5_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[1]~2_combout ) # ((!\serial_inst|UART_inst|tx_frame[9]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [1]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~2_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[9]~4_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [1]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~5 .lut_mask = 16'hBBF0;
defparam \serial_inst|UART_inst|tx_frame[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \serial_inst|UART_inst|tx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \serial_inst|UART_inst|always0~0 (
// Equation(s):
// \serial_inst|UART_inst|always0~0_combout  = (!\serial_inst|UART_inst|tx_frame [4] & (!\serial_inst|UART_inst|tx_frame [2] & (!\serial_inst|UART_inst|tx_frame [3] & !\serial_inst|UART_inst|tx_frame [1])))

	.dataa(\serial_inst|UART_inst|tx_frame [4]),
	.datab(\serial_inst|UART_inst|tx_frame [2]),
	.datac(\serial_inst|UART_inst|tx_frame [3]),
	.datad(\serial_inst|UART_inst|tx_frame [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~0 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \serial_inst|UART_inst|always0~1 (
// Equation(s):
// \serial_inst|UART_inst|always0~1_combout  = (!\serial_inst|UART_inst|tx_frame [6] & (!\serial_inst|UART_inst|tx_frame [8] & (!\serial_inst|UART_inst|tx_frame [7] & !\serial_inst|UART_inst|tx_frame [5])))

	.dataa(\serial_inst|UART_inst|tx_frame [6]),
	.datab(\serial_inst|UART_inst|tx_frame [8]),
	.datac(\serial_inst|UART_inst|tx_frame [7]),
	.datad(\serial_inst|UART_inst|tx_frame [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~1 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \serial_inst|UART_inst|always0~2 (
// Equation(s):
// \serial_inst|UART_inst|always0~2_combout  = (\serial_inst|UART_inst|always0~0_combout  & (\serial_inst|UART_inst|always0~1_combout  & (!\serial_inst|UART_inst|Equal0~2_combout  & !\serial_inst|UART_inst|tx_frame [9])))

	.dataa(\serial_inst|UART_inst|always0~0_combout ),
	.datab(\serial_inst|UART_inst|always0~1_combout ),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|tx_frame [9]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~2 .lut_mask = 16'h0008;
defparam \serial_inst|UART_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_ready~0_combout  = (!\rst~q  & \serial_inst|UART_inst|always0~2_combout )

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|always0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready~0 .lut_mask = 16'h3030;
defparam \serial_inst|UART_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \serial_inst|UART_inst|tx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \serial_inst|tx_active~0 (
// Equation(s):
// \serial_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|tx_ready~q  & ((\serial_inst|tx_queue|empty~q ) # (\serial_inst|tx_active~q )))

	.dataa(\serial_inst|tx_queue|empty~q ),
	.datab(\serial_inst|UART_inst|tx_ready~q ),
	.datac(\serial_inst|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_active~0 .lut_mask = 16'h3232;
defparam \serial_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \serial_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \serial_inst|tx_req (
// Equation(s):
// \serial_inst|tx_req~combout  = (!\serial_inst|tx_active~q  & \serial_inst|tx_queue|empty~q )

	.dataa(\serial_inst|tx_active~q ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_req~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_req .lut_mask = 16'h5050;
defparam \serial_inst|tx_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \serial_inst|UART_inst|prev_tx_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_req~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|prev_tx_req .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \serial_inst|tx_queue|empty~0 (
// Equation(s):
// \serial_inst|tx_queue|empty~0_combout  = ((!\serial_inst|tx_queue|prev_push~q  & \serial_inst|UART_inst|prev_tx_req~q )) # (!\serial_inst|tx_queue|empty~q )

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|prev_push~q ),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|UART_inst|prev_tx_req~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~0 .lut_mask = 16'h3F0F;
defparam \serial_inst|tx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \serial_inst|tx_queue|empty~3 (
// Equation(s):
// \serial_inst|tx_queue|empty~3_combout  = (!\rst~q  & ((!\serial_inst|tx_queue|empty~0_combout ) # (!\serial_inst|tx_queue|empty~2_combout )))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|tx_queue|empty~2_combout ),
	.datad(\serial_inst|tx_queue|empty~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~3 .lut_mask = 16'h0333;
defparam \serial_inst|tx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \serial_inst|tx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|empty .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr[0]~1 (
// Equation(s):
// \serial_inst|tx_queue|read_addr[0]~1_combout  = (!\rst~q  & (\serial_inst|tx_queue|read_addr [0] $ (((\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q )))))

	.dataa(\serial_inst|tx_queue|empty~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|tx_queue|read_addr [0]),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[0]~1 .lut_mask = 16'h3012;
defparam \serial_inst|tx_queue|read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \serial_inst|tx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|read_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \serial_inst|tx_queue|empty~1 (
// Equation(s):
// \serial_inst|tx_queue|empty~1_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|write_addr [0] & (\serial_inst|tx_queue|write_addr [1] $ (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & 
// (!\serial_inst|tx_queue|write_addr [0] & (\serial_inst|tx_queue|write_addr [1] $ (!\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|write_addr [1]),
	.datac(\serial_inst|tx_queue|read_addr [1]),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~1 .lut_mask = 16'h8241;
defparam \serial_inst|tx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \serial_inst|tx_queue|empty~2 (
// Equation(s):
// \serial_inst|tx_queue|empty~2_combout  = (\serial_inst|tx_queue|empty~1_combout  & (\serial_inst|tx_queue|write_addr [2] $ (!\serial_inst|tx_queue|read_addr [2])))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|write_addr [2]),
	.datac(\serial_inst|tx_queue|empty~1_combout ),
	.datad(\serial_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~2 .lut_mask = 16'hC030;
defparam \serial_inst|tx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \serial_inst|tx_queue|full~0 (
// Equation(s):
// \serial_inst|tx_queue|full~0_combout  = (\serial_inst|tx_queue|empty~2_combout  & ((\serial_inst|tx_queue|full~q ) # ((\serial_inst|tx_queue|prev_push~q  & !\serial_inst|UART_inst|prev_tx_req~q ))))

	.dataa(\serial_inst|tx_queue|prev_push~q ),
	.datab(\serial_inst|tx_queue|empty~2_combout ),
	.datac(\serial_inst|tx_queue|full~q ),
	.datad(\serial_inst|UART_inst|prev_tx_req~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|full~0 .lut_mask = 16'hC0C8;
defparam \serial_inst|tx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \serial_inst|tx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|full .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|decode_unit0|I_reg [4])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~0 .lut_mask = 16'h0303;
defparam \CPU_inst|decode_unit0|SC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [1] & (\CPU_inst|decode_unit0|I_reg [2] & (\CPU_inst|decode_unit0|SC_reg~0_combout  & \CPU_inst|decode_unit0|I_reg [0])))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~1 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|SC_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~2_combout  = (\CPU_inst|decode_unit0|SC_reg~1_combout ) # ((\CPU_inst|decode_unit0|WideAnd0~0_combout  & (\CPU_inst|decode_unit0|Decoder1~0_combout  & !\CPU_inst|decode_unit0|I_reg [12])))

	.dataa(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(\CPU_inst|decode_unit0|SC_reg~1_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~2 .lut_mask = 16'hF0F8;
defparam \CPU_inst|decode_unit0|SC_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~3_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|SC_reg~q )) # (!\CPU_inst|hazard_unit0|hazard~3_combout  & 
// ((\CPU_inst|decode_unit0|SC_reg~2_combout )))))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(\CPU_inst|decode_unit0|SC_reg~q ),
	.datad(\CPU_inst|decode_unit0|SC_reg~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~3 .lut_mask = 16'hC480;
defparam \CPU_inst|decode_unit0|SC_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \CPU_inst|decode_unit0|SC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|SC_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|SC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|SC_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \CPU_inst|SC1~0 (
// Equation(s):
// \CPU_inst|SC1~0_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|SC_reg~q  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|SC_reg~q ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|SC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC1~0 .lut_mask = 16'h0050;
defparam \CPU_inst|SC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \CPU_inst|SC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|SC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC1 .is_wysiwyg = "true";
defparam \CPU_inst|SC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \CPU_inst|SC2~2 (
// Equation(s):
// \CPU_inst|SC2~2_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|SC1~q  & (\CPU_inst|PC0|stack_pop~0_combout  & !\CPU_inst|CALL2~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|SC1~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|CALL2~q ),
	.cin(gnd),
	.combout(\CPU_inst|SC2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC2~2 .lut_mask = 16'h0040;
defparam \CPU_inst|SC2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \CPU_inst|SC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|SC2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC2 .is_wysiwyg = "true";
defparam \CPU_inst|SC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \CPU_inst|SC3~feeder (
// Equation(s):
// \CPU_inst|SC3~feeder_combout  = \CPU_inst|SC2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|SC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|SC3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|SC3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \CPU_inst|SC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|SC3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC3 .is_wysiwyg = "true";
defparam \CPU_inst|SC3 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \CPU_inst|SC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC3~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC4 .is_wysiwyg = "true";
defparam \CPU_inst|SC4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \IO_ren~0 (
// Equation(s):
// \IO_ren~0_combout  = (!\CPU_inst|SC3~q  & (!\CPU_inst|SC1~q  & (!\CPU_inst|SC4~q  & !\CPU_inst|SC2~q )))

	.dataa(\CPU_inst|SC3~q ),
	.datab(\CPU_inst|SC1~q ),
	.datac(\CPU_inst|SC4~q ),
	.datad(\CPU_inst|SC2~q ),
	.cin(gnd),
	.combout(\IO_ren~0_combout ),
	.cout());
// synopsys translate_off
defparam \IO_ren~0 .lut_mask = 16'h0001;
defparam \IO_ren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~7 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~7_combout  = (\CPU_inst|decode_unit0|RC_reg~6_combout  & (\CPU_inst|hazard_unit0|decoder_RST~combout  & \CPU_inst|decode_unit0|I_reg [12]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|RC_reg~6_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~7 .lut_mask = 16'hC000;
defparam \CPU_inst|decode_unit0|RC_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \CPU_inst|decode_unit0|RC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|RC_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|RC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|RC_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \CPU_inst|SC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC5 .is_wysiwyg = "true";
defparam \CPU_inst|SC5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb IO_ren(
// Equation(s):
// \IO_ren~combout  = (\IO_ren~0_combout  & (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|decode_unit0|RC_reg~q  & !\CPU_inst|SC5~q )))

	.dataa(\IO_ren~0_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|decode_unit0|RC_reg~q ),
	.datad(\CPU_inst|SC5~q ),
	.cin(gnd),
	.combout(\IO_ren~combout ),
	.cout());
// synopsys translate_off
defparam IO_ren.lut_mask = 16'h0020;
defparam IO_ren.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr[0]~0 (
// Equation(s):
// \serial_inst|rx_queue|read_addr[0]~0_combout  = (\rst~q ) # ((\WideAnd2~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \IO_ren~combout )))

	.dataa(\WideAnd2~combout ),
	.datab(\rst~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\IO_ren~combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0]~0 .lut_mask = 16'hCECC;
defparam \serial_inst|rx_queue|read_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr[0]~1 (
// Equation(s):
// \serial_inst|rx_queue|read_addr[0]~1_combout  = (\serial_inst|rx_queue|read_addr [0] & ((!\serial_inst|rx_queue|read_addr[0]~0_combout ))) # (!\serial_inst|rx_queue|read_addr [0] & (!\rst~q  & \serial_inst|rx_queue|read_addr[0]~0_combout ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|rx_queue|read_addr [0]),
	.datad(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0]~1 .lut_mask = 16'h03F0;
defparam \serial_inst|rx_queue|read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \serial_inst|rx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|read_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~4_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [3])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~4 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data[2]~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_data[2]~1_combout  = (\rst~q ) # ((\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [0]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_active~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|rx_frame [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[2]~1 .lut_mask = 16'hFCF0;
defparam \serial_inst|UART_inst|rx_data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \serial_inst|UART_inst|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~1 (
// Equation(s):
// \serial_inst|rx_queue|Add0~1_combout  = \serial_inst|UART_inst|rx_ready~q  $ (\serial_inst|rx_queue|write_addr [0])

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~1 .lut_mask = 16'h5A5A;
defparam \serial_inst|rx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \serial_inst|rx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~0 (
// Equation(s):
// \serial_inst|rx_queue|Add0~0_combout  = \serial_inst|rx_queue|write_addr [1] $ (((\serial_inst|UART_inst|rx_ready~q  & \serial_inst|rx_queue|write_addr [0])))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [1]),
	.datad(\serial_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~0 .lut_mask = 16'h5AF0;
defparam \serial_inst|rx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \serial_inst|rx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~104_combout  = (\serial_inst|UART_inst|rx_ready~q  & (!\rst~q  & \serial_inst|rx_queue|write_addr [0]))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~104 .lut_mask = 16'h0A00;
defparam \serial_inst|rx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~2 (
// Equation(s):
// \serial_inst|rx_queue|Add0~2_combout  = \serial_inst|rx_queue|write_addr [2] $ (((\serial_inst|UART_inst|rx_ready~q  & (\serial_inst|rx_queue|write_addr [0] & \serial_inst|rx_queue|write_addr [1]))))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~2 .lut_mask = 16'h78F0;
defparam \serial_inst|rx_queue|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \serial_inst|rx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~105_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~104_combout  & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~105 .lut_mask = 16'h5000;
defparam \serial_inst|rx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \serial_inst|rx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~109 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~109_combout  = (\serial_inst|rx_queue|queue_mem~104_combout  & (\serial_inst|rx_queue|write_addr [1] & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datab(\serial_inst|rx_queue|write_addr [1]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~109 .lut_mask = 16'h8800;
defparam \serial_inst|rx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \serial_inst|rx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~106 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~106_combout  = (\serial_inst|UART_inst|rx_ready~q  & (!\rst~q  & !\serial_inst|rx_queue|write_addr [0]))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~106 .lut_mask = 16'h000A;
defparam \serial_inst|rx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~107 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~107_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~107 .lut_mask = 16'h8800;
defparam \serial_inst|rx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \serial_inst|rx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~108 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~108_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & \serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~108 .lut_mask = 16'h4400;
defparam \serial_inst|rx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \serial_inst|rx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \serial_inst|rx_queue|Add1~0 (
// Equation(s):
// \serial_inst|rx_queue|Add1~0_combout  = \serial_inst|rx_queue|read_addr [1] $ (\serial_inst|rx_queue|read_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|read_addr [1]),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add1~0 .lut_mask = 16'h0FF0;
defparam \serial_inst|rx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \serial_inst|rx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~79_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~50_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~34_q )))))

	.dataa(\serial_inst|rx_queue|queue_mem~50_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~34_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~79 .lut_mask = 16'hEE30;
defparam \serial_inst|rx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~80_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~79_combout  & ((\serial_inst|rx_queue|queue_mem~58_q ))) # (!\serial_inst|rx_queue|queue_mem~79_combout  & 
// (\serial_inst|rx_queue|queue_mem~42_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~79_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~42_q ),
	.datac(\serial_inst|rx_queue|queue_mem~58_q ),
	.datad(\serial_inst|rx_queue|queue_mem~79_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~80 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~111 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~111_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~104_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~111 .lut_mask = 16'h0050;
defparam \serial_inst|rx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \serial_inst|rx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~112 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~112_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~112 .lut_mask = 16'h0044;
defparam \serial_inst|rx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \serial_inst|rx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~81_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~10_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~2_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~10_q ),
	.datac(\serial_inst|rx_queue|queue_mem~2_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~81 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~110 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~110_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~106_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~106_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~110 .lut_mask = 16'h0088;
defparam \serial_inst|rx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \serial_inst|rx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~113 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~113_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|queue_mem~104_combout  & !\serial_inst|rx_queue|write_addr [2]))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~104_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~113 .lut_mask = 16'h00A0;
defparam \serial_inst|rx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \serial_inst|rx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~82_combout  = (\serial_inst|rx_queue|queue_mem~81_combout  & (((\serial_inst|rx_queue|queue_mem~26_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~81_combout  & 
// (\serial_inst|rx_queue|queue_mem~18_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~81_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~18_q ),
	.datac(\serial_inst|rx_queue|queue_mem~26_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~82 .lut_mask = 16'hE4AA;
defparam \serial_inst|rx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \serial_inst|rx_queue|Add1~1 (
// Equation(s):
// \serial_inst|rx_queue|Add1~1_combout  = \serial_inst|rx_queue|read_addr [2] $ (((\serial_inst|rx_queue|read_addr [0] & \serial_inst|rx_queue|read_addr [1])))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add1~1 .lut_mask = 16'h3CF0;
defparam \serial_inst|rx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \serial_inst|rx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~83_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~80_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~82_combout )))

	.dataa(\serial_inst|rx_queue|queue_mem~80_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~82_combout ),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~83 .lut_mask = 16'hAAF0;
defparam \serial_inst|rx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \serial_inst|rx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \serial_inst|to_CPU~3 (
// Equation(s):
// \serial_inst|to_CPU~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (!\serial_inst|tx_queue|full~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|dout [2])))

	.dataa(\serial_inst|tx_queue|full~q ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|dout [2]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~3 .lut_mask = 16'h7744;
defparam \serial_inst|to_CPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \serial_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb timer_en(
// Equation(s):
// \timer_en~combout  = (!\CPU_inst|reg_file0|ivr_reg [3] & (!\CPU_inst|reg_file0|ivr_reg [2] & \WideAnd2~4_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [2]),
	.datad(\WideAnd2~4_combout ),
	.cin(gnd),
	.combout(\timer_en~combout ),
	.cout());
// synopsys translate_off
defparam timer_en.lut_mask = 16'h0300;
defparam timer_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas prev_timer_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_timer_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_timer_en.is_wysiwyg = "true";
defparam prev_timer_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \timer_inst|Decoder0~0 (
// Equation(s):
// \timer_inst|Decoder0~0_combout  = (\IO_wren~combout  & (\timer_en~combout  & (\CPU_inst|reg_file0|ivr_reg [1] & !\CPU_inst|reg_file0|ivr_reg [0])))

	.dataa(\IO_wren~combout ),
	.datab(\timer_en~combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Decoder0~0 .lut_mask = 16'h0080;
defparam \timer_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \timer_inst|Decoder0~1 (
// Equation(s):
// \timer_inst|Decoder0~1_combout  = (\IO_wren~combout  & (\timer_en~combout  & (!\CPU_inst|reg_file0|ivr_reg [1] & \CPU_inst|reg_file0|ivr_reg [0])))

	.dataa(\IO_wren~combout ),
	.datab(\timer_en~combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Decoder0~1 .lut_mask = 16'h0800;
defparam \timer_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \timer_inst|Decoder0~2 (
// Equation(s):
// \timer_inst|Decoder0~2_combout  = (\IO_wren~combout  & (!\CPU_inst|reg_file0|ivr_reg [1] & (!\CPU_inst|reg_file0|ivr_reg [0] & \timer_en~combout )))

	.dataa(\IO_wren~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\timer_en~combout ),
	.cin(gnd),
	.combout(\timer_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Decoder0~2 .lut_mask = 16'h0200;
defparam \timer_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \timer_inst|Add0~0 (
// Equation(s):
// \timer_inst|Add0~0_combout  = \timer_inst|counter [0] $ (VCC)
// \timer_inst|Add0~1  = CARRY(\timer_inst|counter [0])

	.dataa(\timer_inst|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer_inst|Add0~0_combout ),
	.cout(\timer_inst|Add0~1 ));
// synopsys translate_off
defparam \timer_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \timer_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \timer_inst|counter~14 (
// Equation(s):
// \timer_inst|counter~14_combout  = (\timer_inst|Decoder0~2_combout  & ((\CPU_inst|shift_merge0|LBD_reg [0]))) # (!\timer_inst|Decoder0~2_combout  & (\timer_inst|Add0~0_combout ))

	.dataa(\timer_inst|Add0~0_combout ),
	.datab(\timer_inst|Decoder0~2_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~14 .lut_mask = 16'hE2E2;
defparam \timer_inst|counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \timer_inst|WideOr2~1 (
// Equation(s):
// \timer_inst|WideOr2~1_combout  = (\timer_inst|counter [7]) # ((\timer_inst|counter [5]) # ((\timer_inst|counter [6]) # (\timer_inst|counter [4])))

	.dataa(\timer_inst|counter [7]),
	.datab(\timer_inst|counter [5]),
	.datac(\timer_inst|counter [6]),
	.datad(\timer_inst|counter [4]),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2~1 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \timer_inst|WideOr2~0 (
// Equation(s):
// \timer_inst|WideOr2~0_combout  = (\timer_inst|counter [0]) # ((\timer_inst|counter [2]) # ((\timer_inst|counter [1]) # (\timer_inst|counter [3])))

	.dataa(\timer_inst|counter [0]),
	.datab(\timer_inst|counter [2]),
	.datac(\timer_inst|counter [1]),
	.datad(\timer_inst|counter [3]),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \timer_inst|WideOr2 (
// Equation(s):
// \timer_inst|WideOr2~combout  = (\timer_inst|WideOr2~1_combout ) # (\timer_inst|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\timer_inst|WideOr2~1_combout ),
	.datad(\timer_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr2 .lut_mask = 16'hFFF0;
defparam \timer_inst|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \timer_inst|WideOr1~1 (
// Equation(s):
// \timer_inst|WideOr1~1_combout  = (\timer_inst|counter [13]) # ((\timer_inst|counter [15]) # ((\timer_inst|counter [14]) # (\timer_inst|counter [12])))

	.dataa(\timer_inst|counter [13]),
	.datab(\timer_inst|counter [15]),
	.datac(\timer_inst|counter [14]),
	.datad(\timer_inst|counter [12]),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \timer_inst|WideOr1~0 (
// Equation(s):
// \timer_inst|WideOr1~0_combout  = (\timer_inst|counter [10]) # ((\timer_inst|counter [8]) # ((\timer_inst|counter [9]) # (\timer_inst|counter [11])))

	.dataa(\timer_inst|counter [10]),
	.datab(\timer_inst|counter [8]),
	.datac(\timer_inst|counter [9]),
	.datad(\timer_inst|counter [11]),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \timer_inst|WideOr1 (
// Equation(s):
// \timer_inst|WideOr1~combout  = (\timer_inst|WideOr1~1_combout ) # (\timer_inst|WideOr1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\timer_inst|WideOr1~1_combout ),
	.datad(\timer_inst|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr1 .lut_mask = 16'hFFF0;
defparam \timer_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \timer_inst|Add0~36 (
// Equation(s):
// \timer_inst|Add0~36_combout  = (\timer_inst|counter [18] & ((GND) # (!\timer_inst|Add0~35 ))) # (!\timer_inst|counter [18] & (\timer_inst|Add0~35  $ (GND)))
// \timer_inst|Add0~37  = CARRY((\timer_inst|counter [18]) # (!\timer_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~35 ),
	.combout(\timer_inst|Add0~36_combout ),
	.cout(\timer_inst|Add0~37 ));
// synopsys translate_off
defparam \timer_inst|Add0~36 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \timer_inst|Add0~38 (
// Equation(s):
// \timer_inst|Add0~38_combout  = (\timer_inst|counter [19] & (\timer_inst|Add0~37  & VCC)) # (!\timer_inst|counter [19] & (!\timer_inst|Add0~37 ))
// \timer_inst|Add0~39  = CARRY((!\timer_inst|counter [19] & !\timer_inst|Add0~37 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~37 ),
	.combout(\timer_inst|Add0~38_combout ),
	.cout(\timer_inst|Add0~39 ));
// synopsys translate_off
defparam \timer_inst|Add0~38 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneive_lcell_comb \timer_inst|counter~21 (
// Equation(s):
// \timer_inst|counter~21_combout  = (\timer_inst|Decoder0~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [3]))) # (!\timer_inst|Decoder0~0_combout  & (\timer_inst|Add0~38_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~38_combout ),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\timer_inst|counter~21_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~21 .lut_mask = 16'hFC0C;
defparam \timer_inst|counter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneive_lcell_comb \timer_inst|counter[20]~1 (
// Equation(s):
// \timer_inst|counter[20]~1_combout  = (\rst~q ) # ((\timer_inst|Decoder0~0_combout ) # (!\timer_inst|always0~0_combout ))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\timer_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter[20]~1 .lut_mask = 16'hFAFF;
defparam \timer_inst|counter[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N21
dffeas \timer_inst|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[19] .is_wysiwyg = "true";
defparam \timer_inst|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N26
cycloneive_lcell_comb \timer_inst|WideOr0~0 (
// Equation(s):
// \timer_inst|WideOr0~0_combout  = (\timer_inst|counter [17]) # ((\timer_inst|counter [16]) # ((\timer_inst|counter [18]) # (\timer_inst|counter [19])))

	.dataa(\timer_inst|counter [17]),
	.datab(\timer_inst|counter [16]),
	.datac(\timer_inst|counter [18]),
	.datad(\timer_inst|counter [19]),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \timer_inst|Add0~40 (
// Equation(s):
// \timer_inst|Add0~40_combout  = (\timer_inst|counter [20] & ((GND) # (!\timer_inst|Add0~39 ))) # (!\timer_inst|counter [20] & (\timer_inst|Add0~39  $ (GND)))
// \timer_inst|Add0~41  = CARRY((\timer_inst|counter [20]) # (!\timer_inst|Add0~39 ))

	.dataa(\timer_inst|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~39 ),
	.combout(\timer_inst|Add0~40_combout ),
	.cout(\timer_inst|Add0~41 ));
// synopsys translate_off
defparam \timer_inst|Add0~40 .lut_mask = 16'h5AAF;
defparam \timer_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneive_lcell_comb \timer_inst|counter~23 (
// Equation(s):
// \timer_inst|counter~23_combout  = (\timer_inst|Decoder0~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\timer_inst|Decoder0~0_combout  & ((\timer_inst|Add0~40_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\timer_inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~23_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~23 .lut_mask = 16'hCFC0;
defparam \timer_inst|counter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N17
dffeas \timer_inst|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[20] .is_wysiwyg = "true";
defparam \timer_inst|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \timer_inst|Add0~42 (
// Equation(s):
// \timer_inst|Add0~42_combout  = (\timer_inst|counter [21] & (\timer_inst|Add0~41  & VCC)) # (!\timer_inst|counter [21] & (!\timer_inst|Add0~41 ))
// \timer_inst|Add0~43  = CARRY((!\timer_inst|counter [21] & !\timer_inst|Add0~41 ))

	.dataa(\timer_inst|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~41 ),
	.combout(\timer_inst|Add0~42_combout ),
	.cout(\timer_inst|Add0~43 ));
// synopsys translate_off
defparam \timer_inst|Add0~42 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneive_lcell_comb \timer_inst|counter~24 (
// Equation(s):
// \timer_inst|counter~24_combout  = (\timer_inst|Decoder0~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|Decoder0~0_combout  & ((\timer_inst|Add0~42_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datab(gnd),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\timer_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~24 .lut_mask = 16'hAFA0;
defparam \timer_inst|counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N11
dffeas \timer_inst|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[21] .is_wysiwyg = "true";
defparam \timer_inst|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \timer_inst|Add0~44 (
// Equation(s):
// \timer_inst|Add0~44_combout  = (\timer_inst|counter [22] & ((GND) # (!\timer_inst|Add0~43 ))) # (!\timer_inst|counter [22] & (\timer_inst|Add0~43  $ (GND)))
// \timer_inst|Add0~45  = CARRY((\timer_inst|counter [22]) # (!\timer_inst|Add0~43 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~43 ),
	.combout(\timer_inst|Add0~44_combout ),
	.cout(\timer_inst|Add0~45 ));
// synopsys translate_off
defparam \timer_inst|Add0~44 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N4
cycloneive_lcell_comb \timer_inst|counter~25 (
// Equation(s):
// \timer_inst|counter~25_combout  = (\timer_inst|Decoder0~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\timer_inst|Decoder0~0_combout  & (\timer_inst|Add0~44_combout ))

	.dataa(\timer_inst|Add0~44_combout ),
	.datab(gnd),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\timer_inst|counter~25_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~25 .lut_mask = 16'hFA0A;
defparam \timer_inst|counter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N5
dffeas \timer_inst|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[22] .is_wysiwyg = "true";
defparam \timer_inst|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \timer_inst|Add0~46 (
// Equation(s):
// \timer_inst|Add0~46_combout  = \timer_inst|Add0~45  $ (!\timer_inst|counter [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\timer_inst|counter [23]),
	.cin(\timer_inst|Add0~45 ),
	.combout(\timer_inst|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Add0~46 .lut_mask = 16'hF00F;
defparam \timer_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneive_lcell_comb \timer_inst|counter~26 (
// Equation(s):
// \timer_inst|counter~26_combout  = (\timer_inst|Decoder0~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [7])) # (!\timer_inst|Decoder0~0_combout  & ((\timer_inst|Add0~46_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datab(gnd),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\timer_inst|Add0~46_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~26_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~26 .lut_mask = 16'hAFA0;
defparam \timer_inst|counter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N23
dffeas \timer_inst|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[23] .is_wysiwyg = "true";
defparam \timer_inst|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneive_lcell_comb \timer_inst|WideOr0~1 (
// Equation(s):
// \timer_inst|WideOr0~1_combout  = (\timer_inst|counter [23]) # ((\timer_inst|counter [20]) # ((\timer_inst|counter [22]) # (\timer_inst|counter [21])))

	.dataa(\timer_inst|counter [23]),
	.datab(\timer_inst|counter [20]),
	.datac(\timer_inst|counter [22]),
	.datad(\timer_inst|counter [21]),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N6
cycloneive_lcell_comb \timer_inst|WideOr0 (
// Equation(s):
// \timer_inst|WideOr0~combout  = (\timer_inst|WideOr0~0_combout ) # (\timer_inst|WideOr0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\timer_inst|WideOr0~0_combout ),
	.datad(\timer_inst|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\timer_inst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr0 .lut_mask = 16'hFFF0;
defparam \timer_inst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \timer_inst|always0~0 (
// Equation(s):
// \timer_inst|always0~0_combout  = ((!\timer_inst|WideOr2~combout  & (!\timer_inst|WideOr1~combout  & !\timer_inst|WideOr0~combout ))) # (!\timer_inst|count_active~q )

	.dataa(\timer_inst|WideOr2~combout ),
	.datab(\timer_inst|WideOr1~combout ),
	.datac(\timer_inst|WideOr0~combout ),
	.datad(\timer_inst|count_active~q ),
	.cin(gnd),
	.combout(\timer_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|always0~0 .lut_mask = 16'h01FF;
defparam \timer_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \timer_inst|counter[3]~5 (
// Equation(s):
// \timer_inst|counter[3]~5_combout  = (\rst~q ) # ((\timer_inst|Decoder0~2_combout ) # (!\timer_inst|always0~0_combout ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\timer_inst|Decoder0~2_combout ),
	.datad(\timer_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter[3]~5 .lut_mask = 16'hFCFF;
defparam \timer_inst|counter[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N3
dffeas \timer_inst|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[0] .is_wysiwyg = "true";
defparam \timer_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \timer_inst|Add0~2 (
// Equation(s):
// \timer_inst|Add0~2_combout  = (\timer_inst|counter [1] & (\timer_inst|Add0~1  & VCC)) # (!\timer_inst|counter [1] & (!\timer_inst|Add0~1 ))
// \timer_inst|Add0~3  = CARRY((!\timer_inst|counter [1] & !\timer_inst|Add0~1 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~1 ),
	.combout(\timer_inst|Add0~2_combout ),
	.cout(\timer_inst|Add0~3 ));
// synopsys translate_off
defparam \timer_inst|Add0~2 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \timer_inst|counter~4 (
// Equation(s):
// \timer_inst|counter~4_combout  = (\timer_inst|Decoder0~2_combout  & ((\CPU_inst|shift_merge0|LBD_reg [1]))) # (!\timer_inst|Decoder0~2_combout  & (\timer_inst|Add0~2_combout ))

	.dataa(\timer_inst|Add0~2_combout ),
	.datab(\timer_inst|Decoder0~2_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~4 .lut_mask = 16'hE2E2;
defparam \timer_inst|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N11
dffeas \timer_inst|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[1] .is_wysiwyg = "true";
defparam \timer_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \timer_inst|Add0~4 (
// Equation(s):
// \timer_inst|Add0~4_combout  = (\timer_inst|counter [2] & ((GND) # (!\timer_inst|Add0~3 ))) # (!\timer_inst|counter [2] & (\timer_inst|Add0~3  $ (GND)))
// \timer_inst|Add0~5  = CARRY((\timer_inst|counter [2]) # (!\timer_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~3 ),
	.combout(\timer_inst|Add0~4_combout ),
	.cout(\timer_inst|Add0~5 ));
// synopsys translate_off
defparam \timer_inst|Add0~4 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \timer_inst|counter~15 (
// Equation(s):
// \timer_inst|counter~15_combout  = (\timer_inst|Decoder0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [2])) # (!\timer_inst|Decoder0~2_combout  & ((\timer_inst|Add0~4_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(\timer_inst|Decoder0~2_combout ),
	.datad(\timer_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~15 .lut_mask = 16'hCFC0;
defparam \timer_inst|counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N29
dffeas \timer_inst|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[2] .is_wysiwyg = "true";
defparam \timer_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \timer_inst|Add0~6 (
// Equation(s):
// \timer_inst|Add0~6_combout  = (\timer_inst|counter [3] & (\timer_inst|Add0~5  & VCC)) # (!\timer_inst|counter [3] & (!\timer_inst|Add0~5 ))
// \timer_inst|Add0~7  = CARRY((!\timer_inst|counter [3] & !\timer_inst|Add0~5 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~5 ),
	.combout(\timer_inst|Add0~6_combout ),
	.cout(\timer_inst|Add0~7 ));
// synopsys translate_off
defparam \timer_inst|Add0~6 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \timer_inst|counter~16 (
// Equation(s):
// \timer_inst|counter~16_combout  = (\timer_inst|Decoder0~2_combout  & ((\CPU_inst|shift_merge0|LBD_reg [3]))) # (!\timer_inst|Decoder0~2_combout  & (\timer_inst|Add0~6_combout ))

	.dataa(\timer_inst|Add0~6_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datac(\timer_inst|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~16 .lut_mask = 16'hCACA;
defparam \timer_inst|counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N23
dffeas \timer_inst|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[3] .is_wysiwyg = "true";
defparam \timer_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \timer_inst|Add0~8 (
// Equation(s):
// \timer_inst|Add0~8_combout  = (\timer_inst|counter [4] & ((GND) # (!\timer_inst|Add0~7 ))) # (!\timer_inst|counter [4] & (\timer_inst|Add0~7  $ (GND)))
// \timer_inst|Add0~9  = CARRY((\timer_inst|counter [4]) # (!\timer_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~7 ),
	.combout(\timer_inst|Add0~8_combout ),
	.cout(\timer_inst|Add0~9 ));
// synopsys translate_off
defparam \timer_inst|Add0~8 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \timer_inst|counter~17 (
// Equation(s):
// \timer_inst|counter~17_combout  = (\timer_inst|Decoder0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\timer_inst|Decoder0~2_combout  & ((\timer_inst|Add0~8_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datab(\timer_inst|Decoder0~2_combout ),
	.datac(\timer_inst|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~17 .lut_mask = 16'hB8B8;
defparam \timer_inst|counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \timer_inst|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[4] .is_wysiwyg = "true";
defparam \timer_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \timer_inst|Add0~10 (
// Equation(s):
// \timer_inst|Add0~10_combout  = (\timer_inst|counter [5] & (\timer_inst|Add0~9  & VCC)) # (!\timer_inst|counter [5] & (!\timer_inst|Add0~9 ))
// \timer_inst|Add0~11  = CARRY((!\timer_inst|counter [5] & !\timer_inst|Add0~9 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~9 ),
	.combout(\timer_inst|Add0~10_combout ),
	.cout(\timer_inst|Add0~11 ));
// synopsys translate_off
defparam \timer_inst|Add0~10 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \timer_inst|counter~18 (
// Equation(s):
// \timer_inst|counter~18_combout  = (\timer_inst|Decoder0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|Decoder0~2_combout  & ((\timer_inst|Add0~10_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datab(\timer_inst|Add0~10_combout ),
	.datac(\timer_inst|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~18 .lut_mask = 16'hACAC;
defparam \timer_inst|counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \timer_inst|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[5] .is_wysiwyg = "true";
defparam \timer_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \timer_inst|Add0~12 (
// Equation(s):
// \timer_inst|Add0~12_combout  = (\timer_inst|counter [6] & ((GND) # (!\timer_inst|Add0~11 ))) # (!\timer_inst|counter [6] & (\timer_inst|Add0~11  $ (GND)))
// \timer_inst|Add0~13  = CARRY((\timer_inst|counter [6]) # (!\timer_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~11 ),
	.combout(\timer_inst|Add0~12_combout ),
	.cout(\timer_inst|Add0~13 ));
// synopsys translate_off
defparam \timer_inst|Add0~12 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \timer_inst|counter~19 (
// Equation(s):
// \timer_inst|counter~19_combout  = (\timer_inst|Decoder0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [6])) # (!\timer_inst|Decoder0~2_combout  & ((\timer_inst|Add0~12_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datab(\timer_inst|Add0~12_combout ),
	.datac(\timer_inst|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~19 .lut_mask = 16'hACAC;
defparam \timer_inst|counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \timer_inst|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[6] .is_wysiwyg = "true";
defparam \timer_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \timer_inst|Add0~14 (
// Equation(s):
// \timer_inst|Add0~14_combout  = (\timer_inst|counter [7] & (\timer_inst|Add0~13  & VCC)) # (!\timer_inst|counter [7] & (!\timer_inst|Add0~13 ))
// \timer_inst|Add0~15  = CARRY((!\timer_inst|counter [7] & !\timer_inst|Add0~13 ))

	.dataa(\timer_inst|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~13 ),
	.combout(\timer_inst|Add0~14_combout ),
	.cout(\timer_inst|Add0~15 ));
// synopsys translate_off
defparam \timer_inst|Add0~14 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \timer_inst|counter~20 (
// Equation(s):
// \timer_inst|counter~20_combout  = (\timer_inst|Decoder0~2_combout  & ((\CPU_inst|shift_merge0|LBD_reg [7]))) # (!\timer_inst|Decoder0~2_combout  & (\timer_inst|Add0~14_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~14_combout ),
	.datac(\timer_inst|Decoder0~2_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\timer_inst|counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~20 .lut_mask = 16'hFC0C;
defparam \timer_inst|counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N31
dffeas \timer_inst|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[7] .is_wysiwyg = "true";
defparam \timer_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \timer_inst|Add0~16 (
// Equation(s):
// \timer_inst|Add0~16_combout  = (\timer_inst|counter [8] & ((GND) # (!\timer_inst|Add0~15 ))) # (!\timer_inst|counter [8] & (\timer_inst|Add0~15  $ (GND)))
// \timer_inst|Add0~17  = CARRY((\timer_inst|counter [8]) # (!\timer_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~15 ),
	.combout(\timer_inst|Add0~16_combout ),
	.cout(\timer_inst|Add0~17 ));
// synopsys translate_off
defparam \timer_inst|Add0~16 .lut_mask = 16'h3CCF;
defparam \timer_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \timer_inst|counter~7 (
// Equation(s):
// \timer_inst|counter~7_combout  = (\timer_inst|Decoder0~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [0]))) # (!\timer_inst|Decoder0~1_combout  & (\timer_inst|Add0~16_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~16_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(\timer_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~7 .lut_mask = 16'hF0CC;
defparam \timer_inst|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \timer_inst|counter[13]~3 (
// Equation(s):
// \timer_inst|counter[13]~3_combout  = (\rst~q ) # ((\timer_inst|Decoder0~1_combout ) # (!\timer_inst|always0~0_combout ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\timer_inst|Decoder0~1_combout ),
	.datad(\timer_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter[13]~3 .lut_mask = 16'hFCFF;
defparam \timer_inst|counter[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N15
dffeas \timer_inst|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[8] .is_wysiwyg = "true";
defparam \timer_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \timer_inst|Add0~18 (
// Equation(s):
// \timer_inst|Add0~18_combout  = (\timer_inst|counter [9] & (\timer_inst|Add0~17  & VCC)) # (!\timer_inst|counter [9] & (!\timer_inst|Add0~17 ))
// \timer_inst|Add0~19  = CARRY((!\timer_inst|counter [9] & !\timer_inst|Add0~17 ))

	.dataa(gnd),
	.datab(\timer_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~17 ),
	.combout(\timer_inst|Add0~18_combout ),
	.cout(\timer_inst|Add0~19 ));
// synopsys translate_off
defparam \timer_inst|Add0~18 .lut_mask = 16'hC303;
defparam \timer_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \timer_inst|counter~2 (
// Equation(s):
// \timer_inst|counter~2_combout  = (\timer_inst|Decoder0~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\timer_inst|Decoder0~1_combout  & ((\timer_inst|Add0~18_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(\timer_inst|Add0~18_combout ),
	.datad(\timer_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~2 .lut_mask = 16'hCCF0;
defparam \timer_inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \timer_inst|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[9] .is_wysiwyg = "true";
defparam \timer_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \timer_inst|Add0~20 (
// Equation(s):
// \timer_inst|Add0~20_combout  = (\timer_inst|counter [10] & ((GND) # (!\timer_inst|Add0~19 ))) # (!\timer_inst|counter [10] & (\timer_inst|Add0~19  $ (GND)))
// \timer_inst|Add0~21  = CARRY((\timer_inst|counter [10]) # (!\timer_inst|Add0~19 ))

	.dataa(\timer_inst|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~19 ),
	.combout(\timer_inst|Add0~20_combout ),
	.cout(\timer_inst|Add0~21 ));
// synopsys translate_off
defparam \timer_inst|Add0~20 .lut_mask = 16'h5AAF;
defparam \timer_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \timer_inst|counter~6 (
// Equation(s):
// \timer_inst|counter~6_combout  = (\timer_inst|Decoder0~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [2]))) # (!\timer_inst|Decoder0~1_combout  & (\timer_inst|Add0~20_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~20_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(\timer_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~6 .lut_mask = 16'hF0CC;
defparam \timer_inst|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N21
dffeas \timer_inst|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[10] .is_wysiwyg = "true";
defparam \timer_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneive_lcell_comb \timer_inst|Add0~22 (
// Equation(s):
// \timer_inst|Add0~22_combout  = (\timer_inst|counter [11] & (\timer_inst|Add0~21  & VCC)) # (!\timer_inst|counter [11] & (!\timer_inst|Add0~21 ))
// \timer_inst|Add0~23  = CARRY((!\timer_inst|counter [11] & !\timer_inst|Add0~21 ))

	.dataa(\timer_inst|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~21 ),
	.combout(\timer_inst|Add0~22_combout ),
	.cout(\timer_inst|Add0~23 ));
// synopsys translate_off
defparam \timer_inst|Add0~22 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \timer_inst|counter~8 (
// Equation(s):
// \timer_inst|counter~8_combout  = (\timer_inst|Decoder0~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\timer_inst|Decoder0~1_combout  & ((\timer_inst|Add0~22_combout )))

	.dataa(gnd),
	.datab(\timer_inst|Decoder0~1_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(\timer_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~8 .lut_mask = 16'hF3C0;
defparam \timer_inst|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \timer_inst|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[11] .is_wysiwyg = "true";
defparam \timer_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \timer_inst|Add0~24 (
// Equation(s):
// \timer_inst|Add0~24_combout  = (\timer_inst|counter [12] & ((GND) # (!\timer_inst|Add0~23 ))) # (!\timer_inst|counter [12] & (\timer_inst|Add0~23  $ (GND)))
// \timer_inst|Add0~25  = CARRY((\timer_inst|counter [12]) # (!\timer_inst|Add0~23 ))

	.dataa(\timer_inst|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~23 ),
	.combout(\timer_inst|Add0~24_combout ),
	.cout(\timer_inst|Add0~25 ));
// synopsys translate_off
defparam \timer_inst|Add0~24 .lut_mask = 16'h5AAF;
defparam \timer_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \timer_inst|counter~9 (
// Equation(s):
// \timer_inst|counter~9_combout  = (\timer_inst|Decoder0~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\timer_inst|Decoder0~1_combout  & ((\timer_inst|Add0~24_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datab(gnd),
	.datac(\timer_inst|Add0~24_combout ),
	.datad(\timer_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~9 .lut_mask = 16'hAAF0;
defparam \timer_inst|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \timer_inst|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[12] .is_wysiwyg = "true";
defparam \timer_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \timer_inst|Add0~26 (
// Equation(s):
// \timer_inst|Add0~26_combout  = (\timer_inst|counter [13] & (\timer_inst|Add0~25  & VCC)) # (!\timer_inst|counter [13] & (!\timer_inst|Add0~25 ))
// \timer_inst|Add0~27  = CARRY((!\timer_inst|counter [13] & !\timer_inst|Add0~25 ))

	.dataa(\timer_inst|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~25 ),
	.combout(\timer_inst|Add0~26_combout ),
	.cout(\timer_inst|Add0~27 ));
// synopsys translate_off
defparam \timer_inst|Add0~26 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \timer_inst|counter~10 (
// Equation(s):
// \timer_inst|counter~10_combout  = (\timer_inst|Decoder0~1_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])) # (!\timer_inst|Decoder0~1_combout  & ((\timer_inst|Add0~26_combout )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datab(gnd),
	.datac(\timer_inst|Add0~26_combout ),
	.datad(\timer_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~10 .lut_mask = 16'hAAF0;
defparam \timer_inst|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N5
dffeas \timer_inst|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[13] .is_wysiwyg = "true";
defparam \timer_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \timer_inst|Add0~28 (
// Equation(s):
// \timer_inst|Add0~28_combout  = (\timer_inst|counter [14] & ((GND) # (!\timer_inst|Add0~27 ))) # (!\timer_inst|counter [14] & (\timer_inst|Add0~27  $ (GND)))
// \timer_inst|Add0~29  = CARRY((\timer_inst|counter [14]) # (!\timer_inst|Add0~27 ))

	.dataa(\timer_inst|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~27 ),
	.combout(\timer_inst|Add0~28_combout ),
	.cout(\timer_inst|Add0~29 ));
// synopsys translate_off
defparam \timer_inst|Add0~28 .lut_mask = 16'h5AAF;
defparam \timer_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \timer_inst|counter~11 (
// Equation(s):
// \timer_inst|counter~11_combout  = (\timer_inst|Decoder0~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [6]))) # (!\timer_inst|Decoder0~1_combout  & (\timer_inst|Add0~28_combout ))

	.dataa(\timer_inst|Add0~28_combout ),
	.datab(\timer_inst|Decoder0~1_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~11 .lut_mask = 16'hE2E2;
defparam \timer_inst|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N7
dffeas \timer_inst|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[14] .is_wysiwyg = "true";
defparam \timer_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneive_lcell_comb \timer_inst|Add0~30 (
// Equation(s):
// \timer_inst|Add0~30_combout  = (\timer_inst|counter [15] & (\timer_inst|Add0~29  & VCC)) # (!\timer_inst|counter [15] & (!\timer_inst|Add0~29 ))
// \timer_inst|Add0~31  = CARRY((!\timer_inst|counter [15] & !\timer_inst|Add0~29 ))

	.dataa(\timer_inst|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~29 ),
	.combout(\timer_inst|Add0~30_combout ),
	.cout(\timer_inst|Add0~31 ));
// synopsys translate_off
defparam \timer_inst|Add0~30 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \timer_inst|counter~12 (
// Equation(s):
// \timer_inst|counter~12_combout  = (\timer_inst|Decoder0~1_combout  & ((\CPU_inst|shift_merge0|LBD_reg [7]))) # (!\timer_inst|Decoder0~1_combout  & (\timer_inst|Add0~30_combout ))

	.dataa(\timer_inst|Add0~30_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(gnd),
	.datad(\timer_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~12 .lut_mask = 16'hCCAA;
defparam \timer_inst|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \timer_inst|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[13]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[15] .is_wysiwyg = "true";
defparam \timer_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \timer_inst|Add0~32 (
// Equation(s):
// \timer_inst|Add0~32_combout  = (\timer_inst|counter [16] & ((GND) # (!\timer_inst|Add0~31 ))) # (!\timer_inst|counter [16] & (\timer_inst|Add0~31  $ (GND)))
// \timer_inst|Add0~33  = CARRY((\timer_inst|counter [16]) # (!\timer_inst|Add0~31 ))

	.dataa(\timer_inst|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~31 ),
	.combout(\timer_inst|Add0~32_combout ),
	.cout(\timer_inst|Add0~33 ));
// synopsys translate_off
defparam \timer_inst|Add0~32 .lut_mask = 16'h5AAF;
defparam \timer_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneive_lcell_comb \timer_inst|counter~13 (
// Equation(s):
// \timer_inst|counter~13_combout  = (\timer_inst|Decoder0~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [0]))) # (!\timer_inst|Decoder0~0_combout  & (\timer_inst|Add0~32_combout ))

	.dataa(gnd),
	.datab(\timer_inst|Add0~32_combout ),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~13 .lut_mask = 16'hFC0C;
defparam \timer_inst|counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N3
dffeas \timer_inst|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[16] .is_wysiwyg = "true";
defparam \timer_inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneive_lcell_comb \timer_inst|Add0~34 (
// Equation(s):
// \timer_inst|Add0~34_combout  = (\timer_inst|counter [17] & (\timer_inst|Add0~33  & VCC)) # (!\timer_inst|counter [17] & (!\timer_inst|Add0~33 ))
// \timer_inst|Add0~35  = CARRY((!\timer_inst|counter [17] & !\timer_inst|Add0~33 ))

	.dataa(\timer_inst|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer_inst|Add0~33 ),
	.combout(\timer_inst|Add0~34_combout ),
	.cout(\timer_inst|Add0~35 ));
// synopsys translate_off
defparam \timer_inst|Add0~34 .lut_mask = 16'hA505;
defparam \timer_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneive_lcell_comb \timer_inst|counter~0 (
// Equation(s):
// \timer_inst|counter~0_combout  = (\timer_inst|Decoder0~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\timer_inst|Decoder0~0_combout  & ((\timer_inst|Add0~34_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(\timer_inst|Decoder0~0_combout ),
	.datad(\timer_inst|Add0~34_combout ),
	.cin(gnd),
	.combout(\timer_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~0 .lut_mask = 16'hCFC0;
defparam \timer_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N1
dffeas \timer_inst|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[17] .is_wysiwyg = "true";
defparam \timer_inst|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneive_lcell_comb \timer_inst|counter~22 (
// Equation(s):
// \timer_inst|counter~22_combout  = (\timer_inst|Decoder0~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [2])) # (!\timer_inst|Decoder0~0_combout  & ((\timer_inst|Add0~36_combout )))

	.dataa(\timer_inst|Decoder0~0_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(\timer_inst|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer_inst|counter~22_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|counter~22 .lut_mask = 16'hD8D8;
defparam \timer_inst|counter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N31
dffeas \timer_inst|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\timer_inst|counter[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|counter[18] .is_wysiwyg = "true";
defparam \timer_inst|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \timer_inst|Mux6~0 (
// Equation(s):
// \timer_inst|Mux6~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [0])) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [10])) # (!\CPU_inst|reg_file0|ivr_reg [0] & 
// ((\timer_inst|counter [2])))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\timer_inst|counter [10]),
	.datad(\timer_inst|counter [2]),
	.cin(gnd),
	.combout(\timer_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux6~0 .lut_mask = 16'hD9C8;
defparam \timer_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \timer_inst|Mux6~1 (
// Equation(s):
// \timer_inst|Mux6~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux6~0_combout  & ((\timer_inst|WideOr0~combout ))) # (!\timer_inst|Mux6~0_combout  & (\timer_inst|counter [18])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux6~0_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\timer_inst|counter [18]),
	.datac(\timer_inst|WideOr0~combout ),
	.datad(\timer_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux6~1 .lut_mask = 16'hF588;
defparam \timer_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \timer_inst|to_cpu[7]~4 (
// Equation(s):
// \timer_inst|to_cpu[7]~4_combout  = (!\rst~q  & (\IO_ren~combout  & \timer_en~combout ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\IO_ren~combout ),
	.datad(\timer_en~combout ),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[7]~4 .lut_mask = 16'h3000;
defparam \timer_inst|to_cpu[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \timer_inst|to_cpu[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[2] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas prev_serial_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\WideAnd2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_serial_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_serial_en.is_wysiwyg = "true";
defparam prev_serial_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \to_CPU_left[2]~6 (
// Equation(s):
// \to_CPU_left[2]~6_combout  = (\serial_inst|to_CPU [2] & ((\prev_serial_en~q ) # ((\prev_timer_en~q  & \timer_inst|to_cpu [2])))) # (!\serial_inst|to_CPU [2] & (\prev_timer_en~q  & (\timer_inst|to_cpu [2])))

	.dataa(\serial_inst|to_CPU [2]),
	.datab(\prev_timer_en~q ),
	.datac(\timer_inst|to_cpu [2]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2]~6 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \to_CPU_left[2] (
// Equation(s):
// to_CPU_left[2] = (\to_CPU_left[2]~7_combout ) # (\to_CPU_left[2]~6_combout )

	.dataa(gnd),
	.datab(\to_CPU_left[2]~7_combout ),
	.datac(gnd),
	.datad(\to_CPU_left[2]~6_combout ),
	.cin(gnd),
	.combout(to_CPU_left[2]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[2] .lut_mask = 16'hFFCC;
defparam \to_CPU_left[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\CPU_inst|n_LB_w6~q  & \CPU_inst|WC6~q )

	.dataa(gnd),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|WC6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hC0C0;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \CPU_inst|shift_merge0|RBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \CPU_inst|reg_file0|ivr_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [2]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \CPU_inst|IV_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[2]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~1 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~1_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [2])))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_S01 [0]),
	.datac(\CPU_inst|IV_in [3]),
	.datad(\CPU_inst|IV_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~1 .lut_mask = 16'hF3C0;
defparam \CPU_inst|right_rotate1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \button[2]~input (
	.i(button[2]),
	.ibar(gnd),
	.o(\button[2]~input_o ));
// synopsys translate_off
defparam \button[2]~input .bus_hold = "false";
defparam \button[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \button_s[2]~1 (
// Equation(s):
// \button_s[2]~1_combout  = !\button[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[2]~input_o ),
	.cin(gnd),
	.combout(\button_s[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[2]~1 .lut_mask = 16'h00FF;
defparam \button_s[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \button_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\button_s[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[2]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[2] .is_wysiwyg = "true";
defparam \button_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \intcon_inst|prev_in~3 (
// Equation(s):
// \intcon_inst|prev_in~3_combout  = (button_s[2] & ((\intcon_inst|prev_in [1]) # (\intcon_inst|control [0])))

	.dataa(gnd),
	.datab(button_s[2]),
	.datac(\intcon_inst|prev_in [1]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~3 .lut_mask = 16'hCCC0;
defparam \intcon_inst|prev_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \intcon_inst|prev_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[1] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \intcon_inst|status~6 (
// Equation(s):
// \intcon_inst|status~6_combout  = (\intcon_inst|status [1]) # ((!\intcon_inst|prev_in [1] & (button_s[2] & \intcon_inst|control [0])))

	.dataa(\intcon_inst|prev_in [1]),
	.datab(button_s[2]),
	.datac(\intcon_inst|status [1]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~6 .lut_mask = 16'hF4F0;
defparam \intcon_inst|status~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \intcon_inst|status~7 (
// Equation(s):
// \intcon_inst|status~7_combout  = (\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\intcon_inst|always0~2_combout  & ((\intcon_inst|status~6_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(\intcon_inst|status~6_combout ),
	.datad(\intcon_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~7 .lut_mask = 16'hCCF0;
defparam \intcon_inst|status~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \intcon_inst|status[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[1] .is_wysiwyg = "true";
defparam \intcon_inst|status[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \intcon_inst|to_cpu~0 (
// Equation(s):
// \intcon_inst|to_cpu~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [1]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [1]))

	.dataa(\intcon_inst|status [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\intcon_inst|control [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~0 .lut_mask = 16'hE2E2;
defparam \intcon_inst|to_cpu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \intcon_inst|to_cpu[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[1] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~0 (
// Equation(s):
// \i2c_ri_inst|to_CPU~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (!\rst~q  & \i2c_ri_inst|i2c_phy_inst|rx_frame [2]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~0 .lut_mask = 16'h0500;
defparam \i2c_ri_inst|to_CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \i2c_ri_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \to_CPU_left[1]~1 (
// Equation(s):
// \to_CPU_left[1]~1_combout  = (\intcon_inst|to_cpu [1] & ((\prev_intcon_en~q ) # ((\i2c_ri_inst|to_CPU [1] & \prev_i2c_en~q )))) # (!\intcon_inst|to_cpu [1] & (\i2c_ri_inst|to_CPU [1] & ((\prev_i2c_en~q ))))

	.dataa(\intcon_inst|to_cpu [1]),
	.datab(\i2c_ri_inst|to_CPU [1]),
	.datac(\prev_intcon_en~q ),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~1 .lut_mask = 16'hECA0;
defparam \to_CPU_left[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \serial_inst|data_read (
// Equation(s):
// \serial_inst|data_read~combout  = (\WideAnd2~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & \IO_ren~combout ))

	.dataa(gnd),
	.datab(\WideAnd2~combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\IO_ren~combout ),
	.cin(gnd),
	.combout(\serial_inst|data_read~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|data_read .lut_mask = 16'h0C00;
defparam \serial_inst|data_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \serial_inst|rx_queue|prev_pop (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|data_read~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|prev_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|prev_pop .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|prev_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \serial_inst|rx_queue|empty~1 (
// Equation(s):
// \serial_inst|rx_queue|empty~1_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|write_addr [1] & 
// (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|read_addr [0]),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~1 .lut_mask = 16'h8241;
defparam \serial_inst|rx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \serial_inst|rx_queue|empty~2 (
// Equation(s):
// \serial_inst|rx_queue|empty~2_combout  = (\serial_inst|rx_queue|empty~1_combout  & (\serial_inst|rx_queue|read_addr [2] $ (!\serial_inst|rx_queue|write_addr [2])))

	.dataa(\serial_inst|rx_queue|read_addr [2]),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|empty~1_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~2 .lut_mask = 16'hA050;
defparam \serial_inst|rx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \serial_inst|rx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|prev_push .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \serial_inst|rx_queue|full~0 (
// Equation(s):
// \serial_inst|rx_queue|full~0_combout  = (\serial_inst|rx_queue|empty~2_combout  & ((\serial_inst|rx_queue|full~q ) # ((!\serial_inst|rx_queue|prev_pop~q  & \serial_inst|rx_queue|prev_push~q ))))

	.dataa(\serial_inst|rx_queue|prev_pop~q ),
	.datab(\serial_inst|rx_queue|empty~2_combout ),
	.datac(\serial_inst|rx_queue|full~q ),
	.datad(\serial_inst|rx_queue|prev_push~q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|full~0 .lut_mask = 16'hC4C0;
defparam \serial_inst|rx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \serial_inst|rx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|full .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \serial_inst|always0~0 (
// Equation(s):
// \serial_inst|always0~0_combout  = (\WideAnd2~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & \IO_ren~combout ))

	.dataa(\WideAnd2~combout ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\IO_ren~combout ),
	.cin(gnd),
	.combout(\serial_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|always0~0 .lut_mask = 16'hA000;
defparam \serial_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \serial_inst|rx_overwrite~0 (
// Equation(s):
// \serial_inst|rx_overwrite~0_combout  = (\serial_inst|UART_inst|rx_ready~q  & ((\serial_inst|rx_queue|full~q ) # ((\serial_inst|rx_overwrite~q  & !\serial_inst|always0~0_combout )))) # (!\serial_inst|UART_inst|rx_ready~q  & (((\serial_inst|rx_overwrite~q  
// & !\serial_inst|always0~0_combout ))))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\serial_inst|rx_queue|full~q ),
	.datac(\serial_inst|rx_overwrite~q ),
	.datad(\serial_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_overwrite~0 .lut_mask = 16'h88F8;
defparam \serial_inst|rx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \serial_inst|rx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|rx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~0_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [2])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_frame [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~0 .lut_mask = 16'h0303;
defparam \serial_inst|UART_inst|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \serial_inst|UART_inst|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \serial_inst|rx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \serial_inst|rx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \serial_inst|rx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \serial_inst|rx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~64_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~49_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~33_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~49_q ),
	.datac(\serial_inst|rx_queue|queue_mem~33_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~64 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~65_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~64_combout  & ((\serial_inst|rx_queue|queue_mem~57_q ))) # (!\serial_inst|rx_queue|queue_mem~64_combout  & 
// (\serial_inst|rx_queue|queue_mem~41_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~64_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~41_q ),
	.datac(\serial_inst|rx_queue|queue_mem~57_q ),
	.datad(\serial_inst|rx_queue|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~65 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \serial_inst|rx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \serial_inst|rx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~66_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~9_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~1_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~9_q ),
	.datac(\serial_inst|rx_queue|queue_mem~1_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~66 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~17feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~17feeder_combout  = \serial_inst|UART_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~17feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \serial_inst|rx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \serial_inst|rx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~67_combout  = (\serial_inst|rx_queue|queue_mem~66_combout  & (((\serial_inst|rx_queue|queue_mem~25_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~66_combout  & 
// (\serial_inst|rx_queue|queue_mem~17_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~66_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~17_q ),
	.datac(\serial_inst|rx_queue|queue_mem~25_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~67 .lut_mask = 16'hE4AA;
defparam \serial_inst|rx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~68_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~65_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~67_combout )))

	.dataa(\serial_inst|rx_queue|queue_mem~65_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~67_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~68 .lut_mask = 16'hAACC;
defparam \serial_inst|rx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \serial_inst|rx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \serial_inst|to_CPU~0 (
// Equation(s):
// \serial_inst|to_CPU~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_overwrite~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|dout [1])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\serial_inst|rx_overwrite~q ),
	.datad(\serial_inst|rx_queue|dout [1]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~0 .lut_mask = 16'hF3C0;
defparam \serial_inst|to_CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \serial_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \timer_inst|Mux7~0 (
// Equation(s):
// \timer_inst|Mux7~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [9]) # ((\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (((!\CPU_inst|reg_file0|ivr_reg [1] & \timer_inst|counter [1]))))

	.dataa(\timer_inst|counter [9]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|counter [1]),
	.cin(gnd),
	.combout(\timer_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux7~0 .lut_mask = 16'hCBC8;
defparam \timer_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \timer_inst|Mux7~1 (
// Equation(s):
// \timer_inst|Mux7~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux7~0_combout  & ((\timer_inst|WideOr1~combout ))) # (!\timer_inst|Mux7~0_combout  & (\timer_inst|counter [17])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux7~0_combout ))))

	.dataa(\timer_inst|counter [17]),
	.datab(\timer_inst|WideOr1~combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux7~1 .lut_mask = 16'hCFA0;
defparam \timer_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \timer_inst|to_cpu[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[1] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \to_CPU_left[1]~0 (
// Equation(s):
// \to_CPU_left[1]~0_combout  = (\serial_inst|to_CPU [1] & ((\prev_serial_en~q ) # ((\timer_inst|to_cpu [1] & \prev_timer_en~q )))) # (!\serial_inst|to_CPU [1] & (\timer_inst|to_cpu [1] & ((\prev_timer_en~q ))))

	.dataa(\serial_inst|to_CPU [1]),
	.datab(\timer_inst|to_cpu [1]),
	.datac(\prev_serial_en~q ),
	.datad(\prev_timer_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1]~0 .lut_mask = 16'hECA0;
defparam \to_CPU_left[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \to_CPU_left[1] (
// Equation(s):
// to_CPU_left[1] = (\to_CPU_left[1]~1_combout ) # (\to_CPU_left[1]~0_combout )

	.dataa(gnd),
	.datab(\to_CPU_left[1]~1_combout ),
	.datac(gnd),
	.datad(\to_CPU_left[1]~0_combout ),
	.cin(gnd),
	.combout(to_CPU_left[1]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[1] .lut_mask = 16'hFFCC;
defparam \to_CPU_left[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [1]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \CPU_inst|IV_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[1]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~0 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~0_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [1])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [0])))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [1]),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~0 .lut_mask = 16'hCFC0;
defparam \CPU_inst|right_rotate1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[0]~0 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[0]~0_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~1_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~0_combout )))

	.dataa(\CPU_inst|right_rotate1|Mux7~1_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[0]~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate1|rotate_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \intcon_inst|prev_in~2 (
// Equation(s):
// \intcon_inst|prev_in~2_combout  = (!\serial_inst|tx_queue|empty~q  & ((\intcon_inst|prev_in [4]) # (\intcon_inst|control [0])))

	.dataa(\serial_inst|tx_queue|empty~q ),
	.datab(gnd),
	.datac(\intcon_inst|prev_in [4]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~2 .lut_mask = 16'h5550;
defparam \intcon_inst|prev_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \intcon_inst|prev_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[4] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \intcon_inst|status~4 (
// Equation(s):
// \intcon_inst|status~4_combout  = (\intcon_inst|status [4]) # ((!\serial_inst|tx_queue|empty~q  & (!\intcon_inst|prev_in [4] & \intcon_inst|control [0])))

	.dataa(\serial_inst|tx_queue|empty~q ),
	.datab(\intcon_inst|status [4]),
	.datac(\intcon_inst|prev_in [4]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~4 .lut_mask = 16'hCDCC;
defparam \intcon_inst|status~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \intcon_inst|status~5 (
// Equation(s):
// \intcon_inst|status~5_combout  = (\intcon_inst|always0~2_combout  & ((\CPU_inst|shift_merge0|LBD_reg [4]))) # (!\intcon_inst|always0~2_combout  & (\intcon_inst|status~4_combout ))

	.dataa(\intcon_inst|status~4_combout ),
	.datab(\intcon_inst|always0~2_combout ),
	.datac(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|status~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~5 .lut_mask = 16'hE2E2;
defparam \intcon_inst|status~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \intcon_inst|status[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[4] .is_wysiwyg = "true";
defparam \intcon_inst|status[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \intcon_inst|control~3 (
// Equation(s):
// \intcon_inst|control~3_combout  = (\CPU_inst|shift_merge0|LBD_reg [4] & !\rst~q )

	.dataa(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~3 .lut_mask = 16'h0A0A;
defparam \intcon_inst|control~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \intcon_inst|control[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[4] .is_wysiwyg = "true";
defparam \intcon_inst|control[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \intcon_inst|to_cpu~6 (
// Equation(s):
// \intcon_inst|to_cpu~6_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [4]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [4]))

	.dataa(gnd),
	.datab(\intcon_inst|status [4]),
	.datac(\intcon_inst|control [4]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~6_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~6 .lut_mask = 16'hF0CC;
defparam \intcon_inst|to_cpu~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \intcon_inst|to_cpu[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[4] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_frame [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \i2c_ri_inst|start_req~0 (
// Equation(s):
// \i2c_ri_inst|start_req~0_combout  = (\i2c_en~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & (!\rst~q  & \IO_wren~combout )))

	.dataa(\i2c_en~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(\IO_wren~combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|start_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|start_req~0 .lut_mask = 16'h0800;
defparam \i2c_ri_inst|start_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \i2c_ri_inst|master_ack~0 (
// Equation(s):
// \i2c_ri_inst|master_ack~0_combout  = (\i2c_ri_inst|start_req~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [4])) # (!\i2c_ri_inst|start_req~0_combout  & ((\i2c_ri_inst|master_ack~q )))

	.dataa(\i2c_ri_inst|start_req~0_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\i2c_ri_inst|master_ack~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|master_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|master_ack~0 .lut_mask = 16'hD8D8;
defparam \i2c_ri_inst|master_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \i2c_ri_inst|master_ack (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|master_ack~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|master_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|master_ack .is_wysiwyg = "true";
defparam \i2c_ri_inst|master_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~5 (
// Equation(s):
// \i2c_ri_inst|to_CPU~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\i2c_ri_inst|master_ack~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\i2c_ri_inst|i2c_phy_inst|rx_frame [5]))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|rx_frame [5]),
	.datac(\i2c_ri_inst|master_ack~q ),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~5 .lut_mask = 16'hF0CC;
defparam \i2c_ri_inst|to_CPU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \i2c_ri_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \to_CPU_left[4]~11 (
// Equation(s):
// \to_CPU_left[4]~11_combout  = (\intcon_inst|to_cpu [4] & ((\prev_intcon_en~q ) # ((\i2c_ri_inst|to_CPU [4] & \prev_i2c_en~q )))) # (!\intcon_inst|to_cpu [4] & (\i2c_ri_inst|to_CPU [4] & ((\prev_i2c_en~q ))))

	.dataa(\intcon_inst|to_cpu [4]),
	.datab(\i2c_ri_inst|to_CPU [4]),
	.datac(\prev_intcon_en~q ),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~11 .lut_mask = 16'hECA0;
defparam \to_CPU_left[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \timer_inst|to_cpu[4]~0 (
// Equation(s):
// \timer_inst|to_cpu[4]~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [12]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [4]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\timer_inst|counter [4]),
	.datac(gnd),
	.datad(\timer_inst|counter [12]),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[4]~0 .lut_mask = 16'hEE44;
defparam \timer_inst|to_cpu[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \timer_inst|to_cpu[4]~5 (
// Equation(s):
// \timer_inst|to_cpu[4]~5_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & \CPU_inst|reg_file0|ivr_reg [0])

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [1]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[4]~5 .lut_mask = 16'hCC00;
defparam \timer_inst|to_cpu[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N3
dffeas \timer_inst|to_cpu[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|to_cpu[4]~0_combout ),
	.asdata(\timer_inst|counter [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer_inst|to_cpu[4]~5_combout ),
	.sload(\CPU_inst|reg_file0|ivr_reg [1]),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[4] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~6_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [5])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_frame [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~6 .lut_mask = 16'h0303;
defparam \serial_inst|UART_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \serial_inst|UART_inst|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~20feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~20feeder_combout  = \serial_inst|UART_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [4]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~20feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \serial_inst|rx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \serial_inst|rx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \serial_inst|rx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~91_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~12_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~4_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~12_q ),
	.datac(\serial_inst|rx_queue|queue_mem~4_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~91 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \serial_inst|rx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~92_combout  = (\serial_inst|rx_queue|queue_mem~91_combout  & (((\serial_inst|rx_queue|queue_mem~28_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~91_combout  & 
// (\serial_inst|rx_queue|queue_mem~20_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~20_q ),
	.datab(\serial_inst|rx_queue|queue_mem~91_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~28_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~92 .lut_mask = 16'hE2CC;
defparam \serial_inst|rx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \serial_inst|rx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \serial_inst|rx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \serial_inst|rx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \serial_inst|rx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~89_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~52_q ) # ((\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~36_q  & 
// !\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~52_q ),
	.datac(\serial_inst|rx_queue|queue_mem~36_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~89 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~90_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~89_combout  & ((\serial_inst|rx_queue|queue_mem~60_q ))) # (!\serial_inst|rx_queue|queue_mem~89_combout  & 
// (\serial_inst|rx_queue|queue_mem~44_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~89_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~44_q ),
	.datac(\serial_inst|rx_queue|queue_mem~60_q ),
	.datad(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~90 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~93_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~90_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~92_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~92_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~90_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~93 .lut_mask = 16'hCCAA;
defparam \serial_inst|rx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N3
dffeas \serial_inst|rx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[4] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \serial_inst|to_CPU~5 (
// Equation(s):
// \serial_inst|to_CPU~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (!\serial_inst|tx_queue|empty~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|dout [4])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\serial_inst|tx_queue|empty~q ),
	.datad(\serial_inst|rx_queue|dout [4]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~5 .lut_mask = 16'h3F0C;
defparam \serial_inst|to_CPU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \serial_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \to_CPU_left[4]~10 (
// Equation(s):
// \to_CPU_left[4]~10_combout  = (\timer_inst|to_cpu [4] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [4] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [4] & (((\serial_inst|to_CPU [4] & \prev_serial_en~q ))))

	.dataa(\timer_inst|to_cpu [4]),
	.datab(\prev_timer_en~q ),
	.datac(\serial_inst|to_CPU [4]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4]~10 .lut_mask = 16'hF888;
defparam \to_CPU_left[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \to_CPU_left[4] (
// Equation(s):
// to_CPU_left[4] = (\to_CPU_left[4]~11_combout ) # (\to_CPU_left[4]~10_combout )

	.dataa(gnd),
	.datab(\to_CPU_left[4]~11_combout ),
	.datac(gnd),
	.datad(\to_CPU_left[4]~10_combout ),
	.cin(gnd),
	.combout(to_CPU_left[4]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[4] .lut_mask = 16'hFFCC;
defparam \to_CPU_left[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [4]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \CPU_inst|IV_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[4]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~2 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~2_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [5]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [4]))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [4]),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~2 .lut_mask = 16'hFC0C;
defparam \CPU_inst|right_rotate1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[4]~4 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[4]~4_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~3_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~2_combout )))

	.dataa(\CPU_inst|right_rotate1|Mux7~3_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[4]~4 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate1|rotate_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \CPU_inst|right_rotate1|rotate_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[0]~0_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \CPU_inst|mask0|mask_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|right_rotate1|rotate_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[0]~0 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[0]~0_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [0]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [0]))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|mask0|mask_reg [0]),
	.datad(\CPU_inst|alu_a_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[0]~0 .lut_mask = 16'hF0AA;
defparam \CPU_inst|alu_a_mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[0]~0 (
// Equation(s):
// \CPU_inst|ALU0|add_result[0]~0_combout  = (\CPU_inst|alu_b_mux_out[0]~1_combout  & (\CPU_inst|alu_a_mux_out[0]~0_combout  $ (VCC))) # (!\CPU_inst|alu_b_mux_out[0]~1_combout  & (\CPU_inst|alu_a_mux_out[0]~0_combout  & VCC))
// \CPU_inst|ALU0|add_result[0]~1  = CARRY((\CPU_inst|alu_b_mux_out[0]~1_combout  & \CPU_inst|alu_a_mux_out[0]~0_combout ))

	.dataa(\CPU_inst|alu_b_mux_out[0]~1_combout ),
	.datab(\CPU_inst|alu_a_mux_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.cout(\CPU_inst|ALU0|add_result[0]~1 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[0]~0 .lut_mask = 16'h6688;
defparam \CPU_inst|ALU0|add_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[1]~2 (
// Equation(s):
// \CPU_inst|ALU0|add_result[1]~2_combout  = (\CPU_inst|alu_b_mux_out[1]~3_combout  & ((\CPU_inst|alu_a_mux_out[1]~1_combout  & (\CPU_inst|ALU0|add_result[0]~1  & VCC)) # (!\CPU_inst|alu_a_mux_out[1]~1_combout  & (!\CPU_inst|ALU0|add_result[0]~1 )))) # 
// (!\CPU_inst|alu_b_mux_out[1]~3_combout  & ((\CPU_inst|alu_a_mux_out[1]~1_combout  & (!\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|alu_a_mux_out[1]~1_combout  & ((\CPU_inst|ALU0|add_result[0]~1 ) # (GND)))))
// \CPU_inst|ALU0|add_result[1]~3  = CARRY((\CPU_inst|alu_b_mux_out[1]~3_combout  & (!\CPU_inst|alu_a_mux_out[1]~1_combout  & !\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|alu_b_mux_out[1]~3_combout  & ((!\CPU_inst|ALU0|add_result[0]~1 ) # 
// (!\CPU_inst|alu_a_mux_out[1]~1_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~3_combout ),
	.datab(\CPU_inst|alu_a_mux_out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[0]~1 ),
	.combout(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.cout(\CPU_inst|ALU0|add_result[1]~3 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[1]~2 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[2]~4 (
// Equation(s):
// \CPU_inst|ALU0|add_result[2]~4_combout  = ((\CPU_inst|alu_a_mux_out[2]~2_combout  $ (\CPU_inst|alu_b_mux_out[2]~5_combout  $ (!\CPU_inst|ALU0|add_result[1]~3 )))) # (GND)
// \CPU_inst|ALU0|add_result[2]~5  = CARRY((\CPU_inst|alu_a_mux_out[2]~2_combout  & ((\CPU_inst|alu_b_mux_out[2]~5_combout ) # (!\CPU_inst|ALU0|add_result[1]~3 ))) # (!\CPU_inst|alu_a_mux_out[2]~2_combout  & (\CPU_inst|alu_b_mux_out[2]~5_combout  & 
// !\CPU_inst|ALU0|add_result[1]~3 )))

	.dataa(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.datab(\CPU_inst|alu_b_mux_out[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[1]~3 ),
	.combout(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.cout(\CPU_inst|ALU0|add_result[2]~5 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[2]~4 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[3]~6 (
// Equation(s):
// \CPU_inst|ALU0|add_result[3]~6_combout  = (\CPU_inst|alu_a_mux_out[3]~3_combout  & ((\CPU_inst|alu_b_mux_out[3]~7_combout  & (\CPU_inst|ALU0|add_result[2]~5  & VCC)) # (!\CPU_inst|alu_b_mux_out[3]~7_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )))) # 
// (!\CPU_inst|alu_a_mux_out[3]~3_combout  & ((\CPU_inst|alu_b_mux_out[3]~7_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|alu_b_mux_out[3]~7_combout  & ((\CPU_inst|ALU0|add_result[2]~5 ) # (GND)))))
// \CPU_inst|ALU0|add_result[3]~7  = CARRY((\CPU_inst|alu_a_mux_out[3]~3_combout  & (!\CPU_inst|alu_b_mux_out[3]~7_combout  & !\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|alu_a_mux_out[3]~3_combout  & ((!\CPU_inst|ALU0|add_result[2]~5 ) # 
// (!\CPU_inst|alu_b_mux_out[3]~7_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[3]~3_combout ),
	.datab(\CPU_inst|alu_b_mux_out[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[2]~5 ),
	.combout(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.cout(\CPU_inst|ALU0|add_result[3]~7 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[3]~6 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[4]~8 (
// Equation(s):
// \CPU_inst|ALU0|add_result[4]~8_combout  = ((\CPU_inst|alu_b_mux_out[4]~9_combout  $ (\CPU_inst|alu_a_mux_out[4]~4_combout  $ (!\CPU_inst|ALU0|add_result[3]~7 )))) # (GND)
// \CPU_inst|ALU0|add_result[4]~9  = CARRY((\CPU_inst|alu_b_mux_out[4]~9_combout  & ((\CPU_inst|alu_a_mux_out[4]~4_combout ) # (!\CPU_inst|ALU0|add_result[3]~7 ))) # (!\CPU_inst|alu_b_mux_out[4]~9_combout  & (\CPU_inst|alu_a_mux_out[4]~4_combout  & 
// !\CPU_inst|ALU0|add_result[3]~7 )))

	.dataa(\CPU_inst|alu_b_mux_out[4]~9_combout ),
	.datab(\CPU_inst|alu_a_mux_out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[3]~7 ),
	.combout(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.cout(\CPU_inst|ALU0|add_result[4]~9 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[4]~8 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[5]~10 (
// Equation(s):
// \CPU_inst|ALU0|add_result[5]~10_combout  = (\CPU_inst|alu_a_mux_out[5]~5_combout  & ((\CPU_inst|alu_b_mux_out[5]~11_combout  & (\CPU_inst|ALU0|add_result[4]~9  & VCC)) # (!\CPU_inst|alu_b_mux_out[5]~11_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )))) # 
// (!\CPU_inst|alu_a_mux_out[5]~5_combout  & ((\CPU_inst|alu_b_mux_out[5]~11_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|alu_b_mux_out[5]~11_combout  & ((\CPU_inst|ALU0|add_result[4]~9 ) # (GND)))))
// \CPU_inst|ALU0|add_result[5]~11  = CARRY((\CPU_inst|alu_a_mux_out[5]~5_combout  & (!\CPU_inst|alu_b_mux_out[5]~11_combout  & !\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|alu_a_mux_out[5]~5_combout  & ((!\CPU_inst|ALU0|add_result[4]~9 ) # 
// (!\CPU_inst|alu_b_mux_out[5]~11_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.datab(\CPU_inst|alu_b_mux_out[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[4]~9 ),
	.combout(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.cout(\CPU_inst|ALU0|add_result[5]~11 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[5]~10 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[6]~12 (
// Equation(s):
// \CPU_inst|ALU0|add_result[6]~12_combout  = ((\CPU_inst|alu_a_mux_out[6]~6_combout  $ (\CPU_inst|alu_b_mux_out[6]~13_combout  $ (!\CPU_inst|ALU0|add_result[5]~11 )))) # (GND)
// \CPU_inst|ALU0|add_result[6]~13  = CARRY((\CPU_inst|alu_a_mux_out[6]~6_combout  & ((\CPU_inst|alu_b_mux_out[6]~13_combout ) # (!\CPU_inst|ALU0|add_result[5]~11 ))) # (!\CPU_inst|alu_a_mux_out[6]~6_combout  & (\CPU_inst|alu_b_mux_out[6]~13_combout  & 
// !\CPU_inst|ALU0|add_result[5]~11 )))

	.dataa(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.datab(\CPU_inst|alu_b_mux_out[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[5]~11 ),
	.combout(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.cout(\CPU_inst|ALU0|add_result[6]~13 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[6]~12 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[5]~1 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[5]~1_combout  = (\CPU_inst|alu_op3 [0]) # (\CPU_inst|alu_op3 [1])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5]~1 .lut_mask = 16'hFFCC;
defparam \CPU_inst|ALU0|alu_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_RST~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_RST~0_combout  = (!\CPU_inst|hazard_unit0|RST_hold~q  & !\CPU_inst|RST~q )

	.dataa(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datab(gnd),
	.datac(\CPU_inst|RST~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_RST~0 .lut_mask = 16'h0505;
defparam \CPU_inst|hazard_unit0|decoder_RST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|hazard_unit0|decoder_RST~0_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & !\CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .lut_mask = 16'h0008;
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \CPU_inst|decode_unit0|alu_op_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \CPU_inst|alu_op1~0 (
// Equation(s):
// \CPU_inst|alu_op1~0_combout  = (\CPU_inst|decode_unit0|alu_op_reg [2] & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~0 .lut_mask = 16'h000C;
defparam \CPU_inst|alu_op1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \CPU_inst|alu_op1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \CPU_inst|alu_op2~6 (
// Equation(s):
// \CPU_inst|alu_op2~6_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|alu_op1 [2] & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~0_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|alu_op1 [2]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~6 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_op2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \CPU_inst|alu_op2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \CPU_inst|alu_op3[2]~feeder (
// Equation(s):
// \CPU_inst|alu_op3[2]~feeder_combout  = \CPU_inst|alu_op2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|alu_op3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \CPU_inst|alu_op3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[5]~2 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[5]~2_combout  = (\CPU_inst|alu_op3 [1]) # ((!\CPU_inst|alu_op3 [0] & \CPU_inst|alu_op3 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|alu_op3 [2]),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5]~2 .lut_mask = 16'hFF30;
defparam \CPU_inst|ALU0|alu_reg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~8_combout  = (\CPU_inst|ALU0|alu_reg[5]~2_combout  & (\CPU_inst|alu_b_mux_out[6]~13_combout  & ((\CPU_inst|alu_a_mux_out[6]~6_combout ) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~2_combout  & 
// (((\CPU_inst|ALU0|alu_reg[5]~1_combout ) # (\CPU_inst|alu_a_mux_out[6]~6_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[6]~13_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.datac(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~8 .lut_mask = 16'hA2FC;
defparam \CPU_inst|ALU0|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~9_combout  = (\CPU_inst|ALU0|alu_reg[5]~0_combout  & (\CPU_inst|alu_b_mux_out[6]~13_combout  $ ((\CPU_inst|alu_a_mux_out[6]~6_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~0_combout  & (((\CPU_inst|ALU0|Mux1~8_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datab(\CPU_inst|alu_b_mux_out[6]~13_combout ),
	.datac(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.datad(\CPU_inst|ALU0|Mux1~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~9 .lut_mask = 16'h7D28;
defparam \CPU_inst|ALU0|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~11 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~11_combout  = (\CPU_inst|alu_op3 [1]) # (!\CPU_inst|alu_op3 [0])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~11 .lut_mask = 16'hFF33;
defparam \CPU_inst|ALU0|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~10_combout  = (\CPU_inst|ALU0|Mux1~9_combout  & ((\CPU_inst|ALU0|alu_reg[5]~0_combout ) # ((\CPU_inst|ALU0|add_result[6]~12_combout ) # (\CPU_inst|ALU0|Mux3~11_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datab(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.datac(\CPU_inst|ALU0|Mux1~9_combout ),
	.datad(\CPU_inst|ALU0|Mux3~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~10 .lut_mask = 16'hF0E0;
defparam \CPU_inst|ALU0|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \CPU_inst|ALU0|alu_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \CPU_inst|reg_file0|ivr_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \WideAnd2~2 (
// Equation(s):
// \WideAnd2~2_combout  = (\CPU_inst|reg_file0|ivr_reg [6] & (\CPU_inst|reg_file0|ivr_reg [7] & \CPU_inst|reg_file0|ivr_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [6]),
	.datac(\CPU_inst|reg_file0|ivr_reg [7]),
	.datad(\CPU_inst|reg_file0|ivr_reg [5]),
	.cin(gnd),
	.combout(\WideAnd2~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~2 .lut_mask = 16'hC000;
defparam \WideAnd2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \WideAnd2~4 (
// Equation(s):
// \WideAnd2~4_combout  = (\CPU_inst|reg_file0|ivr_reg [4] & (\WideAnd2~0_combout  & (\WideAnd2~2_combout  & \WideAnd2~1_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [4]),
	.datab(\WideAnd2~0_combout ),
	.datac(\WideAnd2~2_combout ),
	.datad(\WideAnd2~1_combout ),
	.cin(gnd),
	.combout(\WideAnd2~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd2~4 .lut_mask = 16'h8000;
defparam \WideAnd2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \timer_inst|Decoder0~3 (
// Equation(s):
// \timer_inst|Decoder0~3_combout  = (\IO_wren~combout  & (!\CPU_inst|reg_file0|ivr_reg [2] & (!\CPU_inst|reg_file0|ivr_reg [3] & \WideAnd2~4_combout )))

	.dataa(\IO_wren~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [2]),
	.datac(\CPU_inst|reg_file0|ivr_reg [3]),
	.datad(\WideAnd2~4_combout ),
	.cin(gnd),
	.combout(\timer_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Decoder0~3 .lut_mask = 16'h0200;
defparam \timer_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \timer_inst|Mux0~0 (
// Equation(s):
// \timer_inst|Mux0~0_combout  = (\timer_inst|Decoder0~3_combout  & ((\CPU_inst|reg_file0|ivr_reg [0] & (!\CPU_inst|reg_file0|ivr_reg [1] & !\timer_inst|always0~0_combout )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((!\timer_inst|always0~0_combout ) # 
// (!\CPU_inst|reg_file0|ivr_reg [1]))))) # (!\timer_inst|Decoder0~3_combout  & (((!\timer_inst|always0~0_combout ))))

	.dataa(\timer_inst|Decoder0~3_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux0~0 .lut_mask = 16'h027F;
defparam \timer_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \timer_inst|count_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|count_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|count_active .is_wysiwyg = "true";
defparam \timer_inst|count_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \timer_inst|WideOr3 (
// Equation(s):
// \timer_inst|WideOr3~combout  = (\timer_inst|WideOr2~combout ) # ((\timer_inst|WideOr0~combout ) # ((\timer_inst|WideOr1~1_combout ) # (\timer_inst|WideOr1~0_combout )))

	.dataa(\timer_inst|WideOr2~combout ),
	.datab(\timer_inst|WideOr0~combout ),
	.datac(\timer_inst|WideOr1~1_combout ),
	.datad(\timer_inst|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|WideOr3 .lut_mask = 16'hFFFE;
defparam \timer_inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \intcon_inst|prev_in~0 (
// Equation(s):
// \intcon_inst|prev_in~0_combout  = (\timer_inst|count_active~q  & (!\timer_inst|WideOr3~combout  & ((\intcon_inst|prev_in [6]) # (\intcon_inst|control [0]))))

	.dataa(\timer_inst|count_active~q ),
	.datab(\timer_inst|WideOr3~combout ),
	.datac(\intcon_inst|prev_in [6]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~0 .lut_mask = 16'h2220;
defparam \intcon_inst|prev_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \intcon_inst|prev_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[6] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \intcon_inst|status~0 (
// Equation(s):
// \intcon_inst|status~0_combout  = (\timer_inst|count_active~q  & (!\timer_inst|WideOr3~combout  & (!\intcon_inst|prev_in [6] & \intcon_inst|control [0])))

	.dataa(\timer_inst|count_active~q ),
	.datab(\timer_inst|WideOr3~combout ),
	.datac(\intcon_inst|prev_in [6]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~0 .lut_mask = 16'h0200;
defparam \intcon_inst|status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \intcon_inst|status~1 (
// Equation(s):
// \intcon_inst|status~1_combout  = (\intcon_inst|always0~2_combout  & (((\CPU_inst|shift_merge0|LBD_reg [6])))) # (!\intcon_inst|always0~2_combout  & ((\intcon_inst|status~0_combout ) # ((\intcon_inst|status [6]))))

	.dataa(\intcon_inst|status~0_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datac(\intcon_inst|status [6]),
	.datad(\intcon_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~1 .lut_mask = 16'hCCFA;
defparam \intcon_inst|status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \intcon_inst|status[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[6] .is_wysiwyg = "true";
defparam \intcon_inst|status[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \intcon_inst|control~2 (
// Equation(s):
// \intcon_inst|control~2_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\intcon_inst|control~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~2 .lut_mask = 16'h0F00;
defparam \intcon_inst|control~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \intcon_inst|control[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[6] .is_wysiwyg = "true";
defparam \intcon_inst|control[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \intcon_inst|to_cpu~8 (
// Equation(s):
// \intcon_inst|to_cpu~8_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [6]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [6]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\intcon_inst|status [6]),
	.datac(gnd),
	.datad(\intcon_inst|control [6]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~8 .lut_mask = 16'hEE44;
defparam \intcon_inst|to_cpu~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \intcon_inst|to_cpu[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[6] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_frame [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_frame [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \i2c_ri_inst|ready_flag~3 (
// Equation(s):
// \i2c_ri_inst|ready_flag~3_combout  = (\IO_ren~combout  & (\CPU_inst|reg_file0|ivr_reg [0] & ((\CPU_inst|n_LB_w6~q ) # (!\CPU_inst|WC6~q )))) # (!\IO_ren~combout  & (((\CPU_inst|n_LB_w6~q ) # (!\CPU_inst|WC6~q ))))

	.dataa(\IO_ren~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|ready_flag~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|ready_flag~3 .lut_mask = 16'hD0DD;
defparam \i2c_ri_inst|ready_flag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~12 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~12_combout  = (\i2c_ri_inst|i2c_phy_inst|tx_active~q  & \i2c_ri_inst|i2c_phy_inst|always0~11_combout )

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~12 .lut_mask = 16'hA0A0;
defparam \i2c_ri_inst|i2c_phy_inst|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \i2c_ri_inst|stop_req~0 (
// Equation(s):
// \i2c_ri_inst|stop_req~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [1] & \i2c_ri_inst|start_req~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(\i2c_ri_inst|start_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|stop_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|stop_req~0 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|stop_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N17
dffeas \i2c_ri_inst|stop_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|stop_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|stop_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|stop_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|stop_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout  = (!\rst~q  & \i2c_ri_inst|stop_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|stop_req~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0 .lut_mask = 16'h0F00;
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N9
dffeas \i2c_ri_inst|i2c_phy_inst|prev_stop_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_stop_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~1_combout  & ((\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ) # ((\i2c_ri_inst|stop_req~q  & !\i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ))))

	.dataa(\i2c_ri_inst|stop_req~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|prev_stop_req~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0 .lut_mask = 16'h00F2;
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N9
dffeas \i2c_ri_inst|i2c_phy_inst|stop_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|stop_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~1_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & (\i2c_ri_inst|i2c_phy_inst|clk_active~q  & \i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~1 .lut_mask = 16'h8080;
defparam \i2c_ri_inst|i2c_phy_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \i2c_ri_inst|start_req~1 (
// Equation(s):
// \i2c_ri_inst|start_req~1_combout  = (\CPU_inst|shift_merge0|LBD_reg [0] & \i2c_ri_inst|start_req~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(\i2c_ri_inst|start_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|start_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|start_req~1 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|start_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N19
dffeas \i2c_ri_inst|start_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|start_req~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|start_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|start_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|start_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N14
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|start_req_flag~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|start_req_flag~1_combout  = (\i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout  & ((\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ) # ((!\i2c_ri_inst|i2c_phy_inst|always0~4_combout ) # (!\i2c_ri_inst|i2c_phy_inst|clk_active~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|start_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag~1 .lut_mask = 16'hB0F0;
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N15
dffeas \i2c_ri_inst|i2c_phy_inst|start_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|start_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_start_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout  = (!\rst~q  & \i2c_ri_inst|start_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|start_req~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req~0 .lut_mask = 16'h0F00;
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \i2c_ri_inst|i2c_phy_inst|prev_start_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_start_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_start_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_start_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|start_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout  = (\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ) # ((\i2c_ri_inst|start_req~q  & !\i2c_ri_inst|i2c_phy_inst|prev_start_req~q ))

	.dataa(gnd),
	.datab(\i2c_ri_inst|start_req~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|start_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|prev_start_req~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag~0 .lut_mask = 16'hF0FC;
defparam \i2c_ri_inst|i2c_phy_inst|start_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N8
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~4 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~4_combout  = (\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  & (!\i2c_ri_inst|i2c_phy_inst|clk_div [3] & (!\i2c_ri_inst|i2c_phy_inst|clk_div [4] & \i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|start_req_flag~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~4 .lut_mask = 16'h0200;
defparam \i2c_ri_inst|i2c_phy_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~15 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~15_combout  = (!\i2c_ri_inst|i2c_phy_inst|clk_i2c~q  & (\i2c_ri_inst|i2c_phy_inst|clk_active~q  & \i2c_ri_inst|i2c_phy_inst|always0~4_combout ))

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~15 .lut_mask = 16'h4400;
defparam \i2c_ri_inst|i2c_phy_inst|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \i2c_ri_inst|read_req~0 (
// Equation(s):
// \i2c_ri_inst|read_req~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [2] & \i2c_ri_inst|start_req~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(\i2c_ri_inst|start_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|read_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|read_req~0 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|read_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \i2c_ri_inst|read_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|read_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|read_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_read_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout  = (!\rst~q  & \i2c_ri_inst|read_req~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|read_req~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req~0 .lut_mask = 16'h0F00;
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N27
dffeas \i2c_ri_inst|i2c_phy_inst|prev_read_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_read_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|read_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout  = (!\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ) # ((!\i2c_ri_inst|i2c_phy_inst|prev_read_req~q  & \i2c_ri_inst|read_req~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|prev_read_req~q ),
	.datab(\i2c_ri_inst|read_req~q ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~0 .lut_mask = 16'h0F04;
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|read_req_flag~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout  = (\i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout  & ((!\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ) # (!\i2c_ri_inst|i2c_phy_inst|always0~0_combout )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|read_req_flag~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~1 .lut_mask = 16'h5F00;
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \i2c_ri_inst|i2c_phy_inst|read_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|read_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|read_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_active~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_active~2_combout  = (\i2c_ri_inst|i2c_phy_inst|rx_active~q  & (((!\i2c_ri_inst|i2c_phy_inst|always0~11_combout )))) # (!\i2c_ri_inst|i2c_phy_inst|rx_active~q  & (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|read_req_flag~q )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_active~2 .lut_mask = 16'h08F8;
defparam \i2c_ri_inst|i2c_phy_inst|rx_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \i2c_ri_inst|i2c_phy_inst|rx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_active~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_active .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~13 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~13_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~11_combout  & \i2c_ri_inst|i2c_phy_inst|rx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~13 .lut_mask = 16'hF000;
defparam \i2c_ri_inst|i2c_phy_inst|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|ready~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|ready~0_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~12_combout ) # ((\i2c_ri_inst|i2c_phy_inst|always0~1_combout ) # ((\i2c_ri_inst|i2c_phy_inst|always0~15_combout ) # (\i2c_ri_inst|i2c_phy_inst|always0~13_combout )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~12_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~15_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~13_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|ready~0 .lut_mask = 16'hFFFE;
defparam \i2c_ri_inst|i2c_phy_inst|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N25
dffeas \i2c_ri_inst|i2c_phy_inst|ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|ready .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \i2c_ri_inst|ready_flag~2 (
// Equation(s):
// \i2c_ri_inst|ready_flag~2_combout  = (\i2c_ri_inst|i2c_phy_inst|ready~q ) # ((\i2c_ri_inst|ready_flag~q  & ((\i2c_ri_inst|ready_flag~3_combout ) # (!\i2c_en~combout ))))

	.dataa(\i2c_ri_inst|ready_flag~3_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.datac(\i2c_ri_inst|ready_flag~q ),
	.datad(\i2c_en~combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|ready_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|ready_flag~2 .lut_mask = 16'hECFC;
defparam \i2c_ri_inst|ready_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \i2c_ri_inst|ready_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|ready_flag~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|ready_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|ready_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|ready_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~7 (
// Equation(s):
// \i2c_ri_inst|to_CPU~7_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\i2c_ri_inst|ready_flag~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\i2c_ri_inst|i2c_phy_inst|rx_frame [7]))

	.dataa(\i2c_ri_inst|i2c_phy_inst|rx_frame [7]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\i2c_ri_inst|ready_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~7 .lut_mask = 16'hE2E2;
defparam \i2c_ri_inst|to_CPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \i2c_ri_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \to_CPU_left[6]~15 (
// Equation(s):
// \to_CPU_left[6]~15_combout  = (\intcon_inst|to_cpu [6] & ((\prev_intcon_en~q ) # ((\i2c_ri_inst|to_CPU [6] & \prev_i2c_en~q )))) # (!\intcon_inst|to_cpu [6] & (((\i2c_ri_inst|to_CPU [6] & \prev_i2c_en~q ))))

	.dataa(\intcon_inst|to_cpu [6]),
	.datab(\prev_intcon_en~q ),
	.datac(\i2c_ri_inst|to_CPU [6]),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~15 .lut_mask = 16'hF888;
defparam \to_CPU_left[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~8_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [7])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [7]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~8 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \serial_inst|UART_inst|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \serial_inst|rx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \serial_inst|rx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~101_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~14_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~6_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~6_q ),
	.datad(\serial_inst|rx_queue|queue_mem~14_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~101 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \serial_inst|rx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \serial_inst|rx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~102_combout  = (\serial_inst|rx_queue|queue_mem~101_combout  & (((\serial_inst|rx_queue|queue_mem~30_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~101_combout  & 
// (\serial_inst|rx_queue|queue_mem~22_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~101_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~22_q ),
	.datac(\serial_inst|rx_queue|queue_mem~30_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~102 .lut_mask = 16'hE4AA;
defparam \serial_inst|rx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \serial_inst|rx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \serial_inst|rx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \serial_inst|rx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \serial_inst|rx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~99_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~54_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~38_q )))))

	.dataa(\serial_inst|rx_queue|queue_mem~54_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~38_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~99 .lut_mask = 16'hEE30;
defparam \serial_inst|rx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~100_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~99_combout  & ((\serial_inst|rx_queue|queue_mem~62_q ))) # (!\serial_inst|rx_queue|queue_mem~99_combout  & 
// (\serial_inst|rx_queue|queue_mem~46_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~99_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~46_q ),
	.datac(\serial_inst|rx_queue|queue_mem~62_q ),
	.datad(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~100 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~103_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~100_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~102_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~102_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~100_combout ),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~103 .lut_mask = 16'hF0AA;
defparam \serial_inst|rx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \serial_inst|rx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[6] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \serial_inst|to_CPU~7 (
// Equation(s):
// \serial_inst|to_CPU~7_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & \serial_inst|rx_queue|dout [6])

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|dout [6]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~7 .lut_mask = 16'h3300;
defparam \serial_inst|to_CPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \serial_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \timer_inst|to_cpu[6]~2 (
// Equation(s):
// \timer_inst|to_cpu[6]~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [14]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [6]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\timer_inst|counter [6]),
	.datac(gnd),
	.datad(\timer_inst|counter [14]),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[6]~2 .lut_mask = 16'hEE44;
defparam \timer_inst|to_cpu[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N31
dffeas \timer_inst|to_cpu[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|to_cpu[6]~2_combout ),
	.asdata(\timer_inst|counter [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer_inst|to_cpu[4]~5_combout ),
	.sload(\CPU_inst|reg_file0|ivr_reg [1]),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[6] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \to_CPU_left[6]~14 (
// Equation(s):
// \to_CPU_left[6]~14_combout  = (\serial_inst|to_CPU [6] & ((\prev_serial_en~q ) # ((\prev_timer_en~q  & \timer_inst|to_cpu [6])))) # (!\serial_inst|to_CPU [6] & (\prev_timer_en~q  & (\timer_inst|to_cpu [6])))

	.dataa(\serial_inst|to_CPU [6]),
	.datab(\prev_timer_en~q ),
	.datac(\timer_inst|to_cpu [6]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6]~14 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \to_CPU_left[6] (
// Equation(s):
// to_CPU_left[6] = (\to_CPU_left[6]~15_combout ) # (\to_CPU_left[6]~14_combout )

	.dataa(gnd),
	.datab(\to_CPU_left[6]~15_combout ),
	.datac(gnd),
	.datad(\to_CPU_left[6]~14_combout ),
	.cin(gnd),
	.combout(to_CPU_left[6]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[6] .lut_mask = 16'hFFCC;
defparam \to_CPU_left[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [6]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \CPU_inst|IV_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[6]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \intcon_inst|prev_in~1 (
// Equation(s):
// \intcon_inst|prev_in~1_combout  = (\i2c_ri_inst|i2c_phy_inst|ready~q  & ((\intcon_inst|prev_in [7]) # (\intcon_inst|control [0])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.datab(gnd),
	.datac(\intcon_inst|prev_in [7]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~1 .lut_mask = 16'hAAA0;
defparam \intcon_inst|prev_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \intcon_inst|prev_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[7] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \intcon_inst|status~2 (
// Equation(s):
// \intcon_inst|status~2_combout  = (\intcon_inst|status [7]) # ((\i2c_ri_inst|i2c_phy_inst|ready~q  & (\intcon_inst|control [0] & !\intcon_inst|prev_in [7])))

	.dataa(\intcon_inst|status [7]),
	.datab(\i2c_ri_inst|i2c_phy_inst|ready~q ),
	.datac(\intcon_inst|control [0]),
	.datad(\intcon_inst|prev_in [7]),
	.cin(gnd),
	.combout(\intcon_inst|status~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~2 .lut_mask = 16'hAAEA;
defparam \intcon_inst|status~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \intcon_inst|status~3 (
// Equation(s):
// \intcon_inst|status~3_combout  = (\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [7])) # (!\intcon_inst|always0~2_combout  & ((\intcon_inst|status~2_combout )))

	.dataa(\intcon_inst|always0~2_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(gnd),
	.datad(\intcon_inst|status~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~3 .lut_mask = 16'hDD88;
defparam \intcon_inst|status~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \intcon_inst|status[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[7] .is_wysiwyg = "true";
defparam \intcon_inst|status[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \intcon_inst|control~0 (
// Equation(s):
// \intcon_inst|control~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [7] & !\rst~q )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|control~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~0 .lut_mask = 16'h0C0C;
defparam \intcon_inst|control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \intcon_inst|control[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[7] .is_wysiwyg = "true";
defparam \intcon_inst|control[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \intcon_inst|to_cpu~7 (
// Equation(s):
// \intcon_inst|to_cpu~7_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [7]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [7]))

	.dataa(gnd),
	.datab(\intcon_inst|status [7]),
	.datac(\intcon_inst|control [7]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~7 .lut_mask = 16'hF0CC;
defparam \intcon_inst|to_cpu~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \intcon_inst|to_cpu[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[7] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [7]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~6 (
// Equation(s):
// \i2c_ri_inst|to_CPU~6_combout  = (!\rst~q  & (!\CPU_inst|reg_file0|ivr_reg [0] & \i2c_ri_inst|i2c_phy_inst|rx_frame [8]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~6 .lut_mask = 16'h0300;
defparam \i2c_ri_inst|to_CPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \i2c_ri_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \to_CPU_left[7]~13 (
// Equation(s):
// \to_CPU_left[7]~13_combout  = (\intcon_inst|to_cpu [7] & ((\prev_intcon_en~q ) # ((\i2c_ri_inst|to_CPU [7] & \prev_i2c_en~q )))) # (!\intcon_inst|to_cpu [7] & (\i2c_ri_inst|to_CPU [7] & ((\prev_i2c_en~q ))))

	.dataa(\intcon_inst|to_cpu [7]),
	.datab(\i2c_ri_inst|to_CPU [7]),
	.datac(\prev_intcon_en~q ),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~13 .lut_mask = 16'hECA0;
defparam \to_CPU_left[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~7_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [8])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~7 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \serial_inst|UART_inst|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \serial_inst|rx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \serial_inst|rx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~96_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~15_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~7_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~15_q ),
	.datac(\serial_inst|rx_queue|queue_mem~7_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~96 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~23feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~23feeder_combout  = \serial_inst|UART_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [7]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~23feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \serial_inst|rx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \serial_inst|rx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~97_combout  = (\serial_inst|rx_queue|queue_mem~96_combout  & (((\serial_inst|rx_queue|queue_mem~31_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~96_combout  & 
// (\serial_inst|rx_queue|queue_mem~23_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~96_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~23_q ),
	.datac(\serial_inst|rx_queue|queue_mem~31_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~97 .lut_mask = 16'hE4AA;
defparam \serial_inst|rx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \serial_inst|rx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \serial_inst|rx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~94_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~55_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~39_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~55_q ),
	.datac(\serial_inst|rx_queue|queue_mem~39_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~94 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \serial_inst|rx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \serial_inst|rx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~95_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~94_combout  & (\serial_inst|rx_queue|queue_mem~63_q )) # (!\serial_inst|rx_queue|queue_mem~94_combout  & 
// ((\serial_inst|rx_queue|queue_mem~47_q ))))) # (!\serial_inst|rx_queue|read_addr [0] & (\serial_inst|rx_queue|queue_mem~94_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~94_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~63_q ),
	.datad(\serial_inst|rx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~95 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~98_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~95_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~97_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~97_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~95_combout ),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~98 .lut_mask = 16'hF0AA;
defparam \serial_inst|rx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \serial_inst|rx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[7] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \serial_inst|to_CPU~6 (
// Equation(s):
// \serial_inst|to_CPU~6_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & \serial_inst|rx_queue|dout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\serial_inst|rx_queue|dout [7]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~6 .lut_mask = 16'h0F00;
defparam \serial_inst|to_CPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \serial_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \timer_inst|to_cpu[7]~3 (
// Equation(s):
// \timer_inst|to_cpu[7]~3_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [15]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [7]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\timer_inst|counter [7]),
	.datac(gnd),
	.datad(\timer_inst|counter [15]),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[7]~3 .lut_mask = 16'hEE44;
defparam \timer_inst|to_cpu[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N5
dffeas \timer_inst|to_cpu[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|to_cpu[7]~3_combout ),
	.asdata(\timer_inst|counter [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer_inst|to_cpu[4]~5_combout ),
	.sload(\CPU_inst|reg_file0|ivr_reg [1]),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[7] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \to_CPU_left[7]~12 (
// Equation(s):
// \to_CPU_left[7]~12_combout  = (\serial_inst|to_CPU [7] & ((\prev_serial_en~q ) # ((\prev_timer_en~q  & \timer_inst|to_cpu [7])))) # (!\serial_inst|to_CPU [7] & (\prev_timer_en~q  & (\timer_inst|to_cpu [7])))

	.dataa(\serial_inst|to_CPU [7]),
	.datab(\prev_timer_en~q ),
	.datac(\timer_inst|to_cpu [7]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7]~12 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \to_CPU_left[7] (
// Equation(s):
// to_CPU_left[7] = (\to_CPU_left[7]~13_combout ) # (\to_CPU_left[7]~12_combout )

	.dataa(gnd),
	.datab(\to_CPU_left[7]~13_combout ),
	.datac(gnd),
	.datad(\to_CPU_left[7]~12_combout ),
	.cin(gnd),
	.combout(to_CPU_left[7]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[7] .lut_mask = 16'hFFCC;
defparam \to_CPU_left[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [7]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \CPU_inst|IV_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[7]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~3 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~3_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [7]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [6]))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [6]),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~3 .lut_mask = 16'hFC0C;
defparam \CPU_inst|right_rotate1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[6]~6 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[6]~6_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~0_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~3_combout ))

	.dataa(\CPU_inst|right_rotate1|Mux7~3_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[6]~6 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate1|rotate_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[2]~2 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[2]~2_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~2_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~1_combout ))

	.dataa(\CPU_inst|right_rotate1|Mux7~1_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[2]~2 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate1|rotate_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \CPU_inst|right_rotate1|rotate_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[6]~6_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~5 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~5_combout  = (\CPU_inst|right_rotate1|rotate_reg [6] & ((\CPU_inst|mask_L2 [1] & (\CPU_inst|mask_L2 [2] & \CPU_inst|mask_L2 [0])) # (!\CPU_inst|mask_L2 [1] & (!\CPU_inst|mask_L2 [2] & !\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [6]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~5 .lut_mask = 16'h8004;
defparam \CPU_inst|mask0|mask_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \CPU_inst|mask0|mask_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[6]~6 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[6]~6_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [6]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [6]))

	.dataa(gnd),
	.datab(\CPU_inst|right_rotate0|rotate_reg [6]),
	.datac(\CPU_inst|alu_a_source3~q ),
	.datad(\CPU_inst|mask0|mask_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[6]~6 .lut_mask = 16'hFC0C;
defparam \CPU_inst|alu_a_mux_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[7]~14 (
// Equation(s):
// \CPU_inst|ALU0|add_result[7]~14_combout  = (\CPU_inst|alu_a_mux_out[7]~7_combout  & ((\CPU_inst|alu_b_mux_out[7]~15_combout  & (\CPU_inst|ALU0|add_result[6]~13  & VCC)) # (!\CPU_inst|alu_b_mux_out[7]~15_combout  & (!\CPU_inst|ALU0|add_result[6]~13 )))) # 
// (!\CPU_inst|alu_a_mux_out[7]~7_combout  & ((\CPU_inst|alu_b_mux_out[7]~15_combout  & (!\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|alu_b_mux_out[7]~15_combout  & ((\CPU_inst|ALU0|add_result[6]~13 ) # (GND)))))
// \CPU_inst|ALU0|add_result[7]~15  = CARRY((\CPU_inst|alu_a_mux_out[7]~7_combout  & (!\CPU_inst|alu_b_mux_out[7]~15_combout  & !\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|alu_a_mux_out[7]~7_combout  & ((!\CPU_inst|ALU0|add_result[6]~13 ) # 
// (!\CPU_inst|alu_b_mux_out[7]~15_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.datab(\CPU_inst|alu_b_mux_out[7]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[6]~13 ),
	.combout(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.cout(\CPU_inst|ALU0|add_result[7]~15 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[7]~14 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \CPU_inst|ALU0|Add0~0 (
// Equation(s):
// \CPU_inst|ALU0|Add0~0_combout  = !\CPU_inst|ALU0|add_result[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|ALU0|add_result[7]~15 ),
	.combout(\CPU_inst|ALU0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Add0~0 .lut_mask = 16'h0F0F;
defparam \CPU_inst|ALU0|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~0 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~0_combout  = (\CPU_inst|alu_op3 [0] & (!\CPU_inst|alu_op3 [2] & !\CPU_inst|alu_op3 [1]))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|alu_op3 [2]),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~0 .lut_mask = 16'h000C;
defparam \CPU_inst|ALU0|OVF_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~1 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~1_combout  = (\CPU_inst|ALU0|OVF_reg~0_combout  & (\CPU_inst|ALU0|Add0~0_combout )) # (!\CPU_inst|ALU0|OVF_reg~0_combout  & ((\CPU_inst|ALU0|OVF_reg~q )))

	.dataa(\CPU_inst|ALU0|Add0~0_combout ),
	.datab(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.datac(\CPU_inst|ALU0|OVF_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~1 .lut_mask = 16'hB8B8;
defparam \CPU_inst|ALU0|OVF_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \CPU_inst|ALU0|OVF_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|OVF_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|OVF_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~1 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~1_combout  = (\CPU_inst|right_rotate0|Mux7~0_combout ) # ((!\CPU_inst|rotate_R2 [0] & (\CPU_inst|rotate_mux2~q  & \CPU_inst|ALU0|OVF_reg~q )))

	.dataa(\CPU_inst|rotate_R2 [0]),
	.datab(\CPU_inst|right_rotate0|Mux7~0_combout ),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(\CPU_inst|ALU0|OVF_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~1 .lut_mask = 16'hDCCC;
defparam \CPU_inst|right_rotate0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~9 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~9_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[7]~20_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[6]~23_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[6]~23_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|rotate_R2 [0]),
	.datad(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~9 .lut_mask = 16'h3202;
defparam \CPU_inst|right_rotate0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[2]~2 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[2]~2_combout  = (\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux7~1_combout )) # (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux7~9_combout )))

	.dataa(\CPU_inst|rotate_R2 [1]),
	.datab(\CPU_inst|right_rotate0|Mux7~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux7~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[2]~2 .lut_mask = 16'hDD88;
defparam \CPU_inst|right_rotate0|rotate_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \CPU_inst|right_rotate0|rotate_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux7~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|rotate_R2 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \CPU_inst|right_rotate1|rotate_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[2]~2_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~1 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~1_combout  = (\CPU_inst|right_rotate1|rotate_reg [2] & ((\CPU_inst|mask_L2 [2]) # (\CPU_inst|mask_L2 [1] $ (!\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [2]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~1 .lut_mask = 16'hC8C4;
defparam \CPU_inst|mask0|mask_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \CPU_inst|mask0|mask_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[2]~2 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[2]~2_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [2]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [2]))

	.dataa(gnd),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(\CPU_inst|right_rotate0|rotate_reg [2]),
	.datad(\CPU_inst|mask0|mask_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[2]~2 .lut_mask = 16'hFC30;
defparam \CPU_inst|alu_a_mux_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~0_combout  = (\CPU_inst|ALU0|alu_reg[5]~2_combout  & (\CPU_inst|alu_b_mux_out[2]~5_combout  & ((\CPU_inst|alu_a_mux_out[2]~2_combout ) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~2_combout  & 
// ((\CPU_inst|ALU0|alu_reg[5]~1_combout ) # ((\CPU_inst|alu_a_mux_out[2]~2_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.datac(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.datad(\CPU_inst|alu_b_mux_out[2]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~0 .lut_mask = 16'hF632;
defparam \CPU_inst|ALU0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~1_combout  = (\CPU_inst|ALU0|Mux5~0_combout  & (((\CPU_inst|ALU0|add_result[2]~4_combout ) # (\CPU_inst|ALU0|alu_reg[5]~2_combout )) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))

	.dataa(\CPU_inst|ALU0|Mux5~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.datac(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~1 .lut_mask = 16'hAAA2;
defparam \CPU_inst|ALU0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~2_combout  = (\CPU_inst|ALU0|alu_reg[5]~0_combout  & (\CPU_inst|alu_b_mux_out[2]~5_combout  $ ((\CPU_inst|alu_a_mux_out[2]~2_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~0_combout  & (((\CPU_inst|ALU0|Mux5~1_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datab(\CPU_inst|alu_b_mux_out[2]~5_combout ),
	.datac(\CPU_inst|alu_a_mux_out[2]~2_combout ),
	.datad(\CPU_inst|ALU0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~2 .lut_mask = 16'h7D28;
defparam \CPU_inst|ALU0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \CPU_inst|ALU0|alu_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|ivr_reg[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|ivr_reg[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|ivr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|ivr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \CPU_inst|reg_file0|ivr_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|ivr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb i2c_en(
// Equation(s):
// \i2c_en~combout  = (\CPU_inst|reg_file0|ivr_reg [2] & (\CPU_inst|reg_file0|ivr_reg [3] & (!\CPU_inst|reg_file0|ivr_reg [1] & \i2c_en~0_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [2]),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\i2c_en~0_combout ),
	.cin(gnd),
	.combout(\i2c_en~combout ),
	.cout());
// synopsys translate_off
defparam i2c_en.lut_mask = 16'h0800;
defparam i2c_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas prev_i2c_en(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_i2c_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_i2c_en.is_wysiwyg = "true";
defparam prev_i2c_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \to_CPU_left[3]~5 (
// Equation(s):
// \to_CPU_left[3]~5_combout  = (\i2c_ri_inst|to_CPU [3] & ((\prev_i2c_en~q ) # ((\intcon_inst|to_cpu [3] & \prev_intcon_en~q )))) # (!\i2c_ri_inst|to_CPU [3] & (\intcon_inst|to_cpu [3] & (\prev_intcon_en~q )))

	.dataa(\i2c_ri_inst|to_CPU [3]),
	.datab(\intcon_inst|to_cpu [3]),
	.datac(\prev_intcon_en~q ),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~5 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \timer_inst|Mux5~0 (
// Equation(s):
// \timer_inst|Mux5~0_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [11]) # ((\CPU_inst|reg_file0|ivr_reg [1])))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (((!\CPU_inst|reg_file0|ivr_reg [1] & \timer_inst|counter [3]))))

	.dataa(\timer_inst|counter [11]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|counter [3]),
	.cin(gnd),
	.combout(\timer_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux5~0 .lut_mask = 16'hCBC8;
defparam \timer_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \timer_inst|Mux5~1 (
// Equation(s):
// \timer_inst|Mux5~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux5~0_combout  & ((\timer_inst|WideOr3~combout ))) # (!\timer_inst|Mux5~0_combout  & (\timer_inst|counter [19])))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux5~0_combout ))))

	.dataa(\timer_inst|counter [19]),
	.datab(\timer_inst|WideOr3~combout ),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux5~1 .lut_mask = 16'hCFA0;
defparam \timer_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \timer_inst|to_cpu[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[3] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~3_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [4])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~3 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \serial_inst|UART_inst|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~19feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~19feeder_combout  = \serial_inst|UART_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [3]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~19feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \serial_inst|rx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \serial_inst|rx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \serial_inst|rx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~76_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~11_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~3_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~11_q ),
	.datac(\serial_inst|rx_queue|queue_mem~3_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~76 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \serial_inst|rx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~77_combout  = (\serial_inst|rx_queue|queue_mem~76_combout  & (((\serial_inst|rx_queue|queue_mem~27_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~76_combout  & 
// (\serial_inst|rx_queue|queue_mem~19_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~19_q ),
	.datab(\serial_inst|rx_queue|queue_mem~76_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~27_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~77 .lut_mask = 16'hE2CC;
defparam \serial_inst|rx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \serial_inst|rx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \serial_inst|rx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \serial_inst|rx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \serial_inst|rx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~74_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~51_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~35_q )))))

	.dataa(\serial_inst|rx_queue|queue_mem~51_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~35_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~74 .lut_mask = 16'hEE30;
defparam \serial_inst|rx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~75_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~74_combout  & ((\serial_inst|rx_queue|queue_mem~59_q ))) # (!\serial_inst|rx_queue|queue_mem~74_combout  & 
// (\serial_inst|rx_queue|queue_mem~43_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~74_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~43_q ),
	.datac(\serial_inst|rx_queue|queue_mem~59_q ),
	.datad(\serial_inst|rx_queue|queue_mem~74_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~75 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~78_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~75_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~77_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|queue_mem~77_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~75_combout ),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~78 .lut_mask = 16'hF0CC;
defparam \serial_inst|rx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \serial_inst|rx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[3] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \serial_inst|rx_queue|empty~0 (
// Equation(s):
// \serial_inst|rx_queue|empty~0_combout  = ((\serial_inst|rx_queue|prev_pop~q  & !\serial_inst|rx_queue|prev_push~q )) # (!\serial_inst|rx_queue|empty~q )

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|prev_pop~q ),
	.datac(\serial_inst|rx_queue|prev_push~q ),
	.datad(\serial_inst|rx_queue|empty~q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~0 .lut_mask = 16'h0CFF;
defparam \serial_inst|rx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \serial_inst|rx_queue|empty~3 (
// Equation(s):
// \serial_inst|rx_queue|empty~3_combout  = (!\rst~q  & ((!\serial_inst|rx_queue|empty~0_combout ) # (!\serial_inst|rx_queue|empty~2_combout )))

	.dataa(\serial_inst|rx_queue|empty~2_combout ),
	.datab(\rst~q ),
	.datac(\serial_inst|rx_queue|empty~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~3 .lut_mask = 16'h1313;
defparam \serial_inst|rx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \serial_inst|rx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|empty .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \serial_inst|to_CPU~2 (
// Equation(s):
// \serial_inst|to_CPU~2_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|empty~q ))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_queue|dout [3]))

	.dataa(\serial_inst|rx_queue|dout [3]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|empty~q ),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~2 .lut_mask = 16'hEE22;
defparam \serial_inst|to_CPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \serial_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \to_CPU_left[3]~4 (
// Equation(s):
// \to_CPU_left[3]~4_combout  = (\timer_inst|to_cpu [3] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [3] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [3] & (\serial_inst|to_CPU [3] & (\prev_serial_en~q )))

	.dataa(\timer_inst|to_cpu [3]),
	.datab(\serial_inst|to_CPU [3]),
	.datac(\prev_serial_en~q ),
	.datad(\prev_timer_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3]~4 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \to_CPU_left[3] (
// Equation(s):
// to_CPU_left[3] = (\to_CPU_left[3]~5_combout ) # (\to_CPU_left[3]~4_combout )

	.dataa(\to_CPU_left[3]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\to_CPU_left[3]~4_combout ),
	.cin(gnd),
	.combout(to_CPU_left[3]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[3] .lut_mask = 16'hFFAA;
defparam \to_CPU_left[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \CPU_inst|shift_merge0|RBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [3]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \CPU_inst|IV_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[3]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~5 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~5_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [4]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3]))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_S01 [0]),
	.datac(\CPU_inst|IV_in [3]),
	.datad(\CPU_inst|IV_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~5 .lut_mask = 16'hFC30;
defparam \CPU_inst|right_rotate1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~4 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~4_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [2]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [1]))

	.dataa(gnd),
	.datab(\CPU_inst|IV_in [1]),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~4 .lut_mask = 16'hFC0C;
defparam \CPU_inst|right_rotate1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[1]~1 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[1]~1_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~5_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~4_combout )))

	.dataa(\CPU_inst|right_rotate1|Mux7~5_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[1]~1 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate1|rotate_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \CPU_inst|right_rotate1|rotate_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[5]~5_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~4 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~4_combout  = (\CPU_inst|right_rotate1|rotate_reg [5] & ((\CPU_inst|mask_L2 [1] & (\CPU_inst|mask_L2 [2])) # (!\CPU_inst|mask_L2 [1] & (!\CPU_inst|mask_L2 [2] & !\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [5]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~4 .lut_mask = 16'h8084;
defparam \CPU_inst|mask0|mask_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \CPU_inst|mask0|mask_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux2~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux2~0_combout  = (\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux0~2_combout )) # (!\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[1]~1_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R2 [2]),
	.datac(\CPU_inst|right_rotate0|Mux0~2_combout ),
	.datad(\CPU_inst|right_rotate0|rotate_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux2~0 .lut_mask = 16'hF3C0;
defparam \CPU_inst|right_rotate0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \CPU_inst|right_rotate0|rotate_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[5]~5 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[5]~5_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [5])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [5])))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(\CPU_inst|mask0|mask_reg [5]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|rotate_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[5]~5 .lut_mask = 16'hDD88;
defparam \CPU_inst|alu_a_mux_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~8_combout  = (\CPU_inst|ALU0|alu_reg[5]~2_combout  & (\CPU_inst|alu_b_mux_out[5]~11_combout  & ((\CPU_inst|alu_a_mux_out[5]~5_combout ) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~2_combout  & 
// ((\CPU_inst|alu_a_mux_out[5]~5_combout ) # ((\CPU_inst|ALU0|alu_reg[5]~1_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.datac(\CPU_inst|alu_b_mux_out[5]~11_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~8 .lut_mask = 16'hB3E2;
defparam \CPU_inst|ALU0|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~9_combout  = (\CPU_inst|ALU0|alu_reg[5]~0_combout  & (\CPU_inst|alu_a_mux_out[5]~5_combout  $ ((\CPU_inst|alu_b_mux_out[5]~11_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~0_combout  & (((\CPU_inst|ALU0|Mux2~8_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[5]~5_combout ),
	.datab(\CPU_inst|alu_b_mux_out[5]~11_combout ),
	.datac(\CPU_inst|ALU0|Mux2~8_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~9 .lut_mask = 16'h66F0;
defparam \CPU_inst|ALU0|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~10_combout  = (\CPU_inst|ALU0|Mux2~9_combout  & ((\CPU_inst|ALU0|alu_reg[5]~0_combout ) # ((\CPU_inst|ALU0|Mux6~11_combout ) # (\CPU_inst|ALU0|add_result[5]~10_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datab(\CPU_inst|ALU0|Mux6~11_combout ),
	.datac(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.datad(\CPU_inst|ALU0|Mux2~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~10 .lut_mask = 16'hFE00;
defparam \CPU_inst|ALU0|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \CPU_inst|ALU0|alu_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~4 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~4_combout  = (\CPU_inst|ALU0|alu_reg [5] & ((\CPU_inst|shift_L4 [1] & ((\CPU_inst|shift_L4 [2]))) # (!\CPU_inst|shift_L4 [1] & (!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [2]))))

	.dataa(\CPU_inst|ALU0|alu_reg [5]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|shift_L4 [1]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~4 .lut_mask = 16'hA002;
defparam \CPU_inst|shift_merge0|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \CPU_inst|shift_merge0|shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~13 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~13_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [5]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(\CPU_inst|shift_merge0|merge_mask [5]),
	.datad(\CPU_inst|shift_merge0|shift_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~13 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~12 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~12_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(\CPU_inst|shift_merge0|shift_reg [4]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~12 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~3_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~12_combout ))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~13_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~3 .lut_mask = 16'hF4A4;
defparam \CPU_inst|shift_merge0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~14 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~14_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [2]),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~14 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~11 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~11_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~11 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~4_combout  = (\CPU_inst|shift_merge0|Mux2~3_combout  & ((\CPU_inst|shift_merge0|merge_result~14_combout ) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux2~3_combout  & (((\CPU_inst|merge_D05 [1] & 
// \CPU_inst|shift_merge0|merge_result~11_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~4 .lut_mask = 16'hDA8A;
defparam \CPU_inst|shift_merge0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~10 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~10_combout  = (\CPU_inst|shift_merge0|merge_in [5] & \CPU_inst|shift_merge0|merge_mask [6])

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~10 .lut_mask = 16'hCC00;
defparam \CPU_inst|shift_merge0|merge_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~0_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_in [5])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & 
// \CPU_inst|shift_merge0|merge_in [5]))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~0 .lut_mask = 16'hFE50;
defparam \CPU_inst|shift_merge0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~1_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|merge_D05 [1])) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux2~0_combout  & ((\CPU_inst|shift_merge0|merge_mask [7]) # (!\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~1 .lut_mask = 16'hAAC4;
defparam \CPU_inst|shift_merge0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~2_combout  = (\CPU_inst|shift_merge0|Mux2~1_combout  & ((\CPU_inst|shift_merge0|merge_result~10_combout ) # ((!\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|shift_merge0|Mux2~1_combout  & (((\CPU_inst|shift_merge0|shift_reg [0] & 
// \CPU_inst|merge_D05 [0]))))

	.dataa(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~2 .lut_mask = 16'hACF0;
defparam \CPU_inst|shift_merge0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~5_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux2~2_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux2~4_combout ))

	.dataa(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~5 .lut_mask = 16'hF0AA;
defparam \CPU_inst|shift_merge0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[5]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout  = \CPU_inst|shift_merge0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \CPU_inst|shift_merge0|LBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[5]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[5]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[5]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|data_from_master[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[7]~0 (
// Equation(s):
// \i2c_ri_inst|data_from_master[7]~0_combout  = (\i2c_en~combout  & (!\CPU_inst|reg_file0|ivr_reg [0] & (!\rst~q  & \IO_wren~combout )))

	.dataa(\i2c_en~combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\rst~q ),
	.datad(\IO_wren~combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[7]~0 .lut_mask = 16'h0200;
defparam \i2c_ri_inst|data_from_master[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \i2c_ri_inst|data_from_master[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~14 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~14_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & \i2c_ri_inst|i2c_phy_inst|write_req_flag~q )

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~14 .lut_mask = 16'hAA00;
defparam \i2c_ri_inst|i2c_phy_inst|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~8 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~8_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & \i2c_ri_inst|i2c_phy_inst|read_req_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|read_req_flag~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~8 .lut_mask = 16'hF000;
defparam \i2c_ri_inst|i2c_phy_inst|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[2]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[2]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[2]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \i2c_ri_inst|data_from_master[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[0]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[0]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[0]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|data_from_master[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \i2c_ri_inst|data_from_master[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N30
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~2_combout  = (\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout  & (!\i2c_ri_inst|i2c_phy_inst|clk_div [3] & (!\i2c_ri_inst|i2c_phy_inst|clk_div [4] & \i2c_ri_inst|i2c_phy_inst|clk_i2c~q )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|Equal0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~2 .lut_mask = 16'h0200;
defparam \i2c_ri_inst|i2c_phy_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~3 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~3_combout  = ((!\i2c_ri_inst|i2c_phy_inst|tx_active~q  & !\i2c_ri_inst|i2c_phy_inst|rx_active~q )) # (!\i2c_ri_inst|i2c_phy_inst|always0~2_combout )

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~3 .lut_mask = 16'h0F5F;
defparam \i2c_ri_inst|i2c_phy_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout  = (!\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|always0~8_combout ) # ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout ) # (!\i2c_ri_inst|i2c_phy_inst|always0~3_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datab(\rst~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6 .lut_mask = 16'h3323;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & ((\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ) # ((!\i2c_ri_inst|i2c_phy_inst|always0~3_combout  & !\i2c_ri_inst|i2c_phy_inst|tx_frame [0])))) # 
// (!\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & (!\i2c_ri_inst|i2c_phy_inst|always0~3_combout  & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [0])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15 .lut_mask = 16'hAB03;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~7 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~7_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & (((\i2c_ri_inst|master_ack~q )))) # (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & (!\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15_combout  & 
// ((\i2c_ri_inst|master_ack~q ) # (!\i2c_ri_inst|i2c_phy_inst|always0~3_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.datac(\i2c_ri_inst|master_ack~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~15_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~7 .lut_mask = 16'hA0F1;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~8 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & (!\i2c_ri_inst|data_from_master [0])) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// ((\i2c_ri_inst|i2c_phy_inst|tx_frame [1])))))

	.dataa(\i2c_ri_inst|data_from_master [0]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame [1]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~8 .lut_mask = 16'h0704;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[2] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[1]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[1]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \i2c_ri_inst|data_from_master[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~9 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & ((!\i2c_ri_inst|data_from_master [1]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [2]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [2]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datad(\i2c_ri_inst|data_from_master [1]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~9 .lut_mask = 16'h020E;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~10 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & (!\i2c_ri_inst|data_from_master [2])) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// ((\i2c_ri_inst|i2c_phy_inst|tx_frame [3])))))

	.dataa(\i2c_ri_inst|data_from_master [2]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [3]),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~10 .lut_mask = 16'h050C;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[3]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[3]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[3]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_ri_inst|data_from_master[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \i2c_ri_inst|data_from_master[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[3] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~11 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & ((!\i2c_ri_inst|data_from_master [3]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [4]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [4]),
	.datad(\i2c_ri_inst|data_from_master [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~11 .lut_mask = 16'h1054;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[4]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[4]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [4]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[4]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \i2c_ri_inst|data_from_master[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[4] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~12 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & ((!\i2c_ri_inst|data_from_master [4]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [5]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [5]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datad(\i2c_ri_inst|data_from_master [4]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~12 .lut_mask = 16'h020E;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~13 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & (!\i2c_ri_inst|data_from_master [5])) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// ((\i2c_ri_inst|i2c_phy_inst|tx_frame [6])))))

	.dataa(\i2c_ri_inst|data_from_master [5]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame [6]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~13 .lut_mask = 16'h0704;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~10 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~10_combout  = (!\i2c_ri_inst|i2c_phy_inst|tx_frame [7] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [4] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [5] & !\i2c_ri_inst|i2c_phy_inst|tx_frame [6])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [7]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [4]),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [5]),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame [6]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~10 .lut_mask = 16'h0001;
defparam \i2c_ri_inst|i2c_phy_inst|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~9 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~9_combout  = (!\i2c_ri_inst|i2c_phy_inst|tx_frame [0] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [1] & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [2] & !\i2c_ri_inst|i2c_phy_inst|tx_frame [3])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [0]),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [1]),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [2]),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~9 .lut_mask = 16'h0001;
defparam \i2c_ri_inst|i2c_phy_inst|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[6]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[6]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [6]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[6]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \i2c_ri_inst|data_from_master[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[6] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~14 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~14_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & ((!\i2c_ri_inst|data_from_master [6]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [7]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [7]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datad(\i2c_ri_inst|data_from_master [6]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~14 .lut_mask = 16'h020E;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N7
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[8] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~11 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~11_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~10_combout  & (\i2c_ri_inst|i2c_phy_inst|always0~9_combout  & (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & !\i2c_ri_inst|i2c_phy_inst|tx_frame [8])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~10_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~9_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|tx_frame [8]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~11 .lut_mask = 16'h0080;
defparam \i2c_ri_inst|i2c_phy_inst|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_active~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_active~2_combout  = (\i2c_ri_inst|i2c_phy_inst|tx_active~q  & (((!\i2c_ri_inst|i2c_phy_inst|always0~11_combout )))) # (!\i2c_ri_inst|i2c_phy_inst|tx_active~q  & (\i2c_ri_inst|i2c_phy_inst|write_req_flag~q  & 
// ((\i2c_ri_inst|i2c_phy_inst|always0~0_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~11_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_active~2 .lut_mask = 16'h3A30;
defparam \i2c_ri_inst|i2c_phy_inst|tx_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N13
dffeas \i2c_ri_inst|i2c_phy_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_active~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_active .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & (!\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|tx_active~q ) # (\i2c_ri_inst|i2c_phy_inst|rx_active~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_active~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_active~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0 .lut_mask = 16'h0C08;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout  = \i2c_ri_inst|i2c_phy_inst|rx_frame [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \i2c_ri_inst|i2c_phy_inst|rx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|rx_frame[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|rx_frame[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|rx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|rx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~1 (
// Equation(s):
// \i2c_ri_inst|to_CPU~1_combout  = (!\CPU_inst|reg_file0|ivr_reg [0] & (!\rst~q  & \i2c_ri_inst|i2c_phy_inst|rx_frame [1]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|rx_frame [1]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~1 .lut_mask = 16'h0500;
defparam \i2c_ri_inst|to_CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \i2c_ri_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \to_CPU_left[0]~3 (
// Equation(s):
// \to_CPU_left[0]~3_combout  = (\intcon_inst|to_cpu [0] & ((\prev_intcon_en~q ) # ((\i2c_ri_inst|to_CPU [0] & \prev_i2c_en~q )))) # (!\intcon_inst|to_cpu [0] & (\i2c_ri_inst|to_CPU [0] & ((\prev_i2c_en~q ))))

	.dataa(\intcon_inst|to_cpu [0]),
	.datab(\i2c_ri_inst|to_CPU [0]),
	.datac(\prev_intcon_en~q ),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~3 .lut_mask = 16'hECA0;
defparam \to_CPU_left[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \serial_inst|tx_overwrite~0 (
// Equation(s):
// \serial_inst|tx_overwrite~0_combout  = (!\serial_inst|always0~0_combout  & ((\serial_inst|tx_overwrite~q ) # ((\serial_inst|data_write~combout  & \serial_inst|tx_queue|full~q ))))

	.dataa(\serial_inst|data_write~combout ),
	.datab(\serial_inst|tx_queue|full~q ),
	.datac(\serial_inst|tx_overwrite~q ),
	.datad(\serial_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_overwrite~0 .lut_mask = 16'h00F8;
defparam \serial_inst|tx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \serial_inst|tx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|tx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|tx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~2_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [1])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~2 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \serial_inst|UART_inst|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \serial_inst|rx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \serial_inst|rx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \serial_inst|rx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~71_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~8_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~0_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~8_q ),
	.datac(\serial_inst|rx_queue|queue_mem~0_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~71 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \serial_inst|rx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~72_combout  = (\serial_inst|rx_queue|queue_mem~71_combout  & (((\serial_inst|rx_queue|queue_mem~24_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~71_combout  & 
// (\serial_inst|rx_queue|queue_mem~16_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~16_q ),
	.datab(\serial_inst|rx_queue|queue_mem~71_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~24_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~72 .lut_mask = 16'hE2CC;
defparam \serial_inst|rx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \serial_inst|rx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \serial_inst|rx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~69_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~48_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~32_q )))))

	.dataa(\serial_inst|rx_queue|queue_mem~48_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~32_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~69 .lut_mask = 16'hEE30;
defparam \serial_inst|rx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \serial_inst|rx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \serial_inst|rx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~70_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~69_combout  & (\serial_inst|rx_queue|queue_mem~56_q )) # (!\serial_inst|rx_queue|queue_mem~69_combout  & 
// ((\serial_inst|rx_queue|queue_mem~40_q ))))) # (!\serial_inst|rx_queue|read_addr [0] & (\serial_inst|rx_queue|queue_mem~69_combout ))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~69_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~56_q ),
	.datad(\serial_inst|rx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~70 .lut_mask = 16'hE6C4;
defparam \serial_inst|rx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~73_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~70_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~72_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~72_combout ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|queue_mem~70_combout ),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~73 .lut_mask = 16'hF0AA;
defparam \serial_inst|rx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \serial_inst|rx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \serial_inst|to_CPU~1 (
// Equation(s):
// \serial_inst|to_CPU~1_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|tx_overwrite~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|dout [0])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\serial_inst|tx_overwrite~q ),
	.datad(\serial_inst|rx_queue|dout [0]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~1 .lut_mask = 16'hF3C0;
defparam \serial_inst|to_CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \serial_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \timer_inst|Mux8~0 (
// Equation(s):
// \timer_inst|Mux8~0_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & (\CPU_inst|reg_file0|ivr_reg [0])) # (!\CPU_inst|reg_file0|ivr_reg [1] & ((\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [8])) # (!\CPU_inst|reg_file0|ivr_reg [0] & 
// ((\timer_inst|counter [0])))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [1]),
	.datab(\CPU_inst|reg_file0|ivr_reg [0]),
	.datac(\timer_inst|counter [8]),
	.datad(\timer_inst|counter [0]),
	.cin(gnd),
	.combout(\timer_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux8~0 .lut_mask = 16'hD9C8;
defparam \timer_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \timer_inst|Mux8~1 (
// Equation(s):
// \timer_inst|Mux8~1_combout  = (\CPU_inst|reg_file0|ivr_reg [1] & ((\timer_inst|Mux8~0_combout  & (\timer_inst|WideOr2~combout )) # (!\timer_inst|Mux8~0_combout  & ((\timer_inst|counter [16]))))) # (!\CPU_inst|reg_file0|ivr_reg [1] & 
// (((\timer_inst|Mux8~0_combout ))))

	.dataa(\timer_inst|WideOr2~combout ),
	.datab(\timer_inst|counter [16]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\timer_inst|Mux8~0_combout ),
	.cin(gnd),
	.combout(\timer_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|Mux8~1 .lut_mask = 16'hAFC0;
defparam \timer_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \timer_inst|to_cpu[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[0] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \to_CPU_left[0]~2 (
// Equation(s):
// \to_CPU_left[0]~2_combout  = (\serial_inst|to_CPU [0] & ((\prev_serial_en~q ) # ((\prev_timer_en~q  & \timer_inst|to_cpu [0])))) # (!\serial_inst|to_CPU [0] & (\prev_timer_en~q  & (\timer_inst|to_cpu [0])))

	.dataa(\serial_inst|to_CPU [0]),
	.datab(\prev_timer_en~q ),
	.datac(\timer_inst|to_cpu [0]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0]~2 .lut_mask = 16'hEAC0;
defparam \to_CPU_left[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \to_CPU_left[0] (
// Equation(s):
// to_CPU_left[0] = (\to_CPU_left[0]~3_combout ) # (\to_CPU_left[0]~2_combout )

	.dataa(\to_CPU_left[0]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\to_CPU_left[0]~2_combout ),
	.cin(gnd),
	.combout(to_CPU_left[0]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[0] .lut_mask = 16'hFFAA;
defparam \to_CPU_left[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [0]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \CPU_inst|IV_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[0]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~7 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~7_combout  = (\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [0])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [7])))

	.dataa(\CPU_inst|IV_in [0]),
	.datab(gnd),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(\CPU_inst|IV_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~7 .lut_mask = 16'hAFA0;
defparam \CPU_inst|right_rotate1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[7]~7 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[7]~7_combout  = (\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~4_combout ))) # (!\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~7_combout ))

	.dataa(\CPU_inst|right_rotate1|Mux7~7_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[7]~7 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate1|rotate_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \CPU_inst|right_rotate1|rotate_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[7]~7_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~6 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~6_combout  = (!\CPU_inst|mask_L2 [1] & (\CPU_inst|right_rotate1|rotate_reg [7] & (!\CPU_inst|mask_L2 [2] & !\CPU_inst|mask_L2 [0])))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|right_rotate1|rotate_reg [7]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~6 .lut_mask = 16'h0004;
defparam \CPU_inst|mask0|mask_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \CPU_inst|mask0|mask_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~4 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~4_combout  = (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[4]~17_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[3]~8_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[4]~17_combout ),
	.datab(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~4 .lut_mask = 16'h0A0C;
defparam \CPU_inst|right_rotate0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~3 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~3_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[6]~23_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[5]~14_combout ))))

	.dataa(\CPU_inst|rotate_R2 [0]),
	.datab(\CPU_inst|reg_file0|a_data[5]~14_combout ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|reg_file0|a_data[6]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~3 .lut_mask = 16'hE040;
defparam \CPU_inst|right_rotate0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~5 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~5_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux0~4_combout ) # (\CPU_inst|right_rotate0|Mux0~3_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux0~4_combout ),
	.datab(\CPU_inst|right_rotate0|Mux0~3_combout ),
	.datac(\CPU_inst|rotate_mux2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~5 .lut_mask = 16'h0E0E;
defparam \CPU_inst|right_rotate0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~13 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~13_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[2]~11_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[1]~2_combout )))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|reg_file0|a_data[1]~2_combout ),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~13 .lut_mask = 16'h2230;
defparam \CPU_inst|right_rotate0|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[3]~3 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[3]~3_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|right_rotate0|Mux7~13_combout ))) # (!\CPU_inst|rotate_R2 [1] & (\CPU_inst|right_rotate0|Mux7~8_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux7~8_combout ),
	.datab(\CPU_inst|rotate_R2 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux7~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[3]~3 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate0|rotate_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux0~6 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux0~6_combout  = (\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux0~5_combout )) # (!\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[3]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|right_rotate0|Mux0~5_combout ),
	.datac(\CPU_inst|rotate_R2 [2]),
	.datad(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux0~6 .lut_mask = 16'hCFC0;
defparam \CPU_inst|right_rotate0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \CPU_inst|right_rotate0|rotate_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[7]~7 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[7]~7_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [7])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [7])))

	.dataa(\CPU_inst|mask0|mask_reg [7]),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|rotate_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[7]~7 .lut_mask = 16'hBB88;
defparam \CPU_inst|alu_a_mux_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~8_combout  = (\CPU_inst|ALU0|alu_reg[5]~2_combout  & (\CPU_inst|alu_b_mux_out[7]~15_combout  & ((\CPU_inst|alu_a_mux_out[7]~7_combout ) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~2_combout  & 
// ((\CPU_inst|alu_a_mux_out[7]~7_combout ) # ((\CPU_inst|ALU0|alu_reg[5]~1_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.datac(\CPU_inst|alu_b_mux_out[7]~15_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~8 .lut_mask = 16'hB0EE;
defparam \CPU_inst|ALU0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~9_combout  = (\CPU_inst|ALU0|alu_reg[5]~0_combout  & (\CPU_inst|alu_a_mux_out[7]~7_combout  $ ((\CPU_inst|alu_b_mux_out[7]~15_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~0_combout  & (((\CPU_inst|ALU0|Mux0~8_combout ))))

	.dataa(\CPU_inst|alu_a_mux_out[7]~7_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datac(\CPU_inst|alu_b_mux_out[7]~15_combout ),
	.datad(\CPU_inst|ALU0|Mux0~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~9 .lut_mask = 16'h7B48;
defparam \CPU_inst|ALU0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~11 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~11_combout  = \CPU_inst|alu_op3 [0] $ (!\CPU_inst|alu_op3 [1])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~11 .lut_mask = 16'hCC33;
defparam \CPU_inst|ALU0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~10_combout  = (\CPU_inst|ALU0|Mux0~9_combout  & ((\CPU_inst|ALU0|add_result[7]~14_combout ) # ((\CPU_inst|ALU0|Mux0~11_combout ) # (\CPU_inst|ALU0|alu_reg[5]~2_combout ))))

	.dataa(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.datab(\CPU_inst|ALU0|Mux0~9_combout ),
	.datac(\CPU_inst|ALU0|Mux0~11_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~10 .lut_mask = 16'hCCC8;
defparam \CPU_inst|ALU0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \CPU_inst|ALU0|alu_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \CPU_inst|reg_file0|r4[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \CPU_inst|reg_file0|r6[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~2_combout  = (\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r6 [7]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r4 [7]))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r4 [7]),
	.datad(\CPU_inst|reg_file0|r6 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \CPU_inst|reg_file0|r5[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~3_combout  = (\CPU_inst|reg_file0|Mux0~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [7]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux0~2_combout  & (((\CPU_inst|reg_file0|r5 [7] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [7]),
	.datab(\CPU_inst|reg_file0|Mux0~2_combout ),
	.datac(\CPU_inst|reg_file0|r5 [7]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~3 .lut_mask = 16'hB8CC;
defparam \CPU_inst|reg_file0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \CPU_inst|reg_file0|r2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \CPU_inst|reg_file0|r3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \CPU_inst|reg_file0|r1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [7]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [7]))))

	.dataa(\CPU_inst|reg_file0|aux [7]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [7]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux0~0_combout  & ((\CPU_inst|reg_file0|r3 [7]))) # (!\CPU_inst|reg_file0|Mux0~0_combout  & (\CPU_inst|reg_file0|r2 [7])))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux0~0_combout ))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r2 [7]),
	.datac(\CPU_inst|reg_file0|r3 [7]),
	.datad(\CPU_inst|reg_file0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~1 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[7]~7 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[7]~7_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux0~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux0~1_combout )))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|Mux0~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[7]~7 .lut_mask = 16'hDD88;
defparam \CPU_inst|reg_file0|a_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \CPU_inst|reg_file0|r15[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \CPU_inst|reg_file0|r14[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \CPU_inst|reg_file0|r16[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r16 [7])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [7])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [7]),
	.datad(\CPU_inst|reg_file0|r16 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~5_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux0~4_combout  & (\CPU_inst|reg_file0|ivr_reg [7])) # (!\CPU_inst|reg_file0|Mux0~4_combout  & ((\CPU_inst|reg_file0|r15 [7]))))) # (!\CPU_inst|src_raddr1 [0] & 
// (((\CPU_inst|reg_file0|Mux0~4_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [7]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r15 [7]),
	.datad(\CPU_inst|reg_file0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~5 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \CPU_inst|reg_file0|r11[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux0~5_combout ) # ((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|r11 [7] & 
// !\CPU_inst|reg_file0|a_reg[1]~8_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux0~5_combout ),
	.datac(\CPU_inst|reg_file0|r11 [7]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~6 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \CPU_inst|reg_file0|r13[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \CPU_inst|reg_file0|r12[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~7_combout  = (\CPU_inst|reg_file0|Mux0~6_combout  & (((\CPU_inst|reg_file0|r13 [7])) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout ))) # (!\CPU_inst|reg_file0|Mux0~6_combout  & (\CPU_inst|reg_file0|a_reg[1]~8_combout  & 
// ((\CPU_inst|reg_file0|r12 [7]))))

	.dataa(\CPU_inst|reg_file0|Mux0~6_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [7]),
	.datad(\CPU_inst|reg_file0|r12 [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~7 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \CPU_inst|reg_file0|a_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[7]~7_combout ),
	.asdata(\CPU_inst|reg_file0|Mux0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~19 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~19_combout  = (\CPU_inst|reg_file0|a_reg [7] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~0_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_reg [7]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~19 .lut_mask = 16'h70F0;
defparam \CPU_inst|reg_file0|a_data[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \CPU_inst|reg_file0|prev_w_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~18 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~18_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [7] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [7]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~18 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[7]~20 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[7]~20_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (\CPU_inst|ALU0|alu_reg [7])) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|reg_file0|a_data[7]~19_combout ) # 
// (\CPU_inst|reg_file0|a_data[7]~18_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg [7]),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|reg_file0|a_data[7]~19_combout ),
	.datad(\CPU_inst|reg_file0|a_data[7]~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[7]~20 .lut_mask = 16'hBBB8;
defparam \CPU_inst|reg_file0|a_data[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~4 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~4_combout  = (\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[7]~20_combout )) # (!\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[6]~23_combout )))))

	.dataa(\CPU_inst|rotate_R2 [0]),
	.datab(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|reg_file0|a_data[6]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~4 .lut_mask = 16'hD080;
defparam \CPU_inst|right_rotate0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~3 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~3_combout  = (!\CPU_inst|rotate_R2 [1] & ((\CPU_inst|rotate_R2 [0] & ((\CPU_inst|reg_file0|a_data[5]~14_combout ))) # (!\CPU_inst|rotate_R2 [0] & (\CPU_inst|reg_file0|a_data[4]~17_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[4]~17_combout ),
	.datab(\CPU_inst|reg_file0|a_data[5]~14_combout ),
	.datac(\CPU_inst|rotate_R2 [1]),
	.datad(\CPU_inst|rotate_R2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~3 .lut_mask = 16'h0C0A;
defparam \CPU_inst|right_rotate0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux7~5 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux7~5_combout  = (!\CPU_inst|rotate_mux2~q  & ((\CPU_inst|right_rotate0|Mux7~4_combout ) # (\CPU_inst|right_rotate0|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_mux2~q ),
	.datac(\CPU_inst|right_rotate0|Mux7~4_combout ),
	.datad(\CPU_inst|right_rotate0|Mux7~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux7~5 .lut_mask = 16'h3330;
defparam \CPU_inst|right_rotate0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux3~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux3~0_combout  = (\CPU_inst|rotate_R2 [2] & ((\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ))) # (!\CPU_inst|rotate_R2 [2] & (\CPU_inst|right_rotate0|Mux7~5_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux7~5_combout ),
	.datab(\CPU_inst|right_rotate0|rotate_reg[0]~0_combout ),
	.datac(\CPU_inst|rotate_R2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux3~0 .lut_mask = 16'hCACA;
defparam \CPU_inst|right_rotate0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \CPU_inst|right_rotate0|rotate_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \CPU_inst|right_rotate1|rotate_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[4]~4_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~3 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~3_combout  = (\CPU_inst|right_rotate1|rotate_reg [4] & (\CPU_inst|mask_L2 [2] $ (((!\CPU_inst|mask_L2 [1] & !\CPU_inst|mask_L2 [0])))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|right_rotate1|rotate_reg [4]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~3 .lut_mask = 16'hC090;
defparam \CPU_inst|mask0|mask_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \CPU_inst|mask0|mask_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[4]~4 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[4]~4_combout  = (\CPU_inst|alu_a_source3~q  & ((\CPU_inst|mask0|mask_reg [4]))) # (!\CPU_inst|alu_a_source3~q  & (\CPU_inst|right_rotate0|rotate_reg [4]))

	.dataa(\CPU_inst|alu_a_source3~q ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|rotate_reg [4]),
	.datad(\CPU_inst|mask0|mask_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[4]~4 .lut_mask = 16'hFA50;
defparam \CPU_inst|alu_a_mux_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~8_combout  = (\CPU_inst|ALU0|alu_reg[5]~2_combout  & (\CPU_inst|alu_b_mux_out[4]~9_combout  & ((\CPU_inst|alu_a_mux_out[4]~4_combout ) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~2_combout  & 
// (((\CPU_inst|ALU0|alu_reg[5]~1_combout ) # (\CPU_inst|alu_a_mux_out[4]~4_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[4]~9_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.datac(\CPU_inst|alu_a_mux_out[4]~4_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~8 .lut_mask = 16'hA2FC;
defparam \CPU_inst|ALU0|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~9_combout  = (\CPU_inst|ALU0|alu_reg[5]~0_combout  & (\CPU_inst|alu_b_mux_out[4]~9_combout  $ ((\CPU_inst|alu_a_mux_out[4]~4_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~0_combout  & (((\CPU_inst|ALU0|Mux3~8_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[4]~9_combout ),
	.datab(\CPU_inst|alu_a_mux_out[4]~4_combout ),
	.datac(\CPU_inst|ALU0|Mux3~8_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~9 .lut_mask = 16'h66F0;
defparam \CPU_inst|ALU0|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~10_combout  = (\CPU_inst|ALU0|Mux3~9_combout  & ((\CPU_inst|ALU0|alu_reg[5]~0_combout ) # ((\CPU_inst|ALU0|Mux3~11_combout ) # (\CPU_inst|ALU0|add_result[4]~8_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datab(\CPU_inst|ALU0|Mux3~9_combout ),
	.datac(\CPU_inst|ALU0|Mux3~11_combout ),
	.datad(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~10 .lut_mask = 16'hCCC8;
defparam \CPU_inst|ALU0|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \CPU_inst|ALU0|alu_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \CPU_inst|reg_file0|ivr_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|ivr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|ivr_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|ivr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \i2c_en~0 (
// Equation(s):
// \i2c_en~0_combout  = (!\CPU_inst|reg_file0|ivr_reg [4] & (\WideAnd2~0_combout  & (\WideAnd2~2_combout  & \WideAnd2~1_combout )))

	.dataa(\CPU_inst|reg_file0|ivr_reg [4]),
	.datab(\WideAnd2~0_combout ),
	.datac(\WideAnd2~2_combout ),
	.datad(\WideAnd2~1_combout ),
	.cin(gnd),
	.combout(\i2c_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_en~0 .lut_mask = 16'h4000;
defparam \i2c_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb intcon_en(
// Equation(s):
// \intcon_en~combout  = (\i2c_en~0_combout  & (\CPU_inst|reg_file0|ivr_reg [3] & (\CPU_inst|reg_file0|ivr_reg [1] & \CPU_inst|reg_file0|ivr_reg [2])))

	.dataa(\i2c_en~0_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|ivr_reg [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\intcon_en~combout ),
	.cout());
// synopsys translate_off
defparam intcon_en.lut_mask = 16'h8000;
defparam intcon_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \intcon_inst|always0~2 (
// Equation(s):
// \intcon_inst|always0~2_combout  = (\intcon_en~combout  & (\CPU_inst|WC6~q  & (!\CPU_inst|reg_file0|ivr_reg [0] & !\CPU_inst|n_LB_w6~q )))

	.dataa(\intcon_en~combout ),
	.datab(\CPU_inst|WC6~q ),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\CPU_inst|n_LB_w6~q ),
	.cin(gnd),
	.combout(\intcon_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|always0~2 .lut_mask = 16'h0008;
defparam \intcon_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \intcon_inst|status~12 (
// Equation(s):
// \intcon_inst|status~12_combout  = (\intcon_inst|always0~2_combout  & ((\CPU_inst|shift_merge0|LBD_reg [5]))) # (!\intcon_inst|always0~2_combout  & (\intcon_inst|status [5]))

	.dataa(gnd),
	.datab(\intcon_inst|always0~2_combout ),
	.datac(\intcon_inst|status [5]),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\intcon_inst|status~12_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~12 .lut_mask = 16'hFC30;
defparam \intcon_inst|status~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \intcon_inst|status[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[5] .is_wysiwyg = "true";
defparam \intcon_inst|status[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \intcon_inst|control~7 (
// Equation(s):
// \intcon_inst|control~7_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\intcon_inst|control~7_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~7 .lut_mask = 16'h0F00;
defparam \intcon_inst|control~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \intcon_inst|control[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[5] .is_wysiwyg = "true";
defparam \intcon_inst|control[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \intcon_inst|to_cpu~5 (
// Equation(s):
// \intcon_inst|to_cpu~5_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\intcon_inst|control [5]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\intcon_inst|status [5]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\intcon_inst|status [5]),
	.datac(gnd),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|to_cpu~5_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|to_cpu~5 .lut_mask = 16'hEE44;
defparam \intcon_inst|to_cpu~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \intcon_inst|to_cpu[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|to_cpu~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|to_cpu[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|to_cpu[5] .is_wysiwyg = "true";
defparam \intcon_inst|to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \i2c_ri_inst|to_CPU~4 (
// Equation(s):
// \i2c_ri_inst|to_CPU~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (!\i2c_ri_inst|i2c_phy_inst|rx_frame [0])) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\i2c_ri_inst|i2c_phy_inst|rx_frame [6])))

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|rx_frame [0]),
	.datac(\i2c_ri_inst|i2c_phy_inst|rx_frame [6]),
	.datad(\CPU_inst|reg_file0|ivr_reg [0]),
	.cin(gnd),
	.combout(\i2c_ri_inst|to_CPU~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU~4 .lut_mask = 16'h33F0;
defparam \i2c_ri_inst|to_CPU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \i2c_ri_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|to_CPU~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \i2c_ri_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \to_CPU_left[5]~9 (
// Equation(s):
// \to_CPU_left[5]~9_combout  = (\intcon_inst|to_cpu [5] & ((\prev_intcon_en~q ) # ((\i2c_ri_inst|to_CPU [5] & \prev_i2c_en~q )))) # (!\intcon_inst|to_cpu [5] & (((\i2c_ri_inst|to_CPU [5] & \prev_i2c_en~q ))))

	.dataa(\intcon_inst|to_cpu [5]),
	.datab(\prev_intcon_en~q ),
	.datac(\i2c_ri_inst|to_CPU [5]),
	.datad(\prev_i2c_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~9 .lut_mask = 16'hF888;
defparam \to_CPU_left[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \timer_inst|to_cpu[5]~1 (
// Equation(s):
// \timer_inst|to_cpu[5]~1_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & ((\timer_inst|counter [13]))) # (!\CPU_inst|reg_file0|ivr_reg [0] & (\timer_inst|counter [5]))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\timer_inst|counter [5]),
	.datac(gnd),
	.datad(\timer_inst|counter [13]),
	.cin(gnd),
	.combout(\timer_inst|to_cpu[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer_inst|to_cpu[5]~1 .lut_mask = 16'hEE44;
defparam \timer_inst|to_cpu[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \timer_inst|to_cpu[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\timer_inst|to_cpu[5]~1_combout ),
	.asdata(\timer_inst|counter [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer_inst|to_cpu[4]~5_combout ),
	.sload(\CPU_inst|reg_file0|ivr_reg [1]),
	.ena(\timer_inst|to_cpu[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer_inst|to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer_inst|to_cpu[5] .is_wysiwyg = "true";
defparam \timer_inst|to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~5_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [6])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~5 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \serial_inst|UART_inst|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \serial_inst|rx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \serial_inst|rx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \serial_inst|rx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \serial_inst|rx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~84_combout  = (\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|queue_mem~53_q )) # 
// (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~37_q )))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~53_q ),
	.datac(\serial_inst|rx_queue|queue_mem~37_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~84 .lut_mask = 16'hEE50;
defparam \serial_inst|rx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~85_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~84_combout  & ((\serial_inst|rx_queue|queue_mem~61_q ))) # (!\serial_inst|rx_queue|queue_mem~84_combout  & 
// (\serial_inst|rx_queue|queue_mem~45_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~84_combout ))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~45_q ),
	.datac(\serial_inst|rx_queue|queue_mem~61_q ),
	.datad(\serial_inst|rx_queue|queue_mem~84_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~85 .lut_mask = 16'hF588;
defparam \serial_inst|rx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \serial_inst|rx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \serial_inst|rx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~86_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~13_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~5_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~13_q ),
	.datac(\serial_inst|rx_queue|queue_mem~5_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~86 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \serial_inst|rx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \serial_inst|rx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~87_combout  = (\serial_inst|rx_queue|queue_mem~86_combout  & (((\serial_inst|rx_queue|queue_mem~29_q ) # (!\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|queue_mem~86_combout  & 
// (\serial_inst|rx_queue|queue_mem~21_q  & ((\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|queue_mem~86_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~21_q ),
	.datac(\serial_inst|rx_queue|queue_mem~29_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~87 .lut_mask = 16'hE4AA;
defparam \serial_inst|rx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~88_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~85_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~87_combout )))

	.dataa(\serial_inst|rx_queue|queue_mem~85_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~87_combout ),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~88 .lut_mask = 16'hAACC;
defparam \serial_inst|rx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \serial_inst|rx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[5] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \serial_inst|to_CPU~4 (
// Equation(s):
// \serial_inst|to_CPU~4_combout  = (\CPU_inst|reg_file0|ivr_reg [0] & (\serial_inst|rx_queue|full~q )) # (!\CPU_inst|reg_file0|ivr_reg [0] & ((\serial_inst|rx_queue|dout [5])))

	.dataa(\serial_inst|rx_queue|full~q ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|ivr_reg [0]),
	.datad(\serial_inst|rx_queue|dout [5]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~4 .lut_mask = 16'hAFA0;
defparam \serial_inst|to_CPU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \serial_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \to_CPU_left[5]~8 (
// Equation(s):
// \to_CPU_left[5]~8_combout  = (\timer_inst|to_cpu [5] & ((\prev_timer_en~q ) # ((\serial_inst|to_CPU [5] & \prev_serial_en~q )))) # (!\timer_inst|to_cpu [5] & (((\serial_inst|to_CPU [5] & \prev_serial_en~q ))))

	.dataa(\timer_inst|to_cpu [5]),
	.datab(\prev_timer_en~q ),
	.datac(\serial_inst|to_CPU [5]),
	.datad(\prev_serial_en~q ),
	.cin(gnd),
	.combout(\to_CPU_left[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5]~8 .lut_mask = 16'hF888;
defparam \to_CPU_left[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \to_CPU_left[5] (
// Equation(s):
// to_CPU_left[5] = (\to_CPU_left[5]~9_combout ) # (\to_CPU_left[5]~8_combout )

	.dataa(\to_CPU_left[5]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\to_CPU_left[5]~8_combout ),
	.cin(gnd),
	.combout(to_CPU_left[5]),
	.cout());
// synopsys translate_off
defparam \to_CPU_left[5] .lut_mask = 16'hFFAA;
defparam \to_CPU_left[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|RBD_reg [5]}),
	.portaaddr({\CPU_inst|reg_file0|ivl_reg [4],\CPU_inst|reg_file0|ivl_reg [3],\CPU_inst|reg_file0|ivl_reg [2],\CPU_inst|reg_file0|ivl_reg [1],\CPU_inst|reg_file0|ivl_reg [0],\CPU_inst|reg_file0|ivr_reg [7],\CPU_inst|reg_file0|ivr_reg [6],\CPU_inst|reg_file0|ivr_reg [5],\CPU_inst|reg_file0|ivr_reg [4],
\CPU_inst|reg_file0|ivr_reg [3],\CPU_inst|reg_file0|ivr_reg [2],\CPU_inst|reg_file0|ivr_reg [1],\CPU_inst|reg_file0|ivr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \CPU_inst|IV_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(to_CPU_left[5]),
	.asdata(\ram_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \CPU_inst|right_rotate1|Mux7~6 (
// Equation(s):
// \CPU_inst|right_rotate1|Mux7~6_combout  = (\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [6]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [5]))

	.dataa(\CPU_inst|IV_in [5]),
	.datab(\CPU_inst|IV_in [6]),
	.datac(\CPU_inst|rotate_S01 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|Mux7~6 .lut_mask = 16'hCACA;
defparam \CPU_inst|right_rotate1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \CPU_inst|right_rotate1|rotate_reg[3]~3 (
// Equation(s):
// \CPU_inst|right_rotate1|rotate_reg[3]~3_combout  = (\CPU_inst|rotate_S01 [1] & (\CPU_inst|right_rotate1|Mux7~6_combout )) # (!\CPU_inst|rotate_S01 [1] & ((\CPU_inst|right_rotate1|Mux7~5_combout )))

	.dataa(\CPU_inst|right_rotate1|Mux7~6_combout ),
	.datab(\CPU_inst|rotate_S01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate1|rotate_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[3]~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate1|rotate_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \CPU_inst|right_rotate1|rotate_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate1|rotate_reg[3]~3_combout ),
	.asdata(\CPU_inst|right_rotate1|rotate_reg[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|rotate_S01 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate1|rotate_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate1|rotate_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate1|rotate_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~2 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~2_combout  = (\CPU_inst|right_rotate1|rotate_reg [3] & ((\CPU_inst|mask_L2 [2]) # ((!\CPU_inst|mask_L2 [1] & !\CPU_inst|mask_L2 [0]))))

	.dataa(\CPU_inst|mask_L2 [1]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|right_rotate1|rotate_reg [3]),
	.datad(\CPU_inst|mask_L2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~2 .lut_mask = 16'hC0D0;
defparam \CPU_inst|mask0|mask_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \CPU_inst|mask0|mask_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \CPU_inst|right_rotate0|rotate_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.asdata(\CPU_inst|right_rotate0|Mux0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU_inst|rotate_R2 [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \CPU_inst|alu_a_mux_out[3]~3 (
// Equation(s):
// \CPU_inst|alu_a_mux_out[3]~3_combout  = (\CPU_inst|alu_a_source3~q  & (\CPU_inst|mask0|mask_reg [3])) # (!\CPU_inst|alu_a_source3~q  & ((\CPU_inst|right_rotate0|rotate_reg [3])))

	.dataa(\CPU_inst|mask0|mask_reg [3]),
	.datab(\CPU_inst|alu_a_source3~q ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|rotate_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|alu_a_mux_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_a_mux_out[3]~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|alu_a_mux_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~8_combout  = (\CPU_inst|ALU0|alu_reg[5]~2_combout  & (\CPU_inst|alu_b_mux_out[3]~7_combout  & ((\CPU_inst|alu_a_mux_out[3]~3_combout ) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~2_combout  & 
// (((\CPU_inst|ALU0|alu_reg[5]~1_combout ) # (\CPU_inst|alu_a_mux_out[3]~3_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[3]~7_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.datac(\CPU_inst|alu_a_mux_out[3]~3_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~8 .lut_mask = 16'hA2FC;
defparam \CPU_inst|ALU0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~9_combout  = (\CPU_inst|ALU0|alu_reg[5]~0_combout  & (\CPU_inst|alu_b_mux_out[3]~7_combout  $ (((\CPU_inst|alu_a_mux_out[3]~3_combout ))))) # (!\CPU_inst|ALU0|alu_reg[5]~0_combout  & (((\CPU_inst|ALU0|Mux4~8_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[3]~7_combout ),
	.datab(\CPU_inst|ALU0|Mux4~8_combout ),
	.datac(\CPU_inst|alu_a_mux_out[3]~3_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~9 .lut_mask = 16'h5ACC;
defparam \CPU_inst|ALU0|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~10_combout  = (\CPU_inst|ALU0|Mux4~9_combout  & ((\CPU_inst|ALU0|alu_reg[5]~0_combout ) # ((\CPU_inst|ALU0|Mux6~11_combout ) # (\CPU_inst|ALU0|add_result[3]~6_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datab(\CPU_inst|ALU0|Mux6~11_combout ),
	.datac(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.datad(\CPU_inst|ALU0|Mux4~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~10 .lut_mask = 16'hFE00;
defparam \CPU_inst|ALU0|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \CPU_inst|ALU0|alu_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \CPU_inst|reg_file0|r6[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \CPU_inst|reg_file0|r4[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~2_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r6 [3])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r4 [3])))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|reg_file0|r6 [3]),
	.datac(\CPU_inst|reg_file0|r4 [3]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~2 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \CPU_inst|reg_file0|r5[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~3_combout  = (\CPU_inst|reg_file0|Mux4~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [3]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux4~2_combout  & (((\CPU_inst|reg_file0|r5 [3] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux4~2_combout ),
	.datab(\CPU_inst|reg_file0|ivl_reg [3]),
	.datac(\CPU_inst|reg_file0|r5 [3]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~3 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \CPU_inst|reg_file0|r1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [3]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [3]))))

	.dataa(\CPU_inst|reg_file0|aux [3]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [3]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \CPU_inst|reg_file0|r3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \CPU_inst|reg_file0|r2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~1_combout  = (\CPU_inst|reg_file0|Mux4~0_combout  & (((\CPU_inst|reg_file0|r3 [3])) # (!\CPU_inst|src_raddr1 [1]))) # (!\CPU_inst|reg_file0|Mux4~0_combout  & (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r2 [3]))))

	.dataa(\CPU_inst|reg_file0|Mux4~0_combout ),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r3 [3]),
	.datad(\CPU_inst|reg_file0|r2 [3]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~1 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[3]~3 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[3]~3_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux4~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux4~1_combout )))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|Mux4~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[3]~3 .lut_mask = 16'hDD88;
defparam \CPU_inst|reg_file0|a_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \CPU_inst|reg_file0|r12[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N3
dffeas \CPU_inst|reg_file0|r13[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \CPU_inst|reg_file0|r16[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \CPU_inst|reg_file0|r14[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r16 [3]) # ((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & (((\CPU_inst|reg_file0|r14 [3] & !\CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r16 [3]),
	.datac(\CPU_inst|reg_file0|r14 [3]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~4 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \CPU_inst|reg_file0|r15[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~5_combout  = (\CPU_inst|reg_file0|Mux4~4_combout  & ((\CPU_inst|reg_file0|ivr_reg [3]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux4~4_combout  & (((\CPU_inst|reg_file0|r15 [3] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux4~4_combout ),
	.datab(\CPU_inst|reg_file0|ivr_reg [3]),
	.datac(\CPU_inst|reg_file0|r15 [3]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~5 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \CPU_inst|reg_file0|r11[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux4~5_combout ) # ((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|r11 [3] & 
// !\CPU_inst|reg_file0|a_reg[1]~8_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux4~5_combout ),
	.datac(\CPU_inst|reg_file0|r11 [3]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~6 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|Mux4~6_combout  & ((\CPU_inst|reg_file0|r13 [3]))) # (!\CPU_inst|reg_file0|Mux4~6_combout  & (\CPU_inst|reg_file0|r12 [3])))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & (((\CPU_inst|reg_file0|Mux4~6_combout ))))

	.dataa(\CPU_inst|reg_file0|r12 [3]),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [3]),
	.datad(\CPU_inst|reg_file0|Mux4~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~7 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \CPU_inst|reg_file0|a_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[3]~3_combout ),
	.asdata(\CPU_inst|reg_file0|Mux4~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~7 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~7_combout  = (\CPU_inst|reg_file0|a_reg [3] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [3]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~7 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \CPU_inst|reg_file0|prev_w_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~6 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~6_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [3] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [3]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~6 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[3]~8 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[3]~8_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (\CPU_inst|ALU0|alu_reg [3])) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|reg_file0|a_data[3]~7_combout ) # (\CPU_inst|reg_file0|a_data[3]~6_combout 
// ))))

	.dataa(\CPU_inst|ALU0|alu_reg [3]),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|reg_file0|a_data[3]~7_combout ),
	.datad(\CPU_inst|reg_file0|a_data[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[3]~8 .lut_mask = 16'hBBB8;
defparam \CPU_inst|reg_file0|a_data[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[11]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[11]~feeder_combout  = \CPU_inst|PC0|PC_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[11]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_next_I[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \CPU_inst|PC0|A_next_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~13 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~13_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [11])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [11])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [11]),
	.datad(\CPU_inst|PC0|A_next_I [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~13 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \CPU_inst|PC0|A_current_I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~11 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~11_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [11])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [11])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [11]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~11 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \CPU_inst|PC0|A_current_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~11_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~14 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~14_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [11])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [11])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [11]),
	.datad(\CPU_inst|PC0|A_current_I [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~14 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \CPU_inst|PC0|A_pipe0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~14_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~11_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [11])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [11])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [11]),
	.datad(\CPU_inst|PC0|A_pipe0 [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~11 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \CPU_inst|PC0|A_pipe1[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~3_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [11])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [11])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [11]),
	.datad(\CPU_inst|PC0|A_pipe1 [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~3 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \CPU_inst|PC0|A_pipe2[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[11]~6 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[11]~6_combout  = (\CPU_inst|CALL2~q  & (\CPU_inst|reg_file0|a_data[3]~8_combout )) # (!\CPU_inst|CALL2~q  & ((\CPU_inst|PC0|A_pipe2 [11])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe2 [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[11]~6 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|PC_reg[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \CPU_inst|PC0|xec_return_addr[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~38 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~38_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg[7]~15_combout ) # ((\CPU_inst|decode_unit0|PC_I_field_reg [11])))) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & (!\CPU_inst|PC0|PC_reg[7]~15_combout  & 
// (\CPU_inst|PC0|xec_return_addr [11])))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [11]),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~38 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add1~22 (
// Equation(s):
// \CPU_inst|PC0|Add1~22_combout  = \CPU_inst|PC0|Add1~21  $ (\CPU_inst|PC0|PC_reg [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [11]),
	.cin(\CPU_inst|PC0|Add1~21 ),
	.combout(\CPU_inst|PC0|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add1~22 .lut_mask = 16'h0FF0;
defparam \CPU_inst|PC0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[11]~11 (
// Equation(s):
// \CPU_inst|PC0|stack_in[11]~11_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [11])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [11])))

	.dataa(\CPU_inst|PC0|A_pipe2 [11]),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1 [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[11]~11 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|stack_in[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \CPU_inst|PC0|cstack0|input_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~123feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~123feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~123feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~123 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~251 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~251 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~235 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~235 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~107 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~373 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~373_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~235_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~107_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~235_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~373 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~374 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~374_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~373_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~251_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~373_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~123_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~373_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~251_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~373_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~374 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~187 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~171 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~366 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~366_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~59_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~43_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~366 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~367 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~367_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~366_combout  & (\CPU_inst|PC0|cstack0|stack_mem~187_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~366_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~171_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~366_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~187_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~171_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~366_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~367 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~139 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~155 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~27feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~27feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~27feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~370 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~370_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~27_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~11_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~370 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~371 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~371_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~370_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~155_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~370_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~139_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~370_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~139_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~155_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~370_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~371 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~203feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~203feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~203feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~203 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~75 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~368 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~368_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~203_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~75_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~203_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~368 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~219 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~219 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~91 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~369 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~369_combout  = (\CPU_inst|PC0|cstack0|stack_mem~368_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~219_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~368_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~91_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~368_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~219_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~369 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~372 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~372_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~369_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~371_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~371_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~369_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~372 .lut_mask = 16'hF4A4;
defparam \CPU_inst|PC0|cstack0|stack_mem~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~375 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~375_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~372_combout  & (\CPU_inst|PC0|cstack0|stack_mem~374_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~372_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~367_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~372_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~374_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~367_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~372_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~375 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \CPU_inst|PC0|cstack0|output_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~39 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~39_combout  = (\CPU_inst|PC0|PC_reg~38_combout  & ((\CPU_inst|PC0|Add1~22_combout ) # ((!\CPU_inst|PC0|PC_reg[7]~15_combout )))) # (!\CPU_inst|PC0|PC_reg~38_combout  & (((\CPU_inst|PC0|PC_reg[7]~15_combout  & 
// \CPU_inst|PC0|cstack0|output_buf [11]))))

	.dataa(\CPU_inst|PC0|PC_reg~38_combout ),
	.datab(\CPU_inst|PC0|Add1~22_combout ),
	.datac(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datad(\CPU_inst|PC0|cstack0|output_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~39 .lut_mask = 16'hDA8A;
defparam \CPU_inst|PC0|PC_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \CPU_inst|PC0|PC_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[11]~6_combout ),
	.asdata(\CPU_inst|PC0|PC_reg~39_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~13_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [1] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~13 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \CPU_inst|decode_unit0|I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~10_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [1]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\CPU_inst|decode_unit0|I_alternate [1]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~10 .lut_mask = 16'hA088;
defparam \CPU_inst|decode_unit0|I_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \CPU_inst|decode_unit0|I_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field1~1 (
// Equation(s):
// \CPU_inst|alu_I_field1~1_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [1] & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~1 .lut_mask = 16'h000A;
defparam \CPU_inst|alu_I_field1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \CPU_inst|alu_I_field1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \CPU_inst|alu_I_field2~17 (
// Equation(s):
// \CPU_inst|alu_I_field2~17_combout  = (\CPU_inst|alu_I_field1 [1] & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & !\CPU_inst|interrupt~q )))

	.dataa(\CPU_inst|alu_I_field1 [1]),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~17 .lut_mask = 16'h0020;
defparam \CPU_inst|alu_I_field2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \CPU_inst|alu_I_field2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~17_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \CPU_inst|alu_I_field3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|alu_I_field2 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[1]~2 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[1]~2_combout  = (\CPU_inst|alu_b_source3~q  & ((\CPU_inst|alu_I_field3 [1]))) # (!\CPU_inst|alu_b_source3~q  & (\CPU_inst|ALU0|alu_reg [1]))

	.dataa(\CPU_inst|ALU0|alu_reg [1]),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field3 [1]),
	.datad(\CPU_inst|alu_b_source3~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[1]~2 .lut_mask = 16'hF0AA;
defparam \CPU_inst|alu_b_mux_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \CPU_inst|reg_file0|aux[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|aux_forward~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|aux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|aux[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|aux[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \CPU_inst|alu_b_mux_out[1]~3 (
// Equation(s):
// \CPU_inst|alu_b_mux_out[1]~3_combout  = (\CPU_inst|alu_b_source3~q  & (\CPU_inst|alu_b_mux_out[1]~2_combout )) # (!\CPU_inst|alu_b_source3~q  & ((\CPU_inst|reg_file0|aux_forward~combout  & (\CPU_inst|alu_b_mux_out[1]~2_combout )) # 
// (!\CPU_inst|reg_file0|aux_forward~combout  & ((\CPU_inst|reg_file0|aux [1])))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~2_combout ),
	.datab(\CPU_inst|alu_b_source3~q ),
	.datac(\CPU_inst|reg_file0|aux [1]),
	.datad(\CPU_inst|reg_file0|aux_forward~combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_b_mux_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_b_mux_out[1]~3 .lut_mask = 16'hAAB8;
defparam \CPU_inst|alu_b_mux_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~8_combout  = (\CPU_inst|ALU0|alu_reg[5]~2_combout  & (\CPU_inst|alu_b_mux_out[1]~3_combout  & ((\CPU_inst|alu_a_mux_out[1]~1_combout ) # (!\CPU_inst|ALU0|alu_reg[5]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~2_combout  & 
// (((\CPU_inst|ALU0|alu_reg[5]~1_combout ) # (\CPU_inst|alu_a_mux_out[1]~1_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~3_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[5]~1_combout ),
	.datac(\CPU_inst|alu_a_mux_out[1]~1_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~8 .lut_mask = 16'hA2FC;
defparam \CPU_inst|ALU0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~9_combout  = (\CPU_inst|ALU0|alu_reg[5]~0_combout  & (\CPU_inst|alu_b_mux_out[1]~3_combout  $ ((\CPU_inst|alu_a_mux_out[1]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[5]~0_combout  & (((\CPU_inst|ALU0|Mux6~8_combout ))))

	.dataa(\CPU_inst|alu_b_mux_out[1]~3_combout ),
	.datab(\CPU_inst|alu_a_mux_out[1]~1_combout ),
	.datac(\CPU_inst|ALU0|Mux6~8_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~9 .lut_mask = 16'h66F0;
defparam \CPU_inst|ALU0|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~10_combout  = (\CPU_inst|ALU0|Mux6~9_combout  & ((\CPU_inst|ALU0|alu_reg[5]~0_combout ) # ((\CPU_inst|ALU0|Mux6~11_combout ) # (\CPU_inst|ALU0|add_result[1]~2_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[5]~0_combout ),
	.datab(\CPU_inst|ALU0|Mux6~11_combout ),
	.datac(\CPU_inst|ALU0|Mux6~9_combout ),
	.datad(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~10 .lut_mask = 16'hF0E0;
defparam \CPU_inst|ALU0|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \CPU_inst|ALU0|alu_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \CPU_inst|reg_file0|prev_w_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~0_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [1] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [1]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~0 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \CPU_inst|reg_file0|r2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \CPU_inst|reg_file0|r3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \CPU_inst|reg_file0|r1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [1]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [1]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|aux [1]),
	.datac(\CPU_inst|reg_file0|r1 [1]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~0 .lut_mask = 16'hFA44;
defparam \CPU_inst|reg_file0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux6~0_combout  & ((\CPU_inst|reg_file0|r3 [1]))) # (!\CPU_inst|reg_file0|Mux6~0_combout  & (\CPU_inst|reg_file0|r2 [1])))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux6~0_combout ))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r2 [1]),
	.datac(\CPU_inst|reg_file0|r3 [1]),
	.datad(\CPU_inst|reg_file0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~1 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \CPU_inst|reg_file0|r4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \CPU_inst|reg_file0|r6[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~2_combout  = (\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r6 [1]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r4 [1]))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r4 [1]),
	.datad(\CPU_inst|reg_file0|r6 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \CPU_inst|reg_file0|r5[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~3_combout  = (\CPU_inst|reg_file0|Mux6~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [1]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux6~2_combout  & (((\CPU_inst|reg_file0|r5 [1] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|ivl_reg [1]),
	.datab(\CPU_inst|reg_file0|Mux6~2_combout ),
	.datac(\CPU_inst|reg_file0|r5 [1]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~3 .lut_mask = 16'hB8CC;
defparam \CPU_inst|reg_file0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[1]~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[1]~1_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux6~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux6~1_combout ))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|Mux6~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux6~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1]~1 .lut_mask = 16'hEE44;
defparam \CPU_inst|reg_file0|a_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \CPU_inst|reg_file0|r14[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \CPU_inst|reg_file0|r16[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~4_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0]) # ((\CPU_inst|reg_file0|r16 [1])))) # (!\CPU_inst|src_raddr1 [1] & (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r14 [1])))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r14 [1]),
	.datad(\CPU_inst|reg_file0|r16 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~4 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \CPU_inst|reg_file0|r15[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~5_combout  = (\CPU_inst|reg_file0|Mux6~4_combout  & (((\CPU_inst|reg_file0|ivr_reg [1])) # (!\CPU_inst|src_raddr1 [0]))) # (!\CPU_inst|reg_file0|Mux6~4_combout  & (\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r15 [1])))

	.dataa(\CPU_inst|reg_file0|Mux6~4_combout ),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r15 [1]),
	.datad(\CPU_inst|reg_file0|ivr_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~5 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \CPU_inst|reg_file0|r11[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux6~5_combout ) # ((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|r11 [1] & 
// !\CPU_inst|reg_file0|a_reg[1]~8_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux6~5_combout ),
	.datac(\CPU_inst|reg_file0|r11 [1]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~6 .lut_mask = 16'hAAD8;
defparam \CPU_inst|reg_file0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \CPU_inst|reg_file0|r13[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \CPU_inst|reg_file0|r12[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~7_combout  = (\CPU_inst|reg_file0|Mux6~6_combout  & (((\CPU_inst|reg_file0|r13 [1])) # (!\CPU_inst|reg_file0|a_reg[1]~8_combout ))) # (!\CPU_inst|reg_file0|Mux6~6_combout  & (\CPU_inst|reg_file0|a_reg[1]~8_combout  & 
// ((\CPU_inst|reg_file0|r12 [1]))))

	.dataa(\CPU_inst|reg_file0|Mux6~6_combout ),
	.datab(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.datac(\CPU_inst|reg_file0|r13 [1]),
	.datad(\CPU_inst|reg_file0|r12 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~7 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \CPU_inst|reg_file0|a_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[1]~1_combout ),
	.asdata(\CPU_inst|reg_file0|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~1 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~1_combout  = (\CPU_inst|reg_file0|a_reg [1] & (((!\CPU_inst|reg_file0|a_forward1~0_combout ) # (!\CPU_inst|reg_file0|prev_wren~q )) # (!\CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datad(\CPU_inst|reg_file0|a_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~1 .lut_mask = 16'h7F00;
defparam \CPU_inst|reg_file0|a_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[1]~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[1]~2_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [1])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[1]~0_combout ) # 
// ((\CPU_inst|reg_file0|a_data[1]~1_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[1]~0_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [1]),
	.datad(\CPU_inst|reg_file0|a_data[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[1]~2 .lut_mask = 16'hF3E2;
defparam \CPU_inst|reg_file0|a_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[9]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[9]~feeder_combout  = \CPU_inst|PC0|PC_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \CPU_inst|PC0|A_next_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~11 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~11_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [9])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [9]),
	.datad(\CPU_inst|PC0|A_next_I [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~11 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \CPU_inst|PC0|A_current_I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~9 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~9_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [9]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [9]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_next_I [9]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~9 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_current_I~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \CPU_inst|PC0|A_current_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~9_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~12 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~12_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [9])))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~12 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_pipe0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \CPU_inst|PC0|A_pipe0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~9_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [9])))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|A_pipe0 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~9 .lut_mask = 16'hB8B8;
defparam \CPU_inst|PC0|A_pipe1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \CPU_inst|PC0|A_pipe1[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~1_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [9])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [9])))

	.dataa(\CPU_inst|PC0|PC_reg [9]),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1 [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~1 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_pipe2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \CPU_inst|PC0|A_pipe2[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[9]~4 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[9]~4_combout  = (\CPU_inst|CALL2~q  & (\CPU_inst|reg_file0|a_data[1]~2_combout )) # (!\CPU_inst|CALL2~q  & ((\CPU_inst|PC0|A_pipe2 [9])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|reg_file0|a_data[1]~2_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe2 [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[9]~4 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|PC_reg[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[9]~9 (
// Equation(s):
// \CPU_inst|PC0|stack_in[9]~9_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [9])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [9])))

	.dataa(\CPU_inst|PC0|A_pipe2 [9]),
	.datab(\CPU_inst|interrupt~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1 [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[9]~9 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|stack_in[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \CPU_inst|PC0|cstack0|input_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~185feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~185feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~185feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~185 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~169feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~169feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~169feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~169 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~346 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~346_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~169_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~41_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~169_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~346 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~347 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~347_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~346_combout  & (\CPU_inst|PC0|cstack0|stack_mem~185_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~346_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~57_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~346_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~185_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~346_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~347 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~233feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~233feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~233feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~233 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~233 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~249 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~249 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~105 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~121feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~121feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~121feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~121 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~353 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~353_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~121_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~105_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~353 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~354 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~354_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~353_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~249_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~353_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~233_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~353_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~233_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~249_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~353_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~354 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~73 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~89feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~89 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~348 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~348_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~89_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~73_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~348 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~217 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~217 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~201 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~349 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~349_combout  = (\CPU_inst|PC0|cstack0|stack_mem~348_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~217_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~348_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~201_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~348_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~217_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~201_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~349 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~137 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~350 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~350_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~137_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~9_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~137_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~350 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~153 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~351 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~351_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~350_combout  & (\CPU_inst|PC0|cstack0|stack_mem~153_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~350_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~25_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~350_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~350_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~153_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~351 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~352 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~352_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~349_combout )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// ((\CPU_inst|PC0|cstack0|stack_mem~351_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~349_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~351_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~352 .lut_mask = 16'hB9A8;
defparam \CPU_inst|PC0|cstack0|stack_mem~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~355 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~355_combout  = (\CPU_inst|PC0|cstack0|stack_mem~352_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~354_combout ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~352_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~347_combout  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~347_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~354_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~352_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~355 .lut_mask = 16'hCAF0;
defparam \CPU_inst|PC0|cstack0|stack_mem~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \CPU_inst|PC0|cstack0|output_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \CPU_inst|PC0|xec_return_addr[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~34 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~34_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg[7]~15_combout ) # ((\CPU_inst|decode_unit0|PC_I_field_reg [9])))) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & (!\CPU_inst|PC0|PC_reg[7]~15_combout  & 
// (\CPU_inst|PC0|xec_return_addr [9])))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [9]),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~34 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~35 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~35_combout  = (\CPU_inst|PC0|PC_reg~34_combout  & (((\CPU_inst|PC0|Add1~18_combout ) # (!\CPU_inst|PC0|PC_reg[7]~15_combout )))) # (!\CPU_inst|PC0|PC_reg~34_combout  & (\CPU_inst|PC0|cstack0|output_buf [9] & 
// ((\CPU_inst|PC0|PC_reg[7]~15_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [9]),
	.datab(\CPU_inst|PC0|PC_reg~34_combout ),
	.datac(\CPU_inst|PC0|Add1~18_combout ),
	.datad(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~35 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|PC_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \CPU_inst|PC0|PC_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[9]~4_combout ),
	.asdata(\CPU_inst|PC0|PC_reg~35_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FCCCBFF3EF2FFCF9840C80CC336C3CF3CF3FC3F0FC4FFC4FFB2FFCF00F0CA0C8B03CF0F3CFCCBFFBFFCB3C6E3CF0003C328322C2C3CF3CF3CF1FC7F1FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32CBFF3C03C328322C03CF3F32FFEFFED3CF0003C328322C2C3CF3F330F3CF331FCC7F31FC31C71704704CC71C71C44C133A322D7C4FC3F6840CC336C3CFDA1031CCDB0F3F083DFC3C203F0F080FC203F080FC503230BC6CF3F6840C7336C3CFDEA3F35CF0F3D93903CFFFFC;
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~8_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [9] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~8 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \CPU_inst|decode_unit0|I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~5_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [9]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|decode_unit0|I_alternate [9]),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~5 .lut_mask = 16'hE200;
defparam \CPU_inst|decode_unit0|I_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \CPU_inst|decode_unit0|I_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [9] & (((!\CPU_inst|decode_unit0|WideAnd0~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [15])) # (!\CPU_inst|decode_unit0|src_raddr_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~1 .lut_mask = 16'h2AAA;
defparam \CPU_inst|decode_unit0|src_raddr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \CPU_inst|decode_unit0|src_raddr_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \CPU_inst|src_raddr1[1]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[1]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \CPU_inst|src_raddr1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[1] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \CPU_inst|reg_file0|r4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \CPU_inst|reg_file0|r6[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~2_combout  = (\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r6 [0]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r4 [0]))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r4 [0]),
	.datad(\CPU_inst|reg_file0|r6 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \CPU_inst|reg_file0|r5[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~3_combout  = (\CPU_inst|reg_file0|Mux7~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [0]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux7~2_combout  & (((\CPU_inst|reg_file0|r5 [0] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux7~2_combout ),
	.datab(\CPU_inst|reg_file0|ivl_reg [0]),
	.datac(\CPU_inst|reg_file0|r5 [0]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~3 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|r2[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r2[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \CPU_inst|reg_file0|r2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \CPU_inst|reg_file0|r1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [0]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [0]))))

	.dataa(\CPU_inst|reg_file0|aux [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [0]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \CPU_inst|reg_file0|r3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~1_combout  = (\CPU_inst|reg_file0|Mux7~0_combout  & (((\CPU_inst|reg_file0|r3 [0]) # (!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux7~0_combout  & (\CPU_inst|reg_file0|r2 [0] & ((\CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|r2 [0]),
	.datab(\CPU_inst|reg_file0|Mux7~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [0]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~1 .lut_mask = 16'hE2CC;
defparam \CPU_inst|reg_file0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[0]~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[0]~0_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux7~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux7~1_combout )))

	.dataa(\CPU_inst|reg_file0|Mux7~3_combout ),
	.datab(\CPU_inst|reg_file0|Mux7~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[0]~0 .lut_mask = 16'hAACC;
defparam \CPU_inst|reg_file0|a_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|r12[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r12[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r12[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r12[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \CPU_inst|reg_file0|r12[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r12[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \CPU_inst|reg_file0|r11[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|a_reg[1]~8_combout  & (\CPU_inst|reg_file0|r12 [0])) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|r11 [0])))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|r12 [0]),
	.datac(\CPU_inst|reg_file0|r11 [0]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \CPU_inst|reg_file0|r13[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \CPU_inst|reg_file0|r16[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|r15[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r15[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r15[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r15[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \CPU_inst|reg_file0|r15[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r15[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \CPU_inst|reg_file0|r14[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~4_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r15 [0])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r14 [0])))))

	.dataa(\CPU_inst|reg_file0|r15 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r14 [0]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~4 .lut_mask = 16'hEE30;
defparam \CPU_inst|reg_file0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~5_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux7~4_combout  & (\CPU_inst|reg_file0|ivr_reg [0])) # (!\CPU_inst|reg_file0|Mux7~4_combout  & ((\CPU_inst|reg_file0|r16 [0]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux7~4_combout ))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r16 [0]),
	.datad(\CPU_inst|reg_file0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~5 .lut_mask = 16'hBBC0;
defparam \CPU_inst|reg_file0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux7~6_combout  & (\CPU_inst|reg_file0|r13 [0])) # (!\CPU_inst|reg_file0|Mux7~6_combout  & ((\CPU_inst|reg_file0|Mux7~5_combout ))))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (\CPU_inst|reg_file0|Mux7~6_combout ))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux7~6_combout ),
	.datac(\CPU_inst|reg_file0|r13 [0]),
	.datad(\CPU_inst|reg_file0|Mux7~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~7 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \CPU_inst|reg_file0|a_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[0]~0_combout ),
	.asdata(\CPU_inst|reg_file0|Mux7~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~4 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~4_combout  = (\CPU_inst|reg_file0|a_reg [0] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [0]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~4 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~3 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~3_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|shift_merge0|shift_reg [0] & (\CPU_inst|reg_file0|prev_wren~q  & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|reg_file0|prev_wren~q ),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~3 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[0]~5 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[0]~5_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [0])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[0]~4_combout ) # 
// ((\CPU_inst|reg_file0|a_data[0]~3_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[0]~4_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [0]),
	.datad(\CPU_inst|reg_file0|a_data[0]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[0]~5 .lut_mask = 16'hF3E2;
defparam \CPU_inst|reg_file0|a_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[8]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[8]~feeder_combout  = \CPU_inst|PC0|PC_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \CPU_inst|PC0|A_next_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~10 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~10_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [8])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [8]),
	.datad(\CPU_inst|PC0|A_next_I [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~10 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I_alternate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~8 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~8_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [8])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [8])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [8]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~8 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \CPU_inst|PC0|A_current_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~8_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~11_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [8])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [8]),
	.datad(\CPU_inst|PC0|A_current_I [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~11 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \CPU_inst|PC0|A_pipe0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~8_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [8])))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe0 [8]),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~8 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \CPU_inst|PC0|A_pipe1[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~0_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [8])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [8])))

	.dataa(\CPU_inst|PC0|PC_reg [8]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~0 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \CPU_inst|PC0|A_pipe2[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[8]~3 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[8]~3_combout  = (\CPU_inst|CALL2~q  & (\CPU_inst|reg_file0|a_data[0]~5_combout )) # (!\CPU_inst|CALL2~q  & ((\CPU_inst|PC0|A_pipe2 [8])))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|reg_file0|a_data[0]~5_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe2 [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[8]~3 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|PC_reg[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \CPU_inst|PC0|xec_return_addr[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[8]~8 (
// Equation(s):
// \CPU_inst|PC0|stack_in[8]~8_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [8])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [8])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe2 [8]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[8]~8 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|stack_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \CPU_inst|PC0|cstack0|input_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~232feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~232feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~232feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~232 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~232 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~168 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~136 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~200feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~200feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~200feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~200 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~336 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~336_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~200_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~136_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~136_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~200_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~336 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~337 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~337_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~336_combout  & (\CPU_inst|PC0|cstack0|stack_mem~232_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~336_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~168_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~336_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~232_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~168_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~336_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~337 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~338 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~338_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~56_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~24_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~338 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~120 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~88 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~339 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~339_combout  = (\CPU_inst|PC0|cstack0|stack_mem~338_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~120_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~338_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~88_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~338_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~339 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~72 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~104 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~40feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~40feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~40feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~340 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~340_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~40_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~8_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~340 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~341 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~341_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~340_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~104_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~340_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~72_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~340_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~340_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~341 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~342 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~342_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~339_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// ((\CPU_inst|PC0|cstack0|stack_mem~341_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~339_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~341_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~342 .lut_mask = 16'hB9A8;
defparam \CPU_inst|PC0|cstack0|stack_mem~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~184feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~184feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~184feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~184 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~248 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~248 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~152 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~216feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~216feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~216feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~216 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~216 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~343 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~343_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~216_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~152_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~152_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~216_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~343 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~344 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~344_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~343_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~248_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~343_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~184_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~343_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~184_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~248_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~343_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~344 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~345 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~345_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~342_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~344_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~342_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~337_combout )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~342_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~337_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~342_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~344_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~345 .lut_mask = 16'hF858;
defparam \CPU_inst|PC0|cstack0|stack_mem~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \CPU_inst|PC0|cstack0|output_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~32 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~32_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & (\CPU_inst|PC0|PC_reg[7]~15_combout )) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg[7]~15_combout  & ((\CPU_inst|PC0|cstack0|output_buf [8]))) # 
// (!\CPU_inst|PC0|PC_reg[7]~15_combout  & (\CPU_inst|PC0|xec_return_addr [8]))))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [8]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~32 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|PC_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~33 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~33_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg~32_combout  & ((\CPU_inst|PC0|Add1~16_combout ))) # (!\CPU_inst|PC0|PC_reg~32_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [8])))) # 
// (!\CPU_inst|PC0|PC_reg[7]~16_combout  & (\CPU_inst|PC0|PC_reg~32_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg~32_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.datad(\CPU_inst|PC0|Add1~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~33 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|PC_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \CPU_inst|PC0|PC_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[8]~3_combout ),
	.asdata(\CPU_inst|PC0|PC_reg~33_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU_inst|interrupt~q ),
	.sload(!\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F48C65D7431975DA0344400050F065D74D340641D077407745596590000004445775D09249C875D75D861804659000000011115C465965D75919465194FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3000659640000011115C2492511D75D746659C00000011115C465964211D759221948652194E082000011048208238304CD08C093F7FDA34003000500034D3C0C014C3C0D34587CF17D603C5FC80F2A03CF80F000C0214000D34F0300510F034D0F23C79CFCD3400013CF0001;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~16 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~16_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \rom_inst|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~16 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \CPU_inst|decode_unit0|I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~13_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [5])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// ((\rom_inst|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\CPU_inst|decode_unit0|I_alternate [5]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~13 .lut_mask = 16'hA280;
defparam \CPU_inst|decode_unit0|I_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \CPU_inst|decode_unit0|I_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~4_combout  = (!\CPU_inst|decode_unit0|I_reg [6] & (!\CPU_inst|decode_unit0|I_reg [5] & !\CPU_inst|decode_unit0|I_reg [7]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [6]),
	.datac(\CPU_inst|decode_unit0|I_reg [5]),
	.datad(\CPU_inst|decode_unit0|I_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~4 .lut_mask = 16'h0003;
defparam \CPU_inst|decode_unit0|RC_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [3] & (\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|I_reg [10] $ (!\CPU_inst|decode_unit0|I_reg [2])))) # (!\CPU_inst|decode_unit0|I_reg [3] & 
// (!\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|I_reg [10] $ (!\CPU_inst|decode_unit0|I_reg [2]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [3]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~2 .lut_mask = 16'h8421;
defparam \CPU_inst|decode_unit0|RC_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (\CPU_inst|decode_unit0|I_reg [0] & (\CPU_inst|decode_unit0|I_reg [9] $ (!\CPU_inst|decode_unit0|I_reg [1])))) # (!\CPU_inst|decode_unit0|I_reg [8] & 
// (!\CPU_inst|decode_unit0|I_reg [0] & (\CPU_inst|decode_unit0|I_reg [9] $ (!\CPU_inst|decode_unit0|I_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|I_reg [0]),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(\CPU_inst|decode_unit0|I_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~1 .lut_mask = 16'h9009;
defparam \CPU_inst|decode_unit0|RC_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~3_combout  = (!\CPU_inst|decode_unit0|I_reg [14] & (!\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [12] $ (!\CPU_inst|decode_unit0|I_reg [4]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [14]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|I_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~3 .lut_mask = 16'h0401;
defparam \CPU_inst|decode_unit0|RC_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|RC_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|RC_reg~5_combout  = (\CPU_inst|decode_unit0|RC_reg~4_combout  & (\CPU_inst|decode_unit0|RC_reg~2_combout  & (\CPU_inst|decode_unit0|RC_reg~1_combout  & \CPU_inst|decode_unit0|RC_reg~3_combout )))

	.dataa(\CPU_inst|decode_unit0|RC_reg~4_combout ),
	.datab(\CPU_inst|decode_unit0|RC_reg~2_combout ),
	.datac(\CPU_inst|decode_unit0|RC_reg~1_combout ),
	.datad(\CPU_inst|decode_unit0|RC_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RC_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RC_reg~5 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|RC_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & (((!\CPU_inst|decode_unit0|RC_reg~5_combout  & \CPU_inst|decode_unit0|SC_reg~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [12]))) # 
// (!\CPU_inst|decode_unit0|Decoder1~0_combout  & (!\CPU_inst|decode_unit0|RC_reg~5_combout  & (\CPU_inst|decode_unit0|SC_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datab(\CPU_inst|decode_unit0|RC_reg~5_combout ),
	.datac(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .lut_mask = 16'h30BA;
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~1_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|regf_wren_reg~q )) # (!\CPU_inst|hazard_unit0|hazard~3_combout  & 
// ((\CPU_inst|decode_unit0|regf_wren_reg~0_combout )))))

	.dataa(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.datad(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~1 .lut_mask = 16'hC480;
defparam \CPU_inst|decode_unit0|regf_wren_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \CPU_inst|decode_unit0|regf_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|regf_wren_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \CPU_inst|regf_wren1~0 (
// Equation(s):
// \CPU_inst|regf_wren1~0_combout  = (\CPU_inst|decode_unit0|regf_wren_reg~q  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren1~0 .lut_mask = 16'h000C;
defparam \CPU_inst|regf_wren1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \CPU_inst|regf_wren1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren1 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \CPU_inst|regf_wren2~2 (
// Equation(s):
// \CPU_inst|regf_wren2~2_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|regf_wren1~q  & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~0_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|regf_wren1~q ),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren2~2 .lut_mask = 16'h0400;
defparam \CPU_inst|regf_wren2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \CPU_inst|regf_wren2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren2 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \CPU_inst|regf_wren3~feeder (
// Equation(s):
// \CPU_inst|regf_wren3~feeder_combout  = \CPU_inst|regf_wren2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|regf_wren2~q ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|regf_wren3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \CPU_inst|regf_wren3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren3 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \CPU_inst|regf_wren4~feeder (
// Equation(s):
// \CPU_inst|regf_wren4~feeder_combout  = \CPU_inst|regf_wren3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|regf_wren3~q ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren4~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|regf_wren4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \CPU_inst|regf_wren4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren4~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren4 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren4 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \CPU_inst|reg_file0|prev_wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_wren4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_wren .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_wren .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \CPU_inst|reg_file0|prev_w_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~9 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~9_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [2] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [2]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~9 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \CPU_inst|reg_file0|r1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~0_combout  = (\CPU_inst|src_raddr1 [1] & (\CPU_inst|src_raddr1 [0])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r1 [2])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|aux [2])))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|src_raddr1 [0]),
	.datac(\CPU_inst|reg_file0|r1 [2]),
	.datad(\CPU_inst|reg_file0|aux [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~0 .lut_mask = 16'hD9C8;
defparam \CPU_inst|reg_file0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \CPU_inst|reg_file0|r3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \CPU_inst|reg_file0|r2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux5~0_combout  & (\CPU_inst|reg_file0|r3 [2])) # (!\CPU_inst|reg_file0|Mux5~0_combout  & ((\CPU_inst|reg_file0|r2 [2]))))) # (!\CPU_inst|src_raddr1 [1] & 
// (\CPU_inst|reg_file0|Mux5~0_combout ))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|Mux5~0_combout ),
	.datac(\CPU_inst|reg_file0|r3 [2]),
	.datad(\CPU_inst|reg_file0|r2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \CPU_inst|reg_file0|r4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \CPU_inst|reg_file0|r6[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~2_combout  = (\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r6 [2]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r4 [2]))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r4 [2]),
	.datad(\CPU_inst|reg_file0|r6 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \CPU_inst|reg_file0|r5[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux5~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [2]))) # (!\CPU_inst|reg_file0|Mux5~2_combout  & (\CPU_inst|reg_file0|r5 [2])))) # (!\CPU_inst|src_raddr1 [0] & 
// (\CPU_inst|reg_file0|Mux5~2_combout ))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|reg_file0|Mux5~2_combout ),
	.datac(\CPU_inst|reg_file0|r5 [2]),
	.datad(\CPU_inst|reg_file0|ivl_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~3 .lut_mask = 16'hEC64;
defparam \CPU_inst|reg_file0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[2]~2 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[2]~2_combout  = (\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux5~3_combout ))) # (!\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux5~1_combout ))

	.dataa(\CPU_inst|src_raddr1 [2]),
	.datab(\CPU_inst|reg_file0|Mux5~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[2]~2 .lut_mask = 16'hEE44;
defparam \CPU_inst|reg_file0|a_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \CPU_inst|reg_file0|r12[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \CPU_inst|reg_file0|r11[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|a_reg[1]~8_combout  & (\CPU_inst|reg_file0|r12 [2])) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|r11 [2])))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|r12 [2]),
	.datac(\CPU_inst|reg_file0|r11 [2]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \CPU_inst|reg_file0|r13[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|r15[2]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r15[2]~feeder_combout  = \CPU_inst|ALU0|alu_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r15[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r15[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \CPU_inst|reg_file0|r15[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r15[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \CPU_inst|reg_file0|r14[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~4_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r15 [2])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r14 [2])))))

	.dataa(\CPU_inst|reg_file0|r15 [2]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r14 [2]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~4 .lut_mask = 16'hEE30;
defparam \CPU_inst|reg_file0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \CPU_inst|reg_file0|r16[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~5_combout  = (\CPU_inst|reg_file0|Mux5~4_combout  & (((\CPU_inst|reg_file0|ivr_reg [2])) # (!\CPU_inst|src_raddr1 [1]))) # (!\CPU_inst|reg_file0|Mux5~4_combout  & (\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r16 [2])))

	.dataa(\CPU_inst|reg_file0|Mux5~4_combout ),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r16 [2]),
	.datad(\CPU_inst|reg_file0|ivr_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~5 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux5~6_combout  & (\CPU_inst|reg_file0|r13 [2])) # (!\CPU_inst|reg_file0|Mux5~6_combout  & ((\CPU_inst|reg_file0|Mux5~5_combout ))))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (\CPU_inst|reg_file0|Mux5~6_combout ))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux5~6_combout ),
	.datac(\CPU_inst|reg_file0|r13 [2]),
	.datad(\CPU_inst|reg_file0|Mux5~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~7 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \CPU_inst|reg_file0|a_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[2]~2_combout ),
	.asdata(\CPU_inst|reg_file0|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~10 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~10_combout  = (\CPU_inst|reg_file0|a_reg [2] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [2]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~10 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[2]~11 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[2]~11_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [2])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[2]~9_combout ) # 
// ((\CPU_inst|reg_file0|a_data[2]~10_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[2]~9_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|reg_file0|a_data[2]~10_combout ),
	.datad(\CPU_inst|ALU0|alu_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[2]~11 .lut_mask = 16'hFE32;
defparam \CPU_inst|reg_file0|a_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|WideOr0~0 (
// Equation(s):
// \CPU_inst|PC0|WideOr0~0_combout  = (\CPU_inst|reg_file0|a_data[2]~11_combout ) # ((\CPU_inst|reg_file0|a_data[3]~8_combout ) # ((\CPU_inst|reg_file0|a_data[0]~5_combout ) # (\CPU_inst|reg_file0|a_data[1]~2_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.datab(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.datac(\CPU_inst|reg_file0|a_data[0]~5_combout ),
	.datad(\CPU_inst|reg_file0|a_data[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~2 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~2_combout  = ((\CPU_inst|NZT2~q  & ((\CPU_inst|PC0|WideOr0~1_combout ) # (\CPU_inst|PC0|WideOr0~0_combout )))) # (!\CPU_inst|PC0|stack_pop~1_combout )

	.dataa(\CPU_inst|PC0|stack_pop~1_combout ),
	.datab(\CPU_inst|NZT2~q ),
	.datac(\CPU_inst|PC0|WideOr0~1_combout ),
	.datad(\CPU_inst|PC0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~2 .lut_mask = 16'hDDD5;
defparam \CPU_inst|PC0|stack_pop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \CPU_inst|PC0|prev_pipeline_flush (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_pop~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_pipeline_flush .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_pipeline_flush .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[7]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[7]~feeder_combout  = \CPU_inst|PC0|PC_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \CPU_inst|PC0|A_next_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~9 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~9_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [7])))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_next_I [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~9 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_current_I_alternate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \CPU_inst|PC0|A_current_I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~7 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~7_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [7]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [7]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_next_I [7]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~7 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_current_I~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \CPU_inst|PC0|A_current_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~7_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~10_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [7])))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_current_I [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~10 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \CPU_inst|PC0|A_pipe0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~7_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [7])))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [7]),
	.datad(\CPU_inst|PC0|A_pipe0 [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~7 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_pipe1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \CPU_inst|PC0|A_pipe1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~11 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~11_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [7])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [7])))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1 [7]),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~11 .lut_mask = 16'hAAF0;
defparam \CPU_inst|PC0|A_pipe2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \CPU_inst|PC0|A_pipe2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[7]~7 (
// Equation(s):
// \CPU_inst|PC0|stack_in[7]~7_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [7]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [7]))

	.dataa(\CPU_inst|PC0|A_pipe1 [7]),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[7]~7 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|stack_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \CPU_inst|PC0|cstack0|input_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~119 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~103 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~231feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~231feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~231feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~231 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~231 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~333 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~333_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0]) # (\CPU_inst|PC0|cstack0|stack_mem~231_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~103_q  & 
// (!\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~231_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~333 .lut_mask = 16'hAEA4;
defparam \CPU_inst|PC0|cstack0|stack_mem~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~247 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~247 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~334 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~334_combout  = (\CPU_inst|PC0|cstack0|stack_mem~333_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~247_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~333_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~119_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~333_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~247_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~334 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~326 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~326_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~55_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~39_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~326 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~167 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~183feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~183feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~183feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~183 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~327 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~327_combout  = (\CPU_inst|PC0|cstack0|stack_mem~326_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~183_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~326_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~167_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~326_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~167_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~183_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~327 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~135 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~151 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~330 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~330_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~23_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~7_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~330 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~331 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~331_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~330_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~151_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~330_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~135_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~330_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~135_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~151_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~330_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~331 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~87 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~215 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~199feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~199feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~199feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~199 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~71 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~328 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~328_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~199_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~71_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~199_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~328 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~329 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~329_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~328_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~215_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~328_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~87_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~328_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~215_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~328_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~329 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~332 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~332_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~329_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~331_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~331_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~329_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~332 .lut_mask = 16'hFA44;
defparam \CPU_inst|PC0|cstack0|stack_mem~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~335 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~335_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~332_combout  & (\CPU_inst|PC0|cstack0|stack_mem~334_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~332_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~327_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~332_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~334_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~327_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~332_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~335 .lut_mask = 16'hAFC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \CPU_inst|PC0|cstack0|output_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \CPU_inst|PC0|xec_return_addr[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~29 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~29_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [7]) # ((\CPU_inst|PC0|PC_reg[7]~15_combout )))) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & (((\CPU_inst|PC0|xec_return_addr [7] & 
// !\CPU_inst|PC0|PC_reg[7]~15_combout ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.datab(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [7]),
	.datad(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~29 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|PC_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~30 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~30_combout  = (\CPU_inst|PC0|PC_reg~29_combout  & (((\CPU_inst|PC0|Add1~14_combout ) # (!\CPU_inst|PC0|PC_reg[7]~15_combout )))) # (!\CPU_inst|PC0|PC_reg~29_combout  & (\CPU_inst|PC0|cstack0|output_buf [7] & 
// ((\CPU_inst|PC0|PC_reg[7]~15_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [7]),
	.datab(\CPU_inst|PC0|PC_reg~29_combout ),
	.datac(\CPU_inst|PC0|Add1~14_combout ),
	.datad(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~30 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|PC_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~21 (
// Equation(s):
// \CPU_inst|PC0|adder_out~21_combout  = (\CPU_inst|reg_file0|a_data[7]~20_combout  & \CPU_inst|XEC2~q )

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~21 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \CPU_inst|PC_I_field1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \CPU_inst|PC_I_field2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~18 (
// Equation(s):
// \CPU_inst|PC0|adder_out~18_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[6]~23_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[6]~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~18 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC_I_field1[5]~feeder (
// Equation(s):
// \CPU_inst|PC_I_field1[5]~feeder_combout  = \CPU_inst|decode_unit0|PC_I_field_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC_I_field1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \CPU_inst|PC_I_field1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC_I_field2[5]~feeder (
// Equation(s):
// \CPU_inst|PC_I_field2[5]~feeder_combout  = \CPU_inst|PC_I_field1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC_I_field1 [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC_I_field2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \CPU_inst|PC_I_field2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \CPU_inst|PC_I_field1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \CPU_inst|PC_I_field2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~9 (
// Equation(s):
// \CPU_inst|PC0|adder_out~9_combout  = (\CPU_inst|reg_file0|a_data[3]~8_combout  & \CPU_inst|XEC2~q )

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|a_data[3]~8_combout ),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~9 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~6 (
// Equation(s):
// \CPU_inst|PC0|adder_out~6_combout  = (\CPU_inst|reg_file0|a_data[2]~11_combout  & \CPU_inst|XEC2~q )

	.dataa(\CPU_inst|reg_file0|a_data[2]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~6 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|adder_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \CPU_inst|PC_I_field1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \CPU_inst|PC_I_field2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~3 (
// Equation(s):
// \CPU_inst|PC0|adder_out~3_combout  = (\CPU_inst|reg_file0|a_data[1]~2_combout  & \CPU_inst|XEC2~q )

	.dataa(\CPU_inst|reg_file0|a_data[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~3 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|adder_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC_I_field1[1]~feeder (
// Equation(s):
// \CPU_inst|PC_I_field1[1]~feeder_combout  = \CPU_inst|decode_unit0|PC_I_field_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC_I_field1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \CPU_inst|PC_I_field1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \CPU_inst|PC_I_field2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~0 (
// Equation(s):
// \CPU_inst|PC0|adder_out~0_combout  = (\CPU_inst|reg_file0|a_data[0]~5_combout  & \CPU_inst|XEC2~q )

	.dataa(\CPU_inst|reg_file0|a_data[0]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~0 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|adder_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \CPU_inst|PC_I_field1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \CPU_inst|PC_I_field2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[0]~1 (
// Equation(s):
// \CPU_inst|PC0|adder_out[0]~1_combout  = (\CPU_inst|PC0|adder_out~0_combout  & (\CPU_inst|PC_I_field2 [0] $ (VCC))) # (!\CPU_inst|PC0|adder_out~0_combout  & (\CPU_inst|PC_I_field2 [0] & VCC))
// \CPU_inst|PC0|adder_out[0]~2  = CARRY((\CPU_inst|PC0|adder_out~0_combout  & \CPU_inst|PC_I_field2 [0]))

	.dataa(\CPU_inst|PC0|adder_out~0_combout ),
	.datab(\CPU_inst|PC_I_field2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out[0]~1_combout ),
	.cout(\CPU_inst|PC0|adder_out[0]~2 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[0]~1 .lut_mask = 16'h6688;
defparam \CPU_inst|PC0|adder_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[1]~4 (
// Equation(s):
// \CPU_inst|PC0|adder_out[1]~4_combout  = (\CPU_inst|PC0|adder_out~3_combout  & ((\CPU_inst|PC_I_field2 [1] & (\CPU_inst|PC0|adder_out[0]~2  & VCC)) # (!\CPU_inst|PC_I_field2 [1] & (!\CPU_inst|PC0|adder_out[0]~2 )))) # (!\CPU_inst|PC0|adder_out~3_combout  & 
// ((\CPU_inst|PC_I_field2 [1] & (!\CPU_inst|PC0|adder_out[0]~2 )) # (!\CPU_inst|PC_I_field2 [1] & ((\CPU_inst|PC0|adder_out[0]~2 ) # (GND)))))
// \CPU_inst|PC0|adder_out[1]~5  = CARRY((\CPU_inst|PC0|adder_out~3_combout  & (!\CPU_inst|PC_I_field2 [1] & !\CPU_inst|PC0|adder_out[0]~2 )) # (!\CPU_inst|PC0|adder_out~3_combout  & ((!\CPU_inst|PC0|adder_out[0]~2 ) # (!\CPU_inst|PC_I_field2 [1]))))

	.dataa(\CPU_inst|PC0|adder_out~3_combout ),
	.datab(\CPU_inst|PC_I_field2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[0]~2 ),
	.combout(\CPU_inst|PC0|adder_out[1]~4_combout ),
	.cout(\CPU_inst|PC0|adder_out[1]~5 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[1]~4 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[1]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[2]~7 (
// Equation(s):
// \CPU_inst|PC0|adder_out[2]~7_combout  = ((\CPU_inst|PC0|adder_out~6_combout  $ (\CPU_inst|PC_I_field2 [2] $ (!\CPU_inst|PC0|adder_out[1]~5 )))) # (GND)
// \CPU_inst|PC0|adder_out[2]~8  = CARRY((\CPU_inst|PC0|adder_out~6_combout  & ((\CPU_inst|PC_I_field2 [2]) # (!\CPU_inst|PC0|adder_out[1]~5 ))) # (!\CPU_inst|PC0|adder_out~6_combout  & (\CPU_inst|PC_I_field2 [2] & !\CPU_inst|PC0|adder_out[1]~5 )))

	.dataa(\CPU_inst|PC0|adder_out~6_combout ),
	.datab(\CPU_inst|PC_I_field2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[1]~5 ),
	.combout(\CPU_inst|PC0|adder_out[2]~7_combout ),
	.cout(\CPU_inst|PC0|adder_out[2]~8 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[2]~7 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[3]~10 (
// Equation(s):
// \CPU_inst|PC0|adder_out[3]~10_combout  = (\CPU_inst|PC_I_field2 [3] & ((\CPU_inst|PC0|adder_out~9_combout  & (\CPU_inst|PC0|adder_out[2]~8  & VCC)) # (!\CPU_inst|PC0|adder_out~9_combout  & (!\CPU_inst|PC0|adder_out[2]~8 )))) # (!\CPU_inst|PC_I_field2 [3] 
// & ((\CPU_inst|PC0|adder_out~9_combout  & (!\CPU_inst|PC0|adder_out[2]~8 )) # (!\CPU_inst|PC0|adder_out~9_combout  & ((\CPU_inst|PC0|adder_out[2]~8 ) # (GND)))))
// \CPU_inst|PC0|adder_out[3]~11  = CARRY((\CPU_inst|PC_I_field2 [3] & (!\CPU_inst|PC0|adder_out~9_combout  & !\CPU_inst|PC0|adder_out[2]~8 )) # (!\CPU_inst|PC_I_field2 [3] & ((!\CPU_inst|PC0|adder_out[2]~8 ) # (!\CPU_inst|PC0|adder_out~9_combout ))))

	.dataa(\CPU_inst|PC_I_field2 [3]),
	.datab(\CPU_inst|PC0|adder_out~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[2]~8 ),
	.combout(\CPU_inst|PC0|adder_out[3]~10_combout ),
	.cout(\CPU_inst|PC0|adder_out[3]~11 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[3]~10 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[4]~13 (
// Equation(s):
// \CPU_inst|PC0|adder_out[4]~13_combout  = ((\CPU_inst|PC0|adder_out~12_combout  $ (\CPU_inst|PC_I_field2 [4] $ (!\CPU_inst|PC0|adder_out[3]~11 )))) # (GND)
// \CPU_inst|PC0|adder_out[4]~14  = CARRY((\CPU_inst|PC0|adder_out~12_combout  & ((\CPU_inst|PC_I_field2 [4]) # (!\CPU_inst|PC0|adder_out[3]~11 ))) # (!\CPU_inst|PC0|adder_out~12_combout  & (\CPU_inst|PC_I_field2 [4] & !\CPU_inst|PC0|adder_out[3]~11 )))

	.dataa(\CPU_inst|PC0|adder_out~12_combout ),
	.datab(\CPU_inst|PC_I_field2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[3]~11 ),
	.combout(\CPU_inst|PC0|adder_out[4]~13_combout ),
	.cout(\CPU_inst|PC0|adder_out[4]~14 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[4]~13 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[5]~16 (
// Equation(s):
// \CPU_inst|PC0|adder_out[5]~16_combout  = (\CPU_inst|PC0|adder_out~15_combout  & ((\CPU_inst|PC_I_field2 [5] & (\CPU_inst|PC0|adder_out[4]~14  & VCC)) # (!\CPU_inst|PC_I_field2 [5] & (!\CPU_inst|PC0|adder_out[4]~14 )))) # 
// (!\CPU_inst|PC0|adder_out~15_combout  & ((\CPU_inst|PC_I_field2 [5] & (!\CPU_inst|PC0|adder_out[4]~14 )) # (!\CPU_inst|PC_I_field2 [5] & ((\CPU_inst|PC0|adder_out[4]~14 ) # (GND)))))
// \CPU_inst|PC0|adder_out[5]~17  = CARRY((\CPU_inst|PC0|adder_out~15_combout  & (!\CPU_inst|PC_I_field2 [5] & !\CPU_inst|PC0|adder_out[4]~14 )) # (!\CPU_inst|PC0|adder_out~15_combout  & ((!\CPU_inst|PC0|adder_out[4]~14 ) # (!\CPU_inst|PC_I_field2 [5]))))

	.dataa(\CPU_inst|PC0|adder_out~15_combout ),
	.datab(\CPU_inst|PC_I_field2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[4]~14 ),
	.combout(\CPU_inst|PC0|adder_out[5]~16_combout ),
	.cout(\CPU_inst|PC0|adder_out[5]~17 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[5]~16 .lut_mask = 16'h9617;
defparam \CPU_inst|PC0|adder_out[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[6]~19 (
// Equation(s):
// \CPU_inst|PC0|adder_out[6]~19_combout  = ((\CPU_inst|PC_I_field2 [6] $ (\CPU_inst|PC0|adder_out~18_combout  $ (!\CPU_inst|PC0|adder_out[5]~17 )))) # (GND)
// \CPU_inst|PC0|adder_out[6]~20  = CARRY((\CPU_inst|PC_I_field2 [6] & ((\CPU_inst|PC0|adder_out~18_combout ) # (!\CPU_inst|PC0|adder_out[5]~17 ))) # (!\CPU_inst|PC_I_field2 [6] & (\CPU_inst|PC0|adder_out~18_combout  & !\CPU_inst|PC0|adder_out[5]~17 )))

	.dataa(\CPU_inst|PC_I_field2 [6]),
	.datab(\CPU_inst|PC0|adder_out~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|adder_out[5]~17 ),
	.combout(\CPU_inst|PC0|adder_out[6]~19_combout ),
	.cout(\CPU_inst|PC0|adder_out[6]~20 ));
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[6]~19 .lut_mask = 16'h698E;
defparam \CPU_inst|PC0|adder_out[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|adder_out[7]~22 (
// Equation(s):
// \CPU_inst|PC0|adder_out[7]~22_combout  = \CPU_inst|PC0|adder_out~21_combout  $ (\CPU_inst|PC_I_field2 [7] $ (\CPU_inst|PC0|adder_out[6]~20 ))

	.dataa(\CPU_inst|PC0|adder_out~21_combout ),
	.datab(\CPU_inst|PC_I_field2 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|PC0|adder_out[6]~20 ),
	.combout(\CPU_inst|PC0|adder_out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out[7]~22 .lut_mask = 16'h9696;
defparam \CPU_inst|PC0|adder_out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~31 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~31_combout  = (\CPU_inst|PC0|PC_reg~30_combout  & (((\CPU_inst|PC0|always2~2_combout  & \CPU_inst|PC0|adder_out[7]~22_combout )) # (!\CPU_inst|PC0|stack_pop~2_combout ))) # (!\CPU_inst|PC0|PC_reg~30_combout  & 
// (((\CPU_inst|PC0|always2~2_combout  & \CPU_inst|PC0|adder_out[7]~22_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~30_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|always2~2_combout ),
	.datad(\CPU_inst|PC0|adder_out[7]~22_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~31 .lut_mask = 16'hF222;
defparam \CPU_inst|PC0|PC_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \CPU_inst|PC0|PC_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~31_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~17 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~17_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \rom_inst|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~17 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \CPU_inst|decode_unit0|I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~14_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [6]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\CPU_inst|decode_unit0|I_alternate [6]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~14 .lut_mask = 16'hC0A0;
defparam \CPU_inst|decode_unit0|I_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \CPU_inst|decode_unit0|I_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC_I_field1[6]~feeder (
// Equation(s):
// \CPU_inst|PC_I_field1[6]~feeder_combout  = \CPU_inst|decode_unit0|PC_I_field_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC_I_field1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \CPU_inst|PC_I_field1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \CPU_inst|PC_I_field2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \CPU_inst|PC0|A_next_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~8 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~8_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [6])))

	.dataa(\CPU_inst|PC0|PC_reg [6]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_next_I [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~8 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_current_I_alternate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \CPU_inst|PC0|A_current_I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~6 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~6_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [6]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [6]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_next_I [6]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~6 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_current_I~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \CPU_inst|PC0|A_current_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~6_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~9_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [6]),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_current_I [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~9 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_pipe0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \CPU_inst|PC0|A_pipe0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~6_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [6]),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_pipe0 [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~6 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_pipe1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \CPU_inst|PC0|A_pipe1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \CPU_inst|PC0|xec_return_addr[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~10 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~10_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [6])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [6])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [6]),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~10 .lut_mask = 16'hCFC0;
defparam \CPU_inst|PC0|A_pipe2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \CPU_inst|PC0|A_pipe2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[6]~6 (
// Equation(s):
// \CPU_inst|PC0|stack_in[6]~6_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [6])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [6])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [6]),
	.datad(\CPU_inst|PC0|A_pipe1 [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[6]~6 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \CPU_inst|PC0|cstack0|input_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~198feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~198feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~198feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~198 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~230 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~230 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~134 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~166 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~318 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~318_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~166_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~134_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~134_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~166_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~318_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~318 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~319 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~319_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~318_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~230_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~318_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~198_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~318_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~198_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~230_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~318_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~319_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~319 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~320 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~320_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~38_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~6_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~320_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~320 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~102 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~70 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~321 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~321_combout  = (\CPU_inst|PC0|cstack0|stack_mem~320_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~102_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~320_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~70_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~320_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~321 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~322 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~322_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~319_combout )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~321_combout )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~319_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~321_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~322 .lut_mask = 16'hD9C8;
defparam \CPU_inst|PC0|cstack0|stack_mem~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~86 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~316 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~316_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~86_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~22_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~316_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~316 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~118 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~317 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~317_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~316_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~118_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~316_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~54_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~316_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~316_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~317_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~317 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~214feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~214feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~214feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~214 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~246 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~246 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~150 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~182 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~323 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~323_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~182_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~150_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~150_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~182_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~323 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~324 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~324_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~323_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~246_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~323_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~214_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~323_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~214_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~246_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~323_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~324 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~325 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~325_combout  = (\CPU_inst|PC0|cstack0|stack_mem~322_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~324_combout ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~322_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~317_combout  & (\CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~322_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~317_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~324_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~325 .lut_mask = 16'hEA4A;
defparam \CPU_inst|PC0|cstack0|stack_mem~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \CPU_inst|PC0|cstack0|output_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~26 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~26_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & (\CPU_inst|PC0|PC_reg[7]~15_combout )) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg[7]~15_combout  & ((\CPU_inst|PC0|cstack0|output_buf [6]))) # 
// (!\CPU_inst|PC0|PC_reg[7]~15_combout  & (\CPU_inst|PC0|xec_return_addr [6]))))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [6]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~26 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|PC_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~27 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~27_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg~26_combout  & ((\CPU_inst|PC0|Add1~12_combout ))) # (!\CPU_inst|PC0|PC_reg~26_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [6])))) # 
// (!\CPU_inst|PC0|PC_reg[7]~16_combout  & (\CPU_inst|PC0|PC_reg~26_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg~26_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.datad(\CPU_inst|PC0|Add1~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~27 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|PC_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~28 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~28_combout  = (\CPU_inst|PC0|adder_out[6]~19_combout  & ((\CPU_inst|PC0|always2~2_combout ) # ((!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|PC0|PC_reg~27_combout )))) # (!\CPU_inst|PC0|adder_out[6]~19_combout  & 
// (!\CPU_inst|PC0|stack_pop~2_combout  & ((\CPU_inst|PC0|PC_reg~27_combout ))))

	.dataa(\CPU_inst|PC0|adder_out[6]~19_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|always2~2_combout ),
	.datad(\CPU_inst|PC0|PC_reg~27_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~28 .lut_mask = 16'hB3A0;
defparam \CPU_inst|PC0|PC_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \CPU_inst|PC0|PC_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~9_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \rom_inst|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(gnd),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~9 .lut_mask = 16'hCC00;
defparam \CPU_inst|decode_unit0|I_alternate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \CPU_inst|decode_unit0|I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~6_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [10]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(\CPU_inst|decode_unit0|I_alternate [10]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~6 .lut_mask = 16'hC088;
defparam \CPU_inst|decode_unit0|I_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \CPU_inst|decode_unit0|I_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~0 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~0_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (\CPU_inst|decode_unit0|I_reg [10] & (\CPU_inst|decode_unit0|I_reg [9] & !\CPU_inst|decode_unit0|I_reg [12])))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(\CPU_inst|decode_unit0|I_reg [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~0 .lut_mask = 16'h0080;
defparam \CPU_inst|decode_unit0|CALL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|RET~0 (
// Equation(s):
// \CPU_inst|decode_unit0|RET~0_combout  = (\CPU_inst|decode_unit0|src_raddr_reg~0_combout  & (\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|CALL~0_combout  & \CPU_inst|decode_unit0|alu_op_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RET~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET~0 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|RET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \CPU_inst|decode_unit0|RET (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|RET~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|RET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|RET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_flush~2 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_flush~2_combout  = (!\CPU_inst|NZT1~q  & (!\CPU_inst|XEC1~q  & ((\CPU_inst|decode_unit0|JMP~q ) # (\CPU_inst|decode_unit0|RET~q ))))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|XEC1~q ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_flush~2 .lut_mask = 16'h1110;
defparam \CPU_inst|hazard_unit0|decoder_flush~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_flush~3 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_flush~3_combout  = (\CPU_inst|CALL2~q ) # ((\CPU_inst|hazard_unit0|decoder_flush~2_combout ) # ((\CPU_inst|interrupt~q ) # (!\CPU_inst|PC0|stack_pop~0_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_flush~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_flush~3 .lut_mask = 16'hFFEF;
defparam \CPU_inst|hazard_unit0|decoder_flush~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \CPU_inst|hazard_unit0|RST_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|hazard_unit0|decoder_flush~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|hazard_unit0|RST_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|RST_hold .is_wysiwyg = "true";
defparam \CPU_inst|hazard_unit0|RST_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~6 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~6_combout  = (\CPU_inst|RST~q ) # ((\CPU_inst|hazard_unit0|RST_hold~q ) # (\CPU_inst|decode_unit0|RET~q ))

	.dataa(\CPU_inst|RST~q ),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~6 .lut_mask = 16'hFFFA;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~7 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout  = (!\CPU_inst|decode_unit0|dest_waddr_reg[2]~6_combout  & (!\CPU_inst|decode_unit0|JMP~q  & (\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout  & !\CPU_inst|PC0|stack_pop~2_combout )))

	.dataa(\CPU_inst|decode_unit0|dest_waddr_reg[2]~6_combout ),
	.datab(\CPU_inst|decode_unit0|JMP~q ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~7 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard1~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard1~0_combout  = (\CPU_inst|WC1~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w1~q )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|WC1~q ),
	.datad(\CPU_inst|n_LB_w1~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard1~0 .lut_mask = 16'hC030;
defparam \CPU_inst|hazard_unit0|IO_hazard1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard~2 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard~2_combout  = (\CPU_inst|hazard_unit0|IO_hazard1~0_combout ) # ((\CPU_inst|WC2~q  & (\CPU_inst|n_LB_w2~q  $ (!\CPU_inst|decode_unit0|PC_I_field_reg [11]))))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard1~0_combout ),
	.datab(\CPU_inst|n_LB_w2~q ),
	.datac(\CPU_inst|WC2~q ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard~2 .lut_mask = 16'hEABA;
defparam \CPU_inst|hazard_unit0|IO_hazard~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \CPU_inst|hazard_unit0|latch_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|latch_hazard~0_combout  = (\CPU_inst|WC1~q  & ((\CPU_inst|decode_unit0|shift_L_reg [2]) # ((\CPU_inst|decode_unit0|shift_L_reg [0]) # (\CPU_inst|decode_unit0|shift_L_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.datac(\CPU_inst|WC1~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|latch_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|latch_hazard~0 .lut_mask = 16'hF0E0;
defparam \CPU_inst|hazard_unit0|latch_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \CPU_inst|hazard_unit0|latch_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|latch_hazard~1_combout  = (\CPU_inst|decode_unit0|latch_wren_reg~q  & (\CPU_inst|hazard_unit0|latch_hazard~0_combout  & (\CPU_inst|decode_unit0|latch_address_w_reg~q  $ (!\CPU_inst|latch_address_w1~q ))))

	.dataa(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.datab(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datac(\CPU_inst|latch_address_w1~q ),
	.datad(\CPU_inst|hazard_unit0|latch_hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|latch_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|latch_hazard~1 .lut_mask = 16'h8400;
defparam \CPU_inst|hazard_unit0|latch_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~4 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~4_combout  = (!\CPU_inst|hazard_unit0|latch_hazard~1_combout  & ((!\CPU_inst|decode_unit0|RC_reg~q ) # (!\CPU_inst|hazard_unit0|IO_hazard~2_combout )))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|latch_hazard~1_combout ),
	.datad(\CPU_inst|decode_unit0|RC_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~4 .lut_mask = 16'h050F;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard5~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard5~0_combout  = (\CPU_inst|WC5~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w5~q )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|n_LB_w5~q ),
	.datad(\CPU_inst|WC5~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .lut_mask = 16'hC300;
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard~1_combout  = (\CPU_inst|hazard_unit0|IO_hazard5~0_combout ) # ((\CPU_inst|WC6~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w6~q ))))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard~1 .lut_mask = 16'hFF82;
defparam \CPU_inst|hazard_unit0|IO_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard3~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard3~0_combout  = (\CPU_inst|WC3~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w3~q )))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|n_LB_w3~q ),
	.datad(\CPU_inst|WC3~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .lut_mask = 16'hC300;
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard~0_combout  = (\CPU_inst|hazard_unit0|IO_hazard3~0_combout ) # ((\CPU_inst|WC4~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w4~q ))))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|n_LB_w4~q ),
	.datad(\CPU_inst|WC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard~0 .lut_mask = 16'hEBAA;
defparam \CPU_inst|hazard_unit0|IO_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~0 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~0_combout  = (!\CPU_inst|hazard_unit0|IO_hazard~1_combout  & (!\CPU_inst|hazard_unit0|IO_hazard~0_combout  & (!\CPU_inst|SC5~q  & \IO_ren~0_combout )))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard~1_combout ),
	.datab(\CPU_inst|hazard_unit0|IO_hazard~0_combout ),
	.datac(\CPU_inst|SC5~q ),
	.datad(\IO_ren~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~0 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~1_combout  = (\CPU_inst|decode_unit0|src_raddr_reg [0] & (\CPU_inst|dest_waddr1 [0] & (\CPU_inst|decode_unit0|src_raddr_reg [1] $ (!\CPU_inst|dest_waddr1 [1])))) # (!\CPU_inst|decode_unit0|src_raddr_reg [0] & 
// (!\CPU_inst|dest_waddr1 [0] & (\CPU_inst|decode_unit0|src_raddr_reg [1] $ (!\CPU_inst|dest_waddr1 [1]))))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg [1]),
	.datac(\CPU_inst|dest_waddr1 [0]),
	.datad(\CPU_inst|dest_waddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~1 .lut_mask = 16'h8421;
defparam \CPU_inst|hazard_unit0|hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~2 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~2_combout  = (\CPU_inst|decode_unit0|src_raddr_reg [3] & (\CPU_inst|dest_waddr1 [3] & (\CPU_inst|decode_unit0|src_raddr_reg [2] $ (!\CPU_inst|dest_waddr1 [2])))) # (!\CPU_inst|decode_unit0|src_raddr_reg [3] & 
// (!\CPU_inst|dest_waddr1 [3] & (\CPU_inst|decode_unit0|src_raddr_reg [2] $ (!\CPU_inst|dest_waddr1 [2]))))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg [3]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg [2]),
	.datac(\CPU_inst|dest_waddr1 [3]),
	.datad(\CPU_inst|dest_waddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~2 .lut_mask = 16'h8421;
defparam \CPU_inst|hazard_unit0|hazard~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~2 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~2_combout  = (((\CPU_inst|decode_unit0|rotate_mux_reg~q ) # (!\CPU_inst|hazard_unit0|hazard~2_combout )) # (!\CPU_inst|regf_wren1~q )) # (!\CPU_inst|hazard_unit0|hazard~1_combout )

	.dataa(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.datab(\CPU_inst|regf_wren1~q ),
	.datac(\CPU_inst|hazard_unit0|hazard~2_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~2 .lut_mask = 16'hFF7F;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \button[0]~input (
	.i(button[0]),
	.ibar(gnd),
	.o(\button[0]~input_o ));
// synopsys translate_off
defparam \button[0]~input .bus_hold = "false";
defparam \button[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \button_s[0]~0 (
// Equation(s):
// \button_s[0]~0_combout  = !\button[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\button[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[0]~0 .lut_mask = 16'h0F0F;
defparam \button_s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \button_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\button_s[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[0] .is_wysiwyg = "true";
defparam \button_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \CPU_inst|HALT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(button_s[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|HALT .is_wysiwyg = "true";
defparam \CPU_inst|HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~1 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~1_combout  = (!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & (!\CPU_inst|HALT~q  & ((!\CPU_inst|WC1~q ) # (!\CPU_inst|decode_unit0|SC_reg~q ))))

	.dataa(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datab(\CPU_inst|decode_unit0|SC_reg~q ),
	.datac(\CPU_inst|HALT~q ),
	.datad(\CPU_inst|WC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~1 .lut_mask = 16'h0105;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~2_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & (\CPU_inst|decode_unit0|I_reg [13] $ (((\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|decode_unit0|I_reg [14])))))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .lut_mask = 16'hD020;
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \CPU_inst|decode_unit0|alu_op_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \CPU_inst|alu_op1~2 (
// Equation(s):
// \CPU_inst|alu_op1~2_combout  = (\CPU_inst|decode_unit0|alu_op_reg [0] & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~2 .lut_mask = 16'h000A;
defparam \CPU_inst|alu_op1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \CPU_inst|alu_op1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~0_combout  = (!\CPU_inst|alu_op1 [1] & (\CPU_inst|decode_unit0|rotate_mux_reg~q  & (!\CPU_inst|alu_op1 [2] & \CPU_inst|alu_op1 [0])))

	.dataa(\CPU_inst|alu_op1 [1]),
	.datab(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datac(\CPU_inst|alu_op1 [2]),
	.datad(\CPU_inst|alu_op1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~0 .lut_mask = 16'h0400;
defparam \CPU_inst|hazard_unit0|hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~3 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~3_combout  = (\CPU_inst|decode_unit0|dest_waddr_reg[2]~1_combout  & ((\CPU_inst|decode_unit0|rotate_source_reg~q ) # ((\CPU_inst|decode_unit0|dest_waddr_reg[2]~2_combout  & !\CPU_inst|hazard_unit0|hazard~0_combout 
// ))))

	.dataa(\CPU_inst|decode_unit0|dest_waddr_reg[2]~2_combout ),
	.datab(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[2]~1_combout ),
	.datad(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~3 .lut_mask = 16'hC0E0;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg[2]~5 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout  = (\CPU_inst|decode_unit0|dest_waddr_reg[2]~4_combout  & (\CPU_inst|decode_unit0|dest_waddr_reg[2]~3_combout  & ((\CPU_inst|decode_unit0|dest_waddr_reg[2]~0_combout ) # (!\CPU_inst|decode_unit0|RC_reg~q 
// ))))

	.dataa(\CPU_inst|decode_unit0|dest_waddr_reg[2]~4_combout ),
	.datab(\CPU_inst|decode_unit0|RC_reg~q ),
	.datac(\CPU_inst|decode_unit0|dest_waddr_reg[2]~0_combout ),
	.datad(\CPU_inst|decode_unit0|dest_waddr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~5 .lut_mask = 16'hA200;
defparam \CPU_inst|decode_unit0|dest_waddr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|XEC~2 (
// Equation(s):
// \CPU_inst|decode_unit0|XEC~2_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & (((\CPU_inst|decode_unit0|XEC~4_combout ) # (!\CPU_inst|PC0|stack_pop~0_combout )) # (!\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|dest_waddr_reg[2]~5_combout ),
	.datac(\CPU_inst|decode_unit0|XEC~4_combout ),
	.datad(\CPU_inst|PC0|stack_pop~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|XEC~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC~2 .lut_mask = 16'hA2AA;
defparam \CPU_inst|decode_unit0|XEC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \CPU_inst|decode_unit0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|XEC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4A66628A2958A28A556446466015A28A28A296298A6E296E2954A28A444444446FE28A8A28A6628A28A6186AB28A6911111111BFAA28A28A28A8A6298A6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF599528A2911111111BFA28A2998A28A2AB28A6911111111BFAA28A29998A28A998A662998A6DA69AD9ED9E669A69A69E679959AE4280AFA9556466015A28A55591806568A29D0A8A42B40A90AD02A740A9D02A55591980568A29556460195A28A49CA9272AEAAAAAABAAA5557;
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~5_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \rom_inst|altsyncram_component|auto_generated|q_a [13])

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~5 .lut_mask = 16'hA0A0;
defparam \CPU_inst|decode_unit0|I_alternate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \CPU_inst|decode_unit0|I_alternate[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~2_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [13])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// ((\rom_inst|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [13]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~2 .lut_mask = 16'hD080;
defparam \CPU_inst|decode_unit0|I_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \CPU_inst|decode_unit0|I_reg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|XEC~3 (
// Equation(s):
// \CPU_inst|decode_unit0|XEC~3_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & (\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|decode_unit0|I_reg [14] & !\CPU_inst|decode_unit0|I_reg [13])))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|XEC~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC~3 .lut_mask = 16'h0008;
defparam \CPU_inst|decode_unit0|XEC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \CPU_inst|decode_unit0|XEC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|XEC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|XEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|XEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \CPU_inst|XEC1~0 (
// Equation(s):
// \CPU_inst|XEC1~0_combout  = (\CPU_inst|decode_unit0|XEC~q  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|decode_unit0|XEC~q ),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|XEC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC1~0 .lut_mask = 16'h000A;
defparam \CPU_inst|XEC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \CPU_inst|XEC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|XEC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC1 .is_wysiwyg = "true";
defparam \CPU_inst|XEC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \CPU_inst|XEC2~2 (
// Equation(s):
// \CPU_inst|XEC2~2_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & \CPU_inst|XEC1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|XEC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|XEC2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC2~2 .lut_mask = 16'h1000;
defparam \CPU_inst|XEC2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \CPU_inst|XEC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|XEC2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC2 .is_wysiwyg = "true";
defparam \CPU_inst|XEC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~15 (
// Equation(s):
// \CPU_inst|PC0|adder_out~15_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|reg_file0|a_data[5]~14_combout )

	.dataa(\CPU_inst|XEC2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|a_data[5]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~15 .lut_mask = 16'hAA00;
defparam \CPU_inst|PC0|adder_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[5]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[5]~feeder_combout  = \CPU_inst|PC0|PC_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \CPU_inst|PC0|A_next_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~7 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~7_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [5])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [5])))

	.dataa(\CPU_inst|PC0|PC_reg [5]),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|A_next_I [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~7 .lut_mask = 16'hB8B8;
defparam \CPU_inst|PC0|A_current_I_alternate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \CPU_inst|PC0|A_current_I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~5 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~5_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [5])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [5])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [5]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~5 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \CPU_inst|PC0|A_current_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~5_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~8_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [5])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [5])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [5]),
	.datac(\CPU_inst|PC0|A_current_I [5]),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~8 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_pipe0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \CPU_inst|PC0|A_pipe0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~5_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [5]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_pipe0 [5]))

	.dataa(\CPU_inst|PC0|A_pipe0 [5]),
	.datab(\CPU_inst|PC0|PC_reg [5]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~5 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_pipe1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \CPU_inst|PC0|A_pipe1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \CPU_inst|PC0|xec_return_addr[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~23 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~23_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg[7]~15_combout ) # ((\CPU_inst|decode_unit0|PC_I_field_reg [5])))) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & (!\CPU_inst|PC0|PC_reg[7]~15_combout  & 
// (\CPU_inst|PC0|xec_return_addr [5])))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [5]),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~23 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~9 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~9_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [5]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_pipe1 [5]))

	.dataa(\CPU_inst|PC0|A_pipe1 [5]),
	.datab(\CPU_inst|PC0|PC_reg [5]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~9 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_pipe2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \CPU_inst|PC0|A_pipe2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[5]~5 (
// Equation(s):
// \CPU_inst|PC0|stack_in[5]~5_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [5])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [5])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [5]),
	.datad(\CPU_inst|PC0|A_pipe1 [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[5]~5 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \CPU_inst|PC0|cstack0|input_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~21feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~21feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~21feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~149 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~133feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~133feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~133feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~133 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~310 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~310_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~133_q )) # 
// (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~5_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~133_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~310_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~310 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~311 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~311_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~310_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~149_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~310_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~21_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~310_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~149_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~310_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~311 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~69 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~85feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~85 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~308 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~308_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~85_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~69_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~308_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~308 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~213 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~197 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~309 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~309_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~308_combout  & (\CPU_inst|PC0|cstack0|stack_mem~213_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~308_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~197_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~308_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~308_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~213_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~197_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~309_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~309 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~312 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~312_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1]) # ((\CPU_inst|PC0|cstack0|stack_mem~309_combout )))) # (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [1] & 
// (\CPU_inst|PC0|cstack0|stack_mem~311_combout )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~311_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~309_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~312_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~312 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~101 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~117feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~117feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~117feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~117 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~313 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~313_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~117_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~101_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~313_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~313 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~245 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~245 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~229 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~229 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~314 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~314_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~313_combout  & (\CPU_inst|PC0|cstack0|stack_mem~245_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~313_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~229_q ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~313_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~313_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~245_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~229_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~314_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~314 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~181feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~181feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~181feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~181 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~165feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~165feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~165feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~165 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~306 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~306_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~165_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~37_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~165_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~306_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~306 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~307 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~307_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~306_combout  & (\CPU_inst|PC0|cstack0|stack_mem~181_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~306_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~53_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~306_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~181_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~306_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~307_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~307 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~315 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~315_combout  = (\CPU_inst|PC0|cstack0|stack_mem~312_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~314_combout ) # ((!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~312_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~307_combout  & \CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~312_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~314_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~307_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~315_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~315 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \CPU_inst|PC0|cstack0|output_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~24 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~24_combout  = (\CPU_inst|PC0|PC_reg[7]~15_combout  & ((\CPU_inst|PC0|PC_reg~23_combout  & ((\CPU_inst|PC0|Add1~10_combout ))) # (!\CPU_inst|PC0|PC_reg~23_combout  & (\CPU_inst|PC0|cstack0|output_buf [5])))) # 
// (!\CPU_inst|PC0|PC_reg[7]~15_combout  & (\CPU_inst|PC0|PC_reg~23_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datab(\CPU_inst|PC0|PC_reg~23_combout ),
	.datac(\CPU_inst|PC0|cstack0|output_buf [5]),
	.datad(\CPU_inst|PC0|Add1~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~24 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|PC_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~25 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~25_combout  = (\CPU_inst|PC0|adder_out[5]~16_combout  & ((\CPU_inst|PC0|always2~2_combout ) # ((!\CPU_inst|PC0|stack_pop~2_combout  & \CPU_inst|PC0|PC_reg~24_combout )))) # (!\CPU_inst|PC0|adder_out[5]~16_combout  & 
// (!\CPU_inst|PC0|stack_pop~2_combout  & ((\CPU_inst|PC0|PC_reg~24_combout ))))

	.dataa(\CPU_inst|PC0|adder_out[5]~16_combout ),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|PC0|always2~2_combout ),
	.datad(\CPU_inst|PC0|PC_reg~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~25 .lut_mask = 16'hB3A0;
defparam \CPU_inst|PC0|PC_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \CPU_inst|PC0|PC_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~12_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [0] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~12 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \CPU_inst|decode_unit0|I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~9_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [0])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// ((\rom_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [0]),
	.datab(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~9 .lut_mask = 16'hB800;
defparam \CPU_inst|decode_unit0|I_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \CPU_inst|decode_unit0|I_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|dest_waddr_reg~10 (
// Equation(s):
// \CPU_inst|decode_unit0|dest_waddr_reg~10_combout  = (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [8])) # (!\CPU_inst|decode_unit0|I_reg [15] & ((\CPU_inst|decode_unit0|I_reg [0]))))) # 
// (!\CPU_inst|decode_unit0|I_reg [14] & (((\CPU_inst|decode_unit0|I_reg [0]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|dest_waddr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg~10 .lut_mask = 16'hBF80;
defparam \CPU_inst|decode_unit0|dest_waddr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \CPU_inst|decode_unit0|dest_waddr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|dest_waddr_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|dest_waddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|dest_waddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \CPU_inst|dest_waddr1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|dest_waddr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr1[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \CPU_inst|dest_waddr2[0]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr2[0]~feeder_combout  = \CPU_inst|dest_waddr1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \CPU_inst|dest_waddr2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr2[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \CPU_inst|dest_waddr3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr3[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \CPU_inst|dest_waddr4[0]~feeder (
// Equation(s):
// \CPU_inst|dest_waddr4[0]~feeder_combout  = \CPU_inst|dest_waddr3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|dest_waddr4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|dest_waddr4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \CPU_inst|dest_waddr4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|dest_waddr4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|dest_waddr4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|dest_waddr4[0] .is_wysiwyg = "true";
defparam \CPU_inst|dest_waddr4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|prev_w_address[0]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|prev_w_address[0]~feeder_combout  = \CPU_inst|dest_waddr4 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|dest_waddr4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|prev_w_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|prev_w_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \CPU_inst|reg_file0|prev_w_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|prev_w_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \CPU_inst|reg_file0|prev_w_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|dest_waddr4 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_address[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|a_forward1~0 (
// Equation(s):
// \CPU_inst|reg_file0|a_forward1~0_combout  = (\CPU_inst|reg_file0|prev_a_address [0] & (\CPU_inst|reg_file0|prev_w_address [0] & (\CPU_inst|reg_file0|prev_w_address [1] $ (!\CPU_inst|reg_file0|prev_a_address [1])))) # (!\CPU_inst|reg_file0|prev_a_address 
// [0] & (!\CPU_inst|reg_file0|prev_w_address [0] & (\CPU_inst|reg_file0|prev_w_address [1] $ (!\CPU_inst|reg_file0|prev_a_address [1]))))

	.dataa(\CPU_inst|reg_file0|prev_a_address [0]),
	.datab(\CPU_inst|reg_file0|prev_w_address [0]),
	.datac(\CPU_inst|reg_file0|prev_w_address [1]),
	.datad(\CPU_inst|reg_file0|prev_a_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_forward1~0 .lut_mask = 16'h9009;
defparam \CPU_inst|reg_file0|a_forward1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \CPU_inst|reg_file0|prev_w_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~15 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~15_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [4] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [4]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~15 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \CPU_inst|reg_file0|r4[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \CPU_inst|reg_file0|r6[4]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r6[4]~feeder_combout  = \CPU_inst|ALU0|alu_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r6[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r6[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \CPU_inst|reg_file0|r6[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r6[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~2_combout  = (\CPU_inst|src_raddr1 [0] & (\CPU_inst|src_raddr1 [1])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r6 [4]))) # (!\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r4 [4]))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r4 [4]),
	.datad(\CPU_inst|reg_file0|r6 [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~2 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \CPU_inst|reg_file0|r5[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~3_combout  = (\CPU_inst|reg_file0|Mux3~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [4]) # ((!\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|reg_file0|Mux3~2_combout  & (((\CPU_inst|reg_file0|r5 [4] & \CPU_inst|src_raddr1 [0]))))

	.dataa(\CPU_inst|reg_file0|Mux3~2_combout ),
	.datab(\CPU_inst|reg_file0|ivl_reg [4]),
	.datac(\CPU_inst|reg_file0|r5 [4]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~3 .lut_mask = 16'hD8AA;
defparam \CPU_inst|reg_file0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \CPU_inst|reg_file0|r1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [4]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [4]))))

	.dataa(\CPU_inst|reg_file0|aux [4]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r1 [4]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \CPU_inst|reg_file0|r2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \CPU_inst|reg_file0|r3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~1_combout  = (\CPU_inst|reg_file0|Mux3~0_combout  & (((\CPU_inst|reg_file0|r3 [4]) # (!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux3~0_combout  & (\CPU_inst|reg_file0|r2 [4] & ((\CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|Mux3~0_combout ),
	.datab(\CPU_inst|reg_file0|r2 [4]),
	.datac(\CPU_inst|reg_file0|r3 [4]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~1 .lut_mask = 16'hE4AA;
defparam \CPU_inst|reg_file0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[4]~4 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[4]~4_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux3~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux3~1_combout )))

	.dataa(\CPU_inst|reg_file0|Mux3~3_combout ),
	.datab(\CPU_inst|reg_file0|Mux3~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[4]~4 .lut_mask = 16'hAACC;
defparam \CPU_inst|reg_file0|a_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \CPU_inst|reg_file0|r15[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \CPU_inst|reg_file0|r14[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~4_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r15 [4])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r14 [4])))))

	.dataa(\CPU_inst|reg_file0|r15 [4]),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r14 [4]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~4 .lut_mask = 16'hEE30;
defparam \CPU_inst|reg_file0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \CPU_inst|reg_file0|r16[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~5_combout  = (\CPU_inst|reg_file0|Mux3~4_combout  & ((\CPU_inst|reg_file0|ivr_reg [4]) # ((!\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|reg_file0|Mux3~4_combout  & (((\CPU_inst|reg_file0|r16 [4] & \CPU_inst|src_raddr1 [1]))))

	.dataa(\CPU_inst|reg_file0|ivr_reg [4]),
	.datab(\CPU_inst|reg_file0|Mux3~4_combout ),
	.datac(\CPU_inst|reg_file0|r16 [4]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~5 .lut_mask = 16'hB8CC;
defparam \CPU_inst|reg_file0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \CPU_inst|reg_file0|r13[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \CPU_inst|reg_file0|r12[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \CPU_inst|reg_file0|r11[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|a_reg[1]~8_combout  & (\CPU_inst|reg_file0|r12 [4])) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|r11 [4])))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|r12 [4]),
	.datac(\CPU_inst|reg_file0|r11 [4]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux3~6_combout  & ((\CPU_inst|reg_file0|r13 [4]))) # (!\CPU_inst|reg_file0|Mux3~6_combout  & (\CPU_inst|reg_file0|Mux3~5_combout )))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|Mux3~6_combout ))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux3~5_combout ),
	.datac(\CPU_inst|reg_file0|r13 [4]),
	.datad(\CPU_inst|reg_file0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~7 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \CPU_inst|reg_file0|a_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[4]~4_combout ),
	.asdata(\CPU_inst|reg_file0|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~16 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~16_combout  = (\CPU_inst|reg_file0|a_reg [4] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [4]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~16 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[4]~17 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[4]~17_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [4])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[4]~15_combout ) # 
// ((\CPU_inst|reg_file0|a_data[4]~16_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[4]~15_combout ),
	.datab(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [4]),
	.datad(\CPU_inst|reg_file0|a_data[4]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[4]~17 .lut_mask = 16'hF3E2;
defparam \CPU_inst|reg_file0|a_data[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|adder_out~12 (
// Equation(s):
// \CPU_inst|PC0|adder_out~12_combout  = (\CPU_inst|reg_file0|a_data[4]~17_combout  & \CPU_inst|XEC2~q )

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|a_data[4]~17_combout ),
	.datac(gnd),
	.datad(\CPU_inst|XEC2~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|adder_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|adder_out~12 .lut_mask = 16'hCC00;
defparam \CPU_inst|PC0|adder_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \CPU_inst|PC0|A_next_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~6 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~6_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [4])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [4])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [4]),
	.datad(\CPU_inst|PC0|A_next_I [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~6 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \CPU_inst|PC0|A_current_I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~4 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~4_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [4])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [4])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [4]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~4 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \CPU_inst|PC0|A_current_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~4_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~7_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [4])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [4])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [4]),
	.datad(\CPU_inst|PC0|A_current_I [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~7 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \CPU_inst|PC0|A_pipe0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~4_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [4]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_pipe0 [4]))

	.dataa(\CPU_inst|PC0|A_pipe0 [4]),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~4 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_pipe1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \CPU_inst|PC0|A_pipe1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \CPU_inst|PC0|xec_return_addr[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~8 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~8_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [4])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [4])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [4]),
	.datad(\CPU_inst|PC0|A_pipe1 [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~8 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \CPU_inst|PC0|A_pipe2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[4]~4 (
// Equation(s):
// \CPU_inst|PC0|stack_in[4]~4_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [4])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [4])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [4]),
	.datad(\CPU_inst|PC0|A_pipe1 [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[4]~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \CPU_inst|PC0|cstack0|input_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~148 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~212 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~303 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~303_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~212_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~148_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~148_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~212_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~303_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~303 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~244 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~244 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~180 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~304 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~304_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~303_combout  & (\CPU_inst|PC0|cstack0|stack_mem~244_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~303_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~180_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~303_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~303_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~244_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~180_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~304_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~304 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~68 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~100 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~300 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~300_combout  = (\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~36_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~4_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~300_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~300 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~301 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~301_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~300_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~100_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~300_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~68_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~300_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~300_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~301_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~301 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~84feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~84feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~84feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~84 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~116 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~298 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~298_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~52_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~20_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~298_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~298 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~299 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~299_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~298_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~116_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~298_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~84_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~298_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~298_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~299_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~299 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~302 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~302_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~299_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~301_combout )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~301_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~299_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~302_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~302 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~228 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~228 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~164 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~132 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~196 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~296 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~296_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~196_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~132_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~132_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~196_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~296_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~296 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~297 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~297_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~296_combout  & (\CPU_inst|PC0|cstack0|stack_mem~228_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~296_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~164_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~296_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~228_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~164_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~296_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~297_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~297 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~305 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~305_combout  = (\CPU_inst|PC0|cstack0|stack_mem~302_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~304_combout ) # ((!\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|stack_mem~302_combout  & 
// (((\CPU_inst|PC0|cstack0|address [3] & \CPU_inst|PC0|cstack0|stack_mem~297_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~304_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~302_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [3]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~297_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~305_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~305 .lut_mask = 16'hBC8C;
defparam \CPU_inst|PC0|cstack0|stack_mem~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \CPU_inst|PC0|cstack0|output_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~20 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~20_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & (\CPU_inst|PC0|PC_reg[7]~15_combout )) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|PC0|PC_reg[7]~15_combout  & ((\CPU_inst|PC0|cstack0|output_buf [4]))) # 
// (!\CPU_inst|PC0|PC_reg[7]~15_combout  & (\CPU_inst|PC0|xec_return_addr [4]))))

	.dataa(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datab(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [4]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~20 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|PC_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~21 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~21_combout  = (\CPU_inst|PC0|PC_reg~20_combout  & ((\CPU_inst|PC0|Add1~8_combout ) # ((!\CPU_inst|PC0|PC_reg[7]~16_combout )))) # (!\CPU_inst|PC0|PC_reg~20_combout  & (((\CPU_inst|PC0|PC_reg[7]~16_combout  & 
// \CPU_inst|decode_unit0|PC_I_field_reg [4]))))

	.dataa(\CPU_inst|PC0|Add1~8_combout ),
	.datab(\CPU_inst|PC0|PC_reg~20_combout ),
	.datac(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~21 .lut_mask = 16'hBC8C;
defparam \CPU_inst|PC0|PC_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~22 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~22_combout  = (\CPU_inst|PC0|adder_out[4]~13_combout  & ((\CPU_inst|PC0|always2~2_combout ) # ((\CPU_inst|PC0|PC_reg~21_combout  & !\CPU_inst|PC0|stack_pop~2_combout )))) # (!\CPU_inst|PC0|adder_out[4]~13_combout  & 
// (((\CPU_inst|PC0|PC_reg~21_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))))

	.dataa(\CPU_inst|PC0|adder_out[4]~13_combout ),
	.datab(\CPU_inst|PC0|always2~2_combout ),
	.datac(\CPU_inst|PC0|PC_reg~21_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~22 .lut_mask = 16'h88F8;
defparam \CPU_inst|PC0|PC_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \CPU_inst|PC0|PC_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~15_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & \rom_inst|altsyncram_component|auto_generated|q_a [3])

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~15 .lut_mask = 16'hA0A0;
defparam \CPU_inst|decode_unit0|I_alternate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \CPU_inst|decode_unit0|I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~12_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [3]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\CPU_inst|decode_unit0|I_alternate [3]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~12 .lut_mask = 16'hA088;
defparam \CPU_inst|decode_unit0|I_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \CPU_inst|decode_unit0|I_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder (
// Equation(s):
// \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout  = \CPU_inst|decode_unit0|I_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|PC_I_field_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC_I_field1[3]~feeder (
// Equation(s):
// \CPU_inst|PC_I_field1[3]~feeder_combout  = \CPU_inst|decode_unit0|PC_I_field_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC_I_field1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \CPU_inst|PC_I_field1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \CPU_inst|PC_I_field2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC_I_field1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field2[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[3]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[3]~feeder_combout  = \CPU_inst|PC0|PC_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \CPU_inst|PC0|A_next_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~5 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~5_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [3]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_next_I [3]))

	.dataa(\CPU_inst|PC0|A_next_I [3]),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~5 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|A_current_I_alternate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~3 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~3_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [3]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [3]))

	.dataa(\CPU_inst|PC0|A_next_I [3]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~3 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|A_current_I~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \CPU_inst|PC0|A_current_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~3_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~6_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [3])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [3])))

	.dataa(\CPU_inst|PC0|PC_reg [3]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_current_I [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~6 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \CPU_inst|PC0|A_pipe0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~3 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~3_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [3])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [3])))

	.dataa(\CPU_inst|PC0|PC_reg [3]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_pipe0 [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~3 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \CPU_inst|PC0|A_pipe1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \CPU_inst|PC0|xec_return_addr[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~17 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~17_combout  = (\CPU_inst|PC0|PC_reg[7]~16_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [3]) # ((\CPU_inst|PC0|PC_reg[7]~15_combout )))) # (!\CPU_inst|PC0|PC_reg[7]~16_combout  & (((\CPU_inst|PC0|xec_return_addr [3] & 
// !\CPU_inst|PC0|PC_reg[7]~15_combout ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.datab(\CPU_inst|PC0|PC_reg[7]~16_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [3]),
	.datad(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~17 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|PC_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~7 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~7_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [3]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_pipe1 [3]))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(\CPU_inst|PC0|A_pipe1 [3]),
	.datac(\CPU_inst|PC0|PC_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~7 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A_pipe2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \CPU_inst|PC0|A_pipe2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[3]~3 (
// Equation(s):
// \CPU_inst|PC0|stack_in[3]~3_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [3]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [3]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [3]),
	.datac(\CPU_inst|PC0|A_pipe2 [3]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[3]~3 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|stack_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \CPU_inst|PC0|cstack0|input_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~131 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~147 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~19feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~19feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~19feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~290 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~290_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~19_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// (\CPU_inst|PC0|cstack0|stack_mem~3_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~290 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~291 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~291_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~290_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~147_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~290_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~131_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~290_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~131_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~147_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~290_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~291 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~67 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~195feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~195feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~195feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~195 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~288 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~288_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0]) # ((\CPU_inst|PC0|cstack0|stack_mem~195_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (!\CPU_inst|PC0|cstack0|address [0] & 
// (\CPU_inst|PC0|cstack0|stack_mem~67_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~195_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~288 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~211 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~83 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~289 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~289_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~288_combout  & (\CPU_inst|PC0|cstack0|stack_mem~211_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~288_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~83_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~288_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~288_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~211_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~289 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~292 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~292_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~289_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~291_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~291_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~289_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~292 .lut_mask = 16'hF4A4;
defparam \CPU_inst|PC0|cstack0|stack_mem~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~115 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~227 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~227 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~99 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~293 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~293_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~227_q ) # ((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~99_q  & 
// !\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~227_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~293_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~293 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|cstack0|stack_mem~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~243 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~243 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~294 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~294_combout  = (\CPU_inst|PC0|cstack0|stack_mem~293_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~243_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~293_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~115_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~293_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~243_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~294_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~294 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~286 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~286_combout  = (\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~51_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~35_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~286 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~163 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~179 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~287 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~287_combout  = (\CPU_inst|PC0|cstack0|stack_mem~286_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~179_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~286_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~163_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~286_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~163_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~179_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~287 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~295 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~295_combout  = (\CPU_inst|PC0|cstack0|stack_mem~292_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~294_combout ) # ((!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~292_combout  & 
// (((\CPU_inst|PC0|cstack0|address [1] & \CPU_inst|PC0|cstack0|stack_mem~287_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~292_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~294_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~287_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~295 .lut_mask = 16'hDA8A;
defparam \CPU_inst|PC0|cstack0|stack_mem~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \CPU_inst|PC0|cstack0|output_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~18 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~18_combout  = (\CPU_inst|PC0|PC_reg~17_combout  & ((\CPU_inst|PC0|Add1~6_combout ) # ((!\CPU_inst|PC0|PC_reg[7]~15_combout )))) # (!\CPU_inst|PC0|PC_reg~17_combout  & (((\CPU_inst|PC0|cstack0|output_buf [3] & 
// \CPU_inst|PC0|PC_reg[7]~15_combout ))))

	.dataa(\CPU_inst|PC0|Add1~6_combout ),
	.datab(\CPU_inst|PC0|PC_reg~17_combout ),
	.datac(\CPU_inst|PC0|cstack0|output_buf [3]),
	.datad(\CPU_inst|PC0|PC_reg[7]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~18 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|PC_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~19 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~19_combout  = (\CPU_inst|PC0|adder_out[3]~10_combout  & ((\CPU_inst|PC0|always2~2_combout ) # ((\CPU_inst|PC0|PC_reg~18_combout  & !\CPU_inst|PC0|stack_pop~2_combout )))) # (!\CPU_inst|PC0|adder_out[3]~10_combout  & 
// (((\CPU_inst|PC0|PC_reg~18_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))))

	.dataa(\CPU_inst|PC0|adder_out[3]~10_combout ),
	.datab(\CPU_inst|PC0|always2~2_combout ),
	.datac(\CPU_inst|PC0|PC_reg~18_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~19 .lut_mask = 16'h88F8;
defparam \CPU_inst|PC0|PC_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \CPU_inst|PC0|PC_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~6_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [14] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~6 .lut_mask = 16'hCC00;
defparam \CPU_inst|decode_unit0|I_alternate~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \CPU_inst|decode_unit0|I_alternate[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~3_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [14]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(\CPU_inst|decode_unit0|I_alternate [14]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~3 .lut_mask = 16'hC088;
defparam \CPU_inst|decode_unit0|I_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \CPU_inst|decode_unit0|I_reg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|decode_unit0|I_reg [13])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~0 .lut_mask = 16'h3300;
defparam \CPU_inst|decode_unit0|src_raddr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~0 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~0_combout  = (\CPU_inst|decode_unit0|src_raddr_reg~0_combout  & (\CPU_inst|decode_unit0|alu_op_reg~0_combout  & ((!\CPU_inst|decode_unit0|CALL~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [11]))))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~0 .lut_mask = 16'h2A00;
defparam \CPU_inst|decode_unit0|NZT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \CPU_inst|decode_unit0|NZT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|NZT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|NZT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|NZT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \CPU_inst|NZT1~0 (
// Equation(s):
// \CPU_inst|NZT1~0_combout  = (\CPU_inst|decode_unit0|NZT~q  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(\CPU_inst|decode_unit0|NZT~q ),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|NZT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT1~0 .lut_mask = 16'h000A;
defparam \CPU_inst|NZT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \CPU_inst|NZT1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|NZT1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT1 .is_wysiwyg = "true";
defparam \CPU_inst|NZT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \CPU_inst|NZT2~2 (
// Equation(s):
// \CPU_inst|NZT2~2_combout  = (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & (\CPU_inst|PC0|stack_pop~0_combout  & \CPU_inst|NZT1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|CALL2~q ),
	.datac(\CPU_inst|PC0|stack_pop~0_combout ),
	.datad(\CPU_inst|NZT1~q ),
	.cin(gnd),
	.combout(\CPU_inst|NZT2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT2~2 .lut_mask = 16'h1000;
defparam \CPU_inst|NZT2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \CPU_inst|NZT2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|NZT2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT2 .is_wysiwyg = "true";
defparam \CPU_inst|NZT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop~0 (
// Equation(s):
// \CPU_inst|PC0|stack_pop~0_combout  = (!\CPU_inst|XEC2~q  & (((!\CPU_inst|PC0|WideOr0~1_combout  & !\CPU_inst|PC0|WideOr0~0_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|NZT2~q ),
	.datab(\CPU_inst|PC0|WideOr0~1_combout ),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|PC0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop~0 .lut_mask = 16'h0507;
defparam \CPU_inst|PC0|stack_pop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|merge_D0_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|merge_D0_reg~1_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [9]))) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [1]))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|merge_D0_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg~1 .lut_mask = 16'hE2E2;
defparam \CPU_inst|decode_unit0|merge_D0_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \CPU_inst|decode_unit0|merge_D0_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|merge_D0_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \CPU_inst|merge_D01~1 (
// Equation(s):
// \CPU_inst|merge_D01~1_combout  = (!\CPU_inst|hazard_unit0|hazard~3_combout  & (\CPU_inst|decode_unit0|merge_D0_reg [1] & !\CPU_inst|PC0|stack_pop~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datac(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.datad(\CPU_inst|PC0|stack_pop~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~1 .lut_mask = 16'h0030;
defparam \CPU_inst|merge_D01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \CPU_inst|merge_D01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \CPU_inst|merge_D02~7 (
// Equation(s):
// \CPU_inst|merge_D02~7_combout  = (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|interrupt~q  & (!\CPU_inst|CALL2~q  & \CPU_inst|merge_D01 [1])))

	.dataa(\CPU_inst|PC0|stack_pop~0_combout ),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|merge_D01 [1]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~7 .lut_mask = 16'h0200;
defparam \CPU_inst|merge_D02~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \CPU_inst|merge_D02[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \CPU_inst|merge_D03[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D02 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \CPU_inst|merge_D04[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D03 [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \CPU_inst|merge_D05[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D04 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~2 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~2_combout  = (\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|RBD_reg [2])) # (!\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|LBD_reg [2])))

	.dataa(\CPU_inst|shift_merge0|RBD_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|latch_address_w4~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~2 .lut_mask = 16'hAFA0;
defparam \CPU_inst|shift_merge0|merge_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \CPU_inst|shift_merge0|merge_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|merge_in~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~1_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [2] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [2]),
	.datac(\CPU_inst|shift_merge0|shift_reg [2]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~1 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~0_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~0 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~0_combout ))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~1_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~1 .lut_mask = 16'hFA44;
defparam \CPU_inst|shift_merge0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~2 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~2_combout  = (\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [2])

	.dataa(\CPU_inst|shift_merge0|merge_mask [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~2 .lut_mask = 16'hAA00;
defparam \CPU_inst|shift_merge0|merge_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~2_combout  = (\CPU_inst|shift_merge0|Mux5~1_combout  & (((\CPU_inst|shift_merge0|merge_result~2_combout ) # (!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux5~1_combout  & (\CPU_inst|shift_merge0|shift_reg [0] & 
// ((\CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~2 .lut_mask = 16'hE4AA;
defparam \CPU_inst|shift_merge0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [4]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~0 .lut_mask = 16'hF0CC;
defparam \CPU_inst|shift_merge0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~4_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [3])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [5])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [3]),
	.datab(gnd),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~4 .lut_mask = 16'hAFA0;
defparam \CPU_inst|shift_merge0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~5_combout  = (\CPU_inst|shift_merge0|merge_in [2] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux5~4_combout ))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux5~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.datab(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.datac(\CPU_inst|shift_merge0|merge_in [2]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~5 .lut_mask = 16'hC0A0;
defparam \CPU_inst|shift_merge0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux5~5_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux5~2_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.datac(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~3 .lut_mask = 16'hF0CC;
defparam \CPU_inst|shift_merge0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[2]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout  = \CPU_inst|shift_merge0|Mux5~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \CPU_inst|shift_merge0|LBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \button[3]~input (
	.i(button[3]),
	.ibar(gnd),
	.o(\button[3]~input_o ));
// synopsys translate_off
defparam \button[3]~input .bus_hold = "false";
defparam \button[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \button_s[3]~2 (
// Equation(s):
// \button_s[3]~2_combout  = !\button[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[3]~input_o ),
	.cin(gnd),
	.combout(\button_s[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[3]~2 .lut_mask = 16'h00FF;
defparam \button_s[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \button_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\button_s[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[3]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[3] .is_wysiwyg = "true";
defparam \button_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \intcon_inst|prev_in~4 (
// Equation(s):
// \intcon_inst|prev_in~4_combout  = (button_s[3] & ((\intcon_inst|prev_in [2]) # (\intcon_inst|control [0])))

	.dataa(gnd),
	.datab(button_s[3]),
	.datac(\intcon_inst|prev_in [2]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|prev_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|prev_in~4 .lut_mask = 16'hCCC0;
defparam \intcon_inst|prev_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \intcon_inst|prev_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|prev_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|prev_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|prev_in[2] .is_wysiwyg = "true";
defparam \intcon_inst|prev_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \intcon_inst|status~8 (
// Equation(s):
// \intcon_inst|status~8_combout  = (\intcon_inst|status [2]) # ((!\intcon_inst|prev_in [2] & (button_s[3] & \intcon_inst|control [0])))

	.dataa(\intcon_inst|prev_in [2]),
	.datab(button_s[3]),
	.datac(\intcon_inst|status [2]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|status~8_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~8 .lut_mask = 16'hF4F0;
defparam \intcon_inst|status~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \intcon_inst|status~9 (
// Equation(s):
// \intcon_inst|status~9_combout  = (\intcon_inst|always0~2_combout  & (\CPU_inst|shift_merge0|LBD_reg [2])) # (!\intcon_inst|always0~2_combout  & ((\intcon_inst|status~8_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datac(\intcon_inst|status~8_combout ),
	.datad(\intcon_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\intcon_inst|status~9_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|status~9 .lut_mask = 16'hCCF0;
defparam \intcon_inst|status~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \intcon_inst|status[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|status~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|status[2] .is_wysiwyg = "true";
defparam \intcon_inst|status[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \intcon_inst|interrupt[2] (
// Equation(s):
// \intcon_inst|interrupt [2] = (!\intcon_inst|control [2]) # (!\intcon_inst|status [2])

	.dataa(\intcon_inst|status [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\intcon_inst|control [2]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt [2]),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[2] .lut_mask = 16'h55FF;
defparam \intcon_inst|interrupt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \intcon_inst|WideOr1~1 (
// Equation(s):
// \intcon_inst|WideOr1~1_combout  = (\intcon_inst|interrupt [1] & (\intcon_inst|interrupt [2] & ((!\intcon_inst|control [3]) # (!\intcon_inst|status [3]))))

	.dataa(\intcon_inst|interrupt [1]),
	.datab(\intcon_inst|interrupt [2]),
	.datac(\intcon_inst|status [3]),
	.datad(\intcon_inst|control [3]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~1 .lut_mask = 16'h0888;
defparam \intcon_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \intcon_inst|WideOr1~3 (
// Equation(s):
// \intcon_inst|WideOr1~3_combout  = (\intcon_inst|WideOr1~1_combout  & ((!\intcon_inst|control [0]) # (!\intcon_inst|status [0])))

	.dataa(\intcon_inst|WideOr1~1_combout ),
	.datab(gnd),
	.datac(\intcon_inst|status [0]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~3 .lut_mask = 16'h0AAA;
defparam \intcon_inst|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \intcon_inst|int_addr[2]~feeder (
// Equation(s):
// \intcon_inst|int_addr[2]~feeder_combout  = \intcon_inst|WideOr1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\intcon_inst|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \intcon_inst|int_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \intcon_inst|int_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[2] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[0]~7 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[0]~7_combout  = (\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|NZT1~q ) # ((\CPU_inst|XEC1~q ) # (!\CPU_inst|decode_unit0|RET~q ))))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|XEC1~q ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0]~7 .lut_mask = 16'hE0F0;
defparam \CPU_inst|PC0|PC_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[0]~8 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[0]~8_combout  = (\CPU_inst|interrupt~q ) # (\CPU_inst|PC0|PC_reg[0]~7_combout )

	.dataa(\CPU_inst|interrupt~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0]~8 .lut_mask = 16'hFFAA;
defparam \CPU_inst|PC0|PC_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[2]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[2]~feeder_combout  = \CPU_inst|PC0|PC_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_next_I[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \CPU_inst|PC0|A_next_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~4 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~4_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [2])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [2]),
	.datad(\CPU_inst|PC0|A_next_I [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~4 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \CPU_inst|PC0|A_current_I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~2 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~2_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [2]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [2]))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_next_I [2]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~2 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_current_I~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \CPU_inst|PC0|A_current_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~2_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~5_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [2])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [2]),
	.datad(\CPU_inst|PC0|A_current_I [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~5 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \CPU_inst|PC0|A_pipe0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~2_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [2])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [2]),
	.datad(\CPU_inst|PC0|A_pipe0 [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~2 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_pipe1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \CPU_inst|PC0|A_pipe1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~6 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~6_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [2])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [2])))

	.dataa(\CPU_inst|PC0|PC_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~6 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \CPU_inst|PC0|A_pipe2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[2]~2 (
// Equation(s):
// \CPU_inst|PC0|stack_in[2]~2_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [2]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [2]))

	.dataa(\CPU_inst|PC0|A_pipe1 [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe2 [2]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[2]~2 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|stack_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \CPU_inst|PC0|cstack0|input_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~34feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~34feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~34feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~280 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~280_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~34_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~2_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~280 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~98 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~66 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~281 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~281_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~280_combout  & (\CPU_inst|PC0|cstack0|stack_mem~98_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~280_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~66_q ))))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~280_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~280_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~281 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~130 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~162 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~278 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~278_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~162_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~130_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~130_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~162_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~278 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~226 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~226 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~194 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~279 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~279_combout  = (\CPU_inst|PC0|cstack0|stack_mem~278_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~226_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~278_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~194_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~278_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~226_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~194_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~279 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~282 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~282_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~279_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~281_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~281_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~279_combout ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~282 .lut_mask = 16'hFA44;
defparam \CPU_inst|PC0|cstack0|stack_mem~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~82feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~82feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~82feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~82 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~276 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~276_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~82_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~18_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~276 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~114feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~114feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~114feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~114 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~277 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~277_combout  = (\CPU_inst|PC0|cstack0|stack_mem~276_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~114_q ) # ((!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~276_combout  & 
// (((\CPU_inst|PC0|cstack0|stack_mem~50_q  & \CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~276_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~277 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~210feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~210feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~210feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~210 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~242 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~242 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~146 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~178feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~178feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~178feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~178 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~283 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~283_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~178_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~146_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~146_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~178_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~283 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~284 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~284_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~283_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~242_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~283_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~210_q )))) # (!\CPU_inst|PC0|cstack0|address [2] & (((\CPU_inst|PC0|cstack0|stack_mem~283_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~210_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~242_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~283_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~284 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~285 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~285_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~282_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~284_combout ))) # (!\CPU_inst|PC0|cstack0|stack_mem~282_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~277_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~282_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~282_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~277_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~284_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~285 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \CPU_inst|PC0|cstack0|output_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \CPU_inst|PC0|xec_return_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~13 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~13_combout  = (\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|cstack0|output_buf [2]) # ((\CPU_inst|PC0|PC_reg[0]~8_combout )))) # (!\CPU_inst|PC0|always2~0_combout  & (((\CPU_inst|PC0|xec_return_addr [2] & 
// !\CPU_inst|PC0|PC_reg[0]~8_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [2]),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|PC0|xec_return_addr [2]),
	.datad(\CPU_inst|PC0|PC_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~13 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|PC_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~14 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~14_combout  = (\CPU_inst|PC0|PC_reg[0]~8_combout  & ((\CPU_inst|PC0|PC_reg~13_combout  & (\intcon_inst|int_addr [2])) # (!\CPU_inst|PC0|PC_reg~13_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [2]))))) # 
// (!\CPU_inst|PC0|PC_reg[0]~8_combout  & (((\CPU_inst|PC0|PC_reg~13_combout ))))

	.dataa(\intcon_inst|int_addr [2]),
	.datab(\CPU_inst|PC0|PC_reg[0]~8_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.datad(\CPU_inst|PC0|PC_reg~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~14 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|PC_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[2]~2 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[2]~2_combout  = (\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~4_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~14_combout ))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg~14_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2]~2 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \CPU_inst|PC0|PC_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[2]~2_combout ),
	.asdata(\CPU_inst|PC0|adder_out[2]~7_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\CPU_inst|PC0|PC_reg [11],\CPU_inst|PC0|PC_reg [10],\CPU_inst|PC0|PC_reg [9],\CPU_inst|PC0|PC_reg [8],\CPU_inst|PC0|PC_reg [7],\CPU_inst|PC0|PC_reg [6],\CPU_inst|PC0|PC_reg [5],\CPU_inst|PC0|PC_reg [4],\CPU_inst|PC0|PC_reg [3],\CPU_inst|PC0|PC_reg [2],\CPU_inst|PC0|PC_reg [1],\CPU_inst|PC0|PC_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "riptide_rom_programmer.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8EAAA79E7BE9E79EA1255612A43AA79E79E7BA7A9EA67BA67BA8E38E1111115565679EDE79EAA79E79EA69AFE79E884444455595AA79E78E38E9EA7A9EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAA38E384444455595B79E7AA9E79E7BE79E884444455595AA79E7AAA8E38EAA9EAA7AA9EAABAEBAA6AA6AAEBAEBAE6A9AB8AAAD785E5BBA1212A43AA79EE848490AEA9E7BA0B9EC3A80BB0EA02EE80BBA02EE8484A90EA9E7BA121242BAA79EDE0BB3D2EBEFBAAAABAEFFFE;
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~2 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~2_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [11] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~2 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|I_alternate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \CPU_inst|decode_unit0|I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~0_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [11]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\CPU_inst|decode_unit0|I_alternate [11]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~0 .lut_mask = 16'hA088;
defparam \CPU_inst|decode_unit0|I_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \CPU_inst|decode_unit0|I_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|n_LB_w_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|n_LB_w_reg~0_combout  = (\CPU_inst|decode_unit0|Decoder1~0_combout  & (\CPU_inst|decode_unit0|I_reg [11])) # (!\CPU_inst|decode_unit0|Decoder1~0_combout  & ((\CPU_inst|decode_unit0|I_reg [3])))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|Decoder1~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .lut_mask = 16'hAFA0;
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \CPU_inst|decode_unit0|latch_address_w_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_address_w_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_address_w_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \CPU_inst|latch_address_w1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|latch_address_w_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w1 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \CPU_inst|latch_address_w2~feeder (
// Equation(s):
// \CPU_inst|latch_address_w2~feeder_combout  = \CPU_inst|latch_address_w1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_w1~q ),
	.cin(gnd),
	.combout(\CPU_inst|latch_address_w2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_address_w2~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|latch_address_w2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \CPU_inst|latch_address_w2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|latch_address_w2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w2 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \CPU_inst|latch_address_w3~feeder (
// Equation(s):
// \CPU_inst|latch_address_w3~feeder_combout  = \CPU_inst|latch_address_w2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_w2~q ),
	.cin(gnd),
	.combout(\CPU_inst|latch_address_w3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_address_w3~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|latch_address_w3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \CPU_inst|latch_address_w3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|latch_address_w3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w3 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \CPU_inst|latch_address_w4~feeder (
// Equation(s):
// \CPU_inst|latch_address_w4~feeder_combout  = \CPU_inst|latch_address_w3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_w3~q ),
	.cin(gnd),
	.combout(\CPU_inst|latch_address_w4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_address_w4~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|latch_address_w4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \CPU_inst|latch_address_w4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|latch_address_w4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w4 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w4 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \CPU_inst|latch_address_w5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_w4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w5 .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|always2~1 (
// Equation(s):
// \CPU_inst|shift_merge0|always2~1_combout  = (\CPU_inst|latch_address_w5~q  & \CPU_inst|latch_wren5~q )

	.dataa(\CPU_inst|latch_address_w5~q ),
	.datab(gnd),
	.datac(\CPU_inst|latch_wren5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|always2~1 .lut_mask = 16'hA0A0;
defparam \CPU_inst|shift_merge0|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \CPU_inst|shift_merge0|RBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~1_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [1]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [1]))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datab(\CPU_inst|shift_merge0|RBD_reg [1]),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_w4~q ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~1 .lut_mask = 16'hCCAA;
defparam \CPU_inst|shift_merge0|merge_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \CPU_inst|shift_merge0|merge_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [3])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [5])))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|merge_mask [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~0 .lut_mask = 16'hF5A0;
defparam \CPU_inst|shift_merge0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~5_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [2])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [2]),
	.datac(\CPU_inst|shift_merge0|merge_mask [4]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~5 .lut_mask = 16'hCCF0;
defparam \CPU_inst|shift_merge0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~6_combout  = (\CPU_inst|shift_merge0|merge_in [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux6~5_combout ))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux6~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_in [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.datad(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~6 .lut_mask = 16'hA820;
defparam \CPU_inst|shift_merge0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~1_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_in [1])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_in [1] & \CPU_inst|shift_merge0|merge_mask 
// [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_in [1]),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~1 .lut_mask = 16'hAAF8;
defparam \CPU_inst|shift_merge0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~2_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [6]))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [7])))) # (!\CPU_inst|merge_D05 [1] & 
// (((\CPU_inst|merge_D05 [0]))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|merge_mask [7]),
	.datac(\CPU_inst|shift_merge0|merge_mask [6]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~2 .lut_mask = 16'hF588;
defparam \CPU_inst|shift_merge0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~3_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux6~1_combout  & \CPU_inst|shift_merge0|Mux6~2_combout )))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux6~2_combout  & 
// (\CPU_inst|shift_merge0|shift_reg [0])) # (!\CPU_inst|shift_merge0|Mux6~2_combout  & ((\CPU_inst|shift_merge0|Mux6~1_combout )))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.datad(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~3 .lut_mask = 16'hE450;
defparam \CPU_inst|shift_merge0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~4_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux6~6_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux6~3_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~4 .lut_mask = 16'hBB88;
defparam \CPU_inst|shift_merge0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[1]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout  = \CPU_inst|shift_merge0|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \CPU_inst|shift_merge0|LBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \intcon_inst|control~4 (
// Equation(s):
// \intcon_inst|control~4_combout  = (!\rst~q  & \CPU_inst|shift_merge0|LBD_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\intcon_inst|control~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|control~4 .lut_mask = 16'h0F00;
defparam \intcon_inst|control~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \intcon_inst|control[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|control~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\intcon_inst|control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|control[1] .is_wysiwyg = "true";
defparam \intcon_inst|control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \intcon_inst|interrupt[1] (
// Equation(s):
// \intcon_inst|interrupt [1] = (!\intcon_inst|status [1]) # (!\intcon_inst|control [1])

	.dataa(\intcon_inst|control [1]),
	.datab(gnd),
	.datac(\intcon_inst|status [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\intcon_inst|interrupt [1]),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[1] .lut_mask = 16'h5F5F;
defparam \intcon_inst|interrupt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \intcon_inst|interrupt[0]~0 (
// Equation(s):
// \intcon_inst|interrupt[0]~0_combout  = (\intcon_inst|status [0] & \intcon_inst|control [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\intcon_inst|status [0]),
	.datad(\intcon_inst|control [0]),
	.cin(gnd),
	.combout(\intcon_inst|interrupt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|interrupt[0]~0 .lut_mask = 16'hF000;
defparam \intcon_inst|interrupt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \intcon_inst|int_addr~2 (
// Equation(s):
// \intcon_inst|int_addr~2_combout  = (\intcon_inst|interrupt[0]~0_combout ) # ((\intcon_inst|WideOr1~1_combout  & (\intcon_inst|control [4] & \intcon_inst|status [4])))

	.dataa(\intcon_inst|WideOr1~1_combout ),
	.datab(\intcon_inst|interrupt[0]~0_combout ),
	.datac(\intcon_inst|control [4]),
	.datad(\intcon_inst|status [4]),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~2 .lut_mask = 16'hECCC;
defparam \intcon_inst|int_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \intcon_inst|WideOr1~2 (
// Equation(s):
// \intcon_inst|WideOr1~2_combout  = (\intcon_inst|WideOr1~1_combout  & (!\intcon_inst|interrupt[0]~0_combout  & ((!\intcon_inst|control [5]) # (!\intcon_inst|status [5]))))

	.dataa(\intcon_inst|WideOr1~1_combout ),
	.datab(\intcon_inst|interrupt[0]~0_combout ),
	.datac(\intcon_inst|status [5]),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~2 .lut_mask = 16'h0222;
defparam \intcon_inst|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \intcon_inst|int_addr~4 (
// Equation(s):
// \intcon_inst|int_addr~4_combout  = (!\intcon_inst|int_addr~2_combout  & ((\intcon_inst|WideOr1~2_combout ) # ((\intcon_inst|interrupt [1] & !\intcon_inst|WideOr1~3_combout ))))

	.dataa(\intcon_inst|interrupt [1]),
	.datab(\intcon_inst|int_addr~2_combout ),
	.datac(\intcon_inst|WideOr1~2_combout ),
	.datad(\intcon_inst|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~4 .lut_mask = 16'h3032;
defparam \intcon_inst|int_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \intcon_inst|int_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[1] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \CPU_inst|PC0|A_next_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~3 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~3_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [1])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [1])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(\CPU_inst|PC0|A_next_I [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~3 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \CPU_inst|PC0|A_current_I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~1 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~1_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [1])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [1])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(\CPU_inst|PC0|A_current_I_alternate [1]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~1 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_current_I~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \CPU_inst|PC0|A_current_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~1_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~4_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [1]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_current_I [1]))

	.dataa(\CPU_inst|PC0|A_current_I [1]),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~4 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|A_pipe0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \CPU_inst|PC0|A_pipe0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~1_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [1]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_pipe0 [1]))

	.dataa(\CPU_inst|PC0|A_pipe0 [1]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~1 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A_pipe1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \CPU_inst|PC0|A_pipe1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~5 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~5_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|PC_reg [1]))) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|A_pipe1 [1]))

	.dataa(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datab(\CPU_inst|PC0|A_pipe1 [1]),
	.datac(\CPU_inst|PC0|PC_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~5 .lut_mask = 16'hE4E4;
defparam \CPU_inst|PC0|A_pipe2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \CPU_inst|PC0|A_pipe2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[1]~1 (
// Equation(s):
// \CPU_inst|PC0|stack_in[1]~1_combout  = (\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe2 [1]))) # (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe1 [1]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1 [1]),
	.datac(\CPU_inst|PC0|A_pipe2 [1]),
	.datad(\CPU_inst|interrupt~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[1]~1 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|stack_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \CPU_inst|PC0|cstack0|input_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~225 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~225 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~241 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~241 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~97 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~113feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~113feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~113feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~113 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~273 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~273_combout  = (\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~113_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~97_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~273 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~274 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~274_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~273_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~241_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~273_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~225_q )))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~273_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~225_q ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~241_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~273_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~274 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~161 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~266 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~266_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~161_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~33_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~161_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~266 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~177 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~267 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~267_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~266_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~177_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~266_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~49_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~266_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~266_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~177_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~267 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|cstack0|stack_mem~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~145 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~129 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~270 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~270_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [3])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~129_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [3] & (\CPU_inst|PC0|cstack0|stack_mem~1_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~129_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~270 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~271 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~271_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~270_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~145_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~270_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~17_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~270_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~145_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~270_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~271 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~81feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~81feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~81feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~81 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~65 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~268 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~268_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~81_q ) # ((\CPU_inst|PC0|cstack0|address [3])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~65_q  & 
// !\CPU_inst|PC0|cstack0|address [3]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.datad(\CPU_inst|PC0|cstack0|address [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~268 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~209 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~193 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~269 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~269_combout  = (\CPU_inst|PC0|cstack0|stack_mem~268_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~209_q )) # (!\CPU_inst|PC0|cstack0|address [3]))) # (!\CPU_inst|PC0|cstack0|stack_mem~268_combout  & 
// (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~193_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~268_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~209_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~193_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~269 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~272 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~272_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [2])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~269_combout ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~271_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~271_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~269_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~272 .lut_mask = 16'hF4A4;
defparam \CPU_inst|PC0|cstack0|stack_mem~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~275 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~275_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~272_combout  & (\CPU_inst|PC0|cstack0|stack_mem~274_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~272_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~267_combout ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~272_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~274_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~267_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~272_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~275 .lut_mask = 16'hAFC0;
defparam \CPU_inst|PC0|cstack0|stack_mem~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \CPU_inst|PC0|cstack0|output_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \CPU_inst|PC0|xec_return_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~11 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~11_combout  = (\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|cstack0|output_buf [1]) # ((\CPU_inst|PC0|PC_reg[0]~8_combout )))) # (!\CPU_inst|PC0|always2~0_combout  & (((\CPU_inst|PC0|xec_return_addr [1] & 
// !\CPU_inst|PC0|PC_reg[0]~8_combout ))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [1]),
	.datac(\CPU_inst|PC0|xec_return_addr [1]),
	.datad(\CPU_inst|PC0|PC_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~11 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|PC_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~12 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~12_combout  = (\CPU_inst|PC0|PC_reg[0]~8_combout  & ((\CPU_inst|PC0|PC_reg~11_combout  & (\intcon_inst|int_addr [1])) # (!\CPU_inst|PC0|PC_reg~11_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [1]))))) # 
// (!\CPU_inst|PC0|PC_reg[0]~8_combout  & (((\CPU_inst|PC0|PC_reg~11_combout ))))

	.dataa(\intcon_inst|int_addr [1]),
	.datab(\CPU_inst|PC0|PC_reg[0]~8_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.datad(\CPU_inst|PC0|PC_reg~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~12 .lut_mask = 16'hBBC0;
defparam \CPU_inst|PC0|PC_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[1]~1 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[1]~1_combout  = (\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|Add1~2_combout ))) # (!\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|PC_reg~12_combout ))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg~12_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|Add1~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1]~1 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|PC_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \CPU_inst|PC0|PC_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.asdata(\CPU_inst|PC0|adder_out[1]~4_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~4_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [15] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~4 .lut_mask = 16'hCC00;
defparam \CPU_inst|decode_unit0|I_alternate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \CPU_inst|decode_unit0|I_alternate[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~1_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [15])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// ((\rom_inst|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [15]),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~1 .lut_mask = 16'h88A0;
defparam \CPU_inst|decode_unit0|I_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \CPU_inst|decode_unit0|I_reg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|JMP~0 (
// Equation(s):
// \CPU_inst|decode_unit0|JMP~0_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|I_reg [14] & \CPU_inst|decode_unit0|I_reg [13])))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [14]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|JMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP~0 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|JMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \CPU_inst|decode_unit0|JMP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|JMP~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|JMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|JMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|always2~1 (
// Equation(s):
// \CPU_inst|PC0|always2~1_combout  = (!\CPU_inst|decode_unit0|JMP~q  & (!\CPU_inst|PC0|prev_XEC~q  & !\CPU_inst|PC0|always2~0_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|JMP~q ),
	.datac(\CPU_inst|PC0|prev_XEC~q ),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~1 .lut_mask = 16'h0003;
defparam \CPU_inst|PC0|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \intcon_inst|int_addr~1 (
// Equation(s):
// \intcon_inst|int_addr~1_combout  = (\intcon_inst|WideOr1~3_combout  & (((!\intcon_inst|control [5]) # (!\intcon_inst|status [5])))) # (!\intcon_inst|WideOr1~3_combout  & (\intcon_inst|interrupt [1]))

	.dataa(\intcon_inst|interrupt [1]),
	.datab(\intcon_inst|WideOr1~3_combout ),
	.datac(\intcon_inst|status [5]),
	.datad(\intcon_inst|control [5]),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~1 .lut_mask = 16'h2EEE;
defparam \intcon_inst|int_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \intcon_inst|int_addr~0 (
// Equation(s):
// \intcon_inst|int_addr~0_combout  = (\intcon_inst|WideOr1~3_combout  & (((!\intcon_inst|status [6])) # (!\intcon_inst|control [6]))) # (!\intcon_inst|WideOr1~3_combout  & (((\intcon_inst|interrupt [2]))))

	.dataa(\intcon_inst|control [6]),
	.datab(\intcon_inst|status [6]),
	.datac(\intcon_inst|WideOr1~3_combout ),
	.datad(\intcon_inst|interrupt [2]),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~0 .lut_mask = 16'h7F70;
defparam \intcon_inst|int_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \intcon_inst|int_addr~3 (
// Equation(s):
// \intcon_inst|int_addr~3_combout  = (!\intcon_inst|int_addr~2_combout  & ((\intcon_inst|int_addr~0_combout ) # (!\intcon_inst|int_addr~1_combout )))

	.dataa(gnd),
	.datab(\intcon_inst|int_addr~1_combout ),
	.datac(\intcon_inst|int_addr~2_combout ),
	.datad(\intcon_inst|int_addr~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|int_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|int_addr~3 .lut_mask = 16'h0F03;
defparam \intcon_inst|int_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \intcon_inst|int_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|int_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_addr[0] .is_wysiwyg = "true";
defparam \intcon_inst|int_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \CPU_inst|PC0|A_next_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate~0 (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate~0_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_next_I [0])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datac(\CPU_inst|PC0|PC_reg [0]),
	.datad(\CPU_inst|PC0|A_next_I [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate~0 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I_alternate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \CPU_inst|PC0|A_current_I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_current_I_alternate[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~0 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~0_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [0])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [0])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [0]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~0 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_current_I~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \CPU_inst|PC0|A_current_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~0_combout ),
	.asdata(\CPU_inst|PC0|PC_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe0~2_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_current_I [0])))

	.dataa(\CPU_inst|PC0|PC_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_current_I [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0~2 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \CPU_inst|PC0|A_pipe0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|A_pipe0[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1~0_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe0 [0])))

	.dataa(\CPU_inst|PC0|PC_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_pipe0 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1~0 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \CPU_inst|PC0|A_pipe1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe2~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe2~4_combout  = (\CPU_inst|PC0|prev_pipeline_flush~q  & (\CPU_inst|PC0|PC_reg [0])) # (!\CPU_inst|PC0|prev_pipeline_flush~q  & ((\CPU_inst|PC0|A_pipe1 [0])))

	.dataa(\CPU_inst|PC0|PC_reg [0]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_pipeline_flush~q ),
	.datad(\CPU_inst|PC0|A_pipe1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2~4 .lut_mask = 16'hAFA0;
defparam \CPU_inst|PC0|A_pipe2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \CPU_inst|PC0|A_pipe2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe2~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe2[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \CPU_inst|PC0|stack_in[0]~0 (
// Equation(s):
// \CPU_inst|PC0|stack_in[0]~0_combout  = (\CPU_inst|interrupt~q  & (\CPU_inst|PC0|A_pipe2 [0])) # (!\CPU_inst|interrupt~q  & ((\CPU_inst|PC0|A_pipe1 [0])))

	.dataa(gnd),
	.datab(\CPU_inst|interrupt~q ),
	.datac(\CPU_inst|PC0|A_pipe2 [0]),
	.datad(\CPU_inst|PC0|A_pipe1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_in[0]~0 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|stack_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \CPU_inst|PC0|cstack0|input_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|stack_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~176 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~240 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~240 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~144 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~208feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~208feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~208feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~208 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~263 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~263_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~208_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~144_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~144_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~208_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~263 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~264 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~264_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~263_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~240_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~263_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~176_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~263_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~176_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~240_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~263_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~264 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~128 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~381_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~192feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~192feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~192feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~192 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~379_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~256 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~256_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~192_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~128_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~128_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~192_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~256 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~160 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~377_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~224feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~224feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~224feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~224 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~383_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~224 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~257 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~257_combout  = (\CPU_inst|PC0|cstack0|stack_mem~256_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~224_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~256_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~160_q )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~256_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~160_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~224_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~257 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|cstack0|stack_mem~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~258 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~258_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~48_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~16_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~258 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~112 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~80 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~259 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~259_combout  = (\CPU_inst|PC0|cstack0|stack_mem~258_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~112_q )) # (!\CPU_inst|PC0|cstack0|address [2]))) # (!\CPU_inst|PC0|cstack0|stack_mem~258_combout  & 
// (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~80_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~258_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~259 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~32feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~32feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~32feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~260 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~260_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [2]) # ((\CPU_inst|PC0|cstack0|stack_mem~32_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (!\CPU_inst|PC0|cstack0|address [2] & 
// (\CPU_inst|PC0|cstack0|stack_mem~0_q )))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~260 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|cstack0|stack_mem~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~96 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~64 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~261 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~261_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~260_combout  & (\CPU_inst|PC0|cstack0|stack_mem~96_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~260_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~64_q ))))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~260_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~260_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~261 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~262 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~262_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [3]) # ((\CPU_inst|PC0|cstack0|stack_mem~259_combout )))) # (!\CPU_inst|PC0|cstack0|address [0] & (!\CPU_inst|PC0|cstack0|address [3] & 
// ((\CPU_inst|PC0|cstack0|stack_mem~261_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [3]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~259_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~261_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~262 .lut_mask = 16'hB9A8;
defparam \CPU_inst|PC0|cstack0|stack_mem~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~265 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~265_combout  = (\CPU_inst|PC0|cstack0|address [3] & ((\CPU_inst|PC0|cstack0|stack_mem~262_combout  & (\CPU_inst|PC0|cstack0|stack_mem~264_combout )) # (!\CPU_inst|PC0|cstack0|stack_mem~262_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~257_combout ))))) # (!\CPU_inst|PC0|cstack0|address [3] & (((\CPU_inst|PC0|cstack0|stack_mem~262_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [3]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~264_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~257_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~262_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~265 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|cstack0|stack_mem~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \CPU_inst|PC0|cstack0|output_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \CPU_inst|PC0|xec_return_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|XEC2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|xec_return_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|xec_return_addr[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|xec_return_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~9 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~9_combout  = (\CPU_inst|PC0|always2~0_combout  & ((\CPU_inst|PC0|cstack0|output_buf [0]) # ((\CPU_inst|PC0|PC_reg[0]~8_combout )))) # (!\CPU_inst|PC0|always2~0_combout  & (((\CPU_inst|PC0|xec_return_addr [0] & 
// !\CPU_inst|PC0|PC_reg[0]~8_combout ))))

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [0]),
	.datac(\CPU_inst|PC0|xec_return_addr [0]),
	.datad(\CPU_inst|PC0|PC_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~9 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|PC_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~10 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~10_combout  = (\CPU_inst|PC0|PC_reg[0]~8_combout  & ((\CPU_inst|PC0|PC_reg~9_combout  & ((\intcon_inst|int_addr [0]))) # (!\CPU_inst|PC0|PC_reg~9_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [0])))) # 
// (!\CPU_inst|PC0|PC_reg[0]~8_combout  & (((\CPU_inst|PC0|PC_reg~9_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[0]~8_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datac(\intcon_inst|int_addr [0]),
	.datad(\CPU_inst|PC0|PC_reg~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~10 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|PC_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[0]~0 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[0]~0_combout  = (\CPU_inst|PC0|always2~1_combout  & (\CPU_inst|PC0|Add1~0_combout )) # (!\CPU_inst|PC0|always2~1_combout  & ((\CPU_inst|PC0|PC_reg~10_combout )))

	.dataa(\CPU_inst|PC0|always2~1_combout ),
	.datab(\CPU_inst|PC0|Add1~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|PC_reg~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0]~0 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|PC_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \CPU_inst|PC0|PC_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg[0]~0_combout ),
	.asdata(\CPU_inst|PC0|adder_out[0]~1_combout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|PC0|always2~2_combout ),
	.ena(\CPU_inst|PC0|always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~7_combout  = (\rom_inst|altsyncram_component|auto_generated|q_a [8] & \CPU_inst|hazard_unit0|decoder_RST~combout )

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~7 .lut_mask = 16'hAA00;
defparam \CPU_inst|decode_unit0|I_alternate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \CPU_inst|decode_unit0|I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~4_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [8]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\CPU_inst|decode_unit0|I_alternate [8]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~4 .lut_mask = 16'hC0A0;
defparam \CPU_inst|decode_unit0|I_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \CPU_inst|decode_unit0|I_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|src_raddr_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|src_raddr_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (((!\CPU_inst|decode_unit0|WideAnd0~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [15])) # (!\CPU_inst|decode_unit0|src_raddr_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|src_raddr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg~2 .lut_mask = 16'h2AAA;
defparam \CPU_inst|decode_unit0|src_raddr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \CPU_inst|decode_unit0|src_raddr_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|src_raddr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|dest_waddr_reg[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|src_raddr_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|src_raddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \CPU_inst|src_raddr1[0]~feeder (
// Equation(s):
// \CPU_inst|src_raddr1[0]~feeder_combout  = \CPU_inst|decode_unit0|src_raddr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|src_raddr_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|src_raddr1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|src_raddr1[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|src_raddr1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \CPU_inst|src_raddr1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|src_raddr1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|src_raddr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|src_raddr1[0] .is_wysiwyg = "true";
defparam \CPU_inst|src_raddr1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \CPU_inst|reg_file0|r6[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r6[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \CPU_inst|reg_file0|r4[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r4[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~2_combout  = (\CPU_inst|src_raddr1 [0] & (((\CPU_inst|src_raddr1 [1])))) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r6 [6])) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|r4 [6])))))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|reg_file0|r6 [6]),
	.datac(\CPU_inst|reg_file0|r4 [6]),
	.datad(\CPU_inst|src_raddr1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~2 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \CPU_inst|reg_file0|r5[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r5[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~3_combout  = (\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|Mux1~2_combout  & ((\CPU_inst|reg_file0|ivl_reg [6]))) # (!\CPU_inst|reg_file0|Mux1~2_combout  & (\CPU_inst|reg_file0|r5 [6])))) # (!\CPU_inst|src_raddr1 [0] & 
// (\CPU_inst|reg_file0|Mux1~2_combout ))

	.dataa(\CPU_inst|src_raddr1 [0]),
	.datab(\CPU_inst|reg_file0|Mux1~2_combout ),
	.datac(\CPU_inst|reg_file0|r5 [6]),
	.datad(\CPU_inst|reg_file0|ivl_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~3 .lut_mask = 16'hEC64;
defparam \CPU_inst|reg_file0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \CPU_inst|reg_file0|r2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r2[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \CPU_inst|reg_file0|r3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r3[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \CPU_inst|reg_file0|r1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r1[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~0_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r1 [6]))) # (!\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|aux [6]))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|aux [6]),
	.datac(\CPU_inst|reg_file0|r1 [6]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~0 .lut_mask = 16'hFA44;
defparam \CPU_inst|reg_file0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~1_combout  = (\CPU_inst|src_raddr1 [1] & ((\CPU_inst|reg_file0|Mux1~0_combout  & ((\CPU_inst|reg_file0|r3 [6]))) # (!\CPU_inst|reg_file0|Mux1~0_combout  & (\CPU_inst|reg_file0|r2 [6])))) # (!\CPU_inst|src_raddr1 [1] & 
// (((\CPU_inst|reg_file0|Mux1~0_combout ))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r2 [6]),
	.datac(\CPU_inst|reg_file0|r3 [6]),
	.datad(\CPU_inst|reg_file0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~1 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|a_reg[6]~6 (
// Equation(s):
// \CPU_inst|reg_file0|a_reg[6]~6_combout  = (\CPU_inst|src_raddr1 [2] & (\CPU_inst|reg_file0|Mux1~3_combout )) # (!\CPU_inst|src_raddr1 [2] & ((\CPU_inst|reg_file0|Mux1~1_combout )))

	.dataa(\CPU_inst|reg_file0|Mux1~3_combout ),
	.datab(\CPU_inst|reg_file0|Mux1~1_combout ),
	.datac(gnd),
	.datad(\CPU_inst|src_raddr1 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[6]~6 .lut_mask = 16'hAACC;
defparam \CPU_inst|reg_file0|a_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \CPU_inst|reg_file0|r12[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r12[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r12[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \CPU_inst|reg_file0|r11[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r11[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r11[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~6 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~6_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & (((\CPU_inst|reg_file0|a_reg[1]~8_combout )))) # (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|a_reg[1]~8_combout  & (\CPU_inst|reg_file0|r12 [6])) # 
// (!\CPU_inst|reg_file0|a_reg[1]~8_combout  & ((\CPU_inst|reg_file0|r11 [6])))))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|r12 [6]),
	.datac(\CPU_inst|reg_file0|r11 [6]),
	.datad(\CPU_inst|reg_file0|a_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~6 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \CPU_inst|reg_file0|r13[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r13[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r13[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|r15[6]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|r15[6]~feeder_combout  = \CPU_inst|ALU0|alu_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|r15[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|r15[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \CPU_inst|reg_file0|r15[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|r15[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r15[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r15[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \CPU_inst|reg_file0|r14[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r14[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r14[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~4_combout  = (\CPU_inst|src_raddr1 [1] & (((\CPU_inst|src_raddr1 [0])))) # (!\CPU_inst|src_raddr1 [1] & ((\CPU_inst|src_raddr1 [0] & (\CPU_inst|reg_file0|r15 [6])) # (!\CPU_inst|src_raddr1 [0] & ((\CPU_inst|reg_file0|r14 [6])))))

	.dataa(\CPU_inst|src_raddr1 [1]),
	.datab(\CPU_inst|reg_file0|r15 [6]),
	.datac(\CPU_inst|reg_file0|r14 [6]),
	.datad(\CPU_inst|src_raddr1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~4 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \CPU_inst|reg_file0|r16[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|r16 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|r16[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|r16[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~5 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~5_combout  = (\CPU_inst|reg_file0|Mux1~4_combout  & (((\CPU_inst|reg_file0|ivr_reg [6])) # (!\CPU_inst|src_raddr1 [1]))) # (!\CPU_inst|reg_file0|Mux1~4_combout  & (\CPU_inst|src_raddr1 [1] & (\CPU_inst|reg_file0|r16 [6])))

	.dataa(\CPU_inst|reg_file0|Mux1~4_combout ),
	.datab(\CPU_inst|src_raddr1 [1]),
	.datac(\CPU_inst|reg_file0|r16 [6]),
	.datad(\CPU_inst|reg_file0|ivr_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~5 .lut_mask = 16'hEA62;
defparam \CPU_inst|reg_file0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~7 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~7_combout  = (\CPU_inst|reg_file0|a_reg[1]~9_combout  & ((\CPU_inst|reg_file0|Mux1~6_combout  & (\CPU_inst|reg_file0|r13 [6])) # (!\CPU_inst|reg_file0|Mux1~6_combout  & ((\CPU_inst|reg_file0|Mux1~5_combout ))))) # 
// (!\CPU_inst|reg_file0|a_reg[1]~9_combout  & (\CPU_inst|reg_file0|Mux1~6_combout ))

	.dataa(\CPU_inst|reg_file0|a_reg[1]~9_combout ),
	.datab(\CPU_inst|reg_file0|Mux1~6_combout ),
	.datac(\CPU_inst|reg_file0|r13 [6]),
	.datad(\CPU_inst|reg_file0|Mux1~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~7 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \CPU_inst|reg_file0|a_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|a_reg[6]~6_combout ),
	.asdata(\CPU_inst|reg_file0|Mux1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|src_raddr1 [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~22 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~22_combout  = (\CPU_inst|reg_file0|a_reg [6] & (((!\CPU_inst|reg_file0|a_forward1~1_combout ) # (!\CPU_inst|reg_file0|a_forward1~0_combout )) # (!\CPU_inst|reg_file0|prev_wren~q )))

	.dataa(\CPU_inst|reg_file0|a_reg [6]),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~22 .lut_mask = 16'h2AAA;
defparam \CPU_inst|reg_file0|a_data[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \CPU_inst|reg_file0|prev_w_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|prev_w_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|prev_w_data[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|prev_w_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~21 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~21_combout  = (\CPU_inst|reg_file0|a_forward1~0_combout  & (\CPU_inst|reg_file0|prev_wren~q  & (\CPU_inst|reg_file0|prev_w_data [6] & \CPU_inst|reg_file0|a_forward1~1_combout )))

	.dataa(\CPU_inst|reg_file0|a_forward1~0_combout ),
	.datab(\CPU_inst|reg_file0|prev_wren~q ),
	.datac(\CPU_inst|reg_file0|prev_w_data [6]),
	.datad(\CPU_inst|reg_file0|a_forward1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~21 .lut_mask = 16'h8000;
defparam \CPU_inst|reg_file0|a_data[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|a_data[6]~23 (
// Equation(s):
// \CPU_inst|reg_file0|a_data[6]~23_combout  = (\CPU_inst|reg_file0|a_forward0~2_combout  & (((\CPU_inst|ALU0|alu_reg [6])))) # (!\CPU_inst|reg_file0|a_forward0~2_combout  & ((\CPU_inst|reg_file0|a_data[6]~22_combout ) # 
// ((\CPU_inst|reg_file0|a_data[6]~21_combout ))))

	.dataa(\CPU_inst|reg_file0|a_data[6]~22_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [6]),
	.datac(\CPU_inst|reg_file0|a_forward0~2_combout ),
	.datad(\CPU_inst|reg_file0|a_data[6]~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|a_data[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_data[6]~23 .lut_mask = 16'hCFCA;
defparam \CPU_inst|reg_file0|a_data[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \CPU_inst|PC0|WideOr0~1 (
// Equation(s):
// \CPU_inst|PC0|WideOr0~1_combout  = (\CPU_inst|reg_file0|a_data[6]~23_combout ) # ((\CPU_inst|reg_file0|a_data[7]~20_combout ) # ((\CPU_inst|reg_file0|a_data[4]~17_combout ) # (\CPU_inst|reg_file0|a_data[5]~14_combout )))

	.dataa(\CPU_inst|reg_file0|a_data[6]~23_combout ),
	.datab(\CPU_inst|reg_file0|a_data[7]~20_combout ),
	.datac(\CPU_inst|reg_file0|a_data[4]~17_combout ),
	.datad(\CPU_inst|reg_file0|a_data[5]~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \CPU_inst|PC0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_RST~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_RST~1_combout  = (!\CPU_inst|XEC2~q  & (\CPU_inst|hazard_unit0|decoder_RST~0_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~2_combout  & !\CPU_inst|PC0|cstack0|address[1]~5_combout )))

	.dataa(\CPU_inst|XEC2~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~0_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~2_combout ),
	.datad(\CPU_inst|PC0|cstack0|address[1]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_RST~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_RST~1 .lut_mask = 16'h0004;
defparam \CPU_inst|hazard_unit0|decoder_RST~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_RST (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_RST~combout  = (\CPU_inst|hazard_unit0|decoder_RST~1_combout  & (((!\CPU_inst|PC0|WideOr0~1_combout  & !\CPU_inst|PC0|WideOr0~0_combout )) # (!\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|PC0|WideOr0~1_combout ),
	.datab(\CPU_inst|NZT2~q ),
	.datac(\CPU_inst|PC0|WideOr0~0_combout ),
	.datad(\CPU_inst|hazard_unit0|decoder_RST~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_RST .lut_mask = 16'h3700;
defparam \CPU_inst|hazard_unit0|decoder_RST .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \intcon_inst|WideOr1~0 (
// Equation(s):
// \intcon_inst|WideOr1~0_combout  = (\intcon_inst|control [6] & ((\intcon_inst|status [6]) # ((\intcon_inst|status [7] & \intcon_inst|control [7])))) # (!\intcon_inst|control [6] & (\intcon_inst|status [7] & (\intcon_inst|control [7])))

	.dataa(\intcon_inst|control [6]),
	.datab(\intcon_inst|status [7]),
	.datac(\intcon_inst|control [7]),
	.datad(\intcon_inst|status [6]),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1~0 .lut_mask = 16'hEAC0;
defparam \intcon_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \intcon_inst|WideOr1 (
// Equation(s):
// \intcon_inst|WideOr1~combout  = ((\intcon_inst|WideOr1~0_combout ) # ((\intcon_inst|status [4] & \intcon_inst|control [4]))) # (!\intcon_inst|WideOr1~2_combout )

	.dataa(\intcon_inst|WideOr1~2_combout ),
	.datab(\intcon_inst|status [4]),
	.datac(\intcon_inst|control [4]),
	.datad(\intcon_inst|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\intcon_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \intcon_inst|WideOr1 .lut_mask = 16'hFFD5;
defparam \intcon_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \intcon_inst|int_rq (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\intcon_inst|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intcon_inst|int_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \intcon_inst|int_rq .is_wysiwyg = "true";
defparam \intcon_inst|int_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \CPU_inst|prev_int_rq~0 (
// Equation(s):
// \CPU_inst|prev_int_rq~0_combout  = (\intcon_inst|int_rq~q  & ((\CPU_inst|hazard_unit0|decoder_RST~combout ) # (\CPU_inst|prev_int_rq~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(gnd),
	.datac(\CPU_inst|prev_int_rq~q ),
	.datad(\intcon_inst|int_rq~q ),
	.cin(gnd),
	.combout(\CPU_inst|prev_int_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|prev_int_rq~0 .lut_mask = 16'hFA00;
defparam \CPU_inst|prev_int_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \CPU_inst|prev_int_rq (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|prev_int_rq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|RST~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|prev_int_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|prev_int_rq .is_wysiwyg = "true";
defparam \CPU_inst|prev_int_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \CPU_inst|interrupt~0 (
// Equation(s):
// \CPU_inst|interrupt~0_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout  & (\intcon_inst|int_rq~q  & !\CPU_inst|prev_int_rq~q ))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\intcon_inst|int_rq~q ),
	.datac(gnd),
	.datad(\CPU_inst|prev_int_rq~q ),
	.cin(gnd),
	.combout(\CPU_inst|interrupt~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|interrupt~0 .lut_mask = 16'h0088;
defparam \CPU_inst|interrupt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \CPU_inst|interrupt (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|interrupt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|interrupt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|interrupt .is_wysiwyg = "true";
defparam \CPU_inst|interrupt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~1 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~1_combout  = (\CPU_inst|decode_unit0|src_raddr_reg~0_combout  & (!\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|CALL~0_combout  & \CPU_inst|decode_unit0|alu_op_reg~0_combout )))

	.dataa(\CPU_inst|decode_unit0|src_raddr_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~1 .lut_mask = 16'h2000;
defparam \CPU_inst|decode_unit0|CALL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \CPU_inst|decode_unit0|CALL (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|CALL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|decode_unit0|XEC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|CALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|CALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \CPU_inst|CALL1~0 (
// Equation(s):
// \CPU_inst|CALL1~0_combout  = (!\CPU_inst|PC0|stack_pop~2_combout  & (!\CPU_inst|hazard_unit0|hazard~3_combout  & \CPU_inst|decode_unit0|CALL~q ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|stack_pop~2_combout ),
	.datac(\CPU_inst|hazard_unit0|hazard~3_combout ),
	.datad(\CPU_inst|decode_unit0|CALL~q ),
	.cin(gnd),
	.combout(\CPU_inst|CALL1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL1~0 .lut_mask = 16'h0300;
defparam \CPU_inst|CALL1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \CPU_inst|CALL1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|CALL1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL1 .is_wysiwyg = "true";
defparam \CPU_inst|CALL1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \CPU_inst|CALL2~2 (
// Equation(s):
// \CPU_inst|CALL2~2_combout  = (!\CPU_inst|interrupt~q  & (\CPU_inst|PC0|stack_pop~0_combout  & (!\CPU_inst|CALL2~q  & \CPU_inst|CALL1~q )))

	.dataa(\CPU_inst|interrupt~q ),
	.datab(\CPU_inst|PC0|stack_pop~0_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(\CPU_inst|CALL1~q ),
	.cin(gnd),
	.combout(\CPU_inst|CALL2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL2~2 .lut_mask = 16'h0400;
defparam \CPU_inst|CALL2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \CPU_inst|CALL2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|CALL2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL2 .is_wysiwyg = "true";
defparam \CPU_inst|CALL2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \CPU_inst|alu_op2~8 (
// Equation(s):
// \CPU_inst|alu_op2~8_combout  = (!\CPU_inst|CALL2~q  & (\CPU_inst|alu_op1 [0] & (!\CPU_inst|interrupt~q  & \CPU_inst|PC0|stack_pop~0_combout )))

	.dataa(\CPU_inst|CALL2~q ),
	.datab(\CPU_inst|alu_op1 [0]),
	.datac(\CPU_inst|interrupt~q ),
	.datad(\CPU_inst|PC0|stack_pop~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~8 .lut_mask = 16'h0400;
defparam \CPU_inst|alu_op2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \CPU_inst|alu_op2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \CPU_inst|alu_op3[0]~feeder (
// Equation(s):
// \CPU_inst|alu_op3[0]~feeder_combout  = \CPU_inst|alu_op2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|alu_op3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \CPU_inst|alu_op3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \CPU_inst|ALU0|Mux7~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux7~0_combout  = (\CPU_inst|alu_op3 [1] & (((\CPU_inst|alu_b_mux_out[0]~1_combout  & \CPU_inst|alu_a_mux_out[0]~0_combout )))) # (!\CPU_inst|alu_op3 [1] & ((\CPU_inst|alu_op3 [2] & (\CPU_inst|alu_b_mux_out[0]~1_combout )) # 
// (!\CPU_inst|alu_op3 [2] & ((\CPU_inst|alu_a_mux_out[0]~0_combout )))))

	.dataa(\CPU_inst|alu_op3 [2]),
	.datab(\CPU_inst|alu_op3 [1]),
	.datac(\CPU_inst|alu_b_mux_out[0]~1_combout ),
	.datad(\CPU_inst|alu_a_mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux7~0 .lut_mask = 16'hF120;
defparam \CPU_inst|ALU0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \CPU_inst|ALU0|Mux7~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux7~1_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|add_result[0]~0_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|Mux7~0_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.datad(\CPU_inst|ALU0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux7~1 .lut_mask = 16'hF3C0;
defparam \CPU_inst|ALU0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \CPU_inst|ALU0|alu_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \CPU_inst|shift_merge0|shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_in~3 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_in~3_combout  = (\CPU_inst|latch_address_w4~q  & ((\CPU_inst|shift_merge0|RBD_reg [3]))) # (!\CPU_inst|latch_address_w4~q  & (\CPU_inst|shift_merge0|LBD_reg [3]))

	.dataa(\CPU_inst|latch_address_w4~q ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|RBD_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in~3 .lut_mask = 16'hEE44;
defparam \CPU_inst|shift_merge0|merge_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \CPU_inst|shift_merge0|merge_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|merge_in~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~5 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~5_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(\CPU_inst|shift_merge0|merge_in [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~5 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~4 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~4_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [3] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|shift_reg [2]),
	.datac(\CPU_inst|shift_merge0|merge_in [3]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~4 .lut_mask = 16'hFCCC;
defparam \CPU_inst|shift_merge0|merge_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~1_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|merge_result~4_combout ) # (\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_result~5_combout  & ((!\CPU_inst|merge_D05 
// [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~1 .lut_mask = 16'hF0CA;
defparam \CPU_inst|shift_merge0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~3 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~3_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [3]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [1]),
	.datab(\CPU_inst|shift_merge0|merge_in [3]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~3 .lut_mask = 16'hF8F8;
defparam \CPU_inst|shift_merge0|merge_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~2_combout  = (\CPU_inst|shift_merge0|Mux4~1_combout  & ((\CPU_inst|shift_merge0|shift_reg [0]) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux4~1_combout  & (((\CPU_inst|shift_merge0|merge_result~3_combout  & 
// \CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~2 .lut_mask = 16'hB8CC;
defparam \CPU_inst|shift_merge0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~4_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [4]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~4 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [5]))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [7]))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|shift_merge0|merge_mask [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~0 .lut_mask = 16'hFA50;
defparam \CPU_inst|shift_merge0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~5_combout  = (\CPU_inst|shift_merge0|merge_in [3] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux4~4_combout )) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux4~0_combout )))))

	.dataa(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.datab(\CPU_inst|shift_merge0|merge_in [3]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~5 .lut_mask = 16'h8C80;
defparam \CPU_inst|shift_merge0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux4~5_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux4~2_combout ))

	.dataa(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~3 .lut_mask = 16'hF0AA;
defparam \CPU_inst|shift_merge0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[3]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout  = \CPU_inst|shift_merge0|Mux4~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \CPU_inst|shift_merge0|LBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \i2c_ri_inst|write_req~0 (
// Equation(s):
// \i2c_ri_inst|write_req~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [3] & \i2c_ri_inst|start_req~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datac(\i2c_ri_inst|start_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|write_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|write_req~0 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|write_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \i2c_ri_inst|write_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|write_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|write_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|write_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|write_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|prev_write_req~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout  = (\i2c_ri_inst|write_req~q  & !\rst~q )

	.dataa(\i2c_ri_inst|write_req~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req~0 .lut_mask = 16'h0A0A;
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N9
dffeas \i2c_ri_inst|i2c_phy_inst|prev_write_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|prev_write_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|prev_write_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|prev_write_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|write_req_flag~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout  = (!\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ) # ((\i2c_ri_inst|write_req~q  & !\i2c_ri_inst|i2c_phy_inst|prev_write_req~q ))))

	.dataa(\i2c_ri_inst|write_req~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|prev_write_req~q ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~0 .lut_mask = 16'h0F02;
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|write_req_flag~1 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout  = (\i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout  & ((!\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ) # (!\i2c_ri_inst|i2c_phy_inst|always0~0_combout )))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|write_req_flag~0_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~1 .lut_mask = 16'h5F00;
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \i2c_ri_inst|i2c_phy_inst|write_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|write_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|write_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_active~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_active~2_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & ((\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ) # ((\i2c_ri_inst|i2c_phy_inst|always0~4_combout  & !\i2c_ri_inst|i2c_phy_inst|clk_i2c~q )))) # 
// (!\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & (\i2c_ri_inst|i2c_phy_inst|always0~4_combout  & ((!\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~2 .lut_mask = 16'hA0EC;
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_active~4 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_active~4_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & ((\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ) # (\i2c_ri_inst|i2c_phy_inst|clk_active~q  $ (\i2c_ri_inst|i2c_phy_inst|clk_active~2_combout )))) # 
// (!\i2c_ri_inst|i2c_phy_inst|always0~0_combout  & (\i2c_ri_inst|i2c_phy_inst|clk_active~q  $ (((\i2c_ri_inst|i2c_phy_inst|clk_active~2_combout )))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~0_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|write_req_flag~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_active~2_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_active~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~4 .lut_mask = 16'hB3EC;
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_active~3 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_active~3_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~13_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~8_combout ) # ((\i2c_ri_inst|i2c_phy_inst|clk_active~4_combout  & !\i2c_ri_inst|i2c_phy_inst|always0~12_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_active~4_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~13_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~12_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~3 .lut_mask = 16'h3302;
defparam \i2c_ri_inst|i2c_phy_inst|clk_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N19
dffeas \i2c_ri_inst|i2c_phy_inst|clk_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_active~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_active .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~6 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~6_combout  = (\i2c_ri_inst|i2c_phy_inst|clk_active~q  & (!\i2c_ri_inst|i2c_phy_inst|clk_div [1] & (!\i2c_ri_inst|i2c_phy_inst|clk_div [0] & \i2c_ri_inst|i2c_phy_inst|clk_div [2])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_div [1]),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [0]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [2]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~6 .lut_mask = 16'h0200;
defparam \i2c_ri_inst|i2c_phy_inst|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N28
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~7 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~7_combout  = (!\i2c_ri_inst|i2c_phy_inst|clk_div [4] & \i2c_ri_inst|i2c_phy_inst|clk_div [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_div [4]),
	.datad(\i2c_ri_inst|i2c_phy_inst|clk_div [3]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~7 .lut_mask = 16'h0F00;
defparam \i2c_ri_inst|i2c_phy_inst|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N24
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|clk_i2c~0 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout  = (!\rst~q  & (\i2c_ri_inst|i2c_phy_inst|clk_i2c~q  $ (((\i2c_ri_inst|i2c_phy_inst|always0~6_combout  & \i2c_ri_inst|i2c_phy_inst|always0~7_combout )))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~6_combout ),
	.datab(\rst~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c~0 .lut_mask = 16'h1230;
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N25
dffeas \i2c_ri_inst|i2c_phy_inst|clk_i2c (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|clk_i2c~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|clk_i2c .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \i2c_ri_inst|data_from_master[7]~feeder (
// Equation(s):
// \i2c_ri_inst|data_from_master[7]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\i2c_ri_inst|data_from_master[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[7]~feeder .lut_mask = 16'hFF00;
defparam \i2c_ri_inst|data_from_master[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \i2c_ri_inst|data_from_master[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|data_from_master[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|data_from_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|data_from_master [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|data_from_master[7] .is_wysiwyg = "true";
defparam \i2c_ri_inst|data_from_master[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~5 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~5_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~8_combout  & ((\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & ((!\i2c_ri_inst|data_from_master [7]))) # (!\i2c_ri_inst|i2c_phy_inst|always0~14_combout  & 
// (\i2c_ri_inst|i2c_phy_inst|tx_frame [8]))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame [8]),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~14_combout ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~8_combout ),
	.datad(\i2c_ri_inst|data_from_master [7]),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~5 .lut_mask = 16'h020E;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_ri_inst|i2c_phy_inst|tx_frame[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~2 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~3_combout  & (!\i2c_ri_inst|i2c_phy_inst|tx_frame [10])) # (!\i2c_ri_inst|i2c_phy_inst|always0~3_combout  & ((!\i2c_ri_inst|i2c_phy_inst|tx_frame [9])))

	.dataa(\i2c_ri_inst|i2c_phy_inst|always0~3_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|tx_frame [10]),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~2 .lut_mask = 16'h2727;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~3 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout  = (\i2c_ri_inst|i2c_phy_inst|always0~4_combout  & ((\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ) # ((!\i2c_ri_inst|i2c_phy_inst|clk_active~q  & \i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout )))) # 
// (!\i2c_ri_inst|i2c_phy_inst|always0~4_combout  & (((\i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|clk_i2c~q ),
	.datab(\i2c_ri_inst|i2c_phy_inst|clk_active~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|tx_frame~2_combout ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~3 .lut_mask = 16'hBAF0;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|always0~5 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|always0~5_combout  = (\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q  & \i2c_ri_inst|i2c_phy_inst|always0~2_combout )

	.dataa(gnd),
	.datab(\i2c_ri_inst|i2c_phy_inst|stop_req_flag~q ),
	.datac(\i2c_ri_inst|i2c_phy_inst|always0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|always0~5 .lut_mask = 16'hC0C0;
defparam \i2c_ri_inst|i2c_phy_inst|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneive_lcell_comb \i2c_ri_inst|i2c_phy_inst|tx_frame~4 (
// Equation(s):
// \i2c_ri_inst|i2c_phy_inst|tx_frame~4_combout  = (!\i2c_ri_inst|i2c_phy_inst|always0~1_combout  & (!\rst~q  & ((\i2c_ri_inst|i2c_phy_inst|always0~5_combout ) # (!\i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout ))))

	.dataa(\i2c_ri_inst|i2c_phy_inst|tx_frame~3_combout ),
	.datab(\i2c_ri_inst|i2c_phy_inst|always0~1_combout ),
	.datac(\rst~q ),
	.datad(\i2c_ri_inst|i2c_phy_inst|always0~5_combout ),
	.cin(gnd),
	.combout(\i2c_ri_inst|i2c_phy_inst|tx_frame~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~4 .lut_mask = 16'h0301;
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N3
dffeas \i2c_ri_inst|i2c_phy_inst|tx_frame[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i2c_ri_inst|i2c_phy_inst|tx_frame~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_ri_inst|i2c_phy_inst|tx_frame [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[10] .is_wysiwyg = "true";
defparam \i2c_ri_inst|i2c_phy_inst|tx_frame[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~0_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [0])) # (!\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [1])))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|Equal0~2_combout ),
	.datab(\serial_inst|UART_inst|tx_frame [0]),
	.datac(\serial_inst|UART_inst|tx_frame [1]),
	.datad(\serial_inst|UART_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~0 .lut_mask = 16'hD8FF;
defparam \serial_inst|UART_inst|tx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~1 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~1_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|tx_frame~0_combout  & \serial_inst|UART_inst|always0~3_combout ))

	.dataa(\serial_inst|UART_inst|tx_frame~0_combout ),
	.datab(\serial_inst|UART_inst|always0~2_combout ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~1 .lut_mask = 16'hEECC;
defparam \serial_inst|UART_inst|tx_frame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \serial_inst|UART_inst|tx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \led_q[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|tx_frame [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_q[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_q[0] .is_wysiwyg = "true";
defparam \led_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \led_q[1]~feeder (
// Equation(s):
// \led_q[1]~feeder_combout  = \RXD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RXD~input_o ),
	.cin(gnd),
	.combout(\led_q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_q[1]~feeder .lut_mask = 16'hFF00;
defparam \led_q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \led_q[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_q[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_q[1] .is_wysiwyg = "true";
defparam \led_q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y10_N17
dffeas \led_q[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_sda~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_q[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_q[2] .is_wysiwyg = "true";
defparam \led_q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N1
cycloneive_io_ibuf \i2c_scl~input (
	.i(i2c_scl),
	.ibar(gnd),
	.o(\i2c_scl~input_o ));
// synopsys translate_off
defparam \i2c_scl~input .bus_hold = "false";
defparam \i2c_scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y18_N1
dffeas \led_q[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_scl~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_q[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_q[3] .is_wysiwyg = "true";
defparam \led_q[3] .power_up = "low";
// synopsys translate_on

endmodule
