
test_led2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001be8  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08001dac  08001dac  00011dac  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001e8c  08001e8c  00011e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001e94  08001e94  00011e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001e98  08001e98  00011e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001e9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000d0  2000000c  08001ea8  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000dc  08001ea8  000200dc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ff01  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002284  00000000  00000000  0002ff3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000373d  00000000  00000000  000321c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000668  00000000  00000000  00035900  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000007c8  00000000  00000000  00035f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003f28  00000000  00000000  00036730  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002e3f  00000000  00000000  0003a658  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003d497  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001148  00000000  00000000  0003d514  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08001d94 	.word	0x08001d94

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08001d94 	.word	0x08001d94

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b97a 	b.w	8000520 <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	468c      	mov	ip, r1
 800024a:	460d      	mov	r5, r1
 800024c:	4604      	mov	r4, r0
 800024e:	9e08      	ldr	r6, [sp, #32]
 8000250:	2b00      	cmp	r3, #0
 8000252:	d151      	bne.n	80002f8 <__udivmoddi4+0xb4>
 8000254:	428a      	cmp	r2, r1
 8000256:	4617      	mov	r7, r2
 8000258:	d96d      	bls.n	8000336 <__udivmoddi4+0xf2>
 800025a:	fab2 fe82 	clz	lr, r2
 800025e:	f1be 0f00 	cmp.w	lr, #0
 8000262:	d00b      	beq.n	800027c <__udivmoddi4+0x38>
 8000264:	f1ce 0c20 	rsb	ip, lr, #32
 8000268:	fa01 f50e 	lsl.w	r5, r1, lr
 800026c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000270:	fa02 f70e 	lsl.w	r7, r2, lr
 8000274:	ea4c 0c05 	orr.w	ip, ip, r5
 8000278:	fa00 f40e 	lsl.w	r4, r0, lr
 800027c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000280:	0c25      	lsrs	r5, r4, #16
 8000282:	fbbc f8fa 	udiv	r8, ip, sl
 8000286:	fa1f f987 	uxth.w	r9, r7
 800028a:	fb0a cc18 	mls	ip, sl, r8, ip
 800028e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000292:	fb08 f309 	mul.w	r3, r8, r9
 8000296:	42ab      	cmp	r3, r5
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x6c>
 800029a:	19ed      	adds	r5, r5, r7
 800029c:	f108 32ff 	add.w	r2, r8, #4294967295
 80002a0:	f080 8123 	bcs.w	80004ea <__udivmoddi4+0x2a6>
 80002a4:	42ab      	cmp	r3, r5
 80002a6:	f240 8120 	bls.w	80004ea <__udivmoddi4+0x2a6>
 80002aa:	f1a8 0802 	sub.w	r8, r8, #2
 80002ae:	443d      	add	r5, r7
 80002b0:	1aed      	subs	r5, r5, r3
 80002b2:	b2a4      	uxth	r4, r4
 80002b4:	fbb5 f0fa 	udiv	r0, r5, sl
 80002b8:	fb0a 5510 	mls	r5, sl, r0, r5
 80002bc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002c0:	fb00 f909 	mul.w	r9, r0, r9
 80002c4:	45a1      	cmp	r9, r4
 80002c6:	d909      	bls.n	80002dc <__udivmoddi4+0x98>
 80002c8:	19e4      	adds	r4, r4, r7
 80002ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ce:	f080 810a 	bcs.w	80004e6 <__udivmoddi4+0x2a2>
 80002d2:	45a1      	cmp	r9, r4
 80002d4:	f240 8107 	bls.w	80004e6 <__udivmoddi4+0x2a2>
 80002d8:	3802      	subs	r0, #2
 80002da:	443c      	add	r4, r7
 80002dc:	eba4 0409 	sub.w	r4, r4, r9
 80002e0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002e4:	2100      	movs	r1, #0
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d061      	beq.n	80003ae <__udivmoddi4+0x16a>
 80002ea:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ee:	2300      	movs	r3, #0
 80002f0:	6034      	str	r4, [r6, #0]
 80002f2:	6073      	str	r3, [r6, #4]
 80002f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d907      	bls.n	800030c <__udivmoddi4+0xc8>
 80002fc:	2e00      	cmp	r6, #0
 80002fe:	d054      	beq.n	80003aa <__udivmoddi4+0x166>
 8000300:	2100      	movs	r1, #0
 8000302:	e886 0021 	stmia.w	r6, {r0, r5}
 8000306:	4608      	mov	r0, r1
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	fab3 f183 	clz	r1, r3
 8000310:	2900      	cmp	r1, #0
 8000312:	f040 808e 	bne.w	8000432 <__udivmoddi4+0x1ee>
 8000316:	42ab      	cmp	r3, r5
 8000318:	d302      	bcc.n	8000320 <__udivmoddi4+0xdc>
 800031a:	4282      	cmp	r2, r0
 800031c:	f200 80fa 	bhi.w	8000514 <__udivmoddi4+0x2d0>
 8000320:	1a84      	subs	r4, r0, r2
 8000322:	eb65 0503 	sbc.w	r5, r5, r3
 8000326:	2001      	movs	r0, #1
 8000328:	46ac      	mov	ip, r5
 800032a:	2e00      	cmp	r6, #0
 800032c:	d03f      	beq.n	80003ae <__udivmoddi4+0x16a>
 800032e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	b912      	cbnz	r2, 800033e <__udivmoddi4+0xfa>
 8000338:	2701      	movs	r7, #1
 800033a:	fbb7 f7f2 	udiv	r7, r7, r2
 800033e:	fab7 fe87 	clz	lr, r7
 8000342:	f1be 0f00 	cmp.w	lr, #0
 8000346:	d134      	bne.n	80003b2 <__udivmoddi4+0x16e>
 8000348:	1beb      	subs	r3, r5, r7
 800034a:	0c3a      	lsrs	r2, r7, #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	2101      	movs	r1, #1
 8000352:	fbb3 f8f2 	udiv	r8, r3, r2
 8000356:	0c25      	lsrs	r5, r4, #16
 8000358:	fb02 3318 	mls	r3, r2, r8, r3
 800035c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000360:	fb0c f308 	mul.w	r3, ip, r8
 8000364:	42ab      	cmp	r3, r5
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x134>
 8000368:	19ed      	adds	r5, r5, r7
 800036a:	f108 30ff 	add.w	r0, r8, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x132>
 8000370:	42ab      	cmp	r3, r5
 8000372:	f200 80d1 	bhi.w	8000518 <__udivmoddi4+0x2d4>
 8000376:	4680      	mov	r8, r0
 8000378:	1aed      	subs	r5, r5, r3
 800037a:	b2a3      	uxth	r3, r4
 800037c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000380:	fb02 5510 	mls	r5, r2, r0, r5
 8000384:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000388:	fb0c fc00 	mul.w	ip, ip, r0
 800038c:	45a4      	cmp	ip, r4
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x15c>
 8000390:	19e4      	adds	r4, r4, r7
 8000392:	f100 33ff 	add.w	r3, r0, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x15a>
 8000398:	45a4      	cmp	ip, r4
 800039a:	f200 80b8 	bhi.w	800050e <__udivmoddi4+0x2ca>
 800039e:	4618      	mov	r0, r3
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a8:	e79d      	b.n	80002e6 <__udivmoddi4+0xa2>
 80003aa:	4631      	mov	r1, r6
 80003ac:	4630      	mov	r0, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	f1ce 0420 	rsb	r4, lr, #32
 80003b6:	fa05 f30e 	lsl.w	r3, r5, lr
 80003ba:	fa07 f70e 	lsl.w	r7, r7, lr
 80003be:	fa20 f804 	lsr.w	r8, r0, r4
 80003c2:	0c3a      	lsrs	r2, r7, #16
 80003c4:	fa25 f404 	lsr.w	r4, r5, r4
 80003c8:	ea48 0803 	orr.w	r8, r8, r3
 80003cc:	fbb4 f1f2 	udiv	r1, r4, r2
 80003d0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003d4:	fb02 4411 	mls	r4, r2, r1, r4
 80003d8:	fa1f fc87 	uxth.w	ip, r7
 80003dc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003e0:	fb01 f30c 	mul.w	r3, r1, ip
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003ea:	d909      	bls.n	8000400 <__udivmoddi4+0x1bc>
 80003ec:	19ed      	adds	r5, r5, r7
 80003ee:	f101 30ff 	add.w	r0, r1, #4294967295
 80003f2:	f080 808a 	bcs.w	800050a <__udivmoddi4+0x2c6>
 80003f6:	42ab      	cmp	r3, r5
 80003f8:	f240 8087 	bls.w	800050a <__udivmoddi4+0x2c6>
 80003fc:	3902      	subs	r1, #2
 80003fe:	443d      	add	r5, r7
 8000400:	1aeb      	subs	r3, r5, r3
 8000402:	fa1f f588 	uxth.w	r5, r8
 8000406:	fbb3 f0f2 	udiv	r0, r3, r2
 800040a:	fb02 3310 	mls	r3, r2, r0, r3
 800040e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000412:	fb00 f30c 	mul.w	r3, r0, ip
 8000416:	42ab      	cmp	r3, r5
 8000418:	d907      	bls.n	800042a <__udivmoddi4+0x1e6>
 800041a:	19ed      	adds	r5, r5, r7
 800041c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000420:	d26f      	bcs.n	8000502 <__udivmoddi4+0x2be>
 8000422:	42ab      	cmp	r3, r5
 8000424:	d96d      	bls.n	8000502 <__udivmoddi4+0x2be>
 8000426:	3802      	subs	r0, #2
 8000428:	443d      	add	r5, r7
 800042a:	1aeb      	subs	r3, r5, r3
 800042c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000430:	e78f      	b.n	8000352 <__udivmoddi4+0x10e>
 8000432:	f1c1 0720 	rsb	r7, r1, #32
 8000436:	fa22 f807 	lsr.w	r8, r2, r7
 800043a:	408b      	lsls	r3, r1
 800043c:	fa05 f401 	lsl.w	r4, r5, r1
 8000440:	ea48 0303 	orr.w	r3, r8, r3
 8000444:	fa20 fe07 	lsr.w	lr, r0, r7
 8000448:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800044c:	40fd      	lsrs	r5, r7
 800044e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000452:	fbb5 f9fc 	udiv	r9, r5, ip
 8000456:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800045a:	fb0c 5519 	mls	r5, ip, r9, r5
 800045e:	fa1f f883 	uxth.w	r8, r3
 8000462:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000466:	fb09 f408 	mul.w	r4, r9, r8
 800046a:	42ac      	cmp	r4, r5
 800046c:	fa02 f201 	lsl.w	r2, r2, r1
 8000470:	fa00 fa01 	lsl.w	sl, r0, r1
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x244>
 8000476:	18ed      	adds	r5, r5, r3
 8000478:	f109 30ff 	add.w	r0, r9, #4294967295
 800047c:	d243      	bcs.n	8000506 <__udivmoddi4+0x2c2>
 800047e:	42ac      	cmp	r4, r5
 8000480:	d941      	bls.n	8000506 <__udivmoddi4+0x2c2>
 8000482:	f1a9 0902 	sub.w	r9, r9, #2
 8000486:	441d      	add	r5, r3
 8000488:	1b2d      	subs	r5, r5, r4
 800048a:	fa1f fe8e 	uxth.w	lr, lr
 800048e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000492:	fb0c 5510 	mls	r5, ip, r0, r5
 8000496:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800049a:	fb00 f808 	mul.w	r8, r0, r8
 800049e:	45a0      	cmp	r8, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x26e>
 80004a2:	18e4      	adds	r4, r4, r3
 80004a4:	f100 35ff 	add.w	r5, r0, #4294967295
 80004a8:	d229      	bcs.n	80004fe <__udivmoddi4+0x2ba>
 80004aa:	45a0      	cmp	r8, r4
 80004ac:	d927      	bls.n	80004fe <__udivmoddi4+0x2ba>
 80004ae:	3802      	subs	r0, #2
 80004b0:	441c      	add	r4, r3
 80004b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004b6:	eba4 0408 	sub.w	r4, r4, r8
 80004ba:	fba0 8902 	umull	r8, r9, r0, r2
 80004be:	454c      	cmp	r4, r9
 80004c0:	46c6      	mov	lr, r8
 80004c2:	464d      	mov	r5, r9
 80004c4:	d315      	bcc.n	80004f2 <__udivmoddi4+0x2ae>
 80004c6:	d012      	beq.n	80004ee <__udivmoddi4+0x2aa>
 80004c8:	b156      	cbz	r6, 80004e0 <__udivmoddi4+0x29c>
 80004ca:	ebba 030e 	subs.w	r3, sl, lr
 80004ce:	eb64 0405 	sbc.w	r4, r4, r5
 80004d2:	fa04 f707 	lsl.w	r7, r4, r7
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431f      	orrs	r7, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	6037      	str	r7, [r6, #0]
 80004de:	6074      	str	r4, [r6, #4]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e6:	4618      	mov	r0, r3
 80004e8:	e6f8      	b.n	80002dc <__udivmoddi4+0x98>
 80004ea:	4690      	mov	r8, r2
 80004ec:	e6e0      	b.n	80002b0 <__udivmoddi4+0x6c>
 80004ee:	45c2      	cmp	sl, r8
 80004f0:	d2ea      	bcs.n	80004c8 <__udivmoddi4+0x284>
 80004f2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004f6:	eb69 0503 	sbc.w	r5, r9, r3
 80004fa:	3801      	subs	r0, #1
 80004fc:	e7e4      	b.n	80004c8 <__udivmoddi4+0x284>
 80004fe:	4628      	mov	r0, r5
 8000500:	e7d7      	b.n	80004b2 <__udivmoddi4+0x26e>
 8000502:	4640      	mov	r0, r8
 8000504:	e791      	b.n	800042a <__udivmoddi4+0x1e6>
 8000506:	4681      	mov	r9, r0
 8000508:	e7be      	b.n	8000488 <__udivmoddi4+0x244>
 800050a:	4601      	mov	r1, r0
 800050c:	e778      	b.n	8000400 <__udivmoddi4+0x1bc>
 800050e:	3802      	subs	r0, #2
 8000510:	443c      	add	r4, r7
 8000512:	e745      	b.n	80003a0 <__udivmoddi4+0x15c>
 8000514:	4608      	mov	r0, r1
 8000516:	e708      	b.n	800032a <__udivmoddi4+0xe6>
 8000518:	f1a8 0802 	sub.w	r8, r8, #2
 800051c:	443d      	add	r5, r7
 800051e:	e72b      	b.n	8000378 <__udivmoddi4+0x134>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000524:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000526:	4a0e      	ldr	r2, [pc, #56]	; (8000560 <HAL_InitTick+0x3c>)
 8000528:	4b0e      	ldr	r3, [pc, #56]	; (8000564 <HAL_InitTick+0x40>)
{
 800052a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800052c:	7818      	ldrb	r0, [r3, #0]
 800052e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000532:	fbb3 f3f0 	udiv	r3, r3, r0
 8000536:	6810      	ldr	r0, [r2, #0]
 8000538:	fbb0 f0f3 	udiv	r0, r0, r3
 800053c:	f000 fbc6 	bl	8000ccc <HAL_SYSTICK_Config>
 8000540:	4604      	mov	r4, r0
 8000542:	b958      	cbnz	r0, 800055c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000544:	2d0f      	cmp	r5, #15
 8000546:	d809      	bhi.n	800055c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000548:	4602      	mov	r2, r0
 800054a:	4629      	mov	r1, r5
 800054c:	f04f 30ff 	mov.w	r0, #4294967295
 8000550:	f000 fb7c 	bl	8000c4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <HAL_InitTick+0x44>)
 8000556:	4620      	mov	r0, r4
 8000558:	601d      	str	r5, [r3, #0]
 800055a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800055c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800055e:	bd38      	pop	{r3, r4, r5, pc}
 8000560:	20000008 	.word	0x20000008
 8000564:	20000000 	.word	0x20000000
 8000568:	20000004 	.word	0x20000004

0800056c <HAL_Init>:
{
 800056c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800056e:	4b0b      	ldr	r3, [pc, #44]	; (800059c <HAL_Init+0x30>)
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000576:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000578:	681a      	ldr	r2, [r3, #0]
 800057a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800057e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000586:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000588:	2003      	movs	r0, #3
 800058a:	f000 fb4d 	bl	8000c28 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800058e:	2000      	movs	r0, #0
 8000590:	f7ff ffc8 	bl	8000524 <HAL_InitTick>
  HAL_MspInit();
 8000594:	f001 fab6 	bl	8001b04 <HAL_MspInit>
}
 8000598:	2000      	movs	r0, #0
 800059a:	bd08      	pop	{r3, pc}
 800059c:	40023c00 	.word	0x40023c00

080005a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005a0:	4a03      	ldr	r2, [pc, #12]	; (80005b0 <HAL_IncTick+0x10>)
 80005a2:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <HAL_IncTick+0x14>)
 80005a4:	6811      	ldr	r1, [r2, #0]
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	440b      	add	r3, r1
 80005aa:	6013      	str	r3, [r2, #0]
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	20000028 	.word	0x20000028
 80005b4:	20000000 	.word	0x20000000

080005b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005b8:	4b01      	ldr	r3, [pc, #4]	; (80005c0 <HAL_GetTick+0x8>)
 80005ba:	6818      	ldr	r0, [r3, #0]
}
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20000028 	.word	0x20000028

080005c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005c4:	b538      	push	{r3, r4, r5, lr}
 80005c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005c8:	f7ff fff6 	bl	80005b8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005cc:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005ce:	bf1c      	itt	ne
 80005d0:	4b05      	ldrne	r3, [pc, #20]	; (80005e8 <HAL_Delay+0x24>)
 80005d2:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80005d4:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80005d6:	bf18      	it	ne
 80005d8:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005da:	f7ff ffed 	bl	80005b8 <HAL_GetTick>
 80005de:	1b40      	subs	r0, r0, r5
 80005e0:	4284      	cmp	r4, r0
 80005e2:	d8fa      	bhi.n	80005da <HAL_Delay+0x16>
  {
  }
}
 80005e4:	bd38      	pop	{r3, r4, r5, pc}
 80005e6:	bf00      	nop
 80005e8:	20000000 	.word	0x20000000

080005ec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80005ec:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 80005ee:	4604      	mov	r4, r0
 80005f0:	2800      	cmp	r0, #0
 80005f2:	d06e      	beq.n	80006d2 <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 80005f4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80005f8:	b90b      	cbnz	r3, 80005fe <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80005fa:	f001 facb 	bl	8001b94 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80005fe:	6822      	ldr	r2, [r4, #0]
 8000600:	6813      	ldr	r3, [r2, #0]
 8000602:	f023 0302 	bic.w	r3, r3, #2
 8000606:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000608:	f7ff ffd6 	bl	80005b8 <HAL_GetTick>
 800060c:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 800060e:	6823      	ldr	r3, [r4, #0]
 8000610:	685a      	ldr	r2, [r3, #4]
 8000612:	0791      	lsls	r1, r2, #30
 8000614:	d451      	bmi.n	80006ba <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000616:	681a      	ldr	r2, [r3, #0]
 8000618:	f042 0201 	orr.w	r2, r2, #1
 800061c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800061e:	f7ff ffcb 	bl	80005b8 <HAL_GetTick>
 8000622:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000624:	6823      	ldr	r3, [r4, #0]
 8000626:	685a      	ldr	r2, [r3, #4]
 8000628:	07d2      	lsls	r2, r2, #31
 800062a:	d554      	bpl.n	80006d6 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800062c:	7e22      	ldrb	r2, [r4, #24]
 800062e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	bf0c      	ite	eq
 8000634:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000638:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 800063c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800063e:	7e62      	ldrb	r2, [r4, #25]
 8000640:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000642:	681a      	ldr	r2, [r3, #0]
 8000644:	bf0c      	ite	eq
 8000646:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800064a:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800064e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000650:	7ea2      	ldrb	r2, [r4, #26]
 8000652:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	bf0c      	ite	eq
 8000658:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800065c:	f022 0220 	bicne.w	r2, r2, #32
 8000660:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000662:	7ee2      	ldrb	r2, [r4, #27]
 8000664:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	bf0c      	ite	eq
 800066a:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800066e:	f042 0210 	orrne.w	r2, r2, #16
 8000672:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000674:	7f22      	ldrb	r2, [r4, #28]
 8000676:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000678:	681a      	ldr	r2, [r3, #0]
 800067a:	bf0c      	ite	eq
 800067c:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000680:	f022 0208 	bicne.w	r2, r2, #8
 8000684:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000686:	7f62      	ldrb	r2, [r4, #29]
 8000688:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	bf0c      	ite	eq
 800068e:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000692:	f022 0204 	bicne.w	r2, r2, #4
 8000696:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000698:	68e1      	ldr	r1, [r4, #12]
 800069a:	68a2      	ldr	r2, [r4, #8]
 800069c:	430a      	orrs	r2, r1
 800069e:	6921      	ldr	r1, [r4, #16]
 80006a0:	430a      	orrs	r2, r1
 80006a2:	6961      	ldr	r1, [r4, #20]
 80006a4:	430a      	orrs	r2, r1
 80006a6:	6861      	ldr	r1, [r4, #4]
 80006a8:	3901      	subs	r1, #1
 80006aa:	430a      	orrs	r2, r1
 80006ac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80006ae:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80006b0:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80006b2:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80006b4:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 80006b8:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80006ba:	f7ff ff7d 	bl	80005b8 <HAL_GetTick>
 80006be:	1b40      	subs	r0, r0, r5
 80006c0:	280a      	cmp	r0, #10
 80006c2:	d9a4      	bls.n	800060e <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80006c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006ca:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80006cc:	2305      	movs	r3, #5
 80006ce:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80006d2:	2001      	movs	r0, #1
}
 80006d4:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80006d6:	f7ff ff6f 	bl	80005b8 <HAL_GetTick>
 80006da:	1b40      	subs	r0, r0, r5
 80006dc:	280a      	cmp	r0, #10
 80006de:	d9a1      	bls.n	8000624 <HAL_CAN_Init+0x38>
 80006e0:	e7f0      	b.n	80006c4 <HAL_CAN_Init+0xd8>
	...

080006e4 <HAL_CAN_ConfigFilter>:
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos = 0U;
  CAN_TypeDef *can_ip = hcan->Instance;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80006e4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80006e8:	2b01      	cmp	r3, #1
{
 80006ea:	b530      	push	{r4, r5, lr}
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80006ec:	d003      	beq.n	80006f6 <HAL_CAN_ConfigFilter+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80006ee:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80006f2:	2b02      	cmp	r3, #2
 80006f4:	d177      	bne.n	80007e6 <HAL_CAN_ConfigFilter+0x102>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80006f6:	4b3f      	ldr	r3, [pc, #252]	; (80007f4 <HAL_CAN_ConfigFilter+0x110>)
 80006f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80006fc:	f042 0201 	orr.w	r2, r2, #1
 8000700:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000704:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000708:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800070c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000710:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000714:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8000716:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800071a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 800071e:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000720:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 8000724:	2401      	movs	r4, #1
 8000726:	4084      	lsls	r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000728:	43e2      	mvns	r2, r4
 800072a:	4015      	ands	r5, r2
 800072c:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000730:	69cd      	ldr	r5, [r1, #28]
 8000732:	2d00      	cmp	r5, #0
 8000734:	d136      	bne.n	80007a4 <HAL_CAN_ConfigFilter+0xc0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000736:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800073a:	4015      	ands	r5, r2
 800073c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 8000740:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000742:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000744:	888b      	ldrh	r3, [r1, #4]
 8000746:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800074a:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800074e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000752:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000756:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000758:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800075a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800075e:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000762:	6988      	ldr	r0, [r1, #24]
 8000764:	4b23      	ldr	r3, [pc, #140]	; (80007f4 <HAL_CAN_ConfigFilter+0x110>)
 8000766:	2800      	cmp	r0, #0
 8000768:	d135      	bne.n	80007d6 <HAL_CAN_ConfigFilter+0xf2>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800076a:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800076e:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000770:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000774:	6908      	ldr	r0, [r1, #16]
 8000776:	bb90      	cbnz	r0, 80007de <HAL_CAN_ConfigFilter+0xfa>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000778:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800077c:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800077e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 8000782:	6a0b      	ldr	r3, [r1, #32]
 8000784:	4a1b      	ldr	r2, [pc, #108]	; (80007f4 <HAL_CAN_ConfigFilter+0x110>)
 8000786:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000788:	bf02      	ittt	eq
 800078a:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 800078e:	4323      	orreq	r3, r4
 8000790:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000794:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000798:	f023 0301 	bic.w	r3, r3, #1
 800079c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80007a0:	2000      	movs	r0, #0
 80007a2:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80007a4:	2d01      	cmp	r5, #1
 80007a6:	d1dc      	bne.n	8000762 <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80007a8:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80007ac:	4325      	orrs	r5, r4
 80007ae:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80007b2:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80007b4:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80007b6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80007ba:	00c3      	lsls	r3, r0, #3
 80007bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80007c0:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80007c4:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80007c6:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80007ca:	688d      	ldr	r5, [r1, #8]
 80007cc:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80007d0:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 80007d4:	e7c5      	b.n	8000762 <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80007d6:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80007da:	4320      	orrs	r0, r4
 80007dc:	e7c8      	b.n	8000770 <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80007de:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80007e2:	4322      	orrs	r2, r4
 80007e4:	e7cb      	b.n	800077e <HAL_CAN_ConfigFilter+0x9a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80007e6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80007e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007ec:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80007ee:	2001      	movs	r0, #1
  }
}
 80007f0:	bd30      	pop	{r4, r5, pc}
 80007f2:	bf00      	nop
 80007f4:	40006400 	.word	0x40006400

080007f8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80007f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  if (hcan->State == HAL_CAN_STATE_READY)
 80007fa:	f890 3020 	ldrb.w	r3, [r0, #32]
 80007fe:	2b01      	cmp	r3, #1
{
 8000800:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8000802:	d11f      	bne.n	8000844 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000804:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000806:	2302      	movs	r3, #2
 8000808:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800080c:	6813      	ldr	r3, [r2, #0]
 800080e:	f023 0301 	bic.w	r3, r3, #1
 8000812:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000814:	f7ff fed0 	bl	80005b8 <HAL_GetTick>
 8000818:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 800081a:	6823      	ldr	r3, [r4, #0]
 800081c:	6858      	ldr	r0, [r3, #4]
 800081e:	f010 0001 	ands.w	r0, r0, #1
 8000822:	d101      	bne.n	8000828 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000824:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000826:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000828:	f7ff fec6 	bl	80005b8 <HAL_GetTick>
 800082c:	1b40      	subs	r0, r0, r5
 800082e:	280a      	cmp	r0, #10
 8000830:	d9f3      	bls.n	800081a <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000832:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000838:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800083a:	2305      	movs	r3, #5
 800083c:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 8000840:	2001      	movs	r0, #1
  }
}
 8000842:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000844:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000846:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800084a:	6243      	str	r3, [r0, #36]	; 0x24
 800084c:	e7f8      	b.n	8000840 <HAL_CAN_Start+0x48>

0800084e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800084e:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8000850:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000854:	2c01      	cmp	r4, #1
 8000856:	d003      	beq.n	8000860 <HAL_CAN_AddTxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8000858:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800085c:	2c02      	cmp	r4, #2
 800085e:	d141      	bne.n	80008e4 <HAL_CAN_AddTxMessage+0x96>
  {
    /* Check that all the Tx mailboxes are not full */
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 8000860:	6804      	ldr	r4, [r0, #0]
 8000862:	68a5      	ldr	r5, [r4, #8]
 8000864:	016f      	lsls	r7, r5, #5
 8000866:	d405      	bmi.n	8000874 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 8000868:	68a5      	ldr	r5, [r4, #8]
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 800086a:	012e      	lsls	r6, r5, #4
 800086c:	d402      	bmi.n	8000874 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET))
 800086e:	68a5      	ldr	r5, [r4, #8]
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 8000870:	00ed      	lsls	r5, r5, #3
 8000872:	d531      	bpl.n	80008d8 <HAL_CAN_AddTxMessage+0x8a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000874:	68a0      	ldr	r0, [r4, #8]

      /* Store the Tx mailbox */
      *pTxMailbox = 1U << transmitmailbox;
 8000876:	2501      	movs	r5, #1
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000878:	f3c0 6001 	ubfx	r0, r0, #24, #2
      *pTxMailbox = 1U << transmitmailbox;
 800087c:	4085      	lsls	r5, r0
 800087e:	601d      	str	r5, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000880:	688d      	ldr	r5, [r1, #8]
 8000882:	68cf      	ldr	r7, [r1, #12]
 8000884:	f100 0318 	add.w	r3, r0, #24
 8000888:	bb0d      	cbnz	r5, 80008ce <HAL_CAN_AddTxMessage+0x80>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800088a:	680d      	ldr	r5, [r1, #0]
 800088c:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
                                                           pHeader->RTR);
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000890:	011b      	lsls	r3, r3, #4
 8000892:	0100      	lsls	r0, r0, #4
 8000894:	50e5      	str	r5, [r4, r3]
 8000896:	1823      	adds	r3, r4, r0
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000898:	690d      	ldr	r5, [r1, #16]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800089a:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800089c:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80008a0:	2901      	cmp	r1, #1
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80008a2:	bf02      	ittt	eq
 80008a4:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 80008a8:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 80008ac:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80008b0:	4404      	add	r4, r0
 80008b2:	6851      	ldr	r1, [r2, #4]
 80008b4:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80008b8:	6812      	ldr	r2, [r2, #0]
 80008ba:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80008be:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80008c2:	f042 0201 	orr.w	r2, r2, #1
 80008c6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 80008ca:	2000      	movs	r0, #0
 80008cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80008ce:	684e      	ldr	r6, [r1, #4]
                                                           pHeader->IDE |
 80008d0:	433d      	orrs	r5, r7
 80008d2:	ea45 05c6 	orr.w	r5, r5, r6, lsl #3
 80008d6:	e7db      	b.n	8000890 <HAL_CAN_AddTxMessage+0x42>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80008d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80008da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80008de:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80008e0:	2001      	movs	r0, #1
  }
}
 80008e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80008e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80008e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008ea:	e7f8      	b.n	80008de <HAL_CAN_AddTxMessage+0x90>

080008ec <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80008ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80008ee:	f890 4020 	ldrb.w	r4, [r0, #32]
 80008f2:	2c01      	cmp	r4, #1
 80008f4:	d003      	beq.n	80008fe <HAL_CAN_GetRxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80008f6:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80008fa:	2c02      	cmp	r4, #2
 80008fc:	d170      	bne.n	80009e0 <HAL_CAN_GetRxMessage+0xf4>
 80008fe:	6806      	ldr	r6, [r0, #0]
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000900:	b941      	cbnz	r1, 8000914 <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == RESET)
 8000902:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 8000904:	07a4      	lsls	r4, r4, #30
 8000906:	d109      	bne.n	800091c <HAL_CAN_GetRxMessage+0x30>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000908:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800090a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800090e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000910:	2001      	movs	r0, #1
 8000912:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 8000914:	2901      	cmp	r1, #1
 8000916:	d101      	bne.n	800091c <HAL_CAN_GetRxMessage+0x30>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 8000918:	6934      	ldr	r4, [r6, #16]
 800091a:	e7f3      	b.n	8000904 <HAL_CAN_GetRxMessage+0x18>
 800091c:	010c      	lsls	r4, r1, #4
 800091e:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000920:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000924:	f007 0704 	and.w	r7, r7, #4
 8000928:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800092a:	2f00      	cmp	r7, #0
 800092c:	d14b      	bne.n	80009c6 <HAL_CAN_GetRxMessage+0xda>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800092e:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000932:	0d7f      	lsrs	r7, r7, #21
 8000934:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8000936:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800093a:	f3c7 0740 	ubfx	r7, r7, #1, #1
 800093e:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000940:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8000944:	f007 070f 	and.w	r7, r7, #15
 8000948:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800094a:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800094e:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 8000952:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000954:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000958:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800095a:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800095c:	6155      	str	r5, [r2, #20]
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 800095e:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8000962:	701a      	strb	r2, [r3, #0]
    aData[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos;
 8000964:	6802      	ldr	r2, [r0, #0]
 8000966:	4422      	add	r2, r4
 8000968:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800096c:	0a12      	lsrs	r2, r2, #8
 800096e:	705a      	strb	r2, [r3, #1]
    aData[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos;
 8000970:	6802      	ldr	r2, [r0, #0]
 8000972:	4422      	add	r2, r4
 8000974:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000978:	0c12      	lsrs	r2, r2, #16
 800097a:	709a      	strb	r2, [r3, #2]
    aData[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos;
 800097c:	6802      	ldr	r2, [r0, #0]
 800097e:	4422      	add	r2, r4
 8000980:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000984:	0e12      	lsrs	r2, r2, #24
 8000986:	70da      	strb	r2, [r3, #3]
    aData[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos;
 8000988:	6802      	ldr	r2, [r0, #0]
 800098a:	4422      	add	r2, r4
 800098c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000990:	711a      	strb	r2, [r3, #4]
    aData[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos;
 8000992:	6802      	ldr	r2, [r0, #0]
 8000994:	4422      	add	r2, r4
 8000996:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800099a:	0a12      	lsrs	r2, r2, #8
 800099c:	715a      	strb	r2, [r3, #5]
    aData[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos;
 800099e:	6802      	ldr	r2, [r0, #0]
 80009a0:	4422      	add	r2, r4
 80009a2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80009a6:	0c12      	lsrs	r2, r2, #16
 80009a8:	719a      	strb	r2, [r3, #6]
    aData[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos;
 80009aa:	6802      	ldr	r2, [r0, #0]
 80009ac:	4414      	add	r4, r2
 80009ae:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 80009b2:	0e12      	lsrs	r2, r2, #24
 80009b4:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80009b6:	b959      	cbnz	r1, 80009d0 <HAL_CAN_GetRxMessage+0xe4>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80009b8:	6802      	ldr	r2, [r0, #0]
 80009ba:	68d3      	ldr	r3, [r2, #12]
 80009bc:	f043 0320 	orr.w	r3, r3, #32
 80009c0:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 80009c2:	2000      	movs	r0, #0
  }
}
 80009c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80009c6:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80009ca:	08ff      	lsrs	r7, r7, #3
 80009cc:	6057      	str	r7, [r2, #4]
 80009ce:	e7b2      	b.n	8000936 <HAL_CAN_GetRxMessage+0x4a>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 80009d0:	2901      	cmp	r1, #1
 80009d2:	d1f6      	bne.n	80009c2 <HAL_CAN_GetRxMessage+0xd6>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80009d4:	6802      	ldr	r2, [r0, #0]
 80009d6:	6913      	ldr	r3, [r2, #16]
 80009d8:	f043 0320 	orr.w	r3, r3, #32
 80009dc:	6113      	str	r3, [r2, #16]
 80009de:	e7f0      	b.n	80009c2 <HAL_CAN_GetRxMessage+0xd6>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80009e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80009e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009e6:	e792      	b.n	800090e <HAL_CAN_GetRxMessage+0x22>

080009e8 <HAL_CAN_ActivateNotification>:
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80009e8:	f890 3020 	ldrb.w	r3, [r0, #32]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d003      	beq.n	80009f8 <HAL_CAN_ActivateNotification+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80009f0:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d105      	bne.n	8000a04 <HAL_CAN_ActivateNotification+0x1c>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80009f8:	6802      	ldr	r2, [r0, #0]
 80009fa:	6953      	ldr	r3, [r2, #20]
 80009fc:	4319      	orrs	r1, r3
 80009fe:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 8000a00:	2000      	movs	r0, #0
 8000a02:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a04:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a0a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000a0c:	2001      	movs	r0, #1
  }
}
 8000a0e:	4770      	bx	lr

08000a10 <HAL_CAN_TxMailbox0CompleteCallback>:
 8000a10:	4770      	bx	lr

08000a12 <HAL_CAN_TxMailbox1CompleteCallback>:
 8000a12:	4770      	bx	lr

08000a14 <HAL_CAN_TxMailbox2CompleteCallback>:
 8000a14:	4770      	bx	lr

08000a16 <HAL_CAN_TxMailbox0AbortCallback>:
 8000a16:	4770      	bx	lr

08000a18 <HAL_CAN_TxMailbox1AbortCallback>:
 8000a18:	4770      	bx	lr

08000a1a <HAL_CAN_TxMailbox2AbortCallback>:
 8000a1a:	4770      	bx	lr

08000a1c <HAL_CAN_RxFifo0FullCallback>:
 8000a1c:	4770      	bx	lr

08000a1e <HAL_CAN_RxFifo1MsgPendingCallback>:
 8000a1e:	4770      	bx	lr

08000a20 <HAL_CAN_RxFifo1FullCallback>:
 8000a20:	4770      	bx	lr

08000a22 <HAL_CAN_SleepCallback>:
 8000a22:	4770      	bx	lr

08000a24 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8000a24:	4770      	bx	lr

08000a26 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000a26:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000a2a:	6803      	ldr	r3, [r0, #0]
 8000a2c:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000a2e:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000a32:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000a34:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000a38:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000a3c:	f8d3 8018 	ldr.w	r8, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 8000a40:	f016 0401 	ands.w	r4, r6, #1
{
 8000a44:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 8000a46:	d022      	beq.n	8000a8e <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 8000a48:	f017 0401 	ands.w	r4, r7, #1
 8000a4c:	d007      	beq.n	8000a5e <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000a4e:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8000a50:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000a52:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8000a54:	f140 80a3 	bpl.w	8000b9e <HAL_CAN_IRQHandler+0x178>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000a58:	f7ff ffda 	bl	8000a10 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000a5c:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8000a5e:	05fb      	lsls	r3, r7, #23
 8000a60:	d509      	bpl.n	8000a76 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000a62:	682b      	ldr	r3, [r5, #0]
 8000a64:	f44f 7280 	mov.w	r2, #256	; 0x100

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8000a68:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000a6a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8000a6c:	f140 80a5 	bpl.w	8000bba <HAL_CAN_IRQHandler+0x194>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000a70:	4628      	mov	r0, r5
 8000a72:	f7ff ffce 	bl	8000a12 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 8000a76:	03fb      	lsls	r3, r7, #15
 8000a78:	d509      	bpl.n	8000a8e <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000a7a:	682b      	ldr	r3, [r5, #0]
 8000a7c:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8000a80:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000a82:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8000a84:	f140 80a7 	bpl.w	8000bd6 <HAL_CAN_IRQHandler+0x1b0>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000a88:	4628      	mov	r0, r5
 8000a8a:	f7ff ffc3 	bl	8000a14 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 8000a8e:	0733      	lsls	r3, r6, #28
 8000a90:	d507      	bpl.n	8000aa2 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 8000a92:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000a96:	bf1f      	itttt	ne
 8000a98:	682b      	ldrne	r3, [r5, #0]
 8000a9a:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000a9c:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000aa0:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8000aa2:	0777      	lsls	r7, r6, #29
 8000aa4:	d508      	bpl.n	8000ab8 <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 8000aa6:	f01b 0f08 	tst.w	fp, #8
 8000aaa:	d005      	beq.n	8000ab8 <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000aac:	682b      	ldr	r3, [r5, #0]
 8000aae:	2208      	movs	r2, #8
 8000ab0:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ab2:	4628      	mov	r0, r5
 8000ab4:	f7ff ffb2 	bl	8000a1c <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8000ab8:	07b0      	lsls	r0, r6, #30
 8000aba:	d506      	bpl.n	8000aca <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 8000abc:	682b      	ldr	r3, [r5, #0]
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	0799      	lsls	r1, r3, #30
 8000ac2:	d002      	beq.n	8000aca <HAL_CAN_IRQHandler+0xa4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000ac4:	4628      	mov	r0, r5
 8000ac6:	f000 fedd 	bl	8001884 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8000aca:	0672      	lsls	r2, r6, #25
 8000acc:	d507      	bpl.n	8000ade <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 8000ace:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000ad2:	bf1f      	itttt	ne
 8000ad4:	682b      	ldrne	r3, [r5, #0]
 8000ad6:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000ad8:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000adc:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8000ade:	06b3      	lsls	r3, r6, #26
 8000ae0:	d508      	bpl.n	8000af4 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8000ae2:	f01a 0f08 	tst.w	sl, #8
 8000ae6:	d005      	beq.n	8000af4 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000ae8:	682b      	ldr	r3, [r5, #0]
 8000aea:	2208      	movs	r2, #8
 8000aec:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000aee:	4628      	mov	r0, r5
 8000af0:	f7ff ff96 	bl	8000a20 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8000af4:	06f7      	lsls	r7, r6, #27
 8000af6:	d506      	bpl.n	8000b06 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 8000af8:	682b      	ldr	r3, [r5, #0]
 8000afa:	691b      	ldr	r3, [r3, #16]
 8000afc:	0798      	lsls	r0, r3, #30
 8000afe:	d002      	beq.n	8000b06 <HAL_CAN_IRQHandler+0xe0>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000b00:	4628      	mov	r0, r5
 8000b02:	f7ff ff8c 	bl	8000a1e <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 8000b06:	03b1      	lsls	r1, r6, #14
 8000b08:	d508      	bpl.n	8000b1c <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 8000b0a:	f019 0f10 	tst.w	r9, #16
 8000b0e:	d005      	beq.n	8000b1c <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000b10:	682b      	ldr	r3, [r5, #0]
 8000b12:	2210      	movs	r2, #16
 8000b14:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000b16:	4628      	mov	r0, r5
 8000b18:	f7ff ff83 	bl	8000a22 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 8000b1c:	03f2      	lsls	r2, r6, #15
 8000b1e:	d508      	bpl.n	8000b32 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 8000b20:	f019 0f08 	tst.w	r9, #8
 8000b24:	d005      	beq.n	8000b32 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000b26:	682b      	ldr	r3, [r5, #0]
 8000b28:	2208      	movs	r2, #8
 8000b2a:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000b2c:	4628      	mov	r0, r5
 8000b2e:	f7ff ff79 	bl	8000a24 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 8000b32:	0433      	lsls	r3, r6, #16
 8000b34:	d52a      	bpl.n	8000b8c <HAL_CAN_IRQHandler+0x166>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8000b36:	f019 0f04 	tst.w	r9, #4
 8000b3a:	682a      	ldr	r2, [r5, #0]
 8000b3c:	d024      	beq.n	8000b88 <HAL_CAN_IRQHandler+0x162>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 8000b3e:	05f7      	lsls	r7, r6, #23
 8000b40:	d504      	bpl.n	8000b4c <HAL_CAN_IRQHandler+0x126>
 8000b42:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != RESET))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000b46:	bf18      	it	ne
 8000b48:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8000b4c:	05b0      	lsls	r0, r6, #22
 8000b4e:	d504      	bpl.n	8000b5a <HAL_CAN_IRQHandler+0x134>
 8000b50:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != RESET))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000b54:	bf18      	it	ne
 8000b56:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8000b5a:	0571      	lsls	r1, r6, #21
 8000b5c:	d504      	bpl.n	8000b68 <HAL_CAN_IRQHandler+0x142>
 8000b5e:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != RESET))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000b62:	bf18      	it	ne
 8000b64:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8000b68:	0533      	lsls	r3, r6, #20
 8000b6a:	d50d      	bpl.n	8000b88 <HAL_CAN_IRQHandler+0x162>
 8000b6c:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8000b70:	d00a      	beq.n	8000b88 <HAL_CAN_IRQHandler+0x162>
          ((esrflags & CAN_ESR_LEC) != RESET))
      {
        switch (esrflags & CAN_ESR_LEC)
 8000b72:	2b30      	cmp	r3, #48	; 0x30
 8000b74:	d04c      	beq.n	8000c10 <HAL_CAN_IRQHandler+0x1ea>
 8000b76:	d83c      	bhi.n	8000bf2 <HAL_CAN_IRQHandler+0x1cc>
 8000b78:	2b10      	cmp	r3, #16
 8000b7a:	d043      	beq.n	8000c04 <HAL_CAN_IRQHandler+0x1de>
 8000b7c:	2b20      	cmp	r3, #32
 8000b7e:	d044      	beq.n	8000c0a <HAL_CAN_IRQHandler+0x1e4>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000b80:	6993      	ldr	r3, [r2, #24]
 8000b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b86:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000b88:	2304      	movs	r3, #4
 8000b8a:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000b8c:	b12c      	cbz	r4, 8000b9a <HAL_CAN_IRQHandler+0x174>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000b8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000b90:	431c      	orrs	r4, r3
 8000b92:	626c      	str	r4, [r5, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000b94:	4628      	mov	r0, r5
 8000b96:	f000 fe9f 	bl	80018d8 <HAL_CAN_ErrorCallback>
 8000b9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8000b9e:	077a      	lsls	r2, r7, #29
 8000ba0:	d405      	bmi.n	8000bae <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 8000ba2:	f017 0408 	ands.w	r4, r7, #8
 8000ba6:	d105      	bne.n	8000bb4 <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000ba8:	f7ff ff35 	bl	8000a16 <HAL_CAN_TxMailbox0AbortCallback>
 8000bac:	e757      	b.n	8000a5e <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000bae:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8000bb2:	e754      	b.n	8000a5e <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000bb4:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8000bb8:	e751      	b.n	8000a5e <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 8000bba:	0579      	lsls	r1, r7, #21
 8000bbc:	d502      	bpl.n	8000bc4 <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000bbe:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8000bc2:	e758      	b.n	8000a76 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8000bc4:	053a      	lsls	r2, r7, #20
 8000bc6:	d502      	bpl.n	8000bce <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000bc8:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000bcc:	e753      	b.n	8000a76 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000bce:	4628      	mov	r0, r5
 8000bd0:	f7ff ff22 	bl	8000a18 <HAL_CAN_TxMailbox1AbortCallback>
 8000bd4:	e74f      	b.n	8000a76 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 8000bd6:	0379      	lsls	r1, r7, #13
 8000bd8:	d502      	bpl.n	8000be0 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000bda:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8000bde:	e756      	b.n	8000a8e <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8000be0:	033a      	lsls	r2, r7, #12
 8000be2:	d502      	bpl.n	8000bea <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000be4:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8000be8:	e751      	b.n	8000a8e <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000bea:	4628      	mov	r0, r5
 8000bec:	f7ff ff15 	bl	8000a1a <HAL_CAN_TxMailbox2AbortCallback>
 8000bf0:	e74d      	b.n	8000a8e <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8000bf2:	2b50      	cmp	r3, #80	; 0x50
 8000bf4:	d00f      	beq.n	8000c16 <HAL_CAN_IRQHandler+0x1f0>
 8000bf6:	2b60      	cmp	r3, #96	; 0x60
 8000bf8:	d010      	beq.n	8000c1c <HAL_CAN_IRQHandler+0x1f6>
 8000bfa:	2b40      	cmp	r3, #64	; 0x40
 8000bfc:	d1c0      	bne.n	8000b80 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000bfe:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8000c02:	e7bd      	b.n	8000b80 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000c04:	f044 0408 	orr.w	r4, r4, #8
            break;
 8000c08:	e7ba      	b.n	8000b80 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000c0a:	f044 0410 	orr.w	r4, r4, #16
            break;
 8000c0e:	e7b7      	b.n	8000b80 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000c10:	f044 0420 	orr.w	r4, r4, #32
            break;
 8000c14:	e7b4      	b.n	8000b80 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000c16:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8000c1a:	e7b1      	b.n	8000b80 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000c1c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8000c20:	e7ae      	b.n	8000b80 <HAL_CAN_IRQHandler+0x15a>

08000c22 <HAL_CAN_GetError>:
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
  /* Return CAN error code */
  return hcan->ErrorCode;
 8000c22:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8000c24:	4770      	bx	lr
	...

08000c28 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c28:	4a07      	ldr	r2, [pc, #28]	; (8000c48 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000c2a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c2c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c30:	041b      	lsls	r3, r3, #16
 8000c32:	0c1b      	lsrs	r3, r3, #16
 8000c34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000c38:	0200      	lsls	r0, r0, #8
 8000c3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c3e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000c42:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000c44:	60d3      	str	r3, [r2, #12]
 8000c46:	4770      	bx	lr
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c4c:	4b17      	ldr	r3, [pc, #92]	; (8000cac <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c4e:	b530      	push	{r4, r5, lr}
 8000c50:	68dc      	ldr	r4, [r3, #12]
 8000c52:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c56:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c5a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c5c:	2b04      	cmp	r3, #4
 8000c5e:	bf28      	it	cs
 8000c60:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c62:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	f04f 0501 	mov.w	r5, #1
 8000c68:	fa05 f303 	lsl.w	r3, r5, r3
 8000c6c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c70:	bf8c      	ite	hi
 8000c72:	3c03      	subhi	r4, #3
 8000c74:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c76:	4019      	ands	r1, r3
 8000c78:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c7a:	fa05 f404 	lsl.w	r4, r5, r4
 8000c7e:	3c01      	subs	r4, #1
 8000c80:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000c82:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c84:	ea42 0201 	orr.w	r2, r2, r1
 8000c88:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8c:	bfaf      	iteee	ge
 8000c8e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c92:	f000 000f 	andlt.w	r0, r0, #15
 8000c96:	4b06      	ldrlt	r3, [pc, #24]	; (8000cb0 <HAL_NVIC_SetPriority+0x64>)
 8000c98:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9a:	bfa5      	ittet	ge
 8000c9c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000ca0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000ca8:	bd30      	pop	{r4, r5, pc}
 8000caa:	bf00      	nop
 8000cac:	e000ed00 	.word	0xe000ed00
 8000cb0:	e000ed14 	.word	0xe000ed14

08000cb4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000cb4:	0942      	lsrs	r2, r0, #5
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	f000 001f 	and.w	r0, r0, #31
 8000cbc:	fa03 f000 	lsl.w	r0, r3, r0
 8000cc0:	4b01      	ldr	r3, [pc, #4]	; (8000cc8 <HAL_NVIC_EnableIRQ+0x14>)
 8000cc2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000cc6:	4770      	bx	lr
 8000cc8:	e000e100 	.word	0xe000e100

08000ccc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ccc:	3801      	subs	r0, #1
 8000cce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd2:	d20a      	bcs.n	8000cea <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd6:	4a07      	ldr	r2, [pc, #28]	; (8000cf4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cda:	21f0      	movs	r1, #240	; 0xf0
 8000cdc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000cea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000e010 	.word	0xe000e010
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cf8:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000cfa:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000cfc:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000cfe:	bf0c      	ite	eq
 8000d00:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d04:	f022 0204 	bicne.w	r2, r2, #4
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	4770      	bx	lr
 8000d0c:	e000e010 	.word	0xe000e010

08000d10 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d10:	4770      	bx	lr

08000d12 <HAL_SYSTICK_IRQHandler>:
{
 8000d12:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000d14:	f7ff fffc 	bl	8000d10 <HAL_SYSTICK_Callback>
 8000d18:	bd08      	pop	{r3, pc}
	...

08000d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d20:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d22:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d24:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8000ec8 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d28:	4a65      	ldr	r2, [pc, #404]	; (8000ec0 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d2a:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8000ecc <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d2e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d30:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000d32:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d36:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000d38:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d3c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000d40:	45b6      	cmp	lr, r6
 8000d42:	f040 80aa 	bne.w	8000e9a <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d46:	684c      	ldr	r4, [r1, #4]
 8000d48:	f024 0710 	bic.w	r7, r4, #16
 8000d4c:	2f02      	cmp	r7, #2
 8000d4e:	d116      	bne.n	8000d7e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000d50:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000d54:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d58:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000d5c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d60:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000d64:	f04f 0c0f 	mov.w	ip, #15
 8000d68:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000d6c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d70:	690d      	ldr	r5, [r1, #16]
 8000d72:	fa05 f50b 	lsl.w	r5, r5, fp
 8000d76:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000d7a:	f8ca 5020 	str.w	r5, [sl, #32]
 8000d7e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d82:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000d84:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d88:	fa05 f50a 	lsl.w	r5, r5, sl
 8000d8c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d8e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d92:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d96:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d9a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d9c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da0:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000da2:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da6:	d811      	bhi.n	8000dcc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000da8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000daa:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dae:	68cf      	ldr	r7, [r1, #12]
 8000db0:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000db4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000db8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000dba:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dbc:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dc0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000dc4:	409f      	lsls	r7, r3
 8000dc6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000dca:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000dcc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dce:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dd0:	688f      	ldr	r7, [r1, #8]
 8000dd2:	fa07 f70a 	lsl.w	r7, r7, sl
 8000dd6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000dd8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dda:	00e5      	lsls	r5, r4, #3
 8000ddc:	d55d      	bpl.n	8000e9a <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dde:	f04f 0b00 	mov.w	fp, #0
 8000de2:	f8cd b00c 	str.w	fp, [sp, #12]
 8000de6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000dea:	4d36      	ldr	r5, [pc, #216]	; (8000ec4 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dec:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000df0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000df4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000df8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000dfc:	9703      	str	r7, [sp, #12]
 8000dfe:	9f03      	ldr	r7, [sp, #12]
 8000e00:	f023 0703 	bic.w	r7, r3, #3
 8000e04:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000e08:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e0c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000e10:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e14:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000e18:	f04f 0e0f 	mov.w	lr, #15
 8000e1c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e20:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e22:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e26:	d03f      	beq.n	8000ea8 <HAL_GPIO_Init+0x18c>
 8000e28:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e2c:	42a8      	cmp	r0, r5
 8000e2e:	d03d      	beq.n	8000eac <HAL_GPIO_Init+0x190>
 8000e30:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e34:	42a8      	cmp	r0, r5
 8000e36:	d03b      	beq.n	8000eb0 <HAL_GPIO_Init+0x194>
 8000e38:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e3c:	42a8      	cmp	r0, r5
 8000e3e:	d039      	beq.n	8000eb4 <HAL_GPIO_Init+0x198>
 8000e40:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e44:	42a8      	cmp	r0, r5
 8000e46:	d037      	beq.n	8000eb8 <HAL_GPIO_Init+0x19c>
 8000e48:	4548      	cmp	r0, r9
 8000e4a:	d037      	beq.n	8000ebc <HAL_GPIO_Init+0x1a0>
 8000e4c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000e50:	42a8      	cmp	r0, r5
 8000e52:	bf14      	ite	ne
 8000e54:	2507      	movne	r5, #7
 8000e56:	2506      	moveq	r5, #6
 8000e58:	fa05 f50c 	lsl.w	r5, r5, ip
 8000e5c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e60:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000e62:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e64:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e66:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000e6a:	bf0c      	ite	eq
 8000e6c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000e6e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000e70:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000e72:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e74:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000e78:	bf0c      	ite	eq
 8000e7a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000e7c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000e7e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e80:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e82:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000e86:	bf0c      	ite	eq
 8000e88:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000e8a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000e8c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000e8e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e90:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000e92:	bf54      	ite	pl
 8000e94:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000e96:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000e98:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	2b10      	cmp	r3, #16
 8000e9e:	f47f af48 	bne.w	8000d32 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000ea2:	b005      	add	sp, #20
 8000ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ea8:	465d      	mov	r5, fp
 8000eaa:	e7d5      	b.n	8000e58 <HAL_GPIO_Init+0x13c>
 8000eac:	2501      	movs	r5, #1
 8000eae:	e7d3      	b.n	8000e58 <HAL_GPIO_Init+0x13c>
 8000eb0:	2502      	movs	r5, #2
 8000eb2:	e7d1      	b.n	8000e58 <HAL_GPIO_Init+0x13c>
 8000eb4:	2503      	movs	r5, #3
 8000eb6:	e7cf      	b.n	8000e58 <HAL_GPIO_Init+0x13c>
 8000eb8:	2504      	movs	r5, #4
 8000eba:	e7cd      	b.n	8000e58 <HAL_GPIO_Init+0x13c>
 8000ebc:	2505      	movs	r5, #5
 8000ebe:	e7cb      	b.n	8000e58 <HAL_GPIO_Init+0x13c>
 8000ec0:	40013c00 	.word	0x40013c00
 8000ec4:	40020000 	.word	0x40020000
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	40021400 	.word	0x40021400

08000ed0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ed0:	b10a      	cbz	r2, 8000ed6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000ed2:	6181      	str	r1, [r0, #24]
 8000ed4:	4770      	bx	lr
 8000ed6:	0409      	lsls	r1, r1, #16
 8000ed8:	e7fb      	b.n	8000ed2 <HAL_GPIO_WritePin+0x2>

08000eda <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000eda:	6943      	ldr	r3, [r0, #20]
 8000edc:	4059      	eors	r1, r3
 8000ede:	6141      	str	r1, [r0, #20]
 8000ee0:	4770      	bx	lr
	...

08000ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ee8:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000eea:	4604      	mov	r4, r0
 8000eec:	b910      	cbnz	r0, 8000ef4 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8000eee:	2001      	movs	r0, #1
 8000ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000ef4:	4b44      	ldr	r3, [pc, #272]	; (8001008 <HAL_RCC_ClockConfig+0x124>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	f002 020f 	and.w	r2, r2, #15
 8000efc:	428a      	cmp	r2, r1
 8000efe:	d328      	bcc.n	8000f52 <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f00:	6821      	ldr	r1, [r4, #0]
 8000f02:	078f      	lsls	r7, r1, #30
 8000f04:	d42d      	bmi.n	8000f62 <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f06:	07c8      	lsls	r0, r1, #31
 8000f08:	d440      	bmi.n	8000f8c <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000f0a:	4b3f      	ldr	r3, [pc, #252]	; (8001008 <HAL_RCC_ClockConfig+0x124>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f002 020f 	and.w	r2, r2, #15
 8000f12:	4295      	cmp	r5, r2
 8000f14:	d366      	bcc.n	8000fe4 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f16:	6822      	ldr	r2, [r4, #0]
 8000f18:	0751      	lsls	r1, r2, #29
 8000f1a:	d46c      	bmi.n	8000ff6 <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f1c:	0713      	lsls	r3, r2, #28
 8000f1e:	d507      	bpl.n	8000f30 <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f20:	4a3a      	ldr	r2, [pc, #232]	; (800100c <HAL_RCC_ClockConfig+0x128>)
 8000f22:	6921      	ldr	r1, [r4, #16]
 8000f24:	6893      	ldr	r3, [r2, #8]
 8000f26:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000f2a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f2e:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f30:	f000 f898 	bl	8001064 <HAL_RCC_GetSysClockFreq>
 8000f34:	4b35      	ldr	r3, [pc, #212]	; (800100c <HAL_RCC_ClockConfig+0x128>)
 8000f36:	4a36      	ldr	r2, [pc, #216]	; (8001010 <HAL_RCC_ClockConfig+0x12c>)
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f3e:	5cd3      	ldrb	r3, [r2, r3]
 8000f40:	40d8      	lsrs	r0, r3
 8000f42:	4b34      	ldr	r3, [pc, #208]	; (8001014 <HAL_RCC_ClockConfig+0x130>)
 8000f44:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f46:	2000      	movs	r0, #0
 8000f48:	f7ff faec 	bl	8000524 <HAL_InitTick>

  return HAL_OK;
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f52:	b2ca      	uxtb	r2, r1
 8000f54:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 030f 	and.w	r3, r3, #15
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d1c6      	bne.n	8000eee <HAL_RCC_ClockConfig+0xa>
 8000f60:	e7ce      	b.n	8000f00 <HAL_RCC_ClockConfig+0x1c>
 8000f62:	4b2a      	ldr	r3, [pc, #168]	; (800100c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f64:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f68:	bf1e      	ittt	ne
 8000f6a:	689a      	ldrne	r2, [r3, #8]
 8000f6c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000f70:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f72:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f74:	bf42      	ittt	mi
 8000f76:	689a      	ldrmi	r2, [r3, #8]
 8000f78:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000f7c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f7e:	689a      	ldr	r2, [r3, #8]
 8000f80:	68a0      	ldr	r0, [r4, #8]
 8000f82:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f86:	4302      	orrs	r2, r0
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	e7bc      	b.n	8000f06 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f8c:	6862      	ldr	r2, [r4, #4]
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	; (800100c <HAL_RCC_ClockConfig+0x128>)
 8000f90:	2a01      	cmp	r2, #1
 8000f92:	d11d      	bne.n	8000fd0 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9a:	d0a8      	beq.n	8000eee <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f9c:	4e1b      	ldr	r6, [pc, #108]	; (800100c <HAL_RCC_ClockConfig+0x128>)
 8000f9e:	68b3      	ldr	r3, [r6, #8]
 8000fa0:	f023 0303 	bic.w	r3, r3, #3
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000fa8:	f7ff fb06 	bl	80005b8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fac:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000fb0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fb2:	68b3      	ldr	r3, [r6, #8]
 8000fb4:	6862      	ldr	r2, [r4, #4]
 8000fb6:	f003 030c 	and.w	r3, r3, #12
 8000fba:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000fbe:	d0a4      	beq.n	8000f0a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fc0:	f7ff fafa 	bl	80005b8 <HAL_GetTick>
 8000fc4:	1bc0      	subs	r0, r0, r7
 8000fc6:	4540      	cmp	r0, r8
 8000fc8:	d9f3      	bls.n	8000fb2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000fca:	2003      	movs	r0, #3
}
 8000fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fd0:	1e91      	subs	r1, r2, #2
 8000fd2:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd4:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fd6:	d802      	bhi.n	8000fde <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000fdc:	e7dd      	b.n	8000f9a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fde:	f013 0f02 	tst.w	r3, #2
 8000fe2:	e7da      	b.n	8000f9a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fe4:	b2ea      	uxtb	r2, r5
 8000fe6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 030f 	and.w	r3, r3, #15
 8000fee:	429d      	cmp	r5, r3
 8000ff0:	f47f af7d 	bne.w	8000eee <HAL_RCC_ClockConfig+0xa>
 8000ff4:	e78f      	b.n	8000f16 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ff6:	4905      	ldr	r1, [pc, #20]	; (800100c <HAL_RCC_ClockConfig+0x128>)
 8000ff8:	68e0      	ldr	r0, [r4, #12]
 8000ffa:	688b      	ldr	r3, [r1, #8]
 8000ffc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001000:	4303      	orrs	r3, r0
 8001002:	608b      	str	r3, [r1, #8]
 8001004:	e78a      	b.n	8000f1c <HAL_RCC_ClockConfig+0x38>
 8001006:	bf00      	nop
 8001008:	40023c00 	.word	0x40023c00
 800100c:	40023800 	.word	0x40023800
 8001010:	08001e74 	.word	0x08001e74
 8001014:	20000008 	.word	0x20000008

08001018 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001018:	4b01      	ldr	r3, [pc, #4]	; (8001020 <HAL_RCC_GetHCLKFreq+0x8>)
 800101a:	6818      	ldr	r0, [r3, #0]
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	20000008 	.word	0x20000008

08001024 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001024:	4b04      	ldr	r3, [pc, #16]	; (8001038 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001026:	4a05      	ldr	r2, [pc, #20]	; (800103c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800102e:	5cd3      	ldrb	r3, [r2, r3]
 8001030:	4a03      	ldr	r2, [pc, #12]	; (8001040 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001032:	6810      	ldr	r0, [r2, #0]
}
 8001034:	40d8      	lsrs	r0, r3
 8001036:	4770      	bx	lr
 8001038:	40023800 	.word	0x40023800
 800103c:	08001e84 	.word	0x08001e84
 8001040:	20000008 	.word	0x20000008

08001044 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001044:	4b04      	ldr	r3, [pc, #16]	; (8001058 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001046:	4a05      	ldr	r2, [pc, #20]	; (800105c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800104e:	5cd3      	ldrb	r3, [r2, r3]
 8001050:	4a03      	ldr	r2, [pc, #12]	; (8001060 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001052:	6810      	ldr	r0, [r2, #0]
}
 8001054:	40d8      	lsrs	r0, r3
 8001056:	4770      	bx	lr
 8001058:	40023800 	.word	0x40023800
 800105c:	08001e84 	.word	0x08001e84
 8001060:	20000008 	.word	0x20000008

08001064 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001064:	4920      	ldr	r1, [pc, #128]	; (80010e8 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8001066:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001068:	688b      	ldr	r3, [r1, #8]
 800106a:	f003 030c 	and.w	r3, r3, #12
 800106e:	2b08      	cmp	r3, #8
 8001070:	d007      	beq.n	8001082 <HAL_RCC_GetSysClockFreq+0x1e>
 8001072:	2b0c      	cmp	r3, #12
 8001074:	d020      	beq.n	80010b8 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001076:	4a1d      	ldr	r2, [pc, #116]	; (80010ec <HAL_RCC_GetSysClockFreq+0x88>)
 8001078:	481d      	ldr	r0, [pc, #116]	; (80010f0 <HAL_RCC_GetSysClockFreq+0x8c>)
 800107a:	2b04      	cmp	r3, #4
 800107c:	bf18      	it	ne
 800107e:	4610      	movne	r0, r2
 8001080:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001082:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001084:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001086:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001088:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800108c:	bf14      	ite	ne
 800108e:	4818      	ldrne	r0, [pc, #96]	; (80010f0 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001090:	4816      	ldreq	r0, [pc, #88]	; (80010ec <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001092:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001096:	bf18      	it	ne
 8001098:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800109a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800109e:	fba1 0100 	umull	r0, r1, r1, r0
 80010a2:	f7ff f8b7 	bl	8000214 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80010a6:	4b10      	ldr	r3, [pc, #64]	; (80010e8 <HAL_RCC_GetSysClockFreq+0x84>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80010ae:	3301      	adds	r3, #1
 80010b0:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 80010b2:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80010b6:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010b8:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80010ba:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010bc:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80010be:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010c2:	bf14      	ite	ne
 80010c4:	480a      	ldrne	r0, [pc, #40]	; (80010f0 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010c6:	4809      	ldreq	r0, [pc, #36]	; (80010ec <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010c8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80010cc:	bf18      	it	ne
 80010ce:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010d0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010d4:	fba1 0100 	umull	r0, r1, r1, r0
 80010d8:	f7ff f89c 	bl	8000214 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80010dc:	4b02      	ldr	r3, [pc, #8]	; (80010e8 <HAL_RCC_GetSysClockFreq+0x84>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f3c3 7302 	ubfx	r3, r3, #28, #3
 80010e4:	e7e5      	b.n	80010b2 <HAL_RCC_GetSysClockFreq+0x4e>
 80010e6:	bf00      	nop
 80010e8:	40023800 	.word	0x40023800
 80010ec:	00f42400 	.word	0x00f42400
 80010f0:	007a1200 	.word	0x007a1200

080010f4 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f4:	6803      	ldr	r3, [r0, #0]
{
 80010f6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010fa:	07df      	lsls	r7, r3, #31
{
 80010fc:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010fe:	d410      	bmi.n	8001122 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001100:	6823      	ldr	r3, [r4, #0]
 8001102:	079e      	lsls	r6, r3, #30
 8001104:	d467      	bmi.n	80011d6 <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001106:	6823      	ldr	r3, [r4, #0]
 8001108:	071a      	lsls	r2, r3, #28
 800110a:	f100 80b2 	bmi.w	8001272 <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800110e:	6823      	ldr	r3, [r4, #0]
 8001110:	075b      	lsls	r3, r3, #29
 8001112:	f100 80d0 	bmi.w	80012b6 <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001116:	69a2      	ldr	r2, [r4, #24]
 8001118:	2a00      	cmp	r2, #0
 800111a:	f040 8139 	bne.w	8001390 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800111e:	2000      	movs	r0, #0
 8001120:	e01e      	b.n	8001160 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001122:	4b97      	ldr	r3, [pc, #604]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 8001124:	689a      	ldr	r2, [r3, #8]
 8001126:	f002 020c 	and.w	r2, r2, #12
 800112a:	2a04      	cmp	r2, #4
 800112c:	d010      	beq.n	8001150 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800112e:	689a      	ldr	r2, [r3, #8]
 8001130:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001134:	2a08      	cmp	r2, #8
 8001136:	d102      	bne.n	800113e <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	025d      	lsls	r5, r3, #9
 800113c:	d408      	bmi.n	8001150 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800113e:	4b90      	ldr	r3, [pc, #576]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 8001140:	689a      	ldr	r2, [r3, #8]
 8001142:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001146:	2a0c      	cmp	r2, #12
 8001148:	d10d      	bne.n	8001166 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	0250      	lsls	r0, r2, #9
 800114e:	d50a      	bpl.n	8001166 <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001150:	4b8b      	ldr	r3, [pc, #556]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	0399      	lsls	r1, r3, #14
 8001156:	d5d3      	bpl.n	8001100 <HAL_RCC_OscConfig+0xc>
 8001158:	6863      	ldr	r3, [r4, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1d0      	bne.n	8001100 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800115e:	2001      	movs	r0, #1
}
 8001160:	b002      	add	sp, #8
 8001162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001166:	6862      	ldr	r2, [r4, #4]
 8001168:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800116c:	d111      	bne.n	8001192 <HAL_RCC_OscConfig+0x9e>
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001174:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001176:	f7ff fa1f 	bl	80005b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800117a:	4d81      	ldr	r5, [pc, #516]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 800117c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800117e:	682b      	ldr	r3, [r5, #0]
 8001180:	039a      	lsls	r2, r3, #14
 8001182:	d4bd      	bmi.n	8001100 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001184:	f7ff fa18 	bl	80005b8 <HAL_GetTick>
 8001188:	1b80      	subs	r0, r0, r6
 800118a:	2864      	cmp	r0, #100	; 0x64
 800118c:	d9f7      	bls.n	800117e <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 800118e:	2003      	movs	r0, #3
 8001190:	e7e6      	b.n	8001160 <HAL_RCC_OscConfig+0x6c>
 8001192:	4d7b      	ldr	r5, [pc, #492]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001194:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001198:	682b      	ldr	r3, [r5, #0]
 800119a:	d107      	bne.n	80011ac <HAL_RCC_OscConfig+0xb8>
 800119c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011a0:	602b      	str	r3, [r5, #0]
 80011a2:	682b      	ldr	r3, [r5, #0]
 80011a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011a8:	602b      	str	r3, [r5, #0]
 80011aa:	e7e4      	b.n	8001176 <HAL_RCC_OscConfig+0x82>
 80011ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b0:	602b      	str	r3, [r5, #0]
 80011b2:	682b      	ldr	r3, [r5, #0]
 80011b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011b8:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011ba:	2a00      	cmp	r2, #0
 80011bc:	d1db      	bne.n	8001176 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80011be:	f7ff f9fb 	bl	80005b8 <HAL_GetTick>
 80011c2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011c4:	682b      	ldr	r3, [r5, #0]
 80011c6:	039b      	lsls	r3, r3, #14
 80011c8:	d59a      	bpl.n	8001100 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011ca:	f7ff f9f5 	bl	80005b8 <HAL_GetTick>
 80011ce:	1b80      	subs	r0, r0, r6
 80011d0:	2864      	cmp	r0, #100	; 0x64
 80011d2:	d9f7      	bls.n	80011c4 <HAL_RCC_OscConfig+0xd0>
 80011d4:	e7db      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80011d6:	4b6a      	ldr	r3, [pc, #424]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	f012 0f0c 	tst.w	r2, #12
 80011de:	d010      	beq.n	8001202 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80011e0:	689a      	ldr	r2, [r3, #8]
 80011e2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80011e6:	2a08      	cmp	r2, #8
 80011e8:	d102      	bne.n	80011f0 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	025f      	lsls	r7, r3, #9
 80011ee:	d508      	bpl.n	8001202 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011f0:	4a63      	ldr	r2, [pc, #396]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 80011f2:	6893      	ldr	r3, [r2, #8]
 80011f4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80011f8:	2b0c      	cmp	r3, #12
 80011fa:	d111      	bne.n	8001220 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011fc:	6853      	ldr	r3, [r2, #4]
 80011fe:	025e      	lsls	r6, r3, #9
 8001200:	d40e      	bmi.n	8001220 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001202:	4b5f      	ldr	r3, [pc, #380]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	0795      	lsls	r5, r2, #30
 8001208:	d502      	bpl.n	8001210 <HAL_RCC_OscConfig+0x11c>
 800120a:	68e2      	ldr	r2, [r4, #12]
 800120c:	2a01      	cmp	r2, #1
 800120e:	d1a6      	bne.n	800115e <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	6921      	ldr	r1, [r4, #16]
 8001214:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001218:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800121c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800121e:	e772      	b.n	8001106 <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001220:	68e2      	ldr	r2, [r4, #12]
 8001222:	4b58      	ldr	r3, [pc, #352]	; (8001384 <HAL_RCC_OscConfig+0x290>)
 8001224:	b1b2      	cbz	r2, 8001254 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 8001226:	2201      	movs	r2, #1
 8001228:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800122a:	f7ff f9c5 	bl	80005b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800122e:	4d54      	ldr	r5, [pc, #336]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001230:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001232:	682b      	ldr	r3, [r5, #0]
 8001234:	0798      	lsls	r0, r3, #30
 8001236:	d507      	bpl.n	8001248 <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001238:	682b      	ldr	r3, [r5, #0]
 800123a:	6922      	ldr	r2, [r4, #16]
 800123c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001240:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001244:	602b      	str	r3, [r5, #0]
 8001246:	e75e      	b.n	8001106 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001248:	f7ff f9b6 	bl	80005b8 <HAL_GetTick>
 800124c:	1b80      	subs	r0, r0, r6
 800124e:	2802      	cmp	r0, #2
 8001250:	d9ef      	bls.n	8001232 <HAL_RCC_OscConfig+0x13e>
 8001252:	e79c      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8001254:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001256:	f7ff f9af 	bl	80005b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125a:	4d49      	ldr	r5, [pc, #292]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 800125c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125e:	682b      	ldr	r3, [r5, #0]
 8001260:	0799      	lsls	r1, r3, #30
 8001262:	f57f af50 	bpl.w	8001106 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001266:	f7ff f9a7 	bl	80005b8 <HAL_GetTick>
 800126a:	1b80      	subs	r0, r0, r6
 800126c:	2802      	cmp	r0, #2
 800126e:	d9f6      	bls.n	800125e <HAL_RCC_OscConfig+0x16a>
 8001270:	e78d      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001272:	6962      	ldr	r2, [r4, #20]
 8001274:	4b44      	ldr	r3, [pc, #272]	; (8001388 <HAL_RCC_OscConfig+0x294>)
 8001276:	b17a      	cbz	r2, 8001298 <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800127c:	f7ff f99c 	bl	80005b8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001280:	4d3f      	ldr	r5, [pc, #252]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001282:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001284:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001286:	079f      	lsls	r7, r3, #30
 8001288:	f53f af41 	bmi.w	800110e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800128c:	f7ff f994 	bl	80005b8 <HAL_GetTick>
 8001290:	1b80      	subs	r0, r0, r6
 8001292:	2802      	cmp	r0, #2
 8001294:	d9f6      	bls.n	8001284 <HAL_RCC_OscConfig+0x190>
 8001296:	e77a      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8001298:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800129a:	f7ff f98d 	bl	80005b8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800129e:	4d38      	ldr	r5, [pc, #224]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80012a0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80012a4:	0798      	lsls	r0, r3, #30
 80012a6:	f57f af32 	bpl.w	800110e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012aa:	f7ff f985 	bl	80005b8 <HAL_GetTick>
 80012ae:	1b80      	subs	r0, r0, r6
 80012b0:	2802      	cmp	r0, #2
 80012b2:	d9f6      	bls.n	80012a2 <HAL_RCC_OscConfig+0x1ae>
 80012b4:	e76b      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012b6:	4b32      	ldr	r3, [pc, #200]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 80012b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ba:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80012be:	d128      	bne.n	8001312 <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80012c0:	9201      	str	r2, [sp, #4]
 80012c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012c4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012c8:	641a      	str	r2, [r3, #64]	; 0x40
 80012ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d0:	9301      	str	r3, [sp, #4]
 80012d2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80012d4:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d6:	4d2d      	ldr	r5, [pc, #180]	; (800138c <HAL_RCC_OscConfig+0x298>)
 80012d8:	682b      	ldr	r3, [r5, #0]
 80012da:	05d9      	lsls	r1, r3, #23
 80012dc:	d51b      	bpl.n	8001316 <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012de:	68a3      	ldr	r3, [r4, #8]
 80012e0:	4d27      	ldr	r5, [pc, #156]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d127      	bne.n	8001336 <HAL_RCC_OscConfig+0x242>
 80012e6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80012ee:	f7ff f963 	bl	80005b8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f2:	4d23      	ldr	r5, [pc, #140]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80012f4:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012f6:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012fa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80012fc:	079b      	lsls	r3, r3, #30
 80012fe:	d539      	bpl.n	8001374 <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8001300:	2e00      	cmp	r6, #0
 8001302:	f43f af08 	beq.w	8001116 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001306:	4a1e      	ldr	r2, [pc, #120]	; (8001380 <HAL_RCC_OscConfig+0x28c>)
 8001308:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800130a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800130e:	6413      	str	r3, [r2, #64]	; 0x40
 8001310:	e701      	b.n	8001116 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001312:	2600      	movs	r6, #0
 8001314:	e7df      	b.n	80012d6 <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001316:	682b      	ldr	r3, [r5, #0]
 8001318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800131c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800131e:	f7ff f94b 	bl	80005b8 <HAL_GetTick>
 8001322:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001324:	682b      	ldr	r3, [r5, #0]
 8001326:	05da      	lsls	r2, r3, #23
 8001328:	d4d9      	bmi.n	80012de <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800132a:	f7ff f945 	bl	80005b8 <HAL_GetTick>
 800132e:	1bc0      	subs	r0, r0, r7
 8001330:	2802      	cmp	r0, #2
 8001332:	d9f7      	bls.n	8001324 <HAL_RCC_OscConfig+0x230>
 8001334:	e72b      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001336:	2b05      	cmp	r3, #5
 8001338:	d104      	bne.n	8001344 <HAL_RCC_OscConfig+0x250>
 800133a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800133c:	f043 0304 	orr.w	r3, r3, #4
 8001340:	672b      	str	r3, [r5, #112]	; 0x70
 8001342:	e7d0      	b.n	80012e6 <HAL_RCC_OscConfig+0x1f2>
 8001344:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001346:	f022 0201 	bic.w	r2, r2, #1
 800134a:	672a      	str	r2, [r5, #112]	; 0x70
 800134c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800134e:	f022 0204 	bic.w	r2, r2, #4
 8001352:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001354:	2b00      	cmp	r3, #0
 8001356:	d1ca      	bne.n	80012ee <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8001358:	f7ff f92e 	bl	80005b8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800135c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001360:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001362:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001364:	0798      	lsls	r0, r3, #30
 8001366:	d5cb      	bpl.n	8001300 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001368:	f7ff f926 	bl	80005b8 <HAL_GetTick>
 800136c:	1bc0      	subs	r0, r0, r7
 800136e:	4540      	cmp	r0, r8
 8001370:	d9f7      	bls.n	8001362 <HAL_RCC_OscConfig+0x26e>
 8001372:	e70c      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001374:	f7ff f920 	bl	80005b8 <HAL_GetTick>
 8001378:	1bc0      	subs	r0, r0, r7
 800137a:	4540      	cmp	r0, r8
 800137c:	d9bd      	bls.n	80012fa <HAL_RCC_OscConfig+0x206>
 800137e:	e706      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
 8001380:	40023800 	.word	0x40023800
 8001384:	42470000 	.word	0x42470000
 8001388:	42470e80 	.word	0x42470e80
 800138c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001390:	4d23      	ldr	r5, [pc, #140]	; (8001420 <HAL_RCC_OscConfig+0x32c>)
 8001392:	68ab      	ldr	r3, [r5, #8]
 8001394:	f003 030c 	and.w	r3, r3, #12
 8001398:	2b08      	cmp	r3, #8
 800139a:	f43f aee0 	beq.w	800115e <HAL_RCC_OscConfig+0x6a>
 800139e:	4e21      	ldr	r6, [pc, #132]	; (8001424 <HAL_RCC_OscConfig+0x330>)
 80013a0:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013a2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80013a4:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013a6:	d12d      	bne.n	8001404 <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 80013a8:	f7ff f906 	bl	80005b8 <HAL_GetTick>
 80013ac:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ae:	682b      	ldr	r3, [r5, #0]
 80013b0:	0199      	lsls	r1, r3, #6
 80013b2:	d421      	bmi.n	80013f8 <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013b4:	6a22      	ldr	r2, [r4, #32]
 80013b6:	69e3      	ldr	r3, [r4, #28]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80013bc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80013c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80013c2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80013c6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80013c8:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80013cc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ce:	4c14      	ldr	r4, [pc, #80]	; (8001420 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013d0:	0852      	lsrs	r2, r2, #1
 80013d2:	3a01      	subs	r2, #1
 80013d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013d8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80013da:	2301      	movs	r3, #1
 80013dc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80013de:	f7ff f8eb 	bl	80005b8 <HAL_GetTick>
 80013e2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013e4:	6823      	ldr	r3, [r4, #0]
 80013e6:	019a      	lsls	r2, r3, #6
 80013e8:	f53f ae99 	bmi.w	800111e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013ec:	f7ff f8e4 	bl	80005b8 <HAL_GetTick>
 80013f0:	1b40      	subs	r0, r0, r5
 80013f2:	2802      	cmp	r0, #2
 80013f4:	d9f6      	bls.n	80013e4 <HAL_RCC_OscConfig+0x2f0>
 80013f6:	e6ca      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013f8:	f7ff f8de 	bl	80005b8 <HAL_GetTick>
 80013fc:	1bc0      	subs	r0, r0, r7
 80013fe:	2802      	cmp	r0, #2
 8001400:	d9d5      	bls.n	80013ae <HAL_RCC_OscConfig+0x2ba>
 8001402:	e6c4      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8001404:	f7ff f8d8 	bl	80005b8 <HAL_GetTick>
 8001408:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800140a:	682b      	ldr	r3, [r5, #0]
 800140c:	019b      	lsls	r3, r3, #6
 800140e:	f57f ae86 	bpl.w	800111e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001412:	f7ff f8d1 	bl	80005b8 <HAL_GetTick>
 8001416:	1b00      	subs	r0, r0, r4
 8001418:	2802      	cmp	r0, #2
 800141a:	d9f6      	bls.n	800140a <HAL_RCC_OscConfig+0x316>
 800141c:	e6b7      	b.n	800118e <HAL_RCC_OscConfig+0x9a>
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800
 8001424:	42470060 	.word	0x42470060

08001428 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800142c:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800142e:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8001430:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001432:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001434:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001438:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800143a:	6133      	str	r3, [r6, #16]
{
 800143c:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800143e:	6883      	ldr	r3, [r0, #8]
 8001440:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8001442:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001444:	4303      	orrs	r3, r0
 8001446:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001448:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800144c:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800144e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001452:	430b      	orrs	r3, r1
 8001454:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001456:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001458:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800145a:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800145c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001460:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001462:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001466:	6173      	str	r3, [r6, #20]
 8001468:	4b7a      	ldr	r3, [pc, #488]	; (8001654 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800146a:	d17c      	bne.n	8001566 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800146c:	429e      	cmp	r6, r3
 800146e:	d003      	beq.n	8001478 <UART_SetConfig+0x50>
 8001470:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001474:	429e      	cmp	r6, r3
 8001476:	d144      	bne.n	8001502 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001478:	f7ff fde4 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 800147c:	2519      	movs	r5, #25
 800147e:	fb05 f300 	mul.w	r3, r5, r0
 8001482:	6860      	ldr	r0, [r4, #4]
 8001484:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001488:	0040      	lsls	r0, r0, #1
 800148a:	fbb3 f3f0 	udiv	r3, r3, r0
 800148e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001492:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001496:	f7ff fdd5 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 800149a:	6863      	ldr	r3, [r4, #4]
 800149c:	4368      	muls	r0, r5
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	fbb0 f7f3 	udiv	r7, r0, r3
 80014a4:	f7ff fdce 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 80014a8:	6863      	ldr	r3, [r4, #4]
 80014aa:	4368      	muls	r0, r5
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80014b2:	fbb3 f3f9 	udiv	r3, r3, r9
 80014b6:	fb09 7313 	mls	r3, r9, r3, r7
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	3332      	adds	r3, #50	; 0x32
 80014be:	fbb3 f3f9 	udiv	r3, r3, r9
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80014c8:	f7ff fdbc 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 80014cc:	6862      	ldr	r2, [r4, #4]
 80014ce:	4368      	muls	r0, r5
 80014d0:	0052      	lsls	r2, r2, #1
 80014d2:	fbb0 faf2 	udiv	sl, r0, r2
 80014d6:	f7ff fdb5 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80014da:	6863      	ldr	r3, [r4, #4]
 80014dc:	4368      	muls	r0, r5
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80014e4:	fbb3 f3f9 	udiv	r3, r3, r9
 80014e8:	fb09 a313 	mls	r3, r9, r3, sl
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	3332      	adds	r3, #50	; 0x32
 80014f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80014f4:	f003 0307 	and.w	r3, r3, #7
 80014f8:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80014fa:	443b      	add	r3, r7
 80014fc:	60b3      	str	r3, [r6, #8]
 80014fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001502:	f7ff fd8f 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001506:	2519      	movs	r5, #25
 8001508:	fb05 f300 	mul.w	r3, r5, r0
 800150c:	6860      	ldr	r0, [r4, #4]
 800150e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001512:	0040      	lsls	r0, r0, #1
 8001514:	fbb3 f3f0 	udiv	r3, r3, r0
 8001518:	fbb3 f3f9 	udiv	r3, r3, r9
 800151c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001520:	f7ff fd80 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001524:	6863      	ldr	r3, [r4, #4]
 8001526:	4368      	muls	r0, r5
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	fbb0 f7f3 	udiv	r7, r0, r3
 800152e:	f7ff fd79 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001532:	6863      	ldr	r3, [r4, #4]
 8001534:	4368      	muls	r0, r5
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	fbb0 f3f3 	udiv	r3, r0, r3
 800153c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001540:	fb09 7313 	mls	r3, r9, r3, r7
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	3332      	adds	r3, #50	; 0x32
 8001548:	fbb3 f3f9 	udiv	r3, r3, r9
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001552:	f7ff fd67 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001556:	6862      	ldr	r2, [r4, #4]
 8001558:	4368      	muls	r0, r5
 800155a:	0052      	lsls	r2, r2, #1
 800155c:	fbb0 faf2 	udiv	sl, r0, r2
 8001560:	f7ff fd60 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001564:	e7b9      	b.n	80014da <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001566:	429e      	cmp	r6, r3
 8001568:	d002      	beq.n	8001570 <UART_SetConfig+0x148>
 800156a:	4b3b      	ldr	r3, [pc, #236]	; (8001658 <UART_SetConfig+0x230>)
 800156c:	429e      	cmp	r6, r3
 800156e:	d140      	bne.n	80015f2 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001570:	f7ff fd68 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 8001574:	6867      	ldr	r7, [r4, #4]
 8001576:	2519      	movs	r5, #25
 8001578:	f04f 0964 	mov.w	r9, #100	; 0x64
 800157c:	fb05 f300 	mul.w	r3, r5, r0
 8001580:	00bf      	lsls	r7, r7, #2
 8001582:	fbb3 f3f7 	udiv	r3, r3, r7
 8001586:	fbb3 f3f9 	udiv	r3, r3, r9
 800158a:	011f      	lsls	r7, r3, #4
 800158c:	f7ff fd5a 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 8001590:	6863      	ldr	r3, [r4, #4]
 8001592:	4368      	muls	r0, r5
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	fbb0 f8f3 	udiv	r8, r0, r3
 800159a:	f7ff fd53 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 800159e:	6863      	ldr	r3, [r4, #4]
 80015a0:	4368      	muls	r0, r5
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80015a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80015ac:	fb09 8313 	mls	r3, r9, r3, r8
 80015b0:	011b      	lsls	r3, r3, #4
 80015b2:	3332      	adds	r3, #50	; 0x32
 80015b4:	fbb3 f3f9 	udiv	r3, r3, r9
 80015b8:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80015bc:	f7ff fd42 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
 80015c0:	6862      	ldr	r2, [r4, #4]
 80015c2:	4368      	muls	r0, r5
 80015c4:	0092      	lsls	r2, r2, #2
 80015c6:	fbb0 faf2 	udiv	sl, r0, r2
 80015ca:	f7ff fd3b 	bl	8001044 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80015ce:	6863      	ldr	r3, [r4, #4]
 80015d0:	4368      	muls	r0, r5
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80015d8:	fbb3 f3f9 	udiv	r3, r3, r9
 80015dc:	fb09 a313 	mls	r3, r9, r3, sl
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	3332      	adds	r3, #50	; 0x32
 80015e4:	fbb3 f3f9 	udiv	r3, r3, r9
 80015e8:	f003 030f 	and.w	r3, r3, #15
 80015ec:	ea43 0308 	orr.w	r3, r3, r8
 80015f0:	e783      	b.n	80014fa <UART_SetConfig+0xd2>
 80015f2:	f7ff fd17 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 80015f6:	6867      	ldr	r7, [r4, #4]
 80015f8:	2519      	movs	r5, #25
 80015fa:	f04f 0964 	mov.w	r9, #100	; 0x64
 80015fe:	fb05 f300 	mul.w	r3, r5, r0
 8001602:	00bf      	lsls	r7, r7, #2
 8001604:	fbb3 f3f7 	udiv	r3, r3, r7
 8001608:	fbb3 f3f9 	udiv	r3, r3, r9
 800160c:	011f      	lsls	r7, r3, #4
 800160e:	f7ff fd09 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001612:	6863      	ldr	r3, [r4, #4]
 8001614:	4368      	muls	r0, r5
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	fbb0 f8f3 	udiv	r8, r0, r3
 800161c:	f7ff fd02 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001620:	6863      	ldr	r3, [r4, #4]
 8001622:	4368      	muls	r0, r5
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	fbb0 f3f3 	udiv	r3, r0, r3
 800162a:	fbb3 f3f9 	udiv	r3, r3, r9
 800162e:	fb09 8313 	mls	r3, r9, r3, r8
 8001632:	011b      	lsls	r3, r3, #4
 8001634:	3332      	adds	r3, #50	; 0x32
 8001636:	fbb3 f3f9 	udiv	r3, r3, r9
 800163a:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800163e:	f7ff fcf1 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001642:	6862      	ldr	r2, [r4, #4]
 8001644:	4368      	muls	r0, r5
 8001646:	0092      	lsls	r2, r2, #2
 8001648:	fbb0 faf2 	udiv	sl, r0, r2
 800164c:	f7ff fcea 	bl	8001024 <HAL_RCC_GetPCLK1Freq>
 8001650:	e7bd      	b.n	80015ce <UART_SetConfig+0x1a6>
 8001652:	bf00      	nop
 8001654:	40011000 	.word	0x40011000
 8001658:	40011400 	.word	0x40011400

0800165c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800165c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800165e:	4604      	mov	r4, r0
 8001660:	460e      	mov	r6, r1
 8001662:	4617      	mov	r7, r2
 8001664:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001666:	6821      	ldr	r1, [r4, #0]
 8001668:	680b      	ldr	r3, [r1, #0]
 800166a:	ea36 0303 	bics.w	r3, r6, r3
 800166e:	d101      	bne.n	8001674 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001670:	2000      	movs	r0, #0
}
 8001672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001674:	1c6b      	adds	r3, r5, #1
 8001676:	d0f7      	beq.n	8001668 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001678:	b995      	cbnz	r5, 80016a0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800167a:	6823      	ldr	r3, [r4, #0]
 800167c:	68da      	ldr	r2, [r3, #12]
 800167e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001682:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001684:	695a      	ldr	r2, [r3, #20]
 8001686:	f022 0201 	bic.w	r2, r2, #1
 800168a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800168c:	2320      	movs	r3, #32
 800168e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001692:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001696:	2300      	movs	r3, #0
 8001698:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800169c:	2003      	movs	r0, #3
 800169e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80016a0:	f7fe ff8a 	bl	80005b8 <HAL_GetTick>
 80016a4:	1bc0      	subs	r0, r0, r7
 80016a6:	4285      	cmp	r5, r0
 80016a8:	d2dd      	bcs.n	8001666 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80016aa:	e7e6      	b.n	800167a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080016ac <HAL_UART_Init>:
{
 80016ac:	b510      	push	{r4, lr}
  if(huart == NULL)
 80016ae:	4604      	mov	r4, r0
 80016b0:	b340      	cbz	r0, 8001704 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80016b2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80016b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016ba:	b91b      	cbnz	r3, 80016c4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80016bc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80016c0:	f000 fab0 	bl	8001c24 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80016c4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80016c6:	2324      	movs	r3, #36	; 0x24
 80016c8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80016cc:	68d3      	ldr	r3, [r2, #12]
 80016ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016d2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80016d4:	4620      	mov	r0, r4
 80016d6:	f7ff fea7 	bl	8001428 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016da:	6823      	ldr	r3, [r4, #0]
 80016dc:	691a      	ldr	r2, [r3, #16]
 80016de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80016e2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016e4:	695a      	ldr	r2, [r3, #20]
 80016e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80016ea:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016f2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016f4:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80016f6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016f8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80016fa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80016fe:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001702:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001704:	2001      	movs	r0, #1
}
 8001706:	bd10      	pop	{r4, pc}

08001708 <HAL_UART_Transmit>:
{
 8001708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800170c:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 800170e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001712:	2b20      	cmp	r3, #32
{
 8001714:	4604      	mov	r4, r0
 8001716:	460d      	mov	r5, r1
 8001718:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 800171a:	d14f      	bne.n	80017bc <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 800171c:	2900      	cmp	r1, #0
 800171e:	d04a      	beq.n	80017b6 <HAL_UART_Transmit+0xae>
 8001720:	2a00      	cmp	r2, #0
 8001722:	d048      	beq.n	80017b6 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001724:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001728:	2b01      	cmp	r3, #1
 800172a:	d047      	beq.n	80017bc <HAL_UART_Transmit+0xb4>
 800172c:	2301      	movs	r3, #1
 800172e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001732:	2300      	movs	r3, #0
 8001734:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001736:	2321      	movs	r3, #33	; 0x21
 8001738:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800173c:	f7fe ff3c 	bl	80005b8 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001740:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001744:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001746:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800174a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800174c:	b29b      	uxth	r3, r3
 800174e:	b96b      	cbnz	r3, 800176c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001750:	463b      	mov	r3, r7
 8001752:	4632      	mov	r2, r6
 8001754:	2140      	movs	r1, #64	; 0x40
 8001756:	4620      	mov	r0, r4
 8001758:	f7ff ff80 	bl	800165c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800175c:	b9b0      	cbnz	r0, 800178c <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 800175e:	2320      	movs	r3, #32
 8001760:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001764:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 800176c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800176e:	3b01      	subs	r3, #1
 8001770:	b29b      	uxth	r3, r3
 8001772:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001774:	68a3      	ldr	r3, [r4, #8]
 8001776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800177a:	4632      	mov	r2, r6
 800177c:	463b      	mov	r3, r7
 800177e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001782:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001784:	d10e      	bne.n	80017a4 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001786:	f7ff ff69 	bl	800165c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800178a:	b110      	cbz	r0, 8001792 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 800178c:	2003      	movs	r0, #3
 800178e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001792:	882b      	ldrh	r3, [r5, #0]
 8001794:	6822      	ldr	r2, [r4, #0]
 8001796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800179a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800179c:	6923      	ldr	r3, [r4, #16]
 800179e:	b943      	cbnz	r3, 80017b2 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 80017a0:	3502      	adds	r5, #2
 80017a2:	e7d2      	b.n	800174a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017a4:	f7ff ff5a 	bl	800165c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80017a8:	2800      	cmp	r0, #0
 80017aa:	d1ef      	bne.n	800178c <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80017ac:	6823      	ldr	r3, [r4, #0]
 80017ae:	782a      	ldrb	r2, [r5, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	3501      	adds	r5, #1
 80017b4:	e7c9      	b.n	800174a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80017b6:	2001      	movs	r0, #1
 80017b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80017bc:	2002      	movs	r0, #2
}
 80017be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080017c4 <CAN_Transmit>:

}

uint8_t CAN_Transmit(uint32_t addr, uint32_t data_size, uint8_t * tab_data)
{
    if(data_size > 8 || sizeof(tab_data) / sizeof(tab_data[0]) <= data_size)
 80017c4:	2903      	cmp	r1, #3
{
 80017c6:	b510      	push	{r4, lr}
    if(data_size > 8 || sizeof(tab_data) / sizeof(tab_data[0]) <= data_size)
 80017c8:	d812      	bhi.n	80017f0 <CAN_Transmit+0x2c>
	return 0;

    TxHeader.StdId = addr;
 80017ca:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <CAN_Transmit+0x30>)
 80017cc:	6018      	str	r0, [r3, #0]
    TxHeader.DLC = data_size;

    for(int i = 0; i < data_size; i++)
    {
	TxData[i] = tab_data[i];
 80017ce:	480a      	ldr	r0, [pc, #40]	; (80017f8 <CAN_Transmit+0x34>)
    TxHeader.DLC = data_size;
 80017d0:	6119      	str	r1, [r3, #16]
    for(int i = 0; i < data_size; i++)
 80017d2:	2300      	movs	r3, #0
 80017d4:	428b      	cmp	r3, r1
 80017d6:	d107      	bne.n	80017e8 <CAN_Transmit+0x24>
    }

    HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <CAN_Transmit+0x38>)
 80017da:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <CAN_Transmit+0x34>)
 80017dc:	4905      	ldr	r1, [pc, #20]	; (80017f4 <CAN_Transmit+0x30>)
 80017de:	4808      	ldr	r0, [pc, #32]	; (8001800 <CAN_Transmit+0x3c>)
 80017e0:	f7ff f835 	bl	800084e <HAL_CAN_AddTxMessage>

    return 1;
 80017e4:	2001      	movs	r0, #1
 80017e6:	bd10      	pop	{r4, pc}
	TxData[i] = tab_data[i];
 80017e8:	5cd4      	ldrb	r4, [r2, r3]
 80017ea:	541c      	strb	r4, [r3, r0]
    for(int i = 0; i < data_size; i++)
 80017ec:	3301      	adds	r3, #1
 80017ee:	e7f1      	b.n	80017d4 <CAN_Transmit+0x10>
	return 0;
 80017f0:	2000      	movs	r0, #0
}
 80017f2:	bd10      	pop	{r4, pc}
 80017f4:	200000a8 	.word	0x200000a8
 80017f8:	2000002c 	.word	0x2000002c
 80017fc:	20000034 	.word	0x20000034
 8001800:	20000080 	.word	0x20000080

08001804 <CAN_Config>:


void CAN_Config(void){
 8001804:	b530      	push	{r4, r5, lr}
	  sFilterConfig.FilterMaskIdLow = 0;
	  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	  sFilterConfig.FilterActivation = ENABLE;
	  sFilterConfig.SlaveStartFilterBank = 14;

	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001806:	4d14      	ldr	r5, [pc, #80]	; (8001858 <CAN_Config+0x54>)
void CAN_Config(void){
 8001808:	b08b      	sub	sp, #44	; 0x2c
	  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800180a:	2301      	movs	r3, #1
	  sFilterConfig.FilterBank = 0;
 800180c:	2400      	movs	r4, #0
	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 800180e:	4669      	mov	r1, sp
	  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001810:	9307      	str	r3, [sp, #28]
	  sFilterConfig.FilterActivation = ENABLE;
 8001812:	9308      	str	r3, [sp, #32]
	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001814:	4628      	mov	r0, r5
	  sFilterConfig.SlaveStartFilterBank = 14;
 8001816:	230e      	movs	r3, #14
 8001818:	9309      	str	r3, [sp, #36]	; 0x24
	  sFilterConfig.FilterBank = 0;
 800181a:	9405      	str	r4, [sp, #20]
	  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800181c:	9406      	str	r4, [sp, #24]
	  sFilterConfig.FilterIdHigh = 0x00 << 5;
 800181e:	9400      	str	r4, [sp, #0]
	  sFilterConfig.FilterIdLow = 0;
 8001820:	9401      	str	r4, [sp, #4]
	  sFilterConfig.FilterMaskIdHigh = 0x0 << 5;
 8001822:	9402      	str	r4, [sp, #8]
	  sFilterConfig.FilterMaskIdLow = 0;
 8001824:	9403      	str	r4, [sp, #12]
	  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001826:	9404      	str	r4, [sp, #16]
	  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8001828:	f7fe ff5c 	bl	80006e4 <HAL_CAN_ConfigFilter>
	  HAL_CAN_Start(&hcan1);
 800182c:	4628      	mov	r0, r5
 800182e:	f7fe ffe3 	bl	80007f8 <HAL_CAN_Start>
	  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001832:	2102      	movs	r1, #2
 8001834:	4628      	mov	r0, r5
 8001836:	f7ff f8d7 	bl	80009e8 <HAL_CAN_ActivateNotification>


	  TxHeader.StdId = 0x08;
 800183a:	4b08      	ldr	r3, [pc, #32]	; (800185c <CAN_Config+0x58>)
 800183c:	2208      	movs	r2, #8
 800183e:	601a      	str	r2, [r3, #0]
	  TxHeader.ExtId = 0x08;
 8001840:	605a      	str	r2, [r3, #4]
	  TxHeader.RTR = CAN_RTR_DATA;
	  TxHeader.IDE = CAN_ID_STD;
	  TxHeader.DLC = 2;
 8001842:	2202      	movs	r2, #2
 8001844:	611a      	str	r2, [r3, #16]
	  TxHeader.RTR = CAN_RTR_DATA;
 8001846:	60dc      	str	r4, [r3, #12]
	  TxHeader.IDE = CAN_ID_STD;
 8001848:	609c      	str	r4, [r3, #8]
	  TxHeader.TransmitGlobalTime = DISABLE;
 800184a:	751c      	strb	r4, [r3, #20]
	  TxData[0] =2;
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <CAN_Config+0x5c>)
 800184e:	701a      	strb	r2, [r3, #0]
	  TxData[1]= 4;
 8001850:	2204      	movs	r2, #4
 8001852:	705a      	strb	r2, [r3, #1]



}
 8001854:	b00b      	add	sp, #44	; 0x2c
 8001856:	bd30      	pop	{r4, r5, pc}
 8001858:	20000080 	.word	0x20000080
 800185c:	200000a8 	.word	0x200000a8
 8001860:	2000002c 	.word	0x2000002c

08001864 <plog>:


}

void plog(char* str)
{
 8001864:	b510      	push	{r4, lr}
 8001866:	4604      	mov	r4, r0
	HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 8001868:	f7fe fccc 	bl	8000204 <strlen>
 800186c:	4621      	mov	r1, r4
 800186e:	b282      	uxth	r2, r0
 8001870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001874:	4802      	ldr	r0, [pc, #8]	; (8001880 <plog+0x1c>)
}
 8001876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 800187a:	f7ff bf45 	b.w	8001708 <HAL_UART_Transmit>
 800187e:	bf00      	nop
 8001880:	20000040 	.word	0x20000040

08001884 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
 8001884:	b510      	push	{r4, lr}
  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8001886:	4c0e      	ldr	r4, [pc, #56]	; (80018c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001888:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 800188a:	4622      	mov	r2, r4
 800188c:	2100      	movs	r1, #0
 800188e:	f7ff f82d 	bl	80008ec <HAL_CAN_GetRxMessage>
  switch(id){
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	2b02      	cmp	r3, #2
 8001896:	d00d      	beq.n	80018b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
 8001898:	d802      	bhi.n	80018a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 800189a:	2b01      	cmp	r3, #1
 800189c:	d005      	beq.n	80018aa <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
 800189e:	bd10      	pop	{r4, pc}
 80018a0:	2b10      	cmp	r3, #16
 80018a2:	d009      	beq.n	80018b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 80018a4:	2b11      	cmp	r3, #17
 80018a6:	d009      	beq.n	80018bc <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
 80018a8:	bd10      	pop	{r4, pc}
	  plog("reception de l'tat cmd\n");
 80018aa:	4807      	ldr	r0, [pc, #28]	; (80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
}
 80018ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  	  plog("reception de la valeur niveau eau\n");
 80018b0:	f7ff bfd8 	b.w	8001864 <plog>
  	  plog("passage mode manuel\n");
 80018b4:	4805      	ldr	r0, [pc, #20]	; (80018cc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80018b6:	e7f9      	b.n	80018ac <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
  	  plog("reception de la valeur courant pompe\n");
 80018b8:	4805      	ldr	r0, [pc, #20]	; (80018d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80018ba:	e7f7      	b.n	80018ac <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
  	  plog("reception de la valeur niveau eau\n");
 80018bc:	4805      	ldr	r0, [pc, #20]	; (80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 80018be:	e7f5      	b.n	80018ac <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
 80018c0:	200000c0 	.word	0x200000c0
 80018c4:	20000038 	.word	0x20000038
 80018c8:	08001dfd 	.word	0x08001dfd
 80018cc:	08001e16 	.word	0x08001e16
 80018d0:	08001e2b 	.word	0x08001e2b
 80018d4:	08001e51 	.word	0x08001e51

080018d8 <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan){
 80018d8:	b508      	push	{r3, lr}
	uint32_t erreur = HAL_CAN_GetError(hcan);
 80018da:	f7ff f9a2 	bl	8000c22 <HAL_CAN_GetError>
	switch(erreur){
 80018de:	2804      	cmp	r0, #4
 80018e0:	d012      	beq.n	8001908 <HAL_CAN_ErrorCallback+0x30>
 80018e2:	d805      	bhi.n	80018f0 <HAL_CAN_ErrorCallback+0x18>
 80018e4:	2801      	cmp	r0, #1
 80018e6:	d00d      	beq.n	8001904 <HAL_CAN_ErrorCallback+0x2c>
 80018e8:	2802      	cmp	r0, #2
 80018ea:	d00f      	beq.n	800190c <HAL_CAN_ErrorCallback+0x34>
			plog("autres erreurs");
 80018ec:	4809      	ldr	r0, [pc, #36]	; (8001914 <HAL_CAN_ErrorCallback+0x3c>)
 80018ee:	e005      	b.n	80018fc <HAL_CAN_ErrorCallback+0x24>
	switch(erreur){
 80018f0:	2820      	cmp	r0, #32
 80018f2:	d00d      	beq.n	8001910 <HAL_CAN_ErrorCallback+0x38>
 80018f4:	f5b0 1f00 	cmp.w	r0, #2097152	; 0x200000
 80018f8:	d1f8      	bne.n	80018ec <HAL_CAN_ErrorCallback+0x14>
			plog("erreur param\n");
 80018fa:	4807      	ldr	r0, [pc, #28]	; (8001918 <HAL_CAN_ErrorCallback+0x40>)
}
 80018fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			plog("autres erreurs");
 8001900:	f7ff bfb0 	b.w	8001864 <plog>
				plog("protocol error\n");
 8001904:	4805      	ldr	r0, [pc, #20]	; (800191c <HAL_CAN_ErrorCallback+0x44>)
 8001906:	e7f9      	b.n	80018fc <HAL_CAN_ErrorCallback+0x24>
				plog("bus off\n");
 8001908:	4805      	ldr	r0, [pc, #20]	; (8001920 <HAL_CAN_ErrorCallback+0x48>)
 800190a:	e7f7      	b.n	80018fc <HAL_CAN_ErrorCallback+0x24>
				plog("passive error\n");
 800190c:	4805      	ldr	r0, [pc, #20]	; (8001924 <HAL_CAN_ErrorCallback+0x4c>)
 800190e:	e7f5      	b.n	80018fc <HAL_CAN_ErrorCallback+0x24>
				plog("erreur ack\n");
 8001910:	4805      	ldr	r0, [pc, #20]	; (8001928 <HAL_CAN_ErrorCallback+0x50>)
 8001912:	e7f3      	b.n	80018fc <HAL_CAN_ErrorCallback+0x24>
 8001914:	08001dee 	.word	0x08001dee
 8001918:	08001dac 	.word	0x08001dac
 800191c:	08001dba 	.word	0x08001dba
 8001920:	08001dca 	.word	0x08001dca
 8001924:	08001dd3 	.word	0x08001dd3
 8001928:	08001de2 	.word	0x08001de2

0800192c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800192c:	b530      	push	{r4, r5, lr}
 800192e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001930:	2200      	movs	r2, #0
 8001932:	4b27      	ldr	r3, [pc, #156]	; (80019d0 <SystemClock_Config+0xa4>)
 8001934:	9200      	str	r2, [sp, #0]
 8001936:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001938:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800193c:	6419      	str	r1, [r3, #64]	; 0x40
 800193e:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001940:	4924      	ldr	r1, [pc, #144]	; (80019d4 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800194a:	9201      	str	r2, [sp, #4]
 800194c:	680b      	ldr	r3, [r1, #0]
 800194e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001952:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001956:	600b      	str	r3, [r1, #0]
 8001958:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800195a:	920e      	str	r2, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800195c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001960:	9301      	str	r3, [sp, #4]
 8001962:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001964:	2301      	movs	r3, #1
 8001966:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001968:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800196a:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800196c:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800196e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001970:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001972:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001976:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001978:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800197a:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 336;
 800197c:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800197e:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001980:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001982:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001984:	f7ff fbb6 	bl	80010f4 <HAL_RCC_OscConfig>
 8001988:	b100      	cbz	r0, 800198c <SystemClock_Config+0x60>
 800198a:	e7fe      	b.n	800198a <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198c:	230f      	movs	r3, #15
 800198e:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001990:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001992:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001996:	9006      	str	r0, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001998:	4621      	mov	r1, r4
 800199a:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800199c:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800199e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019a0:	f7ff faa0 	bl	8000ee4 <HAL_RCC_ClockConfig>
 80019a4:	4604      	mov	r4, r0
 80019a6:	b100      	cbz	r0, 80019aa <SystemClock_Config+0x7e>
 80019a8:	e7fe      	b.n	80019a8 <SystemClock_Config+0x7c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80019aa:	f7ff fb35 	bl	8001018 <HAL_RCC_GetHCLKFreq>
 80019ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019b2:	fbb0 f0f3 	udiv	r0, r0, r3
 80019b6:	f7ff f989 	bl	8000ccc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80019ba:	4628      	mov	r0, r5
 80019bc:	f7ff f99c 	bl	8000cf8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80019c0:	4622      	mov	r2, r4
 80019c2:	4621      	mov	r1, r4
 80019c4:	f04f 30ff 	mov.w	r0, #4294967295
 80019c8:	f7ff f940 	bl	8000c4c <HAL_NVIC_SetPriority>
}
 80019cc:	b015      	add	sp, #84	; 0x54
 80019ce:	bd30      	pop	{r4, r5, pc}
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40007000 	.word	0x40007000

080019d8 <main>:
{
 80019d8:	b500      	push	{lr}
 80019da:	b08b      	sub	sp, #44	; 0x2c
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019dc:	2400      	movs	r4, #0
  HAL_Init();
 80019de:	f7fe fdc5 	bl	800056c <HAL_Init>
  SystemClock_Config();
 80019e2:	f7ff ffa3 	bl	800192c <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e6:	4b3e      	ldr	r3, [pc, #248]	; (8001ae0 <main+0x108>)
 80019e8:	9401      	str	r4, [sp, #4]
 80019ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80019ec:	483d      	ldr	r0, [pc, #244]	; (8001ae4 <main+0x10c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ee:	f042 0204 	orr.w	r2, r2, #4
 80019f2:	631a      	str	r2, [r3, #48]	; 0x30
 80019f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019f6:	f002 0204 	and.w	r2, r2, #4
 80019fa:	9201      	str	r2, [sp, #4]
 80019fc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019fe:	9402      	str	r4, [sp, #8]
 8001a00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a06:	631a      	str	r2, [r3, #48]	; 0x30
 8001a08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a0a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001a0e:	9202      	str	r2, [sp, #8]
 8001a10:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a12:	9403      	str	r4, [sp, #12]
 8001a14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a16:	f042 0201 	orr.w	r2, r2, #1
 8001a1a:	631a      	str	r2, [r3, #48]	; 0x30
 8001a1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a1e:	f002 0201 	and.w	r2, r2, #1
 8001a22:	9203      	str	r2, [sp, #12]
 8001a24:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	9404      	str	r4, [sp, #16]
 8001a28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a2a:	f042 0202 	orr.w	r2, r2, #2
 8001a2e:	631a      	str	r2, [r3, #48]	; 0x30
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a36:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a38:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a3a:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3c:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a3e:	f7ff fa47 	bl	8000ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a46:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a48:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a4a:	4b27      	ldr	r3, [pc, #156]	; (8001ae8 <main+0x110>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	4827      	ldr	r0, [pc, #156]	; (8001aec <main+0x114>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a4e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f7ff f963 	bl	8000d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001a56:	2320      	movs	r3, #32
 8001a58:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a5a:	4822      	ldr	r0, [pc, #136]	; (8001ae4 <main+0x10c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5e:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a60:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a62:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a64:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a66:	f7ff f959 	bl	8000d1c <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8001a6a:	4821      	ldr	r0, [pc, #132]	; (8001af0 <main+0x118>)
  huart2.Init.BaudRate = 115200;
 8001a6c:	4b21      	ldr	r3, [pc, #132]	; (8001af4 <main+0x11c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6e:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001a70:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
 8001a74:	e880 0028 	stmia.w	r0, {r3, r5}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a78:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a7a:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a7c:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a7e:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a80:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a82:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a84:	f7ff fe12 	bl	80016ac <HAL_UART_Init>
 8001a88:	b100      	cbz	r0, 8001a8c <main+0xb4>
 8001a8a:	e7fe      	b.n	8001a8a <main+0xb2>
  hcan1.Instance = CAN1;
 8001a8c:	4b1a      	ldr	r3, [pc, #104]	; (8001af8 <main+0x120>)
  hcan1.Init.Prescaler = 28;
 8001a8e:	491b      	ldr	r1, [pc, #108]	; (8001afc <main+0x124>)
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a90:	6098      	str	r0, [r3, #8]
  hcan1.Init.Prescaler = 28;
 8001a92:	221c      	movs	r2, #28
 8001a94:	e883 0006 	stmia.w	r3, {r1, r2}
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001a98:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a9c:	60d8      	str	r0, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001a9e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001aa0:	7618      	strb	r0, [r3, #24]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001aa2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  hcan1.Init.AutoBusOff = DISABLE;
 8001aa6:	7658      	strb	r0, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001aa8:	7698      	strb	r0, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001aaa:	76d8      	strb	r0, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001aac:	7718      	strb	r0, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001aae:	7758      	strb	r0, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ab0:	4618      	mov	r0, r3
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001ab2:	615a      	str	r2, [r3, #20]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ab4:	f7fe fd9a 	bl	80005ec <HAL_CAN_Init>
 8001ab8:	b100      	cbz	r0, 8001abc <main+0xe4>
 8001aba:	e7fe      	b.n	8001aba <main+0xe2>
  CAN_Config();
 8001abc:	f7ff fea2 	bl	8001804 <CAN_Config>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001ac0:	4d08      	ldr	r5, [pc, #32]	; (8001ae4 <main+0x10c>)
	  CAN_Transmit(8,2,TxData);
 8001ac2:	4c0f      	ldr	r4, [pc, #60]	; (8001b00 <main+0x128>)
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001ac4:	4628      	mov	r0, r5
 8001ac6:	2120      	movs	r1, #32
 8001ac8:	f7ff fa07 	bl	8000eda <HAL_GPIO_TogglePin>
	  CAN_Transmit(8,2,TxData);
 8001acc:	4622      	mov	r2, r4
 8001ace:	2102      	movs	r1, #2
 8001ad0:	2008      	movs	r0, #8
 8001ad2:	f7ff fe77 	bl	80017c4 <CAN_Transmit>
	 HAL_Delay(500);
 8001ad6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ada:	f7fe fd73 	bl	80005c4 <HAL_Delay>
 8001ade:	e7f1      	b.n	8001ac4 <main+0xec>
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40020000 	.word	0x40020000
 8001ae8:	10210000 	.word	0x10210000
 8001aec:	40020800 	.word	0x40020800
 8001af0:	20000040 	.word	0x20000040
 8001af4:	40004400 	.word	0x40004400
 8001af8:	20000080 	.word	0x20000080
 8001afc:	40006400 	.word	0x40006400
 8001b00:	2000002c 	.word	0x2000002c

08001b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b04:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	4b22      	ldr	r3, [pc, #136]	; (8001b90 <HAL_MspInit+0x8c>)
 8001b08:	2400      	movs	r4, #0
 8001b0a:	9400      	str	r4, [sp, #0]
 8001b0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b12:	645a      	str	r2, [r3, #68]	; 0x44
 8001b14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b16:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001b1a:	9200      	str	r2, [sp, #0]
 8001b1c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	9401      	str	r4, [sp, #4]
 8001b20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b22:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b26:	641a      	str	r2, [r3, #64]	; 0x40
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b30:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b32:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b34:	f7ff f878 	bl	8000c28 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001b38:	4622      	mov	r2, r4
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	f06f 000b 	mvn.w	r0, #11
 8001b40:	f7ff f884 	bl	8000c4c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001b44:	4622      	mov	r2, r4
 8001b46:	4621      	mov	r1, r4
 8001b48:	f06f 000a 	mvn.w	r0, #10
 8001b4c:	f7ff f87e 	bl	8000c4c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001b50:	4622      	mov	r2, r4
 8001b52:	4621      	mov	r1, r4
 8001b54:	f06f 0009 	mvn.w	r0, #9
 8001b58:	f7ff f878 	bl	8000c4c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001b5c:	4622      	mov	r2, r4
 8001b5e:	4621      	mov	r1, r4
 8001b60:	f06f 0004 	mvn.w	r0, #4
 8001b64:	f7ff f872 	bl	8000c4c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001b68:	4622      	mov	r2, r4
 8001b6a:	4621      	mov	r1, r4
 8001b6c:	f06f 0003 	mvn.w	r0, #3
 8001b70:	f7ff f86c 	bl	8000c4c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001b74:	4622      	mov	r2, r4
 8001b76:	4621      	mov	r1, r4
 8001b78:	f06f 0001 	mvn.w	r0, #1
 8001b7c:	f7ff f866 	bl	8000c4c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001b80:	4622      	mov	r2, r4
 8001b82:	4621      	mov	r1, r4
 8001b84:	f04f 30ff 	mov.w	r0, #4294967295
 8001b88:	f7ff f860 	bl	8000c4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b8c:	b002      	add	sp, #8
 8001b8e:	bd10      	pop	{r4, pc}
 8001b90:	40023800 	.word	0x40023800

08001b94 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001b94:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN1)
 8001b96:	6802      	ldr	r2, [r0, #0]
 8001b98:	4b20      	ldr	r3, [pc, #128]	; (8001c1c <HAL_CAN_MspInit+0x88>)
 8001b9a:	429a      	cmp	r2, r3
{
 8001b9c:	b086      	sub	sp, #24
  if(hcan->Instance==CAN1)
 8001b9e:	d13a      	bne.n	8001c16 <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001ba0:	2400      	movs	r4, #0
 8001ba2:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8001ba6:	9400      	str	r4, [sp, #0]
 8001ba8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001baa:	481d      	ldr	r0, [pc, #116]	; (8001c20 <HAL_CAN_MspInit+0x8c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001bac:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001bb0:	641a      	str	r2, [r3, #64]	; 0x40
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	9403      	str	r4, [sp, #12]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001bbe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001bc2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bcc:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001bce:	2309      	movs	r3, #9
 8001bd0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd2:	f7ff f8a3 	bl	8000d1c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001bd6:	4622      	mov	r2, r4
 8001bd8:	4621      	mov	r1, r4
 8001bda:	2013      	movs	r0, #19
 8001bdc:	f7ff f836 	bl	8000c4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001be0:	2013      	movs	r0, #19
 8001be2:	f7ff f867 	bl	8000cb4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001be6:	4622      	mov	r2, r4
 8001be8:	4621      	mov	r1, r4
 8001bea:	2014      	movs	r0, #20
 8001bec:	f7ff f82e 	bl	8000c4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001bf0:	2014      	movs	r0, #20
 8001bf2:	f7ff f85f 	bl	8000cb4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001bf6:	4622      	mov	r2, r4
 8001bf8:	4621      	mov	r1, r4
 8001bfa:	2015      	movs	r0, #21
 8001bfc:	f7ff f826 	bl	8000c4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001c00:	2015      	movs	r0, #21
 8001c02:	f7ff f857 	bl	8000cb4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001c06:	2016      	movs	r0, #22
 8001c08:	4622      	mov	r2, r4
 8001c0a:	4621      	mov	r1, r4
 8001c0c:	f7ff f81e 	bl	8000c4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001c10:	2016      	movs	r0, #22
 8001c12:	f7ff f84f 	bl	8000cb4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001c16:	b006      	add	sp, #24
 8001c18:	bd10      	pop	{r4, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40006400 	.word	0x40006400
 8001c20:	40020000 	.word	0x40020000

08001c24 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c24:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001c26:	6802      	ldr	r2, [r0, #0]
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <HAL_UART_MspInit+0x44>)
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d119      	bne.n	8001c62 <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <HAL_UART_MspInit+0x48>)
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c34:	480e      	ldr	r0, [pc, #56]	; (8001c70 <HAL_UART_MspInit+0x4c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c38:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001c3c:	641a      	str	r2, [r3, #64]	; 0x40
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c48:	230c      	movs	r3, #12
 8001c4a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c50:	2301      	movs	r3, #1
 8001c52:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c58:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c5a:	2307      	movs	r3, #7
 8001c5c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5e:	f7ff f85d 	bl	8000d1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c62:	b007      	add	sp, #28
 8001c64:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c68:	40004400 	.word	0x40004400
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020000 	.word	0x40020000

08001c74 <NMI_Handler>:
 8001c74:	4770      	bx	lr

08001c76 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001c76:	e7fe      	b.n	8001c76 <HardFault_Handler>

08001c78 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001c78:	e7fe      	b.n	8001c78 <MemManage_Handler>

08001c7a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001c7a:	e7fe      	b.n	8001c7a <BusFault_Handler>

08001c7c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001c7c:	e7fe      	b.n	8001c7c <UsageFault_Handler>

08001c7e <SVC_Handler>:
 8001c7e:	4770      	bx	lr

08001c80 <DebugMon_Handler>:
 8001c80:	4770      	bx	lr

08001c82 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001c82:	4770      	bx	lr

08001c84 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001c84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c86:	f7fe fc8b 	bl	80005a0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001c8e:	f7ff b840 	b.w	8000d12 <HAL_SYSTICK_IRQHandler>
	...

08001c94 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001c94:	4801      	ldr	r0, [pc, #4]	; (8001c9c <CAN1_SCE_IRQHandler+0x8>)
 8001c96:	f7fe bec6 	b.w	8000a26 <HAL_CAN_IRQHandler>
 8001c9a:	bf00      	nop
 8001c9c:	20000080 	.word	0x20000080

08001ca0 <CAN1_RX1_IRQHandler>:
 8001ca0:	f7ff bff8 	b.w	8001c94 <CAN1_SCE_IRQHandler>

08001ca4 <CAN1_RX0_IRQHandler>:
 8001ca4:	f7ff bff6 	b.w	8001c94 <CAN1_SCE_IRQHandler>

08001ca8 <CAN1_TX_IRQHandler>:
 8001ca8:	f7ff bff4 	b.w	8001c94 <CAN1_SCE_IRQHandler>

08001cac <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cac:	490f      	ldr	r1, [pc, #60]	; (8001cec <SystemInit+0x40>)
 8001cae:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001cb2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001cba:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <SystemInit+0x44>)
 8001cbc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cbe:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001cc0:	f042 0201 	orr.w	r2, r2, #1
 8001cc4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001cc6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001cce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001cd2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001cd4:	4a07      	ldr	r2, [pc, #28]	; (8001cf4 <SystemInit+0x48>)
 8001cd6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cde:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ce0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ce2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001ce6:	608b      	str	r3, [r1, #8]
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	e000ed00 	.word	0xe000ed00
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	24003010 	.word	0x24003010

08001cf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cf8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d30 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001cfc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001cfe:	e003      	b.n	8001d08 <LoopCopyDataInit>

08001d00 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d00:	4b0c      	ldr	r3, [pc, #48]	; (8001d34 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d02:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d04:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d06:	3104      	adds	r1, #4

08001d08 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d08:	480b      	ldr	r0, [pc, #44]	; (8001d38 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d0a:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d0c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d0e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d10:	d3f6      	bcc.n	8001d00 <CopyDataInit>
  ldr  r2, =_sbss
 8001d12:	4a0b      	ldr	r2, [pc, #44]	; (8001d40 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d14:	e002      	b.n	8001d1c <LoopFillZerobss>

08001d16 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d16:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d18:	f842 3b04 	str.w	r3, [r2], #4

08001d1c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d1c:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d1e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d20:	d3f9      	bcc.n	8001d16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d22:	f7ff ffc3 	bl	8001cac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d26:	f000 f811 	bl	8001d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d2a:	f7ff fe55 	bl	80019d8 <main>
  bx  lr    
 8001d2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d30:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d34:	08001e9c 	.word	0x08001e9c
  ldr  r0, =_sdata
 8001d38:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d3c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001d40:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001d44:	200000dc 	.word	0x200000dc

08001d48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d48:	e7fe      	b.n	8001d48 <ADC_IRQHandler>
	...

08001d4c <__libc_init_array>:
 8001d4c:	b570      	push	{r4, r5, r6, lr}
 8001d4e:	4e0d      	ldr	r6, [pc, #52]	; (8001d84 <__libc_init_array+0x38>)
 8001d50:	4c0d      	ldr	r4, [pc, #52]	; (8001d88 <__libc_init_array+0x3c>)
 8001d52:	1ba4      	subs	r4, r4, r6
 8001d54:	10a4      	asrs	r4, r4, #2
 8001d56:	2500      	movs	r5, #0
 8001d58:	42a5      	cmp	r5, r4
 8001d5a:	d109      	bne.n	8001d70 <__libc_init_array+0x24>
 8001d5c:	4e0b      	ldr	r6, [pc, #44]	; (8001d8c <__libc_init_array+0x40>)
 8001d5e:	4c0c      	ldr	r4, [pc, #48]	; (8001d90 <__libc_init_array+0x44>)
 8001d60:	f000 f818 	bl	8001d94 <_init>
 8001d64:	1ba4      	subs	r4, r4, r6
 8001d66:	10a4      	asrs	r4, r4, #2
 8001d68:	2500      	movs	r5, #0
 8001d6a:	42a5      	cmp	r5, r4
 8001d6c:	d105      	bne.n	8001d7a <__libc_init_array+0x2e>
 8001d6e:	bd70      	pop	{r4, r5, r6, pc}
 8001d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d74:	4798      	blx	r3
 8001d76:	3501      	adds	r5, #1
 8001d78:	e7ee      	b.n	8001d58 <__libc_init_array+0xc>
 8001d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d7e:	4798      	blx	r3
 8001d80:	3501      	adds	r5, #1
 8001d82:	e7f2      	b.n	8001d6a <__libc_init_array+0x1e>
 8001d84:	08001e94 	.word	0x08001e94
 8001d88:	08001e94 	.word	0x08001e94
 8001d8c:	08001e94 	.word	0x08001e94
 8001d90:	08001e98 	.word	0x08001e98

08001d94 <_init>:
 8001d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d96:	bf00      	nop
 8001d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d9a:	bc08      	pop	{r3}
 8001d9c:	469e      	mov	lr, r3
 8001d9e:	4770      	bx	lr

08001da0 <_fini>:
 8001da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001da2:	bf00      	nop
 8001da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001da6:	bc08      	pop	{r3}
 8001da8:	469e      	mov	lr, r3
 8001daa:	4770      	bx	lr
