
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033296                       # Number of seconds simulated
sim_ticks                                 33296100588                       # Number of ticks simulated
final_tick                               604799023707                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267402                       # Simulator instruction rate (inst/s)
host_op_rate                                   342561                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1920377                       # Simulator tick rate (ticks/s)
host_mem_usage                               16952832                       # Number of bytes of host memory used
host_seconds                                 17338.32                       # Real time elapsed on the host
sim_insts                                  4636304661                       # Number of instructions simulated
sim_ops                                    5939438063                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1263488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1396992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       214784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       388480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3270784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1220480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1220480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10914                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1678                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3035                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25553                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9535                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9535                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37947026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     41956625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6450725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11667432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98233245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49976                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53820                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49976                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             211436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36655343                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36655343                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36655343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37947026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     41956625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6450725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11667432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              134888588                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79846765                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28428506                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857644                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803806                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14174579                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670964                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044956                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56731                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33528904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158188320                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28428506                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15715920                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32568325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848864                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3885380                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527713                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715751                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77017427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44449102     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616953      2.10%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953878      3.84%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767451      3.59%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553607      5.91%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746940      6.16%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128207      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846481      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954808     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77017427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356038                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.981149                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34575812                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3765676                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519377                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126940                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029612                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093168                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177006241                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029612                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36024775                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1370037                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       426467                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30180801                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1985726                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172343482                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691198                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       783942                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228836556                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784460490                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784460490                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79940384                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5349274                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26502841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98060                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2080168                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163096287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137649559                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182243                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48962406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134425338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77017427                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787252                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840128                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26681792     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14305226     18.57%     53.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12595693     16.35%     69.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674708      9.96%     79.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8010618     10.40%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4729639      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2081676      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556500      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381575      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77017427                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542494     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174924     21.40%     87.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100103     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107981882     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085083      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23687782     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4884891      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137649559                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723922                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817521                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353316309                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212078981                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133150374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138467080                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337906                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7572770                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405982                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029612                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         824454                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53542                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163116147                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26502841                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759337                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2023286                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135072462                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22762914                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577097                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27530954                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20412207                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4768040                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691646                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133299587                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133150374                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81833457                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199764156                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667574                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409650                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49505129                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808559                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69987815                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32178543     45.98%     45.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842520     21.21%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303929     11.86%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2811408      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696752      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1131235      1.62%     88.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3013112      4.31%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877400      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4132916      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69987815                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4132916                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228971613                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333268978                       # The number of ROB writes
system.switch_cpus0.timesIdled                  26128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2829338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252399                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252399                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624785533                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174553048                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182402101                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79846765                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28221292                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22932793                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923192                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11817661                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11021120                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2975988                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81641                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28298366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156442151                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28221292                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13997108                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34412249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10335397                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6424591                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13860266                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       827190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77504294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43092045     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3018145      3.89%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2447552      3.16%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5940163      7.66%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1621387      2.09%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2065253      2.66%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1489324      1.92%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837892      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16992533     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77504294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353443                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.959280                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29605679                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6251767                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33090627                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224913                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8331303                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4823997                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38082                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187051273                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        72854                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8331303                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31775627                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1250711                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1799237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31094582                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3252829                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180449118                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        27862                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1348348                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          904                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252606970                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842386102                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842386102                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154905890                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97700925                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37246                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21099                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8926949                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16820454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8571682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134200                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2771885                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170644279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135572037                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263082                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58933801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179953847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5894                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77504294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27268478     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16561382     21.37%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10856480     14.01%     70.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8029115     10.36%     80.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6910097      8.92%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3589272      4.63%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3057332      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       577494      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       654644      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77504294                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         792621     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162379     14.56%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160606     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112966125     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1929850      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15002      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13449379      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7211681      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135572037                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.697903                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1115609                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008229                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    350027056                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229614558                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132125810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136687646                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509297                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6626693                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2642                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2196845                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8331303                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         520844                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73043                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170680178                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       373443                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16820454                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8571682                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20896                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1146067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1084281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230348                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133423068                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12626585                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2148966                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19647990                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18829592                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7021405                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.670989                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132213890                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132125810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86106965                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243066164                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.654742                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354253                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90747032                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111444429                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59236337                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1928174                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69172991                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.611097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27214508     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19025622     27.50%     66.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7738890     11.19%     78.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4354312      6.29%     84.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3553782      5.14%     89.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1442566      2.09%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1717172      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       862011      1.25%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3264128      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69172991                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90747032                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111444429                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16568583                       # Number of memory references committed
system.switch_cpus1.commit.loads             10193749                       # Number of loads committed
system.switch_cpus1.commit.membars              15002                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16012236                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100415302                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2268576                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3264128                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236589629                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349698210                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2342471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90747032                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111444429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90747032                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.879883                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.879883                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.136515                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.136515                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       600201713                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182596318                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172589331                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30004                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                79846765                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29556655                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24098685                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1975399                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12479351                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11540230                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3188985                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87358                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29573450                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             162333776                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29556655                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14729215                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36052128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10492163                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4801519                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14599381                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       959103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78919615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42867487     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2385657      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4441291      5.63%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4449177      5.64%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2750367      3.49%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2207797      2.80%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1371532      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1284257      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17162050     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78919615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370167                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033066                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30834124                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4746842                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34632727                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213759                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8492162                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4998932                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     194772336                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1575                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8492162                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33071580                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         926891                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       756291                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32565800                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3106887                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     187811974                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1294238                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       949171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    263822525                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    876105839                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    876105839                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163048978                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100773480                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33448                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16054                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8650702                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17372729                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8855057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111234                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3073118                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177049862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32108                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141014878                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       278348                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59899762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183200010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     78919615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897316                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26853962     34.03%     34.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17209235     21.81%     55.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11395717     14.44%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7446586      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7855937      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3773177      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3007650      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       679890      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       697461      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78919615                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         878124     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166239     13.74%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       165680     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117954079     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1894044      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16054      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13646813      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7503888      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141014878                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766069                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1210043                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008581                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    362437758                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236982048                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137782356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142224921                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       439376                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6743695                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1748                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2121699                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8492162                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         471562                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84012                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177081977                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       355058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17372729                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8855057                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16054                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1237172                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1094880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2332052                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139144088                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13016185                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1870786                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20343643                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19725890                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7327458                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742639                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137825877                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137782356                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87806353                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        252013468                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725585                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348419                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     94959699                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116923136                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60159266                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1999185                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70427453                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660193                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26540868     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19813815     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8234084     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4101901      5.82%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4095230      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1655995      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1660351      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       889223      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3435986      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70427453                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     94959699                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116923136                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17362389                       # Number of memory references committed
system.switch_cpus2.commit.loads             10629031                       # Number of loads committed
system.switch_cpus2.commit.membars              16054                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16876711                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105338656                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2411588                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3435986                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           244073869                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362662645                       # The number of ROB writes
system.switch_cpus2.timesIdled                  28818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 927150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           94959699                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116923136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     94959699                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840849                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840849                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189274                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189274                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       625054202                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191431116                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      178907260                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32108                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                79846765                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29209960                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23757202                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1949338                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12259852                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11498509                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2993850                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85613                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32273643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159500719                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29209960                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14492359                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33485892                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10013548                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4813512                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15768756                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       770380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78603948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45118056     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1793241      2.28%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2335317      2.97%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3545417      4.51%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3446176      4.38%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2627048      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1553019      1.98%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2345849      2.98%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15839825     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78603948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365825                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997585                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33350784                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4706484                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32262832                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       253173                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8030673                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4955042                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          294                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     190736907                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8030673                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35107329                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         936213                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1195759                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30717919                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2616053                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     185192129                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          669                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1128527                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       824212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           54                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    258002775                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    862436321                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    862436321                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160424461                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97578195                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39151                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21998                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7414333                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17155930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9104140                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175057                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2886785                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         172140925                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138680598                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       259344                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     56002072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    170163271                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78603948                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.764296                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898900                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27135746     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17329846     22.05%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11166691     14.21%     70.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7639420      9.72%     80.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7164740      9.11%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3813250      4.85%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2808262      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       843616      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       702377      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78603948                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         680698     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        140274     14.24%     83.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163778     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115394390     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1959356      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15661      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13683677      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7627514      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138680598                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736834                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             984752                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007101                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    357209237                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    228180947                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134772151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139665350                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       468942                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6569681                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1995                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          807                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2319179                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          463                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8030673                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         541970                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91062                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    172178102                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1115712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17155930                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9104140                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21515                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          807                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1190555                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1102336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2292891                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136005239                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12878530                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2675356                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20329511                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19049265                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7450981                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703328                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134807837                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134772151                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86581245                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        243145432                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687885                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93954515                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115473416                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56704850                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1981400                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70573275                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636220                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.155297                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27028432     38.30%     38.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20361228     28.85%     67.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7501614     10.63%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4297378      6.09%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3581266      5.07%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1752694      2.48%     91.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1762753      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       751506      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3536404      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70573275                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93954515                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115473416                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17371193                       # Number of memory references committed
system.switch_cpus3.commit.loads             10586243                       # Number of loads committed
system.switch_cpus3.commit.membars              15662                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16562209                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        104082919                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2356161                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3536404                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239215137                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          352391568                       # The number of ROB writes
system.switch_cpus3.timesIdled                  28510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1242817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93954515                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115473416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93954515                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849845                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849845                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176685                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176685                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       612021773                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186131620                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      176241125                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31324                       # number of misc regfile writes
system.l20.replacements                          9886                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303648                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42654                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.118863                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4985.447189                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.990513                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4948.206300                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.386786                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22817.969211                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152144                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.151007                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696349                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39697                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39697                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14357                       # number of Writeback hits
system.l20.Writeback_hits::total                14357                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39697                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39697                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39697                       # number of overall hits
system.l20.overall_hits::total                  39697                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9886                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9871                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9886                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9871                       # number of overall misses
system.l20.overall_misses::total                 9886                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2400767                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1573607421                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1576008188                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2400767                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1573607421                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1576008188                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2400767                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1573607421                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1576008188                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49568                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49583                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14357                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14357                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49568                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49583                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49568                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49583                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199141                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199383                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199141                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199383                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199141                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199383                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159417.224293                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159418.186122                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159417.224293                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159418.186122                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159417.224293                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159418.186122                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2610                       # number of writebacks
system.l20.writebacks::total                     2610                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9886                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9886                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9886                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1460963981                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1463192960                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1460963981                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1463192960                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1460963981                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1463192960                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199141                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199383                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199141                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199383                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199141                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199383                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148005.671259                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148006.570908                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148005.671259                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148006.570908                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148005.671259                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148006.570908                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10927                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          969606                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43695                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.190319                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         5775.164770                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.756558                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4612.749047                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            68.287434                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22300.042191                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.176244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000359                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.140770                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002084                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.680543                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        54900                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  54900                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21791                       # number of Writeback hits
system.l21.Writeback_hits::total                21791                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        54900                       # number of demand (read+write) hits
system.l21.demand_hits::total                   54900                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        54900                       # number of overall hits
system.l21.overall_hits::total                  54900                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10914                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10927                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10914                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10927                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10914                       # number of overall misses
system.l21.overall_misses::total                10927                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2192851                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1876149249                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1878342100                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2192851                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1876149249                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1878342100                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2192851                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1876149249                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1878342100                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65814                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65827                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21791                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21791                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65814                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65827                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65814                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65827                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.165831                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.165996                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.165831                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.165996                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.165831                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.165996                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 171902.991479                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 171899.158049                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 171902.991479                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 171899.158049                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 171902.991479                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 171899.158049                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2895                       # number of writebacks
system.l21.writebacks::total                     2895                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10914                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10927                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10914                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10927                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10914                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10927                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1750149745                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1752193747                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1750149745                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1752193747                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1750149745                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1752193747                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.165831                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.165996                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.165831                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.165996                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.165831                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.165996                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 160358.232087                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 160354.511485                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 160358.232087                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 160354.511485                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 160358.232087                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 160354.511485                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1692                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          504937                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34460                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.652844                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6355.018079                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.995857                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   822.710999                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            92.014392                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         25484.260673                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.193940                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025107                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002808                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.777718                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35236                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35236                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10612                       # number of Writeback hits
system.l22.Writeback_hits::total                10612                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35236                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35236                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35236                       # number of overall hits
system.l22.overall_hits::total                  35236                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1678                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1692                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1678                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1692                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1678                       # number of overall misses
system.l22.overall_misses::total                 1692                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1956725                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    276819405                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      278776130                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1956725                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    276819405                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       278776130                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1956725                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    276819405                       # number of overall miss cycles
system.l22.overall_miss_latency::total      278776130                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36914                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36928                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10612                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10612                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36914                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36928                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36914                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36928                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.045457                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.045819                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.045457                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.045819                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.045457                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.045819                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164969.848033                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164761.306147                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164969.848033                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164761.306147                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164969.848033                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164761.306147                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1575                       # number of writebacks
system.l22.writebacks::total                     1575                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1678                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1692                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1678                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1692                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1678                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1692                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    257676788                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    259474893                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    257676788                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    259474893                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    257676788                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    259474893                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045457                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.045819                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.045457                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.045819                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.045457                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.045819                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153561.852205                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153353.955674                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153561.852205                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153353.955674                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153561.852205                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153353.955674                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3048                       # number of replacements
system.l23.tagsinuse                     32767.981455                       # Cycle average of tags in use
system.l23.total_refs                          798438                       # Total number of references to valid blocks.
system.l23.sampled_refs                         35816                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.292774                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        12665.232700                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996602                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1489.630425                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             4.798492                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18595.323237                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.386512                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.045460                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000146                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.567484                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        45791                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  45791                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26246                       # number of Writeback hits
system.l23.Writeback_hits::total                26246                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        45791                       # number of demand (read+write) hits
system.l23.demand_hits::total                   45791                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        45791                       # number of overall hits
system.l23.overall_hits::total                  45791                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3032                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3045                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3035                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3048                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3035                       # number of overall misses
system.l23.overall_misses::total                 3048                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1853092                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    462903021                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      464756113                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       400293                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       400293                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1853092                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    463303314                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       465156406                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1853092                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    463303314                       # number of overall miss cycles
system.l23.overall_miss_latency::total      465156406                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48823                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48836                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26246                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26246                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48826                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48839                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48826                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48839                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062102                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062352                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062160                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062409                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062160                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062409                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152672.500330                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152629.265353                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       133431                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       133431                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152653.480725                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152610.369423                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152653.480725                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152610.369423                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2455                       # number of writebacks
system.l23.writebacks::total                     2455                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3032                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3045                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3035                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3048                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3035                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3048                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    428288063                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    429993570                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       364580                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       364580                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    428652643                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    430358150                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    428652643                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    430358150                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062102                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062352                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062160                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062409                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062160                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062409                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141255.957454                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141212.995074                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 121526.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 121526.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141236.455684                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141193.618766                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141236.455684                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141193.618766                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990508                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559809                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875571.603321                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990508                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527695                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527695                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527695                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527695                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527695                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527695                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3090515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3090515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527713                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527713                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527713                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527713                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49568                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246460701                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49824                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4946.626144                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.347261                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.652739                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825575                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174425                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20677939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20677939                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25011431                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25011431                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25011431                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25011431                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       143253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       143253                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       143253                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        143253                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       143253                       # number of overall misses
system.cpu0.dcache.overall_misses::total       143253                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11381911653                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11381911653                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11381911653                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11381911653                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11381911653                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11381911653                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20821192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20821192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25154684                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25154684                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25154684                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25154684                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006880                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005695                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005695                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005695                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005695                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 79453.216708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79453.216708                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 79453.216708                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79453.216708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 79453.216708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79453.216708                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14357                       # number of writebacks
system.cpu0.dcache.writebacks::total            14357                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93685                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93685                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93685                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93685                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49568                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49568                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49568                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1853391239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1853391239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1853391239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1853391239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1853391239                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1853391239                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37390.882000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37390.882000                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37390.882000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37390.882000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37390.882000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37390.882000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996869                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100833661                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219422.703629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996869                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13860247                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13860247                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13860247                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13860247                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13860247                       # number of overall hits
system.cpu1.icache.overall_hits::total       13860247                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2858519                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2858519                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13860266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13860266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13860266                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13860266                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13860266                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13860266                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65814                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192170694                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66070                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2908.592311                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107474                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892526                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9589607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9589607                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6344830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6344830                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20571                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15002                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15934437                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15934437                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15934437                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15934437                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140953                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140953                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140953                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140953                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140953                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140953                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7398923655                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7398923655                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7398923655                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7398923655                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7398923655                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7398923655                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9730560                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9730560                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6344830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6344830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15002                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15002                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16075390                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16075390                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16075390                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16075390                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014486                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014486                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008768                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008768                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008768                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008768                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 52492.133229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52492.133229                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52492.133229                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52492.133229                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52492.133229                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52492.133229                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21791                       # number of writebacks
system.cpu1.dcache.writebacks::total            21791                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        75138                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75138                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        75138                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        75138                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        75138                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        75138                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65815                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65815                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65815                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65815                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2308423667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2308423667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2308423667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2308423667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2308423667                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2308423667                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004094                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004094                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35074.430859                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35074.430859                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35074.430859                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35074.430859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35074.430859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35074.430859                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995853                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099239049                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374166.412527                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995853                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14599365                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14599365                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14599365                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14599365                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14599365                       # number of overall hits
system.cpu2.icache.overall_hits::total       14599365                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2453354                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2453354                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14599381                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14599381                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14599381                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14599381                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14599381                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14599381                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36914                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181223969                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37170                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4875.543960                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.454373                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.545627                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908025                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091975                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9933652                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9933652                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6701767                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6701767                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16054                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16054                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16054                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16054                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16635419                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16635419                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16635419                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16635419                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95390                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95390                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95390                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95390                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95390                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95390                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3384004069                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3384004069                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3384004069                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3384004069                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3384004069                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3384004069                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10029042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10029042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6701767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6701767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16054                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16054                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16730809                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16730809                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16730809                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16730809                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009511                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009511                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005701                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005701                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005701                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005701                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35475.459367                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35475.459367                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35475.459367                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35475.459367                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35475.459367                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35475.459367                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10612                       # number of writebacks
system.cpu2.dcache.writebacks::total            10612                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58476                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58476                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58476                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58476                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36914                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36914                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36914                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36914                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    516200995                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    516200995                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    516200995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    516200995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    516200995                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    516200995                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13983.881319                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13983.881319                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13983.881319                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13983.881319                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13983.881319                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13983.881319                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996598                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100821932                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219399.056452                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996598                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15768737                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15768737                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15768737                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15768737                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15768737                       # number of overall hits
system.cpu3.icache.overall_hits::total       15768737                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2881025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2881025                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15768756                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15768756                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15768756                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15768756                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15768756                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15768756                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48826                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185661925                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 49082                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3782.688664                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.580142                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.419858                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912422                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087578                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9799585                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9799585                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6748897                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6748897                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16602                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16602                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15662                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15662                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16548482                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16548482                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16548482                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16548482                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123435                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123435                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3828                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127263                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127263                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127263                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127263                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3905379364                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3905379364                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    585836913                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    585836913                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4491216277                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4491216277                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4491216277                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4491216277                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9923020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9923020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6752725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6752725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15662                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15662                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16675745                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16675745                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16675745                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16675745                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012439                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012439                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000567                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000567                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007632                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007632                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007632                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007632                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31639.157160                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31639.157160                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 153039.945925                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 153039.945925                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35290.825118                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35290.825118                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35290.825118                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35290.825118                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2132196                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 118455.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26246                       # number of writebacks
system.cpu3.dcache.writebacks::total            26246                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74612                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74612                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3825                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3825                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        78437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        78437                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78437                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48823                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48823                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48826                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48826                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48826                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48826                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    842944341                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    842944341                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       403293                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       403293                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    843347634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    843347634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    843347634                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    843347634                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002928                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002928                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002928                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17265.312271                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17265.312271                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       134431                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       134431                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17272.511244                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17272.511244                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17272.511244                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17272.511244                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
