--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Imag_Proc_top.twx Imag_Proc_top.ncd -o Imag_Proc_top.twr
Imag_Proc_top.pcf -ucf Imag_proc.ucf

Design file:              Imag_Proc_top.ncd
Physical constraint file: Imag_Proc_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25138 paths analyzed, 3663 endpoints analyzed, 31 failing endpoints
 31 timing errors detected. (31 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  42.695ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X62Y140.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.289ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.125ns (1.493 - 1.618)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.BMUX   Tshcko                0.655   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X62Y140.AX     net (fanout=1)        0.603   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X62Y140.CLK    Tdick                 0.031   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.686ns logic, 0.603ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point STATEG_FSM_FFd1 (SLICE_X76Y70.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          STATEG_FSM_FFd1 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.355ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.033ns (1.586 - 1.619)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to STATEG_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y70.AQ      Tcko                  0.456   LED_0_OBUF
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X76Y70.B5      net (fanout=2)        0.856   LED_0_OBUF
    SLICE_X76Y70.CLK     Tas                   0.043   STATEG_FSM_FFd1
                                                       STATEG_FSM_FFd1-In1
                                                       STATEG_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.499ns logic, 0.856ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X62Y140.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.256ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.125ns (1.493 - 1.618)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y139.AMUX   Tshcko                0.649   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X62Y140.A5     net (fanout=1)        0.609   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X62Y140.CLK    Tas                  -0.002   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>_rt
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.647ns logic, 0.609ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point filter/t_8/temp_4 (SLICE_X89Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               filter/t_7/temp_4 (FF)
  Destination:          filter/t_8/temp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.871 - 0.606)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: filter/t_7/temp_4 to filter/t_8/temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y96.AQ      Tcko                  0.141   filter/t_7/temp<7>
                                                       filter/t_7/temp_4
    SLICE_X89Y103.AX     net (fanout=5)        0.211   filter/t_7/temp<4>
    SLICE_X89Y103.CLK    Tckdi       (-Th)     0.070   filter/t_8/temp<7>
                                                       filter/t_8/temp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.071ns logic, 0.211ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y10.ADDRARDADDRU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_1 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (0.824 - 0.582)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_1 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X63Y45.AQ            Tcko                  0.141   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<4>
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_1
    RAMB36_X1Y10.ADDRARDADDRU4 net (fanout=17)       0.333   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<1>
    RAMB36_X1Y10.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.291ns (-0.042ns logic, 0.333ns route)
                                                             (-14.4% logic, 114.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y10.ADDRARDADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_1 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (0.824 - 0.582)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_1 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X63Y45.AQ            Tcko                  0.141   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<4>
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_1
    RAMB36_X1Y10.ADDRARDADDRL4 net (fanout=17)       0.335   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<1>
    RAMB36_X1Y10.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.293ns (-0.042ns logic, 0.335ns route)
                                                             (-14.3% logic, 114.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y31.CLKARDCLK
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = 
PERIOD TIMEGRP         "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" 
TS_sys_clk_pin         * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21084 paths analyzed, 2908 endpoints analyzed, 133 failing endpoints
 133 timing errors detected. (133 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 153.774ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y29.ENBWRENL), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifo_proc_ready (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      5.983ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.008ns (1.627 - 1.619)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: data_fifo_proc_ready to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y70.DQ         Tcko                  0.518   data_fifo_proc_ready
                                                          data_fifo_proc_ready
    SLICE_X67Y112.D5        net (fanout=2)        1.489   data_fifo_proc_ready
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.AMUX      Tilo                  0.320   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X2Y29.ENBWRENL   net (fanout=2)        0.440   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X2Y29.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.983ns (1.732ns logic, 4.251ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      7.794ns (Levels of Logic = 5)
  Clock Path Skew:      0.086ns (0.913 - 0.827)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X60Y103.DQ        Tcko                  0.518   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7
    SLICE_X65Y109.D1        net (fanout=9)        1.509   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
    SLICE_X65Y109.D         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o112
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o1121
    SLICE_X62Y106.D6        net (fanout=3)        0.689   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o112
    SLICE_X62Y106.D         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o1
    SLICE_X67Y112.D3        net (fanout=2)        0.854   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.AMUX      Tilo                  0.320   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X2Y29.ENBWRENL   net (fanout=2)        0.440   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X2Y29.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.794ns (1.980ns logic, 5.814ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      7.628ns (Levels of Logic = 5)
  Clock Path Skew:      0.085ns (0.913 - 0.828)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y100.DQ        Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7
    SLICE_X64Y110.C1        net (fanout=10)       1.496   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
    SLICE_X64Y110.C         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_115_o2
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2_SW0
    SLICE_X67Y112.C1        net (fanout=1)        0.956   Inst_DataFlow_Display/Inst_VGA/N8
    SLICE_X67Y112.C         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2
    SLICE_X67Y112.D4        net (fanout=9)        0.496   Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.AMUX      Tilo                  0.320   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X2Y29.ENBWRENL   net (fanout=2)        0.440   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X2Y29.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.628ns (1.918ns logic, 5.710ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y29.ENBWRENU), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifo_proc_ready (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      5.983ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.008ns (1.627 - 1.619)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: data_fifo_proc_ready to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y70.DQ         Tcko                  0.518   data_fifo_proc_ready
                                                          data_fifo_proc_ready
    SLICE_X67Y112.D5        net (fanout=2)        1.489   data_fifo_proc_ready
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.AMUX      Tilo                  0.320   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X2Y29.ENBWRENU   net (fanout=2)        0.440   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X2Y29.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.983ns (1.732ns logic, 4.251ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      7.794ns (Levels of Logic = 5)
  Clock Path Skew:      0.086ns (0.913 - 0.827)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X60Y103.DQ        Tcko                  0.518   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7
    SLICE_X65Y109.D1        net (fanout=9)        1.509   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
    SLICE_X65Y109.D         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o112
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o1121
    SLICE_X62Y106.D6        net (fanout=3)        0.689   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o112
    SLICE_X62Y106.D         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o1
    SLICE_X67Y112.D3        net (fanout=2)        0.854   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.AMUX      Tilo                  0.320   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X2Y29.ENBWRENU   net (fanout=2)        0.440   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X2Y29.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.794ns (1.980ns logic, 5.814ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      7.628ns (Levels of Logic = 5)
  Clock Path Skew:      0.085ns (0.913 - 0.828)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y100.DQ        Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7
    SLICE_X64Y110.C1        net (fanout=10)       1.496   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
    SLICE_X64Y110.C         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_115_o2
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2_SW0
    SLICE_X67Y112.C1        net (fanout=1)        0.956   Inst_DataFlow_Display/Inst_VGA/N8
    SLICE_X67Y112.C         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2
    SLICE_X67Y112.D4        net (fanout=9)        0.496   Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.AMUX      Tilo                  0.320   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X2Y29.ENBWRENU   net (fanout=2)        0.440   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X2Y29.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.628ns (1.918ns logic, 5.710ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y29.ENBWRENL), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifo_proc_ready (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      5.870ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.076ns (1.543 - 1.619)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: data_fifo_proc_ready to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y70.DQ         Tcko                  0.518   data_fifo_proc_ready
                                                          data_fifo_proc_ready
    SLICE_X67Y112.D5        net (fanout=2)        1.489   data_fifo_proc_ready
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.A         Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y29.ENBWRENL   net (fanout=2)        0.523   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y29.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.870ns (1.536ns logic, 4.334ns route)
                                                          (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      7.681ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.829 - 0.827)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X60Y103.DQ        Tcko                  0.518   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7
    SLICE_X65Y109.D1        net (fanout=9)        1.509   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
    SLICE_X65Y109.D         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o112
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o1121
    SLICE_X62Y106.D6        net (fanout=3)        0.689   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_66_o112
    SLICE_X62Y106.D         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o1
    SLICE_X67Y112.D3        net (fanout=2)        0.854   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly[11]_GND_6_o_LessThan_33_o
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.A         Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y29.ENBWRENL   net (fanout=2)        0.523   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y29.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.681ns (1.784ns logic, 5.897ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      7.515ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.829 - 0.828)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y100.DQ        Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly_7
    SLICE_X64Y110.C1        net (fanout=10)       1.496   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
    SLICE_X64Y110.C         Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_115_o2
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2_SW0
    SLICE_X67Y112.C1        net (fanout=1)        0.956   Inst_DataFlow_Display/Inst_VGA/N8
    SLICE_X67Y112.C         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2
    SLICE_X67Y112.D4        net (fanout=9)        0.496   Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc2
    SLICE_X67Y112.D         Tilo                  0.124   vga_green_o_2_OBUF
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X68Y131.B5        net (fanout=2)        1.191   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X68Y131.BMUX      Tilo                  0.327   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X71Y147.A5        net (fanout=5)        1.131   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X71Y147.A         Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y29.ENBWRENL   net (fanout=2)        0.523   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y29.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.515ns (1.722ns logic, 5.793ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y9.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg_10 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.380ns (0.895 - 0.515)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg_10 to Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X67Y58.CQ            Tcko                  0.141   Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg<11>
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg_10
    RAMB36_X1Y9.ADDRARDADDRL13 net (fanout=9)        0.422   Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg<10>
    RAMB36_X1Y9.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.380ns (-0.042ns logic, 0.422ns route)
                                                             (-11.1% logic, 111.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y9.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg_10 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.380ns (0.895 - 0.515)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg_10 to Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X67Y58.CQ            Tcko                  0.141   Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg<11>
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg_10
    RAMB36_X1Y9.ADDRARDADDRU13 net (fanout=9)        0.422   Inst_DataFlow_Display/Inst_VGA/Inst_mp/addr_reg<10>
    RAMB36_X1Y9.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_mp/logo_annee/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.380ns (-0.042ns logic, 0.422ns route)
                                                             (-11.1% logic, 111.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (SLICE_X62Y46.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.336ns (0.852 - 0.516)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y56.DQ      Tcko                  0.141   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11
    SLICE_X62Y46.C5      net (fanout=18)       0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
    SLICE_X62Y46.CLK     Tah         (-Th)     0.082   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[11]_XOR_126_o_xo<0>1
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.059ns logic, 0.320ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Location pin: RAMB36_X3Y23.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Location pin: RAMB36_X3Y23.CLKARDCLKU
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Location pin: RAMB36_X1Y25.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     42.695ns|    166.076ns|           31|          133|        25138|        21084|
| TS_Inst_DataFlow_Display_Inst_|      9.259ns|    153.774ns|          N/A|          133|            0|        21084|            0|
| VGA_Inst_PxlClkGen_clkout0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    9.624|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 164  Score: 420926  (Setup/Max: 420926, Hold: 0)

Constraints cover 46222 paths, 0 nets, and 7756 connections

Design statistics:
   Minimum period: 153.774ns{1}   (Maximum frequency:   6.503MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  3 16:31:00 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 800 MB



