{
  "Top": "mmult_fpga",
  "RtlTop": "mmult_fpga",
  "RtlPrefix": "",
  "RtlSubPrefix": "mmult_fpga_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_b0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_b1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_b2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_offset=slave",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -kernel_profile=1",
      "config_dataflow -strict_mode=warning",
      "config_debug -enable=1",
      "config_export -disable_deadlock_detection=1",
      "config_export -format=ip_catalog",
      "config_export -ipname=mmult_fpga"
    ],
    "DirectiveTcl": ["set_directive_top mmult_fpga -name mmult_fpga"],
    "ProfileOption": "1",
    "ProfileType": "stall",
    "KernelName": "mmult_fpga"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.667",
    "Uncertainty": "1.80009",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "300891"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mmult_fpga",
    "Version": "1.0",
    "DisplayName": "Mmult_fpga",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mmult_fpga_1_0.zip"
  },
  "Files": {
    "CSource": ["\/mnt\/castor\/seas_home\/s\/songqij\/ese532_code\/hw6\/apps\/mmult\/fpga\/hls\/MMult.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mmult_fpga_b0_m_axi.vhd",
      "impl\/vhdl\/mmult_fpga_b1_m_axi.vhd",
      "impl\/vhdl\/mmult_fpga_b2_m_axi.vhd",
      "impl\/vhdl\/mmult_fpga_control_s_axi.vhd",
      "impl\/vhdl\/mmult_fpga_execution.vhd",
      "impl\/vhdl\/mmult_fpga_execution_A_temp1_0.vhd",
      "impl\/vhdl\/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/mmult_fpga_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/mmult_fpga_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/mmult_fpga_read3.vhd",
      "impl\/vhdl\/mmult_fpga_start_for_execution_U0.vhd",
      "impl\/vhdl\/mmult_fpga_start_for_write_U0.vhd",
      "impl\/vhdl\/mmult_fpga_write_r.vhd",
      "impl\/vhdl\/mmult_fpga.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mmult_fpga_b0_m_axi.v",
      "impl\/verilog\/mmult_fpga_b1_m_axi.v",
      "impl\/verilog\/mmult_fpga_b2_m_axi.v",
      "impl\/verilog\/mmult_fpga_control_s_axi.v",
      "impl\/verilog\/mmult_fpga_execution.v",
      "impl\/verilog\/mmult_fpga_execution_A_temp1_0.v",
      "impl\/verilog\/mmult_fpga_fadd_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/mmult_fpga_fifo_w32_d2_S.v",
      "impl\/verilog\/mmult_fpga_fifo_w64_d3_S.v",
      "impl\/verilog\/mmult_fpga_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/mmult_fpga_hls_deadlock_detection_unit.v",
      "impl\/verilog\/mmult_fpga_hls_deadlock_detector.vh",
      "impl\/verilog\/mmult_fpga_hls_deadlock_report_unit.vh",
      "impl\/verilog\/mmult_fpga_read3.v",
      "impl\/verilog\/mmult_fpga_start_for_execution_U0.v",
      "impl\/verilog\/mmult_fpga_start_for_write_U0.v",
      "impl\/verilog\/mmult_fpga_write_r.v",
      "impl\/verilog\/mmult_fpga.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/data\/mmult_fpga.mdd",
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/data\/mmult_fpga.tcl",
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/src\/xmmult_fpga.c",
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/src\/xmmult_fpga.h",
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/src\/xmmult_fpga_hw.h",
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/src\/xmmult_fpga_linux.c",
      "impl\/misc\/drivers\/mmult_fpga_v1_0\/src\/xmmult_fpga_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mmult_fpga_ap_fadd_6_full_dsp_32_ip.tcl",
      "impl\/misc\/mmult_fpga_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/mmult_fpga.design.xml",
    "DebugDir": ".debug",
    "DebugXrf": [
      "\/mnt\/castor\/seas_home\/s\/songqij\/ese532_code\/hw6\/apps\/mmult\/_x\/kernel\/mmult_fpga\/mmult_fpga\/solution\/.debug\/read3.xrf",
      "\/mnt\/castor\/seas_home\/s\/songqij\/ese532_code\/hw6\/apps\/mmult\/_x\/kernel\/mmult_fpga\/mmult_fpga\/solution\/.debug\/execution.xrf",
      "\/mnt\/castor\/seas_home\/s\/songqij\/ese532_code\/hw6\/apps\/mmult\/_x\/kernel\/mmult_fpga\/mmult_fpga\/solution\/.debug\/write_r.xrf"
    ],
    "ProtoInst": ["\/mnt\/castor\/seas_home\/s\/songqij\/ese532_code\/hw6\/apps\/mmult\/_x\/kernel\/mmult_fpga\/mmult_fpga\/solution\/.debug\/mmult_fpga.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mmult_fpga_ap_fadd_6_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_fpga_ap_fadd_6_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mmult_fpga_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_fpga_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_b0:m_axi_b1:m_axi_b2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "event_done": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"event_done": "DATA"},
      "ports": ["event_done"]
    },
    "event_start": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"event_start": "DATA"},
      "ports": ["event_start"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_b0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_b0_",
      "paramPrefix": "C_M_AXI_B0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_b0_ARADDR",
        "m_axi_b0_ARBURST",
        "m_axi_b0_ARCACHE",
        "m_axi_b0_ARID",
        "m_axi_b0_ARLEN",
        "m_axi_b0_ARLOCK",
        "m_axi_b0_ARPROT",
        "m_axi_b0_ARQOS",
        "m_axi_b0_ARREADY",
        "m_axi_b0_ARREGION",
        "m_axi_b0_ARSIZE",
        "m_axi_b0_ARUSER",
        "m_axi_b0_ARVALID",
        "m_axi_b0_AWADDR",
        "m_axi_b0_AWBURST",
        "m_axi_b0_AWCACHE",
        "m_axi_b0_AWID",
        "m_axi_b0_AWLEN",
        "m_axi_b0_AWLOCK",
        "m_axi_b0_AWPROT",
        "m_axi_b0_AWQOS",
        "m_axi_b0_AWREADY",
        "m_axi_b0_AWREGION",
        "m_axi_b0_AWSIZE",
        "m_axi_b0_AWUSER",
        "m_axi_b0_AWVALID",
        "m_axi_b0_BID",
        "m_axi_b0_BREADY",
        "m_axi_b0_BRESP",
        "m_axi_b0_BUSER",
        "m_axi_b0_BVALID",
        "m_axi_b0_RDATA",
        "m_axi_b0_RID",
        "m_axi_b0_RLAST",
        "m_axi_b0_RREADY",
        "m_axi_b0_RRESP",
        "m_axi_b0_RUSER",
        "m_axi_b0_RVALID",
        "m_axi_b0_WDATA",
        "m_axi_b0_WID",
        "m_axi_b0_WLAST",
        "m_axi_b0_WREADY",
        "m_axi_b0_WSTRB",
        "m_axi_b0_WUSER",
        "m_axi_b0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "A"
        }
      ]
    },
    "m_axi_b1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_b1_",
      "paramPrefix": "C_M_AXI_B1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_b1_ARADDR",
        "m_axi_b1_ARBURST",
        "m_axi_b1_ARCACHE",
        "m_axi_b1_ARID",
        "m_axi_b1_ARLEN",
        "m_axi_b1_ARLOCK",
        "m_axi_b1_ARPROT",
        "m_axi_b1_ARQOS",
        "m_axi_b1_ARREADY",
        "m_axi_b1_ARREGION",
        "m_axi_b1_ARSIZE",
        "m_axi_b1_ARUSER",
        "m_axi_b1_ARVALID",
        "m_axi_b1_AWADDR",
        "m_axi_b1_AWBURST",
        "m_axi_b1_AWCACHE",
        "m_axi_b1_AWID",
        "m_axi_b1_AWLEN",
        "m_axi_b1_AWLOCK",
        "m_axi_b1_AWPROT",
        "m_axi_b1_AWQOS",
        "m_axi_b1_AWREADY",
        "m_axi_b1_AWREGION",
        "m_axi_b1_AWSIZE",
        "m_axi_b1_AWUSER",
        "m_axi_b1_AWVALID",
        "m_axi_b1_BID",
        "m_axi_b1_BREADY",
        "m_axi_b1_BRESP",
        "m_axi_b1_BUSER",
        "m_axi_b1_BVALID",
        "m_axi_b1_RDATA",
        "m_axi_b1_RID",
        "m_axi_b1_RLAST",
        "m_axi_b1_RREADY",
        "m_axi_b1_RRESP",
        "m_axi_b1_RUSER",
        "m_axi_b1_RVALID",
        "m_axi_b1_WDATA",
        "m_axi_b1_WID",
        "m_axi_b1_WLAST",
        "m_axi_b1_WREADY",
        "m_axi_b1_WSTRB",
        "m_axi_b1_WUSER",
        "m_axi_b1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "B"
        }
      ]
    },
    "m_axi_b2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_b2_",
      "paramPrefix": "C_M_AXI_B2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_b2_ARADDR",
        "m_axi_b2_ARBURST",
        "m_axi_b2_ARCACHE",
        "m_axi_b2_ARID",
        "m_axi_b2_ARLEN",
        "m_axi_b2_ARLOCK",
        "m_axi_b2_ARPROT",
        "m_axi_b2_ARQOS",
        "m_axi_b2_ARREADY",
        "m_axi_b2_ARREGION",
        "m_axi_b2_ARSIZE",
        "m_axi_b2_ARUSER",
        "m_axi_b2_ARVALID",
        "m_axi_b2_AWADDR",
        "m_axi_b2_AWBURST",
        "m_axi_b2_AWCACHE",
        "m_axi_b2_AWID",
        "m_axi_b2_AWLEN",
        "m_axi_b2_AWLOCK",
        "m_axi_b2_AWPROT",
        "m_axi_b2_AWQOS",
        "m_axi_b2_AWREADY",
        "m_axi_b2_AWREGION",
        "m_axi_b2_AWSIZE",
        "m_axi_b2_AWUSER",
        "m_axi_b2_AWVALID",
        "m_axi_b2_BID",
        "m_axi_b2_BREADY",
        "m_axi_b2_BRESP",
        "m_axi_b2_BUSER",
        "m_axi_b2_BVALID",
        "m_axi_b2_RDATA",
        "m_axi_b2_RID",
        "m_axi_b2_RLAST",
        "m_axi_b2_RREADY",
        "m_axi_b2_RRESP",
        "m_axi_b2_RUSER",
        "m_axi_b2_RVALID",
        "m_axi_b2_WDATA",
        "m_axi_b2_WID",
        "m_axi_b2_WLAST",
        "m_axi_b2_WREADY",
        "m_axi_b2_WSTRB",
        "m_axi_b2_WUSER",
        "m_axi_b2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "C"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_b2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "C_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x2c",
          "name": "C_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of C"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "event_done": {
      "dir": "out",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "event_start": {
      "dir": "out",
      "width": "1"
    },
    "stall_start_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_b0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_b0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_b1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_b1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_b2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_b2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mmult_fpga",
      "Instances": [
        {
          "ModuleName": "execution",
          "InstanceName": "execution_U0"
        },
        {
          "ModuleName": "read3",
          "InstanceName": "read3_U0"
        },
        {
          "ModuleName": "write_r",
          "InstanceName": "write_U0"
        }
      ]
    },
    "Info": {
      "read3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "execution": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_fpga": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read3": {
        "Latency": {
          "LatencyBest": "133192",
          "LatencyAvg": "133192",
          "LatencyWorst": "133192",
          "PipelineII": "133192",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1",
            "TripCount": "133120",
            "Latency": "133121",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "2115",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "625",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "execution": {
        "Latency": {
          "LatencyBest": "300821",
          "LatencyAvg": "300821",
          "LatencyWorst": "300821",
          "PipelineII": "300821",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.671"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "130",
            "Latency": "300820",
            "PipelineII": "",
            "PipelineDepth": "2314",
            "Loops": [
              {
                "Name": "VITIS_LOOP_65_2_VITIS_LOOP_66_3",
                "TripCount": "1024",
                "Latency": "1024",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_86_4_VITIS_LOOP_88_5",
                "TripCount": "1024",
                "Latency": "1285",
                "PipelineII": "1",
                "PipelineDepth": "263"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "14",
          "DSP": "160",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "44",
          "FF": "18705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "13",
          "LUT": "13670",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_r": {
        "Latency": {
          "LatencyBest": "133191",
          "LatencyAvg": "133191",
          "LatencyWorst": "133191",
          "PipelineII": "133191",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1",
            "TripCount": "133120",
            "Latency": "133121",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "667",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1004",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_fpga": {
        "Latency": {
          "LatencyBest": "300891",
          "LatencyAvg": "300891",
          "LatencyWorst": "300891",
          "PipelineII": "300822",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Area": {
          "BRAM_18K": "154",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "35",
          "DSP": "160",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "44",
          "FF": "26380",
          "AVAIL_FF": "141120",
          "UTIL_FF": "18",
          "LUT": "20762",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "29",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-17 03:36:26 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
