Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 07:32:45 2018
| Host         : DESKTOP-HT0SF0U running 64-bit major release  (build 9200)
| Command      : report_methodology -file microblaze_impl_wrapper_methodology_drc_routed.rpt -pb microblaze_impl_wrapper_methodology_drc_routed.pb -rpx microblaze_impl_wrapper_methodology_drc_routed.rpx
| Design       : microblaze_impl_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 12         |
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 2          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 2          |
| TIMING-7  | Warning  | No common node between related clocks              | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 5          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 1          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                  | 16         |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X78Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X76Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X74Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X77Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X78Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X77Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X79Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X73Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X76Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X77Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X75Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X75Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock microblaze_impl_i/axi_ethernetlite_0/U0/phy_rx_clk is created on an inappropriate pin microblaze_impl_i/axi_ethernetlite_0/U0/phy_rx_clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Warning
Invalid primary clock source pin  
A primary clock microblaze_impl_i/axi_ethernetlite_0/U0/phy_tx_clk is created on an inappropriate pin microblaze_impl_i/axi_ethernetlite_0/U0/phy_tx_clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock microblaze_impl_i/axi_ethernetlite_0/U0/phy_rx_clk is defined downstream of clock clk_out3_microblaze_impl_clk_wiz_1_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock microblaze_impl_i/axi_ethernetlite_0/U0/phy_tx_clk is defined downstream of clock clk_out3_microblaze_impl_clk_wiz_1_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out3_microblaze_impl_clk_wiz_1_0 and microblaze_impl_i/axi_ethernetlite_0/U0/phy_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_microblaze_impl_clk_wiz_1_0] -to [get_clocks microblaze_impl_i/axi_ethernetlite_0/U0/phy_rx_clk]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks microblaze_impl_i/axi_ethernetlite_0/U0/phy_tx_clk and clk_out3_microblaze_impl_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks microblaze_impl_i/axi_ethernetlite_0/U0/phy_tx_clk] -to [get_clocks clk_out3_microblaze_impl_clk_wiz_1_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out3_microblaze_impl_clk_wiz_1_0 and microblaze_impl_i/axi_ethernetlite_0/U0/phy_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_microblaze_impl_clk_wiz_1_0] -to [get_clocks microblaze_impl_i/axi_ethernetlite_0/U0/phy_rx_clk]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks microblaze_impl_i/axi_ethernetlite_0/U0/phy_tx_clk and clk_out3_microblaze_impl_clk_wiz_1_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks microblaze_impl_i/axi_ethernetlite_0/U0/phy_tx_clk] -to [get_clocks clk_out3_microblaze_impl_clk_wiz_1_0]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on eth_mdio_mdc_mdio_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on eth_mdio_mdc_mdc relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '24' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/brent/prj_microblaze_nexys4_ddr/prj_microblaze_nexys4_ddr.srcs/sources_1/bd/microblaze_impl/ip/microblaze_impl_mig_7series_0_0/microblaze_impl_mig_7series_0_0/user_design/constraints/microblaze_impl_mig_7series_0_0.xdc (Line: 333)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
microblaze_impl_i/mig_7series_0/u_microblaze_impl_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


