

================================================================
== Vivado HLS Report for 'shift'
================================================================
* Date:           Sat Mar 28 17:54:10 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulation_FM1
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.270 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   200001|   200001| 2.000 ms | 2.000 ms |  200001|  200001|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   200000|   200000|         5|          -|          -|  40000|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|     12|      0|    505|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|     18|     20|    -|
|Multiplexer      |        -|      -|      -|    116|    -|
|Register         |        -|      -|    336|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|     12|    354|    641|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      5|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_table_U  |shift_cos_table  |        0|  9|  10|    0|    65|    9|     1|          585|
    |sin_table_U  |shift_sin_table  |        0|  9|  10|    0|    65|    9|     1|          585|
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                 |        0| 18|  20|    0|   130|   18|     2|         1170|
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_fu_384_p2   |     *    |      2|  0|  21|           9|          32|
    |mul_ln1193_fu_412_p2   |     *    |      2|  0|  21|           9|          32|
    |mul_ln128_fu_205_p2    |     *    |      4|  0|  21|          32|          31|
    |mul_ln700_1_fu_406_p2  |     *    |      2|  0|  21|           9|          32|
    |mul_ln700_fu_378_p2    |     *    |      2|  0|  21|           9|          32|
    |add_ln128_fu_195_p2    |     +    |      0|  0|  38|          16|          31|
    |m_fu_189_p2            |     +    |      0|  0|  23|          16|           1|
    |ret_V_fu_390_p2        |     +    |      0|  0|  47|          40|          40|
    |idx_1_fu_269_p2        |     -    |      0|  0|  15|           8|           7|
    |ret_V_1_fu_418_p2      |     -    |      0|  0|  47|          40|          40|
    |sub_ln703_1_fu_440_p2  |     -    |      0|  0|  39|           1|          32|
    |sub_ln703_2_fu_333_p2  |     -    |      0|  0|  16|           1|           9|
    |sub_ln703_3_fu_352_p2  |     -    |      0|  0|  16|           1|           9|
    |sub_ln703_fu_434_p2    |     -    |      0|  0|  39|           1|          32|
    |and_ln100_fu_316_p2    |    and   |      0|  0|   6|           1|           1|
    |and_ln104_fu_275_p2    |    and   |      0|  0|   6|           1|           1|
    |and_ln60_fu_347_p2     |    and   |      0|  0|   6|           1|           1|
    |and_ln96_fu_327_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln104_fu_245_p2   |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln126_fu_183_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln132_fu_251_p2   |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln96_fu_231_p2    |   icmp   |      0|  0|  11|           8|           7|
    |or_ln104_fu_322_p2     |    or    |      0|  0|   6|           1|           1|
    |idx_2_fu_279_p3        |  select  |      0|  0|   7|           1|           7|
    |idx_3_fu_287_p3        |  select  |      0|  0|   7|           1|           7|
    |p_Val2_1_fu_339_p3     |  select  |      0|  0|   9|           1|           9|
    |p_Val2_3_fu_358_p3     |  select  |      0|  0|   9|           1|           9|
    |xor_ln100_fu_306_p2    |    xor   |      0|  0|   6|           1|           2|
    |xor_ln96_fu_311_p2     |    xor   |      0|  0|   6|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     12|  0| 505|         243|         433|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  38|          7|    1|          7|
    |ary_i_s_V_address0  |  15|          3|   16|         48|
    |ary_i_s_V_d0        |  15|          3|   32|         96|
    |ary_r_s_V_address0  |  15|          3|   16|         48|
    |ary_r_s_V_d0        |  15|          3|   32|         96|
    |m_0_reg_160         |   9|          2|   16|         32|
    |phi_mul_reg_172     |   9|          2|   31|         62|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 116|         23|  144|        389|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln128_reg_454     |  31|   0|   31|          0|
    |and_ln104_reg_491     |   1|   0|    1|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |ary_i_V_load_reg_539  |  32|   0|   32|          0|
    |ary_r_V_load_reg_529  |  32|   0|   32|          0|
    |icmp_ln104_reg_482    |   1|   0|    1|          0|
    |icmp_ln132_reg_487    |   1|   0|    1|          0|
    |icmp_ln96_reg_469     |   1|   0|    1|          0|
    |idx_reg_464           |   6|   0|    6|          0|
    |imag_V_reg_550        |  32|   0|   32|          0|
    |m_0_reg_160           |  16|   0|   16|          0|
    |m_reg_449             |  16|   0|   16|          0|
    |mul_ln128_reg_459     |  63|   0|   63|          0|
    |p_Val2_1_reg_524      |   9|   0|    9|          0|
    |p_Val2_3_reg_534      |   9|   0|    9|          0|
    |phi_mul_reg_172       |  31|   0|   31|          0|
    |real_V_reg_544        |  32|   0|   32|          0|
    |tmp_reg_475           |   1|   0|    1|          0|
    |zext_ln130_reg_501    |  16|   0|   64|         48|
    +----------------------+----+----+-----+-----------+
    |Total                 | 336|   0|  384|         48|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     shift    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     shift    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     shift    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     shift    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     shift    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     shift    | return value |
|ary_r_V_address0    | out |   16|  ap_memory |    ary_r_V   |     array    |
|ary_r_V_ce0         | out |    1|  ap_memory |    ary_r_V   |     array    |
|ary_r_V_q0          |  in |   32|  ap_memory |    ary_r_V   |     array    |
|ary_i_V_address0    | out |   16|  ap_memory |    ary_i_V   |     array    |
|ary_i_V_ce0         | out |    1|  ap_memory |    ary_i_V   |     array    |
|ary_i_V_q0          |  in |   32|  ap_memory |    ary_i_V   |     array    |
|ary_r_s_V_address0  | out |   16|  ap_memory |   ary_r_s_V  |     array    |
|ary_r_s_V_ce0       | out |    1|  ap_memory |   ary_r_s_V  |     array    |
|ary_r_s_V_we0       | out |    1|  ap_memory |   ary_r_s_V  |     array    |
|ary_r_s_V_d0        | out |   32|  ap_memory |   ary_r_s_V  |     array    |
|ary_i_s_V_address0  | out |   16|  ap_memory |   ary_i_s_V  |     array    |
|ary_i_s_V_ce0       | out |    1|  ap_memory |   ary_i_s_V  |     array    |
|ary_i_s_V_we0       | out |    1|  ap_memory |   ary_i_s_V  |     array    |
|ary_i_s_V_d0        | out |   32|  ap_memory |   ary_i_s_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 7 [1/1] (1.06ns)   --->   "br label %1" [demodulation_FM.cpp:126]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 7.80>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%m_0 = phi i16 [ 0, %0 ], [ %m, %3 ]"   --->   Operation 8 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = phi i31 [ 0, %0 ], [ %add_ln128, %3 ]" [demodulation_FM.cpp:128]   --->   Operation 9 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.49ns)   --->   "%icmp_ln126 = icmp eq i16 %m_0, -25536" [demodulation_FM.cpp:126]   --->   Operation 10 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 40000, i64 40000)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.48ns)   --->   "%m = add i16 %m_0, 1" [demodulation_FM.cpp:126]   --->   Operation 12 'add' 'm' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %4, label %_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68" [demodulation_FM.cpp:126]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "%add_ln128 = add i31 45568, %phi_mul" [demodulation_FM.cpp:128]   --->   Operation 14 'add' 'add_ln128' <Predicate = (!icmp_ln126)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i31 %phi_mul to i63" [demodulation_FM.cpp:128]   --->   Operation 15 'zext' 'zext_ln128' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (6.58ns)   --->   "%mul_ln128 = mul i63 3518437209, %zext_ln128" [demodulation_FM.cpp:128]   --->   Operation 16 'mul' 'mul_ln128' <Predicate = (!icmp_ln126)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%idx = call i6 @_ssdm_op_PartSelect.i6.i63.i32.i32(i63 %mul_ln128, i32 43, i32 48)" [demodulation_FM.cpp:128]   --->   Operation 17 'partselect' 'idx' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%n = call i8 @_ssdm_op_PartSelect.i8.i63.i32.i32(i63 %mul_ln128, i32 43, i32 50)" [demodulation_FM.cpp:128]   --->   Operation 18 'partselect' 'n' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.22ns)   --->   "%icmp_ln96 = icmp ult i8 %n, 65" [demodulation_FM.cpp:96->demodulation_FM.cpp:130]   --->   Operation 19 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln126)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %mul_ln128, i32 50)" [demodulation_FM.cpp:100->demodulation_FM.cpp:130]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.22ns)   --->   "%icmp_ln104 = icmp ult i8 %n, -64" [demodulation_FM.cpp:104->demodulation_FM.cpp:130]   --->   Operation 21 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln126)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.22ns)   --->   "%icmp_ln132 = icmp eq i8 %n, 0" [demodulation_FM.cpp:132]   --->   Operation 22 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln126)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:143]   --->   Operation 23 'ret' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.69>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %mul_ln128, i32 43, i32 49)" [demodulation_FM.cpp:129]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %idx to i7" [demodulation_FM.cpp:105->demodulation_FM.cpp:130]   --->   Operation 25 'zext' 'zext_ln105' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.37ns)   --->   "%idx_1 = sub i7 -64, %zext_ln105" [demodulation_FM.cpp:100->demodulation_FM.cpp:130]   --->   Operation 26 'sub' 'idx_1' <Predicate = (!icmp_ln96)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.61ns)   --->   "%and_ln104 = and i1 %icmp_ln104, %tmp" [demodulation_FM.cpp:104->demodulation_FM.cpp:130]   --->   Operation 27 'and' 'and_ln104' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%idx_2 = select i1 %and_ln104, i7 %zext_ln105, i7 %idx_1" [demodulation_FM.cpp:104->demodulation_FM.cpp:130]   --->   Operation 28 'select' 'idx_2' <Predicate = (!icmp_ln96)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.66ns) (out node of the LUT)   --->   "%idx_3 = select i1 %icmp_ln96, i7 %trunc_ln, i7 %idx_2" [demodulation_FM.cpp:96->demodulation_FM.cpp:130]   --->   Operation 29 'select' 'idx_3' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %idx_3 to i64" [demodulation_FM.cpp:114->demodulation_FM.cpp:130]   --->   Operation 30 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %zext_ln1265" [demodulation_FM.cpp:114->demodulation_FM.cpp:130]   --->   Operation 31 'getelementptr' 'cos_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.66ns)   --->   "%p_Val2_s = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:114->demodulation_FM.cpp:130]   --->   Operation 32 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i16 %m_0 to i64" [demodulation_FM.cpp:130]   --->   Operation 33 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ary_r_V_addr = getelementptr [40000 x i32]* %ary_r_V, i64 0, i64 %zext_ln130" [demodulation_FM.cpp:130]   --->   Operation 34 'getelementptr' 'ary_r_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.66ns)   --->   "%ary_r_V_load = load i32* %ary_r_V_addr, align 4" [demodulation_FM.cpp:130]   --->   Operation 35 'load' 'ary_r_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %zext_ln1265" [demodulation_FM.cpp:78->demodulation_FM.cpp:130]   --->   Operation 36 'getelementptr' 'sin_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.66ns)   --->   "%p_Val2_2 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:78->demodulation_FM.cpp:130]   --->   Operation 37 'load' 'p_Val2_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%ary_i_V_addr = getelementptr [40000 x i32]* %ary_i_V, i64 0, i64 %zext_ln130" [demodulation_FM.cpp:130]   --->   Operation 38 'getelementptr' 'ary_i_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.66ns)   --->   "%ary_i_V_load = load i32* %ary_i_V_addr, align 4" [demodulation_FM.cpp:130]   --->   Operation 39 'load' 'ary_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>

State 4 <SV = 3> <Delay = 4.68>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%xor_ln100 = xor i1 %tmp, true" [demodulation_FM.cpp:100->demodulation_FM.cpp:130]   --->   Operation 40 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.61ns)   --->   "%xor_ln96 = xor i1 %icmp_ln96, true" [demodulation_FM.cpp:96->demodulation_FM.cpp:130]   --->   Operation 41 'xor' 'xor_ln96' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%and_ln100 = and i1 %xor_ln100, %xor_ln96" [demodulation_FM.cpp:100->demodulation_FM.cpp:130]   --->   Operation 42 'and' 'and_ln100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%or_ln104 = or i1 %and_ln104, %and_ln100" [demodulation_FM.cpp:104->demodulation_FM.cpp:130]   --->   Operation 43 'or' 'or_ln104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%and_ln96 = and i1 %or_ln104, %xor_ln96" [demodulation_FM.cpp:96->demodulation_FM.cpp:130]   --->   Operation 44 'and' 'and_ln96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/2] (2.66ns)   --->   "%p_Val2_s = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:114->demodulation_FM.cpp:130]   --->   Operation 45 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_4 : Operation 46 [1/1] (1.40ns)   --->   "%sub_ln703_2 = sub i9 0, %p_Val2_s" [demodulation_FM.cpp:114->demodulation_FM.cpp:130]   --->   Operation 46 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.61ns) (out node of the LUT)   --->   "%p_Val2_1 = select i1 %and_ln96, i9 %sub_ln703_2, i9 %p_Val2_s" [demodulation_FM.cpp:112->demodulation_FM.cpp:130]   --->   Operation 47 'select' 'p_Val2_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/2] (2.66ns)   --->   "%ary_r_V_load = load i32* %ary_r_V_addr, align 4" [demodulation_FM.cpp:130]   --->   Operation 48 'load' 'ary_r_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%and_ln60 = and i1 %tmp, %xor_ln96" [demodulation_FM.cpp:60->demodulation_FM.cpp:130]   --->   Operation 49 'and' 'and_ln60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (2.66ns)   --->   "%p_Val2_2 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:78->demodulation_FM.cpp:130]   --->   Operation 50 'load' 'p_Val2_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_4 : Operation 51 [1/1] (1.40ns)   --->   "%sub_ln703_3 = sub i9 0, %p_Val2_2" [demodulation_FM.cpp:78->demodulation_FM.cpp:130]   --->   Operation 51 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.61ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %and_ln60, i9 %sub_ln703_3, i9 %p_Val2_2" [demodulation_FM.cpp:76->demodulation_FM.cpp:130]   --->   Operation 52 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/2] (2.66ns)   --->   "%ary_i_V_load = load i32* %ary_i_V_addr, align 4" [demodulation_FM.cpp:130]   --->   Operation 53 'load' 'ary_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>

State 5 <SV = 4> <Delay = 8.27>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %ary_r_V_load to i40" [demodulation_FM.cpp:130]   --->   Operation 54 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %p_Val2_1 to i40" [demodulation_FM.cpp:130]   --->   Operation 55 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %ary_i_V_load to i40" [demodulation_FM.cpp:130]   --->   Operation 56 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i9 %p_Val2_3 to i40" [demodulation_FM.cpp:130]   --->   Operation 57 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (6.58ns)   --->   "%mul_ln700 = mul i40 %sext_ln1118_1, %sext_ln1118" [demodulation_FM.cpp:130]   --->   Operation 58 'mul' 'mul_ln700' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (6.58ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118_3, %sext_ln1118_2" [demodulation_FM.cpp:130]   --->   Operation 59 'mul' 'mul_ln1192' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.69ns)   --->   "%ret_V = add i40 %mul_ln1192, %mul_ln700" [demodulation_FM.cpp:130]   --->   Operation 60 'add' 'ret_V' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%real_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V, i32 8, i32 39)" [demodulation_FM.cpp:130]   --->   Operation 61 'partselect' 'real_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (6.58ns)   --->   "%mul_ln700_1 = mul i40 %sext_ln1118_1, %sext_ln1118_2" [demodulation_FM.cpp:131]   --->   Operation 62 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (6.58ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118_3, %sext_ln1118" [demodulation_FM.cpp:131]   --->   Operation 63 'mul' 'mul_ln1193' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.69ns)   --->   "%ret_V_1 = sub i40 %mul_ln700_1, %mul_ln1193" [demodulation_FM.cpp:131]   --->   Operation 64 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%imag_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_1, i32 8, i32 39)" [demodulation_FM.cpp:131]   --->   Operation 65 'partselect' 'imag_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26, label %2" [demodulation_FM.cpp:132]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.44>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr_1 = getelementptr [40000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln130" [demodulation_FM.cpp:139]   --->   Operation 67 'getelementptr' 'ary_r_s_V_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.66ns)   --->   "store i32 %real_V, i32* %ary_r_s_V_addr_1, align 4" [demodulation_FM.cpp:139]   --->   Operation 68 'store' <Predicate = (!icmp_ln132)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr_1 = getelementptr [40000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln130" [demodulation_FM.cpp:140]   --->   Operation 69 'getelementptr' 'ary_i_s_V_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.66ns)   --->   "store i32 %imag_V, i32* %ary_i_s_V_addr_1, align 4" [demodulation_FM.cpp:140]   --->   Operation 70 'store' <Predicate = (!icmp_ln132)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 71 'br' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.78ns)   --->   "%sub_ln703 = sub i32 0, %real_V" [demodulation_FM.cpp:134]   --->   Operation 72 'sub' 'sub_ln703' <Predicate = (icmp_ln132)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr = getelementptr [40000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln130" [demodulation_FM.cpp:134]   --->   Operation 73 'getelementptr' 'ary_r_s_V_addr' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.66ns)   --->   "store i32 %sub_ln703, i32* %ary_r_s_V_addr, align 4" [demodulation_FM.cpp:134]   --->   Operation 74 'store' <Predicate = (icmp_ln132)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_6 : Operation 75 [1/1] (1.78ns)   --->   "%sub_ln703_1 = sub i32 0, %imag_V" [demodulation_FM.cpp:135]   --->   Operation 75 'sub' 'sub_ln703_1' <Predicate = (icmp_ln132)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr = getelementptr [40000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln130" [demodulation_FM.cpp:135]   --->   Operation 76 'getelementptr' 'ary_i_s_V_addr' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_1, i32* %ary_i_s_V_addr, align 4" [demodulation_FM.cpp:135]   --->   Operation 77 'store' <Predicate = (icmp_ln132)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %3" [demodulation_FM.cpp:136]   --->   Operation 78 'br' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [demodulation_FM.cpp:126]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ary_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ary_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ary_r_s_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ary_i_s_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cos_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln126         (br               ) [ 0111111]
m_0              (phi              ) [ 0011000]
phi_mul          (phi              ) [ 0010000]
icmp_ln126       (icmp             ) [ 0011111]
empty            (speclooptripcount) [ 0000000]
m                (add              ) [ 0111111]
br_ln126         (br               ) [ 0000000]
add_ln128        (add              ) [ 0111111]
zext_ln128       (zext             ) [ 0000000]
mul_ln128        (mul              ) [ 0001000]
idx              (partselect       ) [ 0001000]
n                (partselect       ) [ 0000000]
icmp_ln96        (icmp             ) [ 0001100]
tmp              (bitselect        ) [ 0001100]
icmp_ln104       (icmp             ) [ 0001000]
icmp_ln132       (icmp             ) [ 0001111]
ret_ln143        (ret              ) [ 0000000]
trunc_ln         (partselect       ) [ 0000000]
zext_ln105       (zext             ) [ 0000000]
idx_1            (sub              ) [ 0000000]
and_ln104        (and              ) [ 0000100]
idx_2            (select           ) [ 0000000]
idx_3            (select           ) [ 0000000]
zext_ln1265      (zext             ) [ 0000000]
cos_table_addr   (getelementptr    ) [ 0000100]
zext_ln130       (zext             ) [ 0000111]
ary_r_V_addr     (getelementptr    ) [ 0000100]
sin_table_addr   (getelementptr    ) [ 0000100]
ary_i_V_addr     (getelementptr    ) [ 0000100]
xor_ln100        (xor              ) [ 0000000]
xor_ln96         (xor              ) [ 0000000]
and_ln100        (and              ) [ 0000000]
or_ln104         (or               ) [ 0000000]
and_ln96         (and              ) [ 0000000]
p_Val2_s         (load             ) [ 0000000]
sub_ln703_2      (sub              ) [ 0000000]
p_Val2_1         (select           ) [ 0000010]
ary_r_V_load     (load             ) [ 0000010]
and_ln60         (and              ) [ 0000000]
p_Val2_2         (load             ) [ 0000000]
sub_ln703_3      (sub              ) [ 0000000]
p_Val2_3         (select           ) [ 0000010]
ary_i_V_load     (load             ) [ 0000010]
sext_ln1118      (sext             ) [ 0000000]
sext_ln1118_1    (sext             ) [ 0000000]
sext_ln1118_2    (sext             ) [ 0000000]
sext_ln1118_3    (sext             ) [ 0000000]
mul_ln700        (mul              ) [ 0000000]
mul_ln1192       (mul              ) [ 0000000]
ret_V            (add              ) [ 0000000]
real_V           (partselect       ) [ 0000001]
mul_ln700_1      (mul              ) [ 0000000]
mul_ln1193       (mul              ) [ 0000000]
ret_V_1          (sub              ) [ 0000000]
imag_V           (partselect       ) [ 0000001]
br_ln132         (br               ) [ 0000000]
ary_r_s_V_addr_1 (getelementptr    ) [ 0000000]
store_ln139      (store            ) [ 0000000]
ary_i_s_V_addr_1 (getelementptr    ) [ 0000000]
store_ln140      (store            ) [ 0000000]
br_ln0           (br               ) [ 0000000]
sub_ln703        (sub              ) [ 0000000]
ary_r_s_V_addr   (getelementptr    ) [ 0000000]
store_ln134      (store            ) [ 0000000]
sub_ln703_1      (sub              ) [ 0000000]
ary_i_s_V_addr   (getelementptr    ) [ 0000000]
store_ln135      (store            ) [ 0000000]
br_ln136         (br               ) [ 0000000]
br_ln126         (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ary_r_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_r_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ary_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ary_r_s_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_r_s_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ary_i_s_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_i_s_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="cos_table_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_table_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="ary_r_V_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="16" slack="0"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_r_V_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ary_r_V_load/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sin_table_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="ary_i_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_i_V_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ary_i_V_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ary_r_s_V_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="3"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_r_s_V_addr_1/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/6 store_ln134/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="ary_i_s_V_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="16" slack="3"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_i_s_V_addr_1/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/6 store_ln135/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ary_r_s_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="3"/>
<pin id="148" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_r_s_V_addr/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ary_i_s_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="3"/>
<pin id="156" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_i_s_V_addr/6 "/>
</bind>
</comp>

<comp id="160" class="1005" name="m_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="m_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="phi_mul_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="1"/>
<pin id="174" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="phi_mul_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="31" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln126_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="m_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln128_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="31" slack="0"/>
<pin id="198" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln128_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="0"/>
<pin id="203" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="mul_ln128_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="33" slack="0"/>
<pin id="207" dir="0" index="1" bw="31" slack="0"/>
<pin id="208" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln128/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="idx_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="63" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="0" index="3" bw="7" slack="0"/>
<pin id="216" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="n_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="63" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln96_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="63" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln104_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln132_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="63" slack="1"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln105_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="idx_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="and_ln104_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="1" slack="1"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln104/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="idx_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_2/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="idx_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_3/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln1265_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln130_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln100_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln96_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln96/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln100_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln104_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln104/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="and_ln96_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln96/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sub_ln703_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Val2_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="0" index="2" bw="9" slack="0"/>
<pin id="343" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln60_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="2"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln60/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln703_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="9" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Val2_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="0" index="2" bw="9" slack="0"/>
<pin id="362" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln1118_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln1118_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="1"/>
<pin id="371" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln1118_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1118_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mul_ln700_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mul_ln1192_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ret_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="40" slack="0"/>
<pin id="392" dir="0" index="1" bw="40" slack="0"/>
<pin id="393" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="real_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="40" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real_V/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul_ln700_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mul_ln1193_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="ret_V_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="40" slack="0"/>
<pin id="420" dir="0" index="1" bw="40" slack="0"/>
<pin id="421" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="imag_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="40" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag_V/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sub_ln703_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="1"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sub_ln703_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/6 "/>
</bind>
</comp>

<comp id="449" class="1005" name="m_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_ln128_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="31" slack="0"/>
<pin id="456" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="459" class="1005" name="mul_ln128_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="63" slack="1"/>
<pin id="461" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln128 "/>
</bind>
</comp>

<comp id="464" class="1005" name="idx_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="1"/>
<pin id="466" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="469" class="1005" name="icmp_ln96_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln104_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="487" class="1005" name="icmp_ln132_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="3"/>
<pin id="489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="491" class="1005" name="and_ln104_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln104 "/>
</bind>
</comp>

<comp id="496" class="1005" name="cos_table_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_table_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="zext_ln130_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="3"/>
<pin id="503" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln130 "/>
</bind>
</comp>

<comp id="509" class="1005" name="ary_r_V_addr_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ary_r_V_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="sin_table_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="1"/>
<pin id="516" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="ary_i_V_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ary_i_V_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="p_Val2_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="1"/>
<pin id="526" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="ary_r_V_load_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ary_r_V_load "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_Val2_3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="1"/>
<pin id="536" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="ary_i_V_load_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ary_i_V_load "/>
</bind>
</comp>

<comp id="544" class="1005" name="real_V_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_V "/>
</bind>
</comp>

<comp id="550" class="1005" name="imag_V_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="52" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="52" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="164" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="164" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="176" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="176" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="205" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="235"><net_src comp="221" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="205" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="221" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="221" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="266" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="269" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="257" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="279" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="303"><net_src comp="160" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="306" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="311" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="73" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="327" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="73" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="311" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="99" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="99" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="382"><net_src comp="369" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="366" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="375" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="372" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="378" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="410"><net_src comp="369" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="372" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="375" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="366" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="406" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="434" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="440" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="452"><net_src comp="189" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="457"><net_src comp="195" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="462"><net_src comp="205" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="467"><net_src comp="211" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="472"><net_src comp="231" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="478"><net_src comp="237" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="485"><net_src comp="245" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="490"><net_src comp="251" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="275" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="499"><net_src comp="66" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="504"><net_src comp="300" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="512"><net_src comp="79" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="517"><net_src comp="92" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="522"><net_src comp="105" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="527"><net_src comp="339" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="532"><net_src comp="86" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="537"><net_src comp="358" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="542"><net_src comp="112" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="547"><net_src comp="396" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="553"><net_src comp="424" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="440" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ary_r_V | {}
	Port: ary_i_V | {}
	Port: ary_r_s_V | {6 }
	Port: ary_i_s_V | {6 }
	Port: cos_table | {}
	Port: sin_table | {}
 - Input state : 
	Port: shift : ary_r_V | {3 4 }
	Port: shift : ary_i_V | {3 4 }
	Port: shift : cos_table | {3 4 }
	Port: shift : sin_table | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln126 : 1
		m : 1
		br_ln126 : 2
		add_ln128 : 1
		zext_ln128 : 1
		mul_ln128 : 2
		idx : 3
		n : 3
		icmp_ln96 : 4
		tmp : 3
		icmp_ln104 : 4
		icmp_ln132 : 4
	State 3
		idx_1 : 1
		idx_2 : 2
		idx_3 : 3
		zext_ln1265 : 4
		cos_table_addr : 5
		p_Val2_s : 6
		ary_r_V_addr : 1
		ary_r_V_load : 2
		sin_table_addr : 5
		p_Val2_2 : 6
		ary_i_V_addr : 1
		ary_i_V_load : 2
	State 4
		sub_ln703_2 : 1
		sub_ln703_3 : 1
		p_Val2_3 : 2
	State 5
		mul_ln700 : 1
		mul_ln1192 : 1
		ret_V : 2
		real_V : 3
		mul_ln700_1 : 1
		mul_ln1193 : 1
		ret_V_1 : 2
		imag_V : 3
	State 6
		store_ln139 : 1
		store_ln140 : 1
		store_ln134 : 1
		store_ln135 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     idx_1_fu_269     |    0    |    0    |    15   |
|          |  sub_ln703_2_fu_333  |    0    |    0    |    16   |
|    sub   |  sub_ln703_3_fu_352  |    0    |    0    |    16   |
|          |    ret_V_1_fu_418    |    0    |    0    |    47   |
|          |   sub_ln703_fu_434   |    0    |    0    |    39   |
|          |  sub_ln703_1_fu_440  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |   mul_ln128_fu_205   |    4    |    0    |    22   |
|          |   mul_ln700_fu_378   |    2    |    0    |    21   |
|    mul   |   mul_ln1192_fu_384  |    2    |    0    |    21   |
|          |  mul_ln700_1_fu_406  |    2    |    0    |    21   |
|          |   mul_ln1193_fu_412  |    2    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |       m_fu_189       |    0    |    0    |    23   |
|    add   |   add_ln128_fu_195   |    0    |    0    |    38   |
|          |     ret_V_fu_390     |    0    |    0    |    47   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln126_fu_183  |    0    |    0    |    13   |
|   icmp   |   icmp_ln96_fu_231   |    0    |    0    |    11   |
|          |   icmp_ln104_fu_245  |    0    |    0    |    11   |
|          |   icmp_ln132_fu_251  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |     idx_2_fu_279     |    0    |    0    |    7    |
|  select  |     idx_3_fu_287     |    0    |    0    |    7    |
|          |    p_Val2_1_fu_339   |    0    |    0    |    9    |
|          |    p_Val2_3_fu_358   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln104_fu_275   |    0    |    0    |    6    |
|    and   |   and_ln100_fu_316   |    0    |    0    |    6    |
|          |    and_ln96_fu_327   |    0    |    0    |    6    |
|          |    and_ln60_fu_347   |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln100_fu_306   |    0    |    0    |    6    |
|          |    xor_ln96_fu_311   |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln104_fu_322   |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln128_fu_201  |    0    |    0    |    0    |
|   zext   |   zext_ln105_fu_266  |    0    |    0    |    0    |
|          |  zext_ln1265_fu_294  |    0    |    0    |    0    |
|          |   zext_ln130_fu_300  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      idx_fu_211      |    0    |    0    |    0    |
|          |       n_fu_221       |    0    |    0    |    0    |
|partselect|    trunc_ln_fu_257   |    0    |    0    |    0    |
|          |     real_V_fu_396    |    0    |    0    |    0    |
|          |     imag_V_fu_424    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_237      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1118_fu_366  |    0    |    0    |    0    |
|   sext   | sext_ln1118_1_fu_369 |    0    |    0    |    0    |
|          | sext_ln1118_2_fu_372 |    0    |    0    |    0    |
|          | sext_ln1118_3_fu_375 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    12   |    0    |   506   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln128_reg_454  |   31   |
|   and_ln104_reg_491  |    1   |
| ary_i_V_addr_reg_519 |   16   |
| ary_i_V_load_reg_539 |   32   |
| ary_r_V_addr_reg_509 |   16   |
| ary_r_V_load_reg_529 |   32   |
|cos_table_addr_reg_496|    7   |
|  icmp_ln104_reg_482  |    1   |
|  icmp_ln132_reg_487  |    1   |
|   icmp_ln96_reg_469  |    1   |
|      idx_reg_464     |    6   |
|    imag_V_reg_550    |   32   |
|      m_0_reg_160     |   16   |
|       m_reg_449      |   16   |
|   mul_ln128_reg_459  |   63   |
|   p_Val2_1_reg_524   |    9   |
|   p_Val2_3_reg_534   |    9   |
|    phi_mul_reg_172   |   31   |
|    real_V_reg_544    |   32   |
|sin_table_addr_reg_514|    7   |
|      tmp_reg_475     |    1   |
|  zext_ln130_reg_501  |   64   |
+----------------------+--------+
|         Total        |   424  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_86 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_125 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_138 |  p1  |   2  |  32  |   64   ||    9    |
|    m_0_reg_160    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   316  ||  9.549  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   506  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   81   |
|  Register |    -   |    -   |   424  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    9   |   424  |   587  |
+-----------+--------+--------+--------+--------+
