

================================================================
== Vitis HLS Report for 'get_acceptanceCorners'
================================================================
* Date:           Tue Jul 30 23:06:34 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.059 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       25|  0.240 us|  0.250 us|   24|   25|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_acceptanceCorners_minMaxFinding  |        8|        8|         3|          2|          1|     4|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      398|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      401|    -|
|Register             |        -|     -|      325|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      325|      799|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_349_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln886_2_fu_417_p2       |         +|   0|  0|  14|           7|           2|
    |add_ln886_fu_407_p2         |         +|   0|  0|  14|           7|           2|
    |sub_ln878_fu_385_p2         |         -|   0|  0|  14|           7|           7|
    |icmp_ln248_fu_355_p2        |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln874_1_fu_489_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_2_fu_495_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_3_fu_501_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_fu_483_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_1_fu_441_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_2_fu_513_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_fu_427_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_3_fu_469_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_4_fu_507_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_fu_455_p2        |      icmp|   0|  0|  20|          32|          32|
    |or_ln878_fu_396_p2          |        or|   0|  0|   7|           7|           1|
    |a_corner_min_V_1_fu_433_p3  |    select|   0|  0|  32|           1|          32|
    |b_corner_min_V_2_fu_447_p3  |    select|   0|  0|  32|           1|          32|
    |c_corner_max_V_1_fu_461_p3  |    select|   0|  0|  32|           1|          32|
    |d_corner_max_V_2_fu_475_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 398|         359|         467|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |a_corner_min_V_reg_322          |   9|          2|   32|         64|
    |ap_NS_fsm                       |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_275_p4      |   9|          2|    3|          6|
    |arrayidx1756319_load_0_reg_335  |   9|          2|   32|         64|
    |b_corner_min_V_reg_308          |   9|          2|   32|         64|
    |c_corner_max_V_reg_295          |   9|          2|   32|         64|
    |d_corner_max_V_reg_282          |   9|          2|   32|         64|
    |i_reg_271                       |   9|          2|    3|          6|
    |wp_parameters_address0          |  65|         15|    7|        105|
    |wp_parameters_address1          |  81|         17|    7|        119|
    |wp_parameters_d0                |  49|          9|   32|        288|
    |wp_parameters_d1                |  37|          7|   32|        224|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 401|         84|  246|       1090|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_corner_min_V_1_reg_648        |  32|   0|   32|          0|
    |a_corner_min_V_reg_322          |  32|   0|   32|          0|
    |add_ln248_reg_613               |   3|   0|    3|          0|
    |ap_CS_fsm                       |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |arrayidx1756319_load_0_reg_335  |  32|   0|   32|          0|
    |b_corner_min_V_2_reg_653        |  32|   0|   32|          0|
    |b_corner_min_V_reg_308          |  32|   0|   32|          0|
    |c_corner_max_V_reg_295          |  32|   0|   32|          0|
    |d_corner_max_V_reg_282          |  32|   0|   32|          0|
    |i_reg_271                       |   3|   0|    3|          0|
    |icmp_ln248_reg_618              |   1|   0|    1|          0|
    |icmp_ln874_reg_679              |   1|   0|    1|          0|
    |icmp_ln878_2_reg_696            |   1|   0|    1|          0|
    |icmp_ln886_4_reg_692            |   1|   0|    1|          0|
    |sub_ln878_reg_622               |   6|   0|    7|          1|
    |wp_parameters_load_1_reg_674    |  32|   0|   32|          0|
    |wp_parameters_load_reg_668      |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 325|   0|  326|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|wp_parameters_address0  |  out|    7|   ap_memory|          wp_parameters|         array|
|wp_parameters_ce0       |  out|    1|   ap_memory|          wp_parameters|         array|
|wp_parameters_we0       |  out|    1|   ap_memory|          wp_parameters|         array|
|wp_parameters_d0        |  out|   32|   ap_memory|          wp_parameters|         array|
|wp_parameters_q0        |   in|   32|   ap_memory|          wp_parameters|         array|
|wp_parameters_address1  |  out|    7|   ap_memory|          wp_parameters|         array|
|wp_parameters_ce1       |  out|    1|   ap_memory|          wp_parameters|         array|
|wp_parameters_we1       |  out|    1|   ap_memory|          wp_parameters|         array|
|wp_parameters_d1        |  out|   32|   ap_memory|          wp_parameters|         array|
|wp_parameters_q1        |   in|   32|   ap_memory|          wp_parameters|         array|
+------------------------+-----+-----+------------+-----------------------+--------------+

