   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"QS_timer.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_EnableIRQ:
  23              	.LFB96:
  24              		.file 1 "../stm32f4xx/core_cm4.h"
   1:../stm32f4xx/core_cm4.h **** /**************************************************************************//**
   2:../stm32f4xx/core_cm4.h ****  * @file     core_cm4.h
   3:../stm32f4xx/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../stm32f4xx/core_cm4.h ****  * @version  V3.01
   5:../stm32f4xx/core_cm4.h ****  * @date     22. March 2012
   6:../stm32f4xx/core_cm4.h ****  *
   7:../stm32f4xx/core_cm4.h ****  * @note
   8:../stm32f4xx/core_cm4.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../stm32f4xx/core_cm4.h ****  *
  10:../stm32f4xx/core_cm4.h ****  * @par
  11:../stm32f4xx/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../stm32f4xx/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../stm32f4xx/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../stm32f4xx/core_cm4.h ****  *
  15:../stm32f4xx/core_cm4.h ****  * @par
  16:../stm32f4xx/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../stm32f4xx/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../stm32f4xx/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../stm32f4xx/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../stm32f4xx/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../stm32f4xx/core_cm4.h ****  *
  22:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  23:../stm32f4xx/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../stm32f4xx/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../stm32f4xx/core_cm4.h **** #endif
  26:../stm32f4xx/core_cm4.h **** 
  27:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
  28:../stm32f4xx/core_cm4.h ****  extern "C" {
  29:../stm32f4xx/core_cm4.h **** #endif
  30:../stm32f4xx/core_cm4.h **** 
  31:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../stm32f4xx/core_cm4.h **** 
  34:../stm32f4xx/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:../stm32f4xx/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:../stm32f4xx/core_cm4.h **** 
  37:../stm32f4xx/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:../stm32f4xx/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  39:../stm32f4xx/core_cm4.h **** 
  40:../stm32f4xx/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:../stm32f4xx/core_cm4.h ****      Unions are used for effective representation of core registers.
  42:../stm32f4xx/core_cm4.h **** 
  43:../stm32f4xx/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:../stm32f4xx/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  45:../stm32f4xx/core_cm4.h ****  */
  46:../stm32f4xx/core_cm4.h **** 
  47:../stm32f4xx/core_cm4.h **** 
  48:../stm32f4xx/core_cm4.h **** /*******************************************************************************
  49:../stm32f4xx/core_cm4.h ****  *                 CMSIS definitions
  50:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  51:../stm32f4xx/core_cm4.h **** /** \ingroup Cortex_M4
  52:../stm32f4xx/core_cm4.h ****   @{
  53:../stm32f4xx/core_cm4.h ****  */
  54:../stm32f4xx/core_cm4.h **** 
  55:../stm32f4xx/core_cm4.h **** /*  CMSIS CM4 definitions */
  56:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x01)                                   /*!< [15:0]  CMSIS HAL s
  58:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  59:../stm32f4xx/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:../stm32f4xx/core_cm4.h **** 
  61:../stm32f4xx/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  62:../stm32f4xx/core_cm4.h **** 
  63:../stm32f4xx/core_cm4.h **** 
  64:../stm32f4xx/core_cm4.h **** #if   defined ( __CC_ARM )
  65:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:../stm32f4xx/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  68:../stm32f4xx/core_cm4.h **** 
  69:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
  70:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  73:../stm32f4xx/core_cm4.h **** 
  74:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
  75:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  77:../stm32f4xx/core_cm4.h **** 
  78:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
  79:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  82:../stm32f4xx/core_cm4.h **** 
  83:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
  84:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  87:../stm32f4xx/core_cm4.h **** 
  88:../stm32f4xx/core_cm4.h **** #endif
  89:../stm32f4xx/core_cm4.h **** 
  90:../stm32f4xx/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
  91:../stm32f4xx/core_cm4.h **** */
  92:../stm32f4xx/core_cm4.h **** #if defined ( __CC_ARM )
  93:../stm32f4xx/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  94:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
  95:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
  96:../stm32f4xx/core_cm4.h ****     #else
  97:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  98:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
  99:../stm32f4xx/core_cm4.h ****     #endif
 100:../stm32f4xx/core_cm4.h ****   #else
 101:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 102:../stm32f4xx/core_cm4.h ****   #endif
 103:../stm32f4xx/core_cm4.h **** 
 104:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
 105:../stm32f4xx/core_cm4.h ****   #if defined __ARMVFP__
 106:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 107:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 108:../stm32f4xx/core_cm4.h ****     #else
 109:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 110:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 111:../stm32f4xx/core_cm4.h ****     #endif
 112:../stm32f4xx/core_cm4.h ****   #else
 113:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 114:../stm32f4xx/core_cm4.h ****   #endif
 115:../stm32f4xx/core_cm4.h **** 
 116:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
 117:../stm32f4xx/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 118:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 119:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 120:../stm32f4xx/core_cm4.h ****     #else
 121:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 122:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 123:../stm32f4xx/core_cm4.h ****     #endif
 124:../stm32f4xx/core_cm4.h ****   #else
 125:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 126:../stm32f4xx/core_cm4.h ****   #endif
 127:../stm32f4xx/core_cm4.h **** 
 128:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
 129:../stm32f4xx/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 130:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 131:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 132:../stm32f4xx/core_cm4.h ****     #else
 133:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 134:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 135:../stm32f4xx/core_cm4.h ****     #endif
 136:../stm32f4xx/core_cm4.h ****   #else
 137:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 138:../stm32f4xx/core_cm4.h ****   #endif
 139:../stm32f4xx/core_cm4.h **** 
 140:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
 141:../stm32f4xx/core_cm4.h ****   #if defined __FPU_VFP__
 142:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 143:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 144:../stm32f4xx/core_cm4.h ****     #else
 145:../stm32f4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 146:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 147:../stm32f4xx/core_cm4.h ****     #endif
 148:../stm32f4xx/core_cm4.h ****   #else
 149:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 150:../stm32f4xx/core_cm4.h ****   #endif
 151:../stm32f4xx/core_cm4.h **** #endif
 152:../stm32f4xx/core_cm4.h **** 
 153:../stm32f4xx/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 154:../stm32f4xx/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 155:../stm32f4xx/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 156:../stm32f4xx/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 157:../stm32f4xx/core_cm4.h **** 
 158:../stm32f4xx/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 159:../stm32f4xx/core_cm4.h **** 
 160:../stm32f4xx/core_cm4.h **** #ifndef __CMSIS_GENERIC
 161:../stm32f4xx/core_cm4.h **** 
 162:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 163:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 164:../stm32f4xx/core_cm4.h **** 
 165:../stm32f4xx/core_cm4.h **** /* check device defines and use defaults */
 166:../stm32f4xx/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 167:../stm32f4xx/core_cm4.h ****   #ifndef __CM4_REV
 168:../stm32f4xx/core_cm4.h ****     #define __CM4_REV               0x0000
 169:../stm32f4xx/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 170:../stm32f4xx/core_cm4.h ****   #endif
 171:../stm32f4xx/core_cm4.h **** 
 172:../stm32f4xx/core_cm4.h ****   #ifndef __FPU_PRESENT
 173:../stm32f4xx/core_cm4.h ****     #define __FPU_PRESENT             0
 174:../stm32f4xx/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 175:../stm32f4xx/core_cm4.h ****   #endif
 176:../stm32f4xx/core_cm4.h **** 
 177:../stm32f4xx/core_cm4.h ****   #ifndef __MPU_PRESENT
 178:../stm32f4xx/core_cm4.h ****     #define __MPU_PRESENT             0
 179:../stm32f4xx/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 180:../stm32f4xx/core_cm4.h ****   #endif
 181:../stm32f4xx/core_cm4.h **** 
 182:../stm32f4xx/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 183:../stm32f4xx/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 184:../stm32f4xx/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 185:../stm32f4xx/core_cm4.h ****   #endif
 186:../stm32f4xx/core_cm4.h **** 
 187:../stm32f4xx/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 188:../stm32f4xx/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 189:../stm32f4xx/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 190:../stm32f4xx/core_cm4.h ****   #endif
 191:../stm32f4xx/core_cm4.h **** #endif
 192:../stm32f4xx/core_cm4.h **** 
 193:../stm32f4xx/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 194:../stm32f4xx/core_cm4.h **** /**
 195:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 196:../stm32f4xx/core_cm4.h **** 
 197:../stm32f4xx/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 198:../stm32f4xx/core_cm4.h ****     \li to specify the access to peripheral variables.
 199:../stm32f4xx/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 200:../stm32f4xx/core_cm4.h **** */
 201:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
 202:../stm32f4xx/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 203:../stm32f4xx/core_cm4.h **** #else
 204:../stm32f4xx/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 205:../stm32f4xx/core_cm4.h **** #endif
 206:../stm32f4xx/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 207:../stm32f4xx/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 208:../stm32f4xx/core_cm4.h **** 
 209:../stm32f4xx/core_cm4.h **** /*@} end of group Cortex_M4 */
 210:../stm32f4xx/core_cm4.h **** 
 211:../stm32f4xx/core_cm4.h **** 
 212:../stm32f4xx/core_cm4.h **** 
 213:../stm32f4xx/core_cm4.h **** /*******************************************************************************
 214:../stm32f4xx/core_cm4.h ****  *                 Register Abstraction
 215:../stm32f4xx/core_cm4.h ****   Core Register contain:
 216:../stm32f4xx/core_cm4.h ****   - Core Register
 217:../stm32f4xx/core_cm4.h ****   - Core NVIC Register
 218:../stm32f4xx/core_cm4.h ****   - Core SCB Register
 219:../stm32f4xx/core_cm4.h ****   - Core SysTick Register
 220:../stm32f4xx/core_cm4.h ****   - Core Debug Register
 221:../stm32f4xx/core_cm4.h ****   - Core MPU Register
 222:../stm32f4xx/core_cm4.h ****   - Core FPU Register
 223:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
 224:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 225:../stm32f4xx/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 226:../stm32f4xx/core_cm4.h **** */
 227:../stm32f4xx/core_cm4.h **** 
 228:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 229:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 230:../stm32f4xx/core_cm4.h ****     \brief  Core Register type definitions.
 231:../stm32f4xx/core_cm4.h ****   @{
 232:../stm32f4xx/core_cm4.h ****  */
 233:../stm32f4xx/core_cm4.h **** 
 234:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 235:../stm32f4xx/core_cm4.h ****  */
 236:../stm32f4xx/core_cm4.h **** typedef union
 237:../stm32f4xx/core_cm4.h **** {
 238:../stm32f4xx/core_cm4.h ****   struct
 239:../stm32f4xx/core_cm4.h ****   {
 240:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 241:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 242:../stm32f4xx/core_cm4.h **** #else
 243:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 244:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 245:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 246:../stm32f4xx/core_cm4.h **** #endif
 247:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 248:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 249:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 250:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 251:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 252:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 253:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 254:../stm32f4xx/core_cm4.h **** } APSR_Type;
 255:../stm32f4xx/core_cm4.h **** 
 256:../stm32f4xx/core_cm4.h **** 
 257:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 258:../stm32f4xx/core_cm4.h ****  */
 259:../stm32f4xx/core_cm4.h **** typedef union
 260:../stm32f4xx/core_cm4.h **** {
 261:../stm32f4xx/core_cm4.h ****   struct
 262:../stm32f4xx/core_cm4.h ****   {
 263:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 264:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 265:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 266:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 267:../stm32f4xx/core_cm4.h **** } IPSR_Type;
 268:../stm32f4xx/core_cm4.h **** 
 269:../stm32f4xx/core_cm4.h **** 
 270:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 271:../stm32f4xx/core_cm4.h ****  */
 272:../stm32f4xx/core_cm4.h **** typedef union
 273:../stm32f4xx/core_cm4.h **** {
 274:../stm32f4xx/core_cm4.h ****   struct
 275:../stm32f4xx/core_cm4.h ****   {
 276:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 277:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 278:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 279:../stm32f4xx/core_cm4.h **** #else
 280:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 281:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 282:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 283:../stm32f4xx/core_cm4.h **** #endif
 284:../stm32f4xx/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 285:../stm32f4xx/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 286:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 287:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 288:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 289:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 290:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 291:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 292:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 293:../stm32f4xx/core_cm4.h **** } xPSR_Type;
 294:../stm32f4xx/core_cm4.h **** 
 295:../stm32f4xx/core_cm4.h **** 
 296:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 297:../stm32f4xx/core_cm4.h ****  */
 298:../stm32f4xx/core_cm4.h **** typedef union
 299:../stm32f4xx/core_cm4.h **** {
 300:../stm32f4xx/core_cm4.h ****   struct
 301:../stm32f4xx/core_cm4.h ****   {
 302:../stm32f4xx/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 303:../stm32f4xx/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 304:../stm32f4xx/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 305:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 306:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:../stm32f4xx/core_cm4.h **** } CONTROL_Type;
 309:../stm32f4xx/core_cm4.h **** 
 310:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CORE */
 311:../stm32f4xx/core_cm4.h **** 
 312:../stm32f4xx/core_cm4.h **** 
 313:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 314:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 315:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 316:../stm32f4xx/core_cm4.h ****   @{
 317:../stm32f4xx/core_cm4.h ****  */
 318:../stm32f4xx/core_cm4.h **** 
 319:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 320:../stm32f4xx/core_cm4.h ****  */
 321:../stm32f4xx/core_cm4.h **** typedef struct
 322:../stm32f4xx/core_cm4.h **** {
 323:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 324:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[24];
 325:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 326:../stm32f4xx/core_cm4.h ****        uint32_t RSERVED1[24];
 327:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 328:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[24];
 329:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 330:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[24];
 331:../stm32f4xx/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 332:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[56];
 333:../stm32f4xx/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 334:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[644];
 335:../stm32f4xx/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 336:../stm32f4xx/core_cm4.h **** }  NVIC_Type;
 337:../stm32f4xx/core_cm4.h **** 
 338:../stm32f4xx/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 339:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 340:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 341:../stm32f4xx/core_cm4.h **** 
 342:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 343:../stm32f4xx/core_cm4.h **** 
 344:../stm32f4xx/core_cm4.h **** 
 345:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 346:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 347:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 348:../stm32f4xx/core_cm4.h ****   @{
 349:../stm32f4xx/core_cm4.h ****  */
 350:../stm32f4xx/core_cm4.h **** 
 351:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 352:../stm32f4xx/core_cm4.h ****  */
 353:../stm32f4xx/core_cm4.h **** typedef struct
 354:../stm32f4xx/core_cm4.h **** {
 355:../stm32f4xx/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 356:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 357:../stm32f4xx/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 358:../stm32f4xx/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 359:../stm32f4xx/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 360:../stm32f4xx/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 361:../stm32f4xx/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 362:../stm32f4xx/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 363:../stm32f4xx/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 364:../stm32f4xx/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 365:../stm32f4xx/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 366:../stm32f4xx/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 367:../stm32f4xx/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 368:../stm32f4xx/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 369:../stm32f4xx/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 370:../stm32f4xx/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 371:../stm32f4xx/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 372:../stm32f4xx/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 373:../stm32f4xx/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 374:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[5];
 375:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 376:../stm32f4xx/core_cm4.h **** } SCB_Type;
 377:../stm32f4xx/core_cm4.h **** 
 378:../stm32f4xx/core_cm4.h **** /* SCB CPUID Register Definitions */
 379:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 380:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 381:../stm32f4xx/core_cm4.h **** 
 382:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 383:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 384:../stm32f4xx/core_cm4.h **** 
 385:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 386:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 387:../stm32f4xx/core_cm4.h **** 
 388:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 389:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 390:../stm32f4xx/core_cm4.h **** 
 391:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 392:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 393:../stm32f4xx/core_cm4.h **** 
 394:../stm32f4xx/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 395:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 396:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 397:../stm32f4xx/core_cm4.h **** 
 398:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 399:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 400:../stm32f4xx/core_cm4.h **** 
 401:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 402:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 403:../stm32f4xx/core_cm4.h **** 
 404:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 405:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 406:../stm32f4xx/core_cm4.h **** 
 407:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 408:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 409:../stm32f4xx/core_cm4.h **** 
 410:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 411:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 412:../stm32f4xx/core_cm4.h **** 
 413:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 414:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 415:../stm32f4xx/core_cm4.h **** 
 416:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 417:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 418:../stm32f4xx/core_cm4.h **** 
 419:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 420:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 421:../stm32f4xx/core_cm4.h **** 
 422:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 423:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 424:../stm32f4xx/core_cm4.h **** 
 425:../stm32f4xx/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 426:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 427:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 428:../stm32f4xx/core_cm4.h **** 
 429:../stm32f4xx/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 430:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 431:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 432:../stm32f4xx/core_cm4.h **** 
 433:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 434:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 435:../stm32f4xx/core_cm4.h **** 
 436:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 437:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 438:../stm32f4xx/core_cm4.h **** 
 439:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 440:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 441:../stm32f4xx/core_cm4.h **** 
 442:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 443:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 444:../stm32f4xx/core_cm4.h **** 
 445:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 446:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 447:../stm32f4xx/core_cm4.h **** 
 448:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 449:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 450:../stm32f4xx/core_cm4.h **** 
 451:../stm32f4xx/core_cm4.h **** /* SCB System Control Register Definitions */
 452:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 453:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 454:../stm32f4xx/core_cm4.h **** 
 455:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 456:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 457:../stm32f4xx/core_cm4.h **** 
 458:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 459:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 460:../stm32f4xx/core_cm4.h **** 
 461:../stm32f4xx/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 462:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 463:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 464:../stm32f4xx/core_cm4.h **** 
 465:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 466:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 467:../stm32f4xx/core_cm4.h **** 
 468:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 469:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 470:../stm32f4xx/core_cm4.h **** 
 471:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 472:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 473:../stm32f4xx/core_cm4.h **** 
 474:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 475:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 476:../stm32f4xx/core_cm4.h **** 
 477:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 478:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 479:../stm32f4xx/core_cm4.h **** 
 480:../stm32f4xx/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 481:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 482:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 483:../stm32f4xx/core_cm4.h **** 
 484:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 485:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 486:../stm32f4xx/core_cm4.h **** 
 487:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 488:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 489:../stm32f4xx/core_cm4.h **** 
 490:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 491:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 492:../stm32f4xx/core_cm4.h **** 
 493:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 494:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 495:../stm32f4xx/core_cm4.h **** 
 496:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 497:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 498:../stm32f4xx/core_cm4.h **** 
 499:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 500:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 501:../stm32f4xx/core_cm4.h **** 
 502:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 503:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 504:../stm32f4xx/core_cm4.h **** 
 505:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 506:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 507:../stm32f4xx/core_cm4.h **** 
 508:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 509:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 510:../stm32f4xx/core_cm4.h **** 
 511:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 512:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 513:../stm32f4xx/core_cm4.h **** 
 514:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 515:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 516:../stm32f4xx/core_cm4.h **** 
 517:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 518:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 519:../stm32f4xx/core_cm4.h **** 
 520:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 521:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 522:../stm32f4xx/core_cm4.h **** 
 523:../stm32f4xx/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 524:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 525:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 526:../stm32f4xx/core_cm4.h **** 
 527:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 528:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 529:../stm32f4xx/core_cm4.h **** 
 530:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 531:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 532:../stm32f4xx/core_cm4.h **** 
 533:../stm32f4xx/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 534:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 535:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 536:../stm32f4xx/core_cm4.h **** 
 537:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 538:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 539:../stm32f4xx/core_cm4.h **** 
 540:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 541:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 542:../stm32f4xx/core_cm4.h **** 
 543:../stm32f4xx/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 544:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 545:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 546:../stm32f4xx/core_cm4.h **** 
 547:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 548:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 549:../stm32f4xx/core_cm4.h **** 
 550:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 551:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 552:../stm32f4xx/core_cm4.h **** 
 553:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 554:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 555:../stm32f4xx/core_cm4.h **** 
 556:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 557:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 558:../stm32f4xx/core_cm4.h **** 
 559:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCB */
 560:../stm32f4xx/core_cm4.h **** 
 561:../stm32f4xx/core_cm4.h **** 
 562:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 563:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 564:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 565:../stm32f4xx/core_cm4.h ****   @{
 566:../stm32f4xx/core_cm4.h ****  */
 567:../stm32f4xx/core_cm4.h **** 
 568:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 569:../stm32f4xx/core_cm4.h ****  */
 570:../stm32f4xx/core_cm4.h **** typedef struct
 571:../stm32f4xx/core_cm4.h **** {
 572:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 573:../stm32f4xx/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 574:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 575:../stm32f4xx/core_cm4.h **** } SCnSCB_Type;
 576:../stm32f4xx/core_cm4.h **** 
 577:../stm32f4xx/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 578:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 579:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 580:../stm32f4xx/core_cm4.h **** 
 581:../stm32f4xx/core_cm4.h **** /* Auxiliary Control Register Definitions */
 582:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 583:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 584:../stm32f4xx/core_cm4.h **** 
 585:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 586:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 587:../stm32f4xx/core_cm4.h **** 
 588:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 589:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 590:../stm32f4xx/core_cm4.h **** 
 591:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 592:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 593:../stm32f4xx/core_cm4.h **** 
 594:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 595:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 596:../stm32f4xx/core_cm4.h **** 
 597:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 598:../stm32f4xx/core_cm4.h **** 
 599:../stm32f4xx/core_cm4.h **** 
 600:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 601:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 602:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 603:../stm32f4xx/core_cm4.h ****   @{
 604:../stm32f4xx/core_cm4.h ****  */
 605:../stm32f4xx/core_cm4.h **** 
 606:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 607:../stm32f4xx/core_cm4.h ****  */
 608:../stm32f4xx/core_cm4.h **** typedef struct
 609:../stm32f4xx/core_cm4.h **** {
 610:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 611:../stm32f4xx/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 612:../stm32f4xx/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 613:../stm32f4xx/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 614:../stm32f4xx/core_cm4.h **** } SysTick_Type;
 615:../stm32f4xx/core_cm4.h **** 
 616:../stm32f4xx/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 617:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 618:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 619:../stm32f4xx/core_cm4.h **** 
 620:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 621:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 622:../stm32f4xx/core_cm4.h **** 
 623:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 624:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 625:../stm32f4xx/core_cm4.h **** 
 626:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 627:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 628:../stm32f4xx/core_cm4.h **** 
 629:../stm32f4xx/core_cm4.h **** /* SysTick Reload Register Definitions */
 630:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 631:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 632:../stm32f4xx/core_cm4.h **** 
 633:../stm32f4xx/core_cm4.h **** /* SysTick Current Register Definitions */
 634:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 635:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 636:../stm32f4xx/core_cm4.h **** 
 637:../stm32f4xx/core_cm4.h **** /* SysTick Calibration Register Definitions */
 638:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 639:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 640:../stm32f4xx/core_cm4.h **** 
 641:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 642:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 643:../stm32f4xx/core_cm4.h **** 
 644:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 645:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 646:../stm32f4xx/core_cm4.h **** 
 647:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 648:../stm32f4xx/core_cm4.h **** 
 649:../stm32f4xx/core_cm4.h **** 
 650:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 651:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 652:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 653:../stm32f4xx/core_cm4.h ****   @{
 654:../stm32f4xx/core_cm4.h ****  */
 655:../stm32f4xx/core_cm4.h **** 
 656:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 657:../stm32f4xx/core_cm4.h ****  */
 658:../stm32f4xx/core_cm4.h **** typedef struct
 659:../stm32f4xx/core_cm4.h **** {
 660:../stm32f4xx/core_cm4.h ****   __O  union
 661:../stm32f4xx/core_cm4.h ****   {
 662:../stm32f4xx/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 663:../stm32f4xx/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 664:../stm32f4xx/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 665:../stm32f4xx/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 666:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[864];
 667:../stm32f4xx/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 668:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[15];
 669:../stm32f4xx/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 670:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[15];
 671:../stm32f4xx/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 672:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[29];                                  
 673:../stm32f4xx/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 674:../stm32f4xx/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 675:../stm32f4xx/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 676:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[43];                                  
 677:../stm32f4xx/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 678:../stm32f4xx/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 679:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[6];                                   
 680:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 681:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 682:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 683:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 684:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 685:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 686:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 687:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 688:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 689:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 690:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 691:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 692:../stm32f4xx/core_cm4.h **** } ITM_Type;
 693:../stm32f4xx/core_cm4.h **** 
 694:../stm32f4xx/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 695:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 696:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 697:../stm32f4xx/core_cm4.h **** 
 698:../stm32f4xx/core_cm4.h **** /* ITM Trace Control Register Definitions */
 699:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 700:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 701:../stm32f4xx/core_cm4.h **** 
 702:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 703:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 704:../stm32f4xx/core_cm4.h **** 
 705:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 706:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 707:../stm32f4xx/core_cm4.h **** 
 708:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 709:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 710:../stm32f4xx/core_cm4.h **** 
 711:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 712:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 713:../stm32f4xx/core_cm4.h **** 
 714:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 715:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 716:../stm32f4xx/core_cm4.h **** 
 717:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 718:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 719:../stm32f4xx/core_cm4.h **** 
 720:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 721:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 722:../stm32f4xx/core_cm4.h **** 
 723:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 724:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 725:../stm32f4xx/core_cm4.h **** 
 726:../stm32f4xx/core_cm4.h **** /* ITM Integration Write Register Definitions */
 727:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 728:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 729:../stm32f4xx/core_cm4.h **** 
 730:../stm32f4xx/core_cm4.h **** /* ITM Integration Read Register Definitions */
 731:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 732:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 733:../stm32f4xx/core_cm4.h **** 
 734:../stm32f4xx/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 735:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 736:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 737:../stm32f4xx/core_cm4.h **** 
 738:../stm32f4xx/core_cm4.h **** /* ITM Lock Status Register Definitions */
 739:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 740:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 741:../stm32f4xx/core_cm4.h **** 
 742:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 743:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 744:../stm32f4xx/core_cm4.h **** 
 745:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 746:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 747:../stm32f4xx/core_cm4.h **** 
 748:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 749:../stm32f4xx/core_cm4.h **** 
 750:../stm32f4xx/core_cm4.h **** 
 751:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 752:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 753:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 754:../stm32f4xx/core_cm4.h ****   @{
 755:../stm32f4xx/core_cm4.h ****  */
 756:../stm32f4xx/core_cm4.h **** 
 757:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 758:../stm32f4xx/core_cm4.h ****  */
 759:../stm32f4xx/core_cm4.h **** typedef struct
 760:../stm32f4xx/core_cm4.h **** {
 761:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 762:../stm32f4xx/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 763:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 764:../stm32f4xx/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 765:../stm32f4xx/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 766:../stm32f4xx/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 767:../stm32f4xx/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 768:../stm32f4xx/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 769:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 770:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 771:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 772:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 773:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 774:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 775:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 776:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[1];
 777:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 778:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 779:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 780:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[1];
 781:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 782:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 783:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 784:../stm32f4xx/core_cm4.h **** } DWT_Type;
 785:../stm32f4xx/core_cm4.h **** 
 786:../stm32f4xx/core_cm4.h **** /* DWT Control Register Definitions */
 787:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 788:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 789:../stm32f4xx/core_cm4.h **** 
 790:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 791:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 792:../stm32f4xx/core_cm4.h **** 
 793:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 794:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 795:../stm32f4xx/core_cm4.h **** 
 796:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 797:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 798:../stm32f4xx/core_cm4.h **** 
 799:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 800:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 801:../stm32f4xx/core_cm4.h **** 
 802:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 803:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 804:../stm32f4xx/core_cm4.h **** 
 805:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 806:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 807:../stm32f4xx/core_cm4.h **** 
 808:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 809:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 810:../stm32f4xx/core_cm4.h **** 
 811:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 812:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 813:../stm32f4xx/core_cm4.h **** 
 814:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 815:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 816:../stm32f4xx/core_cm4.h **** 
 817:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 818:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 819:../stm32f4xx/core_cm4.h **** 
 820:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 821:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 822:../stm32f4xx/core_cm4.h **** 
 823:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 824:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 825:../stm32f4xx/core_cm4.h **** 
 826:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 827:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 828:../stm32f4xx/core_cm4.h **** 
 829:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 830:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 831:../stm32f4xx/core_cm4.h **** 
 832:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 833:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 834:../stm32f4xx/core_cm4.h **** 
 835:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 836:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 837:../stm32f4xx/core_cm4.h **** 
 838:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 839:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 840:../stm32f4xx/core_cm4.h **** 
 841:../stm32f4xx/core_cm4.h **** /* DWT CPI Count Register Definitions */
 842:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 843:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 844:../stm32f4xx/core_cm4.h **** 
 845:../stm32f4xx/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 846:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 847:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 848:../stm32f4xx/core_cm4.h **** 
 849:../stm32f4xx/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 850:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 851:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 852:../stm32f4xx/core_cm4.h **** 
 853:../stm32f4xx/core_cm4.h **** /* DWT LSU Count Register Definitions */
 854:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 855:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 856:../stm32f4xx/core_cm4.h **** 
 857:../stm32f4xx/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 858:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 859:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 860:../stm32f4xx/core_cm4.h **** 
 861:../stm32f4xx/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 862:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 863:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 864:../stm32f4xx/core_cm4.h **** 
 865:../stm32f4xx/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 866:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 867:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 868:../stm32f4xx/core_cm4.h **** 
 869:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 870:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 871:../stm32f4xx/core_cm4.h **** 
 872:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 873:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 874:../stm32f4xx/core_cm4.h **** 
 875:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 876:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 877:../stm32f4xx/core_cm4.h **** 
 878:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 879:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 880:../stm32f4xx/core_cm4.h **** 
 881:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 882:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 883:../stm32f4xx/core_cm4.h **** 
 884:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 885:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 886:../stm32f4xx/core_cm4.h **** 
 887:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 888:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 889:../stm32f4xx/core_cm4.h **** 
 890:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 891:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 892:../stm32f4xx/core_cm4.h **** 
 893:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 894:../stm32f4xx/core_cm4.h **** 
 895:../stm32f4xx/core_cm4.h **** 
 896:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 897:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 898:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 899:../stm32f4xx/core_cm4.h ****   @{
 900:../stm32f4xx/core_cm4.h ****  */
 901:../stm32f4xx/core_cm4.h **** 
 902:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 903:../stm32f4xx/core_cm4.h ****  */
 904:../stm32f4xx/core_cm4.h **** typedef struct
 905:../stm32f4xx/core_cm4.h **** {
 906:../stm32f4xx/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 907:../stm32f4xx/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 908:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[2];
 909:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 910:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[55];
 911:../stm32f4xx/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 912:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[131];
 913:../stm32f4xx/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 914:../stm32f4xx/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 915:../stm32f4xx/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 916:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[759];
 917:../stm32f4xx/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 918:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 919:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 920:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[1];
 921:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 922:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 923:../stm32f4xx/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 924:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[39];
 925:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 926:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 927:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED7[8];
 928:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 929:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 930:../stm32f4xx/core_cm4.h **** } TPI_Type;
 931:../stm32f4xx/core_cm4.h **** 
 932:../stm32f4xx/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 933:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 934:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 935:../stm32f4xx/core_cm4.h **** 
 936:../stm32f4xx/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 937:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 938:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 939:../stm32f4xx/core_cm4.h **** 
 940:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 941:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 942:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 943:../stm32f4xx/core_cm4.h **** 
 944:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 945:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 946:../stm32f4xx/core_cm4.h **** 
 947:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 948:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 949:../stm32f4xx/core_cm4.h **** 
 950:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 951:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 952:../stm32f4xx/core_cm4.h **** 
 953:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 954:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 955:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 956:../stm32f4xx/core_cm4.h **** 
 957:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 958:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 959:../stm32f4xx/core_cm4.h **** 
 960:../stm32f4xx/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 961:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 962:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 963:../stm32f4xx/core_cm4.h **** 
 964:../stm32f4xx/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 965:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 966:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 967:../stm32f4xx/core_cm4.h **** 
 968:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 969:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 970:../stm32f4xx/core_cm4.h **** 
 971:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 972:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 973:../stm32f4xx/core_cm4.h **** 
 974:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 975:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 976:../stm32f4xx/core_cm4.h **** 
 977:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 978:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 979:../stm32f4xx/core_cm4.h **** 
 980:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 981:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 982:../stm32f4xx/core_cm4.h **** 
 983:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 984:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 985:../stm32f4xx/core_cm4.h **** 
 986:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
 987:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 988:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 989:../stm32f4xx/core_cm4.h **** 
 990:../stm32f4xx/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 991:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 992:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 993:../stm32f4xx/core_cm4.h **** 
 994:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 995:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 996:../stm32f4xx/core_cm4.h **** 
 997:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 998:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 999:../stm32f4xx/core_cm4.h **** 
1000:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1001:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1002:../stm32f4xx/core_cm4.h **** 
1003:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1004:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1005:../stm32f4xx/core_cm4.h **** 
1006:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1007:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1008:../stm32f4xx/core_cm4.h **** 
1009:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1010:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1011:../stm32f4xx/core_cm4.h **** 
1012:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1013:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1014:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1015:../stm32f4xx/core_cm4.h **** 
1016:../stm32f4xx/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1017:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1018:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1019:../stm32f4xx/core_cm4.h **** 
1020:../stm32f4xx/core_cm4.h **** /* TPI DEVID Register Definitions */
1021:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1022:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1023:../stm32f4xx/core_cm4.h **** 
1024:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1025:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1026:../stm32f4xx/core_cm4.h **** 
1027:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1028:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1029:../stm32f4xx/core_cm4.h **** 
1030:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1031:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1032:../stm32f4xx/core_cm4.h **** 
1033:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1034:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1035:../stm32f4xx/core_cm4.h **** 
1036:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1037:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1038:../stm32f4xx/core_cm4.h **** 
1039:../stm32f4xx/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1040:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1041:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1042:../stm32f4xx/core_cm4.h **** 
1043:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1044:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1045:../stm32f4xx/core_cm4.h **** 
1046:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1047:../stm32f4xx/core_cm4.h **** 
1048:../stm32f4xx/core_cm4.h **** 
1049:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1050:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1051:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1052:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1053:../stm32f4xx/core_cm4.h ****   @{
1054:../stm32f4xx/core_cm4.h ****  */
1055:../stm32f4xx/core_cm4.h **** 
1056:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1057:../stm32f4xx/core_cm4.h ****  */
1058:../stm32f4xx/core_cm4.h **** typedef struct
1059:../stm32f4xx/core_cm4.h **** {
1060:../stm32f4xx/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1061:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1062:../stm32f4xx/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1063:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1064:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1065:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1066:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1067:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1068:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1069:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1070:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1071:../stm32f4xx/core_cm4.h **** } MPU_Type;
1072:../stm32f4xx/core_cm4.h **** 
1073:../stm32f4xx/core_cm4.h **** /* MPU Type Register */
1074:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1075:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1076:../stm32f4xx/core_cm4.h **** 
1077:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1078:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1079:../stm32f4xx/core_cm4.h **** 
1080:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1081:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1082:../stm32f4xx/core_cm4.h **** 
1083:../stm32f4xx/core_cm4.h **** /* MPU Control Register */
1084:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1085:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1086:../stm32f4xx/core_cm4.h **** 
1087:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1088:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1089:../stm32f4xx/core_cm4.h **** 
1090:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1091:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1092:../stm32f4xx/core_cm4.h **** 
1093:../stm32f4xx/core_cm4.h **** /* MPU Region Number Register */
1094:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1095:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1096:../stm32f4xx/core_cm4.h **** 
1097:../stm32f4xx/core_cm4.h **** /* MPU Region Base Address Register */
1098:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1099:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1100:../stm32f4xx/core_cm4.h **** 
1101:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1102:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1103:../stm32f4xx/core_cm4.h **** 
1104:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1105:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1106:../stm32f4xx/core_cm4.h **** 
1107:../stm32f4xx/core_cm4.h **** /* MPU Region Attribute and Size Register */
1108:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1109:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1110:../stm32f4xx/core_cm4.h **** 
1111:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1112:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1113:../stm32f4xx/core_cm4.h **** 
1114:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1115:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1116:../stm32f4xx/core_cm4.h **** 
1117:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1118:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1119:../stm32f4xx/core_cm4.h **** 
1120:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1121:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1122:../stm32f4xx/core_cm4.h **** 
1123:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1124:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1125:../stm32f4xx/core_cm4.h **** 
1126:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1127:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1128:../stm32f4xx/core_cm4.h **** 
1129:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1130:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1131:../stm32f4xx/core_cm4.h **** 
1132:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1133:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1134:../stm32f4xx/core_cm4.h **** 
1135:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1136:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1137:../stm32f4xx/core_cm4.h **** 
1138:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_MPU */
1139:../stm32f4xx/core_cm4.h **** #endif
1140:../stm32f4xx/core_cm4.h **** 
1141:../stm32f4xx/core_cm4.h **** 
1142:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1143:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1144:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1145:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1146:../stm32f4xx/core_cm4.h ****   @{
1147:../stm32f4xx/core_cm4.h ****  */
1148:../stm32f4xx/core_cm4.h **** 
1149:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1150:../stm32f4xx/core_cm4.h ****  */
1151:../stm32f4xx/core_cm4.h **** typedef struct
1152:../stm32f4xx/core_cm4.h **** {
1153:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
1154:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1155:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1156:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1157:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1158:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1159:../stm32f4xx/core_cm4.h **** } FPU_Type;
1160:../stm32f4xx/core_cm4.h **** 
1161:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Control Register */
1162:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1163:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1164:../stm32f4xx/core_cm4.h **** 
1165:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1166:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1167:../stm32f4xx/core_cm4.h **** 
1168:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1169:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1170:../stm32f4xx/core_cm4.h **** 
1171:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1172:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1173:../stm32f4xx/core_cm4.h **** 
1174:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1175:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1176:../stm32f4xx/core_cm4.h **** 
1177:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1178:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1179:../stm32f4xx/core_cm4.h **** 
1180:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1181:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1182:../stm32f4xx/core_cm4.h **** 
1183:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1184:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1185:../stm32f4xx/core_cm4.h **** 
1186:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1187:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1188:../stm32f4xx/core_cm4.h **** 
1189:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Address Register */
1190:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1191:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1192:../stm32f4xx/core_cm4.h **** 
1193:../stm32f4xx/core_cm4.h **** /* Floating-Point Default Status Control Register */
1194:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1195:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1196:../stm32f4xx/core_cm4.h **** 
1197:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1198:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1199:../stm32f4xx/core_cm4.h **** 
1200:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1201:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1202:../stm32f4xx/core_cm4.h **** 
1203:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1204:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1205:../stm32f4xx/core_cm4.h **** 
1206:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 0 */
1207:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1208:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1209:../stm32f4xx/core_cm4.h **** 
1210:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1211:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1212:../stm32f4xx/core_cm4.h **** 
1213:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1214:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1215:../stm32f4xx/core_cm4.h **** 
1216:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1217:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1218:../stm32f4xx/core_cm4.h **** 
1219:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1220:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1221:../stm32f4xx/core_cm4.h **** 
1222:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1223:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1224:../stm32f4xx/core_cm4.h **** 
1225:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1226:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1227:../stm32f4xx/core_cm4.h **** 
1228:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1229:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1230:../stm32f4xx/core_cm4.h **** 
1231:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 1 */
1232:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1233:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1234:../stm32f4xx/core_cm4.h **** 
1235:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1236:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1237:../stm32f4xx/core_cm4.h **** 
1238:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1239:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1240:../stm32f4xx/core_cm4.h **** 
1241:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1242:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1243:../stm32f4xx/core_cm4.h **** 
1244:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_FPU */
1245:../stm32f4xx/core_cm4.h **** #endif
1246:../stm32f4xx/core_cm4.h **** 
1247:../stm32f4xx/core_cm4.h **** 
1248:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1249:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1250:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1251:../stm32f4xx/core_cm4.h ****   @{
1252:../stm32f4xx/core_cm4.h ****  */
1253:../stm32f4xx/core_cm4.h **** 
1254:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1255:../stm32f4xx/core_cm4.h ****  */
1256:../stm32f4xx/core_cm4.h **** typedef struct
1257:../stm32f4xx/core_cm4.h **** {
1258:../stm32f4xx/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1259:../stm32f4xx/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1260:../stm32f4xx/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1261:../stm32f4xx/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1262:../stm32f4xx/core_cm4.h **** } CoreDebug_Type;
1263:../stm32f4xx/core_cm4.h **** 
1264:../stm32f4xx/core_cm4.h **** /* Debug Halting Control and Status Register */
1265:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1266:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1267:../stm32f4xx/core_cm4.h **** 
1268:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1269:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1270:../stm32f4xx/core_cm4.h **** 
1271:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1272:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1273:../stm32f4xx/core_cm4.h **** 
1274:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1275:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1276:../stm32f4xx/core_cm4.h **** 
1277:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1278:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1279:../stm32f4xx/core_cm4.h **** 
1280:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1281:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1282:../stm32f4xx/core_cm4.h **** 
1283:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1284:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1285:../stm32f4xx/core_cm4.h **** 
1286:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1287:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1288:../stm32f4xx/core_cm4.h **** 
1289:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1290:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1291:../stm32f4xx/core_cm4.h **** 
1292:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1293:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1294:../stm32f4xx/core_cm4.h **** 
1295:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1296:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1297:../stm32f4xx/core_cm4.h **** 
1298:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1299:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1300:../stm32f4xx/core_cm4.h **** 
1301:../stm32f4xx/core_cm4.h **** /* Debug Core Register Selector Register */
1302:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1303:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1304:../stm32f4xx/core_cm4.h **** 
1305:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1306:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1307:../stm32f4xx/core_cm4.h **** 
1308:../stm32f4xx/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1309:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1310:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1311:../stm32f4xx/core_cm4.h **** 
1312:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1313:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1314:../stm32f4xx/core_cm4.h **** 
1315:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1316:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1317:../stm32f4xx/core_cm4.h **** 
1318:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1319:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1320:../stm32f4xx/core_cm4.h **** 
1321:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1322:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1323:../stm32f4xx/core_cm4.h **** 
1324:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1325:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1326:../stm32f4xx/core_cm4.h **** 
1327:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1328:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1329:../stm32f4xx/core_cm4.h **** 
1330:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1331:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1332:../stm32f4xx/core_cm4.h **** 
1333:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1334:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1335:../stm32f4xx/core_cm4.h **** 
1336:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1337:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1338:../stm32f4xx/core_cm4.h **** 
1339:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1340:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1341:../stm32f4xx/core_cm4.h **** 
1342:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1343:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1344:../stm32f4xx/core_cm4.h **** 
1345:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1346:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1347:../stm32f4xx/core_cm4.h **** 
1348:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1349:../stm32f4xx/core_cm4.h **** 
1350:../stm32f4xx/core_cm4.h **** 
1351:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
1352:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1353:../stm32f4xx/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1354:../stm32f4xx/core_cm4.h ****   @{
1355:../stm32f4xx/core_cm4.h ****  */
1356:../stm32f4xx/core_cm4.h **** 
1357:../stm32f4xx/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1358:../stm32f4xx/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1359:../stm32f4xx/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1360:../stm32f4xx/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1361:../stm32f4xx/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1362:../stm32f4xx/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1363:../stm32f4xx/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1364:../stm32f4xx/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1365:../stm32f4xx/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1366:../stm32f4xx/core_cm4.h **** 
1367:../stm32f4xx/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1368:../stm32f4xx/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1369:../stm32f4xx/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1370:../stm32f4xx/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1371:../stm32f4xx/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1372:../stm32f4xx/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1373:../stm32f4xx/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1374:../stm32f4xx/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1375:../stm32f4xx/core_cm4.h **** 
1376:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1377:../stm32f4xx/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1378:../stm32f4xx/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1379:../stm32f4xx/core_cm4.h **** #endif
1380:../stm32f4xx/core_cm4.h **** 
1381:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1382:../stm32f4xx/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1383:../stm32f4xx/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1384:../stm32f4xx/core_cm4.h **** #endif
1385:../stm32f4xx/core_cm4.h **** 
1386:../stm32f4xx/core_cm4.h **** /*@} */
1387:../stm32f4xx/core_cm4.h **** 
1388:../stm32f4xx/core_cm4.h **** 
1389:../stm32f4xx/core_cm4.h **** 
1390:../stm32f4xx/core_cm4.h **** /*******************************************************************************
1391:../stm32f4xx/core_cm4.h ****  *                Hardware Abstraction Layer
1392:../stm32f4xx/core_cm4.h ****   Core Function Interface contains:
1393:../stm32f4xx/core_cm4.h ****   - Core NVIC Functions
1394:../stm32f4xx/core_cm4.h ****   - Core SysTick Functions
1395:../stm32f4xx/core_cm4.h ****   - Core Debug Functions
1396:../stm32f4xx/core_cm4.h ****   - Core Register Access Functions
1397:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
1398:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1399:../stm32f4xx/core_cm4.h **** */
1400:../stm32f4xx/core_cm4.h **** 
1401:../stm32f4xx/core_cm4.h **** 
1402:../stm32f4xx/core_cm4.h **** 
1403:../stm32f4xx/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1404:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1405:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1406:../stm32f4xx/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1407:../stm32f4xx/core_cm4.h ****     @{
1408:../stm32f4xx/core_cm4.h ****  */
1409:../stm32f4xx/core_cm4.h **** 
1410:../stm32f4xx/core_cm4.h **** /** \brief  Set Priority Grouping
1411:../stm32f4xx/core_cm4.h **** 
1412:../stm32f4xx/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1413:../stm32f4xx/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1414:../stm32f4xx/core_cm4.h ****   Only values from 0..7 are used.
1415:../stm32f4xx/core_cm4.h ****   In case of a conflict between priority grouping and available
1416:../stm32f4xx/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1417:../stm32f4xx/core_cm4.h **** 
1418:../stm32f4xx/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1419:../stm32f4xx/core_cm4.h ****  */
1420:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1421:../stm32f4xx/core_cm4.h **** {
1422:../stm32f4xx/core_cm4.h ****   uint32_t reg_value;
1423:../stm32f4xx/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1424:../stm32f4xx/core_cm4.h **** 
1425:../stm32f4xx/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1426:../stm32f4xx/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1427:../stm32f4xx/core_cm4.h ****   reg_value  =  (reg_value                                 |
1428:../stm32f4xx/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1429:../stm32f4xx/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1430:../stm32f4xx/core_cm4.h ****   SCB->AIRCR =  reg_value;
1431:../stm32f4xx/core_cm4.h **** }
1432:../stm32f4xx/core_cm4.h **** 
1433:../stm32f4xx/core_cm4.h **** 
1434:../stm32f4xx/core_cm4.h **** /** \brief  Get Priority Grouping
1435:../stm32f4xx/core_cm4.h **** 
1436:../stm32f4xx/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1437:../stm32f4xx/core_cm4.h **** 
1438:../stm32f4xx/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1439:../stm32f4xx/core_cm4.h ****  */
1440:../stm32f4xx/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1441:../stm32f4xx/core_cm4.h **** {
1442:../stm32f4xx/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1443:../stm32f4xx/core_cm4.h **** }
1444:../stm32f4xx/core_cm4.h **** 
1445:../stm32f4xx/core_cm4.h **** 
1446:../stm32f4xx/core_cm4.h **** /** \brief  Enable External Interrupt
1447:../stm32f4xx/core_cm4.h **** 
1448:../stm32f4xx/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1449:../stm32f4xx/core_cm4.h **** 
1450:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:../stm32f4xx/core_cm4.h ****  */
1452:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:../stm32f4xx/core_cm4.h **** {
  25              		.loc 1 1453 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1454:../stm32f4xx/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1455:../stm32f4xx/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  42              		.loc 1 1455 0
  43 000a 4FF46143 		mov	r3, #57600
  44 000e CEF20003 		movt	r3, 57344
  45 0012 97F90720 		ldrsb	r2, [r7, #7]
  46 0016 4FEA5212 		lsr	r2, r2, #5
  47 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  48 001c 01F01F01 		and	r1, r1, #31
  49 0020 4FF00100 		mov	r0, #1
  50 0024 00FA01F1 		lsl	r1, r0, r1
  51 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1456:../stm32f4xx/core_cm4.h **** }
  52              		.loc 1 1456 0
  53 002c 07F10C07 		add	r7, r7, #12
  54 0030 BD46     		mov	sp, r7
  55 0032 80BC     		pop	{r7}
  56 0034 7047     		bx	lr
  57              		.cfi_endproc
  58              	.LFE96:
  60 0036 00BF     		.align	2
  61              		.thumb
  62              		.thumb_func
  64              	NVIC_DisableIRQ:
  65              	.LFB97:
1457:../stm32f4xx/core_cm4.h **** 
1458:../stm32f4xx/core_cm4.h **** 
1459:../stm32f4xx/core_cm4.h **** /** \brief  Disable External Interrupt
1460:../stm32f4xx/core_cm4.h **** 
1461:../stm32f4xx/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1462:../stm32f4xx/core_cm4.h **** 
1463:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1464:../stm32f4xx/core_cm4.h ****  */
1465:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1466:../stm32f4xx/core_cm4.h **** {
  66              		.loc 1 1466 0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 8
  69              		@ frame_needed = 1, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71 0038 80B4     		push	{r7}
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 7, -4
  75 003a 83B0     		sub	sp, sp, #12
  76              	.LCFI4:
  77              		.cfi_def_cfa_offset 16
  78 003c 00AF     		add	r7, sp, #0
  79              	.LCFI5:
  80              		.cfi_def_cfa_register 7
  81 003e 0346     		mov	r3, r0
  82 0040 FB71     		strb	r3, [r7, #7]
1467:../stm32f4xx/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  83              		.loc 1 1467 0
  84 0042 4FF46143 		mov	r3, #57600
  85 0046 CEF20003 		movt	r3, 57344
  86 004a 97F90720 		ldrsb	r2, [r7, #7]
  87 004e 4FEA5212 		lsr	r2, r2, #5
  88 0052 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  89 0054 01F01F01 		and	r1, r1, #31
  90 0058 4FF00100 		mov	r0, #1
  91 005c 00FA01F1 		lsl	r1, r0, r1
  92 0060 02F12002 		add	r2, r2, #32
  93 0064 43F82210 		str	r1, [r3, r2, lsl #2]
1468:../stm32f4xx/core_cm4.h **** }
  94              		.loc 1 1468 0
  95 0068 07F10C07 		add	r7, r7, #12
  96 006c BD46     		mov	sp, r7
  97 006e 80BC     		pop	{r7}
  98 0070 7047     		bx	lr
  99              		.cfi_endproc
 100              	.LFE97:
 102 0072 00BF     		.align	2
 103              		.weak	_T1Interrupt
 104              		.thumb
 105              		.thumb_func
 107              	_T1Interrupt:
 108              	.LFB111:
 109              		.file 2 "../QS/QS_timer.c"
   1:../QS/QS_timer.c **** /*
   2:../QS/QS_timer.c ****  *  Club Robot ESEO 2009 - 2010
   3:../QS/QS_timer.c ****  *  Chomp
   4:../QS/QS_timer.c ****  *
   5:../QS/QS_timer.c ****  *  Fichier : QS_timer.c
   6:../QS/QS_timer.c ****  *  Package : Qualit Soft
   7:../QS/QS_timer.c ****  *  Description : Timers
   8:../QS/QS_timer.c ****  *  Auteur : Gwenn
   9:../QS/QS_timer.c ****  *  Version 20100424
  10:../QS/QS_timer.c ****  */
  11:../QS/QS_timer.c **** 
  12:../QS/QS_timer.c **** 
  13:../QS/QS_timer.c **** #include "QS_timer.h"
  14:../QS/QS_timer.c **** #include "stm32f4xx_tim.h"
  15:../QS/QS_timer.c **** 
  16:../QS/QS_timer.c **** #if TIMER_MS_PRESCALER <= 0 || TIMER_MS_PRESCALER > 65535
  17:../QS/QS_timer.c **** #error "TIMER_MS_PRESCALER is not > 0 or < 65536"
  18:../QS/QS_timer.c **** #endif
  19:../QS/QS_timer.c **** #if TIMER_US_PRESCALER <= 0 || TIMER_US_PRESCALER > 65535
  20:../QS/QS_timer.c **** #error "TIMER_US_PRESCALER is not > 0 or < 65536"
  21:../QS/QS_timer.c **** #endif
  22:../QS/QS_timer.c **** #if TIMER_PULSE_PER_MS <= 0
  23:../QS/QS_timer.c **** #error "TIMER_PULSE_PER_MS is <= 0"
  24:../QS/QS_timer.c **** #endif
  25:../QS/QS_timer.c **** #if TIMER_PULSE_PER_US <= 0
  26:../QS/QS_timer.c **** #error "TIMER_PULSE_PER_US is <= 0"
  27:../QS/QS_timer.c **** #endif
  28:../QS/QS_timer.c **** 
  29:../QS/QS_timer.c **** //Interruptions
  30:../QS/QS_timer.c **** __attribute__((weak)) void _T1Interrupt() {TIMER1_AckIT();}
 110              		.loc 2 30 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114 0074 80B5     		push	{r7, lr}
 115              	.LCFI6:
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 7, -8
 118              		.cfi_offset 14, -4
 119 0076 00AF     		add	r7, sp, #0
 120              	.LCFI7:
 121              		.cfi_def_cfa_register 7
 122              		.loc 2 30 0
 123 0078 4FF49040 		mov	r0, #18432
 124 007c C4F20100 		movt	r0, 16385
 125 0080 4FF00101 		mov	r1, #1
 126 0084 FFF7FEFF 		bl	TIM_ClearITPendingBit
 127 0088 80BD     		pop	{r7, pc}
 128              		.cfi_endproc
 129              	.LFE111:
 131 008a 00BF     		.align	2
 132              		.weak	_T2Interrupt
 133              		.thumb
 134              		.thumb_func
 136              	_T2Interrupt:
 137              	.LFB112:
  31:../QS/QS_timer.c **** __attribute__((weak)) void _T2Interrupt() {TIMER2_AckIT();}
 138              		.loc 2 31 0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 1, uses_anonymous_args = 0
 142 008c 80B5     		push	{r7, lr}
 143              	.LCFI8:
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 7, -8
 146              		.cfi_offset 14, -4
 147 008e 00AF     		add	r7, sp, #0
 148              	.LCFI9:
 149              		.cfi_def_cfa_register 7
 150              		.loc 2 31 0
 151 0090 4FF4C050 		mov	r0, #6144
 152 0094 C4F20000 		movt	r0, 16384
 153 0098 4FF00101 		mov	r1, #1
 154 009c FFF7FEFF 		bl	TIM_ClearITPendingBit
 155 00a0 80BD     		pop	{r7, pc}
 156              		.cfi_endproc
 157              	.LFE112:
 159 00a2 00BF     		.align	2
 160              		.weak	_T3Interrupt
 161              		.thumb
 162              		.thumb_func
 164              	_T3Interrupt:
 165              	.LFB113:
  32:../QS/QS_timer.c **** __attribute__((weak)) void _T3Interrupt() {TIMER3_AckIT();}
 166              		.loc 2 32 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 1, uses_anonymous_args = 0
 170 00a4 80B5     		push	{r7, lr}
 171              	.LCFI10:
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 7, -8
 174              		.cfi_offset 14, -4
 175 00a6 00AF     		add	r7, sp, #0
 176              	.LCFI11:
 177              		.cfi_def_cfa_register 7
 178              		.loc 2 32 0
 179 00a8 4FF4E050 		mov	r0, #7168
 180 00ac C4F20000 		movt	r0, 16384
 181 00b0 4FF00101 		mov	r1, #1
 182 00b4 FFF7FEFF 		bl	TIM_ClearITPendingBit
 183 00b8 80BD     		pop	{r7, pc}
 184              		.cfi_endproc
 185              	.LFE113:
 187 00ba 00BF     		.align	2
 188              		.weak	_T4Interrupt
 189              		.thumb
 190              		.thumb_func
 192              	_T4Interrupt:
 193              	.LFB114:
  33:../QS/QS_timer.c **** __attribute__((weak)) void _T4Interrupt() {TIMER4_AckIT();}
 194              		.loc 2 33 0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 1, uses_anonymous_args = 0
 198 00bc 80B5     		push	{r7, lr}
 199              	.LCFI12:
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 7, -8
 202              		.cfi_offset 14, -4
 203 00be 00AF     		add	r7, sp, #0
 204              	.LCFI13:
 205              		.cfi_def_cfa_register 7
 206              		.loc 2 33 0
 207 00c0 4FF40050 		mov	r0, #8192
 208 00c4 C4F20000 		movt	r0, 16384
 209 00c8 4FF00101 		mov	r1, #1
 210 00cc FFF7FEFF 		bl	TIM_ClearITPendingBit
 211 00d0 80BD     		pop	{r7, pc}
 212              		.cfi_endproc
 213              	.LFE114:
 215 00d2 00BF     		.align	2
 216              		.global	TIMER_init
 217              		.thumb
 218              		.thumb_func
 220              	TIMER_init:
 221              	.LFB115:
  34:../QS/QS_timer.c **** 
  35:../QS/QS_timer.c **** /* Configuation de l'ensemble du bloc timer */
  36:../QS/QS_timer.c **** void TIMER_init(void){
 222              		.loc 2 36 0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 16
 225              		@ frame_needed = 1, uses_anonymous_args = 0
 226 00d4 80B5     		push	{r7, lr}
 227              	.LCFI14:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 7, -8
 230              		.cfi_offset 14, -4
 231 00d6 84B0     		sub	sp, sp, #16
 232              	.LCFI15:
 233              		.cfi_def_cfa_offset 24
 234 00d8 00AF     		add	r7, sp, #0
 235              	.LCFI16:
 236              		.cfi_def_cfa_register 7
  37:../QS/QS_timer.c **** 	static bool_e initialized = FALSE;
  38:../QS/QS_timer.c **** 	if (initialized) return;
 237              		.loc 2 38 0
 238 00da 40F20003 		movw	r3, #:lower16:initialized.6084
 239 00de C0F20003 		movt	r3, #:upper16:initialized.6084
 240 00e2 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 241 00e4 002B     		cmp	r3, #0
 242 00e6 40F0DC80 		bne	.L7
  39:../QS/QS_timer.c **** 
  40:../QS/QS_timer.c **** 	/* Horloges */
  41:../QS/QS_timer.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM11, ENABLE);
 243              		.loc 2 41 0
 244 00ea 4FF48020 		mov	r0, #262144
 245 00ee 4FF00101 		mov	r1, #1
 246 00f2 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  42:../QS/QS_timer.c **** 	RCC_APB1PeriphClockCmd(
 247              		.loc 2 42 0
 248 00f6 4FF4E070 		mov	r0, #448
 249 00fa 4FF00101 		mov	r1, #1
 250 00fe FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  43:../QS/QS_timer.c **** 		  RCC_APB1Periph_TIM12
  44:../QS/QS_timer.c **** 		| RCC_APB1Periph_TIM13
  45:../QS/QS_timer.c **** 		| RCC_APB1Periph_TIM14, ENABLE);
  46:../QS/QS_timer.c **** 
  47:../QS/QS_timer.c **** 	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
  48:../QS/QS_timer.c **** 
  49:../QS/QS_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 251              		.loc 2 49 0
 252 0102 4FF00003 		mov	r3, #0
 253 0106 FB80     		strh	r3, [r7, #6]	@ movhi
  50:../QS/QS_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = 0xFFFF;	//Le moins rapide par dfaut
 254              		.loc 2 50 0
 255 0108 4FF6FF73 		movw	r3, #65535
 256 010c BB60     		str	r3, [r7, #8]
  51:../QS/QS_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = 0xFFFF;
 257              		.loc 2 51 0
 258 010e 4FF6FF73 		movw	r3, #65535
 259 0112 BB80     		strh	r3, [r7, #4]	@ movhi
  52:../QS/QS_timer.c **** 	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 260              		.loc 2 52 0
 261 0114 4FF00003 		mov	r3, #0
 262 0118 BB73     		strb	r3, [r7, #14]
  53:../QS/QS_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 263              		.loc 2 53 0
 264 011a 4FF00003 		mov	r3, #0
 265 011e BB81     		strh	r3, [r7, #12]	@ movhi
  54:../QS/QS_timer.c **** 
  55:../QS/QS_timer.c **** 	//On s'arrange pour que la clock sur TIM11 soit la mme que sur TIM12-14, voir manuel de rference
  56:../QS/QS_timer.c **** #if (PCLK2_FREQUENCY_HZ/PCLK1_FREQUENCY_HZ) != 1 && (PCLK2_FREQUENCY_HZ/PCLK1_FREQUENCY_HZ) != 2 &&
  57:../QS/QS_timer.c **** #error "Incorrect HCLK/PCLK1 ratio, must be 1, 2 or 4"
  58:../QS/QS_timer.c **** #endif
  59:../QS/QS_timer.c **** 
  60:../QS/QS_timer.c **** 	TIM_TimeBaseInit(TIM11, &TIM_TimeBaseStructure);
 266              		.loc 2 60 0
 267 0120 07F10403 		add	r3, r7, #4
 268 0124 4FF49040 		mov	r0, #18432
 269 0128 C4F20100 		movt	r0, 16385
 270 012c 1946     		mov	r1, r3
 271 012e FFF7FEFF 		bl	TIM_TimeBaseInit
  61:../QS/QS_timer.c **** 	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 272              		.loc 2 61 0
 273 0132 07F10403 		add	r3, r7, #4
 274 0136 4FF4C050 		mov	r0, #6144
 275 013a C4F20000 		movt	r0, 16384
 276 013e 1946     		mov	r1, r3
 277 0140 FFF7FEFF 		bl	TIM_TimeBaseInit
  62:../QS/QS_timer.c **** 	TIM_TimeBaseInit(TIM13, &TIM_TimeBaseStructure);
 278              		.loc 2 62 0
 279 0144 07F10403 		add	r3, r7, #4
 280 0148 4FF4E050 		mov	r0, #7168
 281 014c C4F20000 		movt	r0, 16384
 282 0150 1946     		mov	r1, r3
 283 0152 FFF7FEFF 		bl	TIM_TimeBaseInit
  63:../QS/QS_timer.c **** 	TIM_TimeBaseInit(TIM14, &TIM_TimeBaseStructure);
 284              		.loc 2 63 0
 285 0156 07F10403 		add	r3, r7, #4
 286 015a 4FF40050 		mov	r0, #8192
 287 015e C4F20000 		movt	r0, 16384
 288 0162 1946     		mov	r1, r3
 289 0164 FFF7FEFF 		bl	TIM_TimeBaseInit
  64:../QS/QS_timer.c **** 
  65:../QS/QS_timer.c **** 	TIM_UpdateRequestConfig(TIM11, TIM_UpdateSource_Regular);
 290              		.loc 2 65 0
 291 0168 4FF49040 		mov	r0, #18432
 292 016c C4F20100 		movt	r0, 16385
 293 0170 4FF00101 		mov	r1, #1
 294 0174 FFF7FEFF 		bl	TIM_UpdateRequestConfig
  66:../QS/QS_timer.c **** 	TIM_UpdateRequestConfig(TIM12, TIM_UpdateSource_Regular);
 295              		.loc 2 66 0
 296 0178 4FF4C050 		mov	r0, #6144
 297 017c C4F20000 		movt	r0, 16384
 298 0180 4FF00101 		mov	r1, #1
 299 0184 FFF7FEFF 		bl	TIM_UpdateRequestConfig
  67:../QS/QS_timer.c **** 	TIM_UpdateRequestConfig(TIM13, TIM_UpdateSource_Regular);
 300              		.loc 2 67 0
 301 0188 4FF4E050 		mov	r0, #7168
 302 018c C4F20000 		movt	r0, 16384
 303 0190 4FF00101 		mov	r1, #1
 304 0194 FFF7FEFF 		bl	TIM_UpdateRequestConfig
  68:../QS/QS_timer.c **** 	TIM_UpdateRequestConfig(TIM14, TIM_UpdateSource_Regular);
 305              		.loc 2 68 0
 306 0198 4FF40050 		mov	r0, #8192
 307 019c C4F20000 		movt	r0, 16384
 308 01a0 4FF00101 		mov	r1, #1
 309 01a4 FFF7FEFF 		bl	TIM_UpdateRequestConfig
  69:../QS/QS_timer.c **** 
  70:../QS/QS_timer.c **** 	TIM_ITConfig(TIM11, TIM_IT_Update, ENABLE);
 310              		.loc 2 70 0
 311 01a8 4FF49040 		mov	r0, #18432
 312 01ac C4F20100 		movt	r0, 16385
 313 01b0 4FF00101 		mov	r1, #1
 314 01b4 4FF00102 		mov	r2, #1
 315 01b8 FFF7FEFF 		bl	TIM_ITConfig
  71:../QS/QS_timer.c **** 	TIM_ITConfig(TIM12, TIM_IT_Update, ENABLE);
 316              		.loc 2 71 0
 317 01bc 4FF4C050 		mov	r0, #6144
 318 01c0 C4F20000 		movt	r0, 16384
 319 01c4 4FF00101 		mov	r1, #1
 320 01c8 4FF00102 		mov	r2, #1
 321 01cc FFF7FEFF 		bl	TIM_ITConfig
  72:../QS/QS_timer.c **** 	TIM_ITConfig(TIM13, TIM_IT_Update, ENABLE);
 322              		.loc 2 72 0
 323 01d0 4FF4E050 		mov	r0, #7168
 324 01d4 C4F20000 		movt	r0, 16384
 325 01d8 4FF00101 		mov	r1, #1
 326 01dc 4FF00102 		mov	r2, #1
 327 01e0 FFF7FEFF 		bl	TIM_ITConfig
  73:../QS/QS_timer.c **** 	TIM_ITConfig(TIM14, TIM_IT_Update, ENABLE);
 328              		.loc 2 73 0
 329 01e4 4FF40050 		mov	r0, #8192
 330 01e8 C4F20000 		movt	r0, 16384
 331 01ec 4FF00101 		mov	r1, #1
 332 01f0 4FF00102 		mov	r2, #1
 333 01f4 FFF7FEFF 		bl	TIM_ITConfig
  74:../QS/QS_timer.c **** 
  75:../QS/QS_timer.c **** 	TIM_ClearITPendingBit(TIM11, TIM_IT_Update);
 334              		.loc 2 75 0
 335 01f8 4FF49040 		mov	r0, #18432
 336 01fc C4F20100 		movt	r0, 16385
 337 0200 4FF00101 		mov	r1, #1
 338 0204 FFF7FEFF 		bl	TIM_ClearITPendingBit
  76:../QS/QS_timer.c **** 	TIM_ClearITPendingBit(TIM12, TIM_IT_Update);
 339              		.loc 2 76 0
 340 0208 4FF4C050 		mov	r0, #6144
 341 020c C4F20000 		movt	r0, 16384
 342 0210 4FF00101 		mov	r1, #1
 343 0214 FFF7FEFF 		bl	TIM_ClearITPendingBit
  77:../QS/QS_timer.c **** 	TIM_ClearITPendingBit(TIM13, TIM_IT_Update);
 344              		.loc 2 77 0
 345 0218 4FF4E050 		mov	r0, #7168
 346 021c C4F20000 		movt	r0, 16384
 347 0220 4FF00101 		mov	r1, #1
 348 0224 FFF7FEFF 		bl	TIM_ClearITPendingBit
  78:../QS/QS_timer.c **** 	TIM_ClearITPendingBit(TIM14, TIM_IT_Update);
 349              		.loc 2 78 0
 350 0228 4FF40050 		mov	r0, #8192
 351 022c C4F20000 		movt	r0, 16384
 352 0230 4FF00101 		mov	r1, #1
 353 0234 FFF7FEFF 		bl	TIM_ClearITPendingBit
  79:../QS/QS_timer.c **** 
  80:../QS/QS_timer.c **** 	/* NVIC: initialisation des IT timer avec les niveaux de priorit adquats*/
  81:../QS/QS_timer.c **** 	NVIC_InitTypeDef NVICInit;
  82:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannelCmd = ENABLE;
 354              		.loc 2 82 0
 355 0238 4FF00103 		mov	r3, #1
 356 023c FB70     		strb	r3, [r7, #3]
  83:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannelSubPriority = 0;
 357              		.loc 2 83 0
 358 023e 4FF00003 		mov	r3, #0
 359 0242 BB70     		strb	r3, [r7, #2]
  84:../QS/QS_timer.c **** 
  85:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannelPreemptionPriority = 9;
 360              		.loc 2 85 0
 361 0244 4FF00903 		mov	r3, #9
 362 0248 7B70     		strb	r3, [r7, #1]
  86:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannel = TIM1_TRG_COM_TIM11_IRQn;
 363              		.loc 2 86 0
 364 024a 4FF01A03 		mov	r3, #26
 365 024e 3B70     		strb	r3, [r7, #0]
  87:../QS/QS_timer.c **** 	NVIC_Init(&NVICInit);
 366              		.loc 2 87 0
 367 0250 3B46     		mov	r3, r7
 368 0252 1846     		mov	r0, r3
 369 0254 FFF7FEFF 		bl	NVIC_Init
  88:../QS/QS_timer.c **** 
  89:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannelPreemptionPriority = 11;
 370              		.loc 2 89 0
 371 0258 4FF00B03 		mov	r3, #11
 372 025c 7B70     		strb	r3, [r7, #1]
  90:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannel = TIM8_BRK_TIM12_IRQn;
 373              		.loc 2 90 0
 374 025e 4FF02B03 		mov	r3, #43
 375 0262 3B70     		strb	r3, [r7, #0]
  91:../QS/QS_timer.c **** 	NVIC_Init(&NVICInit);
 376              		.loc 2 91 0
 377 0264 3B46     		mov	r3, r7
 378 0266 1846     		mov	r0, r3
 379 0268 FFF7FEFF 		bl	NVIC_Init
  92:../QS/QS_timer.c **** 
  93:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannelPreemptionPriority = 13;
 380              		.loc 2 93 0
 381 026c 4FF00D03 		mov	r3, #13
 382 0270 7B70     		strb	r3, [r7, #1]
  94:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannel = TIM8_UP_TIM13_IRQn;
 383              		.loc 2 94 0
 384 0272 4FF02C03 		mov	r3, #44
 385 0276 3B70     		strb	r3, [r7, #0]
  95:../QS/QS_timer.c **** 	NVIC_Init(&NVICInit);
 386              		.loc 2 95 0
 387 0278 3B46     		mov	r3, r7
 388 027a 1846     		mov	r0, r3
 389 027c FFF7FEFF 		bl	NVIC_Init
  96:../QS/QS_timer.c **** 
  97:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannelPreemptionPriority = 14;
 390              		.loc 2 97 0
 391 0280 4FF00E03 		mov	r3, #14
 392 0284 7B70     		strb	r3, [r7, #1]
  98:../QS/QS_timer.c **** 	NVICInit.NVIC_IRQChannel = TIM8_TRG_COM_TIM14_IRQn;
 393              		.loc 2 98 0
 394 0286 4FF02D03 		mov	r3, #45
 395 028a 3B70     		strb	r3, [r7, #0]
  99:../QS/QS_timer.c **** 	NVIC_Init(&NVICInit);
 396              		.loc 2 99 0
 397 028c 3B46     		mov	r3, r7
 398 028e 1846     		mov	r0, r3
 399 0290 FFF7FEFF 		bl	NVIC_Init
 100:../QS/QS_timer.c **** 
 101:../QS/QS_timer.c **** 	/* Fin de la configuration */
 102:../QS/QS_timer.c **** 	initialized = TRUE;
 400              		.loc 2 102 0
 401 0294 40F20003 		movw	r3, #:lower16:initialized.6084
 402 0298 C0F20003 		movt	r3, #:upper16:initialized.6084
 403 029c 4FF00102 		mov	r2, #1
 404 02a0 1A70     		strb	r2, [r3, #0]
 405              	.L7:
 103:../QS/QS_timer.c **** }
 406              		.loc 2 103 0
 407 02a2 07F11007 		add	r7, r7, #16
 408 02a6 BD46     		mov	sp, r7
 409 02a8 80BD     		pop	{r7, pc}
 410              		.cfi_endproc
 411              	.LFE115:
 413 02aa 00BF     		.align	2
 414              		.global	TIMER_run
 415              		.thumb
 416              		.thumb_func
 418              	TIMER_run:
 419              	.LFB116:
 104:../QS/QS_timer.c **** 
 105:../QS/QS_timer.c **** void TIMER_run(TIM_TypeDef* TIMx, Uint8 period /* en millisecondes */) {
 420              		.loc 2 105 0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 32
 423              		@ frame_needed = 1, uses_anonymous_args = 0
 424 02ac 80B5     		push	{r7, lr}
 425              	.LCFI17:
 426              		.cfi_def_cfa_offset 8
 427              		.cfi_offset 7, -8
 428              		.cfi_offset 14, -4
 429 02ae 88B0     		sub	sp, sp, #32
 430              	.LCFI18:
 431              		.cfi_def_cfa_offset 40
 432 02b0 00AF     		add	r7, sp, #0
 433              	.LCFI19:
 434              		.cfi_def_cfa_register 7
 435 02b2 7860     		str	r0, [r7, #4]
 436 02b4 0B46     		mov	r3, r1
 437 02b6 FB70     		strb	r3, [r7, #3]
 106:../QS/QS_timer.c **** 	RCC_ClocksTypeDef clocksSpeed;
 107:../QS/QS_timer.c **** 	Uint32 prescaler_mul = 1;
 438              		.loc 2 107 0
 439 02b8 4FF00103 		mov	r3, #1
 440 02bc FB61     		str	r3, [r7, #28]
 108:../QS/QS_timer.c **** 	RCC_GetClocksFreq(&clocksSpeed);
 441              		.loc 2 108 0
 442 02be 07F10C03 		add	r3, r7, #12
 443 02c2 1846     		mov	r0, r3
 444 02c4 FFF7FEFF 		bl	RCC_GetClocksFreq
 109:../QS/QS_timer.c **** 
 110:../QS/QS_timer.c **** 
 111:../QS/QS_timer.c **** 	if(TIMx == TIM11) {
 445              		.loc 2 111 0
 446 02c8 7A68     		ldr	r2, [r7, #4]
 447 02ca 4FF49043 		mov	r3, #18432
 448 02ce C4F20103 		movt	r3, 16385
 449 02d2 9A42     		cmp	r2, r3
 450 02d4 11D1     		bne	.L11
 112:../QS/QS_timer.c **** 		if(clocksSpeed.SYSCLK_Frequency / clocksSpeed.PCLK2_Frequency > 1)
 451              		.loc 2 112 0
 452 02d6 FA68     		ldr	r2, [r7, #12]
 453 02d8 BB69     		ldr	r3, [r7, #24]
 454 02da B2FBF3F3 		udiv	r3, r2, r3
 455 02de 012B     		cmp	r3, #1
 456 02e0 02D9     		bls	.L12
 113:../QS/QS_timer.c **** 			prescaler_mul = 2;
 457              		.loc 2 113 0
 458 02e2 4FF00203 		mov	r3, #2
 459 02e6 FB61     		str	r3, [r7, #28]
 460              	.L12:
 114:../QS/QS_timer.c **** 		prescaler_mul *= clocksSpeed.PCLK2_Frequency / clocksSpeed.PCLK1_Frequency;
 461              		.loc 2 114 0
 462 02e8 BA69     		ldr	r2, [r7, #24]
 463 02ea 7B69     		ldr	r3, [r7, #20]
 464 02ec B2FBF3F2 		udiv	r2, r2, r3
 465 02f0 FB69     		ldr	r3, [r7, #28]
 466 02f2 02FB03F3 		mul	r3, r2, r3
 467 02f6 FB61     		str	r3, [r7, #28]
 468 02f8 08E0     		b	.L13
 469              	.L11:
 115:../QS/QS_timer.c **** 	} else {
 116:../QS/QS_timer.c **** 		if(clocksSpeed.SYSCLK_Frequency / clocksSpeed.PCLK1_Frequency > 1)
 470              		.loc 2 116 0
 471 02fa FA68     		ldr	r2, [r7, #12]
 472 02fc 7B69     		ldr	r3, [r7, #20]
 473 02fe B2FBF3F3 		udiv	r3, r2, r3
 474 0302 012B     		cmp	r3, #1
 475 0304 02D9     		bls	.L13
 117:../QS/QS_timer.c **** 			prescaler_mul = 2;
 476              		.loc 2 117 0
 477 0306 4FF00203 		mov	r3, #2
 478 030a FB61     		str	r3, [r7, #28]
 479              	.L13:
 118:../QS/QS_timer.c **** 	}
 119:../QS/QS_timer.c **** 
 120:../QS/QS_timer.c **** 	TIM_PrescalerConfig(TIMx, (prescaler_mul*TIMER_MS_PRESCALER) - 1, TIM_PSCReloadMode_Immediate);
 480              		.loc 2 120 0
 481 030c FB69     		ldr	r3, [r7, #28]
 482 030e 9BB2     		uxth	r3, r3
 483 0310 1A46     		mov	r2, r3	@ movhi
 484 0312 4FEA8202 		lsl	r2, r2, #2
 485 0316 D218     		adds	r2, r2, r3
 486 0318 4FEAC202 		lsl	r2, r2, #3
 487 031c D31A     		subs	r3, r2, r3
 488 031e 4FEA8303 		lsl	r3, r3, #2
 489 0322 9BB2     		uxth	r3, r3
 490 0324 03F1FF33 		add	r3, r3, #-1
 491 0328 9BB2     		uxth	r3, r3
 492 032a 7868     		ldr	r0, [r7, #4]
 493 032c 1946     		mov	r1, r3
 494 032e 4FF00102 		mov	r2, #1
 495 0332 FFF7FEFF 		bl	TIM_PrescalerConfig
 121:../QS/QS_timer.c **** 	TIM_SetAutoreload(TIMx,  ((Uint16)period) * TIMER_PULSE_PER_MS);
 496              		.loc 2 121 0
 497 0336 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 498 0338 4FEA0323 		lsl	r3, r3, #8
 499 033c 7868     		ldr	r0, [r7, #4]
 500 033e 1946     		mov	r1, r3
 501 0340 FFF7FEFF 		bl	TIM_SetAutoreload
 122:../QS/QS_timer.c **** //	TIM_PrescalerConfig(TIMx, 38, TIM_PSCReloadMode_Immediate);
 123:../QS/QS_timer.c **** //	TIM_SetAutoreload(TIMx,  64000);
 124:../QS/QS_timer.c **** 	TIM_SetCounter(TIMx, 0);
 502              		.loc 2 124 0
 503 0344 7868     		ldr	r0, [r7, #4]
 504 0346 4FF00001 		mov	r1, #0
 505 034a FFF7FEFF 		bl	TIM_SetCounter
 125:../QS/QS_timer.c **** 	TIM_Cmd(TIMx, ENABLE);
 506              		.loc 2 125 0
 507 034e 7868     		ldr	r0, [r7, #4]
 508 0350 4FF00101 		mov	r1, #1
 509 0354 FFF7FEFF 		bl	TIM_Cmd
 126:../QS/QS_timer.c **** }
 510              		.loc 2 126 0
 511 0358 07F12007 		add	r7, r7, #32
 512 035c BD46     		mov	sp, r7
 513 035e 80BD     		pop	{r7, pc}
 514              		.cfi_endproc
 515              	.LFE116:
 517              		.align	2
 518              		.global	TIMER_run_us
 519              		.thumb
 520              		.thumb_func
 522              	TIMER_run_us:
 523              	.LFB117:
 127:../QS/QS_timer.c **** 
 128:../QS/QS_timer.c **** void TIMER_run_us(TIM_TypeDef* TIMx, Uint16 period /* en microsecondes */) {
 524              		.loc 2 128 0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 32
 527              		@ frame_needed = 1, uses_anonymous_args = 0
 528 0360 80B5     		push	{r7, lr}
 529              	.LCFI20:
 530              		.cfi_def_cfa_offset 8
 531              		.cfi_offset 7, -8
 532              		.cfi_offset 14, -4
 533 0362 88B0     		sub	sp, sp, #32
 534              	.LCFI21:
 535              		.cfi_def_cfa_offset 40
 536 0364 00AF     		add	r7, sp, #0
 537              	.LCFI22:
 538              		.cfi_def_cfa_register 7
 539 0366 7860     		str	r0, [r7, #4]
 540 0368 0B46     		mov	r3, r1
 541 036a 7B80     		strh	r3, [r7, #2]	@ movhi
 129:../QS/QS_timer.c **** 	RCC_ClocksTypeDef clocksSpeed;
 130:../QS/QS_timer.c **** 	Uint32 prescaler_mul = 1;
 542              		.loc 2 130 0
 543 036c 4FF00103 		mov	r3, #1
 544 0370 FB61     		str	r3, [r7, #28]
 131:../QS/QS_timer.c **** 	RCC_GetClocksFreq(&clocksSpeed);
 545              		.loc 2 131 0
 546 0372 07F10C03 		add	r3, r7, #12
 547 0376 1846     		mov	r0, r3
 548 0378 FFF7FEFF 		bl	RCC_GetClocksFreq
 132:../QS/QS_timer.c **** 
 133:../QS/QS_timer.c **** 
 134:../QS/QS_timer.c **** 	if(TIMx == TIM11) {
 549              		.loc 2 134 0
 550 037c 7A68     		ldr	r2, [r7, #4]
 551 037e 4FF49043 		mov	r3, #18432
 552 0382 C4F20103 		movt	r3, 16385
 553 0386 9A42     		cmp	r2, r3
 554 0388 11D1     		bne	.L15
 135:../QS/QS_timer.c **** 		if(clocksSpeed.SYSCLK_Frequency / clocksSpeed.PCLK2_Frequency > 1)
 555              		.loc 2 135 0
 556 038a FA68     		ldr	r2, [r7, #12]
 557 038c BB69     		ldr	r3, [r7, #24]
 558 038e B2FBF3F3 		udiv	r3, r2, r3
 559 0392 012B     		cmp	r3, #1
 560 0394 02D9     		bls	.L16
 136:../QS/QS_timer.c **** 			prescaler_mul = 2;
 561              		.loc 2 136 0
 562 0396 4FF00203 		mov	r3, #2
 563 039a FB61     		str	r3, [r7, #28]
 564              	.L16:
 137:../QS/QS_timer.c **** 		prescaler_mul *= clocksSpeed.PCLK2_Frequency / clocksSpeed.PCLK1_Frequency;
 565              		.loc 2 137 0
 566 039c BA69     		ldr	r2, [r7, #24]
 567 039e 7B69     		ldr	r3, [r7, #20]
 568 03a0 B2FBF3F2 		udiv	r2, r2, r3
 569 03a4 FB69     		ldr	r3, [r7, #28]
 570 03a6 02FB03F3 		mul	r3, r2, r3
 571 03aa FB61     		str	r3, [r7, #28]
 572 03ac 08E0     		b	.L17
 573              	.L15:
 138:../QS/QS_timer.c **** 	} else {
 139:../QS/QS_timer.c **** 		if(clocksSpeed.SYSCLK_Frequency / clocksSpeed.PCLK1_Frequency > 1)
 574              		.loc 2 139 0
 575 03ae FA68     		ldr	r2, [r7, #12]
 576 03b0 7B69     		ldr	r3, [r7, #20]
 577 03b2 B2FBF3F3 		udiv	r3, r2, r3
 578 03b6 012B     		cmp	r3, #1
 579 03b8 02D9     		bls	.L17
 140:../QS/QS_timer.c **** 			prescaler_mul = 2;
 580              		.loc 2 140 0
 581 03ba 4FF00203 		mov	r3, #2
 582 03be FB61     		str	r3, [r7, #28]
 583              	.L17:
 141:../QS/QS_timer.c **** 	}
 142:../QS/QS_timer.c **** 
 143:../QS/QS_timer.c **** 	TIM_PrescalerConfig(TIMx, (prescaler_mul*TIMER_US_PRESCALER) - 1, TIM_PSCReloadMode_Immediate);
 584              		.loc 2 143 0
 585 03c0 FB69     		ldr	r3, [r7, #28]
 586 03c2 9BB2     		uxth	r3, r3
 587 03c4 1A46     		mov	r2, r3	@ movhi
 588 03c6 4FEA8202 		lsl	r2, r2, #2
 589 03ca D318     		adds	r3, r2, r3
 590 03cc 4FEAC303 		lsl	r3, r3, #3
 591 03d0 9BB2     		uxth	r3, r3
 592 03d2 03F1FF33 		add	r3, r3, #-1
 593 03d6 9BB2     		uxth	r3, r3
 594 03d8 7868     		ldr	r0, [r7, #4]
 595 03da 1946     		mov	r1, r3
 596 03dc 4FF00102 		mov	r2, #1
 597 03e0 FFF7FEFF 		bl	TIM_PrescalerConfig
 144:../QS/QS_timer.c **** 	TIM_SetAutoreload(TIMx, period * TIMER_PULSE_PER_US);
 598              		.loc 2 144 0
 599 03e4 7B88     		ldrh	r3, [r7, #2]
 600 03e6 7868     		ldr	r0, [r7, #4]
 601 03e8 1946     		mov	r1, r3
 602 03ea FFF7FEFF 		bl	TIM_SetAutoreload
 145:../QS/QS_timer.c **** 	TIM_SetCounter(TIMx, 0);
 603              		.loc 2 145 0
 604 03ee 7868     		ldr	r0, [r7, #4]
 605 03f0 4FF00001 		mov	r1, #0
 606 03f4 FFF7FEFF 		bl	TIM_SetCounter
 146:../QS/QS_timer.c **** 	TIM_Cmd(TIMx, ENABLE);
 607              		.loc 2 146 0
 608 03f8 7868     		ldr	r0, [r7, #4]
 609 03fa 4FF00101 		mov	r1, #1
 610 03fe FFF7FEFF 		bl	TIM_Cmd
 147:../QS/QS_timer.c **** }
 611              		.loc 2 147 0
 612 0402 07F12007 		add	r7, r7, #32
 613 0406 BD46     		mov	sp, r7
 614 0408 80BD     		pop	{r7, pc}
 615              		.cfi_endproc
 616              	.LFE117:
 618 040a 00BF     		.align	2
 619              		.global	TIMER_stop
 620              		.thumb
 621              		.thumb_func
 623              	TIMER_stop:
 624              	.LFB118:
 148:../QS/QS_timer.c **** 
 149:../QS/QS_timer.c **** void TIMER_stop(TIM_TypeDef* TIMx) {
 625              		.loc 2 149 0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 8
 628              		@ frame_needed = 1, uses_anonymous_args = 0
 629 040c 80B5     		push	{r7, lr}
 630              	.LCFI23:
 631              		.cfi_def_cfa_offset 8
 632              		.cfi_offset 7, -8
 633              		.cfi_offset 14, -4
 634 040e 82B0     		sub	sp, sp, #8
 635              	.LCFI24:
 636              		.cfi_def_cfa_offset 16
 637 0410 00AF     		add	r7, sp, #0
 638              	.LCFI25:
 639              		.cfi_def_cfa_register 7
 640 0412 7860     		str	r0, [r7, #4]
 150:../QS/QS_timer.c **** 	TIM_Cmd(TIMx, DISABLE);
 641              		.loc 2 150 0
 642 0414 7868     		ldr	r0, [r7, #4]
 643 0416 4FF00001 		mov	r1, #0
 644 041a FFF7FEFF 		bl	TIM_Cmd
 151:../QS/QS_timer.c **** }
 645              		.loc 2 151 0
 646 041e 07F10807 		add	r7, r7, #8
 647 0422 BD46     		mov	sp, r7
 648 0424 80BD     		pop	{r7, pc}
 649              		.cfi_endproc
 650              	.LFE118:
 652 0426 00BF     		.align	2
 653              		.global	TIMER_disableInt
 654              		.thumb
 655              		.thumb_func
 657              	TIMER_disableInt:
 658              	.LFB119:
 152:../QS/QS_timer.c **** 
 153:../QS/QS_timer.c **** void TIMER_disableInt(TIM_TypeDef* TIMx) {
 659              		.loc 2 153 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 8
 662              		@ frame_needed = 1, uses_anonymous_args = 0
 663 0428 80B5     		push	{r7, lr}
 664              	.LCFI26:
 665              		.cfi_def_cfa_offset 8
 666              		.cfi_offset 7, -8
 667              		.cfi_offset 14, -4
 668 042a 82B0     		sub	sp, sp, #8
 669              	.LCFI27:
 670              		.cfi_def_cfa_offset 16
 671 042c 00AF     		add	r7, sp, #0
 672              	.LCFI28:
 673              		.cfi_def_cfa_register 7
 674 042e 7860     		str	r0, [r7, #4]
 154:../QS/QS_timer.c **** 	switch((int)TIMx) {
 675              		.loc 2 154 0
 676 0430 7B68     		ldr	r3, [r7, #4]
 677 0432 4FF4E052 		mov	r2, #7168
 678 0436 C4F20002 		movt	r2, 16384
 679 043a 9342     		cmp	r3, r2
 680 043c 22D0     		beq	.L22
 681 043e 4FF4E052 		mov	r2, #7168
 682 0442 C4F20002 		movt	r2, 16384
 683 0446 9342     		cmp	r3, r2
 684 0448 06DC     		bgt	.L25
 685 044a 4FF4C052 		mov	r2, #6144
 686 044e C4F20002 		movt	r2, 16384
 687 0452 9342     		cmp	r3, r2
 688 0454 11D0     		beq	.L21
 689 0456 1FE0     		b	.L19
 690              	.L25:
 691 0458 4FF40052 		mov	r2, #8192
 692 045c C4F20002 		movt	r2, 16384
 693 0460 9342     		cmp	r3, r2
 694 0462 14D0     		beq	.L23
 695 0464 4FF49042 		mov	r2, #18432
 696 0468 C4F20102 		movt	r2, 16385
 697 046c 9342     		cmp	r3, r2
 698 046e 13D1     		bne	.L19
 699              	.L24:
 155:../QS/QS_timer.c **** 		case (int)TIM11:
 156:../QS/QS_timer.c **** 			NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 700              		.loc 2 156 0
 701 0470 4FF01A00 		mov	r0, #26
 702 0474 FFF7E0FD 		bl	NVIC_DisableIRQ
 157:../QS/QS_timer.c **** 			break;
 703              		.loc 2 157 0
 704 0478 0EE0     		b	.L19
 705              	.L21:
 158:../QS/QS_timer.c **** 
 159:../QS/QS_timer.c **** 		case (int)TIM12:
 160:../QS/QS_timer.c **** 			NVIC_DisableIRQ(TIM8_BRK_TIM12_IRQn);
 706              		.loc 2 160 0
 707 047a 4FF02B00 		mov	r0, #43
 708 047e FFF7DBFD 		bl	NVIC_DisableIRQ
 161:../QS/QS_timer.c **** 			break;
 709              		.loc 2 161 0
 710 0482 09E0     		b	.L19
 711              	.L22:
 162:../QS/QS_timer.c **** 
 163:../QS/QS_timer.c **** 		case (int)TIM13:
 164:../QS/QS_timer.c **** 			NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 712              		.loc 2 164 0
 713 0484 4FF02C00 		mov	r0, #44
 714 0488 FFF7D6FD 		bl	NVIC_DisableIRQ
 165:../QS/QS_timer.c **** 			break;
 715              		.loc 2 165 0
 716 048c 04E0     		b	.L19
 717              	.L23:
 166:../QS/QS_timer.c **** 
 167:../QS/QS_timer.c **** 		case (int)TIM14:
 168:../QS/QS_timer.c **** 			NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 718              		.loc 2 168 0
 719 048e 4FF02D00 		mov	r0, #45
 720 0492 FFF7D1FD 		bl	NVIC_DisableIRQ
 169:../QS/QS_timer.c **** 			break;
 721              		.loc 2 169 0
 722 0496 00BF     		nop
 723              	.L19:
 170:../QS/QS_timer.c **** 	}
 171:../QS/QS_timer.c **** }
 724              		.loc 2 171 0
 725 0498 07F10807 		add	r7, r7, #8
 726 049c BD46     		mov	sp, r7
 727 049e 80BD     		pop	{r7, pc}
 728              		.cfi_endproc
 729              	.LFE119:
 731              		.align	2
 732              		.global	TIMER_enableInt
 733              		.thumb
 734              		.thumb_func
 736              	TIMER_enableInt:
 737              	.LFB120:
 172:../QS/QS_timer.c **** 
 173:../QS/QS_timer.c **** void TIMER_enableInt(TIM_TypeDef* TIMx) {
 738              		.loc 2 173 0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 8
 741              		@ frame_needed = 1, uses_anonymous_args = 0
 742 04a0 80B5     		push	{r7, lr}
 743              	.LCFI29:
 744              		.cfi_def_cfa_offset 8
 745              		.cfi_offset 7, -8
 746              		.cfi_offset 14, -4
 747 04a2 82B0     		sub	sp, sp, #8
 748              	.LCFI30:
 749              		.cfi_def_cfa_offset 16
 750 04a4 00AF     		add	r7, sp, #0
 751              	.LCFI31:
 752              		.cfi_def_cfa_register 7
 753 04a6 7860     		str	r0, [r7, #4]
 174:../QS/QS_timer.c **** 	switch((int)TIMx) {
 754              		.loc 2 174 0
 755 04a8 7B68     		ldr	r3, [r7, #4]
 756 04aa 4FF4E052 		mov	r2, #7168
 757 04ae C4F20002 		movt	r2, 16384
 758 04b2 9342     		cmp	r3, r2
 759 04b4 22D0     		beq	.L29
 760 04b6 4FF4E052 		mov	r2, #7168
 761 04ba C4F20002 		movt	r2, 16384
 762 04be 9342     		cmp	r3, r2
 763 04c0 06DC     		bgt	.L32
 764 04c2 4FF4C052 		mov	r2, #6144
 765 04c6 C4F20002 		movt	r2, 16384
 766 04ca 9342     		cmp	r3, r2
 767 04cc 11D0     		beq	.L28
 768 04ce 1FE0     		b	.L26
 769              	.L32:
 770 04d0 4FF40052 		mov	r2, #8192
 771 04d4 C4F20002 		movt	r2, 16384
 772 04d8 9342     		cmp	r3, r2
 773 04da 14D0     		beq	.L30
 774 04dc 4FF49042 		mov	r2, #18432
 775 04e0 C4F20102 		movt	r2, 16385
 776 04e4 9342     		cmp	r3, r2
 777 04e6 13D1     		bne	.L26
 778              	.L31:
 175:../QS/QS_timer.c **** 		case (int)TIM11:
 176:../QS/QS_timer.c **** 			NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 779              		.loc 2 176 0
 780 04e8 4FF01A00 		mov	r0, #26
 781 04ec FFF788FD 		bl	NVIC_EnableIRQ
 177:../QS/QS_timer.c **** 			break;
 782              		.loc 2 177 0
 783 04f0 0EE0     		b	.L26
 784              	.L28:
 178:../QS/QS_timer.c **** 
 179:../QS/QS_timer.c **** 		case (int)TIM12:
 180:../QS/QS_timer.c **** 			NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 785              		.loc 2 180 0
 786 04f2 4FF02B00 		mov	r0, #43
 787 04f6 FFF783FD 		bl	NVIC_EnableIRQ
 181:../QS/QS_timer.c **** 			break;
 788              		.loc 2 181 0
 789 04fa 09E0     		b	.L26
 790              	.L29:
 182:../QS/QS_timer.c **** 
 183:../QS/QS_timer.c **** 		case (int)TIM13:
 184:../QS/QS_timer.c **** 			NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 791              		.loc 2 184 0
 792 04fc 4FF02C00 		mov	r0, #44
 793 0500 FFF77EFD 		bl	NVIC_EnableIRQ
 185:../QS/QS_timer.c **** 			break;
 794              		.loc 2 185 0
 795 0504 04E0     		b	.L26
 796              	.L30:
 186:../QS/QS_timer.c **** 
 187:../QS/QS_timer.c **** 		case (int)TIM14:
 188:../QS/QS_timer.c **** 			NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 797              		.loc 2 188 0
 798 0506 4FF02D00 		mov	r0, #45
 799 050a FFF779FD 		bl	NVIC_EnableIRQ
 189:../QS/QS_timer.c **** 			break;
 800              		.loc 2 189 0
 801 050e 00BF     		nop
 802              	.L26:
 190:../QS/QS_timer.c **** 	}
 191:../QS/QS_timer.c **** }
 803              		.loc 2 191 0
 804 0510 07F10807 		add	r7, r7, #8
 805 0514 BD46     		mov	sp, r7
 806 0516 80BD     		pop	{r7, pc}
 807              		.cfi_endproc
 808              	.LFE120:
 810              		.align	2
 811              		.global	TIMER1_run
 812              		.thumb
 813              		.thumb_func
 815              	TIMER1_run:
 816              	.LFB121:
 192:../QS/QS_timer.c **** 
 193:../QS/QS_timer.c **** 
 194:../QS/QS_timer.c **** //Dfinitions par numro de timer
 195:../QS/QS_timer.c **** 
 196:../QS/QS_timer.c **** void TIMER1_run(Uint8 period /* en millisecondes */) {
 817              		.loc 2 196 0
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 8
 820              		@ frame_needed = 1, uses_anonymous_args = 0
 821 0518 80B5     		push	{r7, lr}
 822              	.LCFI32:
 823              		.cfi_def_cfa_offset 8
 824              		.cfi_offset 7, -8
 825              		.cfi_offset 14, -4
 826 051a 82B0     		sub	sp, sp, #8
 827              	.LCFI33:
 828              		.cfi_def_cfa_offset 16
 829 051c 00AF     		add	r7, sp, #0
 830              	.LCFI34:
 831              		.cfi_def_cfa_register 7
 832 051e 0346     		mov	r3, r0
 833 0520 FB71     		strb	r3, [r7, #7]
 197:../QS/QS_timer.c **** 	TIMER_run(TIM11, period);
 834              		.loc 2 197 0
 835 0522 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 836 0524 4FF49040 		mov	r0, #18432
 837 0528 C4F20100 		movt	r0, 16385
 838 052c 1946     		mov	r1, r3
 839 052e FFF7FEFF 		bl	TIMER_run
 198:../QS/QS_timer.c **** }
 840              		.loc 2 198 0
 841 0532 07F10807 		add	r7, r7, #8
 842 0536 BD46     		mov	sp, r7
 843 0538 80BD     		pop	{r7, pc}
 844              		.cfi_endproc
 845              	.LFE121:
 847 053a 00BF     		.align	2
 848              		.global	TIMER1_run_us
 849              		.thumb
 850              		.thumb_func
 852              	TIMER1_run_us:
 853              	.LFB122:
 199:../QS/QS_timer.c **** 
 200:../QS/QS_timer.c **** void TIMER1_run_us (Uint16 period /* en microsecondes */) {
 854              		.loc 2 200 0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 8
 857              		@ frame_needed = 1, uses_anonymous_args = 0
 858 053c 80B5     		push	{r7, lr}
 859              	.LCFI35:
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 7, -8
 862              		.cfi_offset 14, -4
 863 053e 82B0     		sub	sp, sp, #8
 864              	.LCFI36:
 865              		.cfi_def_cfa_offset 16
 866 0540 00AF     		add	r7, sp, #0
 867              	.LCFI37:
 868              		.cfi_def_cfa_register 7
 869 0542 0346     		mov	r3, r0
 870 0544 FB80     		strh	r3, [r7, #6]	@ movhi
 201:../QS/QS_timer.c **** 	TIMER_run_us(TIM11, period);
 871              		.loc 2 201 0
 872 0546 FB88     		ldrh	r3, [r7, #6]
 873 0548 4FF49040 		mov	r0, #18432
 874 054c C4F20100 		movt	r0, 16385
 875 0550 1946     		mov	r1, r3
 876 0552 FFF7FEFF 		bl	TIMER_run_us
 202:../QS/QS_timer.c **** }
 877              		.loc 2 202 0
 878 0556 07F10807 		add	r7, r7, #8
 879 055a BD46     		mov	sp, r7
 880 055c 80BD     		pop	{r7, pc}
 881              		.cfi_endproc
 882              	.LFE122:
 884 055e 00BF     		.align	2
 885              		.global	TIMER1_stop
 886              		.thumb
 887              		.thumb_func
 889              	TIMER1_stop:
 890              	.LFB123:
 203:../QS/QS_timer.c **** 
 204:../QS/QS_timer.c **** void TIMER1_stop(void) {
 891              		.loc 2 204 0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 1, uses_anonymous_args = 0
 895 0560 80B5     		push	{r7, lr}
 896              	.LCFI38:
 897              		.cfi_def_cfa_offset 8
 898              		.cfi_offset 7, -8
 899              		.cfi_offset 14, -4
 900 0562 00AF     		add	r7, sp, #0
 901              	.LCFI39:
 902              		.cfi_def_cfa_register 7
 205:../QS/QS_timer.c **** 	TIMER_stop(TIM11);
 903              		.loc 2 205 0
 904 0564 4FF49040 		mov	r0, #18432
 905 0568 C4F20100 		movt	r0, 16385
 906 056c FFF7FEFF 		bl	TIMER_stop
 206:../QS/QS_timer.c **** }
 907              		.loc 2 206 0
 908 0570 80BD     		pop	{r7, pc}
 909              		.cfi_endproc
 910              	.LFE123:
 912 0572 00BF     		.align	2
 913              		.global	TIMER1_disableInt
 914              		.thumb
 915              		.thumb_func
 917              	TIMER1_disableInt:
 918              	.LFB124:
 207:../QS/QS_timer.c **** 
 208:../QS/QS_timer.c **** void TIMER1_disableInt() {
 919              		.loc 2 208 0
 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 0
 922              		@ frame_needed = 1, uses_anonymous_args = 0
 923 0574 80B5     		push	{r7, lr}
 924              	.LCFI40:
 925              		.cfi_def_cfa_offset 8
 926              		.cfi_offset 7, -8
 927              		.cfi_offset 14, -4
 928 0576 00AF     		add	r7, sp, #0
 929              	.LCFI41:
 930              		.cfi_def_cfa_register 7
 209:../QS/QS_timer.c **** 	TIMER_disableInt(TIM11);
 931              		.loc 2 209 0
 932 0578 4FF49040 		mov	r0, #18432
 933 057c C4F20100 		movt	r0, 16385
 934 0580 FFF7FEFF 		bl	TIMER_disableInt
 210:../QS/QS_timer.c **** }
 935              		.loc 2 210 0
 936 0584 80BD     		pop	{r7, pc}
 937              		.cfi_endproc
 938              	.LFE124:
 940 0586 00BF     		.align	2
 941              		.global	TIMER1_enableInt
 942              		.thumb
 943              		.thumb_func
 945              	TIMER1_enableInt:
 946              	.LFB125:
 211:../QS/QS_timer.c **** 
 212:../QS/QS_timer.c **** void TIMER1_enableInt() {
 947              		.loc 2 212 0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 1, uses_anonymous_args = 0
 951 0588 80B5     		push	{r7, lr}
 952              	.LCFI42:
 953              		.cfi_def_cfa_offset 8
 954              		.cfi_offset 7, -8
 955              		.cfi_offset 14, -4
 956 058a 00AF     		add	r7, sp, #0
 957              	.LCFI43:
 958              		.cfi_def_cfa_register 7
 213:../QS/QS_timer.c **** 	TIMER_enableInt(TIM11);
 959              		.loc 2 213 0
 960 058c 4FF49040 		mov	r0, #18432
 961 0590 C4F20100 		movt	r0, 16385
 962 0594 FFF7FEFF 		bl	TIMER_enableInt
 214:../QS/QS_timer.c **** }
 963              		.loc 2 214 0
 964 0598 80BD     		pop	{r7, pc}
 965              		.cfi_endproc
 966              	.LFE125:
 968 059a 00BF     		.align	2
 969              		.global	TIMER2_run
 970              		.thumb
 971              		.thumb_func
 973              	TIMER2_run:
 974              	.LFB126:
 215:../QS/QS_timer.c **** 
 216:../QS/QS_timer.c **** void TIMER2_run(Uint8 period /* en millisecondes */) {
 975              		.loc 2 216 0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 8
 978              		@ frame_needed = 1, uses_anonymous_args = 0
 979 059c 80B5     		push	{r7, lr}
 980              	.LCFI44:
 981              		.cfi_def_cfa_offset 8
 982              		.cfi_offset 7, -8
 983              		.cfi_offset 14, -4
 984 059e 82B0     		sub	sp, sp, #8
 985              	.LCFI45:
 986              		.cfi_def_cfa_offset 16
 987 05a0 00AF     		add	r7, sp, #0
 988              	.LCFI46:
 989              		.cfi_def_cfa_register 7
 990 05a2 0346     		mov	r3, r0
 991 05a4 FB71     		strb	r3, [r7, #7]
 217:../QS/QS_timer.c **** 	TIMER_run(TIM12, period);
 992              		.loc 2 217 0
 993 05a6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 994 05a8 4FF4C050 		mov	r0, #6144
 995 05ac C4F20000 		movt	r0, 16384
 996 05b0 1946     		mov	r1, r3
 997 05b2 FFF7FEFF 		bl	TIMER_run
 218:../QS/QS_timer.c **** }
 998              		.loc 2 218 0
 999 05b6 07F10807 		add	r7, r7, #8
 1000 05ba BD46     		mov	sp, r7
 1001 05bc 80BD     		pop	{r7, pc}
 1002              		.cfi_endproc
 1003              	.LFE126:
 1005 05be 00BF     		.align	2
 1006              		.global	TIMER2_run_us
 1007              		.thumb
 1008              		.thumb_func
 1010              	TIMER2_run_us:
 1011              	.LFB127:
 219:../QS/QS_timer.c **** 
 220:../QS/QS_timer.c **** void TIMER2_run_us (Uint16 period /* en microsecondes */) {
 1012              		.loc 2 220 0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 8
 1015              		@ frame_needed = 1, uses_anonymous_args = 0
 1016 05c0 80B5     		push	{r7, lr}
 1017              	.LCFI47:
 1018              		.cfi_def_cfa_offset 8
 1019              		.cfi_offset 7, -8
 1020              		.cfi_offset 14, -4
 1021 05c2 82B0     		sub	sp, sp, #8
 1022              	.LCFI48:
 1023              		.cfi_def_cfa_offset 16
 1024 05c4 00AF     		add	r7, sp, #0
 1025              	.LCFI49:
 1026              		.cfi_def_cfa_register 7
 1027 05c6 0346     		mov	r3, r0
 1028 05c8 FB80     		strh	r3, [r7, #6]	@ movhi
 221:../QS/QS_timer.c **** 	TIMER_run_us(TIM12, period);
 1029              		.loc 2 221 0
 1030 05ca FB88     		ldrh	r3, [r7, #6]
 1031 05cc 4FF4C050 		mov	r0, #6144
 1032 05d0 C4F20000 		movt	r0, 16384
 1033 05d4 1946     		mov	r1, r3
 1034 05d6 FFF7FEFF 		bl	TIMER_run_us
 222:../QS/QS_timer.c **** }
 1035              		.loc 2 222 0
 1036 05da 07F10807 		add	r7, r7, #8
 1037 05de BD46     		mov	sp, r7
 1038 05e0 80BD     		pop	{r7, pc}
 1039              		.cfi_endproc
 1040              	.LFE127:
 1042 05e2 00BF     		.align	2
 1043              		.global	TIMER2_stop
 1044              		.thumb
 1045              		.thumb_func
 1047              	TIMER2_stop:
 1048              	.LFB128:
 223:../QS/QS_timer.c **** 
 224:../QS/QS_timer.c **** void TIMER2_stop(void) {
 1049              		.loc 2 224 0
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 1, uses_anonymous_args = 0
 1053 05e4 80B5     		push	{r7, lr}
 1054              	.LCFI50:
 1055              		.cfi_def_cfa_offset 8
 1056              		.cfi_offset 7, -8
 1057              		.cfi_offset 14, -4
 1058 05e6 00AF     		add	r7, sp, #0
 1059              	.LCFI51:
 1060              		.cfi_def_cfa_register 7
 225:../QS/QS_timer.c **** 	TIMER_stop(TIM12);
 1061              		.loc 2 225 0
 1062 05e8 4FF4C050 		mov	r0, #6144
 1063 05ec C4F20000 		movt	r0, 16384
 1064 05f0 FFF7FEFF 		bl	TIMER_stop
 226:../QS/QS_timer.c **** }
 1065              		.loc 2 226 0
 1066 05f4 80BD     		pop	{r7, pc}
 1067              		.cfi_endproc
 1068              	.LFE128:
 1070 05f6 00BF     		.align	2
 1071              		.global	TIMER2_disableInt
 1072              		.thumb
 1073              		.thumb_func
 1075              	TIMER2_disableInt:
 1076              	.LFB129:
 227:../QS/QS_timer.c **** 
 228:../QS/QS_timer.c **** void TIMER2_disableInt() {
 1077              		.loc 2 228 0
 1078              		.cfi_startproc
 1079              		@ args = 0, pretend = 0, frame = 0
 1080              		@ frame_needed = 1, uses_anonymous_args = 0
 1081 05f8 80B5     		push	{r7, lr}
 1082              	.LCFI52:
 1083              		.cfi_def_cfa_offset 8
 1084              		.cfi_offset 7, -8
 1085              		.cfi_offset 14, -4
 1086 05fa 00AF     		add	r7, sp, #0
 1087              	.LCFI53:
 1088              		.cfi_def_cfa_register 7
 229:../QS/QS_timer.c **** 	TIMER_disableInt(TIM12);
 1089              		.loc 2 229 0
 1090 05fc 4FF4C050 		mov	r0, #6144
 1091 0600 C4F20000 		movt	r0, 16384
 1092 0604 FFF7FEFF 		bl	TIMER_disableInt
 230:../QS/QS_timer.c **** }
 1093              		.loc 2 230 0
 1094 0608 80BD     		pop	{r7, pc}
 1095              		.cfi_endproc
 1096              	.LFE129:
 1098 060a 00BF     		.align	2
 1099              		.global	TIMER2_enableInt
 1100              		.thumb
 1101              		.thumb_func
 1103              	TIMER2_enableInt:
 1104              	.LFB130:
 231:../QS/QS_timer.c **** 
 232:../QS/QS_timer.c **** void TIMER2_enableInt() {
 1105              		.loc 2 232 0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 1, uses_anonymous_args = 0
 1109 060c 80B5     		push	{r7, lr}
 1110              	.LCFI54:
 1111              		.cfi_def_cfa_offset 8
 1112              		.cfi_offset 7, -8
 1113              		.cfi_offset 14, -4
 1114 060e 00AF     		add	r7, sp, #0
 1115              	.LCFI55:
 1116              		.cfi_def_cfa_register 7
 233:../QS/QS_timer.c **** 	TIMER_enableInt(TIM12);
 1117              		.loc 2 233 0
 1118 0610 4FF4C050 		mov	r0, #6144
 1119 0614 C4F20000 		movt	r0, 16384
 1120 0618 FFF7FEFF 		bl	TIMER_enableInt
 234:../QS/QS_timer.c **** }
 1121              		.loc 2 234 0
 1122 061c 80BD     		pop	{r7, pc}
 1123              		.cfi_endproc
 1124              	.LFE130:
 1126 061e 00BF     		.align	2
 1127              		.global	TIMER3_run
 1128              		.thumb
 1129              		.thumb_func
 1131              	TIMER3_run:
 1132              	.LFB131:
 235:../QS/QS_timer.c **** 
 236:../QS/QS_timer.c **** void TIMER3_run(Uint8 period /* en millisecondes */) {
 1133              		.loc 2 236 0
 1134              		.cfi_startproc
 1135              		@ args = 0, pretend = 0, frame = 8
 1136              		@ frame_needed = 1, uses_anonymous_args = 0
 1137 0620 80B5     		push	{r7, lr}
 1138              	.LCFI56:
 1139              		.cfi_def_cfa_offset 8
 1140              		.cfi_offset 7, -8
 1141              		.cfi_offset 14, -4
 1142 0622 82B0     		sub	sp, sp, #8
 1143              	.LCFI57:
 1144              		.cfi_def_cfa_offset 16
 1145 0624 00AF     		add	r7, sp, #0
 1146              	.LCFI58:
 1147              		.cfi_def_cfa_register 7
 1148 0626 0346     		mov	r3, r0
 1149 0628 FB71     		strb	r3, [r7, #7]
 237:../QS/QS_timer.c **** 	TIMER_run(TIM13, period);
 1150              		.loc 2 237 0
 1151 062a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1152 062c 4FF4E050 		mov	r0, #7168
 1153 0630 C4F20000 		movt	r0, 16384
 1154 0634 1946     		mov	r1, r3
 1155 0636 FFF7FEFF 		bl	TIMER_run
 238:../QS/QS_timer.c **** }
 1156              		.loc 2 238 0
 1157 063a 07F10807 		add	r7, r7, #8
 1158 063e BD46     		mov	sp, r7
 1159 0640 80BD     		pop	{r7, pc}
 1160              		.cfi_endproc
 1161              	.LFE131:
 1163 0642 00BF     		.align	2
 1164              		.global	TIMER3_run_us
 1165              		.thumb
 1166              		.thumb_func
 1168              	TIMER3_run_us:
 1169              	.LFB132:
 239:../QS/QS_timer.c **** 
 240:../QS/QS_timer.c **** void TIMER3_run_us (Uint16 period /* en microsecondes */) {
 1170              		.loc 2 240 0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 8
 1173              		@ frame_needed = 1, uses_anonymous_args = 0
 1174 0644 80B5     		push	{r7, lr}
 1175              	.LCFI59:
 1176              		.cfi_def_cfa_offset 8
 1177              		.cfi_offset 7, -8
 1178              		.cfi_offset 14, -4
 1179 0646 82B0     		sub	sp, sp, #8
 1180              	.LCFI60:
 1181              		.cfi_def_cfa_offset 16
 1182 0648 00AF     		add	r7, sp, #0
 1183              	.LCFI61:
 1184              		.cfi_def_cfa_register 7
 1185 064a 0346     		mov	r3, r0
 1186 064c FB80     		strh	r3, [r7, #6]	@ movhi
 241:../QS/QS_timer.c **** 	TIMER_run_us(TIM13, period);
 1187              		.loc 2 241 0
 1188 064e FB88     		ldrh	r3, [r7, #6]
 1189 0650 4FF4E050 		mov	r0, #7168
 1190 0654 C4F20000 		movt	r0, 16384
 1191 0658 1946     		mov	r1, r3
 1192 065a FFF7FEFF 		bl	TIMER_run_us
 242:../QS/QS_timer.c **** }
 1193              		.loc 2 242 0
 1194 065e 07F10807 		add	r7, r7, #8
 1195 0662 BD46     		mov	sp, r7
 1196 0664 80BD     		pop	{r7, pc}
 1197              		.cfi_endproc
 1198              	.LFE132:
 1200 0666 00BF     		.align	2
 1201              		.global	TIMER3_stop
 1202              		.thumb
 1203              		.thumb_func
 1205              	TIMER3_stop:
 1206              	.LFB133:
 243:../QS/QS_timer.c **** 
 244:../QS/QS_timer.c **** void TIMER3_stop(void) {
 1207              		.loc 2 244 0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 1, uses_anonymous_args = 0
 1211 0668 80B5     		push	{r7, lr}
 1212              	.LCFI62:
 1213              		.cfi_def_cfa_offset 8
 1214              		.cfi_offset 7, -8
 1215              		.cfi_offset 14, -4
 1216 066a 00AF     		add	r7, sp, #0
 1217              	.LCFI63:
 1218              		.cfi_def_cfa_register 7
 245:../QS/QS_timer.c **** 	TIMER_stop(TIM13);
 1219              		.loc 2 245 0
 1220 066c 4FF4E050 		mov	r0, #7168
 1221 0670 C4F20000 		movt	r0, 16384
 1222 0674 FFF7FEFF 		bl	TIMER_stop
 246:../QS/QS_timer.c **** }
 1223              		.loc 2 246 0
 1224 0678 80BD     		pop	{r7, pc}
 1225              		.cfi_endproc
 1226              	.LFE133:
 1228 067a 00BF     		.align	2
 1229              		.global	TIMER3_disableInt
 1230              		.thumb
 1231              		.thumb_func
 1233              	TIMER3_disableInt:
 1234              	.LFB134:
 247:../QS/QS_timer.c **** 
 248:../QS/QS_timer.c **** void TIMER3_disableInt() {
 1235              		.loc 2 248 0
 1236              		.cfi_startproc
 1237              		@ args = 0, pretend = 0, frame = 0
 1238              		@ frame_needed = 1, uses_anonymous_args = 0
 1239 067c 80B5     		push	{r7, lr}
 1240              	.LCFI64:
 1241              		.cfi_def_cfa_offset 8
 1242              		.cfi_offset 7, -8
 1243              		.cfi_offset 14, -4
 1244 067e 00AF     		add	r7, sp, #0
 1245              	.LCFI65:
 1246              		.cfi_def_cfa_register 7
 249:../QS/QS_timer.c **** 	TIMER_disableInt(TIM13);
 1247              		.loc 2 249 0
 1248 0680 4FF4E050 		mov	r0, #7168
 1249 0684 C4F20000 		movt	r0, 16384
 1250 0688 FFF7FEFF 		bl	TIMER_disableInt
 250:../QS/QS_timer.c **** }
 1251              		.loc 2 250 0
 1252 068c 80BD     		pop	{r7, pc}
 1253              		.cfi_endproc
 1254              	.LFE134:
 1256 068e 00BF     		.align	2
 1257              		.global	TIMER3_enableInt
 1258              		.thumb
 1259              		.thumb_func
 1261              	TIMER3_enableInt:
 1262              	.LFB135:
 251:../QS/QS_timer.c **** 
 252:../QS/QS_timer.c **** void TIMER3_enableInt() {
 1263              		.loc 2 252 0
 1264              		.cfi_startproc
 1265              		@ args = 0, pretend = 0, frame = 0
 1266              		@ frame_needed = 1, uses_anonymous_args = 0
 1267 0690 80B5     		push	{r7, lr}
 1268              	.LCFI66:
 1269              		.cfi_def_cfa_offset 8
 1270              		.cfi_offset 7, -8
 1271              		.cfi_offset 14, -4
 1272 0692 00AF     		add	r7, sp, #0
 1273              	.LCFI67:
 1274              		.cfi_def_cfa_register 7
 253:../QS/QS_timer.c **** 	TIMER_enableInt(TIM13);
 1275              		.loc 2 253 0
 1276 0694 4FF4E050 		mov	r0, #7168
 1277 0698 C4F20000 		movt	r0, 16384
 1278 069c FFF7FEFF 		bl	TIMER_enableInt
 254:../QS/QS_timer.c **** }
 1279              		.loc 2 254 0
 1280 06a0 80BD     		pop	{r7, pc}
 1281              		.cfi_endproc
 1282              	.LFE135:
 1284 06a2 00BF     		.align	2
 1285              		.global	TIMER4_run
 1286              		.thumb
 1287              		.thumb_func
 1289              	TIMER4_run:
 1290              	.LFB136:
 255:../QS/QS_timer.c **** 
 256:../QS/QS_timer.c **** void TIMER4_run(Uint8 period /* en millisecondes */) {
 1291              		.loc 2 256 0
 1292              		.cfi_startproc
 1293              		@ args = 0, pretend = 0, frame = 8
 1294              		@ frame_needed = 1, uses_anonymous_args = 0
 1295 06a4 80B5     		push	{r7, lr}
 1296              	.LCFI68:
 1297              		.cfi_def_cfa_offset 8
 1298              		.cfi_offset 7, -8
 1299              		.cfi_offset 14, -4
 1300 06a6 82B0     		sub	sp, sp, #8
 1301              	.LCFI69:
 1302              		.cfi_def_cfa_offset 16
 1303 06a8 00AF     		add	r7, sp, #0
 1304              	.LCFI70:
 1305              		.cfi_def_cfa_register 7
 1306 06aa 0346     		mov	r3, r0
 1307 06ac FB71     		strb	r3, [r7, #7]
 257:../QS/QS_timer.c **** 	TIMER_run(TIM14, period);
 1308              		.loc 2 257 0
 1309 06ae FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1310 06b0 4FF40050 		mov	r0, #8192
 1311 06b4 C4F20000 		movt	r0, 16384
 1312 06b8 1946     		mov	r1, r3
 1313 06ba FFF7FEFF 		bl	TIMER_run
 258:../QS/QS_timer.c **** }
 1314              		.loc 2 258 0
 1315 06be 07F10807 		add	r7, r7, #8
 1316 06c2 BD46     		mov	sp, r7
 1317 06c4 80BD     		pop	{r7, pc}
 1318              		.cfi_endproc
 1319              	.LFE136:
 1321 06c6 00BF     		.align	2
 1322              		.global	TIMER4_run_us
 1323              		.thumb
 1324              		.thumb_func
 1326              	TIMER4_run_us:
 1327              	.LFB137:
 259:../QS/QS_timer.c **** 
 260:../QS/QS_timer.c **** void TIMER4_run_us(Uint16 period /* en microsecondes */) {
 1328              		.loc 2 260 0
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 8
 1331              		@ frame_needed = 1, uses_anonymous_args = 0
 1332 06c8 80B5     		push	{r7, lr}
 1333              	.LCFI71:
 1334              		.cfi_def_cfa_offset 8
 1335              		.cfi_offset 7, -8
 1336              		.cfi_offset 14, -4
 1337 06ca 82B0     		sub	sp, sp, #8
 1338              	.LCFI72:
 1339              		.cfi_def_cfa_offset 16
 1340 06cc 00AF     		add	r7, sp, #0
 1341              	.LCFI73:
 1342              		.cfi_def_cfa_register 7
 1343 06ce 0346     		mov	r3, r0
 1344 06d0 FB80     		strh	r3, [r7, #6]	@ movhi
 261:../QS/QS_timer.c **** 	TIMER_run_us(TIM14, period);
 1345              		.loc 2 261 0
 1346 06d2 FB88     		ldrh	r3, [r7, #6]
 1347 06d4 4FF40050 		mov	r0, #8192
 1348 06d8 C4F20000 		movt	r0, 16384
 1349 06dc 1946     		mov	r1, r3
 1350 06de FFF7FEFF 		bl	TIMER_run_us
 262:../QS/QS_timer.c **** }
 1351              		.loc 2 262 0
 1352 06e2 07F10807 		add	r7, r7, #8
 1353 06e6 BD46     		mov	sp, r7
 1354 06e8 80BD     		pop	{r7, pc}
 1355              		.cfi_endproc
 1356              	.LFE137:
 1358 06ea 00BF     		.align	2
 1359              		.global	TIMER4_stop
 1360              		.thumb
 1361              		.thumb_func
 1363              	TIMER4_stop:
 1364              	.LFB138:
 263:../QS/QS_timer.c **** 
 264:../QS/QS_timer.c **** void TIMER4_stop(void) {
 1365              		.loc 2 264 0
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
 1368              		@ frame_needed = 1, uses_anonymous_args = 0
 1369 06ec 80B5     		push	{r7, lr}
 1370              	.LCFI74:
 1371              		.cfi_def_cfa_offset 8
 1372              		.cfi_offset 7, -8
 1373              		.cfi_offset 14, -4
 1374 06ee 00AF     		add	r7, sp, #0
 1375              	.LCFI75:
 1376              		.cfi_def_cfa_register 7
 265:../QS/QS_timer.c **** 	TIMER_stop(TIM14);
 1377              		.loc 2 265 0
 1378 06f0 4FF40050 		mov	r0, #8192
 1379 06f4 C4F20000 		movt	r0, 16384
 1380 06f8 FFF7FEFF 		bl	TIMER_stop
 266:../QS/QS_timer.c **** }
 1381              		.loc 2 266 0
 1382 06fc 80BD     		pop	{r7, pc}
 1383              		.cfi_endproc
 1384              	.LFE138:
 1386 06fe 00BF     		.align	2
 1387              		.global	TIMER4_disableInt
 1388              		.thumb
 1389              		.thumb_func
 1391              	TIMER4_disableInt:
 1392              	.LFB139:
 267:../QS/QS_timer.c **** 
 268:../QS/QS_timer.c **** void TIMER4_disableInt() {
 1393              		.loc 2 268 0
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 0
 1396              		@ frame_needed = 1, uses_anonymous_args = 0
 1397 0700 80B5     		push	{r7, lr}
 1398              	.LCFI76:
 1399              		.cfi_def_cfa_offset 8
 1400              		.cfi_offset 7, -8
 1401              		.cfi_offset 14, -4
 1402 0702 00AF     		add	r7, sp, #0
 1403              	.LCFI77:
 1404              		.cfi_def_cfa_register 7
 269:../QS/QS_timer.c **** 	TIMER_disableInt(TIM14);
 1405              		.loc 2 269 0
 1406 0704 4FF40050 		mov	r0, #8192
 1407 0708 C4F20000 		movt	r0, 16384
 1408 070c FFF7FEFF 		bl	TIMER_disableInt
 270:../QS/QS_timer.c **** }
 1409              		.loc 2 270 0
 1410 0710 80BD     		pop	{r7, pc}
 1411              		.cfi_endproc
 1412              	.LFE139:
 1414 0712 00BF     		.align	2
 1415              		.global	TIMER4_enableInt
 1416              		.thumb
 1417              		.thumb_func
 1419              	TIMER4_enableInt:
 1420              	.LFB140:
 271:../QS/QS_timer.c **** 
 272:../QS/QS_timer.c **** void TIMER4_enableInt() {
 1421              		.loc 2 272 0
 1422              		.cfi_startproc
 1423              		@ args = 0, pretend = 0, frame = 0
 1424              		@ frame_needed = 1, uses_anonymous_args = 0
 1425 0714 80B5     		push	{r7, lr}
 1426              	.LCFI78:
 1427              		.cfi_def_cfa_offset 8
 1428              		.cfi_offset 7, -8
 1429              		.cfi_offset 14, -4
 1430 0716 00AF     		add	r7, sp, #0
 1431              	.LCFI79:
 1432              		.cfi_def_cfa_register 7
 273:../QS/QS_timer.c **** 	TIMER_enableInt(TIM14);
 1433              		.loc 2 273 0
 1434 0718 4FF40050 		mov	r0, #8192
 1435 071c C4F20000 		movt	r0, 16384
 1436 0720 FFF7FEFF 		bl	TIMER_enableInt
 274:../QS/QS_timer.c **** }
 1437              		.loc 2 274 0
 1438 0724 80BD     		pop	{r7, pc}
 1439              		.cfi_endproc
 1440              	.LFE140:
 1442 0726 00BF     		.align	2
 1443              		.global	TIM1_TRG_COM_TIM11_IRQHandler
 1444              		.thumb
 1445              		.thumb_func
 1447              	TIM1_TRG_COM_TIM11_IRQHandler:
 1448              	.LFB141:
 275:../QS/QS_timer.c **** 
 276:../QS/QS_timer.c **** //Interrupts management and redirection
 277:../QS/QS_timer.c **** void TIM1_TRG_COM_TIM11_IRQHandler() {
 1449              		.loc 2 277 0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 1, uses_anonymous_args = 0
 1453 0728 80B5     		push	{r7, lr}
 1454              	.LCFI80:
 1455              		.cfi_def_cfa_offset 8
 1456              		.cfi_offset 7, -8
 1457              		.cfi_offset 14, -4
 1458 072a 00AF     		add	r7, sp, #0
 1459              	.LCFI81:
 1460              		.cfi_def_cfa_register 7
 278:../QS/QS_timer.c **** 	if(TIM_GetITStatus(TIM11, TIM_IT_Update))
 1461              		.loc 2 278 0
 1462 072c 4FF49040 		mov	r0, #18432
 1463 0730 C4F20100 		movt	r0, 16385
 1464 0734 4FF00101 		mov	r1, #1
 1465 0738 FFF7FEFF 		bl	TIM_GetITStatus
 1466 073c 0346     		mov	r3, r0
 1467 073e 002B     		cmp	r3, #0
 1468 0740 01D0     		beq	.L53
 279:../QS/QS_timer.c **** 		_T1Interrupt();
 1469              		.loc 2 279 0
 1470 0742 FFF7FEFF 		bl	_T1Interrupt
 1471              	.L53:
 280:../QS/QS_timer.c **** }
 1472              		.loc 2 280 0
 1473 0746 80BD     		pop	{r7, pc}
 1474              		.cfi_endproc
 1475              	.LFE141:
 1477              		.align	2
 1478              		.global	TIM8_BRK_TIM12_IRQHandler
 1479              		.thumb
 1480              		.thumb_func
 1482              	TIM8_BRK_TIM12_IRQHandler:
 1483              	.LFB142:
 281:../QS/QS_timer.c **** 
 282:../QS/QS_timer.c **** void TIM8_BRK_TIM12_IRQHandler() {
 1484              		.loc 2 282 0
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 0
 1487              		@ frame_needed = 1, uses_anonymous_args = 0
 1488 0748 80B5     		push	{r7, lr}
 1489              	.LCFI82:
 1490              		.cfi_def_cfa_offset 8
 1491              		.cfi_offset 7, -8
 1492              		.cfi_offset 14, -4
 1493 074a 00AF     		add	r7, sp, #0
 1494              	.LCFI83:
 1495              		.cfi_def_cfa_register 7
 283:../QS/QS_timer.c **** 	if(TIM_GetITStatus(TIM12, TIM_IT_Update))
 1496              		.loc 2 283 0
 1497 074c 4FF4C050 		mov	r0, #6144
 1498 0750 C4F20000 		movt	r0, 16384
 1499 0754 4FF00101 		mov	r1, #1
 1500 0758 FFF7FEFF 		bl	TIM_GetITStatus
 1501 075c 0346     		mov	r3, r0
 1502 075e 002B     		cmp	r3, #0
 1503 0760 01D0     		beq	.L55
 284:../QS/QS_timer.c **** 		_T2Interrupt();
 1504              		.loc 2 284 0
 1505 0762 FFF7FEFF 		bl	_T2Interrupt
 1506              	.L55:
 285:../QS/QS_timer.c **** }
 1507              		.loc 2 285 0
 1508 0766 80BD     		pop	{r7, pc}
 1509              		.cfi_endproc
 1510              	.LFE142:
 1512              		.align	2
 1513              		.global	TIM8_UP_TIM13_IRQHandler
 1514              		.thumb
 1515              		.thumb_func
 1517              	TIM8_UP_TIM13_IRQHandler:
 1518              	.LFB143:
 286:../QS/QS_timer.c **** 
 287:../QS/QS_timer.c **** void TIM8_UP_TIM13_IRQHandler() {
 1519              		.loc 2 287 0
 1520              		.cfi_startproc
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 1, uses_anonymous_args = 0
 1523 0768 80B5     		push	{r7, lr}
 1524              	.LCFI84:
 1525              		.cfi_def_cfa_offset 8
 1526              		.cfi_offset 7, -8
 1527              		.cfi_offset 14, -4
 1528 076a 00AF     		add	r7, sp, #0
 1529              	.LCFI85:
 1530              		.cfi_def_cfa_register 7
 288:../QS/QS_timer.c **** 	if(TIM_GetITStatus(TIM13, TIM_IT_Update))
 1531              		.loc 2 288 0
 1532 076c 4FF4E050 		mov	r0, #7168
 1533 0770 C4F20000 		movt	r0, 16384
 1534 0774 4FF00101 		mov	r1, #1
 1535 0778 FFF7FEFF 		bl	TIM_GetITStatus
 1536 077c 0346     		mov	r3, r0
 1537 077e 002B     		cmp	r3, #0
 1538 0780 01D0     		beq	.L57
 289:../QS/QS_timer.c **** 		_T3Interrupt();
 1539              		.loc 2 289 0
 1540 0782 FFF7FEFF 		bl	_T3Interrupt
 1541              	.L57:
 290:../QS/QS_timer.c **** }
 1542              		.loc 2 290 0
 1543 0786 80BD     		pop	{r7, pc}
 1544              		.cfi_endproc
 1545              	.LFE143:
 1547              		.align	2
 1548              		.global	TIM8_TRG_COM_TIM14_IRQHandler
 1549              		.thumb
 1550              		.thumb_func
 1552              	TIM8_TRG_COM_TIM14_IRQHandler:
 1553              	.LFB144:
 291:../QS/QS_timer.c **** 
 292:../QS/QS_timer.c **** void TIM8_TRG_COM_TIM14_IRQHandler() {
 1554              		.loc 2 292 0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 0
 1557              		@ frame_needed = 1, uses_anonymous_args = 0
 1558 0788 80B5     		push	{r7, lr}
 1559              	.LCFI86:
 1560              		.cfi_def_cfa_offset 8
 1561              		.cfi_offset 7, -8
 1562              		.cfi_offset 14, -4
 1563 078a 00AF     		add	r7, sp, #0
 1564              	.LCFI87:
 1565              		.cfi_def_cfa_register 7
 293:../QS/QS_timer.c **** 	if(TIM_GetITStatus(TIM14, TIM_IT_Update))
 1566              		.loc 2 293 0
 1567 078c 4FF40050 		mov	r0, #8192
 1568 0790 C4F20000 		movt	r0, 16384
 1569 0794 4FF00101 		mov	r1, #1
 1570 0798 FFF7FEFF 		bl	TIM_GetITStatus
 1571 079c 0346     		mov	r3, r0
 1572 079e 002B     		cmp	r3, #0
 1573 07a0 01D0     		beq	.L59
 294:../QS/QS_timer.c **** 		_T4Interrupt();
 1574              		.loc 2 294 0
 1575 07a2 FFF7FEFF 		bl	_T4Interrupt
 1576              	.L59:
 295:../QS/QS_timer.c **** }
 1577              		.loc 2 295 0
 1578 07a6 80BD     		pop	{r7, pc}
 1579              		.cfi_endproc
 1580              	.LFE144:
 1582              		.bss
 1583              	initialized.6084:
 1584 0000 00       		.space	1
 1585              		.text
 1586              	.Letext0:
 1587              		.file 3 "../stm32f4xx/stm32f4xx.h"
 1588              		.file 4 "c:\\program files (x86)\\eclipse-arm-eseo\\gcc-arm-none-eabi-4_7-2013q2-20130614-win32\\g
 1589              		.file 5 "../stm32f4xx/stm32f4xx_rcc.h"
 1590              		.file 6 "../stm32f4xx/misc.h"
 1591              		.file 7 "../QS/QS_types.h"
 1592              		.file 8 "../stm32f4xx/stm32f4xx_tim.h"
DEFINED SYMBOLS
                            *ABS*:00000000 QS_timer.c
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:18     .text:00000000 $t
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:22     .text:00000000 NVIC_EnableIRQ
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:64     .text:00000038 NVIC_DisableIRQ
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:107    .text:00000074 _T1Interrupt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:136    .text:0000008c _T2Interrupt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:164    .text:000000a4 _T3Interrupt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:192    .text:000000bc _T4Interrupt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:220    .text:000000d4 TIMER_init
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1583   .bss:00000000 initialized.6084
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:418    .text:000002ac TIMER_run
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:522    .text:00000360 TIMER_run_us
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:623    .text:0000040c TIMER_stop
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:657    .text:00000428 TIMER_disableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:736    .text:000004a0 TIMER_enableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:815    .text:00000518 TIMER1_run
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:852    .text:0000053c TIMER1_run_us
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:889    .text:00000560 TIMER1_stop
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:917    .text:00000574 TIMER1_disableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:945    .text:00000588 TIMER1_enableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:973    .text:0000059c TIMER2_run
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1010   .text:000005c0 TIMER2_run_us
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1047   .text:000005e4 TIMER2_stop
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1075   .text:000005f8 TIMER2_disableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1103   .text:0000060c TIMER2_enableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1131   .text:00000620 TIMER3_run
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1168   .text:00000644 TIMER3_run_us
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1205   .text:00000668 TIMER3_stop
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1233   .text:0000067c TIMER3_disableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1261   .text:00000690 TIMER3_enableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1289   .text:000006a4 TIMER4_run
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1326   .text:000006c8 TIMER4_run_us
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1363   .text:000006ec TIMER4_stop
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1391   .text:00000700 TIMER4_disableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1419   .text:00000714 TIMER4_enableInt
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1447   .text:00000728 TIM1_TRG_COM_TIM11_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1482   .text:00000748 TIM8_BRK_TIM12_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1517   .text:00000768 TIM8_UP_TIM13_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1552   .text:00000788 TIM8_TRG_COM_TIM14_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\ccQWkFmH.s:1584   .bss:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.13c6c37fe6ef97541a459ad1f2cd1ddb
                           .group:00000000 wm4.stm32f4xx.h.54.d172d9d6631f11a8436908e748990b53
                           .group:00000000 wm4.core_cm4.h.32.39d0f71cd333856d56f1935d9037195e
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.163.d36d54ebc869626f337c4fcb95a9b424
                           .group:00000000 wm4.stm32f4xx.h.306.7867854ab89778ccd63e1fde7c22c0b6
                           .group:00000000 wm4.stm32f4xx_rcc.h.65.29a27820bc754566c4190ed8ad1c1d80
                           .group:00000000 wm4.misc.h.31.041217492a6cb86f2fb26099f373a465
                           .group:00000000 wm4.stm32f4xx.h.7233.cb6cb3cb095c29e1fc0eb152d26090b1
                           .group:00000000 wm4.Global_config.h.14.bea53ddf4045d71f1c9fb87037131e8e
                           .group:00000000 wm4.config_global.h.12.5c30ea43d7f0d9daa101874e8ba75f6f
                           .group:00000000 wm4.config_qs.h.12.4699be7196e891fb4cd84d522e29cde7
                           .group:00000000 wm4.config_qs.h.12.8e0ab7f7cbbdaecfb1e464f5610b5d86
                           .group:00000000 wm4.QS_macro.h.19.3d2533714681986d2ad8c517737c4640
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.QS_timer.h.23.f1c7374d1ffe22793578c04386c6b1e2

UNDEFINED SYMBOLS
TIM_ClearITPendingBit
RCC_APB2PeriphClockCmd
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_UpdateRequestConfig
TIM_ITConfig
NVIC_Init
RCC_GetClocksFreq
TIM_PrescalerConfig
TIM_SetAutoreload
TIM_SetCounter
TIM_Cmd
TIM_GetITStatus
