{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696394552188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696394552208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 13:42:32 2023 " "Processing started: Wed Oct 04 13:42:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696394552208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394552208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cla_clk -c cla_clk " "Command: quartus_map --read_settings_files=on --write_settings_files=off cla_clk -c cla_clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394552208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696394553428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696394553428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla32 " "Found entity 1: tb_cla32" {  } { { "tb_cla32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/tb_cla32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "co CO ha.v(3) " "Verilog HDL Declaration information at ha.v(3): object \"co\" differs only in case from object \"CO\" in the same scope" {  } { { "ha.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/ha.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696394570433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S ha.v(3) " "Verilog HDL Declaration information at ha.v(3): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "ha.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/ha.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696394570434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/fa_v2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/fa.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 11 11 " "Found 11 design units, including 11 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca4 " "Found entity 1: rca4" {  } { { "rca4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/rca4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca32.v 1 1 " "Found 1 design units, including 1 entities, in source file rca32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca32 " "Found entity 1: rca32" {  } { { "rca32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/rca32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_clk " "Found entity 1: rca_clk" {  } { { "rca_clk.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/rca_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_clk " "Found entity 1: cla_clk" {  } { { "cla_clk.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/cla_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla_clk " "Found entity 1: tb_cla_clk" {  } { { "tb_cla_clk.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/tb_cla_clk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla4 " "Found entity 1: tb_cla4" {  } { { "tb_cla4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/tb_cla4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rca_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_rca_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rca_clk " "Found entity 1: tb_rca_clk" {  } { { "tb_rca_clk.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/tb_rca_clk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rca32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_rca32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rca32 " "Found entity 1: tb_rca32" {  } { { "tb_rca32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/tb_rca32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified_clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file modified_clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modified_clb4 " "Found entity 1: modified_clb4" {  } { { "modified_clb4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/modified_clb4.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified_cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file modified_cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modified_cla4 " "Found entity 1: modified_cla4" {  } { { "modified_cla4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/modified_cla4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified_cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file modified_cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 modified_cla32 " "Found entity 1: modified_cla32" {  } { { "modified_cla32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/modified_cla32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_modified_cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_modified_cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_modified_cla32 " "Found entity 1: tb_modified_cla32" {  } { { "tb_modified_cla32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/tb_modified_cla32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cla_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cla_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 modified_cla_clk " "Found entity 1: modified_cla_clk" {  } { { "mod_cla_clk.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/mod_cla_clk.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696394570631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394570631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3_c0 clb4.v(103) " "Verilog HDL Implicit Net warning at clb4.v(103): created implicit net for \"w3_c0\"" {  } { { "clb4.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla_clk " "Elaborating entity \"cla_clk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696394570723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 cla32:u0_cla32 " "Elaborating entity \"cla32\" for hierarchy \"cla32:u0_cla32\"" {  } { { "cla_clk.v" "u0_cla32" { Text "C:/intelFPGA_lite/18.1/Assignment3/cla_clk.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla32:u0_cla32\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\"" {  } { { "cla32.v" "U0_cla4" { Text "C:/intelFPGA_lite/18.1/Assignment3/cla32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/intelFPGA_lite/18.1/Assignment3/cla4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1 " "Elaborating entity \"_xor2\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\"" {  } { { "fa_v2.v" "x1" { Text "C:/intelFPGA_lite/18.1/Assignment3/fa_v2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_inv:_inv1 " "Elaborating entity \"_inv\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_inv:_inv1\"" {  } { { "gates.v" "_inv1" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_and2:_and1 " "Elaborating entity \"_and2\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_and2:_and1\"" {  } { { "gates.v" "_and1" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_or2:_or " "Elaborating entity \"_or2\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:x1\|_or2:_or\"" {  } { { "gates.v" "_or" { Text "C:/intelFPGA_lite/18.1/Assignment3/gates.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb " "Elaborating entity \"clb4\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\"" {  } { { "cla4.v" "U4_clb" { Text "C:/intelFPGA_lite/18.1/Assignment3/cla4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and3:ad5 " "Elaborating entity \"_and3\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and3:ad5\"" {  } { { "clb4.v" "ad5" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or3:_or6_ " "Elaborating entity \"_or3\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or3:_or6_\"" {  } { { "clb4.v" "_or6_" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and4:ad8 " "Elaborating entity \"_and4\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and4:ad8\"" {  } { { "clb4.v" "ad8" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or4:_or7_ " "Elaborating entity \"_or4\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or4:_or7_\"" {  } { { "clb4.v" "_or7_" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and5:ad12 " "Elaborating entity \"_and5\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_and5:ad12\"" {  } { { "clb4.v" "ad12" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or5:_or8_ " "Elaborating entity \"_or5\" for hierarchy \"cla32:u0_cla32\|cla4:U0_cla4\|clb4:U4_clb\|_or5:_or8_\"" {  } { { "clb4.v" "_or8_" { Text "C:/intelFPGA_lite/18.1/Assignment3/clb4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394570945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696394572703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Assignment3/output_files/cla_clk.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Assignment3/output_files/cla_clk.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394573069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696394573332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696394573332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696394573428 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696394573428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696394573428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696394573428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696394573454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 04 13:42:53 2023 " "Processing ended: Wed Oct 04 13:42:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696394573454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696394573454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696394573454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696394573454 ""}
