Analysis & Synthesis report for ad_system
Sat Apr 10 10:42:54 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_state
 11. State Machine - |top|ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|xh_state
 12. State Machine - |top|ad_top:ad_top_1|ad7606:ad_ctrl|state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component
 20. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated
 21. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_o57:rdptr_g1p
 22. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_kjc:wrptr_g1p
 23. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram
 24. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_3dc:rdaclr
 25. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 26. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12
 27. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_3dc:wraclr
 28. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 29. Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15
 30. Source assignments for ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram
 31. Source assignments for sld_signaltap:auto_signaltap_0
 32. Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_90
 34. Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_90
 35. Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_0
 36. Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_0
 37. Parameter Settings for User Entity Instance: ad_top:ad_top_1|ad7606:ad_ctrl
 38. Parameter Settings for User Entity Instance: ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component
 39. Parameter Settings for User Entity Instance: ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. altpll Parameter Settings by Entity Instance
 42. dcfifo Parameter Settings by Entity Instance
 43. scfifo Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|ddr:ddr_1"
 45. Port Connectivity Checks: "ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1"
 46. Port Connectivity Checks: "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1"
 47. Port Connectivity Checks: "ddr_top:ddr_top_1"
 48. Port Connectivity Checks: "xiaobo_top:xiaobo_top_1"
 49. Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_0"
 50. Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_0"
 51. Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_90"
 52. Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_90"
 53. Port Connectivity Checks: "clk_manger:clk_manger_1|pllip:pll_u1"
 54. Port Connectivity Checks: "clk_manger:clk_manger_1"
 55. Signal Tap Logic Analyzer Settings
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 58. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 59. Elapsed Time Per Partition
 60. Connections to In-System Debugging Instance "auto_signaltap_0"
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 10 10:42:54 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; ad_system                                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,037                                       ;
;     Total combinational functions  ; 663                                         ;
;     Dedicated logic registers      ; 777                                         ;
; Total registers                    ; 777                                         ;
; Total pins                         ; 90                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,072                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; top                ; ad_system          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; ../gen/sirv_gnrl_dffs.v                                            ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v                                                   ;             ;
; ../rtl/ad7606.v                                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/rtl/ad7606.v                                                           ;             ;
; ../rtl/ddr_top.v                                                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/rtl/ddr_top.v                                                          ;             ;
; ../rtl/ad_top.v                                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/rtl/ad_top.v                                                           ;             ;
; ../rtl/xiaobo_top.v                                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/rtl/xiaobo_top.v                                                       ;             ;
; ../rtl/top.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/rtl/top.v                                                              ;             ;
; ../rtl/fifoip_150_150.v                                            ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_150_150.v                                                   ;             ;
; ../rtl/fifoip_50_150.v                                             ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_50_150.v                                                    ;             ;
; ddr_ctrl_top.v                                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl_top.v                                                     ;             ;
; ddr_ctrl.v                                                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v                                                         ;             ;
; ../rtl/ddr.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/rtl/ddr.v                                                              ;             ;
; ../rtl/clk_manger.v                                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/workary/wanzheng/rtl/clk_manger.v                                                       ;             ;
; ../rtl/pllip.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/workary/wanzheng/rtl/pllip.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;             ;
; db/pllip_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/pllip_altpll.v                                                  ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                  ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                       ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                     ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                        ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                ;             ;
; db/dcfifo_ffi1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf                                                 ;             ;
; db/a_graycounter_o57.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/a_graycounter_o57.tdf                                           ;             ;
; db/a_graycounter_kjc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/a_graycounter_kjc.tdf                                           ;             ;
; db/altsyncram_cv61.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_cv61.tdf                                             ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/dffpipe_3dc.tdf                                                 ;             ;
; db/alt_synch_pipe_rnl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/alt_synch_pipe_rnl.tdf                                          ;             ;
; db/dffpipe_cd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/dffpipe_cd9.tdf                                                 ;             ;
; db/alt_synch_pipe_snl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/alt_synch_pipe_snl.tdf                                          ;             ;
; db/dffpipe_dd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/dffpipe_dd9.tdf                                                 ;             ;
; db/cmpr_a66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_a66.tdf                                                    ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                         ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                      ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                       ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;             ;
; db/scfifo_8h41.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/scfifo_8h41.tdf                                                 ;             ;
; db/a_dpfifo_r841.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/a_dpfifo_r841.tdf                                               ;             ;
; db/a_fefifo_m4f.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/a_fefifo_m4f.tdf                                                ;             ;
; db/cntr_ao7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_ao7.tdf                                                    ;             ;
; db/altsyncram_6hm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf                                             ;             ;
; db/cntr_unb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_unb.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; db/altsyncram_0524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_0524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                         ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld3ad00edc/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,037                    ;
;                                             ;                          ;
; Total combinational functions               ; 663                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 278                      ;
;     -- 3 input functions                    ; 159                      ;
;     -- <=2 input functions                  ; 226                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 553                      ;
;     -- arithmetic mode                      ; 110                      ;
;                                             ;                          ;
; Total registers                             ; 777                      ;
;     -- Dedicated logic registers            ; 777                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 90                       ;
; Total memory bits                           ; 3072                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 401                      ;
; Total fan-out                               ; 5199                     ;
; Average fan-out                             ; 3.12                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 663 (1)             ; 777 (0)                   ; 3072        ; 0            ; 0       ; 0         ; 90   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |ad_top:ad_top_1|                                                                                                                    ; 99 (0)              ; 56 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ad_top:ad_top_1                                                                                                                                                                                                                                                                                                                            ; ad_top                            ; work         ;
;       |ad7606:ad_ctrl|                                                                                                                  ; 99 (99)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ad_top:ad_top_1|ad7606:ad_ctrl                                                                                                                                                                                                                                                                                                             ; ad7606                            ; work         ;
;    |clk_manger:clk_manger_1|                                                                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_manger_1                                                                                                                                                                                                                                                                                                                    ; clk_manger                        ; work         ;
;       |pllip:pll_u1|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_manger_1|pllip:pll_u1                                                                                                                                                                                                                                                                                                       ; pllip                             ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component                                                                                                                                                                                                                                                                               ; altpll                            ; work         ;
;             |pllip_altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component|pllip_altpll:auto_generated                                                                                                                                                                                                                                                   ; pllip_altpll                      ; work         ;
;    |ddr_top:ddr_top_1|                                                                                                                  ; 67 (6)              ; 83 (7)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1                                                                                                                                                                                                                                                                                                                          ; ddr_top                           ; work         ;
;       |ddr_ctrl_top:ddr_ctrl_top_1|                                                                                                     ; 38 (15)             ; 34 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1                                                                                                                                                                                                                                                                                              ; ddr_ctrl_top                      ; work         ;
;          |ddr_ctrl:ddr_ctrl_1|                                                                                                          ; 23 (23)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1                                                                                                                                                                                                                                                                          ; ddr_ctrl                          ; work         ;
;       |fifoip_50_150:fifoip_50_150_1|                                                                                                   ; 23 (0)              ; 42 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1                                                                                                                                                                                                                                                                                            ; fifoip_50_150                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 23 (0)              ; 42 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;             |dcfifo_ffi1:auto_generated|                                                                                                ; 23 (5)              ; 42 (12)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated                                                                                                                                                                                                                                         ; dcfifo_ffi1                       ; work         ;
;                |a_graycounter_kjc:wrptr_g1p|                                                                                            ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_kjc:wrptr_g1p                                                                                                                                                                                                             ; a_graycounter_kjc                 ; work         ;
;                |a_graycounter_o57:rdptr_g1p|                                                                                            ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_o57:rdptr_g1p                                                                                                                                                                                                             ; a_graycounter_o57                 ; work         ;
;                |alt_synch_pipe_rnl:rs_dgwp|                                                                                             ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                                                                                                                                                                                                              ; alt_synch_pipe_rnl                ; work         ;
;                   |dffpipe_cd9:dffpipe12|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12                                                                                                                                                                                        ; dffpipe_cd9                       ; work         ;
;                |alt_synch_pipe_snl:ws_dgrp|                                                                                             ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp                                                                                                                                                                                                              ; alt_synch_pipe_snl                ; work         ;
;                   |dffpipe_dd9:dffpipe15|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15                                                                                                                                                                                        ; dffpipe_dd9                       ; work         ;
;                |altsyncram_cv61:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram                                                                                                                                                                                                                ; altsyncram_cv61                   ; work         ;
;                |cmpr_a66:rdempty_eq_comp|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|cmpr_a66:rdempty_eq_comp                                                                                                                                                                                                                ; cmpr_a66                          ; work         ;
;                |cmpr_a66:wrfull_eq_comp|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|cmpr_a66:wrfull_eq_comp                                                                                                                                                                                                                 ; cmpr_a66                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                      ; dffpipe_3dc                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                      ; dffpipe_3dc                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 367 (2)             ; 548 (46)                  ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 365 (0)             ; 502 (0)                   ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 365 (88)            ; 502 (166)                 ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated                                                                                                                                                 ; altsyncram_0524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 55 (1)              ; 131 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 46 (0)              ; 115 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 46 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 85 (9)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                             ; cntr_fgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|clk_manger:clk_manger_1|pllip:pll_u1                                                                                                                                                                                                                                ; ../rtl/pllip.v          ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top|ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1                                                                                                                                                                                                                     ; ../rtl/fifoip_50_150.v  ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top|ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1                                                                                                                                                                                                                   ; ../rtl/fifoip_150_150.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_state ;
+-----------------+--------------+-----------------+---------------------------+
; Name            ; ddr_state.00 ; ddr_state.write ; ddr_state.read            ;
+-----------------+--------------+-----------------+---------------------------+
; ddr_state.00    ; 0            ; 0               ; 0                         ;
; ddr_state.read  ; 1            ; 0               ; 1                         ;
; ddr_state.write ; 1            ; 1               ; 0                         ;
+-----------------+--------------+-----------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|xh_state ;
+-------------+-------------+-------------+-------------------------------------------------------+
; Name        ; xh_state.01 ; xh_state.11 ; xh_state.00                                           ;
+-------------+-------------+-------------+-------------------------------------------------------+
; xh_state.00 ; 0           ; 0           ; 0                                                     ;
; xh_state.01 ; 1           ; 0           ; 1                                                     ;
; xh_state.11 ; 0           ; 1           ; 1                                                     ;
+-------------+-------------+-------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ad_top:ad_top_1|ad7606:ad_ctrl|state                                                                                                                                                                               ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+
; Name            ; state.READ_DONE ; state.READ_CH8 ; state.READ_CH7 ; state.READ_CH6 ; state.READ_CH5 ; state.READ_CH4 ; state.READ_CH3 ; state.READ_CH2 ; state.READ_CH1 ; state.Wait_busy ; state.Wait_1 ; state.AD_CONV ; state.IDLE ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+
; state.IDLE      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 0          ;
; state.AD_CONV   ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 1             ; 1          ;
; state.Wait_1    ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1            ; 0             ; 1          ;
; state.Wait_busy ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1               ; 0            ; 0             ; 1          ;
; state.READ_CH1  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH2  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH3  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH4  ; 0               ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH5  ; 0               ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH6  ; 0               ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH7  ; 0               ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH8  ; 0               ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_DONE ; 1               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 16                                                                                                                      ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0..2]                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|cntr_unb:rd_ptr_count|counter_reg_bit[0..2]                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component|pllip_altpll:auto_generated|pll_lock_sync                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|a_fefifo_m4f:fifo_state|cntr_ao7:count_usedw|counter_reg_bit[0..2] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; clk_manger:clk_manger_1|state_start                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; clk_manger:clk_manger_1|i[0..5]                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; clk_manger:clk_manger_1|clk_start                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|a_fefifo_m4f:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|a_fefifo_m4f:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ad_top:ad_top_1|ad7606:ad_ctrl|state~3                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; ad_top:ad_top_1|ad7606:ad_ctrl|state~4                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; ad_top:ad_top_1|ad7606:ad_ctrl|state~5                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; ad_top:ad_top_1|ad7606:ad_ctrl|state~6                                                                                                                                                       ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 24                                                                                                                                                       ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                       ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_manger:clk_manger_1|i[0]                                                                                                                                 ; Stuck at GND                   ; clk_manger:clk_manger_1|clk_start                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|a_fefifo_m4f:fifo_state|b_full     ; Stuck at GND                   ; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|a_fefifo_m4f:fifo_state|b_non_empty ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 777   ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 298   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 398   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[8]                                                                                                                                                                                                                                                                                           ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[9]                                                                                                                                                                                                                                                                                           ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[10]                                                                                                                                                                                                                                                                                          ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[11]                                                                                                                                                                                                                                                                                          ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[12]                                                                                                                                                                                                                                                                                          ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[13]                                                                                                                                                                                                                                                                                          ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[14]                                                                                                                                                                                                                                                                                          ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[15]                                                                                                                                                                                                                                                                                          ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[3]                                                                                                                                                                                                                                                                                           ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[4]                                                                                                                                                                                                                                                                                           ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[5]                                                                                                                                                                                                                                                                                           ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[6]                                                                                                                                                                                                                                                                                           ; 2       ;
; ad_top:ad_top_1|ad7606:ad_ctrl|cnt[7]                                                                                                                                                                                                                                                                                           ; 2       ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_o57:rdptr_g1p|counter5a0                                                                                                                                                                                       ; 6       ;
; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter7a0                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[13]                                                                                                                                                                                                                                                                                                                 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; Yes        ; |top|ad_top:ad_top_1|ad7606:ad_ctrl|i[2]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_state                                                                                                                                                                                                                                                                                                  ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |top|ad_top:ad_top_1|ad7606:ad_ctrl|state                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_o57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_kjc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component ;
+-------------------------------+-------------------------+-------------------------------------------------+
; Parameter Name                ; Value                   ; Type                                            ;
+-------------------------------+-------------------------+-------------------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                                         ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllip ; Untyped                                         ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                         ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                         ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                         ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                         ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                         ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                         ;
; LOCK_HIGH                     ; 1                       ; Untyped                                         ;
; LOCK_LOW                      ; 1                       ; Untyped                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                         ;
; SKIP_VCO                      ; OFF                     ; Untyped                                         ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                         ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                         ;
; BANDWIDTH                     ; 0                       ; Untyped                                         ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                         ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                         ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                                         ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                         ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                         ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                         ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                         ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                         ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                                         ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                                         ;
; CLK2_MULTIPLY_BY              ; 3                       ; Signed Integer                                  ;
; CLK1_MULTIPLY_BY              ; 3                       ; Signed Integer                                  ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer                                  ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                         ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                         ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                         ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                         ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                         ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                                         ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                                         ;
; CLK2_DIVIDE_BY                ; 1                       ; Signed Integer                                  ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer                                  ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer                                  ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                         ;
; CLK0_PHASE_SHIFT              ; 5000                    ; Untyped                                         ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                         ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                         ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                         ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                         ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                         ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                         ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                         ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                         ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                         ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                         ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                         ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                                         ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                                         ;
; CLK2_DUTY_CYCLE               ; 90                      ; Signed Integer                                  ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                                  ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                         ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                         ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                         ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                         ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                         ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                         ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                         ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                         ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                         ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                         ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                         ;
; VCO_MIN                       ; 0                       ; Untyped                                         ;
; VCO_MAX                       ; 0                       ; Untyped                                         ;
; VCO_CENTER                    ; 0                       ; Untyped                                         ;
; PFD_MIN                       ; 0                       ; Untyped                                         ;
; PFD_MAX                       ; 0                       ; Untyped                                         ;
; M_INITIAL                     ; 0                       ; Untyped                                         ;
; M                             ; 0                       ; Untyped                                         ;
; N                             ; 1                       ; Untyped                                         ;
; M2                            ; 1                       ; Untyped                                         ;
; N2                            ; 1                       ; Untyped                                         ;
; SS                            ; 1                       ; Untyped                                         ;
; C0_HIGH                       ; 0                       ; Untyped                                         ;
; C1_HIGH                       ; 0                       ; Untyped                                         ;
; C2_HIGH                       ; 0                       ; Untyped                                         ;
; C3_HIGH                       ; 0                       ; Untyped                                         ;
; C4_HIGH                       ; 0                       ; Untyped                                         ;
; C5_HIGH                       ; 0                       ; Untyped                                         ;
; C6_HIGH                       ; 0                       ; Untyped                                         ;
; C7_HIGH                       ; 0                       ; Untyped                                         ;
; C8_HIGH                       ; 0                       ; Untyped                                         ;
; C9_HIGH                       ; 0                       ; Untyped                                         ;
; C0_LOW                        ; 0                       ; Untyped                                         ;
; C1_LOW                        ; 0                       ; Untyped                                         ;
; C2_LOW                        ; 0                       ; Untyped                                         ;
; C3_LOW                        ; 0                       ; Untyped                                         ;
; C4_LOW                        ; 0                       ; Untyped                                         ;
; C5_LOW                        ; 0                       ; Untyped                                         ;
; C6_LOW                        ; 0                       ; Untyped                                         ;
; C7_LOW                        ; 0                       ; Untyped                                         ;
; C8_LOW                        ; 0                       ; Untyped                                         ;
; C9_LOW                        ; 0                       ; Untyped                                         ;
; C0_INITIAL                    ; 0                       ; Untyped                                         ;
; C1_INITIAL                    ; 0                       ; Untyped                                         ;
; C2_INITIAL                    ; 0                       ; Untyped                                         ;
; C3_INITIAL                    ; 0                       ; Untyped                                         ;
; C4_INITIAL                    ; 0                       ; Untyped                                         ;
; C5_INITIAL                    ; 0                       ; Untyped                                         ;
; C6_INITIAL                    ; 0                       ; Untyped                                         ;
; C7_INITIAL                    ; 0                       ; Untyped                                         ;
; C8_INITIAL                    ; 0                       ; Untyped                                         ;
; C9_INITIAL                    ; 0                       ; Untyped                                         ;
; C0_MODE                       ; BYPASS                  ; Untyped                                         ;
; C1_MODE                       ; BYPASS                  ; Untyped                                         ;
; C2_MODE                       ; BYPASS                  ; Untyped                                         ;
; C3_MODE                       ; BYPASS                  ; Untyped                                         ;
; C4_MODE                       ; BYPASS                  ; Untyped                                         ;
; C5_MODE                       ; BYPASS                  ; Untyped                                         ;
; C6_MODE                       ; BYPASS                  ; Untyped                                         ;
; C7_MODE                       ; BYPASS                  ; Untyped                                         ;
; C8_MODE                       ; BYPASS                  ; Untyped                                         ;
; C9_MODE                       ; BYPASS                  ; Untyped                                         ;
; C0_PH                         ; 0                       ; Untyped                                         ;
; C1_PH                         ; 0                       ; Untyped                                         ;
; C2_PH                         ; 0                       ; Untyped                                         ;
; C3_PH                         ; 0                       ; Untyped                                         ;
; C4_PH                         ; 0                       ; Untyped                                         ;
; C5_PH                         ; 0                       ; Untyped                                         ;
; C6_PH                         ; 0                       ; Untyped                                         ;
; C7_PH                         ; 0                       ; Untyped                                         ;
; C8_PH                         ; 0                       ; Untyped                                         ;
; C9_PH                         ; 0                       ; Untyped                                         ;
; L0_HIGH                       ; 1                       ; Untyped                                         ;
; L1_HIGH                       ; 1                       ; Untyped                                         ;
; G0_HIGH                       ; 1                       ; Untyped                                         ;
; G1_HIGH                       ; 1                       ; Untyped                                         ;
; G2_HIGH                       ; 1                       ; Untyped                                         ;
; G3_HIGH                       ; 1                       ; Untyped                                         ;
; E0_HIGH                       ; 1                       ; Untyped                                         ;
; E1_HIGH                       ; 1                       ; Untyped                                         ;
; E2_HIGH                       ; 1                       ; Untyped                                         ;
; E3_HIGH                       ; 1                       ; Untyped                                         ;
; L0_LOW                        ; 1                       ; Untyped                                         ;
; L1_LOW                        ; 1                       ; Untyped                                         ;
; G0_LOW                        ; 1                       ; Untyped                                         ;
; G1_LOW                        ; 1                       ; Untyped                                         ;
; G2_LOW                        ; 1                       ; Untyped                                         ;
; G3_LOW                        ; 1                       ; Untyped                                         ;
; E0_LOW                        ; 1                       ; Untyped                                         ;
; E1_LOW                        ; 1                       ; Untyped                                         ;
; E2_LOW                        ; 1                       ; Untyped                                         ;
; E3_LOW                        ; 1                       ; Untyped                                         ;
; L0_INITIAL                    ; 1                       ; Untyped                                         ;
; L1_INITIAL                    ; 1                       ; Untyped                                         ;
; G0_INITIAL                    ; 1                       ; Untyped                                         ;
; G1_INITIAL                    ; 1                       ; Untyped                                         ;
; G2_INITIAL                    ; 1                       ; Untyped                                         ;
; G3_INITIAL                    ; 1                       ; Untyped                                         ;
; E0_INITIAL                    ; 1                       ; Untyped                                         ;
; E1_INITIAL                    ; 1                       ; Untyped                                         ;
; E2_INITIAL                    ; 1                       ; Untyped                                         ;
; E3_INITIAL                    ; 1                       ; Untyped                                         ;
; L0_MODE                       ; BYPASS                  ; Untyped                                         ;
; L1_MODE                       ; BYPASS                  ; Untyped                                         ;
; G0_MODE                       ; BYPASS                  ; Untyped                                         ;
; G1_MODE                       ; BYPASS                  ; Untyped                                         ;
; G2_MODE                       ; BYPASS                  ; Untyped                                         ;
; G3_MODE                       ; BYPASS                  ; Untyped                                         ;
; E0_MODE                       ; BYPASS                  ; Untyped                                         ;
; E1_MODE                       ; BYPASS                  ; Untyped                                         ;
; E2_MODE                       ; BYPASS                  ; Untyped                                         ;
; E3_MODE                       ; BYPASS                  ; Untyped                                         ;
; L0_PH                         ; 0                       ; Untyped                                         ;
; L1_PH                         ; 0                       ; Untyped                                         ;
; G0_PH                         ; 0                       ; Untyped                                         ;
; G1_PH                         ; 0                       ; Untyped                                         ;
; G2_PH                         ; 0                       ; Untyped                                         ;
; G3_PH                         ; 0                       ; Untyped                                         ;
; E0_PH                         ; 0                       ; Untyped                                         ;
; E1_PH                         ; 0                       ; Untyped                                         ;
; E2_PH                         ; 0                       ; Untyped                                         ;
; E3_PH                         ; 0                       ; Untyped                                         ;
; M_PH                          ; 0                       ; Untyped                                         ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                         ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                         ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                         ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                         ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                         ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                         ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                         ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                         ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                         ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                         ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                         ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                         ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                         ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                         ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                         ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                         ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                         ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                         ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                         ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                         ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                         ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                         ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                         ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                         ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                         ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                         ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                                         ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                                         ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                         ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                         ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                         ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                         ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                                         ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                         ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                         ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                         ;
; CBXI_PARAMETER                ; pllip_altpll            ; Untyped                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                         ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                         ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                         ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                                  ;
+-------------------------------+-------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_90 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_90 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad_top:ad_top_1|ad7606:ad_ctrl ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                    ;
; AD_CONV        ; 0001  ; Unsigned Binary                                    ;
; Wait_1         ; 0010  ; Unsigned Binary                                    ;
; Wait_busy      ; 0011  ; Unsigned Binary                                    ;
; READ_CH1       ; 0100  ; Unsigned Binary                                    ;
; READ_CH2       ; 0101  ; Unsigned Binary                                    ;
; READ_CH3       ; 0110  ; Unsigned Binary                                    ;
; READ_CH4       ; 0111  ; Unsigned Binary                                    ;
; READ_CH5       ; 1000  ; Unsigned Binary                                    ;
; READ_CH6       ; 1001  ; Unsigned Binary                                    ;
; READ_CH7       ; 1010  ; Unsigned Binary                                    ;
; READ_CH8       ; 1011  ; Unsigned Binary                                    ;
; READ_DONE      ; 1100  ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_ffi1  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 16           ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_8h41  ; Untyped                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 23                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 23                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                        ; Untyped        ;
; sld_segment_size                                ; 128                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 90                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 23                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                         ;
+----------------------------+-------------------------------------------------------------------------+
; Name                       ; Value                                                                   ;
+----------------------------+-------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                       ;
; Entity Instance            ; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                              ;
;     -- LPM_WIDTH           ; 16                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                     ;
;     -- USE_EAB             ; ON                                                                      ;
+----------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                           ;
+----------------------------+---------------------------------------------------------------------------+
; Name                       ; Value                                                                     ;
+----------------------------+---------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                         ;
; Entity Instance            ; ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                              ;
;     -- lpm_width           ; 16                                                                        ;
;     -- LPM_NUMWORDS        ; 8                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                       ;
;     -- USE_EAB             ; ON                                                                        ;
+----------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|ddr:ddr_1"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; read_req ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1"                                                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; fifo_xb_w_data ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "fifo_xb_w_data[15..1]" have no fanouts ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1"                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..1]" will be connected to GND. ;
; sclr ; Input ; Info     ; Explicitly unconnected                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddr_top_1"                                                                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; fifo_xb_r_data ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "fifo_xb_r_data[15..1]" have no fanouts ;
; fifo_xb_use    ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "fifo_xb_use[2..1]" have no fanouts      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xiaobo_top:xiaobo_top_1"                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_xb_r_data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "fifo_xb_r_data[15..1]" will be connected to GND. ;
; fifo_xb_use    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "fifo_xb_use[2..1]" will be connected to GND.      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_0" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; lden ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_0" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; dnxt ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_90" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; lden ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_90" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; dnxt ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_manger_1|pllip:pll_u1" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; areset ; Input ; Info     ; Explicitly unconnected               ;
+--------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_manger_1"                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_1_50_90 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 23                  ; 23               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 90                          ;
; cycloneiii_ff         ; 139                         ;
;     CLR               ; 48                          ;
;     CLR SCLR          ; 14                          ;
;     ENA               ; 41                          ;
;     ENA CLR           ; 16                          ;
;     ENA SCLR          ; 6                           ;
;     SCLR              ; 1                           ;
;     SLD               ; 3                           ;
;     plain             ; 10                          ;
; cycloneiii_lcell_comb ; 171                         ;
;     arith             ; 36                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 4                           ;
;     normal            ; 135                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 56                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 1.99                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 199                                                    ;
; cycloneiii_ff         ; 548                                                    ;
;     CLR               ; 57                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 126                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 9                                                      ;
;     plain             ; 209                                                    ;
; cycloneiii_lcell_comb ; 367                                                    ;
;     arith             ; 66                                                     ;
;         2 data inputs ; 65                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 301                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 20                                                     ;
;         3 data inputs ; 103                                                    ;
;         4 data inputs ; 167                                                    ;
; cycloneiii_ram_block  ; 23                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.86                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 125                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 117                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.83                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                          ;
+--------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                     ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                  ; Details ;
+--------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; ad_ch[0]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[0]                                                                                            ; N/A     ;
; ad_ch[0]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[0]                                                                                            ; N/A     ;
; ad_ch[1]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[1]                                                                                            ; N/A     ;
; ad_ch[1]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[1]                                                                                            ; N/A     ;
; ad_ch[2]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[2]                                                                                            ; N/A     ;
; ad_ch[2]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[2]                                                                                            ; N/A     ;
; ad_ch[3]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[3]                                                                                            ; N/A     ;
; ad_ch[3]~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_ch[3]                                                                                            ; N/A     ;
; ad_reset~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_reset                                                                                            ; N/A     ;
; ad_reset~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|ad_reset                                                                                            ; N/A     ;
; addr_out[0]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                               ; N/A     ;
; addr_out[0]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                               ; N/A     ;
; addr_out[1]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                               ; N/A     ;
; addr_out[1]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                               ; N/A     ;
; addr_out[2]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                               ; N/A     ;
; addr_out[2]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                ; N/A     ;
; clk_150_0~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk_manger:clk_manger_1|clk_150_0                                                                                                  ; N/A     ;
; data_flag~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|data_flag                                                                                           ; N/A     ;
; data_flag~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|data_flag                                                                                           ; N/A     ;
; fifo_ad_full_flag~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|full_flag_2                                                                                                      ; N/A     ;
; fifo_ad_full_flag~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|full_flag_2                                                                                                      ; N/A     ;
; fifo_ad_r_data[0]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram|q_b[0] ; N/A     ;
; fifo_ad_r_data[0]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram|q_b[0] ; N/A     ;
; fifo_ad_r_data[1]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram|q_b[1] ; N/A     ;
; fifo_ad_r_data[1]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram|q_b[1] ; N/A     ;
; fifo_ad_r_data[2]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram|q_b[2] ; N/A     ;
; fifo_ad_r_data[2]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram|q_b[2] ; N/A     ;
; fifo_ad_rreq~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|fifo_ad_rreq~0                                                                       ; N/A     ;
; fifo_ad_rreq~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|fifo_ad_rreq~0                                                                       ; N/A     ;
; out_addr_out[0]~output   ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|out_addr[0]                                                      ; N/A     ;
; out_addr_out[0]~output   ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|out_addr[0]                                                      ; N/A     ;
; out_addr_out[1]~output   ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|out_addr[1]                                                      ; N/A     ;
; out_addr_out[1]~output   ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|out_addr[1]                                                      ; N/A     ;
; out_addr_out[2]~output   ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|out_addr[2]                                                      ; N/A     ;
; out_addr_out[2]~output   ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|out_addr[2]                                                      ; N/A     ;
; read_ddr_out~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|read_ddr                                                         ; N/A     ;
; read_ddr_out~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|read_ddr                                                         ; N/A     ;
; state_out[0]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr3                                                                                             ; N/A     ;
; state_out[0]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr3                                                                                             ; N/A     ;
; state_out[1]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr2                                                                                             ; N/A     ;
; state_out[1]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr2                                                                                             ; N/A     ;
; state_out[2]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr1                                                                                             ; N/A     ;
; state_out[2]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr1                                                                                             ; N/A     ;
; state_out[3]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr0                                                                                             ; N/A     ;
; state_out[3]~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ad_top:ad_top_1|ad7606:ad_ctrl|WideOr0                                                                                             ; N/A     ;
; write_ddr_out~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|write_ddr                                                        ; N/A     ;
; write_ddr_out~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|write_ddr                                                        ; N/A     ;
+--------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr 10 10:42:23 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad_system -c ad_system
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file /intelfpga_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v
    Info (12023): Found entity 1: sirv_gnrl_dfflrs File: C:/intelFPGA_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v Line: 2
    Info (12023): Found entity 2: sirv_gnrl_dfflr File: C:/intelFPGA_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v Line: 37
    Info (12023): Found entity 3: sirv_gnrl_dffl File: C:/intelFPGA_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v Line: 72
    Info (12023): Found entity 4: sirv_gnrl_dffrs File: C:/intelFPGA_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v Line: 104
    Info (12023): Found entity 5: sirv_gnrl_dffr File: C:/intelFPGA_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v Line: 136
    Info (12023): Found entity 6: sirv_gnrl_ltch File: C:/intelFPGA_lite/workary/wanzheng/gen/sirv_gnrl_dffs.v Line: 167
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/ad7606.v
    Info (12023): Found entity 1: ad7606 File: C:/intelFPGA_lite/workary/wanzheng/rtl/ad7606.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/ddr_top.v
    Info (12023): Found entity 1: ddr_top File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr_top.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/ad_top.v
    Info (12023): Found entity 1: ad_top File: C:/intelFPGA_lite/workary/wanzheng/rtl/ad_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/xiaobo_top.v
    Info (12023): Found entity 1: xiaobo_top File: C:/intelFPGA_lite/workary/wanzheng/rtl/xiaobo_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/top.v
    Info (12023): Found entity 1: top File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/ctrl_top.v
    Info (12023): Found entity 1: ctrl_top File: C:/intelFPGA_lite/workary/wanzheng/rtl/ctrl_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/fifoip_150_150.v
    Info (12023): Found entity 1: fifoip_150_150 File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_150_150.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/fifoip_50_150.v
    Info (12023): Found entity 1: fifoip_50_150 File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_50_150.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ddr_ctrl_top.v
    Info (12023): Found entity 1: ddr_ctrl_top File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ddr_ctrl.v
    Info (12023): Found entity 1: ddr_ctrl File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/ddr.v
    Info (12023): Found entity 1: ddr File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/clk_manger.v
    Info (12023): Found entity 1: clk_manger File: C:/intelFPGA_lite/workary/wanzheng/rtl/clk_manger.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/wanzheng/rtl/pllip.v
    Info (12023): Found entity 1: pllip File: C:/intelFPGA_lite/workary/wanzheng/rtl/pllip.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at top.v(59): created implicit net for "reset_1_50" File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at ddr_ctrl_top.v(36): created implicit net for "fifo_xb_wreq" File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl_top.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at ddr_ctrl_top.v(42): created implicit net for "have_read" File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl_top.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at ddr_ctrl_top.v(43): created implicit net for "have_write" File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl_top.v Line: 43
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "clk_manger" for hierarchy "clk_manger:clk_manger_1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 51
Info (12128): Elaborating entity "pllip" for hierarchy "clk_manger:clk_manger_1|pllip:pll_u1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/clk_manger.v Line: 63
Info (12128): Elaborating entity "altpll" for hierarchy "clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component" File: C:/intelFPGA_lite/workary/wanzheng/rtl/pllip.v Line: 112
Info (12130): Elaborated megafunction instantiation "clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component" File: C:/intelFPGA_lite/workary/wanzheng/rtl/pllip.v Line: 112
Info (12133): Instantiated megafunction "clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/workary/wanzheng/rtl/pllip.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "5000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "90"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllip_altpll.v
    Info (12023): Found entity 1: pllip_altpll File: C:/intelFPGA_lite/workary/wanzheng/prj/db/pllip_altpll.v Line: 31
Info (12128): Elaborating entity "pllip_altpll" for hierarchy "clk_manger:clk_manger_1|pllip:pll_u1|altpll:altpll_component|pllip_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sirv_gnrl_dffrs" for hierarchy "clk_manger:clk_manger_1|sirv_gnrl_dffrs:reset_dffrs_50_90" File: C:/intelFPGA_lite/workary/wanzheng/rtl/clk_manger.v Line: 74
Info (12128): Elaborating entity "sirv_gnrl_dffl" for hierarchy "clk_manger:clk_manger_1|sirv_gnrl_dffl:reset_dffl_50_90" File: C:/intelFPGA_lite/workary/wanzheng/rtl/clk_manger.v Line: 75
Info (12128): Elaborating entity "ad_top" for hierarchy "ad_top:ad_top_1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 75
Info (12128): Elaborating entity "ad7606" for hierarchy "ad_top:ad_top_1|ad7606:ad_ctrl" File: C:/intelFPGA_lite/workary/wanzheng/rtl/ad_top.v Line: 44
Warning (10230): Verilog HDL assignment warning at ad7606.v(56): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/workary/wanzheng/rtl/ad7606.v Line: 56
Info (12128): Elaborating entity "xiaobo_top" for hierarchy "xiaobo_top:xiaobo_top_1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 86
Warning (10034): Output port "fifo_xb_rreq" at xiaobo_top.v(2) has no driver File: C:/intelFPGA_lite/workary/wanzheng/rtl/xiaobo_top.v Line: 2
Warning (12158): Entity "xiaobo_top" contains only dangling pins File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 86
Info (12128): Elaborating entity "ddr_top" for hierarchy "ddr_top:ddr_top_1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 120
Info (12128): Elaborating entity "fifoip_50_150" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr_top.v Line: 97
Info (12128): Elaborating entity "dcfifo" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_50_150.v Line: 81
Info (12130): Elaborated megafunction instantiation "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_50_150.v Line: 81
Info (12133): Instantiated megafunction "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_50_150.v Line: 81
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ffi1.tdf
    Info (12023): Found entity 1: dcfifo_ffi1 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_ffi1" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf
    Info (12023): Found entity 1: a_graycounter_o57 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_graycounter_o57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_o57" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_o57:rdptr_g1p" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf
    Info (12023): Found entity 1: a_graycounter_kjc File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_graycounter_kjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kjc" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_kjc:wrptr_g1p" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv61.tdf
    Info (12023): Found entity 1: altsyncram_cv61 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_cv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cv61" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_cv61:fifo_ram" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_3dc:rdaclr" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rnl File: C:/intelFPGA_lite/workary/wanzheng/prj/db/alt_synch_pipe_rnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rnl" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe12" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/alt_synch_pipe_rnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/intelFPGA_lite/workary/wanzheng/prj/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "ddr_top:ddr_top_1|fifoip_50_150:fifoip_50_150_1|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|cmpr_a66:rdempty_eq_comp" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/dcfifo_ffi1.tdf Line: 63
Info (12128): Elaborating entity "fifoip_150_150" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr_top.v Line: 122
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component" File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_150_150.v Line: 85
Info (12130): Elaborated megafunction instantiation "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component" File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_150_150.v Line: 85
Info (12133): Instantiated megafunction "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA_lite/workary/wanzheng/rtl/fifoip_150_150.v Line: 85
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8h41.tdf
    Info (12023): Found entity 1: scfifo_8h41 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/scfifo_8h41.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8h41" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r841.tdf
    Info (12023): Found entity 1: a_dpfifo_r841 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_dpfifo_r841.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_r841" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/scfifo_8h41.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf
    Info (12023): Found entity 1: a_fefifo_m4f File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_fefifo_m4f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_m4f" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|a_fefifo_m4f:fifo_state" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_dpfifo_r841.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_ao7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|a_fefifo_m4f:fifo_state|cntr_ao7:count_usedw" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_fefifo_m4f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6hm1.tdf
    Info (12023): Found entity 1: altsyncram_6hm1 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6hm1" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_dpfifo_r841.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_unb.tdf Line: 26
Info (12128): Elaborating entity "cntr_unb" for hierarchy "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|cntr_unb:rd_ptr_count" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_dpfifo_r841.tdf Line: 45
Info (12128): Elaborating entity "ddr_ctrl_top" for hierarchy "ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1" File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr_top.v Line: 147
Info (12128): Elaborating entity "ddr_ctrl" for hierarchy "ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1" File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl_top.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at ddr_ctrl.v(150): inferring latch(es) for variable "addr", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v Line: 150
Info (10041): Inferred latch for "addr[0]" at ddr_ctrl.v(150) File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v Line: 150
Info (10041): Inferred latch for "addr[1]" at ddr_ctrl.v(150) File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v Line: 150
Info (10041): Inferred latch for "addr[2]" at ddr_ctrl.v(150) File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v Line: 150
Info (12128): Elaborating entity "ddr" for hierarchy "ddr_top:ddr_top_1|ddr_ctrl_top:ddr_ctrl_top_1|ddr_ctrl:ddr_ctrl_1|ddr:ddr_1" File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v Line: 201
Warning (10034): Output port "r_data" at ddr.v(8) has no driver File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr.v Line: 8
Warning (10034): Output port "read_req" at ddr.v(5) has no driver File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr.v Line: 5
Warning (10034): Output port "rdata_vaild" at ddr.v(10) has no driver File: C:/intelFPGA_lite/workary/wanzheng/rtl/ddr.v Line: 10
Warning (12158): Entity "ddr" contains only dangling pins File: C:/intelFPGA_lite/workary/wanzheng/prj/ddr_ctrl.v Line: 201
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf
    Info (12023): Found entity 1: altsyncram_0524 File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_0524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/intelFPGA_lite/workary/wanzheng/prj/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/intelFPGA_lite/workary/wanzheng/prj/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_fgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/intelFPGA_lite/workary/wanzheng/prj/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.10.10:42:41 Progress: Loading sld3ad00edc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ad00edc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/workary/wanzheng/prj/db/ip/sld3ad00edc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[0]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 40
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[1]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 70
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[2]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 100
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[3]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 130
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[4]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 160
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[5]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 190
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[6]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 220
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[7]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 250
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[8]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 280
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[9]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 310
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[10]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 340
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[11]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 370
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[12]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 400
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[13]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 430
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[14]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 460
        Warning (14320): Synthesized away node "ddr_top:ddr_top_1|fifoip_150_150:fifoip_150_150_1|scfifo:scfifo_component|scfifo_8h41:auto_generated|a_dpfifo_r841:dpfifo|altsyncram_6hm1:FIFOram|q_b[15]" File: C:/intelFPGA_lite/workary/wanzheng/prj/db/altsyncram_6hm1.tdf Line: 490
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/workary/wanzheng/prj/db/a_graycounter_o57.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ad_os[0]" is stuck at GND File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 11
    Warning (13410): Pin "ad_os[1]" is stuck at GND File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 11
    Warning (13410): Pin "ad_os[2]" is stuck at GND File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 11
    Warning (13410): Pin "addr_out[0]" is stuck at GND File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 21
    Warning (13410): Pin "addr_out[1]" is stuck at GND File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 21
    Warning (13410): Pin "addr_out[2]" is stuck at GND File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/workary/wanzheng/prj/output_files/ad_system.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 79 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "start" File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 5
    Warning (15610): No output dependent on input pin "first_data" File: C:/intelFPGA_lite/workary/wanzheng/rtl/top.v Line: 10
Info (21057): Implemented 1192 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 1057 logic cells
    Info (21064): Implemented 39 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4857 megabytes
    Info: Processing ended: Sat Apr 10 10:42:54 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/workary/wanzheng/prj/output_files/ad_system.map.smsg.


