(ExpressProject ""
  (ProjectVersion "19981106")
  (SoftwareVersion "24.1 S005 (4301626)  [6/2/2025]-[11/20/25]")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library")
    ("Allegro Netlist Directory" "allegro")
    (File ".\t500_test_version_control.dsn"
      (Type "Schematic Design"))
    (BuildFileAddedOrDeleted "x")
    (CompileFileAddedOrDeleted "x")
    (DOCKED "TRUE")
    (DOCKING_POSITION "59420")
    (NoModify))
  (Folder "Layout")
  (Folder "Outputs")
  (Folder "Referenced Projects")
  (Folder "PSpice Resources"
    (Folder "Simulation Profiles")
    (Folder "Model Libraries"
      (Sort User))
    (Folder "Stimulus Files"
      (Sort User))
    (Folder "Include Files"
      (Sort User)))
  (Folder "Logs")
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources" ".\t500_test_version_control.dsn")
      (Path "Design Resources" ".\t500_test_version_control.dsn" "p4071_a02")
      (Path "Design Resources" ".\t500_test_version_control.dsn"
         "sub_can_bus_termination")
      (Path "Design Resources" ".\t500_test_version_control.dsn"
         "sub_can_tcan1042")
      (Path "Design Resources" ".\t500_test_version_control.dsn"
         "sub_can_tcan1043_son14")
      (Select "Design Resources" ".\t500_test_version_control.dsn" "p4071_a02"
         "020-M.2 Key E"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -1 -1 0 332 0 458"))
      (Tab 0))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 2 3 -1 -1 5 24 5 971 24 476")
        (Scroll "379 214")
        (Zoom "54")
        (Occurrence "/"))
      (Path "E:\ACL DIGITAL\GIT\T500_SCH_TEST\T500_TEST_VERSION_CONTROL.DSN")
      (Schematic "p4071_a02")
      (Page "020-M.2 Key E")))
  (MPSSessionName "ElectroCaps")
  (PartMRUSelector))
