
./sdr_test:     Dateiformat elf32-or1k

SYMBOL TABLE:
00000000 l    d  .vectors	00000000 .vectors
00002000 l    d  .init	00000000 .init
00002028 l    d  .text	00000000 .text
0000ad9c l    d  .fini	00000000 .fini
0000adb8 l    d  .rodata	00000000 .rodata
0000b39c l    d  .eh_frame	00000000 .eh_frame
0000b3a0 l    d  .ctors	00000000 .ctors
0000b3a8 l    d  .dtors	00000000 .dtors
0000b3b0 l    d  .jcr	00000000 .jcr
0000b3b4 l    d  .data	00000000 .data
00080000 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    df *ABS*	00000000 /opt/or1k-toolchain/lib/gcc/or1k-elf/4.9.1/../../../../or1k-elf/lib/crt0.o
00000100 l       .vectors	00000000 __reset
00000000 l    df *ABS*	00000000 crtstuff.c
0000b3a0 l     O .ctors	00000000 __CTOR_LIST__
0000b3a8 l     O .dtors	00000000 __DTOR_LIST__
0000b39c l     O .eh_frame	00000000 __EH_FRAME_BEGIN__
0000b3b0 l     O .jcr	00000000 __JCR_LIST__
00002148 l     F .text	00000000 deregister_tm_clones
000021a4 l     F .text	00000000 register_tm_clones
00002210 l     F .text	00000000 __do_global_dtors_aux
00080000 l     O .bss	00000001 completed.2860
00080004 l     O .bss	00000004 dtor_idx.2862
000022e8 l     F .text	00000000 call___do_global_dtors_aux
00002304 l     F .text	00000000 frame_dummy
00080008 l     O .bss	00000018 object.2875
00002384 l     F .text	00000000 call_frame_dummy
00000000 l    df *ABS*	00000000 crtstuff.c
0000b3a4 l     O .ctors	00000000 __CTOR_END__
0000b39c l     O .eh_frame	00000000 __FRAME_END__
0000b3b0 l     O .jcr	00000000 __JCR_END__
0000ad2c l     F .text	00000000 __do_global_ctors_aux
0000ad80 l     F .text	00000000 call___do_global_ctors_aux
00000000 l    df *ABS*	00000000 adc.c
000023a0 l     F .text	000000e0 ADC_SendData
00000000 l    df *ABS*	00000000 arp.c
000025b4 l     F .text	000000fc ARP_ResponseIP
00000000 l    df *ABS*	00000000 atlys.c
00000000 l    df *ABS*	00000000 clk.c
0000add0 l     O .rodata	00000100 BitReverseTable256
0000aed0 l     O .rodata	00000024 dwClkConfig
000026b0 l     F .text	00000100 CLK_SpiWrite32
000027b0 l     F .text	00000138 CLK_SpiRead32
00000000 l    df *ABS*	00000000 debug.c
00080020 l     O .bss	00000004 dwBlinkCnt
00080024 l     O .bss	00000004 dwDebugTimer
00000000 l    df *ABS*	00000000 eth.c
00080028 l     O .bss	00000028 ETH_PacketState
00080050 l     O .bss	00003a98 ucETH_PacketBuf
00083ae8 l     O .bss	00000004 dwCurrentTxBuf
00083aec l     O .bss	00000004 dwLast.1488
00083af0 l     O .bss	00000004 dwCurrentRxBuf.1523
00000000 l    df *ABS*	00000000 fpga.c
00083af4 l     O .bss	00000002 wReg
000035c4 l     F .text	000000d4 FPGA_UpdateReg
00000000 l    df *ABS*	00000000 main.c
00003790 l     F .text	00000074 init
00000000 l    df *ABS*	00000000 packet.c
00000000 l    df *ABS*	00000000 spi.c
00083af8 l     O .bss	00000004 SPI_pCallback
00003f80 l     F .text	00000058 SPI_Reset
00000000 l    df *ABS*	00000000 timer.c
00083afc l     O .bss	00000040 SWI_List
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0000b3d4 l     O .data	00000424 impure_data
00000000 l    df *ABS*	00000000 iprintf.c
00000000 l    df *ABS*	00000000 or1k-impure.c
0000b7fc l     O .data	00000424 _exception_impure_data
00000000 l    df *ABS*	00000000 lib_a-or1k-support-asm.o
0000bc20 l       .data	00000000 or1k_interrupt_handler0
0000bc24 l       .data	00000000 or1k_interrupt_handler1
0000bc28 l       .data	00000000 or1k_interrupt_handler2
0000bc2c l       .data	00000000 or1k_interrupt_handler3
0000bc30 l       .data	00000000 or1k_interrupt_handler4
0000bc34 l       .data	00000000 or1k_interrupt_handler5
0000bc38 l       .data	00000000 or1k_interrupt_handler6
0000bc3c l       .data	00000000 or1k_interrupt_handler7
0000bc40 l       .data	00000000 or1k_interrupt_handler8
0000bc44 l       .data	00000000 or1k_interrupt_handler9
0000bc48 l       .data	00000000 or1k_interrupt_handler10
0000bc4c l       .data	00000000 or1k_interrupt_handler11
0000bc50 l       .data	00000000 or1k_interrupt_handler12
0000bc54 l       .data	00000000 or1k_interrupt_handler13
0000bc58 l       .data	00000000 or1k_interrupt_handler14
0000bc5c l       .data	00000000 or1k_interrupt_handler15
0000bc60 l       .data	00000000 or1k_interrupt_handler16
0000bc64 l       .data	00000000 or1k_interrupt_handler17
0000bc68 l       .data	00000000 or1k_interrupt_handler18
0000bc6c l       .data	00000000 or1k_interrupt_handler19
0000bc70 l       .data	00000000 or1k_interrupt_handler20
0000bc74 l       .data	00000000 or1k_interrupt_handler21
0000bc78 l       .data	00000000 or1k_interrupt_handler22
0000bc7c l       .data	00000000 or1k_interrupt_handler23
0000bc80 l       .data	00000000 or1k_interrupt_handler24
0000bc84 l       .data	00000000 or1k_interrupt_handler25
0000bc88 l       .data	00000000 or1k_interrupt_handler26
0000bc8c l       .data	00000000 or1k_interrupt_handler27
0000bc90 l       .data	00000000 or1k_interrupt_handler28
0000bc94 l       .data	00000000 or1k_interrupt_handler29
0000bc98 l       .data	00000000 or1k_interrupt_handler30
0000bc9c l       .data	00000000 or1k_interrupt_handler31
0000bca0 l       .data	00000000 or1k_interrupt_handler_data_ptr0
0000bca4 l       .data	00000000 or1k_interrupt_handler_data_ptr1
0000bca8 l       .data	00000000 or1k_interrupt_handler_data_ptr2
0000bcac l       .data	00000000 or1k_interrupt_handler_data_ptr3
0000bcb0 l       .data	00000000 or1k_interrupt_handler_data_ptr4
0000bcb4 l       .data	00000000 or1k_interrupt_handler_data_ptr5
0000bcb8 l       .data	00000000 or1k_interrupt_handler_data_ptr6
0000bcbc l       .data	00000000 or1k_interrupt_handler_data_ptr7
0000bcc0 l       .data	00000000 or1k_interrupt_handler_data_ptr8
0000bcc4 l       .data	00000000 or1k_interrupt_handler_data_ptr9
0000bcc8 l       .data	00000000 or1k_interrupt_handler_data_ptr10
0000bccc l       .data	00000000 or1k_interrupt_handler_data_ptr11
0000bcd0 l       .data	00000000 or1k_interrupt_handler_data_ptr12
0000bcd4 l       .data	00000000 or1k_interrupt_handler_data_ptr13
0000bcd8 l       .data	00000000 or1k_interrupt_handler_data_ptr14
0000bcdc l       .data	00000000 or1k_interrupt_handler_data_ptr15
0000bce0 l       .data	00000000 or1k_interrupt_handler_data_ptr16
0000bce4 l       .data	00000000 or1k_interrupt_handler_data_ptr17
0000bce8 l       .data	00000000 or1k_interrupt_handler_data_ptr18
0000bcec l       .data	00000000 or1k_interrupt_handler_data_ptr19
0000bcf0 l       .data	00000000 or1k_interrupt_handler_data_ptr20
0000bcf4 l       .data	00000000 or1k_interrupt_handler_data_ptr21
0000bcf8 l       .data	00000000 or1k_interrupt_handler_data_ptr22
0000bcfc l       .data	00000000 or1k_interrupt_handler_data_ptr23
0000bd00 l       .data	00000000 or1k_interrupt_handler_data_ptr24
0000bd04 l       .data	00000000 or1k_interrupt_handler_data_ptr25
0000bd08 l       .data	00000000 or1k_interrupt_handler_data_ptr26
0000bd0c l       .data	00000000 or1k_interrupt_handler_data_ptr27
0000bd10 l       .data	00000000 or1k_interrupt_handler_data_ptr28
0000bd14 l       .data	00000000 or1k_interrupt_handler_data_ptr29
0000bd18 l       .data	00000000 or1k_interrupt_handler_data_ptr30
0000bd1c l       .data	00000000 or1k_interrupt_handler_data_ptr31
0000bd20 l       .data	00000000 or1k_exception_handler_buserr
0000bd24 l       .data	00000000 or1k_exception_handler_dpfault
0000bd28 l       .data	00000000 or1k_exception_handler_ipfault
0000bd2c l       .data	00000000 or1k_exception_handler_tick
0000bd30 l       .data	00000000 or1k_exception_handler_align
0000bd34 l       .data	00000000 or1k_exception_handler_illegal
0000bd38 l       .data	00000000 or1k_exception_handler_interrupt
0000bd3c l       .data	00000000 or1k_exception_handler_dtlbmiss
0000bd40 l       .data	00000000 or1k_exception_handler_itlbmiss
0000bd44 l       .data	00000000 or1k_exception_handler_range
0000bd48 l       .data	00000000 or1k_exception_handler_systemcall
0000bd4c l       .data	00000000 or1k_exception_handler_float
0000bd50 l       .data	00000000 or1k_exception_handler_trap
0000bd54 l       .data	00000000 or1k_exception_handler_reserved0
0000bd58 l       .data	00000000 or1k_exception_handler_reserved1
0000bd5c l       .data	00000000 or1k_exception_handler_reserved2
0000bd60 l       .data	00000000 or1k_exception_handler_reserved3
0000bd64 l       .data	00000000 or1k_exception_handler_reserved4
0000bd68 l       .data	00000000 or1k_exception_handler_reserved5
0000bd6c l       .data	00000000 or1k_exception_handler_reserved6
0000bd70 l       .data	00000000 or1k_exception_handler_reserved7
0000bd74 l       .data	00000000 or1k_exception_handler_reserved8
0000bd78 l       .data	00000000 or1k_exception_handler_reserved9
0000bd7c l       .data	00000000 or1k_exception_handler_reserved10
0000bd80 l       .data	00000000 or1k_exception_handler_reserved11
0000bd84 l       .data	00000000 or1k_exception_handler_reserved12
0000bd88 l       .data	00000000 or1k_exception_handler_reserved13
0000bd8c l       .data	00000000 or1k_exception_handler_reserved14
0000bd90 l       .data	00000000 or1k_exception_handler_reserved15
00005230 l       .text	00000000 exception_exit
00000000 l    df *ABS*	00000000 or1k-support.c
0000bd94 l     O .data	00000004 lfsr.1045
00083b3c l     O .bss	00000004 period.1046
00000000 l    df *ABS*	00000000 vfprintf.c
000056bc l     F .text	0000011c __sprint_r.part.0
0000b384 l     O .rodata	00000010 blanks.4008
00006a0c l     F .text	000000e4 __sbprintf
0000b374 l     O .rodata	00000010 zeroes.4009
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00007294 l     F .text	00000018 __fp_lock
000072ac l     F .text	00000018 __fp_unlock
000072ec l     F .text	000001a8 __sinit.part.1
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
0000bdb8 l     O .data	00000020 lc_ctype_charset
0000bd98 l     O .data	00000020 lc_message_charset
0000bdd8 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 read.c
00000000 l    df *ABS*	00000000 sbrk.c
0000c228 l     O .data	00000004 heap_ptr.1623
00000000 l    df *ABS*	00000000 write.c
00000000 l    df *ABS*	00000000 
00005690 g     F .text	0000002c or1k_timer_reset_ticks
0000a90c g     F .text	00000068 _isatty_r
0000b7f8 g     O .data	00000004 _exception_impure_ptr
0000a974 g     F .text	00000068 _lseek_r
00002e08 g     F .text	00000050 __uart_getc
0000a488 g     F .text	000000c4 _wcrtomb_r
00009fec g     F .text	00000068 __sseek
00007688 g     F .text	00000030 __sinit
0000a2a4 g     F .text	0000019c __swbuf_r
00008568 g     F .text	00000090 _setlocale_r
00007494 g     F .text	00000078 __sfmoreglue
00005048 g     F .text	00000000 or1k_interrupt_handler_add
000098b4 g     F .text	00000070 __malloc_unlock
00002030  w      .text	00000000 _board_init_data
0000b39c g       .eh_frame	00000000 __data_load
00002e58 g     F .text	0000006c ETH_Init
000040c8 g     F .text	00000064 SPI_Interrupt
00009508 g     F .text	000001a4 memmove
00007654 g     F .text	00000034 _cleanup
0000ac10 g       .text	00000000 .hidden __udivsi3_internal
00003698 g     F .text	00000054 FPGA_SetBits
00002cd0 g     F .text	00000060 DEBUG_TriggerLED
00003d5c g     F .text	000000f0 SPI_SetInterruptCount
00002028  w      .text	00000000 _board_init_early
00083b84 g     O .bss	00000004 dwFinished
00002aa8 g     F .text	000000a0 DEBUG_LEDCallback
0000a8a0 g     F .text	0000006c _fstat_r
000055fc g     F .text	00000034 or1k_timer_pause
00002ec4 g     F .text	00000140 ETH_CheckPacket
00009f44 g     F .text	00000018 __seofread
00004dbc g       .text	00000000 or1k_dmmu_enable
0000b3c4 g       .data	00000000 exception_stack_bottom
00005380 g     F .text	0000005c or1k_rand
000030fc g     F .text	0000008c ETH_GetBuffer
000093ac g     F .text	0000015c memcpy
0000c22c g     O .data	00000000 .hidden __TMC_END__
000072c4 g     F .text	00000028 _cleanup_r
0000b3ac g     O .dtors	00000000 .hidden __DTOR_END__
00000000  w      *UND*	00000000 malloc
0000ac10 g     F .text	000000fc .hidden __udivsi3
00004d9c g     F .text	00000020 __getreent
00005494 g     F .text	0000006c or1k_timer_set_period
00004f70 g     F .text	00000000 or1k_dcache_enable
000085f8 g     F .text	0000001c __locale_charset
0000ac08  w      .text	00000000 _board_init
00083b7c g     O .bss	00000004 __malloc_top_pad
0000b3cc g     O .data	00000000 .hidden __dso_handle
0000be10 g     O .data	00000004 __mb_cur_max
00008668 g     F .text	0000001c _localeconv_r
00007e20 g     F .text	0000059c __sfvwrite_r
0000aaac g     F .text	00000058 _sbrk_r
00083b80 g     O .bss	00000004 dwTest
0000a9dc g     F .text	000000d0 _read_r
0000a6dc g     F .text	0000015c _fclose_r
00083b9c g     O .bss	00000004 _malloc_lock_restore_interrupts
00007224 g     F .text	00000070 fflush
0000bd20 g       .data	00000000 or1k_exception_handler_table
00083b78 g     O .bss	00000004 __malloc_max_sbrked_mem
000055a0 g     F .text	00000034 or1k_timer_disable
00005350 g     F .text	00000018 or1k_mtspr
0000490c g     F .text	000000d0 TIMER_SetReload
0000abf4  w      .text	00000000 _board_exit
0000b1e0 g     O .rodata	00000004 _global_impure_ptr
00009924 g     F .text	000005b8 _realloc_r
00007768 g     F .text	000001b8 _fputwc_r
0000b3b8 g       .data	00000000 stack_bottom
000047d4 g     F .text	00000138 TIMER_Start
00005500 g     F .text	00000028 or1k_timer_set_handler
00007708 g     F .text	00000030 __fp_lock_all
00004c38 g     F .text	00000164 __impure_init
00002004 g       .init	00000000 _init
000055d4 g     F .text	00000028 or1k_timer_restore
0000334c g     F .text	000001fc ETH_RX_Interrupt
0000adc4 g     O .rodata	00000004 _board_uart_base
000043c4 g     F .text	000002a8 TIMER_AddHandler
00003c50 g     F .text	00000038 SPI_WaitBusy
000024ec g     F .text	000000c8 ARP_Request
00083b88 g     O .bss	00000004 dwMutex
00083b90 g     O .bss	00000004 or1k_timer_mode
000028e8 g     F .text	00000094 CLK_ReadRegister
00005630 g     F .text	00000040 or1k_timer_reset
00004f68 g     F .text	00000000 or1k_icache_flush
00083b48 g     O .bss	00000004 __nlocale_changed
0000ad0c g     F .text	00000020 .hidden __umodsi3
00003fd8 g     F .text	00000084 SPI_GetMutex
0000375c g     F .text	00000034 blink
00000000  w      *UND*	00000000 __deregister_frame_info
00003f54 g     F .text	0000002c SPI_DefaultCallback
00083bac g       .bss	00000000 end
00004fb4 g     F .text	00000000 or1k_dcache_flush
00000000  w      *UND*	00000000 _ITM_registerTMCloneTable
000076b8 g     F .text	00000014 __sfp_lock_acquire
00009258 g     F .text	00000154 memchr
00004fbc g     F .text	00000000 or1k_interrupt_handler
00007ae0 g     F .text	00000340 _free_r
00008614 g     F .text	00000020 __locale_mb_cur_max
00003a30 g     F .text	000001a0 SPI_ChipSelect
00006ca8 g     F .text	000001e8 __call_exitprocs
00083b44 g     O .bss	00000004 __mlocale_changed
0000be14 g     O .data	00000004 __malloc_sbrk_base
00002038 g     F .text	00000110 _start
0000412c g     F .text	00000078 TIMER_Init
00005550 g     F .text	00000050 or1k_timer_enable
00004a44 g     F .text	00000140 __register_exitproc
0000530c g     F .text	00000028 or1k_interrupts_restore
00005334 g     F .text	0000001c or1k_report
00083b4c g     O .bss	00000028 __malloc_current_mallinfo
00004c0c g     F .text	0000002c _iprintf_r
00002480 g     F .text	0000006c ADC_SetFormat
0000b3c8 g       .data	00000000 exception_stack_size
00083ba0 g     O .bss	00000004 _malloc_lock_cnt
0000a880 g     F .text	00000020 _close_r
0000b3bc g       .data	00000000 stack_size
00004e1c g     F .text	00000000 or1k_cache_init
000038ac g     F .text	00000108 PACKET_Process
00004e00 g       .text	00000000 or1k_immu_disable
00006af0 g     F .text	000001b8 __swsetup_r
00004dd0 g       .text	00000000 or1k_dmmu_disable
0000b3b4 g       .data	00000000 stack_top
0000750c g     F .text	00000148 __sfp
0000be1c g     O .data	00000408 __malloc_av_
000076f4 g     F .text	00000014 __sinit_lock_release
00009edc g     F .text	00000068 __sread
00009814 g     F .text	000000a0 __malloc_lock
00000000  w      *UND*	00000000 _ITM_deregisterTMCloneTable
000071ac g     F .text	00000078 _fflush_r
00005238 g     F .text	00000000 or1k_exception_handler_add
00005528 g     F .text	00000028 or1k_timer_set_mode
00080000 g       .data	00000000 __bss_start
000096ac g     F .text	00000168 memset
00003804 g     F .text	000000a8 main
0000adcc g     O .rodata	00000004 _board_uart_IRQ
00083b74 g     O .bss	00000004 __malloc_max_total_mem
00005080 g     F .text	00000000 or1k_interrupt_enable
0000a440 g     F .text	00000048 __swbuf
0000a054 g     F .text	00000024 __sclose
0000a838 g     F .text	00000038 fclose
000088d0 g     F .text	00000988 _malloc_r
0000a614 g     F .text	0000004c __ascii_wctomb
0000adc8 g     O .rodata	00000004 _board_uart_baud
000083bc g     F .text	000000d8 _fwalk
00002d30 g     F .text	00000054 __uart_init
00004f4c g     F .text	00000000 or1k_icache_disable
00007994 g     F .text	0000014c _malloc_trim_r
00003f0c g     F .text	00000048 SPI_Busy
0000a078 g     F .text	00000124 strcmp
000069b4 g     F .text	00000058 vfiprintf
0000ad9c g       .fini	00000000 _fini
00004bcc g     F .text	00000040 iprintf
0000297c g     F .text	0000012c CLK_WriteConfig
00003bd0 g     F .text	00000080 SPI_Write
00083b40 g     O .bss	00000004 _PathLocale
0000adb8 g     O .rodata	00000004 _board_mem_base
00004a14 g     F .text	00000030 atexit
0000ab04 g     F .text	000000d8 _write_r
000052d8 g     F .text	00000034 or1k_interrupts_disable
00005264 g     F .text	00000050 or1k_timer_interrupt_handler
00008684 g     F .text	00000048 setlocale
0000bca0 g       .data	00000000 or1k_interrupt_handler_data_ptr_table
00004f98 g     F .text	00000000 or1k_dcache_disable
0000b3d0 g     O .data	00000004 _impure_ptr
00006e90 g     F .text	0000031c __sflush_r
000050a8 g     F .text	00000000 or1k_interrupt_disable
00008650 g     F .text	00000018 __locale_cjk_lang
00003004 g     F .text	000000f8 ETH_GetEmpty
0000bc20 g       .data	00000000 or1k_interrupt_handler_table
00007738 g     F .text	00000030 __fp_unlock_all
00003548 g     F .text	0000007c ETH_TX_Interrupt
0000405c g     F .text	0000006c SPI_ReleaseMutex
00004f24 g     F .text	00000000 or1k_icache_enable
00004dec g       .text	00000000 or1k_immu_enable
000053dc g     F .text	000000b8 or1k_timer_init
000086cc g     F .text	00000028 localeconv
00083b94 g     O .bss	00000004 or1k_timer_ticks
0000c22c g       .data	00000000 _edata
00083bac g       .bss	00000000 _end
00083b8c g     O .bss	00000004 _current_impure_ptr
00003e4c g     F .text	000000c0 SPI_SetMode
00009f5c g     F .text	00000090 __swrite
0000be18 g     O .data	00000004 __malloc_trim_threshold
0000470c g     F .text	000000c8 TIMER_Stop
00008634 g     F .text	0000001c __locale_msgcharset
00004b84 g     F .text	00000048 exit
0000581c g     F .text	00001198 _vfiprintf_r
00008494 g     F .text	000000d4 _fwalk_reent
000032cc g     F .text	00000080 ETH_Free
0000adc0 g     O .rodata	00000004 _board_clk_freq
000076cc g     F .text	00000014 __sfp_lock_release
0000b3c0 g       .data	00000000 exception_stack_top
00083ba4 g     O .bss	00000004 _malloc_lock_own
0000a870 g     F .text	00000010 _exit
000086f4 g     F .text	000001dc __smakebuf_r
0000a19c g     F .text	00000108 strlen
00002b48 g     F .text	00000188 DEBUG_SetLed
00003188 g     F .text	00000144 ETH_StartTransmit
0000c224 g     O .data	00000004 __wctomb
000057d8 g     F .text	00000044 __sprint_r
000039b4 g     F .text	0000007c SPI_Init
00005670 g     F .text	00000020 or1k_timer_get_ticks
0000b39c g       .eh_frame	00000000 __data_start
000050d4 g     F .text	00000000 or1k_exception_handler
0000a660 g     F .text	0000007c _wctomb_r
00083ba8 g     O .bss	00000004 _malloc_lock_restore_timer
00000000  w      *UND*	00000000 _Jv_RegisterClasses
00002d84 g     F .text	00000084 __uart_putc
00003c88 g     F .text	000000d4 SPI_Read
000036ec g     F .text	00000070 FPGA_ClearBits
000049dc g     F .text	00000038 TIMER_GetDelta
000041a4 g     F .text	00000220 ISR_Timer
00083b98 g     O .bss	00000004 or1k_timer_period
00005368 g     F .text	00000018 or1k_mfspr
00000000  w      *UND*	00000000 __register_frame_info
0000a54c g     F .text	000000c8 wcrtomb
000052b4 g     F .text	00000024 or1k_interrupts_enable
0000466c g     F .text	000000a0 TIMER_RemoveHandler
00007920 g     F .text	00000074 fputwc
00000000  w      *UND*	00000000 free
000076e0 g     F .text	00000014 __sinit_lock_acquire
0000adbc g     O .rodata	00000004 _board_mem_size



Disassembly of section .vectors:

00000000 <__reset-0x100>:
	...

00000100 <__reset>:
     100:	18 00 00 00 	l.movhi r0,0x0
     104:	18 20 00 00 	l.movhi r1,0x0
     108:	18 40 00 00 	l.movhi r2,0x0
     10c:	18 60 00 00 	l.movhi r3,0x0
     110:	18 80 00 00 	l.movhi r4,0x0
     114:	18 a0 00 00 	l.movhi r5,0x0
     118:	18 c0 00 00 	l.movhi r6,0x0
     11c:	18 e0 00 00 	l.movhi r7,0x0
     120:	19 00 00 00 	l.movhi r8,0x0
     124:	19 20 00 00 	l.movhi r9,0x0
     128:	19 40 00 00 	l.movhi r10,0x0
     12c:	19 60 00 00 	l.movhi r11,0x0
     130:	19 80 00 00 	l.movhi r12,0x0
     134:	19 a0 00 00 	l.movhi r13,0x0
     138:	19 c0 00 00 	l.movhi r14,0x0
     13c:	19 e0 00 00 	l.movhi r15,0x0
     140:	1a 00 00 00 	l.movhi r16,0x0
     144:	1a 20 00 00 	l.movhi r17,0x0
     148:	1a 40 00 00 	l.movhi r18,0x0
     14c:	1a 60 00 00 	l.movhi r19,0x0
     150:	1a 80 00 00 	l.movhi r20,0x0
     154:	1a a0 00 00 	l.movhi r21,0x0
     158:	1a c0 00 00 	l.movhi r22,0x0
     15c:	1a e0 00 00 	l.movhi r23,0x0
     160:	1b 00 00 00 	l.movhi r24,0x0
     164:	1b 20 00 00 	l.movhi r25,0x0
     168:	1b 40 00 00 	l.movhi r26,0x0
     16c:	1b 60 00 00 	l.movhi r27,0x0
     170:	1b 80 00 00 	l.movhi r28,0x0
     174:	1b a0 00 00 	l.movhi r29,0x0
     178:	1b c0 00 00 	l.movhi r30,0x0
     17c:	1b e0 00 00 	l.movhi r31,0x0
     180:	a8 20 00 01 	l.ori r1,r0,0x1
     184:	c0 00 08 11 	l.mtspr r0,r1,0x11
     188:	c1 40 00 00 	l.mtspr r0,r0,0x5000
     18c:	18 80 00 00 	l.movhi r4,0x0
     190:	a8 84 20 38 	l.ori r4,r4,0x2038
     194:	44 00 20 00 	l.jr r4
     198:	15 00 00 00 	l.nop 0x0
	...
     200:	18 00 00 00 	l.movhi r0,0x0
     204:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     208:	84 00 00 00 	l.lwz r0,0(r0)
     20c:	9c 00 ff 00 	l.addi r0,r0,-256
     210:	d4 00 08 78 	l.sw 120(r0),r1
     214:	a8 20 00 00 	l.ori r1,r0,0x0
     218:	e0 00 00 05 	l.xor r0,r0,r0
     21c:	d4 01 18 04 	l.sw 4(r1),r3
     220:	d4 01 20 08 	l.sw 8(r1),r4
     224:	b4 60 00 10 	l.mfspr r3,r0,0x10
     228:	00 00 13 ab 	l.j 50d4 <or1k_exception_handler>
     22c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     300:	18 00 00 00 	l.movhi r0,0x0
     304:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     308:	84 00 00 00 	l.lwz r0,0(r0)
     30c:	9c 00 ff 00 	l.addi r0,r0,-256
     310:	d4 00 08 78 	l.sw 120(r0),r1
     314:	a8 20 00 00 	l.ori r1,r0,0x0
     318:	e0 00 00 05 	l.xor r0,r0,r0
     31c:	d4 01 18 04 	l.sw 4(r1),r3
     320:	d4 01 20 08 	l.sw 8(r1),r4
     324:	b4 60 00 10 	l.mfspr r3,r0,0x10
     328:	00 00 13 6b 	l.j 50d4 <or1k_exception_handler>
     32c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     400:	18 00 00 00 	l.movhi r0,0x0
     404:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     408:	84 00 00 00 	l.lwz r0,0(r0)
     40c:	9c 00 ff 00 	l.addi r0,r0,-256
     410:	d4 00 08 78 	l.sw 120(r0),r1
     414:	a8 20 00 00 	l.ori r1,r0,0x0
     418:	e0 00 00 05 	l.xor r0,r0,r0
     41c:	d4 01 18 04 	l.sw 4(r1),r3
     420:	d4 01 20 08 	l.sw 8(r1),r4
     424:	b4 60 00 10 	l.mfspr r3,r0,0x10
     428:	00 00 13 2b 	l.j 50d4 <or1k_exception_handler>
     42c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     500:	18 00 00 00 	l.movhi r0,0x0
     504:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     508:	84 00 00 00 	l.lwz r0,0(r0)
     50c:	9c 00 ff 00 	l.addi r0,r0,-256
     510:	d4 00 08 78 	l.sw 120(r0),r1
     514:	a8 20 00 00 	l.ori r1,r0,0x0
     518:	e0 00 00 05 	l.xor r0,r0,r0
     51c:	d4 01 18 04 	l.sw 4(r1),r3
     520:	d4 01 20 08 	l.sw 8(r1),r4
     524:	b4 60 00 10 	l.mfspr r3,r0,0x10
     528:	00 00 12 eb 	l.j 50d4 <or1k_exception_handler>
     52c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     600:	18 00 00 00 	l.movhi r0,0x0
     604:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     608:	84 00 00 00 	l.lwz r0,0(r0)
     60c:	9c 00 ff 00 	l.addi r0,r0,-256
     610:	d4 00 08 78 	l.sw 120(r0),r1
     614:	a8 20 00 00 	l.ori r1,r0,0x0
     618:	e0 00 00 05 	l.xor r0,r0,r0
     61c:	d4 01 18 04 	l.sw 4(r1),r3
     620:	d4 01 20 08 	l.sw 8(r1),r4
     624:	b4 60 00 10 	l.mfspr r3,r0,0x10
     628:	00 00 12 ab 	l.j 50d4 <or1k_exception_handler>
     62c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     700:	18 00 00 00 	l.movhi r0,0x0
     704:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     708:	84 00 00 00 	l.lwz r0,0(r0)
     70c:	9c 00 ff 00 	l.addi r0,r0,-256
     710:	d4 00 08 78 	l.sw 120(r0),r1
     714:	a8 20 00 00 	l.ori r1,r0,0x0
     718:	e0 00 00 05 	l.xor r0,r0,r0
     71c:	d4 01 18 04 	l.sw 4(r1),r3
     720:	d4 01 20 08 	l.sw 8(r1),r4
     724:	b4 60 00 10 	l.mfspr r3,r0,0x10
     728:	00 00 12 6b 	l.j 50d4 <or1k_exception_handler>
     72c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     800:	18 00 00 00 	l.movhi r0,0x0
     804:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     808:	84 00 00 00 	l.lwz r0,0(r0)
     80c:	9c 00 ff 00 	l.addi r0,r0,-256
     810:	d4 00 08 78 	l.sw 120(r0),r1
     814:	a8 20 00 00 	l.ori r1,r0,0x0
     818:	e0 00 00 05 	l.xor r0,r0,r0
     81c:	d4 01 18 04 	l.sw 4(r1),r3
     820:	d4 01 20 08 	l.sw 8(r1),r4
     824:	b4 60 00 10 	l.mfspr r3,r0,0x10
     828:	00 00 12 2b 	l.j 50d4 <or1k_exception_handler>
     82c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     900:	18 00 00 00 	l.movhi r0,0x0
     904:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     908:	84 00 00 00 	l.lwz r0,0(r0)
     90c:	9c 00 ff 00 	l.addi r0,r0,-256
     910:	d4 00 08 78 	l.sw 120(r0),r1
     914:	a8 20 00 00 	l.ori r1,r0,0x0
     918:	e0 00 00 05 	l.xor r0,r0,r0
     91c:	d4 01 18 04 	l.sw 4(r1),r3
     920:	d4 01 20 08 	l.sw 8(r1),r4
     924:	b4 60 00 10 	l.mfspr r3,r0,0x10
     928:	00 00 11 eb 	l.j 50d4 <or1k_exception_handler>
     92c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     a00:	18 00 00 00 	l.movhi r0,0x0
     a04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     a08:	84 00 00 00 	l.lwz r0,0(r0)
     a0c:	9c 00 ff 00 	l.addi r0,r0,-256
     a10:	d4 00 08 78 	l.sw 120(r0),r1
     a14:	a8 20 00 00 	l.ori r1,r0,0x0
     a18:	e0 00 00 05 	l.xor r0,r0,r0
     a1c:	d4 01 18 04 	l.sw 4(r1),r3
     a20:	d4 01 20 08 	l.sw 8(r1),r4
     a24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     a28:	00 00 11 ab 	l.j 50d4 <or1k_exception_handler>
     a2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     b00:	18 00 00 00 	l.movhi r0,0x0
     b04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     b08:	84 00 00 00 	l.lwz r0,0(r0)
     b0c:	9c 00 ff 00 	l.addi r0,r0,-256
     b10:	d4 00 08 78 	l.sw 120(r0),r1
     b14:	a8 20 00 00 	l.ori r1,r0,0x0
     b18:	e0 00 00 05 	l.xor r0,r0,r0
     b1c:	d4 01 18 04 	l.sw 4(r1),r3
     b20:	d4 01 20 08 	l.sw 8(r1),r4
     b24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     b28:	00 00 11 6b 	l.j 50d4 <or1k_exception_handler>
     b2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     c00:	18 00 00 00 	l.movhi r0,0x0
     c04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     c08:	84 00 00 00 	l.lwz r0,0(r0)
     c0c:	9c 00 ff 00 	l.addi r0,r0,-256
     c10:	d4 00 08 78 	l.sw 120(r0),r1
     c14:	a8 20 00 00 	l.ori r1,r0,0x0
     c18:	e0 00 00 05 	l.xor r0,r0,r0
     c1c:	d4 01 18 04 	l.sw 4(r1),r3
     c20:	d4 01 20 08 	l.sw 8(r1),r4
     c24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     c28:	00 00 11 2b 	l.j 50d4 <or1k_exception_handler>
     c2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     d00:	18 00 00 00 	l.movhi r0,0x0
     d04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     d08:	84 00 00 00 	l.lwz r0,0(r0)
     d0c:	9c 00 ff 00 	l.addi r0,r0,-256
     d10:	d4 00 08 78 	l.sw 120(r0),r1
     d14:	a8 20 00 00 	l.ori r1,r0,0x0
     d18:	e0 00 00 05 	l.xor r0,r0,r0
     d1c:	d4 01 18 04 	l.sw 4(r1),r3
     d20:	d4 01 20 08 	l.sw 8(r1),r4
     d24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     d28:	00 00 10 eb 	l.j 50d4 <or1k_exception_handler>
     d2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     e00:	18 00 00 00 	l.movhi r0,0x0
     e04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     e08:	84 00 00 00 	l.lwz r0,0(r0)
     e0c:	9c 00 ff 00 	l.addi r0,r0,-256
     e10:	d4 00 08 78 	l.sw 120(r0),r1
     e14:	a8 20 00 00 	l.ori r1,r0,0x0
     e18:	e0 00 00 05 	l.xor r0,r0,r0
     e1c:	d4 01 18 04 	l.sw 4(r1),r3
     e20:	d4 01 20 08 	l.sw 8(r1),r4
     e24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     e28:	00 00 10 ab 	l.j 50d4 <or1k_exception_handler>
     e2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
     f00:	18 00 00 00 	l.movhi r0,0x0
     f04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
     f08:	84 00 00 00 	l.lwz r0,0(r0)
     f0c:	9c 00 ff 00 	l.addi r0,r0,-256
     f10:	d4 00 08 78 	l.sw 120(r0),r1
     f14:	a8 20 00 00 	l.ori r1,r0,0x0
     f18:	e0 00 00 05 	l.xor r0,r0,r0
     f1c:	d4 01 18 04 	l.sw 4(r1),r3
     f20:	d4 01 20 08 	l.sw 8(r1),r4
     f24:	b4 60 00 10 	l.mfspr r3,r0,0x10
     f28:	00 00 10 6b 	l.j 50d4 <or1k_exception_handler>
     f2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1000:	18 00 00 00 	l.movhi r0,0x0
    1004:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1008:	84 00 00 00 	l.lwz r0,0(r0)
    100c:	9c 00 ff 00 	l.addi r0,r0,-256
    1010:	d4 00 08 78 	l.sw 120(r0),r1
    1014:	a8 20 00 00 	l.ori r1,r0,0x0
    1018:	e0 00 00 05 	l.xor r0,r0,r0
    101c:	d4 01 18 04 	l.sw 4(r1),r3
    1020:	d4 01 20 08 	l.sw 8(r1),r4
    1024:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1028:	00 00 10 2b 	l.j 50d4 <or1k_exception_handler>
    102c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1100:	18 00 00 00 	l.movhi r0,0x0
    1104:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1108:	84 00 00 00 	l.lwz r0,0(r0)
    110c:	9c 00 ff 00 	l.addi r0,r0,-256
    1110:	d4 00 08 78 	l.sw 120(r0),r1
    1114:	a8 20 00 00 	l.ori r1,r0,0x0
    1118:	e0 00 00 05 	l.xor r0,r0,r0
    111c:	d4 01 18 04 	l.sw 4(r1),r3
    1120:	d4 01 20 08 	l.sw 8(r1),r4
    1124:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1128:	00 00 0f eb 	l.j 50d4 <or1k_exception_handler>
    112c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1200:	18 00 00 00 	l.movhi r0,0x0
    1204:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1208:	84 00 00 00 	l.lwz r0,0(r0)
    120c:	9c 00 ff 00 	l.addi r0,r0,-256
    1210:	d4 00 08 78 	l.sw 120(r0),r1
    1214:	a8 20 00 00 	l.ori r1,r0,0x0
    1218:	e0 00 00 05 	l.xor r0,r0,r0
    121c:	d4 01 18 04 	l.sw 4(r1),r3
    1220:	d4 01 20 08 	l.sw 8(r1),r4
    1224:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1228:	00 00 0f ab 	l.j 50d4 <or1k_exception_handler>
    122c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1300:	18 00 00 00 	l.movhi r0,0x0
    1304:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1308:	84 00 00 00 	l.lwz r0,0(r0)
    130c:	9c 00 ff 00 	l.addi r0,r0,-256
    1310:	d4 00 08 78 	l.sw 120(r0),r1
    1314:	a8 20 00 00 	l.ori r1,r0,0x0
    1318:	e0 00 00 05 	l.xor r0,r0,r0
    131c:	d4 01 18 04 	l.sw 4(r1),r3
    1320:	d4 01 20 08 	l.sw 8(r1),r4
    1324:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1328:	00 00 0f 6b 	l.j 50d4 <or1k_exception_handler>
    132c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1400:	18 00 00 00 	l.movhi r0,0x0
    1404:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1408:	84 00 00 00 	l.lwz r0,0(r0)
    140c:	9c 00 ff 00 	l.addi r0,r0,-256
    1410:	d4 00 08 78 	l.sw 120(r0),r1
    1414:	a8 20 00 00 	l.ori r1,r0,0x0
    1418:	e0 00 00 05 	l.xor r0,r0,r0
    141c:	d4 01 18 04 	l.sw 4(r1),r3
    1420:	d4 01 20 08 	l.sw 8(r1),r4
    1424:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1428:	00 00 0f 2b 	l.j 50d4 <or1k_exception_handler>
    142c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1500:	18 00 00 00 	l.movhi r0,0x0
    1504:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1508:	84 00 00 00 	l.lwz r0,0(r0)
    150c:	9c 00 ff 00 	l.addi r0,r0,-256
    1510:	d4 00 08 78 	l.sw 120(r0),r1
    1514:	a8 20 00 00 	l.ori r1,r0,0x0
    1518:	e0 00 00 05 	l.xor r0,r0,r0
    151c:	d4 01 18 04 	l.sw 4(r1),r3
    1520:	d4 01 20 08 	l.sw 8(r1),r4
    1524:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1528:	00 00 0e eb 	l.j 50d4 <or1k_exception_handler>
    152c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1600:	18 00 00 00 	l.movhi r0,0x0
    1604:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1608:	84 00 00 00 	l.lwz r0,0(r0)
    160c:	9c 00 ff 00 	l.addi r0,r0,-256
    1610:	d4 00 08 78 	l.sw 120(r0),r1
    1614:	a8 20 00 00 	l.ori r1,r0,0x0
    1618:	e0 00 00 05 	l.xor r0,r0,r0
    161c:	d4 01 18 04 	l.sw 4(r1),r3
    1620:	d4 01 20 08 	l.sw 8(r1),r4
    1624:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1628:	00 00 0e ab 	l.j 50d4 <or1k_exception_handler>
    162c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1700:	18 00 00 00 	l.movhi r0,0x0
    1704:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1708:	84 00 00 00 	l.lwz r0,0(r0)
    170c:	9c 00 ff 00 	l.addi r0,r0,-256
    1710:	d4 00 08 78 	l.sw 120(r0),r1
    1714:	a8 20 00 00 	l.ori r1,r0,0x0
    1718:	e0 00 00 05 	l.xor r0,r0,r0
    171c:	d4 01 18 04 	l.sw 4(r1),r3
    1720:	d4 01 20 08 	l.sw 8(r1),r4
    1724:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1728:	00 00 0e 6b 	l.j 50d4 <or1k_exception_handler>
    172c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1800:	18 00 00 00 	l.movhi r0,0x0
    1804:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1808:	84 00 00 00 	l.lwz r0,0(r0)
    180c:	9c 00 ff 00 	l.addi r0,r0,-256
    1810:	d4 00 08 78 	l.sw 120(r0),r1
    1814:	a8 20 00 00 	l.ori r1,r0,0x0
    1818:	e0 00 00 05 	l.xor r0,r0,r0
    181c:	d4 01 18 04 	l.sw 4(r1),r3
    1820:	d4 01 20 08 	l.sw 8(r1),r4
    1824:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1828:	00 00 0e 2b 	l.j 50d4 <or1k_exception_handler>
    182c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1900:	18 00 00 00 	l.movhi r0,0x0
    1904:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1908:	84 00 00 00 	l.lwz r0,0(r0)
    190c:	9c 00 ff 00 	l.addi r0,r0,-256
    1910:	d4 00 08 78 	l.sw 120(r0),r1
    1914:	a8 20 00 00 	l.ori r1,r0,0x0
    1918:	e0 00 00 05 	l.xor r0,r0,r0
    191c:	d4 01 18 04 	l.sw 4(r1),r3
    1920:	d4 01 20 08 	l.sw 8(r1),r4
    1924:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1928:	00 00 0d eb 	l.j 50d4 <or1k_exception_handler>
    192c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1a00:	18 00 00 00 	l.movhi r0,0x0
    1a04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1a08:	84 00 00 00 	l.lwz r0,0(r0)
    1a0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1a10:	d4 00 08 78 	l.sw 120(r0),r1
    1a14:	a8 20 00 00 	l.ori r1,r0,0x0
    1a18:	e0 00 00 05 	l.xor r0,r0,r0
    1a1c:	d4 01 18 04 	l.sw 4(r1),r3
    1a20:	d4 01 20 08 	l.sw 8(r1),r4
    1a24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1a28:	00 00 0d ab 	l.j 50d4 <or1k_exception_handler>
    1a2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1b00:	18 00 00 00 	l.movhi r0,0x0
    1b04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1b08:	84 00 00 00 	l.lwz r0,0(r0)
    1b0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1b10:	d4 00 08 78 	l.sw 120(r0),r1
    1b14:	a8 20 00 00 	l.ori r1,r0,0x0
    1b18:	e0 00 00 05 	l.xor r0,r0,r0
    1b1c:	d4 01 18 04 	l.sw 4(r1),r3
    1b20:	d4 01 20 08 	l.sw 8(r1),r4
    1b24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1b28:	00 00 0d 6b 	l.j 50d4 <or1k_exception_handler>
    1b2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1c00:	18 00 00 00 	l.movhi r0,0x0
    1c04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1c08:	84 00 00 00 	l.lwz r0,0(r0)
    1c0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1c10:	d4 00 08 78 	l.sw 120(r0),r1
    1c14:	a8 20 00 00 	l.ori r1,r0,0x0
    1c18:	e0 00 00 05 	l.xor r0,r0,r0
    1c1c:	d4 01 18 04 	l.sw 4(r1),r3
    1c20:	d4 01 20 08 	l.sw 8(r1),r4
    1c24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1c28:	00 00 0d 2b 	l.j 50d4 <or1k_exception_handler>
    1c2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1d00:	18 00 00 00 	l.movhi r0,0x0
    1d04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1d08:	84 00 00 00 	l.lwz r0,0(r0)
    1d0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1d10:	d4 00 08 78 	l.sw 120(r0),r1
    1d14:	a8 20 00 00 	l.ori r1,r0,0x0
    1d18:	e0 00 00 05 	l.xor r0,r0,r0
    1d1c:	d4 01 18 04 	l.sw 4(r1),r3
    1d20:	d4 01 20 08 	l.sw 8(r1),r4
    1d24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1d28:	00 00 0c eb 	l.j 50d4 <or1k_exception_handler>
    1d2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1e00:	18 00 00 00 	l.movhi r0,0x0
    1e04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1e08:	84 00 00 00 	l.lwz r0,0(r0)
    1e0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1e10:	d4 00 08 78 	l.sw 120(r0),r1
    1e14:	a8 20 00 00 	l.ori r1,r0,0x0
    1e18:	e0 00 00 05 	l.xor r0,r0,r0
    1e1c:	d4 01 18 04 	l.sw 4(r1),r3
    1e20:	d4 01 20 08 	l.sw 8(r1),r4
    1e24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1e28:	00 00 0c ab 	l.j 50d4 <or1k_exception_handler>
    1e2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1f00:	18 00 00 00 	l.movhi r0,0x0
    1f04:	a8 00 b3 c0 	l.ori r0,r0,0xb3c0
    1f08:	84 00 00 00 	l.lwz r0,0(r0)
    1f0c:	9c 00 ff 00 	l.addi r0,r0,-256
    1f10:	d4 00 08 78 	l.sw 120(r0),r1
    1f14:	a8 20 00 00 	l.ori r1,r0,0x0
    1f18:	e0 00 00 05 	l.xor r0,r0,r0
    1f1c:	d4 01 18 04 	l.sw 4(r1),r3
    1f20:	d4 01 20 08 	l.sw 8(r1),r4
    1f24:	b4 60 00 10 	l.mfspr r3,r0,0x10
    1f28:	00 00 0c 6b 	l.j 50d4 <or1k_exception_handler>
    1f2c:	b4 80 00 20 	l.mfspr r4,r0,0x20
	...
    1ffc:	15 00 00 00 	l.nop 0x0

Disassembly of section .init:

00002000 <_init-0x4>:
    2000:	15 00 00 00 	l.nop 0x0

00002004 <_init>:
    2004:	9c 21 ff fc 	l.addi r1,r1,-4
    2008:	d4 01 48 00 	l.sw 0(r1),r9
    200c:	04 00 00 be 	l.jal 2304 <frame_dummy>
    2010:	15 00 00 00 	l.nop 0x0
    2014:	04 00 23 46 	l.jal ad2c <__do_global_ctors_aux>
    2018:	15 00 00 00 	l.nop 0x0
    201c:	85 21 00 00 	l.lwz r9,0(r1)
    2020:	44 00 48 00 	l.jr r9
    2024:	9c 21 00 04 	l.addi r1,r1,4

Disassembly of section .text:

00002028 <_board_init_early>:
    2028:	44 00 48 00 	l.jr r9
    202c:	15 00 00 00 	l.nop 0x0

00002030 <_board_init_data>:
    2030:	44 00 48 00 	l.jr r9
    2034:	15 00 00 00 	l.nop 0x0

00002038 <_start>:
    2038:	07 ff ff fc 	l.jal 2028 <_board_init_early>
    203c:	15 00 00 00 	l.nop 0x0
    2040:	04 00 0b 77 	l.jal 4e1c <or1k_cache_init>
    2044:	15 00 00 00 	l.nop 0x0
    2048:	07 ff ff fa 	l.jal 2030 <_board_init_data>
    204c:	15 00 00 00 	l.nop 0x0
    2050:	18 20 00 00 	l.movhi r1,0x0
    2054:	a8 21 ad b8 	l.ori r1,r1,0xadb8
    2058:	84 21 00 00 	l.lwz r1,0(r1)
    205c:	18 40 00 00 	l.movhi r2,0x0
    2060:	a8 42 ad bc 	l.ori r2,r2,0xadbc
    2064:	84 42 00 00 	l.lwz r2,0(r2)
    2068:	e0 21 10 00 	l.add r1,r1,r2
    206c:	18 60 00 00 	l.movhi r3,0x0
    2070:	a8 63 b3 c0 	l.ori r3,r3,0xb3c0
    2074:	d4 03 08 00 	l.sw 0(r3),r1
    2078:	18 60 00 00 	l.movhi r3,0x0
    207c:	a8 63 b3 c8 	l.ori r3,r3,0xb3c8
    2080:	84 63 00 00 	l.lwz r3,0(r3)
    2084:	e0 81 18 02 	l.sub r4,r1,r3
    2088:	18 a0 00 00 	l.movhi r5,0x0
    208c:	a8 a5 b3 c4 	l.ori r5,r5,0xb3c4
    2090:	d4 05 20 00 	l.sw 0(r5),r4
    2094:	e0 20 20 04 	l.or r1,r0,r4
    2098:	e0 41 08 04 	l.or r2,r1,r1
    209c:	18 60 00 00 	l.movhi r3,0x0
    20a0:	a8 63 b3 b4 	l.ori r3,r3,0xb3b4
    20a4:	d4 03 08 00 	l.sw 0(r3),r1
    20a8:	18 60 00 00 	l.movhi r3,0x0
    20ac:	a8 63 b3 bc 	l.ori r3,r3,0xb3bc
    20b0:	84 63 00 00 	l.lwz r3,0(r3)
    20b4:	e0 81 18 02 	l.sub r4,r1,r3
    20b8:	18 a0 00 00 	l.movhi r5,0x0
    20bc:	a8 a5 b3 b8 	l.ori r5,r5,0xb3b8
    20c0:	d4 05 20 00 	l.sw 0(r5),r4
    20c4:	18 60 00 08 	l.movhi r3,0x8
    20c8:	a8 63 00 00 	l.ori r3,r3,0x0
    20cc:	18 80 00 08 	l.movhi r4,0x8
    20d0:	a8 84 3b ac 	l.ori r4,r4,0x3bac
    20d4:	d4 03 00 00 	l.sw 0(r3),r0
    20d8:	e4 83 20 00 	l.sfltu r3,r4
    20dc:	13 ff ff fe 	l.bf 20d4 <_start+0x9c>
    20e0:	9c 63 00 04 	l.addi r3,r3,4
    20e4:	04 00 0a d5 	l.jal 4c38 <__impure_init>
    20e8:	15 00 00 00 	l.nop 0x0
    20ec:	07 ff ff c6 	l.jal 2004 <_init>
    20f0:	15 00 00 00 	l.nop 0x0
    20f4:	18 60 00 00 	l.movhi r3,0x0
    20f8:	04 00 0a 47 	l.jal 4a14 <atexit>
    20fc:	a8 63 ad 9c 	l.ori r3,r3,0xad9c
    2100:	18 80 00 00 	l.movhi r4,0x0
    2104:	a8 84 ad c4 	l.ori r4,r4,0xadc4
    2108:	84 84 00 00 	l.lwz r4,0(r4)
    210c:	e4 24 00 00 	l.sfne r4,r0
    2110:	0c 00 00 04 	l.bnf 2120 <_start+0xe8>
    2114:	e0 60 00 04 	l.or r3,r0,r0
    2118:	04 00 03 06 	l.jal 2d30 <__uart_init>
    211c:	15 00 00 00 	l.nop 0x0
    2120:	04 00 22 ba 	l.jal ac08 <_board_init>
    2124:	15 00 00 00 	l.nop 0x0
    2128:	e0 60 00 04 	l.or r3,r0,r0
    212c:	e0 80 00 04 	l.or r4,r0,r0
    2130:	04 00 05 b5 	l.jal 3804 <main>
    2134:	e0 a0 00 04 	l.or r5,r0,r0
    2138:	04 00 0a 93 	l.jal 4b84 <exit>
    213c:	9c 6b 00 00 	l.addi r3,r11,0
    2140:	00 00 00 00 	l.j 2140 <_start+0x108>
    2144:	15 00 00 00 	l.nop 0x0

00002148 <deregister_tm_clones>:
    2148:	d7 e1 17 f8 	l.sw -8(r1),r2
    214c:	18 60 00 00 	l.movhi r3,0x0
    2150:	18 40 00 00 	l.movhi r2,0x0
    2154:	a8 63 c2 2f 	l.ori r3,r3,0xc22f
    2158:	a8 42 c2 2c 	l.ori r2,r2,0xc22c
    215c:	d7 e1 4f fc 	l.sw -4(r1),r9
    2160:	e0 63 10 02 	l.sub r3,r3,r2
    2164:	d7 e1 0f f4 	l.sw -12(r1),r1
    2168:	bc a3 00 06 	l.sfleui r3,6
    216c:	10 00 00 09 	l.bf 2190 <deregister_tm_clones+0x48>
    2170:	9c 21 ff f4 	l.addi r1,r1,-12
    2174:	18 80 00 00 	l.movhi r4,0x0
    2178:	a8 84 00 00 	l.ori r4,r4,0x0
    217c:	bc 04 00 00 	l.sfeqi r4,0
    2180:	10 00 00 04 	l.bf 2190 <deregister_tm_clones+0x48>
    2184:	15 00 00 00 	l.nop 0x0
    2188:	48 00 20 00 	l.jalr r4
    218c:	a8 62 00 00 	l.ori r3,r2,0x0
    2190:	9c 21 00 0c 	l.addi r1,r1,12
    2194:	85 21 ff fc 	l.lwz r9,-4(r1)
    2198:	84 21 ff f4 	l.lwz r1,-12(r1)
    219c:	44 00 48 00 	l.jr r9
    21a0:	84 41 ff f8 	l.lwz r2,-8(r1)

000021a4 <register_tm_clones>:
    21a4:	d7 e1 17 f8 	l.sw -8(r1),r2
    21a8:	18 60 00 00 	l.movhi r3,0x0
    21ac:	18 40 00 00 	l.movhi r2,0x0
    21b0:	a8 63 c2 2c 	l.ori r3,r3,0xc22c
    21b4:	a8 42 c2 2c 	l.ori r2,r2,0xc22c
    21b8:	d7 e1 4f fc 	l.sw -4(r1),r9
    21bc:	e0 63 10 02 	l.sub r3,r3,r2
    21c0:	d7 e1 0f f4 	l.sw -12(r1),r1
    21c4:	b8 63 00 82 	l.srai r3,r3,0x2
    21c8:	b8 83 00 5f 	l.srli r4,r3,0x1f
    21cc:	e0 84 18 00 	l.add r4,r4,r3
    21d0:	b8 84 00 81 	l.srai r4,r4,0x1
    21d4:	bc 04 00 00 	l.sfeqi r4,0
    21d8:	10 00 00 09 	l.bf 21fc <register_tm_clones+0x58>
    21dc:	9c 21 ff f4 	l.addi r1,r1,-12
    21e0:	18 a0 00 00 	l.movhi r5,0x0
    21e4:	a8 a5 00 00 	l.ori r5,r5,0x0
    21e8:	bc 05 00 00 	l.sfeqi r5,0
    21ec:	10 00 00 04 	l.bf 21fc <register_tm_clones+0x58>
    21f0:	15 00 00 00 	l.nop 0x0
    21f4:	48 00 28 00 	l.jalr r5
    21f8:	a8 62 00 00 	l.ori r3,r2,0x0
    21fc:	9c 21 00 0c 	l.addi r1,r1,12
    2200:	85 21 ff fc 	l.lwz r9,-4(r1)
    2204:	84 21 ff f4 	l.lwz r1,-12(r1)
    2208:	44 00 48 00 	l.jr r9
    220c:	84 41 ff f8 	l.lwz r2,-8(r1)

00002210 <__do_global_dtors_aux>:
    2210:	d7 e1 97 f8 	l.sw -8(r1),r18
    2214:	1a 40 00 08 	l.movhi r18,0x8
    2218:	d7 e1 17 f0 	l.sw -16(r1),r2
    221c:	aa 52 00 00 	l.ori r18,r18,0x0
    2220:	d7 e1 4f fc 	l.sw -4(r1),r9
    2224:	8c 52 00 00 	l.lbz r2,0(r18)
    2228:	d7 e1 0f ec 	l.sw -20(r1),r1
    222c:	d7 e1 77 f4 	l.sw -12(r1),r14
    2230:	bc 22 00 00 	l.sfnei r2,0
    2234:	10 00 00 26 	l.bf 22cc <__do_global_dtors_aux+0xbc>
    2238:	9c 21 ff ec 	l.addi r1,r1,-20
    223c:	19 c0 00 00 	l.movhi r14,0x0
    2240:	18 80 00 00 	l.movhi r4,0x0
    2244:	a9 ce b3 ac 	l.ori r14,r14,0xb3ac
    2248:	a8 84 b3 a8 	l.ori r4,r4,0xb3a8
    224c:	18 40 00 08 	l.movhi r2,0x8
    2250:	e1 ce 20 02 	l.sub r14,r14,r4
    2254:	a8 42 00 04 	l.ori r2,r2,0x4
    2258:	b9 ce 00 82 	l.srai r14,r14,0x2
    225c:	84 62 00 00 	l.lwz r3,0(r2)
    2260:	9d ce ff ff 	l.addi r14,r14,-1
    2264:	e4 83 70 00 	l.sfltu r3,r14
    2268:	0c 00 00 0e 	l.bnf 22a0 <__do_global_dtors_aux+0x90>
    226c:	9c 63 00 01 	l.addi r3,r3,1
    2270:	18 a0 00 00 	l.movhi r5,0x0
    2274:	b8 83 00 02 	l.slli r4,r3,0x2
    2278:	a8 a5 b3 a8 	l.ori r5,r5,0xb3a8
    227c:	d4 02 18 00 	l.sw 0(r2),r3
    2280:	e0 64 28 00 	l.add r3,r4,r5
    2284:	84 63 00 00 	l.lwz r3,0(r3)
    2288:	48 00 18 00 	l.jalr r3
    228c:	15 00 00 00 	l.nop 0x0
    2290:	84 62 00 00 	l.lwz r3,0(r2)
    2294:	e4 83 70 00 	l.sfltu r3,r14
    2298:	13 ff ff f6 	l.bf 2270 <__do_global_dtors_aux+0x60>
    229c:	9c 63 00 01 	l.addi r3,r3,1
    22a0:	07 ff ff aa 	l.jal 2148 <deregister_tm_clones>
    22a4:	18 40 00 00 	l.movhi r2,0x0
    22a8:	a8 42 00 00 	l.ori r2,r2,0x0
    22ac:	bc 22 00 00 	l.sfnei r2,0
    22b0:	0c 00 00 06 	l.bnf 22c8 <__do_global_dtors_aux+0xb8>
    22b4:	9c 40 00 01 	l.addi r2,r0,1
    22b8:	18 60 00 00 	l.movhi r3,0x0
    22bc:	07 ff f7 51 	l.jal 0 <__reset-0x100>
    22c0:	a8 63 b3 9c 	l.ori r3,r3,0xb39c
    22c4:	9c 40 00 01 	l.addi r2,r0,1
    22c8:	d8 12 10 00 	l.sb 0(r18),r2
    22cc:	9c 21 00 14 	l.addi r1,r1,20
    22d0:	85 21 ff fc 	l.lwz r9,-4(r1)
    22d4:	84 21 ff ec 	l.lwz r1,-20(r1)
    22d8:	84 41 ff f0 	l.lwz r2,-16(r1)
    22dc:	85 c1 ff f4 	l.lwz r14,-12(r1)
    22e0:	44 00 48 00 	l.jr r9
    22e4:	86 41 ff f8 	l.lwz r18,-8(r1)

000022e8 <call___do_global_dtors_aux>:
    22e8:	d7 e1 4f fc 	l.sw -4(r1),r9
    22ec:	d7 e1 0f f8 	l.sw -8(r1),r1
    22f0:	9c 21 ff f8 	l.addi r1,r1,-8
    22f4:	9c 21 00 08 	l.addi r1,r1,8
    22f8:	85 21 ff fc 	l.lwz r9,-4(r1)
    22fc:	44 00 48 00 	l.jr r9
    2300:	84 21 ff f8 	l.lwz r1,-8(r1)

00002304 <frame_dummy>:
    2304:	18 60 00 00 	l.movhi r3,0x0
    2308:	d7 e1 4f fc 	l.sw -4(r1),r9
    230c:	a8 63 00 00 	l.ori r3,r3,0x0
    2310:	d7 e1 0f f8 	l.sw -8(r1),r1
    2314:	bc 03 00 00 	l.sfeqi r3,0
    2318:	10 00 00 07 	l.bf 2334 <frame_dummy+0x30>
    231c:	9c 21 ff f8 	l.addi r1,r1,-8
    2320:	18 60 00 00 	l.movhi r3,0x0
    2324:	18 80 00 08 	l.movhi r4,0x8
    2328:	a8 63 b3 9c 	l.ori r3,r3,0xb39c
    232c:	07 ff f7 35 	l.jal 0 <__reset-0x100>
    2330:	a8 84 00 08 	l.ori r4,r4,0x8
    2334:	18 60 00 00 	l.movhi r3,0x0
    2338:	a8 63 b3 b0 	l.ori r3,r3,0xb3b0
    233c:	84 83 00 00 	l.lwz r4,0(r3)
    2340:	bc 04 00 00 	l.sfeqi r4,0
    2344:	0c 00 00 08 	l.bnf 2364 <frame_dummy+0x60>
    2348:	18 80 00 00 	l.movhi r4,0x0
    234c:	07 ff ff 96 	l.jal 21a4 <register_tm_clones>
    2350:	15 00 00 00 	l.nop 0x0
    2354:	9c 21 00 08 	l.addi r1,r1,8
    2358:	85 21 ff fc 	l.lwz r9,-4(r1)
    235c:	44 00 48 00 	l.jr r9
    2360:	84 21 ff f8 	l.lwz r1,-8(r1)
    2364:	a8 84 00 00 	l.ori r4,r4,0x0
    2368:	bc 04 00 00 	l.sfeqi r4,0
    236c:	13 ff ff f8 	l.bf 234c <frame_dummy+0x48>
    2370:	15 00 00 00 	l.nop 0x0
    2374:	48 00 20 00 	l.jalr r4
    2378:	15 00 00 00 	l.nop 0x0
    237c:	03 ff ff f4 	l.j 234c <frame_dummy+0x48>
    2380:	15 00 00 00 	l.nop 0x0

00002384 <call_frame_dummy>:
    2384:	d7 e1 4f fc 	l.sw -4(r1),r9
    2388:	d7 e1 0f f8 	l.sw -8(r1),r1
    238c:	9c 21 ff f8 	l.addi r1,r1,-8
    2390:	9c 21 00 08 	l.addi r1,r1,8
    2394:	85 21 ff fc 	l.lwz r9,-4(r1)
    2398:	44 00 48 00 	l.jr r9
    239c:	84 21 ff f8 	l.lwz r1,-8(r1)

000023a0 <ADC_SendData>:
#include "spi.h"

static void ADC_SendData(uint8_t ucRegister, uint16_t wData);

static void ADC_SendData(uint8_t ucRegister, uint16_t wData)
{
    23a0:	d7 e1 17 f8 	l.sw -8(r1),r2
    23a4:	9c 41 00 00 	l.addi r2,r1,0
    23a8:	d7 e1 4f fc 	l.sw -4(r1),r9
    23ac:	9c 21 ff ec 	l.addi r1,r1,-20
    23b0:	db e2 1f f0 	l.sb -16(r2),r3
    23b4:	a8 64 00 00 	l.ori r3,r4,0x0
    23b8:	df e2 1f ec 	l.sh -20(r2),r3
	uint16_t wBuf;
	wBuf = (ucRegister << 11) | (wData & 0x3FF);
    23bc:	8c 62 ff f0 	l.lbz r3,-16(r2)
    23c0:	b8 63 00 0b 	l.slli r3,r3,0xb
    23c4:	b8 63 00 10 	l.slli r3,r3,0x10
    23c8:	b8 83 00 90 	l.srai r4,r3,0x10
    23cc:	98 62 ff ec 	l.lhs r3,-20(r2)
    23d0:	a4 63 03 ff 	l.andi r3,r3,0x3ff
    23d4:	b8 63 00 10 	l.slli r3,r3,0x10
    23d8:	b8 63 00 90 	l.srai r3,r3,0x10
    23dc:	e0 64 18 04 	l.or r3,r4,r3
    23e0:	b8 63 00 10 	l.slli r3,r3,0x10
    23e4:	b8 63 00 90 	l.srai r3,r3,0x10
    23e8:	df e2 1f f6 	l.sh -10(r2),r3

	SPI_SetMode(1);
    23ec:	9c 60 00 01 	l.addi r3,r0,1
    23f0:	04 00 06 97 	l.jal 3e4c <SPI_SetMode>
    23f4:	15 00 00 00 	l.nop 0x0
	SPI_SetInterruptCount(1);
    23f8:	9c 60 00 01 	l.addi r3,r0,1
    23fc:	04 00 06 58 	l.jal 3d5c <SPI_SetInterruptCount>
    2400:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_ADC_WRITE);
    2404:	9c 60 00 04 	l.addi r3,r0,4
    2408:	04 00 05 8a 	l.jal 3a30 <SPI_ChipSelect>
    240c:	15 00 00 00 	l.nop 0x0
	SPI_Write(wBuf>>8,0);
    2410:	94 62 ff f6 	l.lhz r3,-10(r2)
    2414:	b8 63 00 48 	l.srli r3,r3,0x8
    2418:	a4 63 ff ff 	l.andi r3,r3,0xffff
    241c:	a4 63 00 ff 	l.andi r3,r3,0xff
    2420:	9c 80 00 00 	l.addi r4,r0,0
    2424:	04 00 05 eb 	l.jal 3bd0 <SPI_Write>
    2428:	15 00 00 00 	l.nop 0x0
	SPI_Write(wBuf & 0xFF,0);
    242c:	94 62 ff f6 	l.lhz r3,-10(r2)
    2430:	a4 63 00 ff 	l.andi r3,r3,0xff
    2434:	9c 80 00 00 	l.addi r4,r0,0
    2438:	04 00 05 e6 	l.jal 3bd0 <SPI_Write>
    243c:	15 00 00 00 	l.nop 0x0
	SPI_WaitBusy();
    2440:	04 00 06 04 	l.jal 3c50 <SPI_WaitBusy>
    2444:	15 00 00 00 	l.nop 0x0
	SPI_Read(0);
    2448:	9c 60 00 00 	l.addi r3,r0,0
    244c:	04 00 06 0f 	l.jal 3c88 <SPI_Read>
    2450:	15 00 00 00 	l.nop 0x0
	SPI_Read(0);
    2454:	9c 60 00 00 	l.addi r3,r0,0
    2458:	04 00 06 0c 	l.jal 3c88 <SPI_Read>
    245c:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_NONE);
    2460:	9c 60 00 00 	l.addi r3,r0,0
    2464:	04 00 05 73 	l.jal 3a30 <SPI_ChipSelect>
    2468:	15 00 00 00 	l.nop 0x0
}
    246c:	a8 22 00 00 	l.ori r1,r2,0x0
    2470:	84 41 ff f8 	l.lwz r2,-8(r1)
    2474:	85 21 ff fc 	l.lwz r9,-4(r1)
    2478:	44 00 48 00 	l.jr r9
    247c:	15 00 00 00 	l.nop 0x0

00002480 <ADC_SetFormat>:

void ADC_SetFormat(uint8_t ucBinary, uint8_t ucPattern)
{
    2480:	d7 e1 17 f8 	l.sw -8(r1),r2
    2484:	9c 41 00 00 	l.addi r2,r1,0
    2488:	d7 e1 4f fc 	l.sw -4(r1),r9
    248c:	9c 21 ff ec 	l.addi r1,r1,-20
    2490:	db e2 1f f0 	l.sb -16(r2),r3
    2494:	a8 64 00 00 	l.ori r3,r4,0x0
    2498:	db e2 1f ec 	l.sb -20(r2),r3
	uint16_t wData;

	wData = ucPattern << 5;	// Bits D7, D6, D5
    249c:	8c 62 ff ec 	l.lbz r3,-20(r2)
    24a0:	a4 63 ff ff 	l.andi r3,r3,0xffff
    24a4:	b8 63 00 05 	l.slli r3,r3,0x5
    24a8:	df e2 1f f6 	l.sh -10(r2),r3

	if (ucBinary)
    24ac:	8c 62 ff f0 	l.lbz r3,-16(r2)
    24b0:	bc 03 00 00 	l.sfeqi r3,0
    24b4:	10 00 00 05 	l.bf 24c8 <ADC_SetFormat+0x48>
    24b8:	15 00 00 00 	l.nop 0x0
		wData |= 0x200;		// Bit D9
    24bc:	94 62 ff f6 	l.lhz r3,-10(r2)
    24c0:	a8 63 02 00 	l.ori r3,r3,0x200
    24c4:	df e2 1f f6 	l.sh -10(r2),r3

	ADC_SendData(0x0A, wData);
    24c8:	94 82 ff f6 	l.lhz r4,-10(r2)
    24cc:	9c 60 00 0a 	l.addi r3,r0,10
    24d0:	07 ff ff b4 	l.jal 23a0 <ADC_SendData>
    24d4:	15 00 00 00 	l.nop 0x0
}
    24d8:	a8 22 00 00 	l.ori r1,r2,0x0
    24dc:	84 41 ff f8 	l.lwz r2,-8(r1)
    24e0:	85 21 ff fc 	l.lwz r9,-4(r1)
    24e4:	44 00 48 00 	l.jr r9
    24e8:	15 00 00 00 	l.nop 0x0

000024ec <ARP_Request>:
#include "eth.h"

static int ARP_ResponseIP(int dwPacketId);

int ARP_Request(int dwPacketId)
{
    24ec:	d7 e1 17 f8 	l.sw -8(r1),r2
    24f0:	9c 41 00 00 	l.addi r2,r1,0
    24f4:	d7 e1 4f fc 	l.sw -4(r1),r9
    24f8:	9c 21 ff ec 	l.addi r1,r1,-20
    24fc:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
    2500:	84 62 ff ec 	l.lwz r3,-20(r2)
    2504:	04 00 02 fe 	l.jal 30fc <ETH_GetBuffer>
    2508:	15 00 00 00 	l.nop 0x0
    250c:	d7 e2 5f f4 	l.sw -12(r2),r11
	arp_header* pHead = (arp_header*)(pPacket + sizeof(header_ethernet));
    2510:	84 62 ff f4 	l.lwz r3,-12(r2)
    2514:	9c 63 00 0e 	l.addi r3,r3,14
    2518:	d7 e2 1f f0 	l.sw -16(r2),r3
	if (pHead->hwAddrType == ADDRTYPE_ETH &&
    251c:	84 62 ff f0 	l.lwz r3,-16(r2)
    2520:	94 63 00 00 	l.lhz r3,0(r3)
    2524:	bc 23 00 01 	l.sfnei r3,1
    2528:	10 00 00 1c 	l.bf 2598 <ARP_Request+0xac>
    252c:	15 00 00 00 	l.nop 0x0
		pHead->protoAddrType == ADDRTYPE_IP &&
    2530:	84 62 ff f0 	l.lwz r3,-16(r2)
    2534:	94 63 00 02 	l.lhz r3,2(r3)

int ARP_Request(int dwPacketId)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	arp_header* pHead = (arp_header*)(pPacket + sizeof(header_ethernet));
	if (pHead->hwAddrType == ADDRTYPE_ETH &&
    2538:	bc 23 08 00 	l.sfnei r3,2048
    253c:	10 00 00 17 	l.bf 2598 <ARP_Request+0xac>
    2540:	15 00 00 00 	l.nop 0x0
		pHead->protoAddrType == ADDRTYPE_IP &&
		pHead->hwAddrSize == ADDRSIZE_ETH &&
    2544:	84 62 ff f0 	l.lwz r3,-16(r2)
    2548:	8c 63 00 04 	l.lbz r3,4(r3)
int ARP_Request(int dwPacketId)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	arp_header* pHead = (arp_header*)(pPacket + sizeof(header_ethernet));
	if (pHead->hwAddrType == ADDRTYPE_ETH &&
		pHead->protoAddrType == ADDRTYPE_IP &&
    254c:	bc 23 00 06 	l.sfnei r3,6
    2550:	10 00 00 12 	l.bf 2598 <ARP_Request+0xac>
    2554:	15 00 00 00 	l.nop 0x0
		pHead->hwAddrSize == ADDRSIZE_ETH &&
		pHead->protoAddrSize == ADDRSIZE_IP &&
    2558:	84 62 ff f0 	l.lwz r3,-16(r2)
    255c:	8c 63 00 05 	l.lbz r3,5(r3)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	arp_header* pHead = (arp_header*)(pPacket + sizeof(header_ethernet));
	if (pHead->hwAddrType == ADDRTYPE_ETH &&
		pHead->protoAddrType == ADDRTYPE_IP &&
		pHead->hwAddrSize == ADDRSIZE_ETH &&
    2560:	bc 23 00 04 	l.sfnei r3,4
    2564:	10 00 00 0d 	l.bf 2598 <ARP_Request+0xac>
    2568:	15 00 00 00 	l.nop 0x0
		pHead->protoAddrSize == ADDRSIZE_IP &&
		pHead->opCode == ARP_OP_REQUEST)
    256c:	84 62 ff f0 	l.lwz r3,-16(r2)
    2570:	94 63 00 06 	l.lhz r3,6(r3)
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	arp_header* pHead = (arp_header*)(pPacket + sizeof(header_ethernet));
	if (pHead->hwAddrType == ADDRTYPE_ETH &&
		pHead->protoAddrType == ADDRTYPE_IP &&
		pHead->hwAddrSize == ADDRSIZE_ETH &&
		pHead->protoAddrSize == ADDRSIZE_IP &&
    2574:	bc 23 00 01 	l.sfnei r3,1
    2578:	10 00 00 08 	l.bf 2598 <ARP_Request+0xac>
    257c:	15 00 00 00 	l.nop 0x0
		pHead->opCode == ARP_OP_REQUEST)
		return ARP_ResponseIP(dwPacketId);
    2580:	84 62 ff ec 	l.lwz r3,-20(r2)
    2584:	04 00 00 0c 	l.jal 25b4 <ARP_ResponseIP>
    2588:	15 00 00 00 	l.nop 0x0
    258c:	a8 6b 00 00 	l.ori r3,r11,0x0
    2590:	00 00 00 03 	l.j 259c <ARP_Request+0xb0>
    2594:	15 00 00 00 	l.nop 0x0
	return PACKET_DROP;
    2598:	9c 60 00 00 	l.addi r3,r0,0
}
    259c:	a9 63 00 00 	l.ori r11,r3,0x0
    25a0:	a8 22 00 00 	l.ori r1,r2,0x0
    25a4:	84 41 ff f8 	l.lwz r2,-8(r1)
    25a8:	85 21 ff fc 	l.lwz r9,-4(r1)
    25ac:	44 00 48 00 	l.jr r9
    25b0:	15 00 00 00 	l.nop 0x0

000025b4 <ARP_ResponseIP>:

static int ARP_ResponseIP(int dwPacketId)
{
    25b4:	d7 e1 17 f8 	l.sw -8(r1),r2
    25b8:	9c 41 00 00 	l.addi r2,r1,0
    25bc:	d7 e1 4f fc 	l.sw -4(r1),r9
    25c0:	9c 21 ff ec 	l.addi r1,r1,-20
    25c4:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
    25c8:	84 62 ff ec 	l.lwz r3,-20(r2)
    25cc:	04 00 02 cc 	l.jal 30fc <ETH_GetBuffer>
    25d0:	15 00 00 00 	l.nop 0x0
    25d4:	d7 e2 5f f4 	l.sw -12(r2),r11
	arp_ip* pRequest = (arp_ip*)(pPacket + sizeof(header_ethernet) + sizeof(arp_header));
    25d8:	84 62 ff f4 	l.lwz r3,-12(r2)
    25dc:	9c 63 00 16 	l.addi r3,r3,22
    25e0:	d7 e2 1f f0 	l.sw -16(r2),r3

	if (pRequest->dstMac[0] == 0 &&
    25e4:	84 62 ff f0 	l.lwz r3,-16(r2)
    25e8:	8c 63 00 0a 	l.lbz r3,10(r3)
    25ec:	bc 23 00 00 	l.sfnei r3,0
    25f0:	10 00 00 29 	l.bf 2694 <ARP_ResponseIP+0xe0>
    25f4:	15 00 00 00 	l.nop 0x0
		pRequest->dstMac[1] == 0 &&
    25f8:	84 62 ff f0 	l.lwz r3,-16(r2)
    25fc:	8c 63 00 0b 	l.lbz r3,11(r3)
static int ARP_ResponseIP(int dwPacketId)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	arp_ip* pRequest = (arp_ip*)(pPacket + sizeof(header_ethernet) + sizeof(arp_header));

	if (pRequest->dstMac[0] == 0 &&
    2600:	bc 23 00 00 	l.sfnei r3,0
    2604:	10 00 00 24 	l.bf 2694 <ARP_ResponseIP+0xe0>
    2608:	15 00 00 00 	l.nop 0x0
		pRequest->dstMac[1] == 0 &&
		pRequest->dstMac[2] == 0 &&
    260c:	84 62 ff f0 	l.lwz r3,-16(r2)
    2610:	8c 63 00 0c 	l.lbz r3,12(r3)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	arp_ip* pRequest = (arp_ip*)(pPacket + sizeof(header_ethernet) + sizeof(arp_header));

	if (pRequest->dstMac[0] == 0 &&
		pRequest->dstMac[1] == 0 &&
    2614:	bc 23 00 00 	l.sfnei r3,0
    2618:	10 00 00 1f 	l.bf 2694 <ARP_ResponseIP+0xe0>
    261c:	15 00 00 00 	l.nop 0x0
		pRequest->dstMac[2] == 0 &&
		pRequest->dstMac[3] == 0 &&
    2620:	84 62 ff f0 	l.lwz r3,-16(r2)
    2624:	8c 63 00 0d 	l.lbz r3,13(r3)
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	arp_ip* pRequest = (arp_ip*)(pPacket + sizeof(header_ethernet) + sizeof(arp_header));

	if (pRequest->dstMac[0] == 0 &&
		pRequest->dstMac[1] == 0 &&
		pRequest->dstMac[2] == 0 &&
    2628:	bc 23 00 00 	l.sfnei r3,0
    262c:	10 00 00 1a 	l.bf 2694 <ARP_ResponseIP+0xe0>
    2630:	15 00 00 00 	l.nop 0x0
		pRequest->dstMac[3] == 0 &&
		pRequest->dstMac[4] == 0 &&
    2634:	84 62 ff f0 	l.lwz r3,-16(r2)
    2638:	8c 63 00 0e 	l.lbz r3,14(r3)
	arp_ip* pRequest = (arp_ip*)(pPacket + sizeof(header_ethernet) + sizeof(arp_header));

	if (pRequest->dstMac[0] == 0 &&
		pRequest->dstMac[1] == 0 &&
		pRequest->dstMac[2] == 0 &&
		pRequest->dstMac[3] == 0 &&
    263c:	bc 23 00 00 	l.sfnei r3,0
    2640:	10 00 00 15 	l.bf 2694 <ARP_ResponseIP+0xe0>
    2644:	15 00 00 00 	l.nop 0x0
		pRequest->dstMac[4] == 0 &&
		pRequest->dstMac[5] == 0 )
    2648:	84 62 ff f0 	l.lwz r3,-16(r2)
    264c:	8c 63 00 0f 	l.lbz r3,15(r3)

	if (pRequest->dstMac[0] == 0 &&
		pRequest->dstMac[1] == 0 &&
		pRequest->dstMac[2] == 0 &&
		pRequest->dstMac[3] == 0 &&
		pRequest->dstMac[4] == 0 &&
    2650:	bc 23 00 00 	l.sfnei r3,0
    2654:	10 00 00 10 	l.bf 2694 <ARP_ResponseIP+0xe0>
    2658:	15 00 00 00 	l.nop 0x0
		pRequest->dstMac[5] == 0 )
	{

		if (ETH_StartTransmit(dwPacketId, 20) == 0)
    265c:	84 62 ff ec 	l.lwz r3,-20(r2)
    2660:	9c 80 00 14 	l.addi r4,r0,20
    2664:	04 00 02 c9 	l.jal 3188 <ETH_StartTransmit>
    2668:	15 00 00 00 	l.nop 0x0
    266c:	a8 6b 00 00 	l.ori r3,r11,0x0
    2670:	bc 23 00 00 	l.sfnei r3,0
    2674:	10 00 00 05 	l.bf 2688 <ARP_ResponseIP+0xd4>
    2678:	15 00 00 00 	l.nop 0x0
			return PACKET_DONE;
    267c:	9c 60 00 01 	l.addi r3,r0,1
    2680:	00 00 00 06 	l.j 2698 <ARP_ResponseIP+0xe4>
    2684:	15 00 00 00 	l.nop 0x0
		else
			return PACKET_BUSY;
    2688:	9c 60 ff ff 	l.addi r3,r0,-1
    268c:	00 00 00 03 	l.j 2698 <ARP_ResponseIP+0xe4>
    2690:	15 00 00 00 	l.nop 0x0
	}
	return PACKET_DROP;
    2694:	9c 60 00 00 	l.addi r3,r0,0
}
    2698:	a9 63 00 00 	l.ori r11,r3,0x0
    269c:	a8 22 00 00 	l.ori r1,r2,0x0
    26a0:	84 41 ff f8 	l.lwz r2,-8(r1)
    26a4:	85 21 ff fc 	l.lwz r9,-4(r1)
    26a8:	44 00 48 00 	l.jr r9
    26ac:	15 00 00 00 	l.nop 0x0

000026b0 <CLK_SpiWrite32>:
static void CLK_SpiWrite32(uint32_t dwData, uint32_t dwAddr);
static uint32_t CLK_SpiRead32();


static void CLK_SpiWrite32(uint32_t dwData, uint32_t dwAddr)
{
    26b0:	d7 e1 17 f8 	l.sw -8(r1),r2
    26b4:	9c 41 00 00 	l.addi r2,r1,0
    26b8:	d7 e1 4f fc 	l.sw -4(r1),r9
    26bc:	9c 21 ff ec 	l.addi r1,r1,-20
    26c0:	d7 e2 1f f0 	l.sw -16(r2),r3
    26c4:	d7 e2 27 ec 	l.sw -20(r2),r4
	uint8_t ucByte;

	// CLK IC receives data LSB first
	ucByte = (dwData<<4) | (dwAddr & 0x0F);
    26c8:	84 62 ff f0 	l.lwz r3,-16(r2)
    26cc:	a4 63 00 ff 	l.andi r3,r3,0xff
    26d0:	b8 63 00 04 	l.slli r3,r3,0x4
    26d4:	a4 83 00 ff 	l.andi r4,r3,0xff
    26d8:	84 62 ff ec 	l.lwz r3,-20(r2)
    26dc:	a4 63 00 ff 	l.andi r3,r3,0xff
    26e0:	a4 63 00 0f 	l.andi r3,r3,0xf
    26e4:	a4 63 00 ff 	l.andi r3,r3,0xff
    26e8:	e0 64 18 04 	l.or r3,r4,r3
    26ec:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    26f0:	8c 62 ff f7 	l.lbz r3,-9(r2)
    26f4:	18 80 00 00 	l.movhi r4,0x0
    26f8:	a8 84 ad d0 	l.ori r4,r4,0xadd0
    26fc:	e0 64 18 00 	l.add r3,r4,r3
    2700:	8c 63 00 00 	l.lbz r3,0(r3)
    2704:	9c 80 00 00 	l.addi r4,r0,0
    2708:	04 00 05 32 	l.jal 3bd0 <SPI_Write>
    270c:	15 00 00 00 	l.nop 0x0
	ucByte = dwData>>4;
    2710:	84 62 ff f0 	l.lwz r3,-16(r2)
    2714:	b8 63 00 44 	l.srli r3,r3,0x4
    2718:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    271c:	8c 62 ff f7 	l.lbz r3,-9(r2)
    2720:	18 80 00 00 	l.movhi r4,0x0
    2724:	a8 84 ad d0 	l.ori r4,r4,0xadd0
    2728:	e0 64 18 00 	l.add r3,r4,r3
    272c:	8c 63 00 00 	l.lbz r3,0(r3)
    2730:	9c 80 00 00 	l.addi r4,r0,0
    2734:	04 00 05 27 	l.jal 3bd0 <SPI_Write>
    2738:	15 00 00 00 	l.nop 0x0
	ucByte = dwData>>12;
    273c:	84 62 ff f0 	l.lwz r3,-16(r2)
    2740:	b8 63 00 4c 	l.srli r3,r3,0xc
    2744:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    2748:	8c 62 ff f7 	l.lbz r3,-9(r2)
    274c:	18 80 00 00 	l.movhi r4,0x0
    2750:	a8 84 ad d0 	l.ori r4,r4,0xadd0
    2754:	e0 64 18 00 	l.add r3,r4,r3
    2758:	8c 63 00 00 	l.lbz r3,0(r3)
    275c:	9c 80 00 00 	l.addi r4,r0,0
    2760:	04 00 05 1c 	l.jal 3bd0 <SPI_Write>
    2764:	15 00 00 00 	l.nop 0x0
	ucByte = dwData>>20;
    2768:	84 62 ff f0 	l.lwz r3,-16(r2)
    276c:	b8 63 00 54 	l.srli r3,r3,0x14
    2770:	db e2 1f f7 	l.sb -9(r2),r3
	SPI_Write(BitReverseTable256[ucByte],0);
    2774:	8c 62 ff f7 	l.lbz r3,-9(r2)
    2778:	18 80 00 00 	l.movhi r4,0x0
    277c:	a8 84 ad d0 	l.ori r4,r4,0xadd0
    2780:	e0 64 18 00 	l.add r3,r4,r3
    2784:	8c 63 00 00 	l.lbz r3,0(r3)
    2788:	9c 80 00 00 	l.addi r4,r0,0
    278c:	04 00 05 11 	l.jal 3bd0 <SPI_Write>
    2790:	15 00 00 00 	l.nop 0x0
	SPI_WaitBusy();
    2794:	04 00 05 2f 	l.jal 3c50 <SPI_WaitBusy>
    2798:	15 00 00 00 	l.nop 0x0
}
    279c:	a8 22 00 00 	l.ori r1,r2,0x0
    27a0:	84 41 ff f8 	l.lwz r2,-8(r1)
    27a4:	85 21 ff fc 	l.lwz r9,-4(r1)
    27a8:	44 00 48 00 	l.jr r9
    27ac:	15 00 00 00 	l.nop 0x0

000027b0 <CLK_SpiRead32>:

static uint32_t CLK_SpiRead32()
{
    27b0:	d7 e1 17 f8 	l.sw -8(r1),r2
    27b4:	9c 41 00 00 	l.addi r2,r1,0
    27b8:	d7 e1 4f fc 	l.sw -4(r1),r9
    27bc:	9c 21 ff f0 	l.addi r1,r1,-16
	uint8_t ucByte;
	uint32_t dwResponse;
	// CLK IC sends data LSB first
	SPI_Write(0,0);
    27c0:	9c 60 00 00 	l.addi r3,r0,0
    27c4:	9c 80 00 00 	l.addi r4,r0,0
    27c8:	04 00 05 02 	l.jal 3bd0 <SPI_Write>
    27cc:	15 00 00 00 	l.nop 0x0
	SPI_Write(0,0);
    27d0:	9c 60 00 00 	l.addi r3,r0,0
    27d4:	9c 80 00 00 	l.addi r4,r0,0
    27d8:	04 00 04 fe 	l.jal 3bd0 <SPI_Write>
    27dc:	15 00 00 00 	l.nop 0x0
	SPI_Write(0,0);
    27e0:	9c 60 00 00 	l.addi r3,r0,0
    27e4:	9c 80 00 00 	l.addi r4,r0,0
    27e8:	04 00 04 fa 	l.jal 3bd0 <SPI_Write>
    27ec:	15 00 00 00 	l.nop 0x0
	SPI_Write(0,0);
    27f0:	9c 60 00 00 	l.addi r3,r0,0
    27f4:	9c 80 00 00 	l.addi r4,r0,0
    27f8:	04 00 04 f6 	l.jal 3bd0 <SPI_Write>
    27fc:	15 00 00 00 	l.nop 0x0

	SPI_WaitBusy();
    2800:	04 00 05 14 	l.jal 3c50 <SPI_WaitBusy>
    2804:	15 00 00 00 	l.nop 0x0

	SPI_Read(&ucByte);
    2808:	9c 62 ff f3 	l.addi r3,r2,-13
    280c:	04 00 05 1f 	l.jal 3c88 <SPI_Read>
    2810:	15 00 00 00 	l.nop 0x0
	dwResponse = BitReverseTable256[ucByte];
    2814:	8c 62 ff f3 	l.lbz r3,-13(r2)
    2818:	a8 83 00 00 	l.ori r4,r3,0x0
    281c:	18 60 00 00 	l.movhi r3,0x0
    2820:	a8 63 ad d0 	l.ori r3,r3,0xadd0
    2824:	e0 63 20 00 	l.add r3,r3,r4
    2828:	8c 63 00 00 	l.lbz r3,0(r3)
    282c:	d7 e2 1f f4 	l.sw -12(r2),r3
	SPI_Read(&ucByte);
    2830:	9c 62 ff f3 	l.addi r3,r2,-13
    2834:	04 00 05 15 	l.jal 3c88 <SPI_Read>
    2838:	15 00 00 00 	l.nop 0x0
	dwResponse |= ((uint32_t) BitReverseTable256[ucByte]) << 8;
    283c:	8c 62 ff f3 	l.lbz r3,-13(r2)
    2840:	a8 83 00 00 	l.ori r4,r3,0x0
    2844:	18 60 00 00 	l.movhi r3,0x0
    2848:	a8 63 ad d0 	l.ori r3,r3,0xadd0
    284c:	e0 63 20 00 	l.add r3,r3,r4
    2850:	8c 63 00 00 	l.lbz r3,0(r3)
    2854:	b8 63 00 08 	l.slli r3,r3,0x8
    2858:	84 82 ff f4 	l.lwz r4,-12(r2)
    285c:	e0 64 18 04 	l.or r3,r4,r3
    2860:	d7 e2 1f f4 	l.sw -12(r2),r3
	SPI_Read(&ucByte);
    2864:	9c 62 ff f3 	l.addi r3,r2,-13
    2868:	04 00 05 08 	l.jal 3c88 <SPI_Read>
    286c:	15 00 00 00 	l.nop 0x0
	dwResponse |= ((uint32_t) BitReverseTable256[ucByte]) << 16;
    2870:	8c 62 ff f3 	l.lbz r3,-13(r2)
    2874:	a8 83 00 00 	l.ori r4,r3,0x0
    2878:	18 60 00 00 	l.movhi r3,0x0
    287c:	a8 63 ad d0 	l.ori r3,r3,0xadd0
    2880:	e0 63 20 00 	l.add r3,r3,r4
    2884:	8c 63 00 00 	l.lbz r3,0(r3)
    2888:	b8 63 00 10 	l.slli r3,r3,0x10
    288c:	84 82 ff f4 	l.lwz r4,-12(r2)
    2890:	e0 64 18 04 	l.or r3,r4,r3
    2894:	d7 e2 1f f4 	l.sw -12(r2),r3
	SPI_Read(&ucByte);
    2898:	9c 62 ff f3 	l.addi r3,r2,-13
    289c:	04 00 04 fb 	l.jal 3c88 <SPI_Read>
    28a0:	15 00 00 00 	l.nop 0x0
	dwResponse |= ((uint32_t) BitReverseTable256[ucByte]) << 24;
    28a4:	8c 62 ff f3 	l.lbz r3,-13(r2)
    28a8:	a8 83 00 00 	l.ori r4,r3,0x0
    28ac:	18 60 00 00 	l.movhi r3,0x0
    28b0:	a8 63 ad d0 	l.ori r3,r3,0xadd0
    28b4:	e0 63 20 00 	l.add r3,r3,r4
    28b8:	8c 63 00 00 	l.lbz r3,0(r3)
    28bc:	b8 63 00 18 	l.slli r3,r3,0x18
    28c0:	84 82 ff f4 	l.lwz r4,-12(r2)
    28c4:	e0 64 18 04 	l.or r3,r4,r3
    28c8:	d7 e2 1f f4 	l.sw -12(r2),r3
	return dwResponse;
    28cc:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    28d0:	a9 63 00 00 	l.ori r11,r3,0x0
    28d4:	a8 22 00 00 	l.ori r1,r2,0x0
    28d8:	84 41 ff f8 	l.lwz r2,-8(r1)
    28dc:	85 21 ff fc 	l.lwz r9,-4(r1)
    28e0:	44 00 48 00 	l.jr r9
    28e4:	15 00 00 00 	l.nop 0x0

000028e8 <CLK_ReadRegister>:

uint32_t CLK_ReadRegister(uint32_t dwRegAddr)
{
    28e8:	d7 e1 17 f8 	l.sw -8(r1),r2
    28ec:	9c 41 00 00 	l.addi r2,r1,0
    28f0:	d7 e1 4f fc 	l.sw -4(r1),r9
    28f4:	9c 21 ff f0 	l.addi r1,r1,-16
    28f8:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint32_t dwResponse;
	//while (SPI_Busy());

	SPI_SetMode(0);
    28fc:	9c 60 00 00 	l.addi r3,r0,0
    2900:	04 00 05 53 	l.jal 3e4c <SPI_SetMode>
    2904:	15 00 00 00 	l.nop 0x0
	SPI_SetInterruptCount(3);
    2908:	9c 60 00 03 	l.addi r3,r0,3
    290c:	04 00 05 14 	l.jal 3d5c <SPI_SetInterruptCount>
    2910:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_CLK);
    2914:	9c 60 00 06 	l.addi r3,r0,6
    2918:	04 00 04 46 	l.jal 3a30 <SPI_ChipSelect>
    291c:	15 00 00 00 	l.nop 0x0
	// Send write command for register
	CLK_SpiWrite32(dwRegAddr,CLK_SPI_ADDR_READ);
    2920:	84 62 ff f0 	l.lwz r3,-16(r2)
    2924:	9c 80 00 0e 	l.addi r4,r0,14
    2928:	07 ff ff 62 	l.jal 26b0 <CLK_SpiWrite32>
    292c:	15 00 00 00 	l.nop 0x0
	// Latch in command
	SPI_ChipSelect(SPI_TARGET_NONE);
    2930:	9c 60 00 00 	l.addi r3,r0,0
    2934:	04 00 04 3f 	l.jal 3a30 <SPI_ChipSelect>
    2938:	15 00 00 00 	l.nop 0x0
	SPI_ChipSelect(SPI_TARGET_CLK);
    293c:	9c 60 00 06 	l.addi r3,r0,6
    2940:	04 00 04 3c 	l.jal 3a30 <SPI_ChipSelect>
    2944:	15 00 00 00 	l.nop 0x0
	// Read Data
	dwResponse = CLK_SpiRead32();
    2948:	07 ff ff 9a 	l.jal 27b0 <CLK_SpiRead32>
    294c:	15 00 00 00 	l.nop 0x0
    2950:	d7 e2 5f f4 	l.sw -12(r2),r11
	SPI_ChipSelect(SPI_TARGET_NONE);
    2954:	9c 60 00 00 	l.addi r3,r0,0
    2958:	04 00 04 36 	l.jal 3a30 <SPI_ChipSelect>
    295c:	15 00 00 00 	l.nop 0x0
	return dwResponse;
    2960:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    2964:	a9 63 00 00 	l.ori r11,r3,0x0
    2968:	a8 22 00 00 	l.ori r1,r2,0x0
    296c:	84 41 ff f8 	l.lwz r2,-8(r1)
    2970:	85 21 ff fc 	l.lwz r9,-4(r1)
    2974:	44 00 48 00 	l.jr r9
    2978:	15 00 00 00 	l.nop 0x0

0000297c <CLK_WriteConfig>:


void CLK_WriteConfig()
{
    297c:	d7 e1 17 f8 	l.sw -8(r1),r2
    2980:	9c 41 00 00 	l.addi r2,r1,0
    2984:	d7 e1 4f fc 	l.sw -4(r1),r9
    2988:	9c 21 ff f0 	l.addi r1,r1,-16
	uint32_t dwReg;
	uint32_t dwNeedToWrite = 0;
    298c:	9c 60 00 00 	l.addi r3,r0,0
    2990:	d7 e2 1f f0 	l.sw -16(r2),r3

	if (SPI_GetMutex())
    2994:	04 00 05 91 	l.jal 3fd8 <SPI_GetMutex>
    2998:	15 00 00 00 	l.nop 0x0
    299c:	a8 6b 00 00 	l.ori r3,r11,0x0
    29a0:	bc 03 00 00 	l.sfeqi r3,0
    29a4:	10 00 00 3c 	l.bf 2a94 <CLK_WriteConfig+0x118>
    29a8:	15 00 00 00 	l.nop 0x0
	{
		for (dwReg=0; dwReg <= 7; dwReg++)
    29ac:	9c 60 00 00 	l.addi r3,r0,0
    29b0:	d7 e2 1f f4 	l.sw -12(r2),r3
    29b4:	00 00 00 14 	l.j 2a04 <CLK_WriteConfig+0x88>
    29b8:	15 00 00 00 	l.nop 0x0
		{
			if (CLK_ReadRegister(dwReg) != dwClkConfig[dwReg])
    29bc:	84 62 ff f4 	l.lwz r3,-12(r2)
    29c0:	07 ff ff ca 	l.jal 28e8 <CLK_ReadRegister>
    29c4:	15 00 00 00 	l.nop 0x0
    29c8:	a8 ab 00 00 	l.ori r5,r11,0x0
    29cc:	18 80 00 00 	l.movhi r4,0x0
    29d0:	a8 84 ae d0 	l.ori r4,r4,0xaed0
    29d4:	84 62 ff f4 	l.lwz r3,-12(r2)
    29d8:	b8 63 00 02 	l.slli r3,r3,0x2
    29dc:	e0 64 18 00 	l.add r3,r4,r3
    29e0:	84 63 00 00 	l.lwz r3,0(r3)
    29e4:	e4 05 18 00 	l.sfeq r5,r3
    29e8:	10 00 00 04 	l.bf 29f8 <CLK_WriteConfig+0x7c>
    29ec:	15 00 00 00 	l.nop 0x0
				dwNeedToWrite = 1;
    29f0:	9c 60 00 01 	l.addi r3,r0,1
    29f4:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint32_t dwReg;
	uint32_t dwNeedToWrite = 0;

	if (SPI_GetMutex())
	{
		for (dwReg=0; dwReg <= 7; dwReg++)
    29f8:	84 62 ff f4 	l.lwz r3,-12(r2)
    29fc:	9c 63 00 01 	l.addi r3,r3,1
    2a00:	d7 e2 1f f4 	l.sw -12(r2),r3
    2a04:	84 62 ff f4 	l.lwz r3,-12(r2)
    2a08:	bc a3 00 07 	l.sfleui r3,7
    2a0c:	13 ff ff ec 	l.bf 29bc <CLK_WriteConfig+0x40>
    2a10:	15 00 00 00 	l.nop 0x0
		{
			if (CLK_ReadRegister(dwReg) != dwClkConfig[dwReg])
				dwNeedToWrite = 1;
		}

		if (dwNeedToWrite)
    2a14:	84 62 ff f0 	l.lwz r3,-16(r2)
    2a18:	bc 03 00 00 	l.sfeqi r3,0
    2a1c:	10 00 00 1c 	l.bf 2a8c <CLK_WriteConfig+0x110>
    2a20:	15 00 00 00 	l.nop 0x0
		{
			// write configuration data
			for (dwReg = 0; dwReg <= 7; dwReg++)
    2a24:	9c 60 00 00 	l.addi r3,r0,0
    2a28:	d7 e2 1f f4 	l.sw -12(r2),r3
    2a2c:	00 00 00 14 	l.j 2a7c <CLK_WriteConfig+0x100>
    2a30:	15 00 00 00 	l.nop 0x0
			{
				SPI_ChipSelect(SPI_TARGET_CLK);
    2a34:	9c 60 00 06 	l.addi r3,r0,6
    2a38:	04 00 03 fe 	l.jal 3a30 <SPI_ChipSelect>
    2a3c:	15 00 00 00 	l.nop 0x0
				CLK_SpiWrite32(dwClkConfig[dwReg], dwReg);
    2a40:	18 80 00 00 	l.movhi r4,0x0
    2a44:	a8 84 ae d0 	l.ori r4,r4,0xaed0
    2a48:	84 62 ff f4 	l.lwz r3,-12(r2)
    2a4c:	b8 63 00 02 	l.slli r3,r3,0x2
    2a50:	e0 64 18 00 	l.add r3,r4,r3
    2a54:	84 63 00 00 	l.lwz r3,0(r3)
    2a58:	84 82 ff f4 	l.lwz r4,-12(r2)
    2a5c:	07 ff ff 15 	l.jal 26b0 <CLK_SpiWrite32>
    2a60:	15 00 00 00 	l.nop 0x0
				SPI_ChipSelect(SPI_TARGET_NONE);
    2a64:	9c 60 00 00 	l.addi r3,r0,0
    2a68:	04 00 03 f2 	l.jal 3a30 <SPI_ChipSelect>
    2a6c:	15 00 00 00 	l.nop 0x0
		}

		if (dwNeedToWrite)
		{
			// write configuration data
			for (dwReg = 0; dwReg <= 7; dwReg++)
    2a70:	84 62 ff f4 	l.lwz r3,-12(r2)
    2a74:	9c 63 00 01 	l.addi r3,r3,1
    2a78:	d7 e2 1f f4 	l.sw -12(r2),r3
    2a7c:	84 62 ff f4 	l.lwz r3,-12(r2)
    2a80:	bc a3 00 07 	l.sfleui r3,7
    2a84:	13 ff ff ec 	l.bf 2a34 <CLK_WriteConfig+0xb8>
    2a88:	15 00 00 00 	l.nop 0x0
			SPI_ChipSelect(SPI_TARGET_CLK);
			CLK_SpiWrite32(0x000001,0xF); // send unlock command
			SPI_ChipSelect(SPI_TARGET_NONE);*/
		}

		SPI_ReleaseMutex();
    2a8c:	04 00 05 74 	l.jal 405c <SPI_ReleaseMutex>
    2a90:	15 00 00 00 	l.nop 0x0
	}
}
    2a94:	a8 22 00 00 	l.ori r1,r2,0x0
    2a98:	84 41 ff f8 	l.lwz r2,-8(r1)
    2a9c:	85 21 ff fc 	l.lwz r9,-4(r1)
    2aa0:	44 00 48 00 	l.jr r9
    2aa4:	15 00 00 00 	l.nop 0x0

00002aa8 <DEBUG_LEDCallback>:

static unsigned int dwBlinkCnt;
static unsigned int dwDebugTimer;

void DEBUG_LEDCallback()
{
    2aa8:	d7 e1 17 f8 	l.sw -8(r1),r2
    2aac:	9c 41 00 00 	l.addi r2,r1,0
    2ab0:	d7 e1 4f fc 	l.sw -4(r1),r9
    2ab4:	9c 21 ff f8 	l.addi r1,r1,-8
	*ATLYS_GPIO_DATA_PTR ^= ATLYS_GPIO_LED1;
    2ab8:	18 60 91 00 	l.movhi r3,0x9100
    2abc:	18 80 91 00 	l.movhi r4,0x9100
    2ac0:	84 84 00 00 	l.lwz r4,0(r4)
    2ac4:	18 a0 00 02 	l.movhi r5,0x2
    2ac8:	e0 84 28 05 	l.xor r4,r4,r5
    2acc:	d4 03 20 00 	l.sw 0(r3),r4
	if (--dwBlinkCnt == 0)
    2ad0:	18 60 00 08 	l.movhi r3,0x8
    2ad4:	a8 63 00 20 	l.ori r3,r3,0x20
    2ad8:	84 63 00 00 	l.lwz r3,0(r3)
    2adc:	9c 83 ff ff 	l.addi r4,r3,-1
    2ae0:	18 60 00 08 	l.movhi r3,0x8
    2ae4:	a8 63 00 20 	l.ori r3,r3,0x20
    2ae8:	d4 03 20 00 	l.sw 0(r3),r4
    2aec:	18 60 00 08 	l.movhi r3,0x8
    2af0:	a8 63 00 20 	l.ori r3,r3,0x20
    2af4:	84 63 00 00 	l.lwz r3,0(r3)
    2af8:	bc 23 00 00 	l.sfnei r3,0
    2afc:	10 00 00 0e 	l.bf 2b34 <DEBUG_LEDCallback+0x8c>
    2b00:	15 00 00 00 	l.nop 0x0
	{
		*ATLYS_GPIO_DATA_PTR &= ~ATLYS_GPIO_LED1;
    2b04:	18 60 91 00 	l.movhi r3,0x9100
    2b08:	18 80 91 00 	l.movhi r4,0x9100
    2b0c:	84 84 00 00 	l.lwz r4,0(r4)
    2b10:	18 a0 ff fd 	l.movhi r5,0xfffd
    2b14:	a8 a5 ff ff 	l.ori r5,r5,0xffff
    2b18:	e0 84 28 03 	l.and r4,r4,r5
    2b1c:	d4 03 20 00 	l.sw 0(r3),r4
		TIMER_Stop(dwDebugTimer);
    2b20:	18 60 00 08 	l.movhi r3,0x8
    2b24:	a8 63 00 24 	l.ori r3,r3,0x24
    2b28:	84 63 00 00 	l.lwz r3,0(r3)
    2b2c:	04 00 06 f8 	l.jal 470c <TIMER_Stop>
    2b30:	15 00 00 00 	l.nop 0x0
	}
}
    2b34:	a8 22 00 00 	l.ori r1,r2,0x0
    2b38:	84 41 ff f8 	l.lwz r2,-8(r1)
    2b3c:	85 21 ff fc 	l.lwz r9,-4(r1)
    2b40:	44 00 48 00 	l.jr r9
    2b44:	15 00 00 00 	l.nop 0x0

00002b48 <DEBUG_SetLed>:

void DEBUG_SetLed(unsigned int led, unsigned int state)
{
    2b48:	d7 e1 17 f8 	l.sw -8(r1),r2
    2b4c:	9c 41 00 00 	l.addi r2,r1,0
    2b50:	d7 e1 4f fc 	l.sw -4(r1),r9
    2b54:	9c 21 ff e4 	l.addi r1,r1,-28
    2b58:	d7 e2 1f e8 	l.sw -24(r2),r3
    2b5c:	d7 e2 27 e4 	l.sw -28(r2),r4
	unsigned int dwInterrupt, dwTimer;
	unsigned int mask = 0;
    2b60:	9c 60 00 00 	l.addi r3,r0,0
    2b64:	d7 e2 1f f4 	l.sw -12(r2),r3

	switch(led)
    2b68:	84 62 ff e8 	l.lwz r3,-24(r2)
    2b6c:	bc 43 00 06 	l.sfgtui r3,6
    2b70:	10 00 00 52 	l.bf 2cb8 <DEBUG_SetLed+0x170>
    2b74:	15 00 00 00 	l.nop 0x0
    2b78:	84 62 ff e8 	l.lwz r3,-24(r2)
    2b7c:	b8 63 00 02 	l.slli r3,r3,0x2
    2b80:	18 80 00 00 	l.movhi r4,0x0
    2b84:	a8 84 ae f4 	l.ori r4,r4,0xaef4
    2b88:	e0 63 20 00 	l.add r3,r3,r4
    2b8c:	84 63 00 00 	l.lwz r3,0(r3)
    2b90:	44 00 18 00 	l.jr r3
    2b94:	15 00 00 00 	l.nop 0x0
	{
		case 0: mask = ATLYS_GPIO_LED0; break;
    2b98:	18 60 00 01 	l.movhi r3,0x1
    2b9c:	d7 e2 1f f4 	l.sw -12(r2),r3
    2ba0:	00 00 00 19 	l.j 2c04 <DEBUG_SetLed+0xbc>
    2ba4:	15 00 00 00 	l.nop 0x0
		case 1: mask = ATLYS_GPIO_LED1; break;
    2ba8:	18 60 00 02 	l.movhi r3,0x2
    2bac:	d7 e2 1f f4 	l.sw -12(r2),r3
    2bb0:	00 00 00 15 	l.j 2c04 <DEBUG_SetLed+0xbc>
    2bb4:	15 00 00 00 	l.nop 0x0
		case 2: mask = ATLYS_GPIO_LED2; break;
    2bb8:	18 60 00 04 	l.movhi r3,0x4
    2bbc:	d7 e2 1f f4 	l.sw -12(r2),r3
    2bc0:	00 00 00 11 	l.j 2c04 <DEBUG_SetLed+0xbc>
    2bc4:	15 00 00 00 	l.nop 0x0
		case 3: mask = ATLYS_GPIO_LED3; break;
    2bc8:	18 60 00 08 	l.movhi r3,0x8
    2bcc:	d7 e2 1f f4 	l.sw -12(r2),r3
    2bd0:	00 00 00 0d 	l.j 2c04 <DEBUG_SetLed+0xbc>
    2bd4:	15 00 00 00 	l.nop 0x0
		case 4: mask = ATLYS_GPIO_LED4; break;
    2bd8:	18 60 00 10 	l.movhi r3,0x10
    2bdc:	d7 e2 1f f4 	l.sw -12(r2),r3
    2be0:	00 00 00 09 	l.j 2c04 <DEBUG_SetLed+0xbc>
    2be4:	15 00 00 00 	l.nop 0x0
		case 5: mask = ATLYS_GPIO_LED5; break;
    2be8:	18 60 00 20 	l.movhi r3,0x20
    2bec:	d7 e2 1f f4 	l.sw -12(r2),r3
    2bf0:	00 00 00 05 	l.j 2c04 <DEBUG_SetLed+0xbc>
    2bf4:	15 00 00 00 	l.nop 0x0
		case 6: mask = ATLYS_GPIO_LED6; break;
    2bf8:	18 60 00 40 	l.movhi r3,0x40
    2bfc:	d7 e2 1f f4 	l.sw -12(r2),r3
    2c00:	15 00 00 00 	l.nop 0x0
		default: return;
	}

	if (state) {
    2c04:	84 62 ff e4 	l.lwz r3,-28(r2)
    2c08:	bc 03 00 00 	l.sfeqi r3,0
    2c0c:	10 00 00 16 	l.bf 2c64 <DEBUG_SetLed+0x11c>
    2c10:	15 00 00 00 	l.nop 0x0
		ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
    2c14:	04 00 09 b1 	l.jal 52d8 <or1k_interrupts_disable>
    2c18:	15 00 00 00 	l.nop 0x0
    2c1c:	d7 e2 5f f0 	l.sw -16(r2),r11
    2c20:	04 00 0a 60 	l.jal 55a0 <or1k_timer_disable>
    2c24:	15 00 00 00 	l.nop 0x0
    2c28:	d7 e2 5f ec 	l.sw -20(r2),r11
		*ATLYS_GPIO_DATA_PTR |= mask;
    2c2c:	18 60 91 00 	l.movhi r3,0x9100
    2c30:	18 80 91 00 	l.movhi r4,0x9100
    2c34:	84 a4 00 00 	l.lwz r5,0(r4)
    2c38:	84 82 ff f4 	l.lwz r4,-12(r2)
    2c3c:	e0 85 20 04 	l.or r4,r5,r4
    2c40:	d4 03 20 00 	l.sw 0(r3),r4
		ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    2c44:	84 62 ff f0 	l.lwz r3,-16(r2)
    2c48:	04 00 09 b1 	l.jal 530c <or1k_interrupts_restore>
    2c4c:	15 00 00 00 	l.nop 0x0
    2c50:	84 62 ff ec 	l.lwz r3,-20(r2)
    2c54:	04 00 0a 60 	l.jal 55d4 <or1k_timer_restore>
    2c58:	15 00 00 00 	l.nop 0x0
    2c5c:	00 00 00 18 	l.j 2cbc <DEBUG_SetLed+0x174>
    2c60:	15 00 00 00 	l.nop 0x0
	} else {
		ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
    2c64:	04 00 09 9d 	l.jal 52d8 <or1k_interrupts_disable>
    2c68:	15 00 00 00 	l.nop 0x0
    2c6c:	d7 e2 5f f0 	l.sw -16(r2),r11
    2c70:	04 00 0a 4c 	l.jal 55a0 <or1k_timer_disable>
    2c74:	15 00 00 00 	l.nop 0x0
    2c78:	d7 e2 5f ec 	l.sw -20(r2),r11
		*ATLYS_GPIO_DATA_PTR &= ~mask;
    2c7c:	18 60 91 00 	l.movhi r3,0x9100
    2c80:	18 80 91 00 	l.movhi r4,0x9100
    2c84:	84 a4 00 00 	l.lwz r5,0(r4)
    2c88:	84 82 ff f4 	l.lwz r4,-12(r2)
    2c8c:	ac 84 ff ff 	l.xori r4,r4,-1
    2c90:	e0 85 20 03 	l.and r4,r5,r4
    2c94:	d4 03 20 00 	l.sw 0(r3),r4
		ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    2c98:	84 62 ff f0 	l.lwz r3,-16(r2)
    2c9c:	04 00 09 9c 	l.jal 530c <or1k_interrupts_restore>
    2ca0:	15 00 00 00 	l.nop 0x0
    2ca4:	84 62 ff ec 	l.lwz r3,-20(r2)
    2ca8:	04 00 0a 4b 	l.jal 55d4 <or1k_timer_restore>
    2cac:	15 00 00 00 	l.nop 0x0
    2cb0:	00 00 00 03 	l.j 2cbc <DEBUG_SetLed+0x174>
    2cb4:	15 00 00 00 	l.nop 0x0
		case 2: mask = ATLYS_GPIO_LED2; break;
		case 3: mask = ATLYS_GPIO_LED3; break;
		case 4: mask = ATLYS_GPIO_LED4; break;
		case 5: mask = ATLYS_GPIO_LED5; break;
		case 6: mask = ATLYS_GPIO_LED6; break;
		default: return;
    2cb8:	15 00 00 00 	l.nop 0x0
	} else {
		ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
		*ATLYS_GPIO_DATA_PTR &= ~mask;
		ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
	}
}
    2cbc:	a8 22 00 00 	l.ori r1,r2,0x0
    2cc0:	84 41 ff f8 	l.lwz r2,-8(r1)
    2cc4:	85 21 ff fc 	l.lwz r9,-4(r1)
    2cc8:	44 00 48 00 	l.jr r9
    2ccc:	15 00 00 00 	l.nop 0x0

00002cd0 <DEBUG_TriggerLED>:

void DEBUG_TriggerLED()
{
    2cd0:	d7 e1 17 f8 	l.sw -8(r1),r2
    2cd4:	9c 41 00 00 	l.addi r2,r1,0
    2cd8:	d7 e1 4f fc 	l.sw -4(r1),r9
    2cdc:	9c 21 ff f8 	l.addi r1,r1,-8
	*ATLYS_GPIO_DATA_PTR |= ATLYS_GPIO_LED1;
    2ce0:	18 60 91 00 	l.movhi r3,0x9100
    2ce4:	18 80 91 00 	l.movhi r4,0x9100
    2ce8:	84 84 00 00 	l.lwz r4,0(r4)
    2cec:	18 a0 00 02 	l.movhi r5,0x2
    2cf0:	e0 84 28 04 	l.or r4,r4,r5
    2cf4:	d4 03 20 00 	l.sw 0(r3),r4
	dwBlinkCnt = 5;
    2cf8:	18 60 00 08 	l.movhi r3,0x8
    2cfc:	a8 63 00 20 	l.ori r3,r3,0x20
    2d00:	9c 80 00 05 	l.addi r4,r0,5
    2d04:	d4 03 20 00 	l.sw 0(r3),r4
	TIMER_Start(dwDebugTimer);
    2d08:	18 60 00 08 	l.movhi r3,0x8
    2d0c:	a8 63 00 24 	l.ori r3,r3,0x24
    2d10:	84 63 00 00 	l.lwz r3,0(r3)
    2d14:	04 00 06 b0 	l.jal 47d4 <TIMER_Start>
    2d18:	15 00 00 00 	l.nop 0x0
}
    2d1c:	a8 22 00 00 	l.ori r1,r2,0x0
    2d20:	84 41 ff f8 	l.lwz r2,-8(r1)
    2d24:	85 21 ff fc 	l.lwz r9,-4(r1)
    2d28:	44 00 48 00 	l.jr r9
    2d2c:	15 00 00 00 	l.nop 0x0

00002d30 <__uart_init>:
/*!Initialize the UART
 * called by crt0                                                             */
/* -------------------------------------------------------------------------- */
void
__uart_init ()
{
    2d30:	d7 e1 17 f8 	l.sw -8(r1),r2
    2d34:	9c 41 00 00 	l.addi r2,r1,0
    2d38:	d7 e1 4f fc 	l.sw -4(r1),r9
    2d3c:	9c 21 ff f8 	l.addi r1,r1,-8
	dwDebugTimer = TIMER_AddHandler(DEBUG_LEDCallback, 100, 100, 0);
    2d40:	18 60 00 00 	l.movhi r3,0x0
    2d44:	a8 63 2a a8 	l.ori r3,r3,0x2aa8
    2d48:	9c 80 00 64 	l.addi r4,r0,100
    2d4c:	9c a0 00 64 	l.addi r5,r0,100
    2d50:	9c c0 00 00 	l.addi r6,r0,0
    2d54:	04 00 05 9c 	l.jal 43c4 <TIMER_AddHandler>
    2d58:	15 00 00 00 	l.nop 0x0
    2d5c:	a8 6b 00 00 	l.ori r3,r11,0x0
    2d60:	a8 83 00 00 	l.ori r4,r3,0x0
    2d64:	18 60 00 08 	l.movhi r3,0x8
    2d68:	a8 63 00 24 	l.ori r3,r3,0x24
    2d6c:	d4 03 20 00 	l.sw 0(r3),r4
}	/* __uart_init () */
    2d70:	a8 22 00 00 	l.ori r1,r2,0x0
    2d74:	84 41 ff f8 	l.lwz r2,-8(r1)
    2d78:	85 21 ff fc 	l.lwz r9,-4(r1)
    2d7c:	44 00 48 00 	l.jr r9
    2d80:	15 00 00 00 	l.nop 0x0

00002d84 <__uart_putc>:
   called by stdio
   @param[in] c  The character to output				                      */
/* -------------------------------------------------------------------------- */
void
__uart_putc (char  c)
{
    2d84:	d7 e1 17 fc 	l.sw -4(r1),r2
    2d88:	9c 41 00 00 	l.addi r2,r1,0
    2d8c:	9c 21 ff f4 	l.addi r1,r1,-12
    2d90:	db e2 1f f4 	l.sb -12(r2),r3
	unsigned int dwRetry;
	for (dwRetry = 10; dwRetry && (*ATLYS_UART_STATUS_PTR & ATLYS_UART_TX_FULL);dwRetry--);
    2d94:	9c 60 00 0a 	l.addi r3,r0,10
    2d98:	d7 e2 1f f8 	l.sw -8(r2),r3
    2d9c:	00 00 00 05 	l.j 2db0 <__uart_putc+0x2c>
    2da0:	15 00 00 00 	l.nop 0x0
    2da4:	84 62 ff f8 	l.lwz r3,-8(r2)
    2da8:	9c 63 ff ff 	l.addi r3,r3,-1
    2dac:	d7 e2 1f f8 	l.sw -8(r2),r3
    2db0:	84 62 ff f8 	l.lwz r3,-8(r2)
    2db4:	bc 03 00 00 	l.sfeqi r3,0
    2db8:	10 00 00 09 	l.bf 2ddc <__uart_putc+0x58>
    2dbc:	15 00 00 00 	l.nop 0x0
    2dc0:	18 60 90 00 	l.movhi r3,0x9000
    2dc4:	a8 63 00 01 	l.ori r3,r3,0x1
    2dc8:	8c 63 00 00 	l.lbz r3,0(r3)
    2dcc:	a4 63 00 01 	l.andi r3,r3,0x1
    2dd0:	bc 23 00 00 	l.sfnei r3,0
    2dd4:	13 ff ff f4 	l.bf 2da4 <__uart_putc+0x20>
    2dd8:	15 00 00 00 	l.nop 0x0
	if (dwRetry)
    2ddc:	84 62 ff f8 	l.lwz r3,-8(r2)
    2de0:	bc 03 00 00 	l.sfeqi r3,0
    2de4:	10 00 00 05 	l.bf 2df8 <__uart_putc+0x74>
    2de8:	15 00 00 00 	l.nop 0x0
		*ATLYS_UART_DATA_PTR = c;
    2dec:	18 60 90 00 	l.movhi r3,0x9000
    2df0:	8c 82 ff f4 	l.lbz r4,-12(r2)
    2df4:	d8 03 20 00 	l.sb 0(r3),r4
}
    2df8:	a8 22 00 00 	l.ori r1,r2,0x0
    2dfc:	84 41 ff fc 	l.lwz r2,-4(r1)
    2e00:	44 00 48 00 	l.jr r9
    2e04:	15 00 00 00 	l.nop 0x0

00002e08 <__uart_getc>:
   called by stdio
   @return  The character read.                                               */
/* -------------------------------------------------------------------------- */
char
__uart_getc ()
{
    2e08:	d7 e1 17 fc 	l.sw -4(r1),r2
    2e0c:	9c 41 00 00 	l.addi r2,r1,0
    2e10:	9c 21 ff fc 	l.addi r1,r1,-4
	/* Wait until a char is available, then get it. */
	while (*ATLYS_UART_STATUS_PTR & ATLYS_UART_RX_EMPTY);
    2e14:	15 00 00 00 	l.nop 0x0
    2e18:	18 60 90 00 	l.movhi r3,0x9000
    2e1c:	a8 63 00 01 	l.ori r3,r3,0x1
    2e20:	8c 63 00 00 	l.lbz r3,0(r3)
    2e24:	a4 63 00 08 	l.andi r3,r3,0x8
    2e28:	bc 23 00 00 	l.sfnei r3,0
    2e2c:	13 ff ff fb 	l.bf 2e18 <__uart_getc+0x10>
    2e30:	15 00 00 00 	l.nop 0x0
	return *ATLYS_UART_DATA_PTR;
    2e34:	18 60 90 00 	l.movhi r3,0x9000
    2e38:	8c 63 00 00 	l.lbz r3,0(r3)
    2e3c:	b8 63 00 18 	l.slli r3,r3,0x18
    2e40:	b8 63 00 98 	l.srai r3,r3,0x18
}
    2e44:	a9 63 00 00 	l.ori r11,r3,0x0
    2e48:	a8 22 00 00 	l.ori r1,r2,0x0
    2e4c:	84 41 ff fc 	l.lwz r2,-4(r1)
    2e50:	44 00 48 00 	l.jr r9
    2e54:	15 00 00 00 	l.nop 0x0

00002e58 <ETH_Init>:

static unsigned char ucETH_PacketBuf[ETH_PACKET_BUFFERS][ETH_PACKET_SIZE];
static unsigned int dwCurrentTxBuf =0;

void ETH_Init()
{
    2e58:	d7 e1 17 f8 	l.sw -8(r1),r2
    2e5c:	9c 41 00 00 	l.addi r2,r1,0
    2e60:	d7 e1 4f fc 	l.sw -4(r1),r9
    2e64:	9c 21 ff f8 	l.addi r1,r1,-8
	or1k_interrupt_handler_add(ATLYS_INTERRUPT_ETH_RX, ETH_RX_Interrupt, 0);
    2e68:	9c 60 00 08 	l.addi r3,r0,8
    2e6c:	18 80 00 00 	l.movhi r4,0x0
    2e70:	a8 84 33 4c 	l.ori r4,r4,0x334c
    2e74:	9c a0 00 00 	l.addi r5,r0,0
    2e78:	04 00 08 74 	l.jal 5048 <or1k_interrupt_handler_add>
    2e7c:	15 00 00 00 	l.nop 0x0
	or1k_interrupt_enable(ATLYS_INTERRUPT_ETH_RX);
    2e80:	9c 60 00 08 	l.addi r3,r0,8
    2e84:	04 00 08 7f 	l.jal 5080 <or1k_interrupt_enable>
    2e88:	15 00 00 00 	l.nop 0x0
	or1k_interrupt_handler_add(ATLYS_INTERRUPT_ETH_TX, ETH_TX_Interrupt, 0);
    2e8c:	9c 60 00 09 	l.addi r3,r0,9
    2e90:	18 80 00 00 	l.movhi r4,0x0
    2e94:	a8 84 35 48 	l.ori r4,r4,0x3548
    2e98:	9c a0 00 00 	l.addi r5,r0,0
    2e9c:	04 00 08 6b 	l.jal 5048 <or1k_interrupt_handler_add>
    2ea0:	15 00 00 00 	l.nop 0x0
	or1k_interrupt_enable(ATLYS_INTERRUPT_ETH_TX);
    2ea4:	9c 60 00 09 	l.addi r3,r0,9
    2ea8:	04 00 08 76 	l.jal 5080 <or1k_interrupt_enable>
    2eac:	15 00 00 00 	l.nop 0x0
}
    2eb0:	a8 22 00 00 	l.ori r1,r2,0x0
    2eb4:	84 41 ff f8 	l.lwz r2,-8(r1)
    2eb8:	85 21 ff fc 	l.lwz r9,-4(r1)
    2ebc:	44 00 48 00 	l.jr r9
    2ec0:	15 00 00 00 	l.nop 0x0

00002ec4 <ETH_CheckPacket>:

int ETH_CheckPacket()
{
    2ec4:	d7 e1 17 f8 	l.sw -8(r1),r2
    2ec8:	9c 41 00 00 	l.addi r2,r1,0
    2ecc:	d7 e1 4f fc 	l.sw -4(r1),r9
    2ed0:	9c 21 ff e8 	l.addi r1,r1,-24
	static unsigned int dwLast = 0;
	unsigned int dwNext;
	unsigned int i;
	unsigned int dwInterrupt, dwTimer;
	dwNext = dwLast;
    2ed4:	18 60 00 08 	l.movhi r3,0x8
    2ed8:	a8 63 3a ec 	l.ori r3,r3,0x3aec
    2edc:	84 63 00 00 	l.lwz r3,0(r3)
    2ee0:	d7 e2 1f f4 	l.sw -12(r2),r3

	ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
    2ee4:	04 00 08 fd 	l.jal 52d8 <or1k_interrupts_disable>
    2ee8:	15 00 00 00 	l.nop 0x0
    2eec:	d7 e2 5f ec 	l.sw -20(r2),r11
    2ef0:	04 00 09 ac 	l.jal 55a0 <or1k_timer_disable>
    2ef4:	15 00 00 00 	l.nop 0x0
    2ef8:	d7 e2 5f e8 	l.sw -24(r2),r11

	for (i=0; i<ETH_PACKET_BUFFERS; i++)
    2efc:	9c 60 00 00 	l.addi r3,r0,0
    2f00:	d7 e2 1f f0 	l.sw -16(r2),r3
    2f04:	00 00 00 2f 	l.j 2fc0 <ETH_CheckPacket+0xfc>
    2f08:	15 00 00 00 	l.nop 0x0
	{
		if (++dwNext == ETH_PACKET_BUFFERS)
    2f0c:	84 62 ff f4 	l.lwz r3,-12(r2)
    2f10:	9c 63 00 01 	l.addi r3,r3,1
    2f14:	d7 e2 1f f4 	l.sw -12(r2),r3
    2f18:	84 62 ff f4 	l.lwz r3,-12(r2)
    2f1c:	bc 23 00 0a 	l.sfnei r3,10
    2f20:	10 00 00 04 	l.bf 2f30 <ETH_CheckPacket+0x6c>
    2f24:	15 00 00 00 	l.nop 0x0
			dwNext = 0;
    2f28:	9c 60 00 00 	l.addi r3,r0,0
    2f2c:	d7 e2 1f f4 	l.sw -12(r2),r3
		if (ETH_PacketState[dwNext] == ETH_PKT_VALID)
    2f30:	18 80 00 08 	l.movhi r4,0x8
    2f34:	a8 84 00 28 	l.ori r4,r4,0x28
    2f38:	84 62 ff f4 	l.lwz r3,-12(r2)
    2f3c:	b8 63 00 02 	l.slli r3,r3,0x2
    2f40:	e0 64 18 00 	l.add r3,r4,r3
    2f44:	84 63 00 00 	l.lwz r3,0(r3)
    2f48:	bc 23 00 03 	l.sfnei r3,3
    2f4c:	10 00 00 1a 	l.bf 2fb4 <ETH_CheckPacket+0xf0>
    2f50:	15 00 00 00 	l.nop 0x0
		{
			ETH_PacketState[dwNext] = ETH_PKT_CPU;
    2f54:	18 80 00 08 	l.movhi r4,0x8
    2f58:	a8 84 00 28 	l.ori r4,r4,0x28
    2f5c:	84 62 ff f4 	l.lwz r3,-12(r2)
    2f60:	b8 63 00 02 	l.slli r3,r3,0x2
    2f64:	e0 64 18 00 	l.add r3,r4,r3
    2f68:	9c 80 00 02 	l.addi r4,r0,2
    2f6c:	d4 03 20 00 	l.sw 0(r3),r4
			ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    2f70:	84 62 ff ec 	l.lwz r3,-20(r2)
    2f74:	04 00 08 e6 	l.jal 530c <or1k_interrupts_restore>
    2f78:	15 00 00 00 	l.nop 0x0
    2f7c:	84 62 ff e8 	l.lwz r3,-24(r2)
    2f80:	04 00 09 95 	l.jal 55d4 <or1k_timer_restore>
    2f84:	15 00 00 00 	l.nop 0x0

			DEBUG_SetLed(3,1);
    2f88:	9c 60 00 03 	l.addi r3,r0,3
    2f8c:	9c 80 00 01 	l.addi r4,r0,1
    2f90:	07 ff fe ee 	l.jal 2b48 <DEBUG_SetLed>
    2f94:	15 00 00 00 	l.nop 0x0
			dwLast = dwNext;
    2f98:	18 60 00 08 	l.movhi r3,0x8
    2f9c:	a8 63 3a ec 	l.ori r3,r3,0x3aec
    2fa0:	84 82 ff f4 	l.lwz r4,-12(r2)
    2fa4:	d4 03 20 00 	l.sw 0(r3),r4
			return dwNext;
    2fa8:	84 62 ff f4 	l.lwz r3,-12(r2)
    2fac:	00 00 00 10 	l.j 2fec <ETH_CheckPacket+0x128>
    2fb0:	15 00 00 00 	l.nop 0x0
	unsigned int dwInterrupt, dwTimer;
	dwNext = dwLast;

	ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);

	for (i=0; i<ETH_PACKET_BUFFERS; i++)
    2fb4:	84 62 ff f0 	l.lwz r3,-16(r2)
    2fb8:	9c 63 00 01 	l.addi r3,r3,1
    2fbc:	d7 e2 1f f0 	l.sw -16(r2),r3
    2fc0:	84 62 ff f0 	l.lwz r3,-16(r2)
    2fc4:	bc a3 00 09 	l.sfleui r3,9
    2fc8:	13 ff ff d1 	l.bf 2f0c <ETH_CheckPacket+0x48>
    2fcc:	15 00 00 00 	l.nop 0x0
			DEBUG_SetLed(3,1);
			dwLast = dwNext;
			return dwNext;
		}
	}
	ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    2fd0:	84 62 ff ec 	l.lwz r3,-20(r2)
    2fd4:	04 00 08 ce 	l.jal 530c <or1k_interrupts_restore>
    2fd8:	15 00 00 00 	l.nop 0x0
    2fdc:	84 62 ff e8 	l.lwz r3,-24(r2)
    2fe0:	04 00 09 7d 	l.jal 55d4 <or1k_timer_restore>
    2fe4:	15 00 00 00 	l.nop 0x0
	return ETH_NO_PACKET;
    2fe8:	9c 60 ff ff 	l.addi r3,r0,-1
}
    2fec:	a9 63 00 00 	l.ori r11,r3,0x0
    2ff0:	a8 22 00 00 	l.ori r1,r2,0x0
    2ff4:	84 41 ff f8 	l.lwz r2,-8(r1)
    2ff8:	85 21 ff fc 	l.lwz r9,-4(r1)
    2ffc:	44 00 48 00 	l.jr r9
    3000:	15 00 00 00 	l.nop 0x0

00003004 <ETH_GetEmpty>:

int ETH_GetEmpty()
{
    3004:	d7 e1 17 f8 	l.sw -8(r1),r2
    3008:	9c 41 00 00 	l.addi r2,r1,0
    300c:	d7 e1 4f fc 	l.sw -4(r1),r9
    3010:	9c 21 ff e8 	l.addi r1,r1,-24
	unsigned int dwInterrupt, dwTimer;
	int ret_val = -1;
    3014:	9c 60 ff ff 	l.addi r3,r0,-1
    3018:	d7 e2 1f f4 	l.sw -12(r2),r3
	int i;
	ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
    301c:	04 00 08 af 	l.jal 52d8 <or1k_interrupts_disable>
    3020:	15 00 00 00 	l.nop 0x0
    3024:	d7 e2 5f ec 	l.sw -20(r2),r11
    3028:	04 00 09 5e 	l.jal 55a0 <or1k_timer_disable>
    302c:	15 00 00 00 	l.nop 0x0
    3030:	d7 e2 5f e8 	l.sw -24(r2),r11
	for (i=0; i<ETH_PACKET_BUFFERS; i++)
    3034:	9c 60 00 00 	l.addi r3,r0,0
    3038:	d7 e2 1f f0 	l.sw -16(r2),r3
    303c:	00 00 00 1f 	l.j 30b8 <ETH_GetEmpty+0xb4>
    3040:	15 00 00 00 	l.nop 0x0
	{
		if (ETH_PacketState[i] == ETH_PKT_FREE)
    3044:	18 80 00 08 	l.movhi r4,0x8
    3048:	a8 84 00 28 	l.ori r4,r4,0x28
    304c:	84 62 ff f0 	l.lwz r3,-16(r2)
    3050:	b8 63 00 02 	l.slli r3,r3,0x2
    3054:	e0 64 18 00 	l.add r3,r4,r3
    3058:	84 63 00 00 	l.lwz r3,0(r3)
    305c:	bc 23 00 00 	l.sfnei r3,0
    3060:	10 00 00 13 	l.bf 30ac <ETH_GetEmpty+0xa8>
    3064:	15 00 00 00 	l.nop 0x0
		{
			ETH_PacketState[i] = ETH_PKT_CPU;
    3068:	18 80 00 08 	l.movhi r4,0x8
    306c:	a8 84 00 28 	l.ori r4,r4,0x28
    3070:	84 62 ff f0 	l.lwz r3,-16(r2)
    3074:	b8 63 00 02 	l.slli r3,r3,0x2
    3078:	e0 64 18 00 	l.add r3,r4,r3
    307c:	9c 80 00 02 	l.addi r4,r0,2
    3080:	d4 03 20 00 	l.sw 0(r3),r4
			ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    3084:	84 62 ff ec 	l.lwz r3,-20(r2)
    3088:	04 00 08 a1 	l.jal 530c <or1k_interrupts_restore>
    308c:	15 00 00 00 	l.nop 0x0
    3090:	84 62 ff e8 	l.lwz r3,-24(r2)
    3094:	04 00 09 50 	l.jal 55d4 <or1k_timer_restore>
    3098:	15 00 00 00 	l.nop 0x0
			ret_val = i;
    309c:	84 62 ff f0 	l.lwz r3,-16(r2)
    30a0:	d7 e2 1f f4 	l.sw -12(r2),r3
			break;
    30a4:	00 00 00 09 	l.j 30c8 <ETH_GetEmpty+0xc4>
    30a8:	15 00 00 00 	l.nop 0x0
{
	unsigned int dwInterrupt, dwTimer;
	int ret_val = -1;
	int i;
	ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
	for (i=0; i<ETH_PACKET_BUFFERS; i++)
    30ac:	84 62 ff f0 	l.lwz r3,-16(r2)
    30b0:	9c 63 00 01 	l.addi r3,r3,1
    30b4:	d7 e2 1f f0 	l.sw -16(r2),r3
    30b8:	84 62 ff f0 	l.lwz r3,-16(r2)
    30bc:	bd a3 00 09 	l.sflesi r3,9
    30c0:	13 ff ff e1 	l.bf 3044 <ETH_GetEmpty+0x40>
    30c4:	15 00 00 00 	l.nop 0x0
			ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
			ret_val = i;
			break;
		}
	}
	ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    30c8:	84 62 ff ec 	l.lwz r3,-20(r2)
    30cc:	04 00 08 90 	l.jal 530c <or1k_interrupts_restore>
    30d0:	15 00 00 00 	l.nop 0x0
    30d4:	84 62 ff e8 	l.lwz r3,-24(r2)
    30d8:	04 00 09 3f 	l.jal 55d4 <or1k_timer_restore>
    30dc:	15 00 00 00 	l.nop 0x0
	return ret_val;
    30e0:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    30e4:	a9 63 00 00 	l.ori r11,r3,0x0
    30e8:	a8 22 00 00 	l.ori r1,r2,0x0
    30ec:	84 41 ff f8 	l.lwz r2,-8(r1)
    30f0:	85 21 ff fc 	l.lwz r9,-4(r1)
    30f4:	44 00 48 00 	l.jr r9
    30f8:	15 00 00 00 	l.nop 0x0

000030fc <ETH_GetBuffer>:

unsigned char *ETH_GetBuffer(int dwPacketId)
{
    30fc:	d7 e1 17 fc 	l.sw -4(r1),r2
    3100:	9c 41 00 00 	l.addi r2,r1,0
    3104:	9c 21 ff f8 	l.addi r1,r1,-8
    3108:	d7 e2 1f f8 	l.sw -8(r2),r3
	if (dwPacketId >= 0 && dwPacketId < ETH_PACKET_BUFFERS)
    310c:	84 62 ff f8 	l.lwz r3,-8(r2)
    3110:	bd 83 00 00 	l.sfltsi r3,0
    3114:	10 00 00 17 	l.bf 3170 <ETH_GetBuffer+0x74>
    3118:	15 00 00 00 	l.nop 0x0
    311c:	84 62 ff f8 	l.lwz r3,-8(r2)
    3120:	bd 43 00 09 	l.sfgtsi r3,9
    3124:	10 00 00 13 	l.bf 3170 <ETH_GetBuffer+0x74>
    3128:	15 00 00 00 	l.nop 0x0
		if (ETH_PacketState[dwPacketId] == ETH_PKT_CPU)
    312c:	18 80 00 08 	l.movhi r4,0x8
    3130:	a8 84 00 28 	l.ori r4,r4,0x28
    3134:	84 62 ff f8 	l.lwz r3,-8(r2)
    3138:	b8 63 00 02 	l.slli r3,r3,0x2
    313c:	e0 64 18 00 	l.add r3,r4,r3
    3140:	84 63 00 00 	l.lwz r3,0(r3)
    3144:	bc 23 00 02 	l.sfnei r3,2
    3148:	10 00 00 0a 	l.bf 3170 <ETH_GetBuffer+0x74>
    314c:	15 00 00 00 	l.nop 0x0
			return ucETH_PacketBuf[dwPacketId];
    3150:	84 82 ff f8 	l.lwz r4,-8(r2)
    3154:	9c 60 05 dc 	l.addi r3,r0,1500
    3158:	e0 64 1b 06 	l.mul r3,r4,r3
    315c:	18 80 00 08 	l.movhi r4,0x8
    3160:	a8 84 00 50 	l.ori r4,r4,0x50
    3164:	e0 63 20 00 	l.add r3,r3,r4
    3168:	00 00 00 03 	l.j 3174 <ETH_GetBuffer+0x78>
    316c:	15 00 00 00 	l.nop 0x0
	return 0;
    3170:	9c 60 00 00 	l.addi r3,r0,0
}
    3174:	a9 63 00 00 	l.ori r11,r3,0x0
    3178:	a8 22 00 00 	l.ori r1,r2,0x0
    317c:	84 41 ff fc 	l.lwz r2,-4(r1)
    3180:	44 00 48 00 	l.jr r9
    3184:	15 00 00 00 	l.nop 0x0

00003188 <ETH_StartTransmit>:

int ETH_StartTransmit(int dwPacketId, int dwSize)
{
    3188:	d7 e1 17 f8 	l.sw -8(r1),r2
    318c:	9c 41 00 00 	l.addi r2,r1,0
    3190:	d7 e1 4f fc 	l.sw -4(r1),r9
    3194:	9c 21 ff e4 	l.addi r1,r1,-28
    3198:	d7 e2 1f e8 	l.sw -24(r2),r3
    319c:	d7 e2 27 e4 	l.sw -28(r2),r4
	unsigned int dwInterrupt, dwTimer;
	int ret_val = 0;
    31a0:	9c 60 00 00 	l.addi r3,r0,0
    31a4:	d7 e2 1f f4 	l.sw -12(r2),r3
	ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
    31a8:	04 00 08 4c 	l.jal 52d8 <or1k_interrupts_disable>
    31ac:	15 00 00 00 	l.nop 0x0
    31b0:	d7 e2 5f f0 	l.sw -16(r2),r11
    31b4:	04 00 08 fb 	l.jal 55a0 <or1k_timer_disable>
    31b8:	15 00 00 00 	l.nop 0x0
    31bc:	d7 e2 5f ec 	l.sw -20(r2),r11

	if (! (*ATLYS_GPIO_DATA_PTR & ATLYS_GPIO_ETH_TX_RDY))
    31c0:	18 60 91 00 	l.movhi r3,0x9100
    31c4:	84 63 00 00 	l.lwz r3,0(r3)
    31c8:	18 80 02 00 	l.movhi r4,0x200
    31cc:	e0 63 20 03 	l.and r3,r3,r4
    31d0:	bc 23 00 00 	l.sfnei r3,0
    31d4:	10 00 00 2f 	l.bf 3290 <ETH_StartTransmit+0x108>
    31d8:	15 00 00 00 	l.nop 0x0
	{
		if (ETH_PacketState[dwPacketId] == ETH_PKT_CPU)
    31dc:	18 80 00 08 	l.movhi r4,0x8
    31e0:	a8 84 00 28 	l.ori r4,r4,0x28
    31e4:	84 62 ff e8 	l.lwz r3,-24(r2)
    31e8:	b8 63 00 02 	l.slli r3,r3,0x2
    31ec:	e0 64 18 00 	l.add r3,r4,r3
    31f0:	84 63 00 00 	l.lwz r3,0(r3)
    31f4:	bc 23 00 02 	l.sfnei r3,2
    31f8:	10 00 00 22 	l.bf 3280 <ETH_StartTransmit+0xf8>
    31fc:	15 00 00 00 	l.nop 0x0
		{
			ETH_PacketState[dwPacketId] = ETH_PKT_BUSY;
    3200:	18 80 00 08 	l.movhi r4,0x8
    3204:	a8 84 00 28 	l.ori r4,r4,0x28
    3208:	84 62 ff e8 	l.lwz r3,-24(r2)
    320c:	b8 63 00 02 	l.slli r3,r3,0x2
    3210:	e0 64 18 00 	l.add r3,r4,r3
    3214:	9c 80 00 01 	l.addi r4,r0,1
    3218:	d4 03 20 00 	l.sw 0(r3),r4
			*ETH_CONFIG_TX_BUF = ucETH_PacketBuf[dwPacketId];
    321c:	18 60 40 00 	l.movhi r3,0x4000
    3220:	a8 63 00 1c 	l.ori r3,r3,0x1c
    3224:	84 a2 ff e8 	l.lwz r5,-24(r2)
    3228:	9c 80 05 dc 	l.addi r4,r0,1500
    322c:	e0 85 23 06 	l.mul r4,r5,r4
    3230:	18 a0 00 08 	l.movhi r5,0x8
    3234:	a8 a5 00 50 	l.ori r5,r5,0x50
    3238:	e0 84 28 00 	l.add r4,r4,r5
    323c:	d4 03 20 00 	l.sw 0(r3),r4
			*ETH_CONFIG_TX_SIZE = dwSize;
    3240:	18 60 40 00 	l.movhi r3,0x4000
    3244:	a8 63 00 20 	l.ori r3,r3,0x20
    3248:	84 82 ff e4 	l.lwz r4,-28(r2)
    324c:	d4 03 20 00 	l.sw 0(r3),r4
			dwCurrentTxBuf = dwPacketId;
    3250:	84 82 ff e8 	l.lwz r4,-24(r2)
    3254:	18 60 00 08 	l.movhi r3,0x8
    3258:	a8 63 3a e8 	l.ori r3,r3,0x3ae8
    325c:	d4 03 20 00 	l.sw 0(r3),r4
			*ATLYS_GPIO_DATA_PTR |= ATLYS_GPIO_ETH_TX_RDY;
    3260:	18 60 91 00 	l.movhi r3,0x9100
    3264:	18 80 91 00 	l.movhi r4,0x9100
    3268:	84 84 00 00 	l.lwz r4,0(r4)
    326c:	18 a0 02 00 	l.movhi r5,0x200
    3270:	e0 84 28 04 	l.or r4,r4,r5
    3274:	d4 03 20 00 	l.sw 0(r3),r4
    3278:	00 00 00 08 	l.j 3298 <ETH_StartTransmit+0x110>
    327c:	15 00 00 00 	l.nop 0x0
		}
		else
		{
			ret_val = -2;
    3280:	9c 60 ff fe 	l.addi r3,r0,-2
    3284:	d7 e2 1f f4 	l.sw -12(r2),r3
    3288:	00 00 00 04 	l.j 3298 <ETH_StartTransmit+0x110>
    328c:	15 00 00 00 	l.nop 0x0
		}
	}
	else
	{
		ret_val = -1;
    3290:	9c 60 ff ff 	l.addi r3,r0,-1
    3294:	d7 e2 1f f4 	l.sw -12(r2),r3
	}

	ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    3298:	84 62 ff f0 	l.lwz r3,-16(r2)
    329c:	04 00 08 1c 	l.jal 530c <or1k_interrupts_restore>
    32a0:	15 00 00 00 	l.nop 0x0
    32a4:	84 62 ff ec 	l.lwz r3,-20(r2)
    32a8:	04 00 08 cb 	l.jal 55d4 <or1k_timer_restore>
    32ac:	15 00 00 00 	l.nop 0x0
	return ret_val;
    32b0:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    32b4:	a9 63 00 00 	l.ori r11,r3,0x0
    32b8:	a8 22 00 00 	l.ori r1,r2,0x0
    32bc:	84 41 ff f8 	l.lwz r2,-8(r1)
    32c0:	85 21 ff fc 	l.lwz r9,-4(r1)
    32c4:	44 00 48 00 	l.jr r9
    32c8:	15 00 00 00 	l.nop 0x0

000032cc <ETH_Free>:

void ETH_Free(int dwPacketId)
{
    32cc:	d7 e1 17 fc 	l.sw -4(r1),r2
    32d0:	9c 41 00 00 	l.addi r2,r1,0
    32d4:	9c 21 ff f8 	l.addi r1,r1,-8
    32d8:	d7 e2 1f f8 	l.sw -8(r2),r3
	if (dwPacketId >= 0 && dwPacketId < ETH_PACKET_BUFFERS)
    32dc:	84 62 ff f8 	l.lwz r3,-8(r2)
    32e0:	bd 83 00 00 	l.sfltsi r3,0
    32e4:	10 00 00 16 	l.bf 333c <ETH_Free+0x70>
    32e8:	15 00 00 00 	l.nop 0x0
    32ec:	84 62 ff f8 	l.lwz r3,-8(r2)
    32f0:	bd 43 00 09 	l.sfgtsi r3,9
    32f4:	10 00 00 12 	l.bf 333c <ETH_Free+0x70>
    32f8:	15 00 00 00 	l.nop 0x0
		if (ETH_PacketState[dwPacketId] == ETH_PKT_CPU)
    32fc:	18 80 00 08 	l.movhi r4,0x8
    3300:	a8 84 00 28 	l.ori r4,r4,0x28
    3304:	84 62 ff f8 	l.lwz r3,-8(r2)
    3308:	b8 63 00 02 	l.slli r3,r3,0x2
    330c:	e0 64 18 00 	l.add r3,r4,r3
    3310:	84 63 00 00 	l.lwz r3,0(r3)
    3314:	bc 23 00 02 	l.sfnei r3,2
    3318:	10 00 00 09 	l.bf 333c <ETH_Free+0x70>
    331c:	15 00 00 00 	l.nop 0x0
			ETH_PacketState[dwPacketId] = ETH_PKT_FREE;
    3320:	18 80 00 08 	l.movhi r4,0x8
    3324:	a8 84 00 28 	l.ori r4,r4,0x28
    3328:	84 62 ff f8 	l.lwz r3,-8(r2)
    332c:	b8 63 00 02 	l.slli r3,r3,0x2
    3330:	e0 64 18 00 	l.add r3,r4,r3
    3334:	9c 80 00 00 	l.addi r4,r0,0
    3338:	d4 03 20 00 	l.sw 0(r3),r4
}
    333c:	a8 22 00 00 	l.ori r1,r2,0x0
    3340:	84 41 ff fc 	l.lwz r2,-4(r1)
    3344:	44 00 48 00 	l.jr r9
    3348:	15 00 00 00 	l.nop 0x0

0000334c <ETH_RX_Interrupt>:

void ETH_RX_Interrupt(uint32_t dwData)
{
    334c:	d7 e1 17 fc 	l.sw -4(r1),r2
    3350:	9c 41 00 00 	l.addi r2,r1,0
    3354:	9c 21 ff f8 	l.addi r1,r1,-8
    3358:	d7 e2 1f f8 	l.sw -8(r2),r3
	// Interrupt context
	static unsigned int dwCurrentRxBuf = 0;

	ETH_PacketState[dwCurrentRxBuf] = ETH_PKT_VALID;
    335c:	18 60 00 08 	l.movhi r3,0x8
    3360:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    3364:	84 63 00 00 	l.lwz r3,0(r3)
    3368:	18 80 00 08 	l.movhi r4,0x8
    336c:	a8 84 00 28 	l.ori r4,r4,0x28
    3370:	b8 63 00 02 	l.slli r3,r3,0x2
    3374:	e0 64 18 00 	l.add r3,r4,r3
    3378:	9c 80 00 03 	l.addi r4,r0,3
    337c:	d4 03 20 00 	l.sw 0(r3),r4

	*ATLYS_GPIO_DATA_PTR &= ~ATLYS_GPIO_ETH_RX_RDY;
    3380:	18 60 91 00 	l.movhi r3,0x9100
    3384:	18 80 91 00 	l.movhi r4,0x9100
    3388:	84 84 00 00 	l.lwz r4,0(r4)
    338c:	18 a0 ff 7f 	l.movhi r5,0xff7f
    3390:	a8 a5 ff ff 	l.ori r5,r5,0xffff
    3394:	e0 84 28 03 	l.and r4,r4,r5
    3398:	d4 03 20 00 	l.sw 0(r3),r4

	if (++dwCurrentRxBuf >= ETH_PACKET_BUFFERS)
    339c:	18 60 00 08 	l.movhi r3,0x8
    33a0:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    33a4:	84 63 00 00 	l.lwz r3,0(r3)
    33a8:	9c 83 00 01 	l.addi r4,r3,1
    33ac:	18 60 00 08 	l.movhi r3,0x8
    33b0:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    33b4:	d4 03 20 00 	l.sw 0(r3),r4
    33b8:	18 60 00 08 	l.movhi r3,0x8
    33bc:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    33c0:	84 63 00 00 	l.lwz r3,0(r3)
    33c4:	bc a3 00 09 	l.sfleui r3,9
    33c8:	10 00 00 06 	l.bf 33e0 <ETH_RX_Interrupt+0x94>
    33cc:	15 00 00 00 	l.nop 0x0
		dwCurrentRxBuf = 0;
    33d0:	18 60 00 08 	l.movhi r3,0x8
    33d4:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    33d8:	9c 80 00 00 	l.addi r4,r0,0
    33dc:	d4 03 20 00 	l.sw 0(r3),r4

	while (ETH_PacketState[dwCurrentRxBuf] != ETH_PKT_FREE)
    33e0:	00 00 00 13 	l.j 342c <ETH_RX_Interrupt+0xe0>
    33e4:	15 00 00 00 	l.nop 0x0
	{
		if (++dwCurrentRxBuf == ETH_PACKET_BUFFERS)
    33e8:	18 60 00 08 	l.movhi r3,0x8
    33ec:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    33f0:	84 63 00 00 	l.lwz r3,0(r3)
    33f4:	9c 83 00 01 	l.addi r4,r3,1
    33f8:	18 60 00 08 	l.movhi r3,0x8
    33fc:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    3400:	d4 03 20 00 	l.sw 0(r3),r4
    3404:	18 60 00 08 	l.movhi r3,0x8
    3408:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    340c:	84 63 00 00 	l.lwz r3,0(r3)
    3410:	bc 23 00 0a 	l.sfnei r3,10
    3414:	10 00 00 06 	l.bf 342c <ETH_RX_Interrupt+0xe0>
    3418:	15 00 00 00 	l.nop 0x0
			dwCurrentRxBuf = 0;
    341c:	18 60 00 08 	l.movhi r3,0x8
    3420:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    3424:	9c 80 00 00 	l.addi r4,r0,0
    3428:	d4 03 20 00 	l.sw 0(r3),r4
	*ATLYS_GPIO_DATA_PTR &= ~ATLYS_GPIO_ETH_RX_RDY;

	if (++dwCurrentRxBuf >= ETH_PACKET_BUFFERS)
		dwCurrentRxBuf = 0;

	while (ETH_PacketState[dwCurrentRxBuf] != ETH_PKT_FREE)
    342c:	18 60 00 08 	l.movhi r3,0x8
    3430:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    3434:	84 63 00 00 	l.lwz r3,0(r3)
    3438:	18 80 00 08 	l.movhi r4,0x8
    343c:	a8 84 00 28 	l.ori r4,r4,0x28
    3440:	b8 63 00 02 	l.slli r3,r3,0x2
    3444:	e0 64 18 00 	l.add r3,r4,r3
    3448:	84 63 00 00 	l.lwz r3,0(r3)
    344c:	bc 23 00 00 	l.sfnei r3,0
    3450:	13 ff ff e6 	l.bf 33e8 <ETH_RX_Interrupt+0x9c>
    3454:	15 00 00 00 	l.nop 0x0
	{
		if (++dwCurrentRxBuf == ETH_PACKET_BUFFERS)
			dwCurrentRxBuf = 0;
	}

	while (ETH_PacketState[dwCurrentRxBuf] == ETH_PKT_CPU)
    3458:	00 00 00 13 	l.j 34a4 <ETH_RX_Interrupt+0x158>
    345c:	15 00 00 00 	l.nop 0x0
	{
		if (++dwCurrentRxBuf == ETH_PACKET_BUFFERS)
    3460:	18 60 00 08 	l.movhi r3,0x8
    3464:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    3468:	84 63 00 00 	l.lwz r3,0(r3)
    346c:	9c 83 00 01 	l.addi r4,r3,1
    3470:	18 60 00 08 	l.movhi r3,0x8
    3474:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    3478:	d4 03 20 00 	l.sw 0(r3),r4
    347c:	18 60 00 08 	l.movhi r3,0x8
    3480:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    3484:	84 63 00 00 	l.lwz r3,0(r3)
    3488:	bc 23 00 0a 	l.sfnei r3,10
    348c:	10 00 00 06 	l.bf 34a4 <ETH_RX_Interrupt+0x158>
    3490:	15 00 00 00 	l.nop 0x0
			dwCurrentRxBuf = 0;
    3494:	18 60 00 08 	l.movhi r3,0x8
    3498:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    349c:	9c 80 00 00 	l.addi r4,r0,0
    34a0:	d4 03 20 00 	l.sw 0(r3),r4
	{
		if (++dwCurrentRxBuf == ETH_PACKET_BUFFERS)
			dwCurrentRxBuf = 0;
	}

	while (ETH_PacketState[dwCurrentRxBuf] == ETH_PKT_CPU)
    34a4:	18 60 00 08 	l.movhi r3,0x8
    34a8:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    34ac:	84 63 00 00 	l.lwz r3,0(r3)
    34b0:	18 80 00 08 	l.movhi r4,0x8
    34b4:	a8 84 00 28 	l.ori r4,r4,0x28
    34b8:	b8 63 00 02 	l.slli r3,r3,0x2
    34bc:	e0 64 18 00 	l.add r3,r4,r3
    34c0:	84 63 00 00 	l.lwz r3,0(r3)
    34c4:	bc 03 00 02 	l.sfeqi r3,2
    34c8:	13 ff ff e6 	l.bf 3460 <ETH_RX_Interrupt+0x114>
    34cc:	15 00 00 00 	l.nop 0x0
	{
		if (++dwCurrentRxBuf == ETH_PACKET_BUFFERS)
			dwCurrentRxBuf = 0;
	}

	ETH_PacketState[dwCurrentRxBuf] = ETH_PKT_BUSY;
    34d0:	18 60 00 08 	l.movhi r3,0x8
    34d4:	a8 63 3a f0 	l.ori r3,r3,0x3af0
    34d8:	84 63 00 00 	l.lwz r3,0(r3)
    34dc:	18 80 00 08 	l.movhi r4,0x8
    34e0:	a8 84 00 28 	l.ori r4,r4,0x28
    34e4:	b8 63 00 02 	l.slli r3,r3,0x2
    34e8:	e0 64 18 00 	l.add r3,r4,r3
    34ec:	9c 80 00 01 	l.addi r4,r0,1
    34f0:	d4 03 20 00 	l.sw 0(r3),r4
	*ETH_CONFIG_RX_BUF = ucETH_PacketBuf[dwCurrentRxBuf];
    34f4:	18 60 40 00 	l.movhi r3,0x4000
    34f8:	a8 63 00 18 	l.ori r3,r3,0x18
    34fc:	18 80 00 08 	l.movhi r4,0x8
    3500:	a8 84 3a f0 	l.ori r4,r4,0x3af0
    3504:	84 a4 00 00 	l.lwz r5,0(r4)
    3508:	9c 80 05 dc 	l.addi r4,r0,1500
    350c:	e0 85 23 06 	l.mul r4,r5,r4
    3510:	18 a0 00 08 	l.movhi r5,0x8
    3514:	a8 a5 00 50 	l.ori r5,r5,0x50
    3518:	e0 84 28 00 	l.add r4,r4,r5
    351c:	d4 03 20 00 	l.sw 0(r3),r4

	*ATLYS_GPIO_DATA_PTR |= ATLYS_GPIO_ETH_RX_RDY;
    3520:	18 60 91 00 	l.movhi r3,0x9100
    3524:	18 80 91 00 	l.movhi r4,0x9100
    3528:	84 84 00 00 	l.lwz r4,0(r4)
    352c:	18 a0 00 80 	l.movhi r5,0x80
    3530:	e0 84 28 04 	l.or r4,r4,r5
    3534:	d4 03 20 00 	l.sw 0(r3),r4
}
    3538:	a8 22 00 00 	l.ori r1,r2,0x0
    353c:	84 41 ff fc 	l.lwz r2,-4(r1)
    3540:	44 00 48 00 	l.jr r9
    3544:	15 00 00 00 	l.nop 0x0

00003548 <ETH_TX_Interrupt>:

void ETH_TX_Interrupt(uint32_t dwData)
{
    3548:	d7 e1 17 fc 	l.sw -4(r1),r2
    354c:	9c 41 00 00 	l.addi r2,r1,0
    3550:	9c 21 ff f8 	l.addi r1,r1,-8
    3554:	d7 e2 1f f8 	l.sw -8(r2),r3
	if (*ATLYS_GPIO_DATA_PTR & ATLYS_GPIO_ETH_TX_RDY)
    3558:	18 60 91 00 	l.movhi r3,0x9100
    355c:	84 63 00 00 	l.lwz r3,0(r3)
    3560:	18 80 02 00 	l.movhi r4,0x200
    3564:	e0 63 20 03 	l.and r3,r3,r4
    3568:	bc 03 00 00 	l.sfeqi r3,0
    356c:	10 00 00 12 	l.bf 35b4 <ETH_TX_Interrupt+0x6c>
    3570:	15 00 00 00 	l.nop 0x0
	{
		*ATLYS_GPIO_DATA_PTR &= ~ATLYS_GPIO_ETH_TX_RDY;
    3574:	18 60 91 00 	l.movhi r3,0x9100
    3578:	18 80 91 00 	l.movhi r4,0x9100
    357c:	84 84 00 00 	l.lwz r4,0(r4)
    3580:	18 a0 fd ff 	l.movhi r5,0xfdff
    3584:	a8 a5 ff ff 	l.ori r5,r5,0xffff
    3588:	e0 84 28 03 	l.and r4,r4,r5
    358c:	d4 03 20 00 	l.sw 0(r3),r4
		ETH_PacketState[dwCurrentTxBuf] = ETH_PKT_FREE;
    3590:	18 60 00 08 	l.movhi r3,0x8
    3594:	a8 63 3a e8 	l.ori r3,r3,0x3ae8
    3598:	84 63 00 00 	l.lwz r3,0(r3)
    359c:	18 80 00 08 	l.movhi r4,0x8
    35a0:	a8 84 00 28 	l.ori r4,r4,0x28
    35a4:	b8 63 00 02 	l.slli r3,r3,0x2
    35a8:	e0 64 18 00 	l.add r3,r4,r3
    35ac:	9c 80 00 00 	l.addi r4,r0,0
    35b0:	d4 03 20 00 	l.sw 0(r3),r4
	}
}
    35b4:	a8 22 00 00 	l.ori r1,r2,0x0
    35b8:	84 41 ff fc 	l.lwz r2,-4(r1)
    35bc:	44 00 48 00 	l.jr r9
    35c0:	15 00 00 00 	l.nop 0x0

000035c4 <FPGA_UpdateReg>:
#include "spi.h"

static uint16_t wReg;

static void FPGA_UpdateReg()
{
    35c4:	d7 e1 17 f8 	l.sw -8(r1),r2
    35c8:	9c 41 00 00 	l.addi r2,r1,0
    35cc:	d7 e1 4f fc 	l.sw -4(r1),r9
    35d0:	9c 21 ff f8 	l.addi r1,r1,-8
	if (SPI_GetMutex())
    35d4:	04 00 02 81 	l.jal 3fd8 <SPI_GetMutex>
    35d8:	15 00 00 00 	l.nop 0x0
    35dc:	a8 6b 00 00 	l.ori r3,r11,0x0
    35e0:	bc 03 00 00 	l.sfeqi r3,0
    35e4:	10 00 00 28 	l.bf 3684 <FPGA_UpdateReg+0xc0>
    35e8:	15 00 00 00 	l.nop 0x0
	{
		SPI_SetMode(0);
    35ec:	9c 60 00 00 	l.addi r3,r0,0
    35f0:	04 00 02 17 	l.jal 3e4c <SPI_SetMode>
    35f4:	15 00 00 00 	l.nop 0x0
		SPI_SetInterruptCount(1);
    35f8:	9c 60 00 01 	l.addi r3,r0,1
    35fc:	04 00 01 d8 	l.jal 3d5c <SPI_SetInterruptCount>
    3600:	15 00 00 00 	l.nop 0x0
		SPI_ChipSelect(SPI_TARGET_FPGA);
    3604:	9c 60 00 01 	l.addi r3,r0,1
    3608:	04 00 01 0a 	l.jal 3a30 <SPI_ChipSelect>
    360c:	15 00 00 00 	l.nop 0x0
		SPI_Write(wReg>>8,0);
    3610:	18 60 00 08 	l.movhi r3,0x8
    3614:	a8 63 3a f4 	l.ori r3,r3,0x3af4
    3618:	94 63 00 00 	l.lhz r3,0(r3)
    361c:	b8 63 00 48 	l.srli r3,r3,0x8
    3620:	a4 63 ff ff 	l.andi r3,r3,0xffff
    3624:	a4 63 00 ff 	l.andi r3,r3,0xff
    3628:	9c 80 00 00 	l.addi r4,r0,0
    362c:	04 00 01 69 	l.jal 3bd0 <SPI_Write>
    3630:	15 00 00 00 	l.nop 0x0
		SPI_Write(wReg & 0xFF,0);
    3634:	18 60 00 08 	l.movhi r3,0x8
    3638:	a8 63 3a f4 	l.ori r3,r3,0x3af4
    363c:	94 63 00 00 	l.lhz r3,0(r3)
    3640:	a4 63 00 ff 	l.andi r3,r3,0xff
    3644:	9c 80 00 00 	l.addi r4,r0,0
    3648:	04 00 01 62 	l.jal 3bd0 <SPI_Write>
    364c:	15 00 00 00 	l.nop 0x0
		SPI_WaitBusy();
    3650:	04 00 01 80 	l.jal 3c50 <SPI_WaitBusy>
    3654:	15 00 00 00 	l.nop 0x0
		SPI_Read(0);
    3658:	9c 60 00 00 	l.addi r3,r0,0
    365c:	04 00 01 8b 	l.jal 3c88 <SPI_Read>
    3660:	15 00 00 00 	l.nop 0x0
		SPI_Read(0);
    3664:	9c 60 00 00 	l.addi r3,r0,0
    3668:	04 00 01 88 	l.jal 3c88 <SPI_Read>
    366c:	15 00 00 00 	l.nop 0x0
		SPI_ChipSelect(SPI_TARGET_NONE);
    3670:	9c 60 00 00 	l.addi r3,r0,0
    3674:	04 00 00 ef 	l.jal 3a30 <SPI_ChipSelect>
    3678:	15 00 00 00 	l.nop 0x0
		SPI_ReleaseMutex();
    367c:	04 00 02 78 	l.jal 405c <SPI_ReleaseMutex>
    3680:	15 00 00 00 	l.nop 0x0
	}
}
    3684:	a8 22 00 00 	l.ori r1,r2,0x0
    3688:	84 41 ff f8 	l.lwz r2,-8(r1)
    368c:	85 21 ff fc 	l.lwz r9,-4(r1)
    3690:	44 00 48 00 	l.jr r9
    3694:	15 00 00 00 	l.nop 0x0

00003698 <FPGA_SetBits>:

void FPGA_SetBits(uint16_t wMask)
{
    3698:	d7 e1 17 f8 	l.sw -8(r1),r2
    369c:	9c 41 00 00 	l.addi r2,r1,0
    36a0:	d7 e1 4f fc 	l.sw -4(r1),r9
    36a4:	9c 21 ff f4 	l.addi r1,r1,-12
    36a8:	df e2 1f f4 	l.sh -12(r2),r3
	wReg |= wMask;
    36ac:	18 60 00 08 	l.movhi r3,0x8
    36b0:	a8 63 3a f4 	l.ori r3,r3,0x3af4
    36b4:	94 83 00 00 	l.lhz r4,0(r3)
    36b8:	94 62 ff f4 	l.lhz r3,-12(r2)
    36bc:	e0 64 18 04 	l.or r3,r4,r3
    36c0:	a4 83 ff ff 	l.andi r4,r3,0xffff
    36c4:	18 60 00 08 	l.movhi r3,0x8
    36c8:	a8 63 3a f4 	l.ori r3,r3,0x3af4
    36cc:	dc 03 20 00 	l.sh 0(r3),r4
	FPGA_UpdateReg();
    36d0:	07 ff ff bd 	l.jal 35c4 <FPGA_UpdateReg>
    36d4:	15 00 00 00 	l.nop 0x0
}
    36d8:	a8 22 00 00 	l.ori r1,r2,0x0
    36dc:	84 41 ff f8 	l.lwz r2,-8(r1)
    36e0:	85 21 ff fc 	l.lwz r9,-4(r1)
    36e4:	44 00 48 00 	l.jr r9
    36e8:	15 00 00 00 	l.nop 0x0

000036ec <FPGA_ClearBits>:

void FPGA_ClearBits(uint16_t wMask)
{
    36ec:	d7 e1 17 f8 	l.sw -8(r1),r2
    36f0:	9c 41 00 00 	l.addi r2,r1,0
    36f4:	d7 e1 4f fc 	l.sw -4(r1),r9
    36f8:	9c 21 ff f4 	l.addi r1,r1,-12
    36fc:	df e2 1f f4 	l.sh -12(r2),r3
	wReg &= ~wMask;
    3700:	98 62 ff f4 	l.lhs r3,-12(r2)
    3704:	ac 63 ff ff 	l.xori r3,r3,-1
    3708:	b8 63 00 10 	l.slli r3,r3,0x10
    370c:	b8 83 00 90 	l.srai r4,r3,0x10
    3710:	18 60 00 08 	l.movhi r3,0x8
    3714:	a8 63 3a f4 	l.ori r3,r3,0x3af4
    3718:	94 63 00 00 	l.lhz r3,0(r3)
    371c:	b8 63 00 10 	l.slli r3,r3,0x10
    3720:	b8 63 00 90 	l.srai r3,r3,0x10
    3724:	e0 64 18 03 	l.and r3,r4,r3
    3728:	b8 63 00 10 	l.slli r3,r3,0x10
    372c:	b8 63 00 90 	l.srai r3,r3,0x10
    3730:	a4 83 ff ff 	l.andi r4,r3,0xffff
    3734:	18 60 00 08 	l.movhi r3,0x8
    3738:	a8 63 3a f4 	l.ori r3,r3,0x3af4
    373c:	dc 03 20 00 	l.sh 0(r3),r4
	FPGA_UpdateReg();
    3740:	07 ff ff a1 	l.jal 35c4 <FPGA_UpdateReg>
    3744:	15 00 00 00 	l.nop 0x0
}
    3748:	a8 22 00 00 	l.ori r1,r2,0x0
    374c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3750:	85 21 ff fc 	l.lwz r9,-4(r1)
    3754:	44 00 48 00 	l.jr r9
    3758:	15 00 00 00 	l.nop 0x0

0000375c <blink>:
unsigned int dwTest;

extern or1k_exception_handler_fptr or1k_interrupt_handler;

void blink()
{
    375c:	d7 e1 17 fc 	l.sw -4(r1),r2
    3760:	9c 41 00 00 	l.addi r2,r1,0
    3764:	9c 21 ff fc 	l.addi r1,r1,-4
	// software interrupt for LED heartbeat
	*ATLYS_GPIO_DATA_PTR ^= ATLYS_GPIO_LED0;
    3768:	18 60 91 00 	l.movhi r3,0x9100
    376c:	18 80 91 00 	l.movhi r4,0x9100
    3770:	84 84 00 00 	l.lwz r4,0(r4)
    3774:	18 a0 00 01 	l.movhi r5,0x1
    3778:	e0 84 28 05 	l.xor r4,r4,r5
    377c:	d4 03 20 00 	l.sw 0(r3),r4
}
    3780:	a8 22 00 00 	l.ori r1,r2,0x0
    3784:	84 41 ff fc 	l.lwz r2,-4(r1)
    3788:	44 00 48 00 	l.jr r9
    378c:	15 00 00 00 	l.nop 0x0

00003790 <init>:

static void init()
{
    3790:	d7 e1 17 f8 	l.sw -8(r1),r2
    3794:	9c 41 00 00 	l.addi r2,r1,0
    3798:	d7 e1 4f fc 	l.sw -4(r1),r9
    379c:	9c 21 ff f8 	l.addi r1,r1,-8
	// GPIO
	*ATLYS_GPIO_DIR_PTR = 0xFFFF0000;
    37a0:	18 60 91 00 	l.movhi r3,0x9100
    37a4:	a8 63 00 04 	l.ori r3,r3,0x4
    37a8:	18 80 ff ff 	l.movhi r4,0xffff
    37ac:	d4 03 20 00 	l.sw 0(r3),r4
	*ATLYS_GPIO_DATA_PTR = ATLYS_GPIO_LED6;
    37b0:	18 60 91 00 	l.movhi r3,0x9100
    37b4:	18 80 00 40 	l.movhi r4,0x40
    37b8:	d4 03 20 00 	l.sw 0(r3),r4
	// enable interrupt exception
	// TODO: there ought to be a library call for that
	or1k_exception_handler_add(0x8, (or1k_exception_handler_fptr)&or1k_interrupt_handler);
    37bc:	18 80 00 00 	l.movhi r4,0x0
    37c0:	a8 84 4f bc 	l.ori r4,r4,0x4fbc
    37c4:	9c 60 00 08 	l.addi r3,r0,8
    37c8:	04 00 06 9c 	l.jal 5238 <or1k_exception_handler_add>
    37cc:	15 00 00 00 	l.nop 0x0
	TIMER_Init();
    37d0:	04 00 02 57 	l.jal 412c <TIMER_Init>
    37d4:	15 00 00 00 	l.nop 0x0
	SPI_Init();
    37d8:	04 00 00 77 	l.jal 39b4 <SPI_Init>
    37dc:	15 00 00 00 	l.nop 0x0
	ETH_Init();
    37e0:	07 ff fd 9e 	l.jal 2e58 <ETH_Init>
    37e4:	15 00 00 00 	l.nop 0x0
	or1k_interrupts_enable();
    37e8:	04 00 06 b3 	l.jal 52b4 <or1k_interrupts_enable>
    37ec:	15 00 00 00 	l.nop 0x0
}
    37f0:	a8 22 00 00 	l.ori r1,r2,0x0
    37f4:	84 41 ff f8 	l.lwz r2,-8(r1)
    37f8:	85 21 ff fc 	l.lwz r9,-4(r1)
    37fc:	44 00 48 00 	l.jr r9
    3800:	15 00 00 00 	l.nop 0x0

00003804 <main>:

int main()
{
    3804:	d7 e1 17 f8 	l.sw -8(r1),r2
    3808:	9c 41 00 00 	l.addi r2,r1,0
    380c:	d7 e1 4f fc 	l.sw -4(r1),r9
    3810:	9c 21 ff f4 	l.addi r1,r1,-12
	int dwPacketId;

	init();
    3814:	07 ff ff df 	l.jal 3790 <init>
    3818:	15 00 00 00 	l.nop 0x0
	TIMER_AddHandler(blink, 0, 500, 1);
    381c:	18 60 00 00 	l.movhi r3,0x0
    3820:	a8 63 37 5c 	l.ori r3,r3,0x375c
    3824:	9c 80 00 00 	l.addi r4,r0,0
    3828:	9c a0 01 f4 	l.addi r5,r0,500
    382c:	9c c0 00 01 	l.addi r6,r0,1
    3830:	04 00 02 e5 	l.jal 43c4 <TIMER_AddHandler>
    3834:	15 00 00 00 	l.nop 0x0
	CLK_WriteConfig();
    3838:	07 ff fc 51 	l.jal 297c <CLK_WriteConfig>
    383c:	15 00 00 00 	l.nop 0x0

	ADC_SetFormat(ADC_FORMAT_TWOS_COMP, ADC_PATTERN_NORMAL);
    3840:	9c 60 00 00 	l.addi r3,r0,0
    3844:	9c 80 00 00 	l.addi r4,r0,0
    3848:	07 ff fb 0e 	l.jal 2480 <ADC_SetFormat>
    384c:	15 00 00 00 	l.nop 0x0
	FPGA_SetBits(
    3850:	9c 60 20 43 	l.addi r3,r0,8259
    3854:	07 ff ff 91 	l.jal 3698 <FPGA_SetBits>
    3858:	15 00 00 00 	l.nop 0x0
			FPGA_REG_CLKOUT_TYPE0 |
			FPGA_REG_ADC_AMPA_ENAB |
			FPGA_REG_ADC_AMPB_ENAB);
	while (1)
	{
		dwPacketId = ETH_CheckPacket();
    385c:	07 ff fd 9a 	l.jal 2ec4 <ETH_CheckPacket>
    3860:	15 00 00 00 	l.nop 0x0
    3864:	d7 e2 5f f4 	l.sw -12(r2),r11
		if (dwPacketId != ETH_NO_PACKET)
    3868:	84 62 ff f4 	l.lwz r3,-12(r2)
    386c:	bc 03 ff ff 	l.sfeqi r3,-1
    3870:	10 00 00 0d 	l.bf 38a4 <main+0xa0>
    3874:	15 00 00 00 	l.nop 0x0
		{
			while (PACKET_Process(dwPacketId) == PACKET_BUSY);
    3878:	15 00 00 00 	l.nop 0x0
    387c:	84 62 ff f4 	l.lwz r3,-12(r2)
    3880:	04 00 00 0b 	l.jal 38ac <PACKET_Process>
    3884:	15 00 00 00 	l.nop 0x0
    3888:	a8 6b 00 00 	l.ori r3,r11,0x0
    388c:	bc 03 ff ff 	l.sfeqi r3,-1
    3890:	13 ff ff fb 	l.bf 387c <main+0x78>
    3894:	15 00 00 00 	l.nop 0x0
			ETH_Free(dwPacketId);
    3898:	84 62 ff f4 	l.lwz r3,-12(r2)
    389c:	07 ff fe 8c 	l.jal 32cc <ETH_Free>
    38a0:	15 00 00 00 	l.nop 0x0
		}
	}
    38a4:	03 ff ff ee 	l.j 385c <main+0x58>
    38a8:	15 00 00 00 	l.nop 0x0

000038ac <PACKET_Process>:

#include "packet.h"
#include "arp.h"

int PACKET_Process(int dwPacketId)
{
    38ac:	d7 e1 17 f8 	l.sw -8(r1),r2
    38b0:	9c 41 00 00 	l.addi r2,r1,0
    38b4:	d7 e1 4f fc 	l.sw -4(r1),r9
    38b8:	9c 21 ff ec 	l.addi r1,r1,-20
    38bc:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
    38c0:	84 62 ff ec 	l.lwz r3,-20(r2)
    38c4:	07 ff fe 0e 	l.jal 30fc <ETH_GetBuffer>
    38c8:	15 00 00 00 	l.nop 0x0
    38cc:	a8 6b 00 00 	l.ori r3,r11,0x0
    38d0:	d7 e2 1f f4 	l.sw -12(r2),r3
	header_ethernet* head = pPacket;
    38d4:	84 62 ff f4 	l.lwz r3,-12(r2)
    38d8:	d7 e2 1f f0 	l.sw -16(r2),r3
	if (head->dstMac[0] == 0xff &&
    38dc:	84 62 ff f0 	l.lwz r3,-16(r2)
    38e0:	8c 63 00 00 	l.lbz r3,0(r3)
    38e4:	bc 23 00 ff 	l.sfnei r3,255
    38e8:	10 00 00 2c 	l.bf 3998 <PACKET_Process+0xec>
    38ec:	15 00 00 00 	l.nop 0x0
		head->dstMac[1] == 0xff &&
    38f0:	84 62 ff f0 	l.lwz r3,-16(r2)
    38f4:	8c 63 00 01 	l.lbz r3,1(r3)

int PACKET_Process(int dwPacketId)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	header_ethernet* head = pPacket;
	if (head->dstMac[0] == 0xff &&
    38f8:	bc 23 00 ff 	l.sfnei r3,255
    38fc:	10 00 00 27 	l.bf 3998 <PACKET_Process+0xec>
    3900:	15 00 00 00 	l.nop 0x0
		head->dstMac[1] == 0xff &&
		head->dstMac[2] == 0xff &&
    3904:	84 62 ff f0 	l.lwz r3,-16(r2)
    3908:	8c 63 00 02 	l.lbz r3,2(r3)
int PACKET_Process(int dwPacketId)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	header_ethernet* head = pPacket;
	if (head->dstMac[0] == 0xff &&
		head->dstMac[1] == 0xff &&
    390c:	bc 23 00 ff 	l.sfnei r3,255
    3910:	10 00 00 22 	l.bf 3998 <PACKET_Process+0xec>
    3914:	15 00 00 00 	l.nop 0x0
		head->dstMac[2] == 0xff &&
		head->dstMac[3] == 0xff &&
    3918:	84 62 ff f0 	l.lwz r3,-16(r2)
    391c:	8c 63 00 03 	l.lbz r3,3(r3)
{
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	header_ethernet* head = pPacket;
	if (head->dstMac[0] == 0xff &&
		head->dstMac[1] == 0xff &&
		head->dstMac[2] == 0xff &&
    3920:	bc 23 00 ff 	l.sfnei r3,255
    3924:	10 00 00 1d 	l.bf 3998 <PACKET_Process+0xec>
    3928:	15 00 00 00 	l.nop 0x0
		head->dstMac[3] == 0xff &&
		head->dstMac[4] == 0xff &&
    392c:	84 62 ff f0 	l.lwz r3,-16(r2)
    3930:	8c 63 00 04 	l.lbz r3,4(r3)
	unsigned char* pPacket = ETH_GetBuffer(dwPacketId);
	header_ethernet* head = pPacket;
	if (head->dstMac[0] == 0xff &&
		head->dstMac[1] == 0xff &&
		head->dstMac[2] == 0xff &&
		head->dstMac[3] == 0xff &&
    3934:	bc 23 00 ff 	l.sfnei r3,255
    3938:	10 00 00 18 	l.bf 3998 <PACKET_Process+0xec>
    393c:	15 00 00 00 	l.nop 0x0
		head->dstMac[4] == 0xff &&
		head->dstMac[5] == 0xff )
    3940:	84 62 ff f0 	l.lwz r3,-16(r2)
    3944:	8c 63 00 05 	l.lbz r3,5(r3)
	header_ethernet* head = pPacket;
	if (head->dstMac[0] == 0xff &&
		head->dstMac[1] == 0xff &&
		head->dstMac[2] == 0xff &&
		head->dstMac[3] == 0xff &&
		head->dstMac[4] == 0xff &&
    3948:	bc 23 00 ff 	l.sfnei r3,255
    394c:	10 00 00 13 	l.bf 3998 <PACKET_Process+0xec>
    3950:	15 00 00 00 	l.nop 0x0
		head->dstMac[5] == 0xff )
	{
		// broadcast
		switch (head->etherType)
    3954:	84 62 ff f0 	l.lwz r3,-16(r2)
    3958:	94 63 00 0c 	l.lhz r3,12(r3)
    395c:	bc 03 08 00 	l.sfeqi r3,2048
    3960:	10 00 00 0d 	l.bf 3994 <PACKET_Process+0xe8>
    3964:	15 00 00 00 	l.nop 0x0
    3968:	bc 03 08 06 	l.sfeqi r3,2054
    396c:	10 00 00 04 	l.bf 397c <PACKET_Process+0xd0>
    3970:	15 00 00 00 	l.nop 0x0
		case ETHERTYPE_ARP:
			return ARP_Request(dwPacketId);
		case ETHERTYPE_IP:
			break;
		default:
			break;
    3974:	00 00 00 09 	l.j 3998 <PACKET_Process+0xec>
    3978:	15 00 00 00 	l.nop 0x0
	{
		// broadcast
		switch (head->etherType)
		{
		case ETHERTYPE_ARP:
			return ARP_Request(dwPacketId);
    397c:	84 62 ff ec 	l.lwz r3,-20(r2)
    3980:	07 ff fa db 	l.jal 24ec <ARP_Request>
    3984:	15 00 00 00 	l.nop 0x0
    3988:	a8 6b 00 00 	l.ori r3,r11,0x0
    398c:	00 00 00 04 	l.j 399c <PACKET_Process+0xf0>
    3990:	15 00 00 00 	l.nop 0x0
		case ETHERTYPE_IP:
			break;
    3994:	15 00 00 00 	l.nop 0x0
	else
	{

	}

	return PACKET_DROP;
    3998:	9c 60 00 00 	l.addi r3,r0,0
}
    399c:	a9 63 00 00 	l.ori r11,r3,0x0
    39a0:	a8 22 00 00 	l.ori r1,r2,0x0
    39a4:	84 41 ff f8 	l.lwz r2,-8(r1)
    39a8:	85 21 ff fc 	l.lwz r9,-4(r1)
    39ac:	44 00 48 00 	l.jr r9
    39b0:	15 00 00 00 	l.nop 0x0

000039b4 <SPI_Init>:
void SPI_Interrupt(uint32_t dwData);
void SPI_DefaultCallback();
static void SPI_Reset();

void SPI_Init()
{
    39b4:	d7 e1 17 f8 	l.sw -8(r1),r2
    39b8:	9c 41 00 00 	l.addi r2,r1,0
    39bc:	d7 e1 4f fc 	l.sw -4(r1),r9
    39c0:	9c 21 ff f8 	l.addi r1,r1,-8
	DEBUG_Print(LOG_DEBUG, LOG_SPI, "SPI Init\n");
    39c4:	18 60 00 00 	l.movhi r3,0x0
    39c8:	a8 63 af 10 	l.ori r3,r3,0xaf10
    39cc:	04 00 04 80 	l.jal 4bcc <iprintf>
    39d0:	15 00 00 00 	l.nop 0x0
	*ATLYS_SPI_SPCR_PTR = SPI_SPCR_SPIE | SPI_SPCR_MSTR | SPI_SPCR_SPR1 | SPI_SPCR_SPR0; // Interrupt Master mode, 1/32 divider = 1.25 MHz
    39d4:	18 60 b0 00 	l.movhi r3,0xb000
    39d8:	9c 80 ff 93 	l.addi r4,r0,-109
    39dc:	d8 03 20 00 	l.sb 0(r3),r4
	*ATLYS_SPI_SPER_PTR = 0;
    39e0:	18 60 b0 00 	l.movhi r3,0xb000
    39e4:	a8 63 00 03 	l.ori r3,r3,0x3
    39e8:	9c 80 00 00 	l.addi r4,r0,0
    39ec:	d8 03 20 00 	l.sb 0(r3),r4
	or1k_interrupt_handler_add(ATLYS_INTERRUPT_SPI, SPI_Interrupt, 0);
    39f0:	9c 60 00 06 	l.addi r3,r0,6
    39f4:	18 80 00 00 	l.movhi r4,0x0
    39f8:	a8 84 40 c8 	l.ori r4,r4,0x40c8
    39fc:	9c a0 00 00 	l.addi r5,r0,0
    3a00:	04 00 05 92 	l.jal 5048 <or1k_interrupt_handler_add>
    3a04:	15 00 00 00 	l.nop 0x0
	or1k_interrupt_enable(ATLYS_INTERRUPT_SPI);
    3a08:	9c 60 00 06 	l.addi r3,r0,6
    3a0c:	04 00 05 9d 	l.jal 5080 <or1k_interrupt_enable>
    3a10:	15 00 00 00 	l.nop 0x0
	SPI_Reset();
    3a14:	04 00 01 5b 	l.jal 3f80 <SPI_Reset>
    3a18:	15 00 00 00 	l.nop 0x0
}
    3a1c:	a8 22 00 00 	l.ori r1,r2,0x0
    3a20:	84 41 ff f8 	l.lwz r2,-8(r1)
    3a24:	85 21 ff fc 	l.lwz r9,-4(r1)
    3a28:	44 00 48 00 	l.jr r9
    3a2c:	15 00 00 00 	l.nop 0x0

00003a30 <SPI_ChipSelect>:

void SPI_ChipSelect(uint8_t ucTarget)
{
    3a30:	d7 e1 17 f8 	l.sw -8(r1),r2
    3a34:	9c 41 00 00 	l.addi r2,r1,0
    3a38:	d7 e1 4f fc 	l.sw -4(r1),r9
    3a3c:	9c 21 ff f4 	l.addi r1,r1,-12
    3a40:	db e2 1f f4 	l.sb -12(r2),r3
	DEBUG_Print(LOG_DEBUG, LOG_SPI, "Selecting SPI Target ");
    3a44:	18 60 00 00 	l.movhi r3,0x0
    3a48:	a8 63 af 2d 	l.ori r3,r3,0xaf2d
    3a4c:	04 00 04 60 	l.jal 4bcc <iprintf>
    3a50:	15 00 00 00 	l.nop 0x0
	switch (ucTarget)
    3a54:	8c 62 ff f4 	l.lbz r3,-12(r2)
    3a58:	bc 43 00 06 	l.sfgtui r3,6
    3a5c:	10 00 00 53 	l.bf 3ba8 <SPI_ChipSelect+0x178>
    3a60:	15 00 00 00 	l.nop 0x0
    3a64:	b8 63 00 02 	l.slli r3,r3,0x2
    3a68:	18 80 00 00 	l.movhi r4,0x0
    3a6c:	a8 84 af 7c 	l.ori r4,r4,0xaf7c
    3a70:	e0 63 20 00 	l.add r3,r3,r4
    3a74:	84 63 00 00 	l.lwz r3,0(r3)
    3a78:	44 00 18 00 	l.jr r3
    3a7c:	15 00 00 00 	l.nop 0x0
	{
	case SPI_TARGET_CLK:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_CLK;
    3a80:	18 60 b0 00 	l.movhi r3,0xb000
    3a84:	a8 63 00 04 	l.ori r3,r3,0x4
    3a88:	9c 80 00 02 	l.addi r4,r0,2
    3a8c:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "CLK\n");
    3a90:	18 60 00 00 	l.movhi r3,0x0
    3a94:	a8 63 af 56 	l.ori r3,r3,0xaf56
    3a98:	04 00 04 4d 	l.jal 4bcc <iprintf>
    3a9c:	15 00 00 00 	l.nop 0x0
		break;
    3aa0:	00 00 00 47 	l.j 3bbc <SPI_ChipSelect+0x18c>
    3aa4:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_ADC_READ:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_ADC;
    3aa8:	18 60 b0 00 	l.movhi r3,0xb000
    3aac:	a8 63 00 04 	l.ori r3,r3,0x4
    3ab0:	9c 80 00 08 	l.addi r4,r0,8
    3ab4:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "ADC\n");
    3ab8:	18 60 00 00 	l.movhi r3,0x0
    3abc:	a8 63 af 5b 	l.ori r3,r3,0xaf5b
    3ac0:	04 00 04 43 	l.jal 4bcc <iprintf>
    3ac4:	15 00 00 00 	l.nop 0x0
		break;
    3ac8:	00 00 00 3d 	l.j 3bbc <SPI_ChipSelect+0x18c>
    3acc:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_ADC_WRITE:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_ADC | SPI_SLAVE_OE;
    3ad0:	18 60 b0 00 	l.movhi r3,0xb000
    3ad4:	a8 63 00 04 	l.ori r3,r3,0x4
    3ad8:	9c 80 00 09 	l.addi r4,r0,9
    3adc:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "ADC\n");
    3ae0:	18 60 00 00 	l.movhi r3,0x0
    3ae4:	a8 63 af 5b 	l.ori r3,r3,0xaf5b
    3ae8:	04 00 04 39 	l.jal 4bcc <iprintf>
    3aec:	15 00 00 00 	l.nop 0x0
		break;
    3af0:	00 00 00 33 	l.j 3bbc <SPI_ChipSelect+0x18c>
    3af4:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_DAC_READ:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_DAC;
    3af8:	18 60 b0 00 	l.movhi r3,0xb000
    3afc:	a8 63 00 04 	l.ori r3,r3,0x4
    3b00:	9c 80 00 04 	l.addi r4,r0,4
    3b04:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "DAC\n");
    3b08:	18 60 00 00 	l.movhi r3,0x0
    3b0c:	a8 63 af 60 	l.ori r3,r3,0xaf60
    3b10:	04 00 04 2f 	l.jal 4bcc <iprintf>
    3b14:	15 00 00 00 	l.nop 0x0
		break;
    3b18:	00 00 00 29 	l.j 3bbc <SPI_ChipSelect+0x18c>
    3b1c:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_DAC_WRITE:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_DAC | SPI_SLAVE_OE;
    3b20:	18 60 b0 00 	l.movhi r3,0xb000
    3b24:	a8 63 00 04 	l.ori r3,r3,0x4
    3b28:	9c 80 00 05 	l.addi r4,r0,5
    3b2c:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "DAC\n");
    3b30:	18 60 00 00 	l.movhi r3,0x0
    3b34:	a8 63 af 60 	l.ori r3,r3,0xaf60
    3b38:	04 00 04 25 	l.jal 4bcc <iprintf>
    3b3c:	15 00 00 00 	l.nop 0x0
		break;
    3b40:	00 00 00 1f 	l.j 3bbc <SPI_ChipSelect+0x18c>
    3b44:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_FPGA:
		*ATLYS_SPI_SS_PTR = SPI_SLAVE_FPGA;
    3b48:	18 60 b0 00 	l.movhi r3,0xb000
    3b4c:	a8 63 00 04 	l.ori r3,r3,0x4
    3b50:	9c 80 00 10 	l.addi r4,r0,16
    3b54:	d8 03 20 00 	l.sb 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "FPGA\n");
    3b58:	18 60 00 00 	l.movhi r3,0x0
    3b5c:	a8 63 af 65 	l.ori r3,r3,0xaf65
    3b60:	04 00 04 1b 	l.jal 4bcc <iprintf>
    3b64:	15 00 00 00 	l.nop 0x0
		break;
    3b68:	00 00 00 15 	l.j 3bbc <SPI_ChipSelect+0x18c>
    3b6c:	15 00 00 00 	l.nop 0x0
	case SPI_TARGET_NONE:
		*ATLYS_SPI_SS_PTR = 0;
    3b70:	18 60 b0 00 	l.movhi r3,0xb000
    3b74:	a8 63 00 04 	l.ori r3,r3,0x4
    3b78:	9c 80 00 00 	l.addi r4,r0,0
    3b7c:	d8 03 20 00 	l.sb 0(r3),r4
		SPI_pCallback = 0;
    3b80:	18 60 00 08 	l.movhi r3,0x8
    3b84:	a8 63 3a f8 	l.ori r3,r3,0x3af8
    3b88:	9c 80 00 00 	l.addi r4,r0,0
    3b8c:	d4 03 20 00 	l.sw 0(r3),r4
		DEBUG_Print_Without_Info(LOG_DEBUG, LOG_SPI, "None\n");
    3b90:	18 60 00 00 	l.movhi r3,0x0
    3b94:	a8 63 af 6b 	l.ori r3,r3,0xaf6b
    3b98:	04 00 04 0d 	l.jal 4bcc <iprintf>
    3b9c:	15 00 00 00 	l.nop 0x0
		break;
    3ba0:	00 00 00 07 	l.j 3bbc <SPI_ChipSelect+0x18c>
    3ba4:	15 00 00 00 	l.nop 0x0
	default:
		DEBUG_Print_Without_Info(LOG_WARN, LOG_SPI, "Unknown\n");
    3ba8:	18 60 00 00 	l.movhi r3,0x0
    3bac:	a8 63 af 71 	l.ori r3,r3,0xaf71
    3bb0:	04 00 04 07 	l.jal 4bcc <iprintf>
    3bb4:	15 00 00 00 	l.nop 0x0
		break;
    3bb8:	15 00 00 00 	l.nop 0x0
	}
}
    3bbc:	a8 22 00 00 	l.ori r1,r2,0x0
    3bc0:	84 41 ff f8 	l.lwz r2,-8(r1)
    3bc4:	85 21 ff fc 	l.lwz r9,-4(r1)
    3bc8:	44 00 48 00 	l.jr r9
    3bcc:	15 00 00 00 	l.nop 0x0

00003bd0 <SPI_Write>:

void SPI_Write(uint8_t ucData, void(*pCallback)() )
{
    3bd0:	d7 e1 17 fc 	l.sw -4(r1),r2
    3bd4:	9c 41 00 00 	l.addi r2,r1,0
    3bd8:	9c 21 ff f4 	l.addi r1,r1,-12
    3bdc:	d7 e2 27 f4 	l.sw -12(r2),r4
    3be0:	db e2 1f f8 	l.sb -8(r2),r3
	*ATLYS_SPI_DATA_PTR = ucData;
    3be4:	18 60 b0 00 	l.movhi r3,0xb000
    3be8:	a8 63 00 02 	l.ori r3,r3,0x2
    3bec:	8c 82 ff f8 	l.lbz r4,-8(r2)
    3bf0:	d8 03 20 00 	l.sb 0(r3),r4
	if (pCallback)
    3bf4:	84 62 ff f4 	l.lwz r3,-12(r2)
    3bf8:	bc 03 00 00 	l.sfeqi r3,0
    3bfc:	10 00 00 08 	l.bf 3c1c <SPI_Write+0x4c>
    3c00:	15 00 00 00 	l.nop 0x0
	{
		SPI_pCallback = pCallback;
    3c04:	18 60 00 08 	l.movhi r3,0x8
    3c08:	a8 63 3a f8 	l.ori r3,r3,0x3af8
    3c0c:	84 82 ff f4 	l.lwz r4,-12(r2)
    3c10:	d4 03 20 00 	l.sw 0(r3),r4
    3c14:	00 00 00 0b 	l.j 3c40 <SPI_Write+0x70>
    3c18:	15 00 00 00 	l.nop 0x0
	}
	else
	{
		SPI_pCallback = SPI_DefaultCallback;
    3c1c:	18 60 00 08 	l.movhi r3,0x8
    3c20:	a8 63 3a f8 	l.ori r3,r3,0x3af8
    3c24:	18 80 00 00 	l.movhi r4,0x0
    3c28:	a8 84 3f 54 	l.ori r4,r4,0x3f54
    3c2c:	d4 03 20 00 	l.sw 0(r3),r4
		dwFinished = 0;
    3c30:	18 60 00 08 	l.movhi r3,0x8
    3c34:	a8 63 3b 84 	l.ori r3,r3,0x3b84
    3c38:	9c 80 00 00 	l.addi r4,r0,0
    3c3c:	d4 03 20 00 	l.sw 0(r3),r4
	}
}
    3c40:	a8 22 00 00 	l.ori r1,r2,0x0
    3c44:	84 41 ff fc 	l.lwz r2,-4(r1)
    3c48:	44 00 48 00 	l.jr r9
    3c4c:	15 00 00 00 	l.nop 0x0

00003c50 <SPI_WaitBusy>:

void SPI_WaitBusy()
{
    3c50:	d7 e1 17 fc 	l.sw -4(r1),r2
    3c54:	9c 41 00 00 	l.addi r2,r1,0
    3c58:	9c 21 ff fc 	l.addi r1,r1,-4
	while (!dwFinished);
    3c5c:	15 00 00 00 	l.nop 0x0
    3c60:	18 60 00 08 	l.movhi r3,0x8
    3c64:	a8 63 3b 84 	l.ori r3,r3,0x3b84
    3c68:	84 63 00 00 	l.lwz r3,0(r3)
    3c6c:	bc 03 00 00 	l.sfeqi r3,0
    3c70:	13 ff ff fc 	l.bf 3c60 <SPI_WaitBusy+0x10>
    3c74:	15 00 00 00 	l.nop 0x0
}
    3c78:	a8 22 00 00 	l.ori r1,r2,0x0
    3c7c:	84 41 ff fc 	l.lwz r2,-4(r1)
    3c80:	44 00 48 00 	l.jr r9
    3c84:	15 00 00 00 	l.nop 0x0

00003c88 <SPI_Read>:

int SPI_Read(uint8_t *ucData)
{
    3c88:	d7 e1 17 f8 	l.sw -8(r1),r2
    3c8c:	9c 41 00 00 	l.addi r2,r1,0
    3c90:	d7 e1 4f fc 	l.sw -4(r1),r9
    3c94:	9c 21 ff ec 	l.addi r1,r1,-20
    3c98:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint8_t ucRxBuf;
	if (! (*ATLYS_SPI_SPCR_PTR & SPI_SPCR_SPE))
    3c9c:	18 60 b0 00 	l.movhi r3,0xb000
    3ca0:	8c 63 00 00 	l.lbz r3,0(r3)
    3ca4:	a4 63 00 40 	l.andi r3,r3,0x40
    3ca8:	bc 23 00 00 	l.sfnei r3,0
    3cac:	10 00 00 09 	l.bf 3cd0 <SPI_Read+0x48>
    3cb0:	15 00 00 00 	l.nop 0x0
	{
		DEBUG_Print(LOG_INFO, LOG_SPI, "SPI_Read while SPI disabled\n");
    3cb4:	18 60 00 00 	l.movhi r3,0x0
    3cb8:	a8 63 af 98 	l.ori r3,r3,0xaf98
    3cbc:	04 00 03 c4 	l.jal 4bcc <iprintf>
    3cc0:	15 00 00 00 	l.nop 0x0
		return -1; // system disabled
    3cc4:	9c 60 ff ff 	l.addi r3,r0,-1
    3cc8:	00 00 00 1f 	l.j 3d44 <SPI_Read+0xbc>
    3ccc:	15 00 00 00 	l.nop 0x0
	}


	if ((*ATLYS_SPI_SPSR_PTR & SPI_SPSR_RFEMPTY))
    3cd0:	18 60 b0 00 	l.movhi r3,0xb000
    3cd4:	a8 63 00 01 	l.ori r3,r3,0x1
    3cd8:	8c 63 00 00 	l.lbz r3,0(r3)
    3cdc:	a4 63 00 ff 	l.andi r3,r3,0xff
    3ce0:	a4 63 00 01 	l.andi r3,r3,0x1
    3ce4:	bc 03 00 00 	l.sfeqi r3,0
    3ce8:	10 00 00 09 	l.bf 3d0c <SPI_Read+0x84>
    3cec:	15 00 00 00 	l.nop 0x0
	{
		DEBUG_Print(LOG_INFO, LOG_SPI, "SPI_Read but no data\n");
    3cf0:	18 60 00 00 	l.movhi r3,0x0
    3cf4:	a8 63 af c7 	l.ori r3,r3,0xafc7
    3cf8:	04 00 03 b5 	l.jal 4bcc <iprintf>
    3cfc:	15 00 00 00 	l.nop 0x0
		return -2; // no data
    3d00:	9c 60 ff fe 	l.addi r3,r0,-2
    3d04:	00 00 00 10 	l.j 3d44 <SPI_Read+0xbc>
    3d08:	15 00 00 00 	l.nop 0x0
	}

	ucRxBuf = *ATLYS_SPI_DATA_PTR;
    3d0c:	18 60 b0 00 	l.movhi r3,0xb000
    3d10:	a8 63 00 02 	l.ori r3,r3,0x2
    3d14:	8c 63 00 00 	l.lbz r3,0(r3)
    3d18:	db e2 1f f7 	l.sb -9(r2),r3
	*ucData = ucRxBuf;
    3d1c:	84 62 ff f0 	l.lwz r3,-16(r2)
    3d20:	8c 82 ff f7 	l.lbz r4,-9(r2)
    3d24:	d8 03 20 00 	l.sb 0(r3),r4

	DEBUG_Print(LOG_DEBUG, LOG_SPI, "Received SPI Data 0x%x\n", (unsigned int)ucRxBuf);
    3d28:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3d2c:	d4 01 18 00 	l.sw 0(r1),r3
    3d30:	18 60 00 00 	l.movhi r3,0x0
    3d34:	a8 63 af ef 	l.ori r3,r3,0xafef
    3d38:	04 00 03 a5 	l.jal 4bcc <iprintf>
    3d3c:	15 00 00 00 	l.nop 0x0
	return 0;
    3d40:	9c 60 00 00 	l.addi r3,r0,0
}
    3d44:	a9 63 00 00 	l.ori r11,r3,0x0
    3d48:	a8 22 00 00 	l.ori r1,r2,0x0
    3d4c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3d50:	85 21 ff fc 	l.lwz r9,-4(r1)
    3d54:	44 00 48 00 	l.jr r9
    3d58:	15 00 00 00 	l.nop 0x0

00003d5c <SPI_SetInterruptCount>:

void SPI_SetInterruptCount(uint32_t dwCnt)
{
    3d5c:	d7 e1 17 f8 	l.sw -8(r1),r2
    3d60:	9c 41 00 00 	l.addi r2,r1,0
    3d64:	d7 e1 4f fc 	l.sw -4(r1),r9
    3d68:	9c 21 ff f0 	l.addi r1,r1,-16
    3d6c:	d7 e2 1f f0 	l.sw -16(r2),r3
	uint8_t ucTemp = *ATLYS_SPI_SPER_PTR;
    3d70:	18 60 b0 00 	l.movhi r3,0xb000
    3d74:	a8 63 00 03 	l.ori r3,r3,0x3
    3d78:	8c 63 00 00 	l.lbz r3,0(r3)
    3d7c:	db e2 1f f7 	l.sb -9(r2),r3

	switch (dwCnt)
    3d80:	84 62 ff f0 	l.lwz r3,-16(r2)
    3d84:	bc 03 00 01 	l.sfeqi r3,1
    3d88:	10 00 00 1a 	l.bf 3df0 <SPI_SetInterruptCount+0x94>
    3d8c:	15 00 00 00 	l.nop 0x0
    3d90:	bc 83 00 01 	l.sfltui r3,1
    3d94:	10 00 00 1f 	l.bf 3e10 <SPI_SetInterruptCount+0xb4>
    3d98:	15 00 00 00 	l.nop 0x0
    3d9c:	bc 03 00 02 	l.sfeqi r3,2
    3da0:	10 00 00 0b 	l.bf 3dcc <SPI_SetInterruptCount+0x70>
    3da4:	15 00 00 00 	l.nop 0x0
    3da8:	bc 03 00 03 	l.sfeqi r3,3
    3dac:	0c 00 00 1d 	l.bnf 3e20 <SPI_SetInterruptCount+0xc4>
    3db0:	15 00 00 00 	l.nop 0x0
	{
	case 3:
		ucTemp |= (SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    3db4:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3db8:	9c 80 ff c0 	l.addi r4,r0,-64
    3dbc:	e0 63 20 04 	l.or r3,r3,r4
    3dc0:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    3dc4:	00 00 00 17 	l.j 3e20 <SPI_SetInterruptCount+0xc4>
    3dc8:	15 00 00 00 	l.nop 0x0
	case 2:
		ucTemp &= ~(SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    3dcc:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3dd0:	a4 63 00 3f 	l.andi r3,r3,0x3f
    3dd4:	db e2 1f f7 	l.sb -9(r2),r3
		ucTemp |= SPI_SPER_ICNT1;
    3dd8:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3ddc:	9c 80 ff 80 	l.addi r4,r0,-128
    3de0:	e0 63 20 04 	l.or r3,r3,r4
    3de4:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    3de8:	00 00 00 0e 	l.j 3e20 <SPI_SetInterruptCount+0xc4>
    3dec:	15 00 00 00 	l.nop 0x0
	case 1:
		ucTemp &= ~(SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    3df0:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3df4:	a4 63 00 3f 	l.andi r3,r3,0x3f
    3df8:	db e2 1f f7 	l.sb -9(r2),r3
		ucTemp |= SPI_SPER_ICNT0;
    3dfc:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3e00:	a8 63 00 40 	l.ori r3,r3,0x40
    3e04:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    3e08:	00 00 00 06 	l.j 3e20 <SPI_SetInterruptCount+0xc4>
    3e0c:	15 00 00 00 	l.nop 0x0
	case 0:
		ucTemp &= ~(SPI_SPER_ICNT0|SPI_SPER_ICNT1);
    3e10:	8c 62 ff f7 	l.lbz r3,-9(r2)
    3e14:	a4 63 00 3f 	l.andi r3,r3,0x3f
    3e18:	db e2 1f f7 	l.sb -9(r2),r3
		break;
    3e1c:	15 00 00 00 	l.nop 0x0
	}

	*ATLYS_SPI_SPER_PTR = ucTemp;
    3e20:	18 60 b0 00 	l.movhi r3,0xb000
    3e24:	a8 63 00 03 	l.ori r3,r3,0x3
    3e28:	8c 82 ff f7 	l.lbz r4,-9(r2)
    3e2c:	d8 03 20 00 	l.sb 0(r3),r4
	SPI_Reset();
    3e30:	04 00 00 54 	l.jal 3f80 <SPI_Reset>
    3e34:	15 00 00 00 	l.nop 0x0
}
    3e38:	a8 22 00 00 	l.ori r1,r2,0x0
    3e3c:	84 41 ff f8 	l.lwz r2,-8(r1)
    3e40:	85 21 ff fc 	l.lwz r9,-4(r1)
    3e44:	44 00 48 00 	l.jr r9
    3e48:	15 00 00 00 	l.nop 0x0

00003e4c <SPI_SetMode>:

void SPI_SetMode(uint32_t dwMode)
{
    3e4c:	d7 e1 17 fc 	l.sw -4(r1),r2
    3e50:	9c 41 00 00 	l.addi r2,r1,0
    3e54:	9c 21 ff f8 	l.addi r1,r1,-8
    3e58:	d7 e2 1f f8 	l.sw -8(r2),r3
	if (dwMode & 0x01)
    3e5c:	84 62 ff f8 	l.lwz r3,-8(r2)
    3e60:	a4 63 00 01 	l.andi r3,r3,0x1
    3e64:	bc 03 00 00 	l.sfeqi r3,0
    3e68:	10 00 00 0a 	l.bf 3e90 <SPI_SetMode+0x44>
    3e6c:	15 00 00 00 	l.nop 0x0
		*ATLYS_SPI_SPCR_PTR |= SPI_SPCR_CPHA;
    3e70:	18 60 b0 00 	l.movhi r3,0xb000
    3e74:	18 80 b0 00 	l.movhi r4,0xb000
    3e78:	8c 84 00 00 	l.lbz r4,0(r4)
    3e7c:	a8 84 00 04 	l.ori r4,r4,0x4
    3e80:	a4 84 00 ff 	l.andi r4,r4,0xff
    3e84:	d8 03 20 00 	l.sb 0(r3),r4
    3e88:	00 00 00 09 	l.j 3eac <SPI_SetMode+0x60>
    3e8c:	15 00 00 00 	l.nop 0x0
	else
		*ATLYS_SPI_SPCR_PTR &= ~SPI_SPCR_CPHA;
    3e90:	18 60 b0 00 	l.movhi r3,0xb000
    3e94:	18 80 b0 00 	l.movhi r4,0xb000
    3e98:	8c 84 00 00 	l.lbz r4,0(r4)
    3e9c:	9c a0 ff fb 	l.addi r5,r0,-5
    3ea0:	e0 84 28 03 	l.and r4,r4,r5
    3ea4:	a4 84 00 ff 	l.andi r4,r4,0xff
    3ea8:	d8 03 20 00 	l.sb 0(r3),r4

	if (dwMode & 0x02)
    3eac:	84 62 ff f8 	l.lwz r3,-8(r2)
    3eb0:	a4 63 00 02 	l.andi r3,r3,0x2
    3eb4:	bc 03 00 00 	l.sfeqi r3,0
    3eb8:	10 00 00 0a 	l.bf 3ee0 <SPI_SetMode+0x94>
    3ebc:	15 00 00 00 	l.nop 0x0
		*ATLYS_SPI_SPCR_PTR |= SPI_SPCR_CPOL;
    3ec0:	18 60 b0 00 	l.movhi r3,0xb000
    3ec4:	18 80 b0 00 	l.movhi r4,0xb000
    3ec8:	8c 84 00 00 	l.lbz r4,0(r4)
    3ecc:	a8 84 00 08 	l.ori r4,r4,0x8
    3ed0:	a4 84 00 ff 	l.andi r4,r4,0xff
    3ed4:	d8 03 20 00 	l.sb 0(r3),r4
    3ed8:	00 00 00 09 	l.j 3efc <SPI_SetMode+0xb0>
    3edc:	15 00 00 00 	l.nop 0x0
	else
		*ATLYS_SPI_SPCR_PTR &= ~SPI_SPCR_CPOL;
    3ee0:	18 60 b0 00 	l.movhi r3,0xb000
    3ee4:	18 80 b0 00 	l.movhi r4,0xb000
    3ee8:	8c 84 00 00 	l.lbz r4,0(r4)
    3eec:	9c a0 ff f7 	l.addi r5,r0,-9
    3ef0:	e0 84 28 03 	l.and r4,r4,r5
    3ef4:	a4 84 00 ff 	l.andi r4,r4,0xff
    3ef8:	d8 03 20 00 	l.sb 0(r3),r4
}
    3efc:	a8 22 00 00 	l.ori r1,r2,0x0
    3f00:	84 41 ff fc 	l.lwz r2,-4(r1)
    3f04:	44 00 48 00 	l.jr r9
    3f08:	15 00 00 00 	l.nop 0x0

00003f0c <SPI_Busy>:

int SPI_Busy()
{
    3f0c:	d7 e1 17 fc 	l.sw -4(r1),r2
    3f10:	9c 41 00 00 	l.addi r2,r1,0
    3f14:	9c 21 ff fc 	l.addi r1,r1,-4
	if (*ATLYS_SPI_SPCR_PTR & SPI_SPCR_SPE)
    3f18:	18 60 b0 00 	l.movhi r3,0xb000
    3f1c:	8c 63 00 00 	l.lbz r3,0(r3)
    3f20:	a4 63 00 40 	l.andi r3,r3,0x40
    3f24:	bc 03 00 00 	l.sfeqi r3,0
    3f28:	10 00 00 05 	l.bf 3f3c <SPI_Busy+0x30>
    3f2c:	15 00 00 00 	l.nop 0x0
		return 1;
    3f30:	9c 60 00 01 	l.addi r3,r0,1
    3f34:	00 00 00 03 	l.j 3f40 <SPI_Busy+0x34>
    3f38:	15 00 00 00 	l.nop 0x0
	return 0;
    3f3c:	9c 60 00 00 	l.addi r3,r0,0
}
    3f40:	a9 63 00 00 	l.ori r11,r3,0x0
    3f44:	a8 22 00 00 	l.ori r1,r2,0x0
    3f48:	84 41 ff fc 	l.lwz r2,-4(r1)
    3f4c:	44 00 48 00 	l.jr r9
    3f50:	15 00 00 00 	l.nop 0x0

00003f54 <SPI_DefaultCallback>:

void SPI_DefaultCallback()
{
    3f54:	d7 e1 17 fc 	l.sw -4(r1),r2
    3f58:	9c 41 00 00 	l.addi r2,r1,0
    3f5c:	9c 21 ff fc 	l.addi r1,r1,-4
	dwFinished = 1;
    3f60:	18 60 00 08 	l.movhi r3,0x8
    3f64:	a8 63 3b 84 	l.ori r3,r3,0x3b84
    3f68:	9c 80 00 01 	l.addi r4,r0,1
    3f6c:	d4 03 20 00 	l.sw 0(r3),r4
}
    3f70:	a8 22 00 00 	l.ori r1,r2,0x0
    3f74:	84 41 ff fc 	l.lwz r2,-4(r1)
    3f78:	44 00 48 00 	l.jr r9
    3f7c:	15 00 00 00 	l.nop 0x0

00003f80 <SPI_Reset>:

static void SPI_Reset()
{
    3f80:	d7 e1 17 fc 	l.sw -4(r1),r2
    3f84:	9c 41 00 00 	l.addi r2,r1,0
    3f88:	9c 21 ff fc 	l.addi r1,r1,-4
	*((volatile uint8_t*)ATLYS_SPI_SPCR_PTR) &= ~SPI_SPCR_SPE;
    3f8c:	18 60 b0 00 	l.movhi r3,0xb000
    3f90:	18 80 b0 00 	l.movhi r4,0xb000
    3f94:	8c 84 00 00 	l.lbz r4,0(r4)
    3f98:	a4 84 00 ff 	l.andi r4,r4,0xff
    3f9c:	9c a0 ff bf 	l.addi r5,r0,-65
    3fa0:	e0 84 28 03 	l.and r4,r4,r5
    3fa4:	a4 84 00 ff 	l.andi r4,r4,0xff
    3fa8:	d8 03 20 00 	l.sb 0(r3),r4
	*((volatile uint8_t*)ATLYS_SPI_SPCR_PTR) |= SPI_SPCR_SPE;
    3fac:	18 60 b0 00 	l.movhi r3,0xb000
    3fb0:	18 80 b0 00 	l.movhi r4,0xb000
    3fb4:	8c 84 00 00 	l.lbz r4,0(r4)
    3fb8:	a4 84 00 ff 	l.andi r4,r4,0xff
    3fbc:	a8 84 00 40 	l.ori r4,r4,0x40
    3fc0:	a4 84 00 ff 	l.andi r4,r4,0xff
    3fc4:	d8 03 20 00 	l.sb 0(r3),r4
}
    3fc8:	a8 22 00 00 	l.ori r1,r2,0x0
    3fcc:	84 41 ff fc 	l.lwz r2,-4(r1)
    3fd0:	44 00 48 00 	l.jr r9
    3fd4:	15 00 00 00 	l.nop 0x0

00003fd8 <SPI_GetMutex>:

int SPI_GetMutex()
{
    3fd8:	d7 e1 17 f8 	l.sw -8(r1),r2
    3fdc:	9c 41 00 00 	l.addi r2,r1,0
    3fe0:	d7 e1 4f fc 	l.sw -4(r1),r9
    3fe4:	9c 21 ff ec 	l.addi r1,r1,-20
	uint32_t dwTimer, dwInterrupt;
	uint32_t dwMutex=0;
    3fe8:	9c 60 00 00 	l.addi r3,r0,0
    3fec:	d7 e2 1f f4 	l.sw -12(r2),r3
	ATLYS_ENTER_CRITICAL(dwInterrupt, dwTimer);
    3ff0:	04 00 04 ba 	l.jal 52d8 <or1k_interrupts_disable>
    3ff4:	15 00 00 00 	l.nop 0x0
    3ff8:	d7 e2 5f f0 	l.sw -16(r2),r11
    3ffc:	04 00 05 69 	l.jal 55a0 <or1k_timer_disable>
    4000:	15 00 00 00 	l.nop 0x0
    4004:	d7 e2 5f ec 	l.sw -20(r2),r11
	if (dwMutex == 0)
    4008:	84 62 ff f4 	l.lwz r3,-12(r2)
    400c:	bc 23 00 00 	l.sfnei r3,0
    4010:	10 00 00 06 	l.bf 4028 <SPI_GetMutex+0x50>
    4014:	15 00 00 00 	l.nop 0x0
	{
		dwMutex = 1;
    4018:	9c 60 00 01 	l.addi r3,r0,1
    401c:	d7 e2 1f f4 	l.sw -12(r2),r3
		dwMutex = 1;
    4020:	9c 60 00 01 	l.addi r3,r0,1
    4024:	d7 e2 1f f4 	l.sw -12(r2),r3
	}
	ATLYS_EXIT_CRITICAL(dwInterrupt, dwTimer);
    4028:	84 62 ff f0 	l.lwz r3,-16(r2)
    402c:	04 00 04 b8 	l.jal 530c <or1k_interrupts_restore>
    4030:	15 00 00 00 	l.nop 0x0
    4034:	84 62 ff ec 	l.lwz r3,-20(r2)
    4038:	04 00 05 67 	l.jal 55d4 <or1k_timer_restore>
    403c:	15 00 00 00 	l.nop 0x0
	return dwMutex;
    4040:	84 62 ff f4 	l.lwz r3,-12(r2)
}
    4044:	a9 63 00 00 	l.ori r11,r3,0x0
    4048:	a8 22 00 00 	l.ori r1,r2,0x0
    404c:	84 41 ff f8 	l.lwz r2,-8(r1)
    4050:	85 21 ff fc 	l.lwz r9,-4(r1)
    4054:	44 00 48 00 	l.jr r9
    4058:	15 00 00 00 	l.nop 0x0

0000405c <SPI_ReleaseMutex>:

void SPI_ReleaseMutex()
{
    405c:	d7 e1 17 f8 	l.sw -8(r1),r2
    4060:	9c 41 00 00 	l.addi r2,r1,0
    4064:	d7 e1 4f fc 	l.sw -4(r1),r9
    4068:	9c 21 ff f8 	l.addi r1,r1,-8
	if (dwMutex)
    406c:	18 60 00 08 	l.movhi r3,0x8
    4070:	a8 63 3b 88 	l.ori r3,r3,0x3b88
    4074:	84 63 00 00 	l.lwz r3,0(r3)
    4078:	bc 03 00 00 	l.sfeqi r3,0
    407c:	10 00 00 08 	l.bf 409c <SPI_ReleaseMutex+0x40>
    4080:	15 00 00 00 	l.nop 0x0
	{
		dwMutex = 0;
    4084:	18 60 00 08 	l.movhi r3,0x8
    4088:	a8 63 3b 88 	l.ori r3,r3,0x3b88
    408c:	9c 80 00 00 	l.addi r4,r0,0
    4090:	d4 03 20 00 	l.sw 0(r3),r4
    4094:	00 00 00 08 	l.j 40b4 <SPI_ReleaseMutex+0x58>
    4098:	15 00 00 00 	l.nop 0x0
	}
	else
	{
		DEBUG_Print(LOG_WARN, LOG_SPI, "SPI_ReleaseMutex but already released!\n");
    409c:	18 60 00 00 	l.movhi r3,0x0
    40a0:	a8 63 b0 1a 	l.ori r3,r3,0xb01a
    40a4:	04 00 02 ca 	l.jal 4bcc <iprintf>
    40a8:	15 00 00 00 	l.nop 0x0
    40ac:	07 ff fb 09 	l.jal 2cd0 <DEBUG_TriggerLED>
    40b0:	15 00 00 00 	l.nop 0x0
	}
}
    40b4:	a8 22 00 00 	l.ori r1,r2,0x0
    40b8:	84 41 ff f8 	l.lwz r2,-8(r1)
    40bc:	85 21 ff fc 	l.lwz r9,-4(r1)
    40c0:	44 00 48 00 	l.jr r9
    40c4:	15 00 00 00 	l.nop 0x0

000040c8 <SPI_Interrupt>:

void SPI_Interrupt(uint32_t dwData)
{
    40c8:	d7 e1 17 f8 	l.sw -8(r1),r2
    40cc:	9c 41 00 00 	l.addi r2,r1,0
    40d0:	d7 e1 4f fc 	l.sw -4(r1),r9
    40d4:	9c 21 ff f4 	l.addi r1,r1,-12
    40d8:	d7 e2 1f f4 	l.sw -12(r2),r3
	if (SPI_pCallback)
    40dc:	18 60 00 08 	l.movhi r3,0x8
    40e0:	a8 63 3a f8 	l.ori r3,r3,0x3af8
    40e4:	84 63 00 00 	l.lwz r3,0(r3)
    40e8:	bc 03 00 00 	l.sfeqi r3,0
    40ec:	10 00 00 07 	l.bf 4108 <SPI_Interrupt+0x40>
    40f0:	15 00 00 00 	l.nop 0x0
		SPI_pCallback();
    40f4:	18 60 00 08 	l.movhi r3,0x8
    40f8:	a8 63 3a f8 	l.ori r3,r3,0x3af8
    40fc:	84 63 00 00 	l.lwz r3,0(r3)
    4100:	48 00 18 00 	l.jalr r3
    4104:	15 00 00 00 	l.nop 0x0
	// clear interrupt
	*ATLYS_SPI_SPSR_PTR = SPI_SPSR_SPIF;
    4108:	18 60 b0 00 	l.movhi r3,0xb000
    410c:	a8 63 00 01 	l.ori r3,r3,0x1
    4110:	9c 80 ff 80 	l.addi r4,r0,-128
    4114:	d8 03 20 00 	l.sb 0(r3),r4
}
    4118:	a8 22 00 00 	l.ori r1,r2,0x0
    411c:	84 41 ff f8 	l.lwz r2,-8(r1)
    4120:	85 21 ff fc 	l.lwz r9,-4(r1)
    4124:	44 00 48 00 	l.jr r9
    4128:	15 00 00 00 	l.nop 0x0

0000412c <TIMER_Init>:
	unsigned int dwRunning;
	void (*handler)();
} SWI_List[MAX_SWI];

void TIMER_Init ()
{
    412c:	d7 e1 17 f8 	l.sw -8(r1),r2
    4130:	9c 41 00 00 	l.addi r2,r1,0
    4134:	d7 e1 4f fc 	l.sw -4(r1),r9
    4138:	9c 21 ff f8 	l.addi r1,r1,-8
	if (or1k_timer_init(1000)) // 1000 Hz
    413c:	9c 60 03 e8 	l.addi r3,r0,1000
    4140:	04 00 04 a7 	l.jal 53dc <or1k_timer_init>
    4144:	15 00 00 00 	l.nop 0x0
    4148:	a8 6b 00 00 	l.ori r3,r11,0x0
    414c:	bc 03 00 00 	l.sfeqi r3,0
    4150:	10 00 00 0a 	l.bf 4178 <TIMER_Init+0x4c>
    4154:	15 00 00 00 	l.nop 0x0
	{
		DEBUG_Print(LOG_ERR, LOG_TIMER, "Timer init failed\n");
    4158:	18 60 00 00 	l.movhi r3,0x0
    415c:	a8 63 b0 54 	l.ori r3,r3,0xb054
    4160:	04 00 02 9b 	l.jal 4bcc <iprintf>
    4164:	15 00 00 00 	l.nop 0x0
    4168:	07 ff fa da 	l.jal 2cd0 <DEBUG_TriggerLED>
    416c:	15 00 00 00 	l.nop 0x0
		return;
    4170:	00 00 00 08 	l.j 4190 <TIMER_Init+0x64>
    4174:	15 00 00 00 	l.nop 0x0
	}
	or1k_timer_set_handler(ISR_Timer);
    4178:	18 60 00 00 	l.movhi r3,0x0
    417c:	a8 63 41 a4 	l.ori r3,r3,0x41a4
    4180:	04 00 04 e0 	l.jal 5500 <or1k_timer_set_handler>
    4184:	15 00 00 00 	l.nop 0x0
	or1k_timer_enable();
    4188:	04 00 04 f2 	l.jal 5550 <or1k_timer_enable>
    418c:	15 00 00 00 	l.nop 0x0
}
    4190:	a8 22 00 00 	l.ori r1,r2,0x0
    4194:	84 41 ff f8 	l.lwz r2,-8(r1)
    4198:	85 21 ff fc 	l.lwz r9,-4(r1)
    419c:	44 00 48 00 	l.jr r9
    41a0:	15 00 00 00 	l.nop 0x0

000041a4 <ISR_Timer>:

void ISR_Timer()
{
    41a4:	d7 e1 17 f8 	l.sw -8(r1),r2
    41a8:	9c 41 00 00 	l.addi r2,r1,0
    41ac:	d7 e1 4f fc 	l.sw -4(r1),r9
    41b0:	9c 21 ff e8 	l.addi r1,r1,-24
	unsigned int i;
	uint32_t ttmr = (or1k_mfspr(SPR_TTMR) & SPR_TTMR_PERIOD);
    41b4:	9c 60 50 00 	l.addi r3,r0,20480
    41b8:	04 00 04 6c 	l.jal 5368 <or1k_mfspr>
    41bc:	15 00 00 00 	l.nop 0x0
    41c0:	a8 6b 00 00 	l.ori r3,r11,0x0
    41c4:	18 80 0f ff 	l.movhi r4,0xfff
    41c8:	a8 84 ff ff 	l.ori r4,r4,0xffff
    41cc:	e0 63 20 03 	l.and r3,r3,r4
    41d0:	d7 e2 1f f0 	l.sw -16(r2),r3
	or1k_mtspr(SPR_TTMR, ttmr | SPR_TTMR_IE | SPR_TTMR_RT);
    41d4:	84 62 ff f0 	l.lwz r3,-16(r2)
    41d8:	18 a0 60 00 	l.movhi r5,0x6000
    41dc:	e0 83 28 04 	l.or r4,r3,r5
    41e0:	9c 60 50 00 	l.addi r3,r0,20480
    41e4:	04 00 04 5b 	l.jal 5350 <or1k_mtspr>
    41e8:	15 00 00 00 	l.nop 0x0

	or1k_timer_ticks++;
    41ec:	18 60 00 08 	l.movhi r3,0x8
    41f0:	a8 63 3b 94 	l.ori r3,r3,0x3b94
    41f4:	84 63 00 00 	l.lwz r3,0(r3)
    41f8:	9c 83 00 01 	l.addi r4,r3,1
    41fc:	18 60 00 08 	l.movhi r3,0x8
    4200:	a8 63 3b 94 	l.ori r3,r3,0x3b94
    4204:	d4 03 20 00 	l.sw 0(r3),r4

	for (i=0; i<MAX_SWI; i++)
    4208:	9c 60 00 00 	l.addi r3,r0,0
    420c:	d7 e2 1f f4 	l.sw -12(r2),r3
    4210:	00 00 00 64 	l.j 43a0 <ISR_Timer+0x1fc>
    4214:	15 00 00 00 	l.nop 0x0
	{
		if (SWI_List[i].handler && SWI_List[i].dwRunning)
    4218:	18 80 00 08 	l.movhi r4,0x8
    421c:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4220:	84 62 ff f4 	l.lwz r3,-12(r2)
    4224:	b8 63 00 04 	l.slli r3,r3,0x4
    4228:	e0 64 18 00 	l.add r3,r4,r3
    422c:	9c 63 00 0c 	l.addi r3,r3,12
    4230:	84 63 00 00 	l.lwz r3,0(r3)
    4234:	bc 03 00 00 	l.sfeqi r3,0
    4238:	10 00 00 57 	l.bf 4394 <ISR_Timer+0x1f0>
    423c:	15 00 00 00 	l.nop 0x0
    4240:	18 80 00 08 	l.movhi r4,0x8
    4244:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4248:	84 62 ff f4 	l.lwz r3,-12(r2)
    424c:	b8 63 00 04 	l.slli r3,r3,0x4
    4250:	e0 64 18 00 	l.add r3,r4,r3
    4254:	9c 63 00 08 	l.addi r3,r3,8
    4258:	84 63 00 00 	l.lwz r3,0(r3)
    425c:	bc 03 00 00 	l.sfeqi r3,0
    4260:	10 00 00 4d 	l.bf 4394 <ISR_Timer+0x1f0>
    4264:	15 00 00 00 	l.nop 0x0
		{
			if (--SWI_List[i].dwCnt == 0)
    4268:	18 80 00 08 	l.movhi r4,0x8
    426c:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4270:	84 62 ff f4 	l.lwz r3,-12(r2)
    4274:	b8 63 00 04 	l.slli r3,r3,0x4
    4278:	e0 64 18 00 	l.add r3,r4,r3
    427c:	9c 63 00 04 	l.addi r3,r3,4
    4280:	84 63 00 00 	l.lwz r3,0(r3)
    4284:	9c 83 ff ff 	l.addi r4,r3,-1
    4288:	18 a0 00 08 	l.movhi r5,0x8
    428c:	a8 a5 3a fc 	l.ori r5,r5,0x3afc
    4290:	84 62 ff f4 	l.lwz r3,-12(r2)
    4294:	b8 63 00 04 	l.slli r3,r3,0x4
    4298:	e0 65 18 00 	l.add r3,r5,r3
    429c:	9c 63 00 04 	l.addi r3,r3,4
    42a0:	d4 03 20 00 	l.sw 0(r3),r4
    42a4:	18 80 00 08 	l.movhi r4,0x8
    42a8:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    42ac:	84 62 ff f4 	l.lwz r3,-12(r2)
    42b0:	b8 63 00 04 	l.slli r3,r3,0x4
    42b4:	e0 64 18 00 	l.add r3,r4,r3
    42b8:	9c 63 00 04 	l.addi r3,r3,4
    42bc:	84 63 00 00 	l.lwz r3,0(r3)
    42c0:	bc 23 00 00 	l.sfnei r3,0
    42c4:	10 00 00 34 	l.bf 4394 <ISR_Timer+0x1f0>
    42c8:	15 00 00 00 	l.nop 0x0
			{
				// call software interrupt and reload counter
				DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Calling SWI %u @ %p\n", i, (void *)SWI_List[i].handler);
    42cc:	18 80 00 08 	l.movhi r4,0x8
    42d0:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    42d4:	84 62 ff f4 	l.lwz r3,-12(r2)
    42d8:	b8 63 00 04 	l.slli r3,r3,0x4
    42dc:	e0 64 18 00 	l.add r3,r4,r3
    42e0:	9c 63 00 0c 	l.addi r3,r3,12
    42e4:	84 63 00 00 	l.lwz r3,0(r3)
    42e8:	84 82 ff f4 	l.lwz r4,-12(r2)
    42ec:	d4 01 20 00 	l.sw 0(r1),r4
    42f0:	d4 01 18 04 	l.sw 4(r1),r3
    42f4:	18 60 00 00 	l.movhi r3,0x0
    42f8:	a8 63 b0 7a 	l.ori r3,r3,0xb07a
    42fc:	04 00 02 34 	l.jal 4bcc <iprintf>
    4300:	15 00 00 00 	l.nop 0x0
				SWI_List[i].handler();
    4304:	18 80 00 08 	l.movhi r4,0x8
    4308:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    430c:	84 62 ff f4 	l.lwz r3,-12(r2)
    4310:	b8 63 00 04 	l.slli r3,r3,0x4
    4314:	e0 64 18 00 	l.add r3,r4,r3
    4318:	9c 63 00 0c 	l.addi r3,r3,12
    431c:	84 63 00 00 	l.lwz r3,0(r3)
    4320:	48 00 18 00 	l.jalr r3
    4324:	15 00 00 00 	l.nop 0x0
				if (SWI_List[i].dwReload)
    4328:	18 80 00 08 	l.movhi r4,0x8
    432c:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4330:	84 62 ff f4 	l.lwz r3,-12(r2)
    4334:	b8 63 00 04 	l.slli r3,r3,0x4
    4338:	e0 64 18 00 	l.add r3,r4,r3
    433c:	84 63 00 00 	l.lwz r3,0(r3)
    4340:	bc 03 00 00 	l.sfeqi r3,0
    4344:	10 00 00 11 	l.bf 4388 <ISR_Timer+0x1e4>
    4348:	15 00 00 00 	l.nop 0x0
					SWI_List[i].dwCnt = SWI_List[i].dwReload;
    434c:	18 80 00 08 	l.movhi r4,0x8
    4350:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4354:	84 62 ff f4 	l.lwz r3,-12(r2)
    4358:	b8 63 00 04 	l.slli r3,r3,0x4
    435c:	e0 64 18 00 	l.add r3,r4,r3
    4360:	84 83 00 00 	l.lwz r4,0(r3)
    4364:	18 a0 00 08 	l.movhi r5,0x8
    4368:	a8 a5 3a fc 	l.ori r5,r5,0x3afc
    436c:	84 62 ff f4 	l.lwz r3,-12(r2)
    4370:	b8 63 00 04 	l.slli r3,r3,0x4
    4374:	e0 65 18 00 	l.add r3,r5,r3
    4378:	9c 63 00 04 	l.addi r3,r3,4
    437c:	d4 03 20 00 	l.sw 0(r3),r4
    4380:	00 00 00 05 	l.j 4394 <ISR_Timer+0x1f0>
    4384:	15 00 00 00 	l.nop 0x0
				else
					TIMER_RemoveHandler(i);
    4388:	84 62 ff f4 	l.lwz r3,-12(r2)
    438c:	04 00 00 b8 	l.jal 466c <TIMER_RemoveHandler>
    4390:	15 00 00 00 	l.nop 0x0
	uint32_t ttmr = (or1k_mfspr(SPR_TTMR) & SPR_TTMR_PERIOD);
	or1k_mtspr(SPR_TTMR, ttmr | SPR_TTMR_IE | SPR_TTMR_RT);

	or1k_timer_ticks++;

	for (i=0; i<MAX_SWI; i++)
    4394:	84 62 ff f4 	l.lwz r3,-12(r2)
    4398:	9c 63 00 01 	l.addi r3,r3,1
    439c:	d7 e2 1f f4 	l.sw -12(r2),r3
    43a0:	84 62 ff f4 	l.lwz r3,-12(r2)
    43a4:	bc a3 00 03 	l.sfleui r3,3
    43a8:	13 ff ff 9c 	l.bf 4218 <ISR_Timer+0x74>
    43ac:	15 00 00 00 	l.nop 0x0
				else
					TIMER_RemoveHandler(i);
			}
		}
	}
}
    43b0:	a8 22 00 00 	l.ori r1,r2,0x0
    43b4:	84 41 ff f8 	l.lwz r2,-8(r1)
    43b8:	85 21 ff fc 	l.lwz r9,-4(r1)
    43bc:	44 00 48 00 	l.jr r9
    43c0:	15 00 00 00 	l.nop 0x0

000043c4 <TIMER_AddHandler>:

int TIMER_AddHandler(void (*handler)(), unsigned int dwCount, unsigned int dwReload, unsigned int dwRunning)
{
    43c4:	d7 e1 17 f8 	l.sw -8(r1),r2
    43c8:	9c 41 00 00 	l.addi r2,r1,0
    43cc:	d7 e1 4f fc 	l.sw -4(r1),r9
    43d0:	9c 21 ff cc 	l.addi r1,r1,-52
    43d4:	d7 e2 1f e8 	l.sw -24(r2),r3
    43d8:	d7 e2 27 e4 	l.sw -28(r2),r4
    43dc:	d7 e2 2f e0 	l.sw -32(r2),r5
    43e0:	d7 e2 37 dc 	l.sw -36(r2),r6
	int i;
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Add Timer@%p(%u/%u %u) ", (void*)handler, dwCount, dwReload, dwRunning);
    43e4:	84 62 ff e8 	l.lwz r3,-24(r2)
    43e8:	d4 01 18 00 	l.sw 0(r1),r3
    43ec:	84 62 ff e4 	l.lwz r3,-28(r2)
    43f0:	d4 01 18 04 	l.sw 4(r1),r3
    43f4:	84 62 ff e0 	l.lwz r3,-32(r2)
    43f8:	d4 01 18 08 	l.sw 8(r1),r3
    43fc:	84 62 ff dc 	l.lwz r3,-36(r2)
    4400:	d4 01 18 0c 	l.sw 12(r1),r3
    4404:	18 60 00 00 	l.movhi r3,0x0
    4408:	a8 63 b0 a4 	l.ori r3,r3,0xb0a4
    440c:	04 00 01 f0 	l.jal 4bcc <iprintf>
    4410:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    4414:	04 00 03 b1 	l.jal 52d8 <or1k_interrupts_disable>
    4418:	15 00 00 00 	l.nop 0x0
    441c:	d7 e2 5f f0 	l.sw -16(r2),r11
    4420:	04 00 04 60 	l.jal 55a0 <or1k_timer_disable>
    4424:	15 00 00 00 	l.nop 0x0
    4428:	d7 e2 5f ec 	l.sw -20(r2),r11
	for (i=0; i<MAX_SWI; i++)
    442c:	9c 60 00 00 	l.addi r3,r0,0
    4430:	d7 e2 1f f4 	l.sw -12(r2),r3
    4434:	00 00 00 77 	l.j 4610 <TIMER_AddHandler+0x24c>
    4438:	15 00 00 00 	l.nop 0x0
	{
		if (!SWI_List[i].handler)
    443c:	18 80 00 08 	l.movhi r4,0x8
    4440:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4444:	84 62 ff f4 	l.lwz r3,-12(r2)
    4448:	b8 63 00 04 	l.slli r3,r3,0x4
    444c:	e0 64 18 00 	l.add r3,r4,r3
    4450:	9c 63 00 0c 	l.addi r3,r3,12
    4454:	84 63 00 00 	l.lwz r3,0(r3)
    4458:	bc 23 00 00 	l.sfnei r3,0
    445c:	10 00 00 6a 	l.bf 4604 <TIMER_AddHandler+0x240>
    4460:	15 00 00 00 	l.nop 0x0
		{
			SWI_List[i].dwReload = dwReload;
    4464:	18 80 00 08 	l.movhi r4,0x8
    4468:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    446c:	84 62 ff f4 	l.lwz r3,-12(r2)
    4470:	b8 63 00 04 	l.slli r3,r3,0x4
    4474:	e0 64 18 00 	l.add r3,r4,r3
    4478:	84 82 ff e0 	l.lwz r4,-32(r2)
    447c:	d4 03 20 00 	l.sw 0(r3),r4
			SWI_List[i].dwCnt = dwCount;
    4480:	18 80 00 08 	l.movhi r4,0x8
    4484:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4488:	84 62 ff f4 	l.lwz r3,-12(r2)
    448c:	b8 63 00 04 	l.slli r3,r3,0x4
    4490:	e0 64 18 00 	l.add r3,r4,r3
    4494:	9c 63 00 04 	l.addi r3,r3,4
    4498:	84 82 ff e4 	l.lwz r4,-28(r2)
    449c:	d4 03 20 00 	l.sw 0(r3),r4
			SWI_List[i].dwRunning = dwRunning;
    44a0:	18 80 00 08 	l.movhi r4,0x8
    44a4:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    44a8:	84 62 ff f4 	l.lwz r3,-12(r2)
    44ac:	b8 63 00 04 	l.slli r3,r3,0x4
    44b0:	e0 64 18 00 	l.add r3,r4,r3
    44b4:	9c 63 00 08 	l.addi r3,r3,8
    44b8:	84 82 ff dc 	l.lwz r4,-36(r2)
    44bc:	d4 03 20 00 	l.sw 0(r3),r4
			SWI_List[i].handler = handler;
    44c0:	18 80 00 08 	l.movhi r4,0x8
    44c4:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    44c8:	84 62 ff f4 	l.lwz r3,-12(r2)
    44cc:	b8 63 00 04 	l.slli r3,r3,0x4
    44d0:	e0 64 18 00 	l.add r3,r4,r3
    44d4:	9c 63 00 0c 	l.addi r3,r3,12
    44d8:	84 82 ff e8 	l.lwz r4,-24(r2)
    44dc:	d4 03 20 00 	l.sw 0(r3),r4

			if (SWI_List[i].dwCnt == 0)
    44e0:	18 80 00 08 	l.movhi r4,0x8
    44e4:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    44e8:	84 62 ff f4 	l.lwz r3,-12(r2)
    44ec:	b8 63 00 04 	l.slli r3,r3,0x4
    44f0:	e0 64 18 00 	l.add r3,r4,r3
    44f4:	9c 63 00 04 	l.addi r3,r3,4
    44f8:	84 63 00 00 	l.lwz r3,0(r3)
    44fc:	bc 23 00 00 	l.sfnei r3,0
    4500:	10 00 00 32 	l.bf 45c8 <TIMER_AddHandler+0x204>
    4504:	15 00 00 00 	l.nop 0x0
			{
				// call software interrupt and reload counter
				DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Calling initial SWI @ %p\n", (void *)SWI_List[i].handler);
    4508:	18 80 00 08 	l.movhi r4,0x8
    450c:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4510:	84 62 ff f4 	l.lwz r3,-12(r2)
    4514:	b8 63 00 04 	l.slli r3,r3,0x4
    4518:	e0 64 18 00 	l.add r3,r4,r3
    451c:	9c 63 00 0c 	l.addi r3,r3,12
    4520:	84 63 00 00 	l.lwz r3,0(r3)
    4524:	d4 01 18 00 	l.sw 0(r1),r3
    4528:	18 60 00 00 	l.movhi r3,0x0
    452c:	a8 63 b0 d1 	l.ori r3,r3,0xb0d1
    4530:	04 00 01 a7 	l.jal 4bcc <iprintf>
    4534:	15 00 00 00 	l.nop 0x0
				SWI_List[i].handler();
    4538:	18 80 00 08 	l.movhi r4,0x8
    453c:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4540:	84 62 ff f4 	l.lwz r3,-12(r2)
    4544:	b8 63 00 04 	l.slli r3,r3,0x4
    4548:	e0 64 18 00 	l.add r3,r4,r3
    454c:	9c 63 00 0c 	l.addi r3,r3,12
    4550:	84 63 00 00 	l.lwz r3,0(r3)
    4554:	48 00 18 00 	l.jalr r3
    4558:	15 00 00 00 	l.nop 0x0
				if (SWI_List[i].dwReload)
    455c:	18 80 00 08 	l.movhi r4,0x8
    4560:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4564:	84 62 ff f4 	l.lwz r3,-12(r2)
    4568:	b8 63 00 04 	l.slli r3,r3,0x4
    456c:	e0 64 18 00 	l.add r3,r4,r3
    4570:	84 63 00 00 	l.lwz r3,0(r3)
    4574:	bc 03 00 00 	l.sfeqi r3,0
    4578:	10 00 00 11 	l.bf 45bc <TIMER_AddHandler+0x1f8>
    457c:	15 00 00 00 	l.nop 0x0
					SWI_List[i].dwCnt = SWI_List[i].dwReload;
    4580:	18 80 00 08 	l.movhi r4,0x8
    4584:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4588:	84 62 ff f4 	l.lwz r3,-12(r2)
    458c:	b8 63 00 04 	l.slli r3,r3,0x4
    4590:	e0 64 18 00 	l.add r3,r4,r3
    4594:	84 83 00 00 	l.lwz r4,0(r3)
    4598:	18 a0 00 08 	l.movhi r5,0x8
    459c:	a8 a5 3a fc 	l.ori r5,r5,0x3afc
    45a0:	84 62 ff f4 	l.lwz r3,-12(r2)
    45a4:	b8 63 00 04 	l.slli r3,r3,0x4
    45a8:	e0 65 18 00 	l.add r3,r5,r3
    45ac:	9c 63 00 04 	l.addi r3,r3,4
    45b0:	d4 03 20 00 	l.sw 0(r3),r4
    45b4:	00 00 00 05 	l.j 45c8 <TIMER_AddHandler+0x204>
    45b8:	15 00 00 00 	l.nop 0x0
				else
					TIMER_RemoveHandler(i);
    45bc:	84 62 ff f4 	l.lwz r3,-12(r2)
    45c0:	04 00 00 2b 	l.jal 466c <TIMER_RemoveHandler>
    45c4:	15 00 00 00 	l.nop 0x0
			}

			ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    45c8:	84 62 ff f0 	l.lwz r3,-16(r2)
    45cc:	04 00 03 50 	l.jal 530c <or1k_interrupts_restore>
    45d0:	15 00 00 00 	l.nop 0x0
    45d4:	84 62 ff ec 	l.lwz r3,-20(r2)
    45d8:	04 00 03 ff 	l.jal 55d4 <or1k_timer_restore>
    45dc:	15 00 00 00 	l.nop 0x0
			DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Used SWI %u\n", i);
    45e0:	84 62 ff f4 	l.lwz r3,-12(r2)
    45e4:	d4 01 18 00 	l.sw 0(r1),r3
    45e8:	18 60 00 00 	l.movhi r3,0x0
    45ec:	a8 63 b1 00 	l.ori r3,r3,0xb100
    45f0:	04 00 01 77 	l.jal 4bcc <iprintf>
    45f4:	15 00 00 00 	l.nop 0x0
			return i;
    45f8:	84 62 ff f4 	l.lwz r3,-12(r2)
    45fc:	00 00 00 16 	l.j 4654 <TIMER_AddHandler+0x290>
    4600:	15 00 00 00 	l.nop 0x0
{
	int i;
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Add Timer@%p(%u/%u %u) ", (void*)handler, dwCount, dwReload, dwRunning);
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
	for (i=0; i<MAX_SWI; i++)
    4604:	84 62 ff f4 	l.lwz r3,-12(r2)
    4608:	9c 63 00 01 	l.addi r3,r3,1
    460c:	d7 e2 1f f4 	l.sw -12(r2),r3
    4610:	84 62 ff f4 	l.lwz r3,-12(r2)
    4614:	bd a3 00 03 	l.sflesi r3,3
    4618:	13 ff ff 89 	l.bf 443c <TIMER_AddHandler+0x78>
    461c:	15 00 00 00 	l.nop 0x0
			ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
			DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Used SWI %u\n", i);
			return i;
		}
	}
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    4620:	84 62 ff f0 	l.lwz r3,-16(r2)
    4624:	04 00 03 3a 	l.jal 530c <or1k_interrupts_restore>
    4628:	15 00 00 00 	l.nop 0x0
    462c:	84 62 ff ec 	l.lwz r3,-20(r2)
    4630:	04 00 03 e9 	l.jal 55d4 <or1k_timer_restore>
    4634:	15 00 00 00 	l.nop 0x0
	DEBUG_Print(LOG_ERR, LOG_TIMER, "No SWI entry available\n");
    4638:	18 60 00 00 	l.movhi r3,0x0
    463c:	a8 63 b1 22 	l.ori r3,r3,0xb122
    4640:	04 00 01 63 	l.jal 4bcc <iprintf>
    4644:	15 00 00 00 	l.nop 0x0
    4648:	07 ff f9 a2 	l.jal 2cd0 <DEBUG_TriggerLED>
    464c:	15 00 00 00 	l.nop 0x0
	return -1;
    4650:	9c 60 ff ff 	l.addi r3,r0,-1
}
    4654:	a9 63 00 00 	l.ori r11,r3,0x0
    4658:	a8 22 00 00 	l.ori r1,r2,0x0
    465c:	84 41 ff f8 	l.lwz r2,-8(r1)
    4660:	85 21 ff fc 	l.lwz r9,-4(r1)
    4664:	44 00 48 00 	l.jr r9
    4668:	15 00 00 00 	l.nop 0x0

0000466c <TIMER_RemoveHandler>:

void TIMER_RemoveHandler(unsigned int dwHandle)
{
    466c:	d7 e1 17 f8 	l.sw -8(r1),r2
    4670:	9c 41 00 00 	l.addi r2,r1,0
    4674:	d7 e1 4f fc 	l.sw -4(r1),r9
    4678:	9c 21 ff e8 	l.addi r1,r1,-24
    467c:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "RemoveHandler %u\n", dwHandle);
    4680:	84 62 ff ec 	l.lwz r3,-20(r2)
    4684:	d4 01 18 00 	l.sw 0(r1),r3
    4688:	18 60 00 00 	l.movhi r3,0x0
    468c:	a8 63 b1 4d 	l.ori r3,r3,0xb14d
    4690:	04 00 01 4f 	l.jal 4bcc <iprintf>
    4694:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    4698:	04 00 03 10 	l.jal 52d8 <or1k_interrupts_disable>
    469c:	15 00 00 00 	l.nop 0x0
    46a0:	d7 e2 5f f4 	l.sw -12(r2),r11
    46a4:	04 00 03 bf 	l.jal 55a0 <or1k_timer_disable>
    46a8:	15 00 00 00 	l.nop 0x0
    46ac:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI)
    46b0:	84 62 ff ec 	l.lwz r3,-20(r2)
    46b4:	bc 43 00 03 	l.sfgtui r3,3
    46b8:	10 00 00 0a 	l.bf 46e0 <TIMER_RemoveHandler+0x74>
    46bc:	15 00 00 00 	l.nop 0x0
		SWI_List[dwHandle].handler = 0;
    46c0:	18 80 00 08 	l.movhi r4,0x8
    46c4:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    46c8:	84 62 ff ec 	l.lwz r3,-20(r2)
    46cc:	b8 63 00 04 	l.slli r3,r3,0x4
    46d0:	e0 64 18 00 	l.add r3,r4,r3
    46d4:	9c 63 00 0c 	l.addi r3,r3,12
    46d8:	9c 80 00 00 	l.addi r4,r0,0
    46dc:	d4 03 20 00 	l.sw 0(r3),r4
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    46e0:	84 62 ff f4 	l.lwz r3,-12(r2)
    46e4:	04 00 03 0a 	l.jal 530c <or1k_interrupts_restore>
    46e8:	15 00 00 00 	l.nop 0x0
    46ec:	84 62 ff f0 	l.lwz r3,-16(r2)
    46f0:	04 00 03 b9 	l.jal 55d4 <or1k_timer_restore>
    46f4:	15 00 00 00 	l.nop 0x0
}
    46f8:	a8 22 00 00 	l.ori r1,r2,0x0
    46fc:	84 41 ff f8 	l.lwz r2,-8(r1)
    4700:	85 21 ff fc 	l.lwz r9,-4(r1)
    4704:	44 00 48 00 	l.jr r9
    4708:	15 00 00 00 	l.nop 0x0

0000470c <TIMER_Stop>:

void TIMER_Stop(unsigned int dwHandle)
{
    470c:	d7 e1 17 f8 	l.sw -8(r1),r2
    4710:	9c 41 00 00 	l.addi r2,r1,0
    4714:	d7 e1 4f fc 	l.sw -4(r1),r9
    4718:	9c 21 ff e8 	l.addi r1,r1,-24
    471c:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Stop %u\n", dwHandle);
    4720:	84 62 ff ec 	l.lwz r3,-20(r2)
    4724:	d4 01 18 00 	l.sw 0(r1),r3
    4728:	18 60 00 00 	l.movhi r3,0x0
    472c:	a8 63 b1 74 	l.ori r3,r3,0xb174
    4730:	04 00 01 27 	l.jal 4bcc <iprintf>
    4734:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    4738:	04 00 02 e8 	l.jal 52d8 <or1k_interrupts_disable>
    473c:	15 00 00 00 	l.nop 0x0
    4740:	d7 e2 5f f4 	l.sw -12(r2),r11
    4744:	04 00 03 97 	l.jal 55a0 <or1k_timer_disable>
    4748:	15 00 00 00 	l.nop 0x0
    474c:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI && SWI_List[dwHandle].handler)
    4750:	84 62 ff ec 	l.lwz r3,-20(r2)
    4754:	bc 43 00 03 	l.sfgtui r3,3
    4758:	10 00 00 14 	l.bf 47a8 <TIMER_Stop+0x9c>
    475c:	15 00 00 00 	l.nop 0x0
    4760:	18 80 00 08 	l.movhi r4,0x8
    4764:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4768:	84 62 ff ec 	l.lwz r3,-20(r2)
    476c:	b8 63 00 04 	l.slli r3,r3,0x4
    4770:	e0 64 18 00 	l.add r3,r4,r3
    4774:	9c 63 00 0c 	l.addi r3,r3,12
    4778:	84 63 00 00 	l.lwz r3,0(r3)
    477c:	bc 03 00 00 	l.sfeqi r3,0
    4780:	10 00 00 0a 	l.bf 47a8 <TIMER_Stop+0x9c>
    4784:	15 00 00 00 	l.nop 0x0
		SWI_List[dwHandle].dwRunning = 0;
    4788:	18 80 00 08 	l.movhi r4,0x8
    478c:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4790:	84 62 ff ec 	l.lwz r3,-20(r2)
    4794:	b8 63 00 04 	l.slli r3,r3,0x4
    4798:	e0 64 18 00 	l.add r3,r4,r3
    479c:	9c 63 00 08 	l.addi r3,r3,8
    47a0:	9c 80 00 00 	l.addi r4,r0,0
    47a4:	d4 03 20 00 	l.sw 0(r3),r4
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    47a8:	84 62 ff f4 	l.lwz r3,-12(r2)
    47ac:	04 00 02 d8 	l.jal 530c <or1k_interrupts_restore>
    47b0:	15 00 00 00 	l.nop 0x0
    47b4:	84 62 ff f0 	l.lwz r3,-16(r2)
    47b8:	04 00 03 87 	l.jal 55d4 <or1k_timer_restore>
    47bc:	15 00 00 00 	l.nop 0x0
}
    47c0:	a8 22 00 00 	l.ori r1,r2,0x0
    47c4:	84 41 ff f8 	l.lwz r2,-8(r1)
    47c8:	85 21 ff fc 	l.lwz r9,-4(r1)
    47cc:	44 00 48 00 	l.jr r9
    47d0:	15 00 00 00 	l.nop 0x0

000047d4 <TIMER_Start>:

void TIMER_Start(unsigned int dwHandle)
{
    47d4:	d7 e1 17 f8 	l.sw -8(r1),r2
    47d8:	9c 41 00 00 	l.addi r2,r1,0
    47dc:	d7 e1 4f fc 	l.sw -4(r1),r9
    47e0:	9c 21 ff e0 	l.addi r1,r1,-32
    47e4:	d7 e2 1f ec 	l.sw -20(r2),r3
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "Start %u (%u/%u)\n", dwHandle, SWI_List[dwHandle].dwCnt, SWI_List[dwHandle].dwReload);
    47e8:	18 80 00 08 	l.movhi r4,0x8
    47ec:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    47f0:	84 62 ff ec 	l.lwz r3,-20(r2)
    47f4:	b8 63 00 04 	l.slli r3,r3,0x4
    47f8:	e0 64 18 00 	l.add r3,r4,r3
    47fc:	9c 63 00 04 	l.addi r3,r3,4
    4800:	84 83 00 00 	l.lwz r4,0(r3)
    4804:	18 a0 00 08 	l.movhi r5,0x8
    4808:	a8 a5 3a fc 	l.ori r5,r5,0x3afc
    480c:	84 62 ff ec 	l.lwz r3,-20(r2)
    4810:	b8 63 00 04 	l.slli r3,r3,0x4
    4814:	e0 65 18 00 	l.add r3,r5,r3
    4818:	84 63 00 00 	l.lwz r3,0(r3)
    481c:	84 a2 ff ec 	l.lwz r5,-20(r2)
    4820:	d4 01 28 00 	l.sw 0(r1),r5
    4824:	d4 01 20 04 	l.sw 4(r1),r4
    4828:	d4 01 18 08 	l.sw 8(r1),r3
    482c:	18 60 00 00 	l.movhi r3,0x0
    4830:	a8 63 b1 92 	l.ori r3,r3,0xb192
    4834:	04 00 00 e6 	l.jal 4bcc <iprintf>
    4838:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    483c:	04 00 02 a7 	l.jal 52d8 <or1k_interrupts_disable>
    4840:	15 00 00 00 	l.nop 0x0
    4844:	d7 e2 5f f4 	l.sw -12(r2),r11
    4848:	04 00 03 56 	l.jal 55a0 <or1k_timer_disable>
    484c:	15 00 00 00 	l.nop 0x0
    4850:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI && SWI_List[dwHandle].handler)
    4854:	84 62 ff ec 	l.lwz r3,-20(r2)
    4858:	bc 43 00 03 	l.sfgtui r3,3
    485c:	10 00 00 21 	l.bf 48e0 <TIMER_Start+0x10c>
    4860:	15 00 00 00 	l.nop 0x0
    4864:	18 80 00 08 	l.movhi r4,0x8
    4868:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    486c:	84 62 ff ec 	l.lwz r3,-20(r2)
    4870:	b8 63 00 04 	l.slli r3,r3,0x4
    4874:	e0 64 18 00 	l.add r3,r4,r3
    4878:	9c 63 00 0c 	l.addi r3,r3,12
    487c:	84 63 00 00 	l.lwz r3,0(r3)
    4880:	bc 03 00 00 	l.sfeqi r3,0
    4884:	10 00 00 17 	l.bf 48e0 <TIMER_Start+0x10c>
    4888:	15 00 00 00 	l.nop 0x0
	{
		SWI_List[dwHandle].dwCnt = SWI_List[dwHandle].dwReload;
    488c:	18 80 00 08 	l.movhi r4,0x8
    4890:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4894:	84 62 ff ec 	l.lwz r3,-20(r2)
    4898:	b8 63 00 04 	l.slli r3,r3,0x4
    489c:	e0 64 18 00 	l.add r3,r4,r3
    48a0:	84 83 00 00 	l.lwz r4,0(r3)
    48a4:	18 a0 00 08 	l.movhi r5,0x8
    48a8:	a8 a5 3a fc 	l.ori r5,r5,0x3afc
    48ac:	84 62 ff ec 	l.lwz r3,-20(r2)
    48b0:	b8 63 00 04 	l.slli r3,r3,0x4
    48b4:	e0 65 18 00 	l.add r3,r5,r3
    48b8:	9c 63 00 04 	l.addi r3,r3,4
    48bc:	d4 03 20 00 	l.sw 0(r3),r4
		SWI_List[dwHandle].dwRunning = 1;
    48c0:	18 80 00 08 	l.movhi r4,0x8
    48c4:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    48c8:	84 62 ff ec 	l.lwz r3,-20(r2)
    48cc:	b8 63 00 04 	l.slli r3,r3,0x4
    48d0:	e0 64 18 00 	l.add r3,r4,r3
    48d4:	9c 63 00 08 	l.addi r3,r3,8
    48d8:	9c 80 00 01 	l.addi r4,r0,1
    48dc:	d4 03 20 00 	l.sw 0(r3),r4
	}
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    48e0:	84 62 ff f4 	l.lwz r3,-12(r2)
    48e4:	04 00 02 8a 	l.jal 530c <or1k_interrupts_restore>
    48e8:	15 00 00 00 	l.nop 0x0
    48ec:	84 62 ff f0 	l.lwz r3,-16(r2)
    48f0:	04 00 03 39 	l.jal 55d4 <or1k_timer_restore>
    48f4:	15 00 00 00 	l.nop 0x0
}
    48f8:	a8 22 00 00 	l.ori r1,r2,0x0
    48fc:	84 41 ff f8 	l.lwz r2,-8(r1)
    4900:	85 21 ff fc 	l.lwz r9,-4(r1)
    4904:	44 00 48 00 	l.jr r9
    4908:	15 00 00 00 	l.nop 0x0

0000490c <TIMER_SetReload>:

void TIMER_SetReload(unsigned int dwHandle, unsigned int dwReload)
{
    490c:	d7 e1 17 f8 	l.sw -8(r1),r2
    4910:	9c 41 00 00 	l.addi r2,r1,0
    4914:	d7 e1 4f fc 	l.sw -4(r1),r9
    4918:	9c 21 ff e0 	l.addi r1,r1,-32
    491c:	d7 e2 1f ec 	l.sw -20(r2),r3
    4920:	d7 e2 27 e8 	l.sw -24(r2),r4
	unsigned int dwInterrupts, dwTimer;
	DEBUG_Print(LOG_DEBUG, LOG_TIMER, "SetReload %u=%u\n", dwHandle, dwReload);
    4924:	84 62 ff ec 	l.lwz r3,-20(r2)
    4928:	d4 01 18 00 	l.sw 0(r1),r3
    492c:	84 62 ff e8 	l.lwz r3,-24(r2)
    4930:	d4 01 18 04 	l.sw 4(r1),r3
    4934:	18 60 00 00 	l.movhi r3,0x0
    4938:	a8 63 b1 b9 	l.ori r3,r3,0xb1b9
    493c:	04 00 00 a4 	l.jal 4bcc <iprintf>
    4940:	15 00 00 00 	l.nop 0x0
	ATLYS_ENTER_CRITICAL(dwInterrupts, dwTimer);
    4944:	04 00 02 65 	l.jal 52d8 <or1k_interrupts_disable>
    4948:	15 00 00 00 	l.nop 0x0
    494c:	d7 e2 5f f4 	l.sw -12(r2),r11
    4950:	04 00 03 14 	l.jal 55a0 <or1k_timer_disable>
    4954:	15 00 00 00 	l.nop 0x0
    4958:	d7 e2 5f f0 	l.sw -16(r2),r11
	if (dwHandle < MAX_SWI && SWI_List[dwHandle].handler)
    495c:	84 62 ff ec 	l.lwz r3,-20(r2)
    4960:	bc 43 00 03 	l.sfgtui r3,3
    4964:	10 00 00 13 	l.bf 49b0 <TIMER_SetReload+0xa4>
    4968:	15 00 00 00 	l.nop 0x0
    496c:	18 80 00 08 	l.movhi r4,0x8
    4970:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    4974:	84 62 ff ec 	l.lwz r3,-20(r2)
    4978:	b8 63 00 04 	l.slli r3,r3,0x4
    497c:	e0 64 18 00 	l.add r3,r4,r3
    4980:	9c 63 00 0c 	l.addi r3,r3,12
    4984:	84 63 00 00 	l.lwz r3,0(r3)
    4988:	bc 03 00 00 	l.sfeqi r3,0
    498c:	10 00 00 09 	l.bf 49b0 <TIMER_SetReload+0xa4>
    4990:	15 00 00 00 	l.nop 0x0
	{
		SWI_List[dwHandle].dwReload = dwReload;
    4994:	18 80 00 08 	l.movhi r4,0x8
    4998:	a8 84 3a fc 	l.ori r4,r4,0x3afc
    499c:	84 62 ff ec 	l.lwz r3,-20(r2)
    49a0:	b8 63 00 04 	l.slli r3,r3,0x4
    49a4:	e0 64 18 00 	l.add r3,r4,r3
    49a8:	84 82 ff e8 	l.lwz r4,-24(r2)
    49ac:	d4 03 20 00 	l.sw 0(r3),r4
	}
	ATLYS_EXIT_CRITICAL(dwInterrupts, dwTimer);
    49b0:	84 62 ff f4 	l.lwz r3,-12(r2)
    49b4:	04 00 02 56 	l.jal 530c <or1k_interrupts_restore>
    49b8:	15 00 00 00 	l.nop 0x0
    49bc:	84 62 ff f0 	l.lwz r3,-16(r2)
    49c0:	04 00 03 05 	l.jal 55d4 <or1k_timer_restore>
    49c4:	15 00 00 00 	l.nop 0x0
}
    49c8:	a8 22 00 00 	l.ori r1,r2,0x0
    49cc:	84 41 ff f8 	l.lwz r2,-8(r1)
    49d0:	85 21 ff fc 	l.lwz r9,-4(r1)
    49d4:	44 00 48 00 	l.jr r9
    49d8:	15 00 00 00 	l.nop 0x0

000049dc <TIMER_GetDelta>:

unsigned int TIMER_GetDelta(unsigned int dwTimestamp)
{
    49dc:	d7 e1 17 fc 	l.sw -4(r1),r2
    49e0:	9c 41 00 00 	l.addi r2,r1,0
    49e4:	9c 21 ff f8 	l.addi r1,r1,-8
    49e8:	d7 e2 1f f8 	l.sw -8(r2),r3
	return TIMER_GetTicks() - dwTimestamp;
    49ec:	18 60 00 08 	l.movhi r3,0x8
    49f0:	a8 63 3b 94 	l.ori r3,r3,0x3b94
    49f4:	84 83 00 00 	l.lwz r4,0(r3)
    49f8:	84 62 ff f8 	l.lwz r3,-8(r2)
    49fc:	e0 64 18 02 	l.sub r3,r4,r3
}
    4a00:	a9 63 00 00 	l.ori r11,r3,0x0
    4a04:	a8 22 00 00 	l.ori r1,r2,0x0
    4a08:	84 41 ff fc 	l.lwz r2,-4(r1)
    4a0c:	44 00 48 00 	l.jr r9
    4a10:	15 00 00 00 	l.nop 0x0

00004a14 <atexit>:
    4a14:	a8 83 00 00 	l.ori r4,r3,0x0
    4a18:	9c 60 00 00 	l.addi r3,r0,0
    4a1c:	d7 e1 4f fc 	l.sw -4(r1),r9
    4a20:	d7 e1 0f f8 	l.sw -8(r1),r1
    4a24:	a8 a3 00 00 	l.ori r5,r3,0x0
    4a28:	9c 21 ff f8 	l.addi r1,r1,-8
    4a2c:	04 00 00 06 	l.jal 4a44 <__register_exitproc>
    4a30:	a8 c3 00 00 	l.ori r6,r3,0x0
    4a34:	9c 21 00 08 	l.addi r1,r1,8
    4a38:	85 21 ff fc 	l.lwz r9,-4(r1)
    4a3c:	44 00 48 00 	l.jr r9
    4a40:	84 21 ff f8 	l.lwz r1,-8(r1)

00004a44 <__register_exitproc>:
    4a44:	d7 e1 17 e8 	l.sw -24(r1),r2
    4a48:	18 40 00 00 	l.movhi r2,0x0
    4a4c:	d7 e1 77 ec 	l.sw -20(r1),r14
    4a50:	a8 42 b1 e0 	l.ori r2,r2,0xb1e0
    4a54:	d7 e1 97 f0 	l.sw -16(r1),r18
    4a58:	85 c2 00 00 	l.lwz r14,0(r2)
    4a5c:	d7 e1 a7 f4 	l.sw -12(r1),r20
    4a60:	85 0e 01 48 	l.lwz r8,328(r14)
    4a64:	d7 e1 b7 f8 	l.sw -8(r1),r22
    4a68:	d7 e1 4f fc 	l.sw -4(r1),r9
    4a6c:	d7 e1 0f e4 	l.sw -28(r1),r1
    4a70:	bc 28 00 00 	l.sfnei r8,0
    4a74:	9c 21 ff e4 	l.addi r1,r1,-28
    4a78:	aa c3 00 00 	l.ori r22,r3,0x0
    4a7c:	a8 44 00 00 	l.ori r2,r4,0x0
    4a80:	aa 85 00 00 	l.ori r20,r5,0x0
    4a84:	0c 00 00 3b 	l.bnf 4b70 <__register_exitproc+0x12c>
    4a88:	aa 46 00 00 	l.ori r18,r6,0x0
    4a8c:	84 e8 00 04 	l.lwz r7,4(r8)
    4a90:	bd 47 00 1f 	l.sfgtsi r7,31
    4a94:	10 00 00 14 	l.bf 4ae4 <__register_exitproc+0xa0>
    4a98:	18 60 00 00 	l.movhi r3,0x0
    4a9c:	bc 36 00 00 	l.sfnei r22,0
    4aa0:	10 00 00 25 	l.bf 4b34 <__register_exitproc+0xf0>
    4aa4:	9c a7 00 01 	l.addi r5,r7,1
    4aa8:	9c e7 00 02 	l.addi r7,r7,2
    4aac:	d4 08 28 04 	l.sw 4(r8),r5
    4ab0:	b8 e7 00 02 	l.slli r7,r7,0x2
    4ab4:	9d 60 00 00 	l.addi r11,r0,0
    4ab8:	e0 e8 38 00 	l.add r7,r8,r7
    4abc:	d4 07 10 00 	l.sw 0(r7),r2
    4ac0:	9c 21 00 1c 	l.addi r1,r1,28
    4ac4:	85 21 ff fc 	l.lwz r9,-4(r1)
    4ac8:	84 21 ff e4 	l.lwz r1,-28(r1)
    4acc:	84 41 ff e8 	l.lwz r2,-24(r1)
    4ad0:	85 c1 ff ec 	l.lwz r14,-20(r1)
    4ad4:	86 41 ff f0 	l.lwz r18,-16(r1)
    4ad8:	86 81 ff f4 	l.lwz r20,-12(r1)
    4adc:	44 00 48 00 	l.jr r9
    4ae0:	86 c1 ff f8 	l.lwz r22,-8(r1)
    4ae4:	a8 63 00 00 	l.ori r3,r3,0x0
    4ae8:	bc 23 00 00 	l.sfnei r3,0
    4aec:	0f ff ff f5 	l.bnf 4ac0 <__register_exitproc+0x7c>
    4af0:	9d 60 ff ff 	l.addi r11,r0,-1
    4af4:	07 ff ed 43 	l.jal 0 <__reset-0x100>
    4af8:	9c 60 01 90 	l.addi r3,r0,400
    4afc:	bc 0b 00 00 	l.sfeqi r11,0
    4b00:	10 00 00 1f 	l.bf 4b7c <__register_exitproc+0x138>
    4b04:	a9 0b 00 00 	l.ori r8,r11,0x0
    4b08:	84 6e 01 48 	l.lwz r3,328(r14)
    4b0c:	9c 80 00 00 	l.addi r4,r0,0
    4b10:	d4 0b 18 00 	l.sw 0(r11),r3
    4b14:	d4 0b 20 04 	l.sw 4(r11),r4
    4b18:	d4 0e 59 48 	l.sw 328(r14),r11
    4b1c:	d4 0b 21 88 	l.sw 392(r11),r4
    4b20:	d4 0b 21 8c 	l.sw 396(r11),r4
    4b24:	bc 36 00 00 	l.sfnei r22,0
    4b28:	9c a0 00 01 	l.addi r5,r0,1
    4b2c:	0f ff ff df 	l.bnf 4aa8 <__register_exitproc+0x64>
    4b30:	a8 e4 00 00 	l.ori r7,r4,0x0
    4b34:	b9 67 00 02 	l.slli r11,r7,0x2
    4b38:	9c 80 00 01 	l.addi r4,r0,1
    4b3c:	bc 36 00 02 	l.sfnei r22,2
    4b40:	e0 68 58 00 	l.add r3,r8,r11
    4b44:	e0 84 38 08 	l.sll r4,r4,r7
    4b48:	d4 03 a0 88 	l.sw 136(r3),r20
    4b4c:	84 c8 01 88 	l.lwz r6,392(r8)
    4b50:	e0 c6 20 04 	l.or r6,r6,r4
    4b54:	d4 08 31 88 	l.sw 392(r8),r6
    4b58:	13 ff ff d4 	l.bf 4aa8 <__register_exitproc+0x64>
    4b5c:	d4 03 91 08 	l.sw 264(r3),r18
    4b60:	84 68 01 8c 	l.lwz r3,396(r8)
    4b64:	e0 83 20 04 	l.or r4,r3,r4
    4b68:	03 ff ff d0 	l.j 4aa8 <__register_exitproc+0x64>
    4b6c:	d4 08 21 8c 	l.sw 396(r8),r4
    4b70:	9d 0e 01 4c 	l.addi r8,r14,332
    4b74:	03 ff ff c6 	l.j 4a8c <__register_exitproc+0x48>
    4b78:	d4 0e 41 48 	l.sw 328(r14),r8
    4b7c:	03 ff ff d1 	l.j 4ac0 <__register_exitproc+0x7c>
    4b80:	9d 60 ff ff 	l.addi r11,r0,-1

00004b84 <exit>:
    4b84:	d7 e1 17 f8 	l.sw -8(r1),r2
    4b88:	d7 e1 4f fc 	l.sw -4(r1),r9
    4b8c:	d7 e1 0f f4 	l.sw -12(r1),r1
    4b90:	9c 80 00 00 	l.addi r4,r0,0
    4b94:	9c 21 ff f4 	l.addi r1,r1,-12
    4b98:	04 00 08 44 	l.jal 6ca8 <__call_exitprocs>
    4b9c:	a8 43 00 00 	l.ori r2,r3,0x0
    4ba0:	18 60 00 00 	l.movhi r3,0x0
    4ba4:	a8 63 b1 e0 	l.ori r3,r3,0xb1e0
    4ba8:	84 63 00 00 	l.lwz r3,0(r3)
    4bac:	84 83 00 3c 	l.lwz r4,60(r3)
    4bb0:	bc 04 00 00 	l.sfeqi r4,0
    4bb4:	10 00 00 04 	l.bf 4bc4 <exit+0x40>
    4bb8:	15 00 00 00 	l.nop 0x0
    4bbc:	48 00 20 00 	l.jalr r4
    4bc0:	15 00 00 00 	l.nop 0x0
    4bc4:	04 00 17 2b 	l.jal a870 <_exit>
    4bc8:	a8 62 00 00 	l.ori r3,r2,0x0

00004bcc <iprintf>:
    4bcc:	d7 e1 4f fc 	l.sw -4(r1),r9
    4bd0:	d7 e1 17 f8 	l.sw -8(r1),r2
    4bd4:	d7 e1 0f f4 	l.sw -12(r1),r1
    4bd8:	9c 21 ff f4 	l.addi r1,r1,-12
    4bdc:	04 00 00 70 	l.jal 4d9c <__getreent>
    4be0:	a8 43 00 00 	l.ori r2,r3,0x0
    4be4:	a8 a2 00 00 	l.ori r5,r2,0x0
    4be8:	9c c1 00 0c 	l.addi r6,r1,12
    4bec:	a8 6b 00 00 	l.ori r3,r11,0x0
    4bf0:	04 00 03 0b 	l.jal 581c <_vfiprintf_r>
    4bf4:	84 8b 00 08 	l.lwz r4,8(r11)
    4bf8:	9c 21 00 0c 	l.addi r1,r1,12
    4bfc:	85 21 ff fc 	l.lwz r9,-4(r1)
    4c00:	84 21 ff f4 	l.lwz r1,-12(r1)
    4c04:	44 00 48 00 	l.jr r9
    4c08:	84 41 ff f8 	l.lwz r2,-8(r1)

00004c0c <_iprintf_r>:
    4c0c:	d7 e1 4f fc 	l.sw -4(r1),r9
    4c10:	d7 e1 0f f8 	l.sw -8(r1),r1
    4c14:	9c 21 ff f8 	l.addi r1,r1,-8
    4c18:	a8 a4 00 00 	l.ori r5,r4,0x0
    4c1c:	9c c1 00 08 	l.addi r6,r1,8
    4c20:	04 00 02 ff 	l.jal 581c <_vfiprintf_r>
    4c24:	84 83 00 08 	l.lwz r4,8(r3)
    4c28:	9c 21 00 08 	l.addi r1,r1,8
    4c2c:	85 21 ff fc 	l.lwz r9,-4(r1)
    4c30:	44 00 48 00 	l.jr r9
    4c34:	84 21 ff f8 	l.lwz r1,-8(r1)

00004c38 <__impure_init>:
    4c38:	d7 e1 17 d8 	l.sw -40(r1),r2
    4c3c:	18 40 00 00 	l.movhi r2,0x0
    4c40:	d7 e1 4f fc 	l.sw -4(r1),r9
    4c44:	a8 42 b3 d0 	l.ori r2,r2,0xb3d0
    4c48:	d7 e1 77 dc 	l.sw -36(r1),r14
    4c4c:	d7 e1 97 e0 	l.sw -32(r1),r18
    4c50:	d7 e1 a7 e4 	l.sw -28(r1),r20
    4c54:	d7 e1 b7 e8 	l.sw -24(r1),r22
    4c58:	d7 e1 c7 ec 	l.sw -20(r1),r24
    4c5c:	d7 e1 d7 f0 	l.sw -16(r1),r26
    4c60:	d7 e1 e7 f4 	l.sw -12(r1),r28
    4c64:	d7 e1 f7 f8 	l.sw -8(r1),r30
    4c68:	84 62 00 00 	l.lwz r3,0(r2)
    4c6c:	d7 e1 0f d4 	l.sw -44(r1),r1
    4c70:	9c 80 00 00 	l.addi r4,r0,0
    4c74:	9c 21 ff d4 	l.addi r1,r1,-44
    4c78:	9c a0 04 24 	l.addi r5,r0,1060
    4c7c:	04 00 12 8c 	l.jal 96ac <memset>
    4c80:	1b 80 00 00 	l.movhi r28,0x0
    4c84:	84 c2 00 00 	l.lwz r6,0(r2)
    4c88:	1b c0 00 00 	l.movhi r30,0x0
    4c8c:	9c 66 03 bc 	l.addi r3,r6,956
    4c90:	9c a6 02 ec 	l.addi r5,r6,748
    4c94:	9c 86 03 54 	l.addi r4,r6,852
    4c98:	ab 9c b1 e4 	l.ori r28,r28,0xb1e4
    4c9c:	9f 40 33 0e 	l.addi r26,r0,13070
    4ca0:	9f 00 ab cd 	l.addi r24,r0,-21555
    4ca4:	9e c0 12 34 	l.addi r22,r0,4660
    4ca8:	9e 80 e6 6d 	l.addi r20,r0,-6547
    4cac:	9e 40 de ec 	l.addi r18,r0,-8468
    4cb0:	9d c0 00 05 	l.addi r14,r0,5
    4cb4:	ab de b7 f8 	l.ori r30,r30,0xb7f8
    4cb8:	d4 06 18 0c 	l.sw 12(r6),r3
    4cbc:	9c 60 00 0b 	l.addi r3,r0,11
    4cc0:	d4 06 28 04 	l.sw 4(r6),r5
    4cc4:	d4 06 20 08 	l.sw 8(r6),r4
    4cc8:	d4 06 e0 34 	l.sw 52(r6),r28
    4ccc:	dc 06 d0 ac 	l.sh 172(r6),r26
    4cd0:	dc 06 c0 ae 	l.sh 174(r6),r24
    4cd4:	dc 06 b0 b0 	l.sh 176(r6),r22
    4cd8:	dc 06 a0 b2 	l.sh 178(r6),r20
    4cdc:	dc 06 90 b4 	l.sh 180(r6),r18
    4ce0:	dc 06 70 b6 	l.sh 182(r6),r14
    4ce4:	dc 06 18 b8 	l.sh 184(r6),r3
    4ce8:	9c e0 00 00 	l.addi r7,r0,0
    4cec:	84 7e 00 00 	l.lwz r3,0(r30)
    4cf0:	9d 00 00 01 	l.addi r8,r0,1
    4cf4:	9c 80 00 00 	l.addi r4,r0,0
    4cf8:	d4 06 38 a4 	l.sw 164(r6),r7
    4cfc:	d4 06 40 a8 	l.sw 168(r6),r8
    4d00:	04 00 12 6b 	l.jal 96ac <memset>
    4d04:	9c a0 04 24 	l.addi r5,r0,1060
    4d08:	84 7e 00 00 	l.lwz r3,0(r30)
    4d0c:	84 82 00 00 	l.lwz r4,0(r2)
    4d10:	18 40 00 08 	l.movhi r2,0x8
    4d14:	9c a3 03 bc 	l.addi r5,r3,956
    4d18:	a8 42 3b 8c 	l.ori r2,r2,0x3b8c
    4d1c:	d4 03 28 0c 	l.sw 12(r3),r5
    4d20:	d4 02 20 00 	l.sw 0(r2),r4
    4d24:	9c e3 02 ec 	l.addi r7,r3,748
    4d28:	9c c3 03 54 	l.addi r6,r3,852
    4d2c:	9d 00 00 0b 	l.addi r8,r0,11
    4d30:	9c 80 00 00 	l.addi r4,r0,0
    4d34:	9c a0 00 01 	l.addi r5,r0,1
    4d38:	dc 03 d0 ac 	l.sh 172(r3),r26
    4d3c:	dc 03 c0 ae 	l.sh 174(r3),r24
    4d40:	dc 03 b0 b0 	l.sh 176(r3),r22
    4d44:	dc 03 a0 b2 	l.sh 178(r3),r20
    4d48:	dc 03 90 b4 	l.sh 180(r3),r18
    4d4c:	dc 03 70 b6 	l.sh 182(r3),r14
    4d50:	dc 03 40 b8 	l.sh 184(r3),r8
    4d54:	d4 03 20 a4 	l.sw 164(r3),r4
    4d58:	d4 03 28 a8 	l.sw 168(r3),r5
    4d5c:	d4 03 e0 34 	l.sw 52(r3),r28
    4d60:	d4 03 38 04 	l.sw 4(r3),r7
    4d64:	d4 03 30 08 	l.sw 8(r3),r6
    4d68:	9c 21 00 2c 	l.addi r1,r1,44
    4d6c:	85 21 ff fc 	l.lwz r9,-4(r1)
    4d70:	84 21 ff d4 	l.lwz r1,-44(r1)
    4d74:	84 41 ff d8 	l.lwz r2,-40(r1)
    4d78:	85 c1 ff dc 	l.lwz r14,-36(r1)
    4d7c:	86 41 ff e0 	l.lwz r18,-32(r1)
    4d80:	86 81 ff e4 	l.lwz r20,-28(r1)
    4d84:	86 c1 ff e8 	l.lwz r22,-24(r1)
    4d88:	87 01 ff ec 	l.lwz r24,-20(r1)
    4d8c:	87 41 ff f0 	l.lwz r26,-16(r1)
    4d90:	87 81 ff f4 	l.lwz r28,-12(r1)
    4d94:	44 00 48 00 	l.jr r9
    4d98:	87 c1 ff f8 	l.lwz r30,-8(r1)

00004d9c <__getreent>:
    4d9c:	18 60 00 08 	l.movhi r3,0x8
    4da0:	d7 e1 0f fc 	l.sw -4(r1),r1
    4da4:	a8 63 3b 8c 	l.ori r3,r3,0x3b8c
    4da8:	9c 21 ff fc 	l.addi r1,r1,-4
    4dac:	85 63 00 00 	l.lwz r11,0(r3)
    4db0:	9c 21 00 04 	l.addi r1,r1,4
    4db4:	44 00 48 00 	l.jr r9
    4db8:	84 21 ff fc 	l.lwz r1,-4(r1)

00004dbc <or1k_dmmu_enable>:
    4dbc:	b4 60 00 11 	l.mfspr r3,r0,0x11
    4dc0:	a8 63 00 20 	l.ori r3,r3,0x20
    4dc4:	c0 00 18 40 	l.mtspr r0,r3,0x40
    4dc8:	c0 00 48 20 	l.mtspr r0,r9,0x20
    4dcc:	24 00 00 00 	l.rfe

00004dd0 <or1k_dmmu_disable>:
    4dd0:	a8 60 00 20 	l.ori r3,r0,0x20
    4dd4:	ac 83 ff ff 	l.xori r4,r3,-1
    4dd8:	b4 60 00 11 	l.mfspr r3,r0,0x11
    4ddc:	e0 64 18 03 	l.and r3,r4,r3
    4de0:	c0 00 18 40 	l.mtspr r0,r3,0x40
    4de4:	c0 00 48 20 	l.mtspr r0,r9,0x20
    4de8:	24 00 00 00 	l.rfe

00004dec <or1k_immu_enable>:
    4dec:	b4 60 00 11 	l.mfspr r3,r0,0x11
    4df0:	a8 63 00 40 	l.ori r3,r3,0x40
    4df4:	c0 00 18 40 	l.mtspr r0,r3,0x40
    4df8:	c0 00 48 20 	l.mtspr r0,r9,0x20
    4dfc:	24 00 00 00 	l.rfe

00004e00 <or1k_immu_disable>:
    4e00:	a8 60 00 40 	l.ori r3,r0,0x40
    4e04:	ac 83 ff ff 	l.xori r4,r3,-1
    4e08:	b4 60 00 11 	l.mfspr r3,r0,0x11
    4e0c:	e0 64 18 03 	l.and r3,r4,r3
    4e10:	c0 00 18 40 	l.mtspr r0,r3,0x40
    4e14:	c0 00 48 20 	l.mtspr r0,r9,0x20
    4e18:	24 00 00 00 	l.rfe

00004e1c <or1k_cache_init>:
    4e1c:	b4 60 00 01 	l.mfspr r3,r0,0x1
    4e20:	a4 83 00 04 	l.andi r4,r3,0x4
    4e24:	e4 04 00 00 	l.sfeq r4,r0
    4e28:	10 00 00 21 	l.bf 4eac <or1k_cache_init+0x90>
    4e2c:	15 00 00 00 	l.nop 0x0
    4e30:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    4e34:	9c a0 ff ff 	l.addi r5,r0,-1
    4e38:	ac a5 00 10 	l.xori r5,r5,16
    4e3c:	e0 a6 28 03 	l.and r5,r6,r5
    4e40:	c0 00 28 11 	l.mtspr r0,r5,0x11
    4e44:	b4 60 00 06 	l.mfspr r3,r0,0x6
    4e48:	a4 83 00 80 	l.andi r4,r3,0x80
    4e4c:	b8 e4 00 47 	l.srli r7,r4,0x7
    4e50:	a9 00 00 10 	l.ori r8,r0,0x10
    4e54:	e1 c8 38 08 	l.sll r14,r8,r7
    4e58:	a4 83 00 78 	l.andi r4,r3,0x78
    4e5c:	b8 e4 00 43 	l.srli r7,r4,0x3
    4e60:	a9 00 00 01 	l.ori r8,r0,0x1
    4e64:	e1 a8 38 08 	l.sll r13,r8,r7
    4e68:	9c c0 00 00 	l.addi r6,r0,0
    4e6c:	e0 ae 38 08 	l.sll r5,r14,r7
    4e70:	c0 80 30 02 	l.mtspr r0,r6,0x2002
    4e74:	e4 26 28 00 	l.sfne r6,r5
    4e78:	13 ff ff fe 	l.bf 4e70 <or1k_cache_init+0x54>
    4e7c:	e0 c6 70 00 	l.add r6,r6,r14
    4e80:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    4e84:	a8 c6 00 10 	l.ori r6,r6,0x10
    4e88:	c0 00 30 11 	l.mtspr r0,r6,0x11
    4e8c:	15 00 00 00 	l.nop 0x0
    4e90:	15 00 00 00 	l.nop 0x0
    4e94:	15 00 00 00 	l.nop 0x0
    4e98:	15 00 00 00 	l.nop 0x0
    4e9c:	15 00 00 00 	l.nop 0x0
    4ea0:	15 00 00 00 	l.nop 0x0
    4ea4:	15 00 00 00 	l.nop 0x0
    4ea8:	15 00 00 00 	l.nop 0x0
    4eac:	b4 60 00 01 	l.mfspr r3,r0,0x1
    4eb0:	a4 83 00 02 	l.andi r4,r3,0x2
    4eb4:	e4 04 00 00 	l.sfeq r4,r0
    4eb8:	10 00 00 19 	l.bf 4f1c <or1k_cache_init+0x100>
    4ebc:	15 00 00 00 	l.nop 0x0
    4ec0:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    4ec4:	9c a0 ff ff 	l.addi r5,r0,-1
    4ec8:	ac a5 00 08 	l.xori r5,r5,8
    4ecc:	e0 a6 28 03 	l.and r5,r6,r5
    4ed0:	c0 00 28 11 	l.mtspr r0,r5,0x11
    4ed4:	b4 60 00 05 	l.mfspr r3,r0,0x5
    4ed8:	a4 83 00 80 	l.andi r4,r3,0x80
    4edc:	b8 e4 00 47 	l.srli r7,r4,0x7
    4ee0:	a9 00 00 10 	l.ori r8,r0,0x10
    4ee4:	e1 c8 38 08 	l.sll r14,r8,r7
    4ee8:	a4 83 00 78 	l.andi r4,r3,0x78
    4eec:	b8 e4 00 43 	l.srli r7,r4,0x3
    4ef0:	a9 00 00 01 	l.ori r8,r0,0x1
    4ef4:	e1 a8 38 08 	l.sll r13,r8,r7
    4ef8:	9c c0 00 00 	l.addi r6,r0,0
    4efc:	e0 ae 38 08 	l.sll r5,r14,r7
    4f00:	c0 60 30 03 	l.mtspr r0,r6,0x1803
    4f04:	e4 26 28 00 	l.sfne r6,r5
    4f08:	13 ff ff fe 	l.bf 4f00 <or1k_cache_init+0xe4>
    4f0c:	e0 c6 70 00 	l.add r6,r6,r14
    4f10:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    4f14:	a8 c6 00 08 	l.ori r6,r6,0x8
    4f18:	c0 00 30 11 	l.mtspr r0,r6,0x11
    4f1c:	44 00 48 00 	l.jr r9
    4f20:	15 00 00 00 	l.nop 0x0

00004f24 <or1k_icache_enable>:
    4f24:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    4f28:	a9 ad 00 10 	l.ori r13,r13,0x10
    4f2c:	c0 00 68 11 	l.mtspr r0,r13,0x11
    4f30:	15 00 00 00 	l.nop 0x0
    4f34:	15 00 00 00 	l.nop 0x0
    4f38:	15 00 00 00 	l.nop 0x0
    4f3c:	15 00 00 00 	l.nop 0x0
    4f40:	15 00 00 00 	l.nop 0x0
    4f44:	44 00 48 00 	l.jr r9
    4f48:	15 00 00 00 	l.nop 0x0

00004f4c <or1k_icache_disable>:
    4f4c:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    4f50:	9d 80 ff ff 	l.addi r12,r0,-1
    4f54:	ad 8c 00 10 	l.xori r12,r12,16
    4f58:	e1 8d 60 03 	l.and r12,r13,r12
    4f5c:	c0 00 60 11 	l.mtspr r0,r12,0x11
    4f60:	44 00 48 00 	l.jr r9
    4f64:	15 00 00 00 	l.nop 0x0

00004f68 <or1k_icache_flush>:
    4f68:	44 00 48 00 	l.jr r9
    4f6c:	c0 80 18 02 	l.mtspr r0,r3,0x2002

00004f70 <or1k_dcache_enable>:
    4f70:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    4f74:	a9 ad 00 08 	l.ori r13,r13,0x8
    4f78:	c0 00 68 11 	l.mtspr r0,r13,0x11
    4f7c:	15 00 00 00 	l.nop 0x0
    4f80:	15 00 00 00 	l.nop 0x0
    4f84:	15 00 00 00 	l.nop 0x0
    4f88:	15 00 00 00 	l.nop 0x0
    4f8c:	15 00 00 00 	l.nop 0x0
    4f90:	44 00 48 00 	l.jr r9
    4f94:	15 00 00 00 	l.nop 0x0

00004f98 <or1k_dcache_disable>:
    4f98:	b5 a0 00 11 	l.mfspr r13,r0,0x11
    4f9c:	9d 80 ff ff 	l.addi r12,r0,-1
    4fa0:	ad 8c 00 08 	l.xori r12,r12,8
    4fa4:	e1 8d 60 03 	l.and r12,r13,r12
    4fa8:	c0 00 60 11 	l.mtspr r0,r12,0x11
    4fac:	44 00 48 00 	l.jr r9
    4fb0:	15 00 00 00 	l.nop 0x0

00004fb4 <or1k_dcache_flush>:
    4fb4:	44 00 48 00 	l.jr r9
    4fb8:	c0 60 18 03 	l.mtspr r0,r3,0x1803

00004fbc <or1k_interrupt_handler>:
    4fbc:	9c 21 ff f4 	l.addi r1,r1,-12
    4fc0:	d4 01 48 00 	l.sw 0(r1),r9
    4fc4:	b4 60 48 02 	l.mfspr r3,r0,0x4802
    4fc8:	18 e0 00 00 	l.movhi r7,0x0
    4fcc:	a8 e7 bc 20 	l.ori r7,r7,0xbc20
    4fd0:	19 00 ff ff 	l.movhi r8,0xffff
    4fd4:	a9 08 ff ff 	l.ori r8,r8,0xffff
    4fd8:	19 80 00 00 	l.movhi r12,0x0
    4fdc:	a9 8c bc a0 	l.ori r12,r12,0xbca0
    4fe0:	e0 83 00 0f 	l.ff1 r4,r3
    4fe4:	e4 24 00 00 	l.sfne r4,r0
    4fe8:	0c 00 00 14 	l.bnf 5038 <or1k_interrupt_handler+0x7c>
    4fec:	15 00 00 00 	l.nop 0x0
    4ff0:	9c a4 ff ff 	l.addi r5,r4,-1
    4ff4:	b8 c5 00 02 	l.slli r6,r5,0x2
    4ff8:	e1 c6 38 00 	l.add r14,r6,r7
    4ffc:	e1 a6 60 00 	l.add r13,r6,r12
    5000:	85 ce 00 00 	l.lwz r14,0(r14)
    5004:	e4 2e 40 00 	l.sfne r14,r8
    5008:	0c 00 00 08 	l.bnf 5028 <or1k_interrupt_handler+0x6c>
    500c:	15 00 00 00 	l.nop 0x0
    5010:	d4 01 18 04 	l.sw 4(r1),r3
    5014:	84 6d 00 00 	l.lwz r3,0(r13)
    5018:	48 00 70 00 	l.jalr r14
    501c:	d4 01 28 08 	l.sw 8(r1),r5
    5020:	84 61 00 04 	l.lwz r3,4(r1)
    5024:	84 a1 00 08 	l.lwz r5,8(r1)
    5028:	a8 c0 00 01 	l.ori r6,r0,0x1
    502c:	e0 c6 28 08 	l.sll r6,r6,r5
    5030:	03 ff ff ec 	l.j 4fe0 <or1k_interrupt_handler+0x24>
    5034:	e0 63 30 05 	l.xor r3,r3,r6
    5038:	85 21 00 00 	l.lwz r9,0(r1)
    503c:	c1 20 18 02 	l.mtspr r0,r3,0x4802
    5040:	44 00 48 00 	l.jr r9
    5044:	9c 21 00 0c 	l.addi r1,r1,12

00005048 <or1k_interrupt_handler_add>:
    5048:	9c 21 ff fc 	l.addi r1,r1,-4
    504c:	d4 01 30 00 	l.sw 0(r1),r6
    5050:	b8 63 00 02 	l.slli r3,r3,0x2
    5054:	18 c0 00 00 	l.movhi r6,0x0
    5058:	a8 c6 bc 20 	l.ori r6,r6,0xbc20
    505c:	e0 c6 18 00 	l.add r6,r6,r3
    5060:	d4 06 20 00 	l.sw 0(r6),r4
    5064:	18 c0 00 00 	l.movhi r6,0x0
    5068:	a8 c6 bc a0 	l.ori r6,r6,0xbca0
    506c:	e0 c6 18 00 	l.add r6,r6,r3
    5070:	d4 06 28 00 	l.sw 0(r6),r5
    5074:	84 c1 00 00 	l.lwz r6,0(r1)
    5078:	44 00 48 00 	l.jr r9
    507c:	9c 21 00 04 	l.addi r1,r1,4

00005080 <or1k_interrupt_enable>:
    5080:	9c 21 ff fc 	l.addi r1,r1,-4
    5084:	d4 01 20 00 	l.sw 0(r1),r4
    5088:	a8 80 00 01 	l.ori r4,r0,0x1
    508c:	e0 84 18 08 	l.sll r4,r4,r3
    5090:	b4 60 48 00 	l.mfspr r3,r0,0x4800
    5094:	e0 63 20 04 	l.or r3,r3,r4
    5098:	c1 20 18 00 	l.mtspr r0,r3,0x4800
    509c:	84 81 00 00 	l.lwz r4,0(r1)
    50a0:	44 00 48 00 	l.jr r9
    50a4:	9c 21 00 04 	l.addi r1,r1,4

000050a8 <or1k_interrupt_disable>:
    50a8:	9c 21 ff fc 	l.addi r1,r1,-4
    50ac:	d4 01 20 00 	l.sw 0(r1),r4
    50b0:	a8 80 00 01 	l.ori r4,r0,0x1
    50b4:	e0 84 18 08 	l.sll r4,r4,r3
    50b8:	ac 84 ff ff 	l.xori r4,r4,-1
    50bc:	b4 60 48 00 	l.mfspr r3,r0,0x4800
    50c0:	e0 63 20 03 	l.and r3,r3,r4
    50c4:	c1 20 18 00 	l.mtspr r0,r3,0x4800
    50c8:	84 81 00 00 	l.lwz r4,0(r1)
    50cc:	44 00 48 00 	l.jr r9
    50d0:	9c 21 00 04 	l.addi r1,r1,4

000050d4 <or1k_exception_handler>:
    50d4:	d4 01 10 00 	l.sw 0(r1),r2
    50d8:	d4 01 28 0c 	l.sw 12(r1),r5
    50dc:	d4 01 30 10 	l.sw 16(r1),r6
    50e0:	d4 01 38 14 	l.sw 20(r1),r7
    50e4:	d4 01 40 18 	l.sw 24(r1),r8
    50e8:	d4 01 48 1c 	l.sw 28(r1),r9
    50ec:	d4 01 50 20 	l.sw 32(r1),r10
    50f0:	d4 01 58 24 	l.sw 36(r1),r11
    50f4:	d4 01 60 28 	l.sw 40(r1),r12
    50f8:	d4 01 68 2c 	l.sw 44(r1),r13
    50fc:	d4 01 70 30 	l.sw 48(r1),r14
    5100:	d4 01 78 34 	l.sw 52(r1),r15
    5104:	d4 01 80 38 	l.sw 56(r1),r16
    5108:	d4 01 88 3c 	l.sw 60(r1),r17
    510c:	d4 01 90 40 	l.sw 64(r1),r18
    5110:	d4 01 98 44 	l.sw 68(r1),r19
    5114:	d4 01 a0 48 	l.sw 72(r1),r20
    5118:	d4 01 a8 4c 	l.sw 76(r1),r21
    511c:	d4 01 b0 50 	l.sw 80(r1),r22
    5120:	d4 01 b8 54 	l.sw 84(r1),r23
    5124:	d4 01 c0 58 	l.sw 88(r1),r24
    5128:	d4 01 c8 5c 	l.sw 92(r1),r25
    512c:	d4 01 d0 60 	l.sw 96(r1),r26
    5130:	d4 01 d8 64 	l.sw 100(r1),r27
    5134:	d4 01 e0 68 	l.sw 104(r1),r28
    5138:	d4 01 e8 6c 	l.sw 108(r1),r29
    513c:	d4 01 f0 70 	l.sw 112(r1),r30
    5140:	d4 01 f8 74 	l.sw 116(r1),r31
    5144:	1a 80 00 00 	l.movhi r20,0x0
    5148:	aa 94 b7 f8 	l.ori r20,r20,0xb7f8
    514c:	86 94 00 00 	l.lwz r20,0(r20)
    5150:	1a a0 00 08 	l.movhi r21,0x8
    5154:	aa b5 3b 8c 	l.ori r21,r21,0x3b8c
    5158:	d4 15 a0 00 	l.sw 0(r21),r20
    515c:	a5 a3 ff 00 	l.andi r13,r3,0xff00
    5160:	b9 ad 00 46 	l.srli r13,r13,0x6
    5164:	9d ad ff f8 	l.addi r13,r13,-8
    5168:	19 c0 00 00 	l.movhi r14,0x0
    516c:	a9 ce bd 20 	l.ori r14,r14,0xbd20
    5170:	e1 ce 68 00 	l.add r14,r14,r13
    5174:	85 ae 00 00 	l.lwz r13,0(r14)
    5178:	19 e0 ff ff 	l.movhi r15,0xffff
    517c:	a9 ef ff ff 	l.ori r15,r15,0xffff
    5180:	e4 2d 78 00 	l.sfne r13,r15
    5184:	0c 00 00 2b 	l.bnf 5230 <exception_exit>
    5188:	15 00 00 00 	l.nop 0x0
    518c:	48 00 68 00 	l.jalr r13
    5190:	e0 64 20 04 	l.or r3,r4,r4
    5194:	1a 80 00 00 	l.movhi r20,0x0
    5198:	aa 94 b3 d0 	l.ori r20,r20,0xb3d0
    519c:	86 94 00 00 	l.lwz r20,0(r20)
    51a0:	1a a0 00 08 	l.movhi r21,0x8
    51a4:	aa b5 3b 8c 	l.ori r21,r21,0x3b8c
    51a8:	d4 15 a0 00 	l.sw 0(r21),r20
    51ac:	84 41 00 00 	l.lwz r2,0(r1)
    51b0:	84 61 00 04 	l.lwz r3,4(r1)
    51b4:	84 81 00 08 	l.lwz r4,8(r1)
    51b8:	84 a1 00 0c 	l.lwz r5,12(r1)
    51bc:	84 c1 00 10 	l.lwz r6,16(r1)
    51c0:	84 e1 00 14 	l.lwz r7,20(r1)
    51c4:	85 01 00 18 	l.lwz r8,24(r1)
    51c8:	85 21 00 1c 	l.lwz r9,28(r1)
    51cc:	85 41 00 20 	l.lwz r10,32(r1)
    51d0:	85 61 00 24 	l.lwz r11,36(r1)
    51d4:	85 81 00 28 	l.lwz r12,40(r1)
    51d8:	85 a1 00 2c 	l.lwz r13,44(r1)
    51dc:	85 c1 00 30 	l.lwz r14,48(r1)
    51e0:	85 e1 00 34 	l.lwz r15,52(r1)
    51e4:	86 01 00 38 	l.lwz r16,56(r1)
    51e8:	86 21 00 3c 	l.lwz r17,60(r1)
    51ec:	86 41 00 40 	l.lwz r18,64(r1)
    51f0:	86 61 00 44 	l.lwz r19,68(r1)
    51f4:	86 81 00 48 	l.lwz r20,72(r1)
    51f8:	86 a1 00 4c 	l.lwz r21,76(r1)
    51fc:	86 c1 00 50 	l.lwz r22,80(r1)
    5200:	86 e1 00 54 	l.lwz r23,84(r1)
    5204:	87 01 00 58 	l.lwz r24,88(r1)
    5208:	87 21 00 5c 	l.lwz r25,92(r1)
    520c:	87 41 00 60 	l.lwz r26,96(r1)
    5210:	87 61 00 64 	l.lwz r27,100(r1)
    5214:	87 81 00 68 	l.lwz r28,104(r1)
    5218:	87 a1 00 6c 	l.lwz r29,108(r1)
    521c:	87 c1 00 70 	l.lwz r30,112(r1)
    5220:	87 e1 00 74 	l.lwz r31,116(r1)
    5224:	84 21 00 78 	l.lwz r1,120(r1)
    5228:	24 00 00 00 	l.rfe
    522c:	15 00 00 00 	l.nop 0x0

00005230 <exception_exit>:
    5230:	07 ff fe 55 	l.jal 4b84 <exit>
    5234:	e0 64 20 04 	l.or r3,r4,r4

00005238 <or1k_exception_handler_add>:
    5238:	9c 21 ff fc 	l.addi r1,r1,-4
    523c:	d4 01 28 00 	l.sw 0(r1),r5
    5240:	b8 63 00 02 	l.slli r3,r3,0x2
    5244:	9c 63 ff f8 	l.addi r3,r3,-8
    5248:	18 a0 00 00 	l.movhi r5,0x0
    524c:	a8 a5 bd 20 	l.ori r5,r5,0xbd20
    5250:	e0 a5 18 00 	l.add r5,r5,r3
    5254:	d4 05 20 00 	l.sw 0(r5),r4
    5258:	84 a1 00 00 	l.lwz r5,0(r1)
    525c:	44 00 48 00 	l.jr r9
    5260:	9c 21 00 04 	l.addi r1,r1,4

00005264 <or1k_timer_interrupt_handler>:
    5264:	18 a0 00 08 	l.movhi r5,0x8
    5268:	d7 e1 0f f8 	l.sw -8(r1),r1
    526c:	a8 a5 3b 94 	l.ori r5,r5,0x3b94
    5270:	d7 e1 17 fc 	l.sw -4(r1),r2
    5274:	84 65 00 00 	l.lwz r3,0(r5)
    5278:	9c 21 ff f8 	l.addi r1,r1,-8
    527c:	9c 63 00 01 	l.addi r3,r3,1
    5280:	9c 80 50 00 	l.addi r4,r0,20480
    5284:	d4 05 18 00 	l.sw 0(r5),r3
    5288:	b4 64 00 00 	l.mfspr r3,r4,0x0
    528c:	18 40 0f ff 	l.movhi r2,0xfff
    5290:	a8 42 ff ff 	l.ori r2,r2,0xffff
    5294:	e0 63 10 03 	l.and r3,r3,r2
    5298:	18 40 60 00 	l.movhi r2,0x6000
    529c:	e0 63 10 04 	l.or r3,r3,r2
    52a0:	c0 04 18 00 	l.mtspr r4,r3,0x0
    52a4:	9c 21 00 08 	l.addi r1,r1,8
    52a8:	84 21 ff f8 	l.lwz r1,-8(r1)
    52ac:	44 00 48 00 	l.jr r9
    52b0:	84 41 ff fc 	l.lwz r2,-4(r1)

000052b4 <or1k_interrupts_enable>:
    52b4:	d7 e1 0f fc 	l.sw -4(r1),r1
    52b8:	9c 80 00 11 	l.addi r4,r0,17
    52bc:	9c 21 ff fc 	l.addi r1,r1,-4
    52c0:	b4 64 00 00 	l.mfspr r3,r4,0x0
    52c4:	a8 63 00 04 	l.ori r3,r3,0x4
    52c8:	c0 04 18 00 	l.mtspr r4,r3,0x0
    52cc:	9c 21 00 04 	l.addi r1,r1,4
    52d0:	44 00 48 00 	l.jr r9
    52d4:	84 21 ff fc 	l.lwz r1,-4(r1)

000052d8 <or1k_interrupts_disable>:
    52d8:	d7 e1 0f f8 	l.sw -8(r1),r1
    52dc:	d7 e1 17 fc 	l.sw -4(r1),r2
    52e0:	9c 60 00 11 	l.addi r3,r0,17
    52e4:	9c 21 ff f8 	l.addi r1,r1,-8
    52e8:	b5 63 00 00 	l.mfspr r11,r3,0x0
    52ec:	9c 40 ff fb 	l.addi r2,r0,-5
    52f0:	e0 8b 10 03 	l.and r4,r11,r2
    52f4:	c0 03 20 00 	l.mtspr r3,r4,0x0
    52f8:	9c 21 00 08 	l.addi r1,r1,8
    52fc:	a5 6b 00 04 	l.andi r11,r11,0x4
    5300:	84 21 ff f8 	l.lwz r1,-8(r1)
    5304:	44 00 48 00 	l.jr r9
    5308:	84 41 ff fc 	l.lwz r2,-4(r1)

0000530c <or1k_interrupts_restore>:
    530c:	d7 e1 0f fc 	l.sw -4(r1),r1
    5310:	9c 80 00 11 	l.addi r4,r0,17
    5314:	9c 21 ff fc 	l.addi r1,r1,-4
    5318:	b4 a4 00 00 	l.mfspr r5,r4,0x0
    531c:	a4 63 00 04 	l.andi r3,r3,0x4
    5320:	e0 65 18 04 	l.or r3,r5,r3
    5324:	c0 04 18 00 	l.mtspr r4,r3,0x0
    5328:	9c 21 00 04 	l.addi r1,r1,4
    532c:	44 00 48 00 	l.jr r9
    5330:	84 21 ff fc 	l.lwz r1,-4(r1)

00005334 <or1k_report>:
    5334:	d7 e1 0f fc 	l.sw -4(r1),r1
    5338:	9c 21 ff fc 	l.addi r1,r1,-4
    533c:	9c 63 00 00 	l.addi r3,r3,0
    5340:	15 00 00 02 	l.nop 0x2
    5344:	9c 21 00 04 	l.addi r1,r1,4
    5348:	44 00 48 00 	l.jr r9
    534c:	84 21 ff fc 	l.lwz r1,-4(r1)

00005350 <or1k_mtspr>:
    5350:	d7 e1 0f fc 	l.sw -4(r1),r1
    5354:	9c 21 ff fc 	l.addi r1,r1,-4
    5358:	c0 03 20 00 	l.mtspr r3,r4,0x0
    535c:	9c 21 00 04 	l.addi r1,r1,4
    5360:	44 00 48 00 	l.jr r9
    5364:	84 21 ff fc 	l.lwz r1,-4(r1)

00005368 <or1k_mfspr>:
    5368:	d7 e1 0f fc 	l.sw -4(r1),r1
    536c:	9c 21 ff fc 	l.addi r1,r1,-4
    5370:	b5 63 00 00 	l.mfspr r11,r3,0x0
    5374:	9c 21 00 04 	l.addi r1,r1,4
    5378:	44 00 48 00 	l.jr r9
    537c:	84 21 ff fc 	l.lwz r1,-4(r1)

00005380 <or1k_rand>:
    5380:	18 a0 00 00 	l.movhi r5,0x0
    5384:	d7 e1 17 fc 	l.sw -4(r1),r2
    5388:	a8 a5 bd 94 	l.ori r5,r5,0xbd94
    538c:	18 c0 00 08 	l.movhi r6,0x8
    5390:	85 65 00 00 	l.lwz r11,0(r5)
    5394:	18 40 d0 00 	l.movhi r2,0xd000
    5398:	a4 6b 00 01 	l.andi r3,r11,0x1
    539c:	a8 c6 3b 3c 	l.ori r6,r6,0x3b3c
    53a0:	a8 42 00 01 	l.ori r2,r2,0x1
    53a4:	e0 60 18 02 	l.sub r3,r0,r3
    53a8:	b9 6b 00 41 	l.srli r11,r11,0x1
    53ac:	84 86 00 00 	l.lwz r4,0(r6)
    53b0:	e0 63 10 03 	l.and r3,r3,r2
    53b4:	9c 84 00 01 	l.addi r4,r4,1
    53b8:	e1 63 58 05 	l.xor r11,r3,r11
    53bc:	d7 e1 0f f8 	l.sw -8(r1),r1
    53c0:	9c 21 ff f8 	l.addi r1,r1,-8
    53c4:	d4 06 20 00 	l.sw 0(r6),r4
    53c8:	d4 05 58 00 	l.sw 0(r5),r11
    53cc:	9c 21 00 08 	l.addi r1,r1,8
    53d0:	84 21 ff f8 	l.lwz r1,-8(r1)
    53d4:	44 00 48 00 	l.jr r9
    53d8:	84 41 ff fc 	l.lwz r2,-4(r1)

000053dc <or1k_timer_init>:
    53dc:	d7 e1 4f fc 	l.sw -4(r1),r9
    53e0:	d7 e1 0f f4 	l.sw -12(r1),r1
    53e4:	d7 e1 17 f8 	l.sw -8(r1),r2
    53e8:	9c a0 00 01 	l.addi r5,r0,1
    53ec:	9c 21 ff f4 	l.addi r1,r1,-12
    53f0:	b4 a5 00 00 	l.mfspr r5,r5,0x0
    53f4:	a4 a5 04 00 	l.andi r5,r5,0x400
    53f8:	bc 05 00 00 	l.sfeqi r5,0
    53fc:	10 00 00 24 	l.bf 548c <or1k_timer_init+0xb0>
    5400:	a8 83 00 00 	l.ori r4,r3,0x0
    5404:	18 40 00 00 	l.movhi r2,0x0
    5408:	a8 42 ad c0 	l.ori r2,r2,0xadc0
    540c:	84 62 00 00 	l.lwz r3,0(r2)
    5410:	04 00 16 00 	l.jal ac10 <__udivsi3>
    5414:	18 40 0f ff 	l.movhi r2,0xfff
    5418:	a8 42 ff ff 	l.ori r2,r2,0xffff
    541c:	9d 6b ff ff 	l.addi r11,r11,-1
    5420:	e1 6b 10 03 	l.and r11,r11,r2
    5424:	18 40 00 08 	l.movhi r2,0x8
    5428:	a8 42 3b 98 	l.ori r2,r2,0x3b98
    542c:	d4 02 58 00 	l.sw 0(r2),r11
    5430:	9c 40 50 00 	l.addi r2,r0,20480
    5434:	c0 02 58 00 	l.mtspr r2,r11,0x0
    5438:	18 80 00 00 	l.movhi r4,0x0
    543c:	18 a0 00 08 	l.movhi r5,0x8
    5440:	9c 40 00 00 	l.addi r2,r0,0
    5444:	a8 a5 3b 94 	l.ori r5,r5,0x3b94
    5448:	9c 60 00 05 	l.addi r3,r0,5
    544c:	a8 84 52 64 	l.ori r4,r4,0x5264
    5450:	d4 05 10 00 	l.sw 0(r5),r2
    5454:	07 ff ff 79 	l.jal 5238 <or1k_exception_handler_add>
    5458:	15 00 00 00 	l.nop 0x0
    545c:	18 60 00 08 	l.movhi r3,0x8
    5460:	18 80 40 00 	l.movhi r4,0x4000
    5464:	a8 63 3b 90 	l.ori r3,r3,0x3b90
    5468:	d4 03 20 00 	l.sw 0(r3),r4
    546c:	9c 60 50 01 	l.addi r3,r0,20481
    5470:	c0 03 10 00 	l.mtspr r3,r2,0x0
    5474:	a9 62 00 00 	l.ori r11,r2,0x0
    5478:	9c 21 00 0c 	l.addi r1,r1,12
    547c:	85 21 ff fc 	l.lwz r9,-4(r1)
    5480:	84 21 ff f4 	l.lwz r1,-12(r1)
    5484:	44 00 48 00 	l.jr r9
    5488:	84 41 ff f8 	l.lwz r2,-8(r1)
    548c:	03 ff ff fb 	l.j 5478 <or1k_timer_init+0x9c>
    5490:	9d 60 ff ff 	l.addi r11,r0,-1

00005494 <or1k_timer_set_period>:
    5494:	a8 83 00 00 	l.ori r4,r3,0x0
    5498:	18 60 00 00 	l.movhi r3,0x0
    549c:	d7 e1 4f fc 	l.sw -4(r1),r9
    54a0:	a8 63 ad c0 	l.ori r3,r3,0xadc0
    54a4:	d7 e1 17 f8 	l.sw -8(r1),r2
    54a8:	d7 e1 0f f4 	l.sw -12(r1),r1
    54ac:	84 63 00 00 	l.lwz r3,0(r3)
    54b0:	9c 21 ff f4 	l.addi r1,r1,-12
    54b4:	04 00 15 d7 	l.jal ac10 <__udivsi3>
    54b8:	18 40 0f ff 	l.movhi r2,0xfff
    54bc:	a8 42 ff ff 	l.ori r2,r2,0xffff
    54c0:	9d 6b ff ff 	l.addi r11,r11,-1
    54c4:	9c 80 50 00 	l.addi r4,r0,20480
    54c8:	e1 6b 10 03 	l.and r11,r11,r2
    54cc:	b4 64 00 00 	l.mfspr r3,r4,0x0
    54d0:	18 40 f0 00 	l.movhi r2,0xf000
    54d4:	e0 63 10 03 	l.and r3,r3,r2
    54d8:	e0 63 58 04 	l.or r3,r3,r11
    54dc:	c0 04 18 00 	l.mtspr r4,r3,0x0
    54e0:	18 60 00 08 	l.movhi r3,0x8
    54e4:	a8 63 3b 98 	l.ori r3,r3,0x3b98
    54e8:	d4 03 58 00 	l.sw 0(r3),r11
    54ec:	9c 21 00 0c 	l.addi r1,r1,12
    54f0:	85 21 ff fc 	l.lwz r9,-4(r1)
    54f4:	84 21 ff f4 	l.lwz r1,-12(r1)
    54f8:	44 00 48 00 	l.jr r9
    54fc:	84 41 ff f8 	l.lwz r2,-8(r1)

00005500 <or1k_timer_set_handler>:
    5500:	d7 e1 4f fc 	l.sw -4(r1),r9
    5504:	d7 e1 0f f8 	l.sw -8(r1),r1
    5508:	a8 83 00 00 	l.ori r4,r3,0x0
    550c:	9c 21 ff f8 	l.addi r1,r1,-8
    5510:	07 ff ff 4a 	l.jal 5238 <or1k_exception_handler_add>
    5514:	9c 60 00 05 	l.addi r3,r0,5
    5518:	9c 21 00 08 	l.addi r1,r1,8
    551c:	85 21 ff fc 	l.lwz r9,-4(r1)
    5520:	44 00 48 00 	l.jr r9
    5524:	84 21 ff f8 	l.lwz r1,-8(r1)

00005528 <or1k_timer_set_mode>:
    5528:	18 80 00 08 	l.movhi r4,0x8
    552c:	d7 e1 0f fc 	l.sw -4(r1),r1
    5530:	a8 84 3b 90 	l.ori r4,r4,0x3b90
    5534:	9c 21 ff fc 	l.addi r1,r1,-4
    5538:	d4 04 18 00 	l.sw 0(r4),r3
    553c:	9c 60 50 00 	l.addi r3,r0,20480
    5540:	b4 63 00 00 	l.mfspr r3,r3,0x0
    5544:	9c 21 00 04 	l.addi r1,r1,4
    5548:	44 00 48 00 	l.jr r9
    554c:	84 21 ff fc 	l.lwz r1,-4(r1)

00005550 <or1k_timer_enable>:
    5550:	d7 e1 0f f8 	l.sw -8(r1),r1
    5554:	d7 e1 17 fc 	l.sw -4(r1),r2
    5558:	9c a0 50 00 	l.addi r5,r0,20480
    555c:	9c 21 ff f8 	l.addi r1,r1,-8
    5560:	b4 85 00 00 	l.mfspr r4,r5,0x0
    5564:	18 60 00 08 	l.movhi r3,0x8
    5568:	18 40 20 00 	l.movhi r2,0x2000
    556c:	a8 63 3b 90 	l.ori r3,r3,0x3b90
    5570:	84 63 00 00 	l.lwz r3,0(r3)
    5574:	e0 63 10 04 	l.or r3,r3,r2
    5578:	e0 63 20 04 	l.or r3,r3,r4
    557c:	c0 05 18 00 	l.mtspr r5,r3,0x0
    5580:	9c 80 00 11 	l.addi r4,r0,17
    5584:	b4 64 00 00 	l.mfspr r3,r4,0x0
    5588:	a8 63 00 02 	l.ori r3,r3,0x2
    558c:	c0 04 18 00 	l.mtspr r4,r3,0x0
    5590:	9c 21 00 08 	l.addi r1,r1,8
    5594:	84 21 ff f8 	l.lwz r1,-8(r1)
    5598:	44 00 48 00 	l.jr r9
    559c:	84 41 ff fc 	l.lwz r2,-4(r1)

000055a0 <or1k_timer_disable>:
    55a0:	d7 e1 0f f8 	l.sw -8(r1),r1
    55a4:	d7 e1 17 fc 	l.sw -4(r1),r2
    55a8:	9c 60 00 11 	l.addi r3,r0,17
    55ac:	9c 21 ff f8 	l.addi r1,r1,-8
    55b0:	b5 63 00 00 	l.mfspr r11,r3,0x0
    55b4:	9c 40 ff fd 	l.addi r2,r0,-3
    55b8:	e0 8b 10 03 	l.and r4,r11,r2
    55bc:	c0 03 20 00 	l.mtspr r3,r4,0x0
    55c0:	9c 21 00 08 	l.addi r1,r1,8
    55c4:	a5 6b 00 02 	l.andi r11,r11,0x2
    55c8:	84 21 ff f8 	l.lwz r1,-8(r1)
    55cc:	44 00 48 00 	l.jr r9
    55d0:	84 41 ff fc 	l.lwz r2,-4(r1)

000055d4 <or1k_timer_restore>:
    55d4:	d7 e1 0f fc 	l.sw -4(r1),r1
    55d8:	9c 80 00 11 	l.addi r4,r0,17
    55dc:	9c 21 ff fc 	l.addi r1,r1,-4
    55e0:	b4 a4 00 00 	l.mfspr r5,r4,0x0
    55e4:	a4 63 00 02 	l.andi r3,r3,0x2
    55e8:	e0 65 18 04 	l.or r3,r5,r3
    55ec:	c0 04 18 00 	l.mtspr r4,r3,0x0
    55f0:	9c 21 00 04 	l.addi r1,r1,4
    55f4:	44 00 48 00 	l.jr r9
    55f8:	84 21 ff fc 	l.lwz r1,-4(r1)

000055fc <or1k_timer_pause>:
    55fc:	d7 e1 0f f8 	l.sw -8(r1),r1
    5600:	d7 e1 17 fc 	l.sw -4(r1),r2
    5604:	9c 80 50 00 	l.addi r4,r0,20480
    5608:	9c 21 ff f8 	l.addi r1,r1,-8
    560c:	b4 64 00 00 	l.mfspr r3,r4,0x0
    5610:	18 40 3f ff 	l.movhi r2,0x3fff
    5614:	a8 42 ff ff 	l.ori r2,r2,0xffff
    5618:	e0 63 10 03 	l.and r3,r3,r2
    561c:	c0 04 18 00 	l.mtspr r4,r3,0x0
    5620:	9c 21 00 08 	l.addi r1,r1,8
    5624:	84 21 ff f8 	l.lwz r1,-8(r1)
    5628:	44 00 48 00 	l.jr r9
    562c:	84 41 ff fc 	l.lwz r2,-4(r1)

00005630 <or1k_timer_reset>:
    5630:	d7 e1 0f f8 	l.sw -8(r1),r1
    5634:	d7 e1 17 fc 	l.sw -4(r1),r2
    5638:	9c 80 50 00 	l.addi r4,r0,20480
    563c:	9c 21 ff f8 	l.addi r1,r1,-8
    5640:	b4 64 00 00 	l.mfspr r3,r4,0x0
    5644:	18 40 ef ff 	l.movhi r2,0xefff
    5648:	a8 42 ff ff 	l.ori r2,r2,0xffff
    564c:	e0 63 10 03 	l.and r3,r3,r2
    5650:	c0 04 18 00 	l.mtspr r4,r3,0x0
    5654:	9c 80 00 00 	l.addi r4,r0,0
    5658:	9c 60 50 01 	l.addi r3,r0,20481
    565c:	c0 03 20 00 	l.mtspr r3,r4,0x0
    5660:	9c 21 00 08 	l.addi r1,r1,8
    5664:	84 21 ff f8 	l.lwz r1,-8(r1)
    5668:	44 00 48 00 	l.jr r9
    566c:	84 41 ff fc 	l.lwz r2,-4(r1)

00005670 <or1k_timer_get_ticks>:
    5670:	18 60 00 08 	l.movhi r3,0x8
    5674:	d7 e1 0f fc 	l.sw -4(r1),r1
    5678:	a8 63 3b 94 	l.ori r3,r3,0x3b94
    567c:	9c 21 ff fc 	l.addi r1,r1,-4
    5680:	85 63 00 00 	l.lwz r11,0(r3)
    5684:	9c 21 00 04 	l.addi r1,r1,4
    5688:	44 00 48 00 	l.jr r9
    568c:	84 21 ff fc 	l.lwz r1,-4(r1)

00005690 <or1k_timer_reset_ticks>:
    5690:	18 60 00 08 	l.movhi r3,0x8
    5694:	d7 e1 17 fc 	l.sw -4(r1),r2
    5698:	a8 63 3b 94 	l.ori r3,r3,0x3b94
    569c:	9c 40 00 00 	l.addi r2,r0,0
    56a0:	d7 e1 0f f8 	l.sw -8(r1),r1
    56a4:	9c 21 ff f8 	l.addi r1,r1,-8
    56a8:	d4 03 10 00 	l.sw 0(r3),r2
    56ac:	9c 21 00 08 	l.addi r1,r1,8
    56b0:	84 21 ff f8 	l.lwz r1,-8(r1)
    56b4:	44 00 48 00 	l.jr r9
    56b8:	84 41 ff fc 	l.lwz r2,-4(r1)

000056bc <__sprint_r.part.0>:
    56bc:	d7 e1 17 dc 	l.sw -36(r1),r2
    56c0:	84 44 00 64 	l.lwz r2,100(r4)
    56c4:	d7 e1 a7 e8 	l.sw -24(r1),r20
    56c8:	a4 42 20 00 	l.andi r2,r2,0x2000
    56cc:	d7 e1 b7 ec 	l.sw -20(r1),r22
    56d0:	d7 e1 c7 f0 	l.sw -16(r1),r24
    56d4:	d7 e1 4f fc 	l.sw -4(r1),r9
    56d8:	d7 e1 0f d8 	l.sw -40(r1),r1
    56dc:	d7 e1 77 e0 	l.sw -32(r1),r14
    56e0:	d7 e1 97 e4 	l.sw -28(r1),r18
    56e4:	d7 e1 d7 f4 	l.sw -12(r1),r26
    56e8:	d7 e1 e7 f8 	l.sw -8(r1),r28
    56ec:	bc 02 00 00 	l.sfeqi r2,0
    56f0:	9c 21 ff d8 	l.addi r1,r1,-40
    56f4:	aa 84 00 00 	l.ori r20,r4,0x0
    56f8:	aa c3 00 00 	l.ori r22,r3,0x0
    56fc:	10 00 00 33 	l.bf 57c8 <__sprint_r.part.0+0x10c>
    5700:	ab 05 00 00 	l.ori r24,r5,0x0
    5704:	84 45 00 08 	l.lwz r2,8(r5)
    5708:	87 45 00 00 	l.lwz r26,0(r5)
    570c:	bc 22 00 00 	l.sfnei r2,0
    5710:	0c 00 00 2c 	l.bnf 57c0 <__sprint_r.part.0+0x104>
    5714:	9f 9a 00 04 	l.addi r28,r26,4
    5718:	86 5c 00 00 	l.lwz r18,0(r28)
    571c:	9d c0 00 00 	l.addi r14,r0,0
    5720:	ba 52 00 42 	l.srli r18,r18,0x2
    5724:	e5 52 70 00 	l.sfgts r18,r14
    5728:	10 00 00 07 	l.bf 5744 <__sprint_r.part.0+0x88>
    572c:	84 5a 00 00 	l.lwz r2,0(r26)
    5730:	00 00 00 1d 	l.j 57a4 <__sprint_r.part.0+0xe8>
    5734:	ba 52 00 02 	l.slli r18,r18,0x2
    5738:	e4 32 70 00 	l.sfne r18,r14
    573c:	0c 00 00 19 	l.bnf 57a0 <__sprint_r.part.0+0xe4>
    5740:	15 00 00 00 	l.nop 0x0
    5744:	84 82 00 00 	l.lwz r4,0(r2)
    5748:	a8 76 00 00 	l.ori r3,r22,0x0
    574c:	a8 b4 00 00 	l.ori r5,r20,0x0
    5750:	04 00 08 06 	l.jal 7768 <_fputwc_r>
    5754:	9d ce 00 01 	l.addi r14,r14,1
    5758:	bc 0b ff ff 	l.sfeqi r11,-1
    575c:	0f ff ff f7 	l.bnf 5738 <__sprint_r.part.0+0x7c>
    5760:	9c 42 00 04 	l.addi r2,r2,4
    5764:	9c 40 00 00 	l.addi r2,r0,0
    5768:	d4 18 10 08 	l.sw 8(r24),r2
    576c:	d4 18 10 04 	l.sw 4(r24),r2
    5770:	9c 21 00 28 	l.addi r1,r1,40
    5774:	85 21 ff fc 	l.lwz r9,-4(r1)
    5778:	84 21 ff d8 	l.lwz r1,-40(r1)
    577c:	84 41 ff dc 	l.lwz r2,-36(r1)
    5780:	85 c1 ff e0 	l.lwz r14,-32(r1)
    5784:	86 41 ff e4 	l.lwz r18,-28(r1)
    5788:	86 81 ff e8 	l.lwz r20,-24(r1)
    578c:	86 c1 ff ec 	l.lwz r22,-20(r1)
    5790:	87 01 ff f0 	l.lwz r24,-16(r1)
    5794:	87 41 ff f4 	l.lwz r26,-12(r1)
    5798:	44 00 48 00 	l.jr r9
    579c:	87 81 ff f8 	l.lwz r28,-8(r1)
    57a0:	ba 52 00 02 	l.slli r18,r18,0x2
    57a4:	84 58 00 08 	l.lwz r2,8(r24)
    57a8:	9f 5a 00 08 	l.addi r26,r26,8
    57ac:	e2 42 90 02 	l.sub r18,r2,r18
    57b0:	9f 9c 00 08 	l.addi r28,r28,8
    57b4:	bc 32 00 00 	l.sfnei r18,0
    57b8:	13 ff ff d8 	l.bf 5718 <__sprint_r.part.0+0x5c>
    57bc:	d4 18 90 08 	l.sw 8(r24),r18
    57c0:	03 ff ff e9 	l.j 5764 <__sprint_r.part.0+0xa8>
    57c4:	9d 60 00 00 	l.addi r11,r0,0
    57c8:	04 00 09 96 	l.jal 7e20 <__sfvwrite_r>
    57cc:	9c 40 00 00 	l.addi r2,r0,0
    57d0:	03 ff ff e7 	l.j 576c <__sprint_r.part.0+0xb0>
    57d4:	d4 18 10 08 	l.sw 8(r24),r2

000057d8 <__sprint_r>:
    57d8:	85 65 00 08 	l.lwz r11,8(r5)
    57dc:	d7 e1 4f fc 	l.sw -4(r1),r9
    57e0:	d7 e1 0f f8 	l.sw -8(r1),r1
    57e4:	bc 2b 00 00 	l.sfnei r11,0
    57e8:	0c 00 00 08 	l.bnf 5808 <__sprint_r+0x30>
    57ec:	9c 21 ff f8 	l.addi r1,r1,-8
    57f0:	07 ff ff b3 	l.jal 56bc <__sprint_r.part.0>
    57f4:	15 00 00 00 	l.nop 0x0
    57f8:	9c 21 00 08 	l.addi r1,r1,8
    57fc:	85 21 ff fc 	l.lwz r9,-4(r1)
    5800:	44 00 48 00 	l.jr r9
    5804:	84 21 ff f8 	l.lwz r1,-8(r1)
    5808:	9c 21 00 08 	l.addi r1,r1,8
    580c:	d4 05 58 04 	l.sw 4(r5),r11
    5810:	85 21 ff fc 	l.lwz r9,-4(r1)
    5814:	44 00 48 00 	l.jr r9
    5818:	84 21 ff f8 	l.lwz r1,-8(r1)

0000581c <_vfiprintf_r>:
    581c:	d7 e1 a7 e4 	l.sw -28(r1),r20
    5820:	d7 e1 e7 f4 	l.sw -12(r1),r28
    5824:	d7 e1 4f fc 	l.sw -4(r1),r9
    5828:	d7 e1 0f d4 	l.sw -44(r1),r1
    582c:	d7 e1 17 d8 	l.sw -40(r1),r2
    5830:	d7 e1 77 dc 	l.sw -36(r1),r14
    5834:	d7 e1 97 e0 	l.sw -32(r1),r18
    5838:	d7 e1 b7 e8 	l.sw -24(r1),r22
    583c:	d7 e1 c7 ec 	l.sw -20(r1),r24
    5840:	d7 e1 d7 f0 	l.sw -16(r1),r26
    5844:	d7 e1 f7 f8 	l.sw -8(r1),r30
    5848:	9c 21 ff 30 	l.addi r1,r1,-208
    584c:	bc 03 00 00 	l.sfeqi r3,0
    5850:	d4 01 18 0c 	l.sw 12(r1),r3
    5854:	d4 01 30 14 	l.sw 20(r1),r6
    5858:	ab 84 00 00 	l.ori r28,r4,0x0
    585c:	10 00 00 06 	l.bf 5874 <_vfiprintf_r+0x58>
    5860:	aa 85 00 00 	l.ori r20,r5,0x0
    5864:	84 43 00 38 	l.lwz r2,56(r3)
    5868:	bc 22 00 00 	l.sfnei r2,0
    586c:	0c 00 01 0e 	l.bnf 5ca4 <_vfiprintf_r+0x488>
    5870:	15 00 00 00 	l.nop 0x0
    5874:	98 7c 00 0c 	l.lhs r3,12(r28)
    5878:	a4 43 ff ff 	l.andi r2,r3,0xffff
    587c:	a4 82 20 00 	l.andi r4,r2,0x2000
    5880:	bc 24 00 00 	l.sfnei r4,0
    5884:	10 00 00 08 	l.bf 58a4 <_vfiprintf_r+0x88>
    5888:	9c a0 df ff 	l.addi r5,r0,-8193
    588c:	84 9c 00 64 	l.lwz r4,100(r28)
    5890:	a8 43 20 00 	l.ori r2,r3,0x2000
    5894:	e0 64 28 03 	l.and r3,r4,r5
    5898:	dc 1c 10 0c 	l.sh 12(r28),r2
    589c:	d4 1c 18 64 	l.sw 100(r28),r3
    58a0:	a4 42 ff ff 	l.andi r2,r2,0xffff
    58a4:	a4 62 00 08 	l.andi r3,r2,0x8
    58a8:	bc 03 00 00 	l.sfeqi r3,0
    58ac:	10 00 00 db 	l.bf 5c18 <_vfiprintf_r+0x3fc>
    58b0:	84 61 00 0c 	l.lwz r3,12(r1)
    58b4:	84 7c 00 10 	l.lwz r3,16(r28)
    58b8:	bc 23 00 00 	l.sfnei r3,0
    58bc:	0c 00 00 d6 	l.bnf 5c14 <_vfiprintf_r+0x3f8>
    58c0:	a4 42 00 1a 	l.andi r2,r2,0x1a
    58c4:	bc 22 00 0a 	l.sfnei r2,10
    58c8:	0c 00 00 de 	l.bnf 5c40 <_vfiprintf_r+0x424>
    58cc:	9c 40 00 00 	l.addi r2,r0,0
    58d0:	9e 41 00 64 	l.addi r18,r1,100
    58d4:	d4 01 10 24 	l.sw 36(r1),r2
    58d8:	9c 41 00 63 	l.addi r2,r1,99
    58dc:	9c 60 00 00 	l.addi r3,r0,0
    58e0:	d4 01 10 00 	l.sw 0(r1),r2
    58e4:	d4 01 90 30 	l.sw 48(r1),r18
    58e8:	84 a1 00 00 	l.lwz r5,0(r1)
    58ec:	d4 01 18 38 	l.sw 56(r1),r3
    58f0:	e0 b2 28 02 	l.sub r5,r18,r5
    58f4:	d4 01 18 34 	l.sw 52(r1),r3
    58f8:	a8 52 00 00 	l.ori r2,r18,0x0
    58fc:	d4 01 18 1c 	l.sw 28(r1),r3
    5900:	d4 01 28 28 	l.sw 40(r1),r5
    5904:	90 74 00 00 	l.lbs r3,0(r20)
    5908:	ac 83 00 25 	l.xori r4,r3,37
    590c:	a4 84 00 ff 	l.andi r4,r4,0xff
    5910:	bc 04 00 00 	l.sfeqi r4,0
    5914:	10 00 00 27 	l.bf 59b0 <_vfiprintf_r+0x194>
    5918:	a9 d4 00 00 	l.ori r14,r20,0x0
    591c:	a4 63 00 ff 	l.andi r3,r3,0xff
    5920:	bc 03 00 00 	l.sfeqi r3,0
    5924:	0c 00 00 09 	l.bnf 5948 <_vfiprintf_r+0x12c>
    5928:	9d ce 00 01 	l.addi r14,r14,1
    592c:	9d ce ff ff 	l.addi r14,r14,-1
    5930:	00 00 00 21 	l.j 59b4 <_vfiprintf_r+0x198>
    5934:	90 6e 00 00 	l.lbs r3,0(r14)
    5938:	bc 23 00 00 	l.sfnei r3,0
    593c:	0c 00 00 0a 	l.bnf 5964 <_vfiprintf_r+0x148>
    5940:	e2 ce a0 02 	l.sub r22,r14,r20
    5944:	9d ce 00 01 	l.addi r14,r14,1
    5948:	90 6e 00 00 	l.lbs r3,0(r14)
    594c:	ac 83 00 25 	l.xori r4,r3,37
    5950:	a4 84 00 ff 	l.andi r4,r4,0xff
    5954:	bc 04 00 00 	l.sfeqi r4,0
    5958:	0f ff ff f8 	l.bnf 5938 <_vfiprintf_r+0x11c>
    595c:	a4 63 00 ff 	l.andi r3,r3,0xff
    5960:	e2 ce a0 02 	l.sub r22,r14,r20
    5964:	bc 16 00 00 	l.sfeqi r22,0
    5968:	10 00 00 12 	l.bf 59b0 <_vfiprintf_r+0x194>
    596c:	84 81 00 38 	l.lwz r4,56(r1)
    5970:	84 61 00 34 	l.lwz r3,52(r1)
    5974:	e0 96 20 00 	l.add r4,r22,r4
    5978:	9c 63 00 01 	l.addi r3,r3,1
    597c:	d4 02 a0 00 	l.sw 0(r2),r20
    5980:	d4 02 b0 04 	l.sw 4(r2),r22
    5984:	d4 01 20 38 	l.sw 56(r1),r4
    5988:	bd 43 00 07 	l.sfgtsi r3,7
    598c:	0c 00 00 1f 	l.bnf 5a08 <_vfiprintf_r+0x1ec>
    5990:	d4 01 18 34 	l.sw 52(r1),r3
    5994:	bc 24 00 00 	l.sfnei r4,0
    5998:	10 00 03 64 	l.bf 6728 <_vfiprintf_r+0xf0c>
    599c:	84 c1 00 1c 	l.lwz r6,28(r1)
    59a0:	d4 01 20 34 	l.sw 52(r1),r4
    59a4:	e0 c6 b0 00 	l.add r6,r6,r22
    59a8:	a8 52 00 00 	l.ori r2,r18,0x0
    59ac:	d4 01 30 1c 	l.sw 28(r1),r6
    59b0:	90 6e 00 00 	l.lbs r3,0(r14)
    59b4:	bc 03 00 00 	l.sfeqi r3,0
    59b8:	10 00 02 2f 	l.bf 6274 <_vfiprintf_r+0xa58>
    59bc:	9c a0 00 00 	l.addi r5,r0,0
    59c0:	9c e0 00 00 	l.addi r7,r0,0
    59c4:	9d ce 00 01 	l.addi r14,r14,1
    59c8:	d8 01 38 2d 	l.sb 45(r1),r7
    59cc:	9f 40 ff ff 	l.addi r26,r0,-1
    59d0:	d4 01 28 04 	l.sw 4(r1),r5
    59d4:	ab c5 00 00 	l.ori r30,r5,0x0
    59d8:	90 8e 00 00 	l.lbs r4,0(r14)
    59dc:	9e 8e 00 01 	l.addi r20,r14,1
    59e0:	9c 64 ff e0 	l.addi r3,r4,-32
    59e4:	bc 43 00 58 	l.sfgtui r3,88
    59e8:	10 00 01 91 	l.bf 602c <_vfiprintf_r+0x810>
    59ec:	18 c0 00 00 	l.movhi r6,0x0
    59f0:	b8 63 00 02 	l.slli r3,r3,0x2
    59f4:	a8 c6 b2 10 	l.ori r6,r6,0xb210
    59f8:	e0 63 30 00 	l.add r3,r3,r6
    59fc:	84 63 00 00 	l.lwz r3,0(r3)
    5a00:	44 00 18 00 	l.jr r3
    5a04:	15 00 00 00 	l.nop 0x0
    5a08:	9c 42 00 08 	l.addi r2,r2,8
    5a0c:	84 c1 00 1c 	l.lwz r6,28(r1)
    5a10:	e0 c6 b0 00 	l.add r6,r6,r22
    5a14:	03 ff ff e7 	l.j 59b0 <_vfiprintf_r+0x194>
    5a18:	d4 01 30 1c 	l.sw 28(r1),r6
    5a1c:	ab de 00 10 	l.ori r30,r30,0x10
    5a20:	03 ff ff ee 	l.j 59d8 <_vfiprintf_r+0x1bc>
    5a24:	a9 d4 00 00 	l.ori r14,r20,0x0
    5a28:	ab de 00 10 	l.ori r30,r30,0x10
    5a2c:	a4 7e 00 10 	l.andi r3,r30,0x10
    5a30:	bc 03 00 00 	l.sfeqi r3,0
    5a34:	0c 00 00 cb 	l.bnf 5d60 <_vfiprintf_r+0x544>
    5a38:	84 81 00 14 	l.lwz r4,20(r1)
    5a3c:	a4 7e 00 40 	l.andi r3,r30,0x40
    5a40:	bc 03 00 00 	l.sfeqi r3,0
    5a44:	10 00 03 7b 	l.bf 6830 <_vfiprintf_r+0x1014>
    5a48:	84 a1 00 14 	l.lwz r5,20(r1)
    5a4c:	84 61 00 14 	l.lwz r3,20(r1)
    5a50:	85 c4 00 00 	l.lwz r14,0(r4)
    5a54:	9c 63 00 04 	l.addi r3,r3,4
    5a58:	a5 ce ff ff 	l.andi r14,r14,0xffff
    5a5c:	d4 01 18 14 	l.sw 20(r1),r3
    5a60:	9c a0 00 01 	l.addi r5,r0,1
    5a64:	9c 60 00 00 	l.addi r3,r0,0
    5a68:	9e c0 00 00 	l.addi r22,r0,0
    5a6c:	d8 01 18 2d 	l.sb 45(r1),r3
    5a70:	bd 9a 00 00 	l.sfltsi r26,0
    5a74:	10 00 00 03 	l.bf 5a80 <_vfiprintf_r+0x264>
    5a78:	9c 80 ff 7f 	l.addi r4,r0,-129
    5a7c:	e3 de 20 03 	l.and r30,r30,r4
    5a80:	e0 60 d0 02 	l.sub r3,r0,r26
    5a84:	e0 63 d0 04 	l.or r3,r3,r26
    5a88:	bd 83 00 00 	l.sfltsi r3,0
    5a8c:	10 00 02 08 	l.bf 62ac <_vfiprintf_r+0xa90>
    5a90:	e0 60 70 02 	l.sub r3,r0,r14
    5a94:	e0 63 70 04 	l.or r3,r3,r14
    5a98:	b8 63 00 5f 	l.srli r3,r3,0x1f
    5a9c:	bc 03 00 00 	l.sfeqi r3,0
    5aa0:	0c 00 02 03 	l.bnf 62ac <_vfiprintf_r+0xa90>
    5aa4:	bc 25 00 00 	l.sfnei r5,0
    5aa8:	10 00 02 dc 	l.bf 6618 <_vfiprintf_r+0xdfc>
    5aac:	15 00 00 00 	l.nop 0x0
    5ab0:	a4 7e 00 01 	l.andi r3,r30,0x1
    5ab4:	bc 03 00 00 	l.sfeqi r3,0
    5ab8:	10 00 03 00 	l.bf 66b8 <_vfiprintf_r+0xe9c>
    5abc:	9c 60 00 30 	l.addi r3,r0,48
    5ac0:	84 81 00 28 	l.lwz r4,40(r1)
    5ac4:	d8 01 18 63 	l.sb 99(r1),r3
    5ac8:	d4 01 20 10 	l.sw 16(r1),r4
    5acc:	9f 01 00 63 	l.addi r24,r1,99
    5ad0:	84 e1 00 10 	l.lwz r7,16(r1)
    5ad4:	e5 67 d0 00 	l.sfges r7,r26
    5ad8:	10 00 00 03 	l.bf 5ae4 <_vfiprintf_r+0x2c8>
    5adc:	d4 01 38 08 	l.sw 8(r1),r7
    5ae0:	d4 01 d0 08 	l.sw 8(r1),r26
    5ae4:	bc 16 00 00 	l.sfeqi r22,0
    5ae8:	10 00 00 04 	l.bf 5af8 <_vfiprintf_r+0x2dc>
    5aec:	84 61 00 08 	l.lwz r3,8(r1)
    5af0:	9c 63 00 01 	l.addi r3,r3,1
    5af4:	d4 01 18 08 	l.sw 8(r1),r3
    5af8:	a4 9e 00 02 	l.andi r4,r30,0x2
    5afc:	bc 04 00 00 	l.sfeqi r4,0
    5b00:	10 00 00 05 	l.bf 5b14 <_vfiprintf_r+0x2f8>
    5b04:	d4 01 20 18 	l.sw 24(r1),r4
    5b08:	84 a1 00 08 	l.lwz r5,8(r1)
    5b0c:	9c a5 00 02 	l.addi r5,r5,2
    5b10:	d4 01 28 08 	l.sw 8(r1),r5
    5b14:	a4 de 00 84 	l.andi r6,r30,0x84
    5b18:	bc 06 00 00 	l.sfeqi r6,0
    5b1c:	0c 00 01 62 	l.bnf 60a4 <_vfiprintf_r+0x888>
    5b20:	d4 01 30 20 	l.sw 32(r1),r6
    5b24:	84 e1 00 04 	l.lwz r7,4(r1)
    5b28:	84 61 00 08 	l.lwz r3,8(r1)
    5b2c:	e1 c7 18 02 	l.sub r14,r7,r3
    5b30:	bd 4e 00 00 	l.sfgtsi r14,0
    5b34:	0c 00 01 5c 	l.bnf 60a4 <_vfiprintf_r+0x888>
    5b38:	bd 4e 00 10 	l.sfgtsi r14,16
    5b3c:	0c 00 03 72 	l.bnf 6904 <_vfiprintf_r+0x10e8>
    5b40:	84 61 00 38 	l.lwz r3,56(r1)
    5b44:	1a c0 00 00 	l.movhi r22,0x0
    5b48:	84 c1 00 34 	l.lwz r6,52(r1)
    5b4c:	00 00 00 09 	l.j 5b70 <_vfiprintf_r+0x354>
    5b50:	aa d6 b3 84 	l.ori r22,r22,0xb384
    5b54:	9c 86 00 02 	l.addi r4,r6,2
    5b58:	9c 42 00 08 	l.addi r2,r2,8
    5b5c:	a8 c5 00 00 	l.ori r6,r5,0x0
    5b60:	9d ce ff f0 	l.addi r14,r14,-16
    5b64:	bd 4e 00 10 	l.sfgtsi r14,16
    5b68:	0c 00 00 13 	l.bnf 5bb4 <_vfiprintf_r+0x398>
    5b6c:	15 00 00 00 	l.nop 0x0
    5b70:	9c a6 00 01 	l.addi r5,r6,1
    5b74:	9c 63 00 10 	l.addi r3,r3,16
    5b78:	9c 80 00 10 	l.addi r4,r0,16
    5b7c:	d4 02 b0 00 	l.sw 0(r2),r22
    5b80:	d4 02 20 04 	l.sw 4(r2),r4
    5b84:	d4 01 18 38 	l.sw 56(r1),r3
    5b88:	bd 45 00 07 	l.sfgtsi r5,7
    5b8c:	0f ff ff f2 	l.bnf 5b54 <_vfiprintf_r+0x338>
    5b90:	d4 01 28 34 	l.sw 52(r1),r5
    5b94:	bc 23 00 00 	l.sfnei r3,0
    5b98:	10 00 01 38 	l.bf 6078 <_vfiprintf_r+0x85c>
    5b9c:	a8 c3 00 00 	l.ori r6,r3,0x0
    5ba0:	9d ce ff f0 	l.addi r14,r14,-16
    5ba4:	bd 4e 00 10 	l.sfgtsi r14,16
    5ba8:	9c 80 00 01 	l.addi r4,r0,1
    5bac:	13 ff ff f1 	l.bf 5b70 <_vfiprintf_r+0x354>
    5bb0:	a8 52 00 00 	l.ori r2,r18,0x0
    5bb4:	e0 6e 18 00 	l.add r3,r14,r3
    5bb8:	d4 02 b0 00 	l.sw 0(r2),r22
    5bbc:	d4 02 70 04 	l.sw 4(r2),r14
    5bc0:	d4 01 18 38 	l.sw 56(r1),r3
    5bc4:	bd 44 00 07 	l.sfgtsi r4,7
    5bc8:	10 00 02 97 	l.bf 6624 <_vfiprintf_r+0xe08>
    5bcc:	d4 01 20 34 	l.sw 52(r1),r4
    5bd0:	9c 42 00 08 	l.addi r2,r2,8
    5bd4:	00 00 01 37 	l.j 60b0 <_vfiprintf_r+0x894>
    5bd8:	9c c4 00 01 	l.addi r6,r4,1
    5bdc:	ab de 00 10 	l.ori r30,r30,0x10
    5be0:	a4 be 00 10 	l.andi r5,r30,0x10
    5be4:	bc 05 00 00 	l.sfeqi r5,0
    5be8:	0c 00 00 76 	l.bnf 5dc0 <_vfiprintf_r+0x5a4>
    5bec:	84 81 00 14 	l.lwz r4,20(r1)
    5bf0:	a4 7e 00 40 	l.andi r3,r30,0x40
    5bf4:	bc 03 00 00 	l.sfeqi r3,0
    5bf8:	10 00 03 13 	l.bf 6844 <_vfiprintf_r+0x1028>
    5bfc:	84 e1 00 14 	l.lwz r7,20(r1)
    5c00:	85 c4 00 00 	l.lwz r14,0(r4)
    5c04:	9c e7 00 04 	l.addi r7,r7,4
    5c08:	a5 ce ff ff 	l.andi r14,r14,0xffff
    5c0c:	03 ff ff 96 	l.j 5a64 <_vfiprintf_r+0x248>
    5c10:	d4 01 38 14 	l.sw 20(r1),r7
    5c14:	84 61 00 0c 	l.lwz r3,12(r1)
    5c18:	04 00 03 b6 	l.jal 6af0 <__swsetup_r>
    5c1c:	a8 9c 00 00 	l.ori r4,r28,0x0
    5c20:	bc 0b 00 00 	l.sfeqi r11,0
    5c24:	0c 00 00 12 	l.bnf 5c6c <_vfiprintf_r+0x450>
    5c28:	15 00 00 00 	l.nop 0x0
    5c2c:	94 5c 00 0c 	l.lhz r2,12(r28)
    5c30:	a4 42 00 1a 	l.andi r2,r2,0x1a
    5c34:	bc 22 00 0a 	l.sfnei r2,10
    5c38:	13 ff ff 26 	l.bf 58d0 <_vfiprintf_r+0xb4>
    5c3c:	9c 40 00 00 	l.addi r2,r0,0
    5c40:	98 5c 00 0e 	l.lhs r2,14(r28)
    5c44:	bd 82 00 00 	l.sfltsi r2,0
    5c48:	13 ff ff 22 	l.bf 58d0 <_vfiprintf_r+0xb4>
    5c4c:	9c 40 00 00 	l.addi r2,r0,0
    5c50:	84 61 00 0c 	l.lwz r3,12(r1)
    5c54:	a8 9c 00 00 	l.ori r4,r28,0x0
    5c58:	a8 b4 00 00 	l.ori r5,r20,0x0
    5c5c:	04 00 03 6c 	l.jal 6a0c <__sbprintf>
    5c60:	84 c1 00 14 	l.lwz r6,20(r1)
    5c64:	00 00 00 04 	l.j 5c74 <_vfiprintf_r+0x458>
    5c68:	9c 21 00 d0 	l.addi r1,r1,208
    5c6c:	9d 60 ff ff 	l.addi r11,r0,-1
    5c70:	9c 21 00 d0 	l.addi r1,r1,208
    5c74:	85 21 ff fc 	l.lwz r9,-4(r1)
    5c78:	84 21 ff d4 	l.lwz r1,-44(r1)
    5c7c:	84 41 ff d8 	l.lwz r2,-40(r1)
    5c80:	85 c1 ff dc 	l.lwz r14,-36(r1)
    5c84:	86 41 ff e0 	l.lwz r18,-32(r1)
    5c88:	86 81 ff e4 	l.lwz r20,-28(r1)
    5c8c:	86 c1 ff e8 	l.lwz r22,-24(r1)
    5c90:	87 01 ff ec 	l.lwz r24,-20(r1)
    5c94:	87 41 ff f0 	l.lwz r26,-16(r1)
    5c98:	87 81 ff f4 	l.lwz r28,-12(r1)
    5c9c:	44 00 48 00 	l.jr r9
    5ca0:	87 c1 ff f8 	l.lwz r30,-8(r1)
    5ca4:	04 00 06 79 	l.jal 7688 <__sinit>
    5ca8:	15 00 00 00 	l.nop 0x0
    5cac:	03 ff fe f3 	l.j 5878 <_vfiprintf_r+0x5c>
    5cb0:	98 7c 00 0c 	l.lhs r3,12(r28)
    5cb4:	84 61 00 14 	l.lwz r3,20(r1)
    5cb8:	84 81 00 14 	l.lwz r4,20(r1)
    5cbc:	84 63 00 00 	l.lwz r3,0(r3)
    5cc0:	9c 84 00 04 	l.addi r4,r4,4
    5cc4:	d4 01 18 04 	l.sw 4(r1),r3
    5cc8:	bd 63 00 00 	l.sfgesi r3,0
    5ccc:	d4 01 20 14 	l.sw 20(r1),r4
    5cd0:	13 ff ff 42 	l.bf 59d8 <_vfiprintf_r+0x1bc>
    5cd4:	a9 d4 00 00 	l.ori r14,r20,0x0
    5cd8:	e0 60 18 02 	l.sub r3,r0,r3
    5cdc:	d4 01 18 04 	l.sw 4(r1),r3
    5ce0:	ab de 00 04 	l.ori r30,r30,0x4
    5ce4:	03 ff ff 3d 	l.j 59d8 <_vfiprintf_r+0x1bc>
    5ce8:	a9 d4 00 00 	l.ori r14,r20,0x0
    5cec:	a9 d4 00 00 	l.ori r14,r20,0x0
    5cf0:	03 ff ff 3a 	l.j 59d8 <_vfiprintf_r+0x1bc>
    5cf4:	9c a0 00 2b 	l.addi r5,r0,43
    5cf8:	90 94 00 00 	l.lbs r4,0(r20)
    5cfc:	bc 04 00 2a 	l.sfeqi r4,42
    5d00:	10 00 03 25 	l.bf 6994 <_vfiprintf_r+0x1178>
    5d04:	9d d4 00 01 	l.addi r14,r20,1
    5d08:	9c 64 ff d0 	l.addi r3,r4,-48
    5d0c:	aa 8e 00 00 	l.ori r20,r14,0x0
    5d10:	bc a3 00 09 	l.sfleui r3,9
    5d14:	0f ff ff 33 	l.bnf 59e0 <_vfiprintf_r+0x1c4>
    5d18:	9f 40 00 00 	l.addi r26,r0,0
    5d1c:	e3 5a d0 00 	l.add r26,r26,r26
    5d20:	90 94 00 00 	l.lbs r4,0(r20)
    5d24:	b9 da 00 02 	l.slli r14,r26,0x2
    5d28:	e3 5a 70 00 	l.add r26,r26,r14
    5d2c:	e3 43 d0 00 	l.add r26,r3,r26
    5d30:	9c 64 ff d0 	l.addi r3,r4,-48
    5d34:	bc a3 00 09 	l.sfleui r3,9
    5d38:	13 ff ff f9 	l.bf 5d1c <_vfiprintf_r+0x500>
    5d3c:	9e 94 00 01 	l.addi r20,r20,1
    5d40:	bd 7a 00 00 	l.sfgesi r26,0
    5d44:	13 ff ff 28 	l.bf 59e4 <_vfiprintf_r+0x1c8>
    5d48:	9c 64 ff e0 	l.addi r3,r4,-32
    5d4c:	03 ff ff 26 	l.j 59e4 <_vfiprintf_r+0x1c8>
    5d50:	9f 40 ff ff 	l.addi r26,r0,-1
    5d54:	ab de 00 80 	l.ori r30,r30,0x80
    5d58:	03 ff ff 20 	l.j 59d8 <_vfiprintf_r+0x1bc>
    5d5c:	a9 d4 00 00 	l.ori r14,r20,0x0
    5d60:	84 e1 00 14 	l.lwz r7,20(r1)
    5d64:	9c a0 00 01 	l.addi r5,r0,1
    5d68:	9c e7 00 04 	l.addi r7,r7,4
    5d6c:	d4 01 38 14 	l.sw 20(r1),r7
    5d70:	03 ff ff 3d 	l.j 5a64 <_vfiprintf_r+0x248>
    5d74:	85 c4 00 00 	l.lwz r14,0(r4)
    5d78:	9c e0 00 00 	l.addi r7,r0,0
    5d7c:	a9 14 00 00 	l.ori r8,r20,0x0
    5d80:	d4 01 38 04 	l.sw 4(r1),r7
    5d84:	9c 64 ff d0 	l.addi r3,r4,-48
    5d88:	84 81 00 04 	l.lwz r4,4(r1)
    5d8c:	9e 94 00 01 	l.addi r20,r20,1
    5d90:	e0 e4 20 00 	l.add r7,r4,r4
    5d94:	90 88 00 00 	l.lbs r4,0(r8)
    5d98:	b8 c7 00 02 	l.slli r6,r7,0x2
    5d9c:	e0 c7 30 00 	l.add r6,r7,r6
    5da0:	e0 66 18 00 	l.add r3,r6,r3
    5da4:	d4 01 18 04 	l.sw 4(r1),r3
    5da8:	9c 64 ff d0 	l.addi r3,r4,-48
    5dac:	bc a3 00 09 	l.sfleui r3,9
    5db0:	13 ff ff f6 	l.bf 5d88 <_vfiprintf_r+0x56c>
    5db4:	a9 14 00 00 	l.ori r8,r20,0x0
    5db8:	03 ff ff 0b 	l.j 59e4 <_vfiprintf_r+0x1c8>
    5dbc:	9c 64 ff e0 	l.addi r3,r4,-32
    5dc0:	84 c1 00 14 	l.lwz r6,20(r1)
    5dc4:	9c a0 00 00 	l.addi r5,r0,0
    5dc8:	9c c6 00 04 	l.addi r6,r6,4
    5dcc:	d4 01 30 14 	l.sw 20(r1),r6
    5dd0:	03 ff ff 25 	l.j 5a64 <_vfiprintf_r+0x248>
    5dd4:	85 c4 00 00 	l.lwz r14,0(r4)
    5dd8:	ab de 00 01 	l.ori r30,r30,0x1
    5ddc:	03 ff fe ff 	l.j 59d8 <_vfiprintf_r+0x1bc>
    5de0:	a9 d4 00 00 	l.ori r14,r20,0x0
    5de4:	18 c0 00 00 	l.movhi r6,0x0
    5de8:	a4 7e 00 10 	l.andi r3,r30,0x10
    5dec:	a8 c6 b1 f7 	l.ori r6,r6,0xb1f7
    5df0:	d8 01 28 2d 	l.sb 45(r1),r5
    5df4:	d4 01 30 24 	l.sw 36(r1),r6
    5df8:	bc 03 00 00 	l.sfeqi r3,0
    5dfc:	10 00 00 82 	l.bf 6004 <_vfiprintf_r+0x7e8>
    5e00:	84 a1 00 14 	l.lwz r5,20(r1)
    5e04:	84 e1 00 14 	l.lwz r7,20(r1)
    5e08:	9c e7 00 04 	l.addi r7,r7,4
    5e0c:	d4 01 38 14 	l.sw 20(r1),r7
    5e10:	85 c5 00 00 	l.lwz r14,0(r5)
    5e14:	a4 7e 00 01 	l.andi r3,r30,0x1
    5e18:	bc 03 00 00 	l.sfeqi r3,0
    5e1c:	13 ff ff 12 	l.bf 5a64 <_vfiprintf_r+0x248>
    5e20:	9c a0 00 02 	l.addi r5,r0,2
    5e24:	bc 0e 00 00 	l.sfeqi r14,0
    5e28:	13 ff ff 10 	l.bf 5a68 <_vfiprintf_r+0x24c>
    5e2c:	9c 60 00 00 	l.addi r3,r0,0
    5e30:	9c e0 00 30 	l.addi r7,r0,48
    5e34:	d8 01 20 2f 	l.sb 47(r1),r4
    5e38:	d8 01 38 2e 	l.sb 46(r1),r7
    5e3c:	03 ff ff 0b 	l.j 5a68 <_vfiprintf_r+0x24c>
    5e40:	e3 de 28 04 	l.or r30,r30,r5
    5e44:	a4 7e 00 10 	l.andi r3,r30,0x10
    5e48:	bc 03 00 00 	l.sfeqi r3,0
    5e4c:	0c 00 00 84 	l.bnf 605c <_vfiprintf_r+0x840>
    5e50:	d8 01 28 2d 	l.sb 45(r1),r5
    5e54:	a4 7e 00 40 	l.andi r3,r30,0x40
    5e58:	bc 03 00 00 	l.sfeqi r3,0
    5e5c:	10 00 00 81 	l.bf 6060 <_vfiprintf_r+0x844>
    5e60:	84 81 00 14 	l.lwz r4,20(r1)
    5e64:	84 c1 00 14 	l.lwz r6,20(r1)
    5e68:	84 e1 00 1c 	l.lwz r7,28(r1)
    5e6c:	84 66 00 00 	l.lwz r3,0(r6)
    5e70:	9c c6 00 04 	l.addi r6,r6,4
    5e74:	dc 03 38 00 	l.sh 0(r3),r7
    5e78:	03 ff fe a3 	l.j 5904 <_vfiprintf_r+0xe8>
    5e7c:	d4 01 30 14 	l.sw 20(r1),r6
    5e80:	ab de 00 10 	l.ori r30,r30,0x10
    5e84:	d8 01 28 2d 	l.sb 45(r1),r5
    5e88:	a4 7e 00 10 	l.andi r3,r30,0x10
    5e8c:	bc 03 00 00 	l.sfeqi r3,0
    5e90:	10 00 00 3b 	l.bf 5f7c <_vfiprintf_r+0x760>
    5e94:	84 81 00 14 	l.lwz r4,20(r1)
    5e98:	84 61 00 14 	l.lwz r3,20(r1)
    5e9c:	9c 63 00 04 	l.addi r3,r3,4
    5ea0:	d4 01 18 14 	l.sw 20(r1),r3
    5ea4:	85 c4 00 00 	l.lwz r14,0(r4)
    5ea8:	bd 8e 00 00 	l.sfltsi r14,0
    5eac:	10 00 02 52 	l.bf 67f4 <_vfiprintf_r+0xfd8>
    5eb0:	9c e0 00 2d 	l.addi r7,r0,45
    5eb4:	92 c1 00 2d 	l.lbs r22,45(r1)
    5eb8:	03 ff fe ee 	l.j 5a70 <_vfiprintf_r+0x254>
    5ebc:	9c a0 00 01 	l.addi r5,r0,1
    5ec0:	84 a1 00 14 	l.lwz r5,20(r1)
    5ec4:	9c c0 00 00 	l.addi r6,r0,0
    5ec8:	87 05 00 00 	l.lwz r24,0(r5)
    5ecc:	d8 01 30 2d 	l.sb 45(r1),r6
    5ed0:	bc 38 00 00 	l.sfnei r24,0
    5ed4:	0c 00 02 94 	l.bnf 6924 <_vfiprintf_r+0x1108>
    5ed8:	9d c5 00 04 	l.addi r14,r5,4
    5edc:	bd 9a 00 00 	l.sfltsi r26,0
    5ee0:	10 00 02 78 	l.bf 68c0 <_vfiprintf_r+0x10a4>
    5ee4:	a8 78 00 00 	l.ori r3,r24,0x0
    5ee8:	9c 80 00 00 	l.addi r4,r0,0
    5eec:	04 00 0c db 	l.jal 9258 <memchr>
    5ef0:	a8 ba 00 00 	l.ori r5,r26,0x0
    5ef4:	bc 0b 00 00 	l.sfeqi r11,0
    5ef8:	10 00 02 a2 	l.bf 6980 <_vfiprintf_r+0x1164>
    5efc:	15 00 00 00 	l.nop 0x0
    5f00:	e1 6b c0 02 	l.sub r11,r11,r24
    5f04:	e5 ab d0 00 	l.sfles r11,r26
    5f08:	0c 00 02 6a 	l.bnf 68b0 <_vfiprintf_r+0x1094>
    5f0c:	d4 01 58 10 	l.sw 16(r1),r11
    5f10:	92 c1 00 2d 	l.lbs r22,45(r1)
    5f14:	d4 01 70 14 	l.sw 20(r1),r14
    5f18:	03 ff fe ee 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    5f1c:	9f 40 00 00 	l.addi r26,r0,0
    5f20:	bc 25 00 00 	l.sfnei r5,0
    5f24:	13 ff fe ad 	l.bf 59d8 <_vfiprintf_r+0x1bc>
    5f28:	a9 d4 00 00 	l.ori r14,r20,0x0
    5f2c:	03 ff fe ab 	l.j 59d8 <_vfiprintf_r+0x1bc>
    5f30:	9c a0 00 20 	l.addi r5,r0,32
    5f34:	84 a1 00 14 	l.lwz r5,20(r1)
    5f38:	9c c0 00 01 	l.addi r6,r0,1
    5f3c:	84 65 00 00 	l.lwz r3,0(r5)
    5f40:	9c e0 00 00 	l.addi r7,r0,0
    5f44:	9c a5 00 04 	l.addi r5,r5,4
    5f48:	d4 01 30 08 	l.sw 8(r1),r6
    5f4c:	d8 01 18 3c 	l.sb 60(r1),r3
    5f50:	d8 01 38 2d 	l.sb 45(r1),r7
    5f54:	d4 01 28 14 	l.sw 20(r1),r5
    5f58:	d4 01 30 10 	l.sw 16(r1),r6
    5f5c:	9f 01 00 3c 	l.addi r24,r1,60
    5f60:	03 ff fe e6 	l.j 5af8 <_vfiprintf_r+0x2dc>
    5f64:	9f 40 00 00 	l.addi r26,r0,0
    5f68:	a4 7e 00 10 	l.andi r3,r30,0x10
    5f6c:	d8 01 28 2d 	l.sb 45(r1),r5
    5f70:	bc 03 00 00 	l.sfeqi r3,0
    5f74:	0f ff ff c9 	l.bnf 5e98 <_vfiprintf_r+0x67c>
    5f78:	84 81 00 14 	l.lwz r4,20(r1)
    5f7c:	a4 7e 00 40 	l.andi r3,r30,0x40
    5f80:	bc 03 00 00 	l.sfeqi r3,0
    5f84:	10 00 02 3a 	l.bf 686c <_vfiprintf_r+0x1050>
    5f88:	84 c1 00 14 	l.lwz r6,20(r1)
    5f8c:	84 a1 00 14 	l.lwz r5,20(r1)
    5f90:	99 c4 00 02 	l.lhs r14,2(r4)
    5f94:	9c a5 00 04 	l.addi r5,r5,4
    5f98:	03 ff ff c4 	l.j 5ea8 <_vfiprintf_r+0x68c>
    5f9c:	d4 01 28 14 	l.sw 20(r1),r5
    5fa0:	84 c1 00 14 	l.lwz r6,20(r1)
    5fa4:	18 80 00 00 	l.movhi r4,0x0
    5fa8:	85 c6 00 00 	l.lwz r14,0(r6)
    5fac:	9c e0 00 30 	l.addi r7,r0,48
    5fb0:	9c 60 00 78 	l.addi r3,r0,120
    5fb4:	9c c6 00 04 	l.addi r6,r6,4
    5fb8:	a8 84 b1 f7 	l.ori r4,r4,0xb1f7
    5fbc:	ab de 00 02 	l.ori r30,r30,0x2
    5fc0:	d8 01 38 2e 	l.sb 46(r1),r7
    5fc4:	d8 01 18 2f 	l.sb 47(r1),r3
    5fc8:	d4 01 30 14 	l.sw 20(r1),r6
    5fcc:	d4 01 20 24 	l.sw 36(r1),r4
    5fd0:	03 ff fe a5 	l.j 5a64 <_vfiprintf_r+0x248>
    5fd4:	9c a0 00 02 	l.addi r5,r0,2
    5fd8:	ab de 00 40 	l.ori r30,r30,0x40
    5fdc:	03 ff fe 7f 	l.j 59d8 <_vfiprintf_r+0x1bc>
    5fe0:	a9 d4 00 00 	l.ori r14,r20,0x0
    5fe4:	18 e0 00 00 	l.movhi r7,0x0
    5fe8:	a4 7e 00 10 	l.andi r3,r30,0x10
    5fec:	a8 e7 b1 e6 	l.ori r7,r7,0xb1e6
    5ff0:	d8 01 28 2d 	l.sb 45(r1),r5
    5ff4:	d4 01 38 24 	l.sw 36(r1),r7
    5ff8:	bc 03 00 00 	l.sfeqi r3,0
    5ffc:	0f ff ff 82 	l.bnf 5e04 <_vfiprintf_r+0x5e8>
    6000:	84 a1 00 14 	l.lwz r5,20(r1)
    6004:	a4 7e 00 40 	l.andi r3,r30,0x40
    6008:	bc 03 00 00 	l.sfeqi r3,0
    600c:	10 00 02 14 	l.bf 685c <_vfiprintf_r+0x1040>
    6010:	84 c1 00 14 	l.lwz r6,20(r1)
    6014:	84 61 00 14 	l.lwz r3,20(r1)
    6018:	85 c5 00 00 	l.lwz r14,0(r5)
    601c:	9c 63 00 04 	l.addi r3,r3,4
    6020:	a5 ce ff ff 	l.andi r14,r14,0xffff
    6024:	03 ff ff 7c 	l.j 5e14 <_vfiprintf_r+0x5f8>
    6028:	d4 01 18 14 	l.sw 20(r1),r3
    602c:	bc 04 00 00 	l.sfeqi r4,0
    6030:	10 00 00 91 	l.bf 6274 <_vfiprintf_r+0xa58>
    6034:	d8 01 28 2d 	l.sb 45(r1),r5
    6038:	9c a0 00 01 	l.addi r5,r0,1
    603c:	9c c0 00 00 	l.addi r6,r0,0
    6040:	d4 01 28 08 	l.sw 8(r1),r5
    6044:	d8 01 20 3c 	l.sb 60(r1),r4
    6048:	d8 01 30 2d 	l.sb 45(r1),r6
    604c:	d4 01 28 10 	l.sw 16(r1),r5
    6050:	9f 01 00 3c 	l.addi r24,r1,60
    6054:	03 ff fe a9 	l.j 5af8 <_vfiprintf_r+0x2dc>
    6058:	9f 40 00 00 	l.addi r26,r0,0
    605c:	84 81 00 14 	l.lwz r4,20(r1)
    6060:	84 a1 00 1c 	l.lwz r5,28(r1)
    6064:	84 64 00 00 	l.lwz r3,0(r4)
    6068:	9c 84 00 04 	l.addi r4,r4,4
    606c:	d4 01 20 14 	l.sw 20(r1),r4
    6070:	03 ff fe 25 	l.j 5904 <_vfiprintf_r+0xe8>
    6074:	d4 03 28 00 	l.sw 0(r3),r5
    6078:	84 61 00 0c 	l.lwz r3,12(r1)
    607c:	a8 9c 00 00 	l.ori r4,r28,0x0
    6080:	07 ff fd 8f 	l.jal 56bc <__sprint_r.part.0>
    6084:	9c a1 00 30 	l.addi r5,r1,48
    6088:	bc 2b 00 00 	l.sfnei r11,0
    608c:	10 00 00 81 	l.bf 6290 <_vfiprintf_r+0xa74>
    6090:	84 c1 00 34 	l.lwz r6,52(r1)
    6094:	84 61 00 38 	l.lwz r3,56(r1)
    6098:	9c 86 00 01 	l.addi r4,r6,1
    609c:	03 ff fe b1 	l.j 5b60 <_vfiprintf_r+0x344>
    60a0:	a8 52 00 00 	l.ori r2,r18,0x0
    60a4:	84 81 00 34 	l.lwz r4,52(r1)
    60a8:	84 61 00 38 	l.lwz r3,56(r1)
    60ac:	9c c4 00 01 	l.addi r6,r4,1
    60b0:	90 a1 00 2d 	l.lbs r5,45(r1)
    60b4:	bc 05 00 00 	l.sfeqi r5,0
    60b8:	10 00 00 0f 	l.bf 60f4 <_vfiprintf_r+0x8d8>
    60bc:	84 a1 00 18 	l.lwz r5,24(r1)
    60c0:	9c a0 00 01 	l.addi r5,r0,1
    60c4:	9c 81 00 2d 	l.addi r4,r1,45
    60c8:	e0 63 28 00 	l.add r3,r3,r5
    60cc:	d4 02 20 00 	l.sw 0(r2),r4
    60d0:	d4 02 28 04 	l.sw 4(r2),r5
    60d4:	d4 01 18 38 	l.sw 56(r1),r3
    60d8:	bd 46 00 07 	l.sfgtsi r6,7
    60dc:	10 00 01 3c 	l.bf 65cc <_vfiprintf_r+0xdb0>
    60e0:	d4 01 30 34 	l.sw 52(r1),r6
    60e4:	a8 86 00 00 	l.ori r4,r6,0x0
    60e8:	9c 42 00 08 	l.addi r2,r2,8
    60ec:	9c c6 00 01 	l.addi r6,r6,1
    60f0:	84 a1 00 18 	l.lwz r5,24(r1)
    60f4:	bc 05 00 00 	l.sfeqi r5,0
    60f8:	10 00 00 0f 	l.bf 6134 <_vfiprintf_r+0x918>
    60fc:	84 a1 00 20 	l.lwz r5,32(r1)
    6100:	9c 63 00 02 	l.addi r3,r3,2
    6104:	9c e1 00 2e 	l.addi r7,r1,46
    6108:	9c 80 00 02 	l.addi r4,r0,2
    610c:	d4 02 38 00 	l.sw 0(r2),r7
    6110:	d4 02 20 04 	l.sw 4(r2),r4
    6114:	d4 01 18 38 	l.sw 56(r1),r3
    6118:	bd 46 00 07 	l.sfgtsi r6,7
    611c:	10 00 01 39 	l.bf 6600 <_vfiprintf_r+0xde4>
    6120:	d4 01 30 34 	l.sw 52(r1),r6
    6124:	a8 86 00 00 	l.ori r4,r6,0x0
    6128:	9c 42 00 08 	l.addi r2,r2,8
    612c:	9c c6 00 01 	l.addi r6,r6,1
    6130:	84 a1 00 20 	l.lwz r5,32(r1)
    6134:	bc 25 00 80 	l.sfnei r5,128
    6138:	0c 00 00 ed 	l.bnf 64ec <_vfiprintf_r+0xcd0>
    613c:	84 e1 00 04 	l.lwz r7,4(r1)
    6140:	84 e1 00 10 	l.lwz r7,16(r1)
    6144:	e1 da 38 02 	l.sub r14,r26,r7
    6148:	bd ae 00 00 	l.sflesi r14,0
    614c:	10 00 00 28 	l.bf 61ec <_vfiprintf_r+0x9d0>
    6150:	1a c0 00 00 	l.movhi r22,0x0
    6154:	bd ae 00 10 	l.sflesi r14,16
    6158:	aa d6 b3 74 	l.ori r22,r22,0xb374
    615c:	0c 00 00 0b 	l.bnf 6188 <_vfiprintf_r+0x96c>
    6160:	9f 40 00 10 	l.addi r26,r0,16
    6164:	00 00 00 1a 	l.j 61cc <_vfiprintf_r+0x9b0>
    6168:	e0 63 70 00 	l.add r3,r3,r14
    616c:	9c c4 00 02 	l.addi r6,r4,2
    6170:	9c 42 00 08 	l.addi r2,r2,8
    6174:	a8 85 00 00 	l.ori r4,r5,0x0
    6178:	9d ce ff f0 	l.addi r14,r14,-16
    617c:	bd 4e 00 10 	l.sfgtsi r14,16
    6180:	0c 00 00 12 	l.bnf 61c8 <_vfiprintf_r+0x9ac>
    6184:	15 00 00 00 	l.nop 0x0
    6188:	9c a4 00 01 	l.addi r5,r4,1
    618c:	9c 63 00 10 	l.addi r3,r3,16
    6190:	d4 02 b0 00 	l.sw 0(r2),r22
    6194:	d4 02 d0 04 	l.sw 4(r2),r26
    6198:	d4 01 18 38 	l.sw 56(r1),r3
    619c:	bd 45 00 07 	l.sfgtsi r5,7
    61a0:	0f ff ff f3 	l.bnf 616c <_vfiprintf_r+0x950>
    61a4:	d4 01 28 34 	l.sw 52(r1),r5
    61a8:	bc 23 00 00 	l.sfnei r3,0
    61ac:	10 00 00 27 	l.bf 6248 <_vfiprintf_r+0xa2c>
    61b0:	a8 83 00 00 	l.ori r4,r3,0x0
    61b4:	9d ce ff f0 	l.addi r14,r14,-16
    61b8:	bd 4e 00 10 	l.sfgtsi r14,16
    61bc:	9c c0 00 01 	l.addi r6,r0,1
    61c0:	13 ff ff f2 	l.bf 6188 <_vfiprintf_r+0x96c>
    61c4:	a8 52 00 00 	l.ori r2,r18,0x0
    61c8:	e0 63 70 00 	l.add r3,r3,r14
    61cc:	d4 02 b0 00 	l.sw 0(r2),r22
    61d0:	d4 02 70 04 	l.sw 4(r2),r14
    61d4:	d4 01 18 38 	l.sw 56(r1),r3
    61d8:	bd 46 00 07 	l.sfgtsi r6,7
    61dc:	10 00 00 58 	l.bf 633c <_vfiprintf_r+0xb20>
    61e0:	d4 01 30 34 	l.sw 52(r1),r6
    61e4:	9c 42 00 08 	l.addi r2,r2,8
    61e8:	9c c6 00 01 	l.addi r6,r6,1
    61ec:	84 81 00 10 	l.lwz r4,16(r1)
    61f0:	d4 02 c0 00 	l.sw 0(r2),r24
    61f4:	e0 64 18 00 	l.add r3,r4,r3
    61f8:	d4 02 20 04 	l.sw 4(r2),r4
    61fc:	d4 01 18 38 	l.sw 56(r1),r3
    6200:	bd 46 00 07 	l.sfgtsi r6,7
    6204:	0c 00 00 58 	l.bnf 6364 <_vfiprintf_r+0xb48>
    6208:	d4 01 30 34 	l.sw 52(r1),r6
    620c:	bc 23 00 00 	l.sfnei r3,0
    6210:	10 00 01 3d 	l.bf 6704 <_vfiprintf_r+0xee8>
    6214:	a4 5e 00 04 	l.andi r2,r30,0x4
    6218:	bc 22 00 00 	l.sfnei r2,0
    621c:	10 00 01 0f 	l.bf 6658 <_vfiprintf_r+0xe3c>
    6220:	d4 01 18 34 	l.sw 52(r1),r3
    6224:	84 41 00 08 	l.lwz r2,8(r1)
    6228:	84 61 00 04 	l.lwz r3,4(r1)
    622c:	e5 62 18 00 	l.sfges r2,r3
    6230:	10 00 00 03 	l.bf 623c <_vfiprintf_r+0xa20>
    6234:	84 81 00 1c 	l.lwz r4,28(r1)
    6238:	a8 43 00 00 	l.ori r2,r3,0x0
    623c:	e0 84 10 00 	l.add r4,r4,r2
    6240:	00 00 00 9c 	l.j 64b0 <_vfiprintf_r+0xc94>
    6244:	d4 01 20 1c 	l.sw 28(r1),r4
    6248:	84 61 00 0c 	l.lwz r3,12(r1)
    624c:	a8 9c 00 00 	l.ori r4,r28,0x0
    6250:	07 ff fd 1b 	l.jal 56bc <__sprint_r.part.0>
    6254:	9c a1 00 30 	l.addi r5,r1,48
    6258:	bc 2b 00 00 	l.sfnei r11,0
    625c:	10 00 00 0d 	l.bf 6290 <_vfiprintf_r+0xa74>
    6260:	84 81 00 34 	l.lwz r4,52(r1)
    6264:	84 61 00 38 	l.lwz r3,56(r1)
    6268:	9c c4 00 01 	l.addi r6,r4,1
    626c:	03 ff ff c3 	l.j 6178 <_vfiprintf_r+0x95c>
    6270:	a8 52 00 00 	l.ori r2,r18,0x0
    6274:	84 41 00 38 	l.lwz r2,56(r1)
    6278:	bc 22 00 00 	l.sfnei r2,0
    627c:	0c 00 00 05 	l.bnf 6290 <_vfiprintf_r+0xa74>
    6280:	84 61 00 0c 	l.lwz r3,12(r1)
    6284:	a8 9c 00 00 	l.ori r4,r28,0x0
    6288:	07 ff fd 0d 	l.jal 56bc <__sprint_r.part.0>
    628c:	9c a1 00 30 	l.addi r5,r1,48
    6290:	94 5c 00 0c 	l.lhz r2,12(r28)
    6294:	a4 42 00 40 	l.andi r2,r2,0x40
    6298:	bc 22 00 00 	l.sfnei r2,0
    629c:	13 ff fe 74 	l.bf 5c6c <_vfiprintf_r+0x450>
    62a0:	85 61 00 1c 	l.lwz r11,28(r1)
    62a4:	03 ff fe 74 	l.j 5c74 <_vfiprintf_r+0x458>
    62a8:	9c 21 00 d0 	l.addi r1,r1,208
    62ac:	bc 05 00 01 	l.sfeqi r5,1
    62b0:	10 00 00 f9 	l.bf 6694 <_vfiprintf_r+0xe78>
    62b4:	bc 05 00 02 	l.sfeqi r5,2
    62b8:	10 00 00 15 	l.bf 630c <_vfiprintf_r+0xaf0>
    62bc:	ab 12 00 00 	l.ori r24,r18,0x0
    62c0:	a4 6e 00 07 	l.andi r3,r14,0x7
    62c4:	b9 ce 00 43 	l.srli r14,r14,0x3
    62c8:	9f 18 ff ff 	l.addi r24,r24,-1
    62cc:	9c 63 00 30 	l.addi r3,r3,48
    62d0:	bc 2e 00 00 	l.sfnei r14,0
    62d4:	13 ff ff fb 	l.bf 62c0 <_vfiprintf_r+0xaa4>
    62d8:	d8 18 18 00 	l.sb 0(r24),r3
    62dc:	a4 9e 00 01 	l.andi r4,r30,0x1
    62e0:	bc 24 00 00 	l.sfnei r4,0
    62e4:	0c 00 01 05 	l.bnf 66f8 <_vfiprintf_r+0xedc>
    62e8:	a8 b8 00 00 	l.ori r5,r24,0x0
    62ec:	bc 23 00 30 	l.sfnei r3,48
    62f0:	0c 00 01 8a 	l.bnf 6918 <_vfiprintf_r+0x10fc>
    62f4:	9c e0 00 30 	l.addi r7,r0,48
    62f8:	9f 18 ff ff 	l.addi r24,r24,-1
    62fc:	e0 72 c0 02 	l.sub r3,r18,r24
    6300:	db e5 3f ff 	l.sb -1(r5),r7
    6304:	03 ff fd f3 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    6308:	d4 01 18 10 	l.sw 16(r1),r3
    630c:	a4 6e 00 0f 	l.andi r3,r14,0xf
    6310:	84 c1 00 24 	l.lwz r6,36(r1)
    6314:	b9 ce 00 44 	l.srli r14,r14,0x4
    6318:	e0 66 18 00 	l.add r3,r6,r3
    631c:	9f 18 ff ff 	l.addi r24,r24,-1
    6320:	8c 63 00 00 	l.lbz r3,0(r3)
    6324:	bc 2e 00 00 	l.sfnei r14,0
    6328:	13 ff ff f9 	l.bf 630c <_vfiprintf_r+0xaf0>
    632c:	d8 18 18 00 	l.sb 0(r24),r3
    6330:	e0 f2 c0 02 	l.sub r7,r18,r24
    6334:	03 ff fd e7 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    6338:	d4 01 38 10 	l.sw 16(r1),r7
    633c:	bc 23 00 00 	l.sfnei r3,0
    6340:	10 00 01 22 	l.bf 67c8 <_vfiprintf_r+0xfac>
    6344:	84 41 00 10 	l.lwz r2,16(r1)
    6348:	d4 01 c0 64 	l.sw 100(r1),r24
    634c:	d4 01 10 68 	l.sw 104(r1),r2
    6350:	d4 01 10 38 	l.sw 56(r1),r2
    6354:	9c 40 00 01 	l.addi r2,r0,1
    6358:	84 61 00 10 	l.lwz r3,16(r1)
    635c:	d4 01 10 34 	l.sw 52(r1),r2
    6360:	a8 52 00 00 	l.ori r2,r18,0x0
    6364:	9c 42 00 08 	l.addi r2,r2,8
    6368:	a4 9e 00 04 	l.andi r4,r30,0x4
    636c:	bc 04 00 00 	l.sfeqi r4,0
    6370:	10 00 00 3f 	l.bf 646c <_vfiprintf_r+0xc50>
    6374:	84 a1 00 04 	l.lwz r5,4(r1)
    6378:	84 c1 00 08 	l.lwz r6,8(r1)
    637c:	e1 c5 30 02 	l.sub r14,r5,r6
    6380:	bd ae 00 00 	l.sflesi r14,0
    6384:	10 00 00 3a 	l.bf 646c <_vfiprintf_r+0xc50>
    6388:	15 00 00 00 	l.nop 0x0
    638c:	bd 4e 00 10 	l.sfgtsi r14,16
    6390:	0c 00 01 73 	l.bnf 695c <_vfiprintf_r+0x1140>
    6394:	15 00 00 00 	l.nop 0x0
    6398:	1a c0 00 00 	l.movhi r22,0x0
    639c:	84 a1 00 34 	l.lwz r5,52(r1)
    63a0:	aa d6 b3 84 	l.ori r22,r22,0xb384
    63a4:	00 00 00 09 	l.j 63c8 <_vfiprintf_r+0xbac>
    63a8:	9f 00 00 10 	l.addi r24,r0,16
    63ac:	9c c5 00 02 	l.addi r6,r5,2
    63b0:	9c 42 00 08 	l.addi r2,r2,8
    63b4:	a8 a4 00 00 	l.ori r5,r4,0x0
    63b8:	9d ce ff f0 	l.addi r14,r14,-16
    63bc:	bd 4e 00 10 	l.sfgtsi r14,16
    63c0:	0c 00 00 12 	l.bnf 6408 <_vfiprintf_r+0xbec>
    63c4:	15 00 00 00 	l.nop 0x0
    63c8:	9c 85 00 01 	l.addi r4,r5,1
    63cc:	9c 63 00 10 	l.addi r3,r3,16
    63d0:	d4 02 b0 00 	l.sw 0(r2),r22
    63d4:	d4 02 c0 04 	l.sw 4(r2),r24
    63d8:	d4 01 18 38 	l.sw 56(r1),r3
    63dc:	bd 44 00 07 	l.sfgtsi r4,7
    63e0:	0f ff ff f3 	l.bnf 63ac <_vfiprintf_r+0xb90>
    63e4:	d4 01 20 34 	l.sw 52(r1),r4
    63e8:	bc 23 00 00 	l.sfnei r3,0
    63ec:	10 00 00 35 	l.bf 64c0 <_vfiprintf_r+0xca4>
    63f0:	a8 a3 00 00 	l.ori r5,r3,0x0
    63f4:	9d ce ff f0 	l.addi r14,r14,-16
    63f8:	bd 4e 00 10 	l.sfgtsi r14,16
    63fc:	9c c0 00 01 	l.addi r6,r0,1
    6400:	13 ff ff f2 	l.bf 63c8 <_vfiprintf_r+0xbac>
    6404:	a8 52 00 00 	l.ori r2,r18,0x0
    6408:	e0 63 70 00 	l.add r3,r3,r14
    640c:	d4 02 b0 00 	l.sw 0(r2),r22
    6410:	d4 02 70 04 	l.sw 4(r2),r14
    6414:	d4 01 18 38 	l.sw 56(r1),r3
    6418:	bd a6 00 07 	l.sflesi r6,7
    641c:	10 00 00 14 	l.bf 646c <_vfiprintf_r+0xc50>
    6420:	d4 01 30 34 	l.sw 52(r1),r6
    6424:	bc 23 00 00 	l.sfnei r3,0
    6428:	10 00 00 0a 	l.bf 6450 <_vfiprintf_r+0xc34>
    642c:	84 41 00 08 	l.lwz r2,8(r1)
    6430:	84 e1 00 04 	l.lwz r7,4(r1)
    6434:	e5 62 38 00 	l.sfges r2,r7
    6438:	0c 00 01 1c 	l.bnf 68a8 <_vfiprintf_r+0x108c>
    643c:	15 00 00 00 	l.nop 0x0
    6440:	84 61 00 1c 	l.lwz r3,28(r1)
    6444:	e0 63 10 00 	l.add r3,r3,r2
    6448:	00 00 00 1a 	l.j 64b0 <_vfiprintf_r+0xc94>
    644c:	d4 01 18 1c 	l.sw 28(r1),r3
    6450:	84 61 00 0c 	l.lwz r3,12(r1)
    6454:	a8 9c 00 00 	l.ori r4,r28,0x0
    6458:	07 ff fc 99 	l.jal 56bc <__sprint_r.part.0>
    645c:	9c a1 00 30 	l.addi r5,r1,48
    6460:	bc 2b 00 00 	l.sfnei r11,0
    6464:	13 ff ff 8b 	l.bf 6290 <_vfiprintf_r+0xa74>
    6468:	84 61 00 38 	l.lwz r3,56(r1)
    646c:	84 41 00 08 	l.lwz r2,8(r1)
    6470:	84 a1 00 04 	l.lwz r5,4(r1)
    6474:	e5 62 28 00 	l.sfges r2,r5
    6478:	10 00 00 03 	l.bf 6484 <_vfiprintf_r+0xc68>
    647c:	84 c1 00 1c 	l.lwz r6,28(r1)
    6480:	a8 45 00 00 	l.ori r2,r5,0x0
    6484:	bc 23 00 00 	l.sfnei r3,0
    6488:	e0 c6 10 00 	l.add r6,r6,r2
    648c:	0c 00 00 09 	l.bnf 64b0 <_vfiprintf_r+0xc94>
    6490:	d4 01 30 1c 	l.sw 28(r1),r6
    6494:	84 61 00 0c 	l.lwz r3,12(r1)
    6498:	a8 9c 00 00 	l.ori r4,r28,0x0
    649c:	07 ff fc 88 	l.jal 56bc <__sprint_r.part.0>
    64a0:	9c a1 00 30 	l.addi r5,r1,48
    64a4:	bc 2b 00 00 	l.sfnei r11,0
    64a8:	13 ff ff 7a 	l.bf 6290 <_vfiprintf_r+0xa74>
    64ac:	15 00 00 00 	l.nop 0x0
    64b0:	9c 80 00 00 	l.addi r4,r0,0
    64b4:	a8 52 00 00 	l.ori r2,r18,0x0
    64b8:	03 ff fd 13 	l.j 5904 <_vfiprintf_r+0xe8>
    64bc:	d4 01 20 34 	l.sw 52(r1),r4
    64c0:	84 61 00 0c 	l.lwz r3,12(r1)
    64c4:	a8 9c 00 00 	l.ori r4,r28,0x0
    64c8:	07 ff fc 7d 	l.jal 56bc <__sprint_r.part.0>
    64cc:	9c a1 00 30 	l.addi r5,r1,48
    64d0:	bc 2b 00 00 	l.sfnei r11,0
    64d4:	13 ff ff 6f 	l.bf 6290 <_vfiprintf_r+0xa74>
    64d8:	84 61 00 38 	l.lwz r3,56(r1)
    64dc:	84 a1 00 34 	l.lwz r5,52(r1)
    64e0:	9c c5 00 01 	l.addi r6,r5,1
    64e4:	03 ff ff b5 	l.j 63b8 <_vfiprintf_r+0xb9c>
    64e8:	a8 52 00 00 	l.ori r2,r18,0x0
    64ec:	84 a1 00 08 	l.lwz r5,8(r1)
    64f0:	e1 c7 28 02 	l.sub r14,r7,r5
    64f4:	bd ae 00 00 	l.sflesi r14,0
    64f8:	13 ff ff 12 	l.bf 6140 <_vfiprintf_r+0x924>
    64fc:	bd ae 00 10 	l.sflesi r14,16
    6500:	10 00 01 1c 	l.bf 6970 <_vfiprintf_r+0x1154>
    6504:	15 00 00 00 	l.nop 0x0
    6508:	1a c0 00 00 	l.movhi r22,0x0
    650c:	00 00 00 09 	l.j 6530 <_vfiprintf_r+0xd14>
    6510:	aa d6 b3 74 	l.ori r22,r22,0xb374
    6514:	9c e4 00 02 	l.addi r7,r4,2
    6518:	9c 42 00 08 	l.addi r2,r2,8
    651c:	a8 85 00 00 	l.ori r4,r5,0x0
    6520:	9d ce ff f0 	l.addi r14,r14,-16
    6524:	bd 4e 00 10 	l.sfgtsi r14,16
    6528:	0c 00 00 13 	l.bnf 6574 <_vfiprintf_r+0xd58>
    652c:	15 00 00 00 	l.nop 0x0
    6530:	9c a4 00 01 	l.addi r5,r4,1
    6534:	9c 63 00 10 	l.addi r3,r3,16
    6538:	9c c0 00 10 	l.addi r6,r0,16
    653c:	d4 02 b0 00 	l.sw 0(r2),r22
    6540:	d4 02 30 04 	l.sw 4(r2),r6
    6544:	d4 01 18 38 	l.sw 56(r1),r3
    6548:	bd 45 00 07 	l.sfgtsi r5,7
    654c:	0f ff ff f2 	l.bnf 6514 <_vfiprintf_r+0xcf8>
    6550:	d4 01 28 34 	l.sw 52(r1),r5
    6554:	bc 23 00 00 	l.sfnei r3,0
    6558:	10 00 00 12 	l.bf 65a0 <_vfiprintf_r+0xd84>
    655c:	a8 83 00 00 	l.ori r4,r3,0x0
    6560:	9d ce ff f0 	l.addi r14,r14,-16
    6564:	bd 4e 00 10 	l.sfgtsi r14,16
    6568:	9c e0 00 01 	l.addi r7,r0,1
    656c:	13 ff ff f1 	l.bf 6530 <_vfiprintf_r+0xd14>
    6570:	a8 52 00 00 	l.ori r2,r18,0x0
    6574:	e0 63 70 00 	l.add r3,r3,r14
    6578:	d4 02 b0 00 	l.sw 0(r2),r22
    657c:	d4 02 70 04 	l.sw 4(r2),r14
    6580:	d4 01 18 38 	l.sw 56(r1),r3
    6584:	bd 47 00 07 	l.sfgtsi r7,7
    6588:	10 00 00 8a 	l.bf 67b0 <_vfiprintf_r+0xf94>
    658c:	d4 01 38 34 	l.sw 52(r1),r7
    6590:	9c 42 00 08 	l.addi r2,r2,8
    6594:	9c c7 00 01 	l.addi r6,r7,1
    6598:	03 ff fe ea 	l.j 6140 <_vfiprintf_r+0x924>
    659c:	a8 87 00 00 	l.ori r4,r7,0x0
    65a0:	84 61 00 0c 	l.lwz r3,12(r1)
    65a4:	a8 9c 00 00 	l.ori r4,r28,0x0
    65a8:	07 ff fc 45 	l.jal 56bc <__sprint_r.part.0>
    65ac:	9c a1 00 30 	l.addi r5,r1,48
    65b0:	bc 2b 00 00 	l.sfnei r11,0
    65b4:	13 ff ff 37 	l.bf 6290 <_vfiprintf_r+0xa74>
    65b8:	84 81 00 34 	l.lwz r4,52(r1)
    65bc:	84 61 00 38 	l.lwz r3,56(r1)
    65c0:	9c e4 00 01 	l.addi r7,r4,1
    65c4:	03 ff ff d7 	l.j 6520 <_vfiprintf_r+0xd04>
    65c8:	a8 52 00 00 	l.ori r2,r18,0x0
    65cc:	bc 23 00 00 	l.sfnei r3,0
    65d0:	10 00 00 62 	l.bf 6758 <_vfiprintf_r+0xf3c>
    65d4:	84 41 00 18 	l.lwz r2,24(r1)
    65d8:	bc 22 00 00 	l.sfnei r2,0
    65dc:	0c 00 00 5c 	l.bnf 674c <_vfiprintf_r+0xf30>
    65e0:	a8 83 00 00 	l.ori r4,r3,0x0
    65e4:	9c 41 00 2e 	l.addi r2,r1,46
    65e8:	9c 60 00 02 	l.addi r3,r0,2
    65ec:	d4 01 10 64 	l.sw 100(r1),r2
    65f0:	d4 01 18 68 	l.sw 104(r1),r3
    65f4:	a8 c5 00 00 	l.ori r6,r5,0x0
    65f8:	03 ff fe cb 	l.j 6124 <_vfiprintf_r+0x908>
    65fc:	a8 52 00 00 	l.ori r2,r18,0x0
    6600:	bc 23 00 00 	l.sfnei r3,0
    6604:	10 00 00 60 	l.bf 6784 <_vfiprintf_r+0xf68>
    6608:	a8 83 00 00 	l.ori r4,r3,0x0
    660c:	9c c0 00 01 	l.addi r6,r0,1
    6610:	03 ff fe c8 	l.j 6130 <_vfiprintf_r+0x914>
    6614:	a8 52 00 00 	l.ori r2,r18,0x0
    6618:	d4 01 18 10 	l.sw 16(r1),r3
    661c:	03 ff fd 2d 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    6620:	ab 12 00 00 	l.ori r24,r18,0x0
    6624:	bc 23 00 00 	l.sfnei r3,0
    6628:	10 00 00 95 	l.bf 687c <_vfiprintf_r+0x1060>
    662c:	90 41 00 2d 	l.lbs r2,45(r1)
    6630:	bc 22 00 00 	l.sfnei r2,0
    6634:	0c 00 00 75 	l.bnf 6808 <_vfiprintf_r+0xfec>
    6638:	9c e1 00 2d 	l.addi r7,r1,45
    663c:	9c 40 00 01 	l.addi r2,r0,1
    6640:	a8 c2 00 00 	l.ori r6,r2,0x0
    6644:	d4 01 10 68 	l.sw 104(r1),r2
    6648:	a8 62 00 00 	l.ori r3,r2,0x0
    664c:	d4 01 38 64 	l.sw 100(r1),r7
    6650:	03 ff fe a5 	l.j 60e4 <_vfiprintf_r+0x8c8>
    6654:	a8 52 00 00 	l.ori r2,r18,0x0
    6658:	84 41 00 04 	l.lwz r2,4(r1)
    665c:	84 81 00 08 	l.lwz r4,8(r1)
    6660:	e1 c2 20 02 	l.sub r14,r2,r4
    6664:	bd 4e 00 00 	l.sfgtsi r14,0
    6668:	13 ff ff 49 	l.bf 638c <_vfiprintf_r+0xb70>
    666c:	a8 52 00 00 	l.ori r2,r18,0x0
    6670:	84 41 00 08 	l.lwz r2,8(r1)
    6674:	84 c1 00 04 	l.lwz r6,4(r1)
    6678:	e5 62 30 00 	l.sfges r2,r6
    667c:	10 00 00 03 	l.bf 6688 <_vfiprintf_r+0xe6c>
    6680:	84 e1 00 1c 	l.lwz r7,28(r1)
    6684:	a8 46 00 00 	l.ori r2,r6,0x0
    6688:	e0 e7 10 00 	l.add r7,r7,r2
    668c:	03 ff ff 89 	l.j 64b0 <_vfiprintf_r+0xc94>
    6690:	d4 01 38 1c 	l.sw 28(r1),r7
    6694:	bc 4e 00 09 	l.sfgtui r14,9
    6698:	10 00 00 0b 	l.bf 66c4 <_vfiprintf_r+0xea8>
    669c:	15 00 00 00 	l.nop 0x0
    66a0:	9d ce 00 30 	l.addi r14,r14,48
    66a4:	84 81 00 28 	l.lwz r4,40(r1)
    66a8:	d8 01 70 63 	l.sb 99(r1),r14
    66ac:	d4 01 20 10 	l.sw 16(r1),r4
    66b0:	03 ff fd 08 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    66b4:	9f 01 00 63 	l.addi r24,r1,99
    66b8:	d4 01 28 10 	l.sw 16(r1),r5
    66bc:	03 ff fd 05 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    66c0:	ab 12 00 00 	l.ori r24,r18,0x0
    66c4:	ab 12 00 00 	l.ori r24,r18,0x0
    66c8:	a8 6e 00 00 	l.ori r3,r14,0x0
    66cc:	9c 80 00 0a 	l.addi r4,r0,10
    66d0:	04 00 11 8f 	l.jal ad0c <__umodsi3>
    66d4:	9f 18 ff ff 	l.addi r24,r24,-1
    66d8:	9d 6b 00 30 	l.addi r11,r11,48
    66dc:	a8 6e 00 00 	l.ori r3,r14,0x0
    66e0:	d8 18 58 00 	l.sb 0(r24),r11
    66e4:	04 00 11 4b 	l.jal ac10 <__udivsi3>
    66e8:	9c 80 00 0a 	l.addi r4,r0,10
    66ec:	bc 2b 00 00 	l.sfnei r11,0
    66f0:	13 ff ff f6 	l.bf 66c8 <_vfiprintf_r+0xeac>
    66f4:	a9 cb 00 00 	l.ori r14,r11,0x0
    66f8:	e0 b2 c0 02 	l.sub r5,r18,r24
    66fc:	03 ff fc f5 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    6700:	d4 01 28 10 	l.sw 16(r1),r5
    6704:	84 61 00 0c 	l.lwz r3,12(r1)
    6708:	a8 9c 00 00 	l.ori r4,r28,0x0
    670c:	07 ff fb ec 	l.jal 56bc <__sprint_r.part.0>
    6710:	9c a1 00 30 	l.addi r5,r1,48
    6714:	bc 2b 00 00 	l.sfnei r11,0
    6718:	13 ff fe de 	l.bf 6290 <_vfiprintf_r+0xa74>
    671c:	84 61 00 38 	l.lwz r3,56(r1)
    6720:	03 ff ff 12 	l.j 6368 <_vfiprintf_r+0xb4c>
    6724:	a8 52 00 00 	l.ori r2,r18,0x0
    6728:	84 61 00 0c 	l.lwz r3,12(r1)
    672c:	a8 9c 00 00 	l.ori r4,r28,0x0
    6730:	07 ff fb e3 	l.jal 56bc <__sprint_r.part.0>
    6734:	9c a1 00 30 	l.addi r5,r1,48
    6738:	bc 2b 00 00 	l.sfnei r11,0
    673c:	13 ff fe d5 	l.bf 6290 <_vfiprintf_r+0xa74>
    6740:	a8 52 00 00 	l.ori r2,r18,0x0
    6744:	03 ff fc b3 	l.j 5a10 <_vfiprintf_r+0x1f4>
    6748:	84 c1 00 1c 	l.lwz r6,28(r1)
    674c:	a8 c5 00 00 	l.ori r6,r5,0x0
    6750:	03 ff fe 78 	l.j 6130 <_vfiprintf_r+0x914>
    6754:	a8 52 00 00 	l.ori r2,r18,0x0
    6758:	84 61 00 0c 	l.lwz r3,12(r1)
    675c:	a8 9c 00 00 	l.ori r4,r28,0x0
    6760:	07 ff fb d7 	l.jal 56bc <__sprint_r.part.0>
    6764:	9c a1 00 30 	l.addi r5,r1,48
    6768:	bc 2b 00 00 	l.sfnei r11,0
    676c:	13 ff fe c9 	l.bf 6290 <_vfiprintf_r+0xa74>
    6770:	84 81 00 34 	l.lwz r4,52(r1)
    6774:	84 61 00 38 	l.lwz r3,56(r1)
    6778:	9c c4 00 01 	l.addi r6,r4,1
    677c:	03 ff fe 5d 	l.j 60f0 <_vfiprintf_r+0x8d4>
    6780:	a8 52 00 00 	l.ori r2,r18,0x0
    6784:	84 61 00 0c 	l.lwz r3,12(r1)
    6788:	a8 9c 00 00 	l.ori r4,r28,0x0
    678c:	07 ff fb cc 	l.jal 56bc <__sprint_r.part.0>
    6790:	9c a1 00 30 	l.addi r5,r1,48
    6794:	bc 2b 00 00 	l.sfnei r11,0
    6798:	13 ff fe be 	l.bf 6290 <_vfiprintf_r+0xa74>
    679c:	84 81 00 34 	l.lwz r4,52(r1)
    67a0:	84 61 00 38 	l.lwz r3,56(r1)
    67a4:	9c c4 00 01 	l.addi r6,r4,1
    67a8:	03 ff fe 62 	l.j 6130 <_vfiprintf_r+0x914>
    67ac:	a8 52 00 00 	l.ori r2,r18,0x0
    67b0:	bc 23 00 00 	l.sfnei r3,0
    67b4:	10 00 00 49 	l.bf 68d8 <_vfiprintf_r+0x10bc>
    67b8:	a8 83 00 00 	l.ori r4,r3,0x0
    67bc:	9c c0 00 01 	l.addi r6,r0,1
    67c0:	03 ff fe 60 	l.j 6140 <_vfiprintf_r+0x924>
    67c4:	a8 52 00 00 	l.ori r2,r18,0x0
    67c8:	84 61 00 0c 	l.lwz r3,12(r1)
    67cc:	a8 9c 00 00 	l.ori r4,r28,0x0
    67d0:	07 ff fb bb 	l.jal 56bc <__sprint_r.part.0>
    67d4:	9c a1 00 30 	l.addi r5,r1,48
    67d8:	bc 2b 00 00 	l.sfnei r11,0
    67dc:	13 ff fe ad 	l.bf 6290 <_vfiprintf_r+0xa74>
    67e0:	84 c1 00 34 	l.lwz r6,52(r1)
    67e4:	84 61 00 38 	l.lwz r3,56(r1)
    67e8:	9c c6 00 01 	l.addi r6,r6,1
    67ec:	03 ff fe 80 	l.j 61ec <_vfiprintf_r+0x9d0>
    67f0:	a8 52 00 00 	l.ori r2,r18,0x0
    67f4:	e1 c0 70 02 	l.sub r14,r0,r14
    67f8:	d8 01 38 2d 	l.sb 45(r1),r7
    67fc:	9e c0 00 2d 	l.addi r22,r0,45
    6800:	03 ff fc 9c 	l.j 5a70 <_vfiprintf_r+0x254>
    6804:	9c a0 00 01 	l.addi r5,r0,1
    6808:	84 41 00 18 	l.lwz r2,24(r1)
    680c:	9c c0 00 01 	l.addi r6,r0,1
    6810:	bc 22 00 00 	l.sfnei r2,0
    6814:	0c 00 00 29 	l.bnf 68b8 <_vfiprintf_r+0x109c>
    6818:	a8 52 00 00 	l.ori r2,r18,0x0
    681c:	9c 60 00 02 	l.addi r3,r0,2
    6820:	9c a1 00 2e 	l.addi r5,r1,46
    6824:	d4 12 18 04 	l.sw 4(r18),r3
    6828:	03 ff fe 3f 	l.j 6124 <_vfiprintf_r+0x908>
    682c:	d4 12 28 00 	l.sw 0(r18),r5
    6830:	9c a5 00 04 	l.addi r5,r5,4
    6834:	d4 01 28 14 	l.sw 20(r1),r5
    6838:	9c a0 00 01 	l.addi r5,r0,1
    683c:	03 ff fc 8a 	l.j 5a64 <_vfiprintf_r+0x248>
    6840:	85 c4 00 00 	l.lwz r14,0(r4)
    6844:	84 a1 00 14 	l.lwz r5,20(r1)
    6848:	9c a5 00 04 	l.addi r5,r5,4
    684c:	d4 01 28 14 	l.sw 20(r1),r5
    6850:	a8 a3 00 00 	l.ori r5,r3,0x0
    6854:	03 ff fc 84 	l.j 5a64 <_vfiprintf_r+0x248>
    6858:	85 c4 00 00 	l.lwz r14,0(r4)
    685c:	9c c6 00 04 	l.addi r6,r6,4
    6860:	d4 01 30 14 	l.sw 20(r1),r6
    6864:	03 ff fd 6c 	l.j 5e14 <_vfiprintf_r+0x5f8>
    6868:	85 c5 00 00 	l.lwz r14,0(r5)
    686c:	9c c6 00 04 	l.addi r6,r6,4
    6870:	d4 01 30 14 	l.sw 20(r1),r6
    6874:	03 ff fd 8d 	l.j 5ea8 <_vfiprintf_r+0x68c>
    6878:	85 c4 00 00 	l.lwz r14,0(r4)
    687c:	84 61 00 0c 	l.lwz r3,12(r1)
    6880:	a8 9c 00 00 	l.ori r4,r28,0x0
    6884:	07 ff fb 8e 	l.jal 56bc <__sprint_r.part.0>
    6888:	9c a1 00 30 	l.addi r5,r1,48
    688c:	bc 2b 00 00 	l.sfnei r11,0
    6890:	13 ff fe 80 	l.bf 6290 <_vfiprintf_r+0xa74>
    6894:	84 81 00 34 	l.lwz r4,52(r1)
    6898:	84 61 00 38 	l.lwz r3,56(r1)
    689c:	9c c4 00 01 	l.addi r6,r4,1
    68a0:	03 ff fe 04 	l.j 60b0 <_vfiprintf_r+0x894>
    68a4:	a8 52 00 00 	l.ori r2,r18,0x0
    68a8:	03 ff fe e6 	l.j 6440 <_vfiprintf_r+0xc24>
    68ac:	a8 47 00 00 	l.ori r2,r7,0x0
    68b0:	03 ff fd 98 	l.j 5f10 <_vfiprintf_r+0x6f4>
    68b4:	d4 01 d0 10 	l.sw 16(r1),r26
    68b8:	03 ff fe 22 	l.j 6140 <_vfiprintf_r+0x924>
    68bc:	a8 83 00 00 	l.ori r4,r3,0x0
    68c0:	d4 01 70 14 	l.sw 20(r1),r14
    68c4:	04 00 0e 36 	l.jal a19c <strlen>
    68c8:	9f 40 00 00 	l.addi r26,r0,0
    68cc:	92 c1 00 2d 	l.lbs r22,45(r1)
    68d0:	03 ff fc 80 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    68d4:	d4 01 58 10 	l.sw 16(r1),r11
    68d8:	84 61 00 0c 	l.lwz r3,12(r1)
    68dc:	a8 9c 00 00 	l.ori r4,r28,0x0
    68e0:	07 ff fb 77 	l.jal 56bc <__sprint_r.part.0>
    68e4:	9c a1 00 30 	l.addi r5,r1,48
    68e8:	bc 2b 00 00 	l.sfnei r11,0
    68ec:	13 ff fe 69 	l.bf 6290 <_vfiprintf_r+0xa74>
    68f0:	84 81 00 34 	l.lwz r4,52(r1)
    68f4:	84 61 00 38 	l.lwz r3,56(r1)
    68f8:	9c c4 00 01 	l.addi r6,r4,1
    68fc:	03 ff fe 11 	l.j 6140 <_vfiprintf_r+0x924>
    6900:	a8 52 00 00 	l.ori r2,r18,0x0
    6904:	84 81 00 34 	l.lwz r4,52(r1)
    6908:	1a c0 00 00 	l.movhi r22,0x0
    690c:	9c 84 00 01 	l.addi r4,r4,1
    6910:	03 ff fc a9 	l.j 5bb4 <_vfiprintf_r+0x398>
    6914:	aa d6 b3 84 	l.ori r22,r22,0xb384
    6918:	e0 d2 c0 02 	l.sub r6,r18,r24
    691c:	03 ff fc 6d 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    6920:	d4 01 30 10 	l.sw 16(r1),r6
    6924:	bc ba 00 06 	l.sfleui r26,6
    6928:	10 00 00 04 	l.bf 6938 <_vfiprintf_r+0x111c>
    692c:	ac 7a ff ff 	l.xori r3,r26,-1
    6930:	9f 40 00 06 	l.addi r26,r0,6
    6934:	ac 7a ff ff 	l.xori r3,r26,-1
    6938:	1b 00 00 00 	l.movhi r24,0x0
    693c:	b8 63 00 9f 	l.srai r3,r3,0x1f
    6940:	d4 01 d0 10 	l.sw 16(r1),r26
    6944:	d4 01 70 14 	l.sw 20(r1),r14
    6948:	e0 7a 18 03 	l.and r3,r26,r3
    694c:	ab 18 b2 08 	l.ori r24,r24,0xb208
    6950:	d4 01 18 08 	l.sw 8(r1),r3
    6954:	03 ff fc 69 	l.j 5af8 <_vfiprintf_r+0x2dc>
    6958:	9f 40 00 00 	l.addi r26,r0,0
    695c:	1a c0 00 00 	l.movhi r22,0x0
    6960:	84 c1 00 34 	l.lwz r6,52(r1)
    6964:	aa d6 b3 84 	l.ori r22,r22,0xb384
    6968:	03 ff fe a8 	l.j 6408 <_vfiprintf_r+0xbec>
    696c:	9c c6 00 01 	l.addi r6,r6,1
    6970:	1a c0 00 00 	l.movhi r22,0x0
    6974:	a8 e6 00 00 	l.ori r7,r6,0x0
    6978:	03 ff fe ff 	l.j 6574 <_vfiprintf_r+0xd58>
    697c:	aa d6 b3 74 	l.ori r22,r22,0xb374
    6980:	d4 01 d0 10 	l.sw 16(r1),r26
    6984:	92 c1 00 2d 	l.lbs r22,45(r1)
    6988:	d4 01 70 14 	l.sw 20(r1),r14
    698c:	03 ff fc 51 	l.j 5ad0 <_vfiprintf_r+0x2b4>
    6990:	ab 4b 00 00 	l.ori r26,r11,0x0
    6994:	84 c1 00 14 	l.lwz r6,20(r1)
    6998:	87 46 00 00 	l.lwz r26,0(r6)
    699c:	9c c6 00 04 	l.addi r6,r6,4
    69a0:	bd 7a 00 00 	l.sfgesi r26,0
    69a4:	13 ff fc 0d 	l.bf 59d8 <_vfiprintf_r+0x1bc>
    69a8:	d4 01 30 14 	l.sw 20(r1),r6
    69ac:	03 ff fc 0b 	l.j 59d8 <_vfiprintf_r+0x1bc>
    69b0:	9f 40 ff ff 	l.addi r26,r0,-1

000069b4 <vfiprintf>:
    69b4:	d7 e1 4f fc 	l.sw -4(r1),r9
    69b8:	d7 e1 17 f0 	l.sw -16(r1),r2
    69bc:	d7 e1 77 f4 	l.sw -12(r1),r14
    69c0:	d7 e1 97 f8 	l.sw -8(r1),r18
    69c4:	d7 e1 0f ec 	l.sw -20(r1),r1
    69c8:	9c 21 ff ec 	l.addi r1,r1,-20
    69cc:	aa 43 00 00 	l.ori r18,r3,0x0
    69d0:	a9 c4 00 00 	l.ori r14,r4,0x0
    69d4:	07 ff f8 f2 	l.jal 4d9c <__getreent>
    69d8:	a8 45 00 00 	l.ori r2,r5,0x0
    69dc:	a8 92 00 00 	l.ori r4,r18,0x0
    69e0:	a8 ae 00 00 	l.ori r5,r14,0x0
    69e4:	a8 c2 00 00 	l.ori r6,r2,0x0
    69e8:	07 ff fb 8d 	l.jal 581c <_vfiprintf_r>
    69ec:	a8 6b 00 00 	l.ori r3,r11,0x0
    69f0:	9c 21 00 14 	l.addi r1,r1,20
    69f4:	85 21 ff fc 	l.lwz r9,-4(r1)
    69f8:	84 21 ff ec 	l.lwz r1,-20(r1)
    69fc:	84 41 ff f0 	l.lwz r2,-16(r1)
    6a00:	85 c1 ff f4 	l.lwz r14,-12(r1)
    6a04:	44 00 48 00 	l.jr r9
    6a08:	86 41 ff f8 	l.lwz r18,-8(r1)

00006a0c <__sbprintf>:
    6a0c:	94 e4 00 0c 	l.lhz r7,12(r4)
    6a10:	d7 e1 17 f0 	l.sw -16(r1),r2
    6a14:	d7 e1 77 f4 	l.sw -12(r1),r14
    6a18:	a8 44 00 00 	l.ori r2,r4,0x0
    6a1c:	85 c4 00 64 	l.lwz r14,100(r4)
    6a20:	9c 80 ff fd 	l.addi r4,r0,-3
    6a24:	d7 e1 97 f8 	l.sw -8(r1),r18
    6a28:	e0 e7 20 03 	l.and r7,r7,r4
    6a2c:	d7 e1 4f fc 	l.sw -4(r1),r9
    6a30:	d7 e1 0f ec 	l.sw -20(r1),r1
    6a34:	9c 21 fb 84 	l.addi r1,r1,-1148
    6a38:	9d 00 04 00 	l.addi r8,r0,1024
    6a3c:	dc 01 38 0c 	l.sh 12(r1),r7
    6a40:	94 e2 00 0e 	l.lhz r7,14(r2)
    6a44:	9d 61 00 68 	l.addi r11,r1,104
    6a48:	85 a2 00 1c 	l.lwz r13,28(r2)
    6a4c:	85 82 00 24 	l.lwz r12,36(r2)
    6a50:	dc 01 38 0e 	l.sh 14(r1),r7
    6a54:	a8 81 00 00 	l.ori r4,r1,0x0
    6a58:	9c e0 00 00 	l.addi r7,r0,0
    6a5c:	d4 01 70 64 	l.sw 100(r1),r14
    6a60:	aa 43 00 00 	l.ori r18,r3,0x0
    6a64:	d4 01 68 1c 	l.sw 28(r1),r13
    6a68:	d4 01 60 24 	l.sw 36(r1),r12
    6a6c:	d4 01 58 00 	l.sw 0(r1),r11
    6a70:	d4 01 58 10 	l.sw 16(r1),r11
    6a74:	d4 01 40 08 	l.sw 8(r1),r8
    6a78:	d4 01 40 14 	l.sw 20(r1),r8
    6a7c:	07 ff fb 68 	l.jal 581c <_vfiprintf_r>
    6a80:	d4 01 38 18 	l.sw 24(r1),r7
    6a84:	bd 8b 00 00 	l.sfltsi r11,0
    6a88:	10 00 00 08 	l.bf 6aa8 <__sbprintf+0x9c>
    6a8c:	a9 cb 00 00 	l.ori r14,r11,0x0
    6a90:	a8 72 00 00 	l.ori r3,r18,0x0
    6a94:	04 00 01 c6 	l.jal 71ac <_fflush_r>
    6a98:	a8 81 00 00 	l.ori r4,r1,0x0
    6a9c:	bc 0b 00 00 	l.sfeqi r11,0
    6aa0:	0c 00 00 12 	l.bnf 6ae8 <__sbprintf+0xdc>
    6aa4:	15 00 00 00 	l.nop 0x0
    6aa8:	94 61 00 0c 	l.lhz r3,12(r1)
    6aac:	a4 63 00 40 	l.andi r3,r3,0x40
    6ab0:	bc 03 00 00 	l.sfeqi r3,0
    6ab4:	10 00 00 05 	l.bf 6ac8 <__sbprintf+0xbc>
    6ab8:	15 00 00 00 	l.nop 0x0
    6abc:	94 62 00 0c 	l.lhz r3,12(r2)
    6ac0:	a8 63 00 40 	l.ori r3,r3,0x40
    6ac4:	dc 02 18 0c 	l.sh 12(r2),r3
    6ac8:	9c 21 04 7c 	l.addi r1,r1,1148
    6acc:	a9 6e 00 00 	l.ori r11,r14,0x0
    6ad0:	85 21 ff fc 	l.lwz r9,-4(r1)
    6ad4:	84 21 ff ec 	l.lwz r1,-20(r1)
    6ad8:	84 41 ff f0 	l.lwz r2,-16(r1)
    6adc:	85 c1 ff f4 	l.lwz r14,-12(r1)
    6ae0:	44 00 48 00 	l.jr r9
    6ae4:	86 41 ff f8 	l.lwz r18,-8(r1)
    6ae8:	03 ff ff f0 	l.j 6aa8 <__sbprintf+0x9c>
    6aec:	9d c0 ff ff 	l.addi r14,r0,-1

00006af0 <__swsetup_r>:
    6af0:	d7 e1 17 f4 	l.sw -12(r1),r2
    6af4:	d7 e1 77 f8 	l.sw -8(r1),r14
    6af8:	d7 e1 4f fc 	l.sw -4(r1),r9
    6afc:	d7 e1 0f f0 	l.sw -16(r1),r1
    6b00:	9c 21 ff f0 	l.addi r1,r1,-16
    6b04:	a9 c3 00 00 	l.ori r14,r3,0x0
    6b08:	07 ff f8 a5 	l.jal 4d9c <__getreent>
    6b0c:	a8 44 00 00 	l.ori r2,r4,0x0
    6b10:	bc 0b 00 00 	l.sfeqi r11,0
    6b14:	10 00 00 06 	l.bf 6b2c <__swsetup_r+0x3c>
    6b18:	15 00 00 00 	l.nop 0x0
    6b1c:	84 6b 00 38 	l.lwz r3,56(r11)
    6b20:	bc 23 00 00 	l.sfnei r3,0
    6b24:	0c 00 00 44 	l.bnf 6c34 <__swsetup_r+0x144>
    6b28:	15 00 00 00 	l.nop 0x0
    6b2c:	98 a2 00 0c 	l.lhs r5,12(r2)
    6b30:	a4 85 ff ff 	l.andi r4,r5,0xffff
    6b34:	a4 64 00 08 	l.andi r3,r4,0x8
    6b38:	bc 03 00 00 	l.sfeqi r3,0
    6b3c:	10 00 00 18 	l.bf 6b9c <__swsetup_r+0xac>
    6b40:	a4 64 00 10 	l.andi r3,r4,0x10
    6b44:	84 c2 00 10 	l.lwz r6,16(r2)
    6b48:	bc 26 00 00 	l.sfnei r6,0
    6b4c:	0c 00 00 21 	l.bnf 6bd0 <__swsetup_r+0xe0>
    6b50:	a4 64 02 80 	l.andi r3,r4,0x280
    6b54:	a4 64 00 01 	l.andi r3,r4,0x1
    6b58:	bc 03 00 00 	l.sfeqi r3,0
    6b5c:	10 00 00 26 	l.bf 6bf4 <__swsetup_r+0x104>
    6b60:	a4 84 00 02 	l.andi r4,r4,0x2
    6b64:	84 62 00 14 	l.lwz r3,20(r2)
    6b68:	9c 80 00 00 	l.addi r4,r0,0
    6b6c:	e0 60 18 02 	l.sub r3,r0,r3
    6b70:	d4 02 20 08 	l.sw 8(r2),r4
    6b74:	d4 02 18 18 	l.sw 24(r2),r3
    6b78:	bc 26 00 00 	l.sfnei r6,0
    6b7c:	0c 00 00 26 	l.bnf 6c14 <__swsetup_r+0x124>
    6b80:	9d 60 00 00 	l.addi r11,r0,0
    6b84:	9c 21 00 10 	l.addi r1,r1,16
    6b88:	85 21 ff fc 	l.lwz r9,-4(r1)
    6b8c:	84 21 ff f0 	l.lwz r1,-16(r1)
    6b90:	84 41 ff f4 	l.lwz r2,-12(r1)
    6b94:	44 00 48 00 	l.jr r9
    6b98:	85 c1 ff f8 	l.lwz r14,-8(r1)
    6b9c:	bc 23 00 00 	l.sfnei r3,0
    6ba0:	0c 00 00 3c 	l.bnf 6c90 <__swsetup_r+0x1a0>
    6ba4:	a4 84 00 04 	l.andi r4,r4,0x4
    6ba8:	bc 24 00 00 	l.sfnei r4,0
    6bac:	10 00 00 26 	l.bf 6c44 <__swsetup_r+0x154>
    6bb0:	15 00 00 00 	l.nop 0x0
    6bb4:	84 c2 00 10 	l.lwz r6,16(r2)
    6bb8:	a8 85 00 08 	l.ori r4,r5,0x8
    6bbc:	bc 26 00 00 	l.sfnei r6,0
    6bc0:	dc 02 20 0c 	l.sh 12(r2),r4
    6bc4:	13 ff ff e4 	l.bf 6b54 <__swsetup_r+0x64>
    6bc8:	a4 84 ff ff 	l.andi r4,r4,0xffff
    6bcc:	a4 64 02 80 	l.andi r3,r4,0x280
    6bd0:	bc 03 02 00 	l.sfeqi r3,512
    6bd4:	13 ff ff e1 	l.bf 6b58 <__swsetup_r+0x68>
    6bd8:	a4 64 00 01 	l.andi r3,r4,0x1
    6bdc:	a8 82 00 00 	l.ori r4,r2,0x0
    6be0:	04 00 06 c5 	l.jal 86f4 <__smakebuf_r>
    6be4:	a8 6e 00 00 	l.ori r3,r14,0x0
    6be8:	94 82 00 0c 	l.lhz r4,12(r2)
    6bec:	03 ff ff da 	l.j 6b54 <__swsetup_r+0x64>
    6bf0:	84 c2 00 10 	l.lwz r6,16(r2)
    6bf4:	bc 24 00 00 	l.sfnei r4,0
    6bf8:	10 00 00 03 	l.bf 6c04 <__swsetup_r+0x114>
    6bfc:	15 00 00 00 	l.nop 0x0
    6c00:	84 62 00 14 	l.lwz r3,20(r2)
    6c04:	d4 02 18 08 	l.sw 8(r2),r3
    6c08:	bc 26 00 00 	l.sfnei r6,0
    6c0c:	13 ff ff de 	l.bf 6b84 <__swsetup_r+0x94>
    6c10:	9d 60 00 00 	l.addi r11,r0,0
    6c14:	98 62 00 0c 	l.lhs r3,12(r2)
    6c18:	a4 83 00 80 	l.andi r4,r3,0x80
    6c1c:	e4 04 58 00 	l.sfeq r4,r11
    6c20:	13 ff ff d9 	l.bf 6b84 <__swsetup_r+0x94>
    6c24:	a8 63 00 40 	l.ori r3,r3,0x40
    6c28:	9d 60 ff ff 	l.addi r11,r0,-1
    6c2c:	03 ff ff d6 	l.j 6b84 <__swsetup_r+0x94>
    6c30:	dc 02 18 0c 	l.sh 12(r2),r3
    6c34:	04 00 02 95 	l.jal 7688 <__sinit>
    6c38:	a8 6b 00 00 	l.ori r3,r11,0x0
    6c3c:	03 ff ff bd 	l.j 6b30 <__swsetup_r+0x40>
    6c40:	98 a2 00 0c 	l.lhs r5,12(r2)
    6c44:	84 82 00 30 	l.lwz r4,48(r2)
    6c48:	bc 04 00 00 	l.sfeqi r4,0
    6c4c:	10 00 00 0a 	l.bf 6c74 <__swsetup_r+0x184>
    6c50:	9c 62 00 40 	l.addi r3,r2,64
    6c54:	e4 04 18 00 	l.sfeq r4,r3
    6c58:	10 00 00 06 	l.bf 6c70 <__swsetup_r+0x180>
    6c5c:	9c 60 00 00 	l.addi r3,r0,0
    6c60:	04 00 03 a0 	l.jal 7ae0 <_free_r>
    6c64:	a8 6e 00 00 	l.ori r3,r14,0x0
    6c68:	98 a2 00 0c 	l.lhs r5,12(r2)
    6c6c:	9c 60 00 00 	l.addi r3,r0,0
    6c70:	d4 02 18 30 	l.sw 48(r2),r3
    6c74:	84 c2 00 10 	l.lwz r6,16(r2)
    6c78:	9c 80 ff db 	l.addi r4,r0,-37
    6c7c:	9c 60 00 00 	l.addi r3,r0,0
    6c80:	e0 a5 20 03 	l.and r5,r5,r4
    6c84:	d4 02 18 04 	l.sw 4(r2),r3
    6c88:	03 ff ff cc 	l.j 6bb8 <__swsetup_r+0xc8>
    6c8c:	d4 02 30 00 	l.sw 0(r2),r6
    6c90:	9c 60 00 09 	l.addi r3,r0,9
    6c94:	a8 a5 00 40 	l.ori r5,r5,0x40
    6c98:	d4 0e 18 00 	l.sw 0(r14),r3
    6c9c:	dc 02 28 0c 	l.sh 12(r2),r5
    6ca0:	03 ff ff b9 	l.j 6b84 <__swsetup_r+0x94>
    6ca4:	9d 60 ff ff 	l.addi r11,r0,-1

00006ca8 <__call_exitprocs>:
    6ca8:	d7 e1 17 d8 	l.sw -40(r1),r2
    6cac:	18 40 00 00 	l.movhi r2,0x0
    6cb0:	d7 e1 f7 f8 	l.sw -8(r1),r30
    6cb4:	a8 42 b1 e0 	l.ori r2,r2,0xb1e0
    6cb8:	d7 e1 97 e0 	l.sw -32(r1),r18
    6cbc:	87 c2 00 00 	l.lwz r30,0(r2)
    6cc0:	d7 e1 d7 f0 	l.sw -16(r1),r26
    6cc4:	d7 e1 e7 f4 	l.sw -12(r1),r28
    6cc8:	d7 e1 4f fc 	l.sw -4(r1),r9
    6ccc:	d7 e1 0f d4 	l.sw -44(r1),r1
    6cd0:	d7 e1 77 dc 	l.sw -36(r1),r14
    6cd4:	d7 e1 a7 e4 	l.sw -28(r1),r20
    6cd8:	d7 e1 b7 e8 	l.sw -24(r1),r22
    6cdc:	d7 e1 c7 ec 	l.sw -20(r1),r24
    6ce0:	9c 5e 01 48 	l.addi r2,r30,328
    6ce4:	9c 21 ff d0 	l.addi r1,r1,-48
    6ce8:	1b 80 00 00 	l.movhi r28,0x0
    6cec:	ab 43 00 00 	l.ori r26,r3,0x0
    6cf0:	aa 44 00 00 	l.ori r18,r4,0x0
    6cf4:	d4 01 10 00 	l.sw 0(r1),r2
    6cf8:	ab 9c 00 00 	l.ori r28,r28,0x0
    6cfc:	86 9e 01 48 	l.lwz r20,328(r30)
    6d00:	bc 34 00 00 	l.sfnei r20,0
    6d04:	0c 00 00 43 	l.bnf 6e10 <__call_exitprocs+0x168>
    6d08:	86 c1 00 00 	l.lwz r22,0(r1)
    6d0c:	84 54 00 04 	l.lwz r2,4(r20)
    6d10:	9d c2 ff ff 	l.addi r14,r2,-1
    6d14:	bd 6e 00 00 	l.sfgesi r14,0
    6d18:	0c 00 00 2f 	l.bnf 6dd4 <__call_exitprocs+0x12c>
    6d1c:	bc 1c 00 00 	l.sfeqi r28,0
    6d20:	9c 42 00 01 	l.addi r2,r2,1
    6d24:	b8 42 00 02 	l.slli r2,r2,0x2
    6d28:	00 00 00 0a 	l.j 6d50 <__call_exitprocs+0xa8>
    6d2c:	e0 54 10 00 	l.add r2,r20,r2
    6d30:	84 62 01 00 	l.lwz r3,256(r2)
    6d34:	e4 03 90 00 	l.sfeq r3,r18
    6d38:	10 00 00 09 	l.bf 6d5c <__call_exitprocs+0xb4>
    6d3c:	15 00 00 00 	l.nop 0x0
    6d40:	9d ce ff ff 	l.addi r14,r14,-1
    6d44:	bc 2e ff ff 	l.sfnei r14,-1
    6d48:	0c 00 00 22 	l.bnf 6dd0 <__call_exitprocs+0x128>
    6d4c:	9c 42 ff fc 	l.addi r2,r2,-4
    6d50:	bc 12 00 00 	l.sfeqi r18,0
    6d54:	0f ff ff f7 	l.bnf 6d30 <__call_exitprocs+0x88>
    6d58:	15 00 00 00 	l.nop 0x0
    6d5c:	84 74 00 04 	l.lwz r3,4(r20)
    6d60:	9c 63 ff ff 	l.addi r3,r3,-1
    6d64:	e4 23 70 00 	l.sfne r3,r14
    6d68:	0c 00 00 41 	l.bnf 6e6c <__call_exitprocs+0x1c4>
    6d6c:	84 a2 00 00 	l.lwz r5,0(r2)
    6d70:	9c 60 00 00 	l.addi r3,r0,0
    6d74:	d4 02 18 00 	l.sw 0(r2),r3
    6d78:	bc 05 00 00 	l.sfeqi r5,0
    6d7c:	13 ff ff f1 	l.bf 6d40 <__call_exitprocs+0x98>
    6d80:	9c 60 00 01 	l.addi r3,r0,1
    6d84:	e0 83 70 08 	l.sll r4,r3,r14
    6d88:	84 74 01 88 	l.lwz r3,392(r20)
    6d8c:	e0 64 18 03 	l.and r3,r4,r3
    6d90:	bc 03 00 00 	l.sfeqi r3,0
    6d94:	0c 00 00 2c 	l.bnf 6e44 <__call_exitprocs+0x19c>
    6d98:	87 14 00 04 	l.lwz r24,4(r20)
    6d9c:	48 00 28 00 	l.jalr r5
    6da0:	15 00 00 00 	l.nop 0x0
    6da4:	84 74 00 04 	l.lwz r3,4(r20)
    6da8:	e4 23 c0 00 	l.sfne r3,r24
    6dac:	13 ff ff d4 	l.bf 6cfc <__call_exitprocs+0x54>
    6db0:	15 00 00 00 	l.nop 0x0
    6db4:	84 76 00 00 	l.lwz r3,0(r22)
    6db8:	e4 23 a0 00 	l.sfne r3,r20
    6dbc:	13 ff ff d0 	l.bf 6cfc <__call_exitprocs+0x54>
    6dc0:	9d ce ff ff 	l.addi r14,r14,-1
    6dc4:	bc 2e ff ff 	l.sfnei r14,-1
    6dc8:	13 ff ff e2 	l.bf 6d50 <__call_exitprocs+0xa8>
    6dcc:	9c 42 ff fc 	l.addi r2,r2,-4
    6dd0:	bc 1c 00 00 	l.sfeqi r28,0
    6dd4:	10 00 00 0f 	l.bf 6e10 <__call_exitprocs+0x168>
    6dd8:	15 00 00 00 	l.nop 0x0
    6ddc:	84 54 00 04 	l.lwz r2,4(r20)
    6de0:	bc 22 00 00 	l.sfnei r2,0
    6de4:	10 00 00 28 	l.bf 6e84 <__call_exitprocs+0x1dc>
    6de8:	84 54 00 00 	l.lwz r2,0(r20)
    6dec:	bc 02 00 00 	l.sfeqi r2,0
    6df0:	10 00 00 25 	l.bf 6e84 <__call_exitprocs+0x1dc>
    6df4:	a8 74 00 00 	l.ori r3,r20,0x0
    6df8:	07 ff e4 82 	l.jal 0 <__reset-0x100>
    6dfc:	d4 16 10 00 	l.sw 0(r22),r2
    6e00:	86 96 00 00 	l.lwz r20,0(r22)
    6e04:	bc 34 00 00 	l.sfnei r20,0
    6e08:	13 ff ff c1 	l.bf 6d0c <__call_exitprocs+0x64>
    6e0c:	15 00 00 00 	l.nop 0x0
    6e10:	9c 21 00 30 	l.addi r1,r1,48
    6e14:	85 21 ff fc 	l.lwz r9,-4(r1)
    6e18:	84 21 ff d4 	l.lwz r1,-44(r1)
    6e1c:	84 41 ff d8 	l.lwz r2,-40(r1)
    6e20:	85 c1 ff dc 	l.lwz r14,-36(r1)
    6e24:	86 41 ff e0 	l.lwz r18,-32(r1)
    6e28:	86 81 ff e4 	l.lwz r20,-28(r1)
    6e2c:	86 c1 ff e8 	l.lwz r22,-24(r1)
    6e30:	87 01 ff ec 	l.lwz r24,-20(r1)
    6e34:	87 41 ff f0 	l.lwz r26,-16(r1)
    6e38:	87 81 ff f4 	l.lwz r28,-12(r1)
    6e3c:	44 00 48 00 	l.jr r9
    6e40:	87 c1 ff f8 	l.lwz r30,-8(r1)
    6e44:	84 74 01 8c 	l.lwz r3,396(r20)
    6e48:	e0 64 18 03 	l.and r3,r4,r3
    6e4c:	bc 23 00 00 	l.sfnei r3,0
    6e50:	10 00 00 09 	l.bf 6e74 <__call_exitprocs+0x1cc>
    6e54:	15 00 00 00 	l.nop 0x0
    6e58:	a8 7a 00 00 	l.ori r3,r26,0x0
    6e5c:	48 00 28 00 	l.jalr r5
    6e60:	84 82 00 80 	l.lwz r4,128(r2)
    6e64:	03 ff ff d1 	l.j 6da8 <__call_exitprocs+0x100>
    6e68:	84 74 00 04 	l.lwz r3,4(r20)
    6e6c:	03 ff ff c3 	l.j 6d78 <__call_exitprocs+0xd0>
    6e70:	d4 14 70 04 	l.sw 4(r20),r14
    6e74:	48 00 28 00 	l.jalr r5
    6e78:	84 62 00 80 	l.lwz r3,128(r2)
    6e7c:	03 ff ff cb 	l.j 6da8 <__call_exitprocs+0x100>
    6e80:	84 74 00 04 	l.lwz r3,4(r20)
    6e84:	aa d4 00 00 	l.ori r22,r20,0x0
    6e88:	03 ff ff df 	l.j 6e04 <__call_exitprocs+0x15c>
    6e8c:	aa 82 00 00 	l.ori r20,r2,0x0

00006e90 <__sflush_r>:
    6e90:	d7 e1 17 ec 	l.sw -20(r1),r2
    6e94:	98 44 00 0c 	l.lhs r2,12(r4)
    6e98:	d7 e1 a7 f8 	l.sw -8(r1),r20
    6e9c:	aa 83 00 00 	l.ori r20,r3,0x0
    6ea0:	a4 62 00 08 	l.andi r3,r2,0x8
    6ea4:	d7 e1 77 f0 	l.sw -16(r1),r14
    6ea8:	d7 e1 4f fc 	l.sw -4(r1),r9
    6eac:	d7 e1 0f e8 	l.sw -24(r1),r1
    6eb0:	d7 e1 97 f4 	l.sw -12(r1),r18
    6eb4:	bc 23 00 00 	l.sfnei r3,0
    6eb8:	9c 21 ff e8 	l.addi r1,r1,-24
    6ebc:	10 00 00 44 	l.bf 6fcc <__sflush_r+0x13c>
    6ec0:	a9 c4 00 00 	l.ori r14,r4,0x0
    6ec4:	a8 42 08 00 	l.ori r2,r2,0x800
    6ec8:	84 64 00 04 	l.lwz r3,4(r4)
    6ecc:	bd 43 00 00 	l.sfgtsi r3,0
    6ed0:	0c 00 00 a3 	l.bnf 715c <__sflush_r+0x2cc>
    6ed4:	dc 04 10 0c 	l.sh 12(r4),r2
    6ed8:	85 6e 00 28 	l.lwz r11,40(r14)
    6edc:	bc 0b 00 00 	l.sfeqi r11,0
    6ee0:	10 00 00 73 	l.bf 70ac <__sflush_r+0x21c>
    6ee4:	a4 42 ff ff 	l.andi r2,r2,0xffff
    6ee8:	9c 60 00 00 	l.addi r3,r0,0
    6eec:	a4 a2 10 00 	l.andi r5,r2,0x1000
    6ef0:	86 54 00 00 	l.lwz r18,0(r20)
    6ef4:	a4 a5 ff ff 	l.andi r5,r5,0xffff
    6ef8:	e4 05 18 00 	l.sfeq r5,r3
    6efc:	10 00 00 9e 	l.bf 7174 <__sflush_r+0x2e4>
    6f00:	d4 14 18 00 	l.sw 0(r20),r3
    6f04:	84 ae 00 50 	l.lwz r5,80(r14)
    6f08:	a4 42 00 04 	l.andi r2,r2,0x4
    6f0c:	bc 02 00 00 	l.sfeqi r2,0
    6f10:	10 00 00 0a 	l.bf 6f38 <__sflush_r+0xa8>
    6f14:	a8 74 00 00 	l.ori r3,r20,0x0
    6f18:	84 6e 00 30 	l.lwz r3,48(r14)
    6f1c:	84 4e 00 04 	l.lwz r2,4(r14)
    6f20:	bc 03 00 00 	l.sfeqi r3,0
    6f24:	10 00 00 04 	l.bf 6f34 <__sflush_r+0xa4>
    6f28:	e0 a5 10 02 	l.sub r5,r5,r2
    6f2c:	84 4e 00 3c 	l.lwz r2,60(r14)
    6f30:	e0 a5 10 02 	l.sub r5,r5,r2
    6f34:	a8 74 00 00 	l.ori r3,r20,0x0
    6f38:	84 8e 00 1c 	l.lwz r4,28(r14)
    6f3c:	48 00 58 00 	l.jalr r11
    6f40:	9c c0 00 00 	l.addi r6,r0,0
    6f44:	bc 2b ff ff 	l.sfnei r11,-1
    6f48:	0c 00 00 62 	l.bnf 70d0 <__sflush_r+0x240>
    6f4c:	9c 60 f7 ff 	l.addi r3,r0,-2049
    6f50:	98 4e 00 0c 	l.lhs r2,12(r14)
    6f54:	84 8e 00 10 	l.lwz r4,16(r14)
    6f58:	e0 42 18 03 	l.and r2,r2,r3
    6f5c:	d4 0e 20 00 	l.sw 0(r14),r4
    6f60:	a4 62 10 00 	l.andi r3,r2,0x1000
    6f64:	dc 0e 10 0c 	l.sh 12(r14),r2
    6f68:	9c 40 00 00 	l.addi r2,r0,0
    6f6c:	e4 23 10 00 	l.sfne r3,r2
    6f70:	10 00 00 79 	l.bf 7154 <__sflush_r+0x2c4>
    6f74:	d4 0e 10 04 	l.sw 4(r14),r2
    6f78:	84 8e 00 30 	l.lwz r4,48(r14)
    6f7c:	bc 04 00 00 	l.sfeqi r4,0
    6f80:	10 00 00 4b 	l.bf 70ac <__sflush_r+0x21c>
    6f84:	d4 14 90 00 	l.sw 0(r20),r18
    6f88:	9c 4e 00 40 	l.addi r2,r14,64
    6f8c:	e4 04 10 00 	l.sfeq r4,r2
    6f90:	10 00 00 04 	l.bf 6fa0 <__sflush_r+0x110>
    6f94:	15 00 00 00 	l.nop 0x0
    6f98:	04 00 02 d2 	l.jal 7ae0 <_free_r>
    6f9c:	a8 74 00 00 	l.ori r3,r20,0x0
    6fa0:	9c 80 00 00 	l.addi r4,r0,0
    6fa4:	d4 0e 20 30 	l.sw 48(r14),r4
    6fa8:	9c 21 00 18 	l.addi r1,r1,24
    6fac:	a9 64 00 00 	l.ori r11,r4,0x0
    6fb0:	85 21 ff fc 	l.lwz r9,-4(r1)
    6fb4:	84 21 ff e8 	l.lwz r1,-24(r1)
    6fb8:	84 41 ff ec 	l.lwz r2,-20(r1)
    6fbc:	85 c1 ff f0 	l.lwz r14,-16(r1)
    6fc0:	86 41 ff f4 	l.lwz r18,-12(r1)
    6fc4:	44 00 48 00 	l.jr r9
    6fc8:	86 81 ff f8 	l.lwz r20,-8(r1)
    6fcc:	86 44 00 10 	l.lwz r18,16(r4)
    6fd0:	bc 12 00 00 	l.sfeqi r18,0
    6fd4:	10 00 00 36 	l.bf 70ac <__sflush_r+0x21c>
    6fd8:	a4 62 00 03 	l.andi r3,r2,0x3
    6fdc:	84 44 00 00 	l.lwz r2,0(r4)
    6fe0:	bc 23 00 00 	l.sfnei r3,0
    6fe4:	d4 04 90 00 	l.sw 0(r4),r18
    6fe8:	e0 42 90 02 	l.sub r2,r2,r18
    6fec:	10 00 00 03 	l.bf 6ff8 <__sflush_r+0x168>
    6ff0:	9c 60 00 00 	l.addi r3,r0,0
    6ff4:	84 64 00 14 	l.lwz r3,20(r4)
    6ff8:	bd a2 00 00 	l.sflesi r2,0
    6ffc:	0c 00 00 07 	l.bnf 7018 <__sflush_r+0x188>
    7000:	d4 0e 18 08 	l.sw 8(r14),r3
    7004:	00 00 00 2b 	l.j 70b0 <__sflush_r+0x220>
    7008:	9d 60 00 00 	l.addi r11,r0,0
    700c:	bd 42 00 00 	l.sfgtsi r2,0
    7010:	0c 00 00 28 	l.bnf 70b0 <__sflush_r+0x220>
    7014:	9d 60 00 00 	l.addi r11,r0,0
    7018:	a8 b2 00 00 	l.ori r5,r18,0x0
    701c:	a8 c2 00 00 	l.ori r6,r2,0x0
    7020:	85 6e 00 24 	l.lwz r11,36(r14)
    7024:	a8 74 00 00 	l.ori r3,r20,0x0
    7028:	48 00 58 00 	l.jalr r11
    702c:	84 8e 00 1c 	l.lwz r4,28(r14)
    7030:	bd 4b 00 00 	l.sfgtsi r11,0
    7034:	e0 42 58 02 	l.sub r2,r2,r11
    7038:	13 ff ff f5 	l.bf 700c <__sflush_r+0x17c>
    703c:	e2 52 58 00 	l.add r18,r18,r11
    7040:	94 4e 00 0c 	l.lhz r2,12(r14)
    7044:	a8 42 00 40 	l.ori r2,r2,0x40
    7048:	9d 60 ff ff 	l.addi r11,r0,-1
    704c:	dc 0e 10 0c 	l.sh 12(r14),r2
    7050:	9c 21 00 18 	l.addi r1,r1,24
    7054:	85 21 ff fc 	l.lwz r9,-4(r1)
    7058:	84 21 ff e8 	l.lwz r1,-24(r1)
    705c:	84 41 ff ec 	l.lwz r2,-20(r1)
    7060:	85 c1 ff f0 	l.lwz r14,-16(r1)
    7064:	86 41 ff f4 	l.lwz r18,-12(r1)
    7068:	44 00 48 00 	l.jr r9
    706c:	86 81 ff f8 	l.lwz r20,-8(r1)
    7070:	84 54 00 00 	l.lwz r2,0(r20)
    7074:	bc 22 00 00 	l.sfnei r2,0
    7078:	0c 00 00 46 	l.bnf 7190 <__sflush_r+0x300>
    707c:	ac 62 00 16 	l.xori r3,r2,22
    7080:	e0 80 18 02 	l.sub r4,r0,r3
    7084:	e0 64 18 04 	l.or r3,r4,r3
    7088:	bd 63 00 00 	l.sfgesi r3,0
    708c:	10 00 00 07 	l.bf 70a8 <__sflush_r+0x218>
    7090:	ac 42 00 1d 	l.xori r2,r2,29
    7094:	e0 60 10 02 	l.sub r3,r0,r2
    7098:	e0 43 10 04 	l.or r2,r3,r2
    709c:	bd 82 00 00 	l.sfltsi r2,0
    70a0:	13 ff ff e8 	l.bf 7040 <__sflush_r+0x1b0>
    70a4:	15 00 00 00 	l.nop 0x0
    70a8:	d4 14 90 00 	l.sw 0(r20),r18
    70ac:	9d 60 00 00 	l.addi r11,r0,0
    70b0:	9c 21 00 18 	l.addi r1,r1,24
    70b4:	85 21 ff fc 	l.lwz r9,-4(r1)
    70b8:	84 21 ff e8 	l.lwz r1,-24(r1)
    70bc:	84 41 ff ec 	l.lwz r2,-20(r1)
    70c0:	85 c1 ff f0 	l.lwz r14,-16(r1)
    70c4:	86 41 ff f4 	l.lwz r18,-12(r1)
    70c8:	44 00 48 00 	l.jr r9
    70cc:	86 81 ff f8 	l.lwz r20,-8(r1)
    70d0:	84 94 00 00 	l.lwz r4,0(r20)
    70d4:	ac 44 00 1d 	l.xori r2,r4,29
    70d8:	e0 60 20 02 	l.sub r3,r0,r4
    70dc:	e0 a0 10 02 	l.sub r5,r0,r2
    70e0:	e0 63 20 04 	l.or r3,r3,r4
    70e4:	e0 45 10 04 	l.or r2,r5,r2
    70e8:	ac 63 ff ff 	l.xori r3,r3,-1
    70ec:	ac 42 ff ff 	l.xori r2,r2,-1
    70f0:	b8 63 00 5f 	l.srli r3,r3,0x1f
    70f4:	b8 42 00 5f 	l.srli r2,r2,0x1f
    70f8:	e0 43 10 04 	l.or r2,r3,r2
    70fc:	bc 22 00 00 	l.sfnei r2,0
    7100:	10 00 00 07 	l.bf 711c <__sflush_r+0x28c>
    7104:	ac 84 00 16 	l.xori r4,r4,22
    7108:	e0 40 20 02 	l.sub r2,r0,r4
    710c:	e0 82 20 04 	l.or r4,r2,r4
    7110:	bd 64 00 00 	l.sfgesi r4,0
    7114:	0c 00 00 22 	l.bnf 719c <__sflush_r+0x30c>
    7118:	15 00 00 00 	l.nop 0x0
    711c:	98 4e 00 0c 	l.lhs r2,12(r14)
    7120:	9c 80 f7 ff 	l.addi r4,r0,-2049
    7124:	84 ae 00 10 	l.lwz r5,16(r14)
    7128:	e0 42 20 03 	l.and r2,r2,r4
    712c:	d4 0e 28 00 	l.sw 0(r14),r5
    7130:	a4 82 10 00 	l.andi r4,r2,0x1000
    7134:	dc 0e 10 0c 	l.sh 12(r14),r2
    7138:	9c 40 00 00 	l.addi r2,r0,0
    713c:	e4 24 10 00 	l.sfne r4,r2
    7140:	0f ff ff 8e 	l.bnf 6f78 <__sflush_r+0xe8>
    7144:	d4 0e 10 04 	l.sw 4(r14),r2
    7148:	bc 23 00 00 	l.sfnei r3,0
    714c:	0f ff ff 8b 	l.bnf 6f78 <__sflush_r+0xe8>
    7150:	15 00 00 00 	l.nop 0x0
    7154:	03 ff ff 89 	l.j 6f78 <__sflush_r+0xe8>
    7158:	d4 0e 58 50 	l.sw 80(r14),r11
    715c:	84 64 00 3c 	l.lwz r3,60(r4)
    7160:	bd 43 00 00 	l.sfgtsi r3,0
    7164:	13 ff ff 5d 	l.bf 6ed8 <__sflush_r+0x48>
    7168:	9d 60 00 00 	l.addi r11,r0,0
    716c:	03 ff ff d2 	l.j 70b4 <__sflush_r+0x224>
    7170:	9c 21 00 18 	l.addi r1,r1,24
    7174:	a8 74 00 00 	l.ori r3,r20,0x0
    7178:	84 8e 00 1c 	l.lwz r4,28(r14)
    717c:	48 00 58 00 	l.jalr r11
    7180:	9c c0 00 01 	l.addi r6,r0,1
    7184:	bc 2b ff ff 	l.sfnei r11,-1
    7188:	0f ff ff ba 	l.bnf 7070 <__sflush_r+0x1e0>
    718c:	a8 ab 00 00 	l.ori r5,r11,0x0
    7190:	94 4e 00 0c 	l.lhz r2,12(r14)
    7194:	03 ff ff 5d 	l.j 6f08 <__sflush_r+0x78>
    7198:	85 6e 00 28 	l.lwz r11,40(r14)
    719c:	94 4e 00 0c 	l.lhz r2,12(r14)
    71a0:	a8 42 00 40 	l.ori r2,r2,0x40
    71a4:	03 ff ff ab 	l.j 7050 <__sflush_r+0x1c0>
    71a8:	dc 0e 10 0c 	l.sh 12(r14),r2

000071ac <_fflush_r>:
    71ac:	d7 e1 17 f4 	l.sw -12(r1),r2
    71b0:	d7 e1 77 f8 	l.sw -8(r1),r14
    71b4:	d7 e1 4f fc 	l.sw -4(r1),r9
    71b8:	d7 e1 0f f0 	l.sw -16(r1),r1
    71bc:	bc 03 00 00 	l.sfeqi r3,0
    71c0:	9c 21 ff f0 	l.addi r1,r1,-16
    71c4:	a8 43 00 00 	l.ori r2,r3,0x0
    71c8:	10 00 00 06 	l.bf 71e0 <_fflush_r+0x34>
    71cc:	a9 c4 00 00 	l.ori r14,r4,0x0
    71d0:	84 83 00 38 	l.lwz r4,56(r3)
    71d4:	bc 24 00 00 	l.sfnei r4,0
    71d8:	0c 00 00 0f 	l.bnf 7214 <_fflush_r+0x68>
    71dc:	15 00 00 00 	l.nop 0x0
    71e0:	98 6e 00 0c 	l.lhs r3,12(r14)
    71e4:	bc 03 00 00 	l.sfeqi r3,0
    71e8:	10 00 00 05 	l.bf 71fc <_fflush_r+0x50>
    71ec:	9d 60 00 00 	l.addi r11,r0,0
    71f0:	a8 62 00 00 	l.ori r3,r2,0x0
    71f4:	07 ff ff 27 	l.jal 6e90 <__sflush_r>
    71f8:	a8 8e 00 00 	l.ori r4,r14,0x0
    71fc:	9c 21 00 10 	l.addi r1,r1,16
    7200:	85 21 ff fc 	l.lwz r9,-4(r1)
    7204:	84 21 ff f0 	l.lwz r1,-16(r1)
    7208:	84 41 ff f4 	l.lwz r2,-12(r1)
    720c:	44 00 48 00 	l.jr r9
    7210:	85 c1 ff f8 	l.lwz r14,-8(r1)
    7214:	04 00 01 1d 	l.jal 7688 <__sinit>
    7218:	15 00 00 00 	l.nop 0x0
    721c:	03 ff ff f2 	l.j 71e4 <_fflush_r+0x38>
    7220:	98 6e 00 0c 	l.lhs r3,12(r14)

00007224 <fflush>:
    7224:	d7 e1 17 f8 	l.sw -8(r1),r2
    7228:	d7 e1 4f fc 	l.sw -4(r1),r9
    722c:	d7 e1 0f f4 	l.sw -12(r1),r1
    7230:	bc 23 00 00 	l.sfnei r3,0
    7234:	9c 21 ff f4 	l.addi r1,r1,-12
    7238:	0c 00 00 0c 	l.bnf 7268 <fflush+0x44>
    723c:	a8 43 00 00 	l.ori r2,r3,0x0
    7240:	07 ff f6 d7 	l.jal 4d9c <__getreent>
    7244:	15 00 00 00 	l.nop 0x0
    7248:	a8 82 00 00 	l.ori r4,r2,0x0
    724c:	07 ff ff d8 	l.jal 71ac <_fflush_r>
    7250:	a8 6b 00 00 	l.ori r3,r11,0x0
    7254:	9c 21 00 0c 	l.addi r1,r1,12
    7258:	85 21 ff fc 	l.lwz r9,-4(r1)
    725c:	84 21 ff f4 	l.lwz r1,-12(r1)
    7260:	44 00 48 00 	l.jr r9
    7264:	84 41 ff f8 	l.lwz r2,-8(r1)
    7268:	18 40 00 00 	l.movhi r2,0x0
    726c:	18 80 00 00 	l.movhi r4,0x0
    7270:	a8 42 b1 e0 	l.ori r2,r2,0xb1e0
    7274:	a8 84 71 ac 	l.ori r4,r4,0x71ac
    7278:	04 00 04 87 	l.jal 8494 <_fwalk_reent>
    727c:	84 62 00 00 	l.lwz r3,0(r2)
    7280:	9c 21 00 0c 	l.addi r1,r1,12
    7284:	85 21 ff fc 	l.lwz r9,-4(r1)
    7288:	84 21 ff f4 	l.lwz r1,-12(r1)
    728c:	44 00 48 00 	l.jr r9
    7290:	84 41 ff f8 	l.lwz r2,-8(r1)

00007294 <__fp_lock>:
    7294:	d7 e1 0f fc 	l.sw -4(r1),r1
    7298:	9c 21 ff fc 	l.addi r1,r1,-4
    729c:	9d 60 00 00 	l.addi r11,r0,0
    72a0:	9c 21 00 04 	l.addi r1,r1,4
    72a4:	44 00 48 00 	l.jr r9
    72a8:	84 21 ff fc 	l.lwz r1,-4(r1)

000072ac <__fp_unlock>:
    72ac:	d7 e1 0f fc 	l.sw -4(r1),r1
    72b0:	9c 21 ff fc 	l.addi r1,r1,-4
    72b4:	9d 60 00 00 	l.addi r11,r0,0
    72b8:	9c 21 00 04 	l.addi r1,r1,4
    72bc:	44 00 48 00 	l.jr r9
    72c0:	84 21 ff fc 	l.lwz r1,-4(r1)

000072c4 <_cleanup_r>:
    72c4:	18 80 00 00 	l.movhi r4,0x0
    72c8:	d7 e1 4f fc 	l.sw -4(r1),r9
    72cc:	d7 e1 0f f8 	l.sw -8(r1),r1
    72d0:	a8 84 a8 38 	l.ori r4,r4,0xa838
    72d4:	04 00 04 3a 	l.jal 83bc <_fwalk>
    72d8:	9c 21 ff f8 	l.addi r1,r1,-8
    72dc:	9c 21 00 08 	l.addi r1,r1,8
    72e0:	85 21 ff fc 	l.lwz r9,-4(r1)
    72e4:	44 00 48 00 	l.jr r9
    72e8:	84 21 ff f8 	l.lwz r1,-8(r1)

000072ec <__sinit.part.1>:
    72ec:	18 80 00 00 	l.movhi r4,0x0
    72f0:	d7 e1 a7 e4 	l.sw -28(r1),r20
    72f4:	a8 84 72 c4 	l.ori r4,r4,0x72c4
    72f8:	aa 83 00 00 	l.ori r20,r3,0x0
    72fc:	d7 e1 4f fc 	l.sw -4(r1),r9
    7300:	d7 e1 17 d8 	l.sw -40(r1),r2
    7304:	d7 e1 77 dc 	l.sw -36(r1),r14
    7308:	d7 e1 97 e0 	l.sw -32(r1),r18
    730c:	d7 e1 b7 e8 	l.sw -24(r1),r22
    7310:	d7 e1 c7 ec 	l.sw -20(r1),r24
    7314:	d7 e1 d7 f0 	l.sw -16(r1),r26
    7318:	d7 e1 e7 f4 	l.sw -12(r1),r28
    731c:	d7 e1 f7 f8 	l.sw -8(r1),r30
    7320:	d7 e1 0f d4 	l.sw -44(r1),r1
    7324:	9c 40 00 00 	l.addi r2,r0,0
    7328:	d4 14 20 3c 	l.sw 60(r20),r4
    732c:	9c 63 02 ec 	l.addi r3,r3,748
    7330:	9c 80 00 03 	l.addi r4,r0,3
    7334:	85 d4 00 04 	l.lwz r14,4(r20)
    7338:	9c c0 00 04 	l.addi r6,r0,4
    733c:	d4 14 12 e0 	l.sw 736(r20),r2
    7340:	d4 14 22 e4 	l.sw 740(r20),r4
    7344:	d4 14 1a e8 	l.sw 744(r20),r3
    7348:	9c 21 ff d4 	l.addi r1,r1,-44
    734c:	9c 6e 00 5c 	l.addi r3,r14,92
    7350:	a8 82 00 00 	l.ori r4,r2,0x0
    7354:	d4 0e 10 00 	l.sw 0(r14),r2
    7358:	d4 0e 10 04 	l.sw 4(r14),r2
    735c:	d4 0e 10 08 	l.sw 8(r14),r2
    7360:	dc 0e 30 0c 	l.sh 12(r14),r6
    7364:	d4 0e 10 64 	l.sw 100(r14),r2
    7368:	dc 0e 10 0e 	l.sh 14(r14),r2
    736c:	d4 0e 10 10 	l.sw 16(r14),r2
    7370:	d4 0e 10 14 	l.sw 20(r14),r2
    7374:	d4 0e 10 18 	l.sw 24(r14),r2
    7378:	9c a0 00 08 	l.addi r5,r0,8
    737c:	1b 80 00 00 	l.movhi r28,0x0
    7380:	1b 40 00 00 	l.movhi r26,0x0
    7384:	1b 00 00 00 	l.movhi r24,0x0
    7388:	04 00 08 c9 	l.jal 96ac <memset>
    738c:	1a c0 00 00 	l.movhi r22,0x0
    7390:	ab 9c 9e dc 	l.ori r28,r28,0x9edc
    7394:	ab 5a 9f 5c 	l.ori r26,r26,0x9f5c
    7398:	ab 18 9f ec 	l.ori r24,r24,0x9fec
    739c:	aa d6 a0 54 	l.ori r22,r22,0xa054
    73a0:	86 54 00 08 	l.lwz r18,8(r20)
    73a4:	9f c0 00 01 	l.addi r30,r0,1
    73a8:	9c c0 00 09 	l.addi r6,r0,9
    73ac:	d4 0e e0 20 	l.sw 32(r14),r28
    73b0:	d4 0e d0 24 	l.sw 36(r14),r26
    73b4:	d4 0e c0 28 	l.sw 40(r14),r24
    73b8:	d4 0e b0 2c 	l.sw 44(r14),r22
    73bc:	d4 0e 70 1c 	l.sw 28(r14),r14
    73c0:	9c 72 00 5c 	l.addi r3,r18,92
    73c4:	a8 82 00 00 	l.ori r4,r2,0x0
    73c8:	d4 12 10 00 	l.sw 0(r18),r2
    73cc:	d4 12 10 04 	l.sw 4(r18),r2
    73d0:	d4 12 10 08 	l.sw 8(r18),r2
    73d4:	dc 12 30 0c 	l.sh 12(r18),r6
    73d8:	d4 12 10 64 	l.sw 100(r18),r2
    73dc:	dc 12 f0 0e 	l.sh 14(r18),r30
    73e0:	d4 12 10 10 	l.sw 16(r18),r2
    73e4:	d4 12 10 14 	l.sw 20(r18),r2
    73e8:	d4 12 10 18 	l.sw 24(r18),r2
    73ec:	04 00 08 b0 	l.jal 96ac <memset>
    73f0:	9c a0 00 08 	l.addi r5,r0,8
    73f4:	9c 60 00 12 	l.addi r3,r0,18
    73f8:	85 d4 00 0c 	l.lwz r14,12(r20)
    73fc:	9c c0 00 02 	l.addi r6,r0,2
    7400:	d4 12 e0 20 	l.sw 32(r18),r28
    7404:	d4 12 d0 24 	l.sw 36(r18),r26
    7408:	d4 12 c0 28 	l.sw 40(r18),r24
    740c:	d4 12 b0 2c 	l.sw 44(r18),r22
    7410:	d4 12 90 1c 	l.sw 28(r18),r18
    7414:	d4 0e 10 00 	l.sw 0(r14),r2
    7418:	d4 0e 10 04 	l.sw 4(r14),r2
    741c:	d4 0e 10 08 	l.sw 8(r14),r2
    7420:	dc 0e 18 0c 	l.sh 12(r14),r3
    7424:	d4 0e 10 64 	l.sw 100(r14),r2
    7428:	d4 0e 10 10 	l.sw 16(r14),r2
    742c:	d4 0e 10 14 	l.sw 20(r14),r2
    7430:	d4 0e 10 18 	l.sw 24(r14),r2
    7434:	dc 0e 30 0e 	l.sh 14(r14),r6
    7438:	9c 6e 00 5c 	l.addi r3,r14,92
    743c:	a8 82 00 00 	l.ori r4,r2,0x0
    7440:	04 00 08 9b 	l.jal 96ac <memset>
    7444:	9c a0 00 08 	l.addi r5,r0,8
    7448:	d4 0e e0 20 	l.sw 32(r14),r28
    744c:	d4 0e d0 24 	l.sw 36(r14),r26
    7450:	d4 0e c0 28 	l.sw 40(r14),r24
    7454:	d4 0e b0 2c 	l.sw 44(r14),r22
    7458:	d4 0e 70 1c 	l.sw 28(r14),r14
    745c:	d4 14 f0 38 	l.sw 56(r20),r30
    7460:	9c 21 00 2c 	l.addi r1,r1,44
    7464:	85 21 ff fc 	l.lwz r9,-4(r1)
    7468:	84 21 ff d4 	l.lwz r1,-44(r1)
    746c:	84 41 ff d8 	l.lwz r2,-40(r1)
    7470:	85 c1 ff dc 	l.lwz r14,-36(r1)
    7474:	86 41 ff e0 	l.lwz r18,-32(r1)
    7478:	86 81 ff e4 	l.lwz r20,-28(r1)
    747c:	86 c1 ff e8 	l.lwz r22,-24(r1)
    7480:	87 01 ff ec 	l.lwz r24,-20(r1)
    7484:	87 41 ff f0 	l.lwz r26,-16(r1)
    7488:	87 81 ff f4 	l.lwz r28,-12(r1)
    748c:	44 00 48 00 	l.jr r9
    7490:	87 c1 ff f8 	l.lwz r30,-8(r1)

00007494 <__sfmoreglue>:
    7494:	d7 e1 17 f0 	l.sw -16(r1),r2
    7498:	d7 e1 77 f4 	l.sw -12(r1),r14
    749c:	9c 44 ff ff 	l.addi r2,r4,-1
    74a0:	9d c0 00 68 	l.addi r14,r0,104
    74a4:	d7 e1 97 f8 	l.sw -8(r1),r18
    74a8:	e1 c2 73 06 	l.mul r14,r2,r14
    74ac:	d7 e1 4f fc 	l.sw -4(r1),r9
    74b0:	d7 e1 0f ec 	l.sw -20(r1),r1
    74b4:	aa 44 00 00 	l.ori r18,r4,0x0
    74b8:	9c 21 ff ec 	l.addi r1,r1,-20
    74bc:	04 00 05 05 	l.jal 88d0 <_malloc_r>
    74c0:	9c 8e 00 74 	l.addi r4,r14,116
    74c4:	bc 0b 00 00 	l.sfeqi r11,0
    74c8:	10 00 00 09 	l.bf 74ec <__sfmoreglue+0x58>
    74cc:	a8 4b 00 00 	l.ori r2,r11,0x0
    74d0:	9c 6b 00 0c 	l.addi r3,r11,12
    74d4:	9c 80 00 00 	l.addi r4,r0,0
    74d8:	d4 0b 90 04 	l.sw 4(r11),r18
    74dc:	d4 0b 20 00 	l.sw 0(r11),r4
    74e0:	d4 0b 18 08 	l.sw 8(r11),r3
    74e4:	04 00 08 72 	l.jal 96ac <memset>
    74e8:	9c ae 00 68 	l.addi r5,r14,104
    74ec:	9c 21 00 14 	l.addi r1,r1,20
    74f0:	a9 62 00 00 	l.ori r11,r2,0x0
    74f4:	85 21 ff fc 	l.lwz r9,-4(r1)
    74f8:	84 21 ff ec 	l.lwz r1,-20(r1)
    74fc:	84 41 ff f0 	l.lwz r2,-16(r1)
    7500:	85 c1 ff f4 	l.lwz r14,-12(r1)
    7504:	44 00 48 00 	l.jr r9
    7508:	86 41 ff f8 	l.lwz r18,-8(r1)

0000750c <__sfp>:
    750c:	d7 e1 17 f0 	l.sw -16(r1),r2
    7510:	18 40 00 00 	l.movhi r2,0x0
    7514:	d7 e1 77 f4 	l.sw -12(r1),r14
    7518:	a8 42 b1 e0 	l.ori r2,r2,0xb1e0
    751c:	d7 e1 97 f8 	l.sw -8(r1),r18
    7520:	85 c2 00 00 	l.lwz r14,0(r2)
    7524:	d7 e1 4f fc 	l.sw -4(r1),r9
    7528:	84 4e 00 38 	l.lwz r2,56(r14)
    752c:	d7 e1 0f ec 	l.sw -20(r1),r1
    7530:	bc 22 00 00 	l.sfnei r2,0
    7534:	9c 21 ff ec 	l.addi r1,r1,-20
    7538:	10 00 00 04 	l.bf 7548 <__sfp+0x3c>
    753c:	aa 43 00 00 	l.ori r18,r3,0x0
    7540:	07 ff ff 6b 	l.jal 72ec <__sinit.part.1>
    7544:	a8 6e 00 00 	l.ori r3,r14,0x0
    7548:	9d ce 02 e0 	l.addi r14,r14,736
    754c:	84 ae 00 04 	l.lwz r5,4(r14)
    7550:	9c a5 ff ff 	l.addi r5,r5,-1
    7554:	bd 85 00 00 	l.sfltsi r5,0
    7558:	10 00 00 11 	l.bf 759c <__sfp+0x90>
    755c:	84 4e 00 08 	l.lwz r2,8(r14)
    7560:	98 62 00 0c 	l.lhs r3,12(r2)
    7564:	bc 03 00 00 	l.sfeqi r3,0
    7568:	10 00 00 13 	l.bf 75b4 <__sfp+0xa8>
    756c:	9c 82 00 74 	l.addi r4,r2,116
    7570:	00 00 00 07 	l.j 758c <__sfp+0x80>
    7574:	9c a5 ff ff 	l.addi r5,r5,-1
    7578:	98 c4 ff 98 	l.lhs r6,-104(r4)
    757c:	bc 06 00 00 	l.sfeqi r6,0
    7580:	10 00 00 0e 	l.bf 75b8 <__sfp+0xac>
    7584:	9c 60 ff ff 	l.addi r3,r0,-1
    7588:	9c a5 ff ff 	l.addi r5,r5,-1
    758c:	9c 44 ff f4 	l.addi r2,r4,-12
    7590:	bc 25 ff ff 	l.sfnei r5,-1
    7594:	13 ff ff f9 	l.bf 7578 <__sfp+0x6c>
    7598:	9c 84 00 68 	l.addi r4,r4,104
    759c:	84 4e 00 00 	l.lwz r2,0(r14)
    75a0:	bc 22 00 00 	l.sfnei r2,0
    75a4:	0c 00 00 21 	l.bnf 7628 <__sfp+0x11c>
    75a8:	15 00 00 00 	l.nop 0x0
    75ac:	03 ff ff e8 	l.j 754c <__sfp+0x40>
    75b0:	a9 c2 00 00 	l.ori r14,r2,0x0
    75b4:	9c 60 ff ff 	l.addi r3,r0,-1
    75b8:	9c 80 00 00 	l.addi r4,r0,0
    75bc:	dc 02 18 0e 	l.sh 14(r2),r3
    75c0:	9c 60 00 01 	l.addi r3,r0,1
    75c4:	9c a0 00 08 	l.addi r5,r0,8
    75c8:	dc 02 18 0c 	l.sh 12(r2),r3
    75cc:	9c 60 00 00 	l.addi r3,r0,0
    75d0:	d4 02 18 64 	l.sw 100(r2),r3
    75d4:	d4 02 18 00 	l.sw 0(r2),r3
    75d8:	d4 02 18 08 	l.sw 8(r2),r3
    75dc:	d4 02 18 04 	l.sw 4(r2),r3
    75e0:	d4 02 18 10 	l.sw 16(r2),r3
    75e4:	d4 02 18 14 	l.sw 20(r2),r3
    75e8:	d4 02 18 18 	l.sw 24(r2),r3
    75ec:	04 00 08 30 	l.jal 96ac <memset>
    75f0:	9c 62 00 5c 	l.addi r3,r2,92
    75f4:	9c 60 00 00 	l.addi r3,r0,0
    75f8:	a9 62 00 00 	l.ori r11,r2,0x0
    75fc:	d4 02 18 30 	l.sw 48(r2),r3
    7600:	d4 02 18 34 	l.sw 52(r2),r3
    7604:	d4 02 18 44 	l.sw 68(r2),r3
    7608:	d4 02 18 48 	l.sw 72(r2),r3
    760c:	9c 21 00 14 	l.addi r1,r1,20
    7610:	85 21 ff fc 	l.lwz r9,-4(r1)
    7614:	84 21 ff ec 	l.lwz r1,-20(r1)
    7618:	84 41 ff f0 	l.lwz r2,-16(r1)
    761c:	85 c1 ff f4 	l.lwz r14,-12(r1)
    7620:	44 00 48 00 	l.jr r9
    7624:	86 41 ff f8 	l.lwz r18,-8(r1)
    7628:	a8 72 00 00 	l.ori r3,r18,0x0
    762c:	07 ff ff 9a 	l.jal 7494 <__sfmoreglue>
    7630:	9c 80 00 04 	l.addi r4,r0,4
    7634:	bc 0b 00 00 	l.sfeqi r11,0
    7638:	10 00 00 04 	l.bf 7648 <__sfp+0x13c>
    763c:	d4 0e 58 00 	l.sw 0(r14),r11
    7640:	03 ff ff c3 	l.j 754c <__sfp+0x40>
    7644:	a9 cb 00 00 	l.ori r14,r11,0x0
    7648:	9c 40 00 0c 	l.addi r2,r0,12
    764c:	03 ff ff f0 	l.j 760c <__sfp+0x100>
    7650:	d4 12 10 00 	l.sw 0(r18),r2

00007654 <_cleanup>:
    7654:	18 60 00 00 	l.movhi r3,0x0
    7658:	18 80 00 00 	l.movhi r4,0x0
    765c:	a8 63 b1 e0 	l.ori r3,r3,0xb1e0
    7660:	d7 e1 4f fc 	l.sw -4(r1),r9
    7664:	d7 e1 0f f8 	l.sw -8(r1),r1
    7668:	a8 84 a8 38 	l.ori r4,r4,0xa838
    766c:	9c 21 ff f8 	l.addi r1,r1,-8
    7670:	04 00 03 53 	l.jal 83bc <_fwalk>
    7674:	84 63 00 00 	l.lwz r3,0(r3)
    7678:	9c 21 00 08 	l.addi r1,r1,8
    767c:	85 21 ff fc 	l.lwz r9,-4(r1)
    7680:	44 00 48 00 	l.jr r9
    7684:	84 21 ff f8 	l.lwz r1,-8(r1)

00007688 <__sinit>:
    7688:	84 83 00 38 	l.lwz r4,56(r3)
    768c:	d7 e1 4f fc 	l.sw -4(r1),r9
    7690:	d7 e1 0f f8 	l.sw -8(r1),r1
    7694:	bc 24 00 00 	l.sfnei r4,0
    7698:	10 00 00 04 	l.bf 76a8 <__sinit+0x20>
    769c:	9c 21 ff f8 	l.addi r1,r1,-8
    76a0:	07 ff ff 13 	l.jal 72ec <__sinit.part.1>
    76a4:	15 00 00 00 	l.nop 0x0
    76a8:	9c 21 00 08 	l.addi r1,r1,8
    76ac:	85 21 ff fc 	l.lwz r9,-4(r1)
    76b0:	44 00 48 00 	l.jr r9
    76b4:	84 21 ff f8 	l.lwz r1,-8(r1)

000076b8 <__sfp_lock_acquire>:
    76b8:	d7 e1 0f fc 	l.sw -4(r1),r1
    76bc:	9c 21 ff fc 	l.addi r1,r1,-4
    76c0:	9c 21 00 04 	l.addi r1,r1,4
    76c4:	44 00 48 00 	l.jr r9
    76c8:	84 21 ff fc 	l.lwz r1,-4(r1)

000076cc <__sfp_lock_release>:
    76cc:	d7 e1 0f fc 	l.sw -4(r1),r1
    76d0:	9c 21 ff fc 	l.addi r1,r1,-4
    76d4:	9c 21 00 04 	l.addi r1,r1,4
    76d8:	44 00 48 00 	l.jr r9
    76dc:	84 21 ff fc 	l.lwz r1,-4(r1)

000076e0 <__sinit_lock_acquire>:
    76e0:	d7 e1 0f fc 	l.sw -4(r1),r1
    76e4:	9c 21 ff fc 	l.addi r1,r1,-4
    76e8:	9c 21 00 04 	l.addi r1,r1,4
    76ec:	44 00 48 00 	l.jr r9
    76f0:	84 21 ff fc 	l.lwz r1,-4(r1)

000076f4 <__sinit_lock_release>:
    76f4:	d7 e1 0f fc 	l.sw -4(r1),r1
    76f8:	9c 21 ff fc 	l.addi r1,r1,-4
    76fc:	9c 21 00 04 	l.addi r1,r1,4
    7700:	44 00 48 00 	l.jr r9
    7704:	84 21 ff fc 	l.lwz r1,-4(r1)

00007708 <__fp_lock_all>:
    7708:	d7 e1 4f fc 	l.sw -4(r1),r9
    770c:	d7 e1 0f f8 	l.sw -8(r1),r1
    7710:	07 ff f5 a3 	l.jal 4d9c <__getreent>
    7714:	9c 21 ff f8 	l.addi r1,r1,-8
    7718:	18 80 00 00 	l.movhi r4,0x0
    771c:	a8 6b 00 00 	l.ori r3,r11,0x0
    7720:	04 00 03 27 	l.jal 83bc <_fwalk>
    7724:	a8 84 72 94 	l.ori r4,r4,0x7294
    7728:	9c 21 00 08 	l.addi r1,r1,8
    772c:	85 21 ff fc 	l.lwz r9,-4(r1)
    7730:	44 00 48 00 	l.jr r9
    7734:	84 21 ff f8 	l.lwz r1,-8(r1)

00007738 <__fp_unlock_all>:
    7738:	d7 e1 4f fc 	l.sw -4(r1),r9
    773c:	d7 e1 0f f8 	l.sw -8(r1),r1
    7740:	07 ff f5 97 	l.jal 4d9c <__getreent>
    7744:	9c 21 ff f8 	l.addi r1,r1,-8
    7748:	18 80 00 00 	l.movhi r4,0x0
    774c:	a8 6b 00 00 	l.ori r3,r11,0x0
    7750:	04 00 03 1b 	l.jal 83bc <_fwalk>
    7754:	a8 84 72 ac 	l.ori r4,r4,0x72ac
    7758:	9c 21 00 08 	l.addi r1,r1,8
    775c:	85 21 ff fc 	l.lwz r9,-4(r1)
    7760:	44 00 48 00 	l.jr r9
    7764:	84 21 ff f8 	l.lwz r1,-8(r1)

00007768 <_fputwc_r>:
    7768:	d7 e1 b7 f8 	l.sw -8(r1),r22
    776c:	aa c3 00 00 	l.ori r22,r3,0x0
    7770:	98 65 00 0c 	l.lhs r3,12(r5)
    7774:	d7 e1 17 e8 	l.sw -24(r1),r2
    7778:	a8 45 00 00 	l.ori r2,r5,0x0
    777c:	a4 a3 20 00 	l.andi r5,r3,0x2000
    7780:	d7 e1 a7 f4 	l.sw -12(r1),r20
    7784:	d7 e1 4f fc 	l.sw -4(r1),r9
    7788:	d7 e1 0f e4 	l.sw -28(r1),r1
    778c:	d7 e1 77 ec 	l.sw -20(r1),r14
    7790:	d7 e1 97 f0 	l.sw -16(r1),r18
    7794:	bc 25 00 00 	l.sfnei r5,0
    7798:	9c 21 ff e0 	l.addi r1,r1,-32
    779c:	10 00 00 07 	l.bf 77b8 <_fputwc_r+0x50>
    77a0:	aa 84 00 00 	l.ori r20,r4,0x0
    77a4:	84 82 00 64 	l.lwz r4,100(r2)
    77a8:	a8 63 20 00 	l.ori r3,r3,0x2000
    77ac:	a8 84 20 00 	l.ori r4,r4,0x2000
    77b0:	dc 02 18 0c 	l.sh 12(r2),r3
    77b4:	d4 02 20 64 	l.sw 100(r2),r4
    77b8:	04 00 03 97 	l.jal 8614 <__locale_mb_cur_max>
    77bc:	15 00 00 00 	l.nop 0x0
    77c0:	bc 2b 00 01 	l.sfnei r11,1
    77c4:	0c 00 00 4d 	l.bnf 78f8 <_fputwc_r+0x190>
    77c8:	9c 74 ff ff 	l.addi r3,r20,-1
    77cc:	a8 76 00 00 	l.ori r3,r22,0x0
    77d0:	9c 81 00 03 	l.addi r4,r1,3
    77d4:	a8 b4 00 00 	l.ori r5,r20,0x0
    77d8:	04 00 0b 2c 	l.jal a488 <_wcrtomb_r>
    77dc:	9c c2 00 5c 	l.addi r6,r2,92
    77e0:	bc 2b ff ff 	l.sfnei r11,-1
    77e4:	0c 00 00 2b 	l.bnf 7890 <_fputwc_r+0x128>
    77e8:	aa 4b 00 00 	l.ori r18,r11,0x0
    77ec:	bc 2b 00 00 	l.sfnei r11,0
    77f0:	0c 00 00 2b 	l.bnf 789c <_fputwc_r+0x134>
    77f4:	a9 74 00 00 	l.ori r11,r20,0x0
    77f8:	90 81 00 03 	l.lbs r4,3(r1)
    77fc:	00 00 00 0d 	l.j 7830 <_fputwc_r+0xc8>
    7800:	9d c0 00 00 	l.addi r14,r0,0
    7804:	84 62 00 00 	l.lwz r3,0(r2)
    7808:	d8 03 20 00 	l.sb 0(r3),r4
    780c:	84 c2 00 00 	l.lwz r6,0(r2)
    7810:	9c c6 00 01 	l.addi r6,r6,1
    7814:	d4 02 30 00 	l.sw 0(r2),r6
    7818:	9d ce 00 01 	l.addi r14,r14,1
    781c:	9c 81 00 03 	l.addi r4,r1,3
    7820:	e4 b2 70 00 	l.sfleu r18,r14
    7824:	10 00 00 19 	l.bf 7888 <_fputwc_r+0x120>
    7828:	e0 64 70 00 	l.add r3,r4,r14
    782c:	90 83 00 00 	l.lbs r4,0(r3)
    7830:	84 c2 00 08 	l.lwz r6,8(r2)
    7834:	9c c6 ff ff 	l.addi r6,r6,-1
    7838:	bd 66 00 00 	l.sfgesi r6,0
    783c:	13 ff ff f2 	l.bf 7804 <_fputwc_r+0x9c>
    7840:	d4 02 30 08 	l.sw 8(r2),r6
    7844:	84 62 00 18 	l.lwz r3,24(r2)
    7848:	e5 86 18 00 	l.sflts r6,r3
    784c:	10 00 00 1d 	l.bf 78c0 <_fputwc_r+0x158>
    7850:	15 00 00 00 	l.nop 0x0
    7854:	84 62 00 00 	l.lwz r3,0(r2)
    7858:	d8 03 20 00 	l.sb 0(r3),r4
    785c:	84 62 00 00 	l.lwz r3,0(r2)
    7860:	8c 83 00 00 	l.lbz r4,0(r3)
    7864:	bc 04 00 0a 	l.sfeqi r4,10
    7868:	10 00 00 2c 	l.bf 7918 <_fputwc_r+0x1b0>
    786c:	9c 63 00 01 	l.addi r3,r3,1
    7870:	9d ce 00 01 	l.addi r14,r14,1
    7874:	d4 02 18 00 	l.sw 0(r2),r3
    7878:	9c 81 00 03 	l.addi r4,r1,3
    787c:	e4 b2 70 00 	l.sfleu r18,r14
    7880:	0f ff ff eb 	l.bnf 782c <_fputwc_r+0xc4>
    7884:	e0 64 70 00 	l.add r3,r4,r14
    7888:	00 00 00 05 	l.j 789c <_fputwc_r+0x134>
    788c:	a9 74 00 00 	l.ori r11,r20,0x0
    7890:	94 62 00 0c 	l.lhz r3,12(r2)
    7894:	a8 63 00 40 	l.ori r3,r3,0x40
    7898:	dc 02 18 0c 	l.sh 12(r2),r3
    789c:	9c 21 00 20 	l.addi r1,r1,32
    78a0:	85 21 ff fc 	l.lwz r9,-4(r1)
    78a4:	84 21 ff e4 	l.lwz r1,-28(r1)
    78a8:	84 41 ff e8 	l.lwz r2,-24(r1)
    78ac:	85 c1 ff ec 	l.lwz r14,-20(r1)
    78b0:	86 41 ff f0 	l.lwz r18,-16(r1)
    78b4:	86 81 ff f4 	l.lwz r20,-12(r1)
    78b8:	44 00 48 00 	l.jr r9
    78bc:	86 c1 ff f8 	l.lwz r22,-8(r1)
    78c0:	a8 76 00 00 	l.ori r3,r22,0x0
    78c4:	a4 84 00 ff 	l.andi r4,r4,0xff
    78c8:	04 00 0a 77 	l.jal a2a4 <__swbuf_r>
    78cc:	a8 a2 00 00 	l.ori r5,r2,0x0
    78d0:	ad 6b ff ff 	l.xori r11,r11,-1
    78d4:	e0 60 58 02 	l.sub r3,r0,r11
    78d8:	e1 63 58 04 	l.or r11,r3,r11
    78dc:	ad 6b ff ff 	l.xori r11,r11,-1
    78e0:	b9 6b 00 5f 	l.srli r11,r11,0x1f
    78e4:	bc 2b 00 00 	l.sfnei r11,0
    78e8:	0f ff ff cd 	l.bnf 781c <_fputwc_r+0xb4>
    78ec:	9d ce 00 01 	l.addi r14,r14,1
    78f0:	03 ff ff eb 	l.j 789c <_fputwc_r+0x134>
    78f4:	9d 60 ff ff 	l.addi r11,r0,-1
    78f8:	bc 43 00 fe 	l.sfgtui r3,254
    78fc:	13 ff ff b5 	l.bf 77d0 <_fputwc_r+0x68>
    7900:	a8 76 00 00 	l.ori r3,r22,0x0
    7904:	b8 94 00 18 	l.slli r4,r20,0x18
    7908:	aa 4b 00 00 	l.ori r18,r11,0x0
    790c:	b8 84 00 98 	l.srai r4,r4,0x18
    7910:	03 ff ff bb 	l.j 77fc <_fputwc_r+0x94>
    7914:	d8 01 20 03 	l.sb 3(r1),r4
    7918:	03 ff ff ec 	l.j 78c8 <_fputwc_r+0x160>
    791c:	a8 76 00 00 	l.ori r3,r22,0x0

00007920 <fputwc>:
    7920:	d7 e1 17 f0 	l.sw -16(r1),r2
    7924:	d7 e1 77 f4 	l.sw -12(r1),r14
    7928:	d7 e1 97 f8 	l.sw -8(r1),r18
    792c:	d7 e1 4f fc 	l.sw -4(r1),r9
    7930:	d7 e1 0f ec 	l.sw -20(r1),r1
    7934:	9c 21 ff ec 	l.addi r1,r1,-20
    7938:	aa 43 00 00 	l.ori r18,r3,0x0
    793c:	07 ff f5 18 	l.jal 4d9c <__getreent>
    7940:	a9 c4 00 00 	l.ori r14,r4,0x0
    7944:	bc 0b 00 00 	l.sfeqi r11,0
    7948:	10 00 00 08 	l.bf 7968 <fputwc+0x48>
    794c:	a8 4b 00 00 	l.ori r2,r11,0x0
    7950:	84 6b 00 38 	l.lwz r3,56(r11)
    7954:	bc 23 00 00 	l.sfnei r3,0
    7958:	10 00 00 05 	l.bf 796c <fputwc+0x4c>
    795c:	a8 62 00 00 	l.ori r3,r2,0x0
    7960:	07 ff ff 4a 	l.jal 7688 <__sinit>
    7964:	a8 6b 00 00 	l.ori r3,r11,0x0
    7968:	a8 62 00 00 	l.ori r3,r2,0x0
    796c:	a8 92 00 00 	l.ori r4,r18,0x0
    7970:	07 ff ff 7e 	l.jal 7768 <_fputwc_r>
    7974:	a8 ae 00 00 	l.ori r5,r14,0x0
    7978:	9c 21 00 14 	l.addi r1,r1,20
    797c:	85 21 ff fc 	l.lwz r9,-4(r1)
    7980:	84 21 ff ec 	l.lwz r1,-20(r1)
    7984:	84 41 ff f0 	l.lwz r2,-16(r1)
    7988:	85 c1 ff f4 	l.lwz r14,-12(r1)
    798c:	44 00 48 00 	l.jr r9
    7990:	86 41 ff f8 	l.lwz r18,-8(r1)

00007994 <_malloc_trim_r>:
    7994:	d7 e1 a7 f8 	l.sw -8(r1),r20
    7998:	1a 80 00 00 	l.movhi r20,0x0
    799c:	d7 e1 17 ec 	l.sw -20(r1),r2
    79a0:	d7 e1 77 f0 	l.sw -16(r1),r14
    79a4:	d7 e1 97 f4 	l.sw -12(r1),r18
    79a8:	d7 e1 4f fc 	l.sw -4(r1),r9
    79ac:	d7 e1 0f e8 	l.sw -24(r1),r1
    79b0:	9c 21 ff e8 	l.addi r1,r1,-24
    79b4:	aa 94 be 1c 	l.ori r20,r20,0xbe1c
    79b8:	a8 44 00 00 	l.ori r2,r4,0x0
    79bc:	04 00 07 96 	l.jal 9814 <__malloc_lock>
    79c0:	aa 43 00 00 	l.ori r18,r3,0x0
    79c4:	84 74 00 08 	l.lwz r3,8(r20)
    79c8:	85 c3 00 04 	l.lwz r14,4(r3)
    79cc:	9c 60 ff fc 	l.addi r3,r0,-4
    79d0:	e1 ce 18 03 	l.and r14,r14,r3
    79d4:	9c 60 f0 00 	l.addi r3,r0,-4096
    79d8:	e0 4e 10 02 	l.sub r2,r14,r2
    79dc:	9c 42 0f ef 	l.addi r2,r2,4079
    79e0:	e0 42 18 03 	l.and r2,r2,r3
    79e4:	e0 42 18 00 	l.add r2,r2,r3
    79e8:	bd 42 0f ff 	l.sfgtsi r2,4095
    79ec:	0c 00 00 09 	l.bnf 7a10 <_malloc_trim_r+0x7c>
    79f0:	a8 72 00 00 	l.ori r3,r18,0x0
    79f4:	04 00 0c 2e 	l.jal aaac <_sbrk_r>
    79f8:	9c 80 00 00 	l.addi r4,r0,0
    79fc:	84 74 00 08 	l.lwz r3,8(r20)
    7a00:	e0 63 70 00 	l.add r3,r3,r14
    7a04:	e4 2b 18 00 	l.sfne r11,r3
    7a08:	0c 00 00 0d 	l.bnf 7a3c <_malloc_trim_r+0xa8>
    7a0c:	a8 72 00 00 	l.ori r3,r18,0x0
    7a10:	04 00 07 a9 	l.jal 98b4 <__malloc_unlock>
    7a14:	a8 72 00 00 	l.ori r3,r18,0x0
    7a18:	9c 21 00 18 	l.addi r1,r1,24
    7a1c:	9d 60 00 00 	l.addi r11,r0,0
    7a20:	85 21 ff fc 	l.lwz r9,-4(r1)
    7a24:	84 21 ff e8 	l.lwz r1,-24(r1)
    7a28:	84 41 ff ec 	l.lwz r2,-20(r1)
    7a2c:	85 c1 ff f0 	l.lwz r14,-16(r1)
    7a30:	86 41 ff f4 	l.lwz r18,-12(r1)
    7a34:	44 00 48 00 	l.jr r9
    7a38:	86 81 ff f8 	l.lwz r20,-8(r1)
    7a3c:	04 00 0c 1c 	l.jal aaac <_sbrk_r>
    7a40:	e0 80 10 02 	l.sub r4,r0,r2
    7a44:	bc 2b ff ff 	l.sfnei r11,-1
    7a48:	0c 00 00 15 	l.bnf 7a9c <_malloc_trim_r+0x108>
    7a4c:	18 80 00 08 	l.movhi r4,0x8
    7a50:	e1 ce 10 02 	l.sub r14,r14,r2
    7a54:	a8 84 3b 4c 	l.ori r4,r4,0x3b4c
    7a58:	84 b4 00 08 	l.lwz r5,8(r20)
    7a5c:	84 64 00 00 	l.lwz r3,0(r4)
    7a60:	a9 ce 00 01 	l.ori r14,r14,0x1
    7a64:	e0 43 10 02 	l.sub r2,r3,r2
    7a68:	d4 05 70 04 	l.sw 4(r5),r14
    7a6c:	a8 72 00 00 	l.ori r3,r18,0x0
    7a70:	04 00 07 91 	l.jal 98b4 <__malloc_unlock>
    7a74:	d4 04 10 00 	l.sw 0(r4),r2
    7a78:	9c 21 00 18 	l.addi r1,r1,24
    7a7c:	9d 60 00 01 	l.addi r11,r0,1
    7a80:	85 21 ff fc 	l.lwz r9,-4(r1)
    7a84:	84 21 ff e8 	l.lwz r1,-24(r1)
    7a88:	84 41 ff ec 	l.lwz r2,-20(r1)
    7a8c:	85 c1 ff f0 	l.lwz r14,-16(r1)
    7a90:	86 41 ff f4 	l.lwz r18,-12(r1)
    7a94:	44 00 48 00 	l.jr r9
    7a98:	86 81 ff f8 	l.lwz r20,-8(r1)
    7a9c:	a8 72 00 00 	l.ori r3,r18,0x0
    7aa0:	04 00 0c 03 	l.jal aaac <_sbrk_r>
    7aa4:	9c 80 00 00 	l.addi r4,r0,0
    7aa8:	84 74 00 08 	l.lwz r3,8(r20)
    7aac:	e0 4b 18 02 	l.sub r2,r11,r3
    7ab0:	bd a2 00 0f 	l.sflesi r2,15
    7ab4:	13 ff ff d7 	l.bf 7a10 <_malloc_trim_r+0x7c>
    7ab8:	18 80 00 00 	l.movhi r4,0x0
    7abc:	a8 42 00 01 	l.ori r2,r2,0x1
    7ac0:	a8 84 be 14 	l.ori r4,r4,0xbe14
    7ac4:	d4 03 10 04 	l.sw 4(r3),r2
    7ac8:	84 84 00 00 	l.lwz r4,0(r4)
    7acc:	18 40 00 08 	l.movhi r2,0x8
    7ad0:	e1 6b 20 02 	l.sub r11,r11,r4
    7ad4:	a8 42 3b 4c 	l.ori r2,r2,0x3b4c
    7ad8:	03 ff ff ce 	l.j 7a10 <_malloc_trim_r+0x7c>
    7adc:	d4 02 58 00 	l.sw 0(r2),r11

00007ae0 <_free_r>:
    7ae0:	d7 e1 77 f8 	l.sw -8(r1),r14
    7ae4:	d7 e1 4f fc 	l.sw -4(r1),r9
    7ae8:	d7 e1 0f f0 	l.sw -16(r1),r1
    7aec:	d7 e1 17 f4 	l.sw -12(r1),r2
    7af0:	bc 04 00 00 	l.sfeqi r4,0
    7af4:	9c 21 ff f0 	l.addi r1,r1,-16
    7af8:	10 00 00 4f 	l.bf 7c34 <_free_r+0x154>
    7afc:	a9 c3 00 00 	l.ori r14,r3,0x0
    7b00:	04 00 07 45 	l.jal 9814 <__malloc_lock>
    7b04:	a8 44 00 00 	l.ori r2,r4,0x0
    7b08:	84 62 ff fc 	l.lwz r3,-4(r2)
    7b0c:	9c 80 ff fe 	l.addi r4,r0,-2
    7b10:	19 00 00 00 	l.movhi r8,0x0
    7b14:	e0 a3 20 03 	l.and r5,r3,r4
    7b18:	9c e2 ff f8 	l.addi r7,r2,-8
    7b1c:	a9 08 be 1c 	l.ori r8,r8,0xbe1c
    7b20:	e0 c7 28 00 	l.add r6,r7,r5
    7b24:	85 68 00 08 	l.lwz r11,8(r8)
    7b28:	84 86 00 04 	l.lwz r4,4(r6)
    7b2c:	e4 2b 30 00 	l.sfne r11,r6
    7b30:	9d 60 ff fc 	l.addi r11,r0,-4
    7b34:	a4 63 00 01 	l.andi r3,r3,0x1
    7b38:	0c 00 00 63 	l.bnf 7cc4 <_free_r+0x1e4>
    7b3c:	e0 84 58 03 	l.and r4,r4,r11
    7b40:	bc 23 00 00 	l.sfnei r3,0
    7b44:	10 00 00 0e 	l.bf 7b7c <_free_r+0x9c>
    7b48:	d4 06 20 04 	l.sw 4(r6),r4
    7b4c:	84 42 ff f8 	l.lwz r2,-8(r2)
    7b50:	18 60 00 00 	l.movhi r3,0x0
    7b54:	e0 e7 10 02 	l.sub r7,r7,r2
    7b58:	e0 a5 10 00 	l.add r5,r5,r2
    7b5c:	a8 63 be 24 	l.ori r3,r3,0xbe24
    7b60:	84 47 00 08 	l.lwz r2,8(r7)
    7b64:	e4 02 18 00 	l.sfeq r2,r3
    7b68:	10 00 00 70 	l.bf 7d28 <_free_r+0x248>
    7b6c:	15 00 00 00 	l.nop 0x0
    7b70:	84 67 00 0c 	l.lwz r3,12(r7)
    7b74:	d4 02 18 0c 	l.sw 12(r2),r3
    7b78:	d4 03 10 08 	l.sw 8(r3),r2
    7b7c:	e0 46 20 00 	l.add r2,r6,r4
    7b80:	84 42 00 04 	l.lwz r2,4(r2)
    7b84:	a4 42 00 01 	l.andi r2,r2,0x1
    7b88:	bc 02 00 00 	l.sfeqi r2,0
    7b8c:	0c 00 00 11 	l.bnf 7bd0 <_free_r+0xf0>
    7b90:	a8 65 00 01 	l.ori r3,r5,0x1
    7b94:	e0 a5 20 00 	l.add r5,r5,r4
    7b98:	18 80 00 00 	l.movhi r4,0x0
    7b9c:	84 46 00 08 	l.lwz r2,8(r6)
    7ba0:	a8 84 be 24 	l.ori r4,r4,0xbe24
    7ba4:	e4 02 20 00 	l.sfeq r2,r4
    7ba8:	10 00 00 81 	l.bf 7dac <_free_r+0x2cc>
    7bac:	a8 85 00 01 	l.ori r4,r5,0x1
    7bb0:	84 86 00 0c 	l.lwz r4,12(r6)
    7bb4:	a8 65 00 01 	l.ori r3,r5,0x1
    7bb8:	d4 02 20 0c 	l.sw 12(r2),r4
    7bbc:	d4 04 10 08 	l.sw 8(r4),r2
    7bc0:	e0 47 28 00 	l.add r2,r7,r5
    7bc4:	d4 07 18 04 	l.sw 4(r7),r3
    7bc8:	00 00 00 05 	l.j 7bdc <_free_r+0xfc>
    7bcc:	d4 02 28 00 	l.sw 0(r2),r5
    7bd0:	e0 47 28 00 	l.add r2,r7,r5
    7bd4:	d4 07 18 04 	l.sw 4(r7),r3
    7bd8:	d4 02 28 00 	l.sw 0(r2),r5
    7bdc:	bc 45 01 ff 	l.sfgtui r5,511
    7be0:	10 00 00 1b 	l.bf 7c4c <_free_r+0x16c>
    7be4:	b8 45 00 49 	l.srli r2,r5,0x9
    7be8:	b8 a5 00 43 	l.srli r5,r5,0x3
    7bec:	9c 80 00 01 	l.addi r4,r0,1
    7bf0:	84 68 00 04 	l.lwz r3,4(r8)
    7bf4:	e0 45 28 00 	l.add r2,r5,r5
    7bf8:	b8 a5 00 82 	l.srai r5,r5,0x2
    7bfc:	b8 42 00 02 	l.slli r2,r2,0x2
    7c00:	e0 a4 28 08 	l.sll r5,r4,r5
    7c04:	18 80 00 00 	l.movhi r4,0x0
    7c08:	a8 84 be 1c 	l.ori r4,r4,0xbe1c
    7c0c:	e0 a5 18 04 	l.or r5,r5,r3
    7c10:	e0 42 20 00 	l.add r2,r2,r4
    7c14:	d4 08 28 04 	l.sw 4(r8),r5
    7c18:	84 82 00 08 	l.lwz r4,8(r2)
    7c1c:	d4 07 10 0c 	l.sw 12(r7),r2
    7c20:	d4 07 20 08 	l.sw 8(r7),r4
    7c24:	d4 02 38 08 	l.sw 8(r2),r7
    7c28:	d4 04 38 0c 	l.sw 12(r4),r7
    7c2c:	04 00 07 22 	l.jal 98b4 <__malloc_unlock>
    7c30:	a8 6e 00 00 	l.ori r3,r14,0x0
    7c34:	9c 21 00 10 	l.addi r1,r1,16
    7c38:	85 21 ff fc 	l.lwz r9,-4(r1)
    7c3c:	84 21 ff f0 	l.lwz r1,-16(r1)
    7c40:	84 41 ff f4 	l.lwz r2,-12(r1)
    7c44:	44 00 48 00 	l.jr r9
    7c48:	85 c1 ff f8 	l.lwz r14,-8(r1)
    7c4c:	bc 42 00 04 	l.sfgtui r2,4
    7c50:	10 00 00 4a 	l.bf 7d78 <_free_r+0x298>
    7c54:	bc 42 00 14 	l.sfgtui r2,20
    7c58:	b8 45 00 46 	l.srli r2,r5,0x6
    7c5c:	9c 62 00 38 	l.addi r3,r2,56
    7c60:	e0 43 18 00 	l.add r2,r3,r3
    7c64:	19 60 00 00 	l.movhi r11,0x0
    7c68:	b8 42 00 02 	l.slli r2,r2,0x2
    7c6c:	a9 6b be 1c 	l.ori r11,r11,0xbe1c
    7c70:	e0 42 58 00 	l.add r2,r2,r11
    7c74:	84 82 00 08 	l.lwz r4,8(r2)
    7c78:	e4 24 10 00 	l.sfne r4,r2
    7c7c:	0c 00 00 44 	l.bnf 7d8c <_free_r+0x2ac>
    7c80:	15 00 00 00 	l.nop 0x0
    7c84:	84 c4 00 04 	l.lwz r6,4(r4)
    7c88:	9c 60 ff fc 	l.addi r3,r0,-4
    7c8c:	e0 c6 18 03 	l.and r6,r6,r3
    7c90:	e4 46 28 00 	l.sfgtu r6,r5
    7c94:	0c 00 00 06 	l.bnf 7cac <_free_r+0x1cc>
    7c98:	15 00 00 00 	l.nop 0x0
    7c9c:	84 84 00 08 	l.lwz r4,8(r4)
    7ca0:	e4 22 20 00 	l.sfne r2,r4
    7ca4:	13 ff ff f8 	l.bf 7c84 <_free_r+0x1a4>
    7ca8:	15 00 00 00 	l.nop 0x0
    7cac:	84 a4 00 0c 	l.lwz r5,12(r4)
    7cb0:	d4 07 28 0c 	l.sw 12(r7),r5
    7cb4:	d4 07 20 08 	l.sw 8(r7),r4
    7cb8:	d4 05 38 08 	l.sw 8(r5),r7
    7cbc:	03 ff ff dc 	l.j 7c2c <_free_r+0x14c>
    7cc0:	d4 04 38 0c 	l.sw 12(r4),r7
    7cc4:	bc 23 00 00 	l.sfnei r3,0
    7cc8:	10 00 00 09 	l.bf 7cec <_free_r+0x20c>
    7ccc:	e0 a4 28 00 	l.add r5,r4,r5
    7cd0:	84 42 ff f8 	l.lwz r2,-8(r2)
    7cd4:	e0 e7 10 02 	l.sub r7,r7,r2
    7cd8:	e0 a5 10 00 	l.add r5,r5,r2
    7cdc:	84 67 00 08 	l.lwz r3,8(r7)
    7ce0:	84 47 00 0c 	l.lwz r2,12(r7)
    7ce4:	d4 03 10 0c 	l.sw 12(r3),r2
    7ce8:	d4 02 18 08 	l.sw 8(r2),r3
    7cec:	18 40 00 00 	l.movhi r2,0x0
    7cf0:	a8 65 00 01 	l.ori r3,r5,0x1
    7cf4:	a8 42 be 18 	l.ori r2,r2,0xbe18
    7cf8:	d4 07 18 04 	l.sw 4(r7),r3
    7cfc:	84 42 00 00 	l.lwz r2,0(r2)
    7d00:	e4 65 10 00 	l.sfgeu r5,r2
    7d04:	0f ff ff ca 	l.bnf 7c2c <_free_r+0x14c>
    7d08:	d4 08 38 08 	l.sw 8(r8),r7
    7d0c:	18 40 00 08 	l.movhi r2,0x8
    7d10:	a8 6e 00 00 	l.ori r3,r14,0x0
    7d14:	a8 42 3b 7c 	l.ori r2,r2,0x3b7c
    7d18:	07 ff ff 1f 	l.jal 7994 <_malloc_trim_r>
    7d1c:	84 82 00 00 	l.lwz r4,0(r2)
    7d20:	03 ff ff c3 	l.j 7c2c <_free_r+0x14c>
    7d24:	15 00 00 00 	l.nop 0x0
    7d28:	e0 46 20 00 	l.add r2,r6,r4
    7d2c:	84 42 00 04 	l.lwz r2,4(r2)
    7d30:	a4 42 00 01 	l.andi r2,r2,0x1
    7d34:	bc 02 00 00 	l.sfeqi r2,0
    7d38:	0c 00 00 0c 	l.bnf 7d68 <_free_r+0x288>
    7d3c:	e0 47 28 00 	l.add r2,r7,r5
    7d40:	84 46 00 0c 	l.lwz r2,12(r6)
    7d44:	84 66 00 08 	l.lwz r3,8(r6)
    7d48:	e0 85 20 00 	l.add r4,r5,r4
    7d4c:	d4 03 10 0c 	l.sw 12(r3),r2
    7d50:	a8 a4 00 01 	l.ori r5,r4,0x1
    7d54:	d4 02 18 08 	l.sw 8(r2),r3
    7d58:	e0 47 20 00 	l.add r2,r7,r4
    7d5c:	d4 07 28 04 	l.sw 4(r7),r5
    7d60:	03 ff ff b3 	l.j 7c2c <_free_r+0x14c>
    7d64:	d4 02 20 00 	l.sw 0(r2),r4
    7d68:	a8 65 00 01 	l.ori r3,r5,0x1
    7d6c:	d4 07 18 04 	l.sw 4(r7),r3
    7d70:	03 ff ff af 	l.j 7c2c <_free_r+0x14c>
    7d74:	d4 02 28 00 	l.sw 0(r2),r5
    7d78:	10 00 00 15 	l.bf 7dcc <_free_r+0x2ec>
    7d7c:	bc 42 00 54 	l.sfgtui r2,84
    7d80:	9c 62 00 5b 	l.addi r3,r2,91
    7d84:	03 ff ff b8 	l.j 7c64 <_free_r+0x184>
    7d88:	e0 43 18 00 	l.add r2,r3,r3
    7d8c:	b8 43 00 82 	l.srai r2,r3,0x2
    7d90:	9c 60 00 01 	l.addi r3,r0,1
    7d94:	84 c8 00 04 	l.lwz r6,4(r8)
    7d98:	e0 43 10 08 	l.sll r2,r3,r2
    7d9c:	a8 a4 00 00 	l.ori r5,r4,0x0
    7da0:	e0 42 30 04 	l.or r2,r2,r6
    7da4:	03 ff ff c3 	l.j 7cb0 <_free_r+0x1d0>
    7da8:	d4 08 10 04 	l.sw 4(r8),r2
    7dac:	d4 08 38 14 	l.sw 20(r8),r7
    7db0:	d4 08 38 10 	l.sw 16(r8),r7
    7db4:	e0 67 28 00 	l.add r3,r7,r5
    7db8:	d4 07 10 0c 	l.sw 12(r7),r2
    7dbc:	d4 07 10 08 	l.sw 8(r7),r2
    7dc0:	d4 07 20 04 	l.sw 4(r7),r4
    7dc4:	03 ff ff 9a 	l.j 7c2c <_free_r+0x14c>
    7dc8:	d4 03 28 00 	l.sw 0(r3),r5
    7dcc:	10 00 00 06 	l.bf 7de4 <_free_r+0x304>
    7dd0:	bc 42 01 54 	l.sfgtui r2,340
    7dd4:	b8 45 00 4c 	l.srli r2,r5,0xc
    7dd8:	9c 62 00 6e 	l.addi r3,r2,110
    7ddc:	03 ff ff a2 	l.j 7c64 <_free_r+0x184>
    7de0:	e0 43 18 00 	l.add r2,r3,r3
    7de4:	10 00 00 06 	l.bf 7dfc <_free_r+0x31c>
    7de8:	bc 42 05 54 	l.sfgtui r2,1364
    7dec:	b8 45 00 4f 	l.srli r2,r5,0xf
    7df0:	9c 62 00 77 	l.addi r3,r2,119
    7df4:	03 ff ff 9c 	l.j 7c64 <_free_r+0x184>
    7df8:	e0 43 18 00 	l.add r2,r3,r3
    7dfc:	10 00 00 06 	l.bf 7e14 <_free_r+0x334>
    7e00:	15 00 00 00 	l.nop 0x0
    7e04:	b8 45 00 52 	l.srli r2,r5,0x12
    7e08:	9c 62 00 7c 	l.addi r3,r2,124
    7e0c:	03 ff ff 96 	l.j 7c64 <_free_r+0x184>
    7e10:	e0 43 18 00 	l.add r2,r3,r3
    7e14:	9c 40 00 fc 	l.addi r2,r0,252
    7e18:	03 ff ff 93 	l.j 7c64 <_free_r+0x184>
    7e1c:	9c 60 00 7e 	l.addi r3,r0,126

00007e20 <__sfvwrite_r>:
    7e20:	84 c5 00 08 	l.lwz r6,8(r5)
    7e24:	d7 e1 4f fc 	l.sw -4(r1),r9
    7e28:	d7 e1 0f d4 	l.sw -44(r1),r1
    7e2c:	d7 e1 17 d8 	l.sw -40(r1),r2
    7e30:	d7 e1 77 dc 	l.sw -36(r1),r14
    7e34:	d7 e1 97 e0 	l.sw -32(r1),r18
    7e38:	d7 e1 a7 e4 	l.sw -28(r1),r20
    7e3c:	d7 e1 b7 e8 	l.sw -24(r1),r22
    7e40:	d7 e1 c7 ec 	l.sw -20(r1),r24
    7e44:	d7 e1 d7 f0 	l.sw -16(r1),r26
    7e48:	d7 e1 e7 f4 	l.sw -12(r1),r28
    7e4c:	d7 e1 f7 f8 	l.sw -8(r1),r30
    7e50:	bc 26 00 00 	l.sfnei r6,0
    7e54:	0c 00 00 28 	l.bnf 7ef4 <__sfvwrite_r+0xd4>
    7e58:	9c 21 ff cc 	l.addi r1,r1,-52
    7e5c:	94 c4 00 0c 	l.lhz r6,12(r4)
    7e60:	ab c3 00 00 	l.ori r30,r3,0x0
    7e64:	a4 66 00 08 	l.andi r3,r6,0x8
    7e68:	a8 44 00 00 	l.ori r2,r4,0x0
    7e6c:	bc 03 00 00 	l.sfeqi r3,0
    7e70:	10 00 00 2f 	l.bf 7f2c <__sfvwrite_r+0x10c>
    7e74:	aa 85 00 00 	l.ori r20,r5,0x0
    7e78:	84 64 00 10 	l.lwz r3,16(r4)
    7e7c:	bc 23 00 00 	l.sfnei r3,0
    7e80:	0c 00 00 2b 	l.bnf 7f2c <__sfvwrite_r+0x10c>
    7e84:	a6 46 00 02 	l.andi r18,r6,0x2
    7e88:	a6 52 ff ff 	l.andi r18,r18,0xffff
    7e8c:	bc 12 00 00 	l.sfeqi r18,0
    7e90:	10 00 00 33 	l.bf 7f5c <__sfvwrite_r+0x13c>
    7e94:	85 d4 00 00 	l.lwz r14,0(r20)
    7e98:	9e c0 00 00 	l.addi r22,r0,0
    7e9c:	aa 56 00 00 	l.ori r18,r22,0x0
    7ea0:	bc 12 00 00 	l.sfeqi r18,0
    7ea4:	a8 b6 00 00 	l.ori r5,r22,0x0
    7ea8:	a8 7e 00 00 	l.ori r3,r30,0x0
    7eac:	10 00 00 72 	l.bf 8074 <__sfvwrite_r+0x254>
    7eb0:	a8 d2 00 00 	l.ori r6,r18,0x0
    7eb4:	bc b2 04 00 	l.sfleui r18,1024
    7eb8:	10 00 00 03 	l.bf 7ec4 <__sfvwrite_r+0xa4>
    7ebc:	84 82 00 1c 	l.lwz r4,28(r2)
    7ec0:	9c c0 04 00 	l.addi r6,r0,1024
    7ec4:	85 62 00 24 	l.lwz r11,36(r2)
    7ec8:	48 00 58 00 	l.jalr r11
    7ecc:	15 00 00 00 	l.nop 0x0
    7ed0:	bd ab 00 00 	l.sflesi r11,0
    7ed4:	10 00 00 7f 	l.bf 80d0 <__sfvwrite_r+0x2b0>
    7ed8:	e2 d6 58 00 	l.add r22,r22,r11
    7edc:	84 74 00 08 	l.lwz r3,8(r20)
    7ee0:	e2 52 58 02 	l.sub r18,r18,r11
    7ee4:	e1 63 58 02 	l.sub r11,r3,r11
    7ee8:	bc 2b 00 00 	l.sfnei r11,0
    7eec:	13 ff ff ed 	l.bf 7ea0 <__sfvwrite_r+0x80>
    7ef0:	d4 14 58 08 	l.sw 8(r20),r11
    7ef4:	9d 60 00 00 	l.addi r11,r0,0
    7ef8:	9c 21 00 34 	l.addi r1,r1,52
    7efc:	85 21 ff fc 	l.lwz r9,-4(r1)
    7f00:	84 21 ff d4 	l.lwz r1,-44(r1)
    7f04:	84 41 ff d8 	l.lwz r2,-40(r1)
    7f08:	85 c1 ff dc 	l.lwz r14,-36(r1)
    7f0c:	86 41 ff e0 	l.lwz r18,-32(r1)
    7f10:	86 81 ff e4 	l.lwz r20,-28(r1)
    7f14:	86 c1 ff e8 	l.lwz r22,-24(r1)
    7f18:	87 01 ff ec 	l.lwz r24,-20(r1)
    7f1c:	87 41 ff f0 	l.lwz r26,-16(r1)
    7f20:	87 81 ff f4 	l.lwz r28,-12(r1)
    7f24:	44 00 48 00 	l.jr r9
    7f28:	87 c1 ff f8 	l.lwz r30,-8(r1)
    7f2c:	a8 7e 00 00 	l.ori r3,r30,0x0
    7f30:	07 ff fa f0 	l.jal 6af0 <__swsetup_r>
    7f34:	a8 82 00 00 	l.ori r4,r2,0x0
    7f38:	bc 2b 00 00 	l.sfnei r11,0
    7f3c:	10 00 01 1a 	l.bf 83a4 <__sfvwrite_r+0x584>
    7f40:	15 00 00 00 	l.nop 0x0
    7f44:	94 c2 00 0c 	l.lhz r6,12(r2)
    7f48:	a6 46 00 02 	l.andi r18,r6,0x2
    7f4c:	a6 52 ff ff 	l.andi r18,r18,0xffff
    7f50:	bc 12 00 00 	l.sfeqi r18,0
    7f54:	0f ff ff d1 	l.bnf 7e98 <__sfvwrite_r+0x78>
    7f58:	85 d4 00 00 	l.lwz r14,0(r20)
    7f5c:	a7 06 00 01 	l.andi r24,r6,0x1
    7f60:	bc 18 00 00 	l.sfeqi r24,0
    7f64:	10 00 00 60 	l.bf 80e4 <__sfvwrite_r+0x2c4>
    7f68:	ab 92 00 00 	l.ori r28,r18,0x0
    7f6c:	d4 01 90 00 	l.sw 0(r1),r18
    7f70:	aa d2 00 00 	l.ori r22,r18,0x0
    7f74:	bc 16 00 00 	l.sfeqi r22,0
    7f78:	10 00 00 3a 	l.bf 8060 <__sfvwrite_r+0x240>
    7f7c:	9c 60 00 00 	l.addi r3,r0,0
    7f80:	84 81 00 00 	l.lwz r4,0(r1)
    7f84:	bc 24 00 00 	l.sfnei r4,0
    7f88:	0c 00 00 b0 	l.bnf 8248 <__sfvwrite_r+0x428>
    7f8c:	a8 7c 00 00 	l.ori r3,r28,0x0
    7f90:	e4 b2 b0 00 	l.sfleu r18,r22
    7f94:	10 00 00 03 	l.bf 7fa0 <__sfvwrite_r+0x180>
    7f98:	ab 12 00 00 	l.ori r24,r18,0x0
    7f9c:	ab 16 00 00 	l.ori r24,r22,0x0
    7fa0:	84 c2 00 14 	l.lwz r6,20(r2)
    7fa4:	84 62 00 08 	l.lwz r3,8(r2)
    7fa8:	ab 58 00 00 	l.ori r26,r24,0x0
    7fac:	e0 66 18 00 	l.add r3,r6,r3
    7fb0:	d4 01 18 04 	l.sw 4(r1),r3
    7fb4:	84 62 00 00 	l.lwz r3,0(r2)
    7fb8:	84 81 00 04 	l.lwz r4,4(r1)
    7fbc:	e5 58 20 00 	l.sfgts r24,r4
    7fc0:	10 00 00 03 	l.bf 7fcc <__sfvwrite_r+0x1ac>
    7fc4:	9c 80 00 01 	l.addi r4,r0,1
    7fc8:	9c 80 00 00 	l.addi r4,r0,0
    7fcc:	a4 84 00 ff 	l.andi r4,r4,0xff
    7fd0:	bc 04 00 00 	l.sfeqi r4,0
    7fd4:	10 00 00 0b 	l.bf 8000 <__sfvwrite_r+0x1e0>
    7fd8:	e5 98 30 00 	l.sflts r24,r6
    7fdc:	84 a2 00 10 	l.lwz r5,16(r2)
    7fe0:	e4 43 28 00 	l.sfgtu r3,r5
    7fe4:	10 00 00 03 	l.bf 7ff0 <__sfvwrite_r+0x1d0>
    7fe8:	9c 80 00 01 	l.addi r4,r0,1
    7fec:	9c 80 00 00 	l.addi r4,r0,0
    7ff0:	a4 84 00 ff 	l.andi r4,r4,0xff
    7ff4:	bc 04 00 00 	l.sfeqi r4,0
    7ff8:	0c 00 00 ca 	l.bnf 8320 <__sfvwrite_r+0x500>
    7ffc:	e5 98 30 00 	l.sflts r24,r6
    8000:	10 00 00 6f 	l.bf 81bc <__sfvwrite_r+0x39c>
    8004:	a8 9c 00 00 	l.ori r4,r28,0x0
    8008:	85 62 00 24 	l.lwz r11,36(r2)
    800c:	a8 7e 00 00 	l.ori r3,r30,0x0
    8010:	84 82 00 1c 	l.lwz r4,28(r2)
    8014:	48 00 58 00 	l.jalr r11
    8018:	a8 bc 00 00 	l.ori r5,r28,0x0
    801c:	bd 4b 00 00 	l.sfgtsi r11,0
    8020:	0c 00 00 2c 	l.bnf 80d0 <__sfvwrite_r+0x2b0>
    8024:	ab 4b 00 00 	l.ori r26,r11,0x0
    8028:	e2 52 d0 02 	l.sub r18,r18,r26
    802c:	bc 32 00 00 	l.sfnei r18,0
    8030:	0c 00 00 6f 	l.bnf 81ec <__sfvwrite_r+0x3cc>
    8034:	a8 7e 00 00 	l.ori r3,r30,0x0
    8038:	84 74 00 08 	l.lwz r3,8(r20)
    803c:	e3 9c d0 00 	l.add r28,r28,r26
    8040:	e0 63 d0 02 	l.sub r3,r3,r26
    8044:	e2 d6 d0 02 	l.sub r22,r22,r26
    8048:	bc 23 00 00 	l.sfnei r3,0
    804c:	0f ff ff aa 	l.bnf 7ef4 <__sfvwrite_r+0xd4>
    8050:	d4 14 18 08 	l.sw 8(r20),r3
    8054:	bc 16 00 00 	l.sfeqi r22,0
    8058:	0f ff ff ca 	l.bnf 7f80 <__sfvwrite_r+0x160>
    805c:	9c 60 00 00 	l.addi r3,r0,0
    8060:	87 8e 00 00 	l.lwz r28,0(r14)
    8064:	86 ce 00 04 	l.lwz r22,4(r14)
    8068:	d4 01 18 00 	l.sw 0(r1),r3
    806c:	03 ff ff c2 	l.j 7f74 <__sfvwrite_r+0x154>
    8070:	9d ce 00 08 	l.addi r14,r14,8
    8074:	86 ce 00 00 	l.lwz r22,0(r14)
    8078:	86 4e 00 04 	l.lwz r18,4(r14)
    807c:	03 ff ff 89 	l.j 7ea0 <__sfvwrite_r+0x80>
    8080:	9d ce 00 08 	l.addi r14,r14,8
    8084:	84 62 00 00 	l.lwz r3,0(r2)
    8088:	84 82 00 10 	l.lwz r4,16(r2)
    808c:	e4 a3 20 00 	l.sfleu r3,r4
    8090:	10 00 00 04 	l.bf 80a0 <__sfvwrite_r+0x280>
    8094:	e4 b2 b0 00 	l.sfleu r18,r22
    8098:	0c 00 00 3c 	l.bnf 8188 <__sfvwrite_r+0x368>
    809c:	a8 98 00 00 	l.ori r4,r24,0x0
    80a0:	84 c2 00 14 	l.lwz r6,20(r2)
    80a4:	e4 92 30 00 	l.sfltu r18,r6
    80a8:	10 00 00 5d 	l.bf 821c <__sfvwrite_r+0x3fc>
    80ac:	a8 98 00 00 	l.ori r4,r24,0x0
    80b0:	85 62 00 24 	l.lwz r11,36(r2)
    80b4:	a8 7e 00 00 	l.ori r3,r30,0x0
    80b8:	84 82 00 1c 	l.lwz r4,28(r2)
    80bc:	48 00 58 00 	l.jalr r11
    80c0:	a8 b8 00 00 	l.ori r5,r24,0x0
    80c4:	bd ab 00 00 	l.sflesi r11,0
    80c8:	0c 00 00 3b 	l.bnf 81b4 <__sfvwrite_r+0x394>
    80cc:	aa cb 00 00 	l.ori r22,r11,0x0
    80d0:	98 62 00 0c 	l.lhs r3,12(r2)
    80d4:	a8 63 00 40 	l.ori r3,r3,0x40
    80d8:	9d 60 ff ff 	l.addi r11,r0,-1
    80dc:	03 ff ff 87 	l.j 7ef8 <__sfvwrite_r+0xd8>
    80e0:	dc 02 18 0c 	l.sh 12(r2),r3
    80e4:	aa 58 00 00 	l.ori r18,r24,0x0
    80e8:	bc 12 00 00 	l.sfeqi r18,0
    80ec:	10 00 00 23 	l.bf 8178 <__sfvwrite_r+0x358>
    80f0:	15 00 00 00 	l.nop 0x0
    80f4:	a4 66 02 00 	l.andi r3,r6,0x200
    80f8:	bc 03 00 00 	l.sfeqi r3,0
    80fc:	13 ff ff e2 	l.bf 8084 <__sfvwrite_r+0x264>
    8100:	86 c2 00 08 	l.lwz r22,8(r2)
    8104:	e4 92 b0 00 	l.sfltu r18,r22
    8108:	10 00 00 40 	l.bf 8208 <__sfvwrite_r+0x3e8>
    810c:	ab 56 00 00 	l.ori r26,r22,0x0
    8110:	a4 66 04 80 	l.andi r3,r6,0x480
    8114:	bc 23 00 00 	l.sfnei r3,0
    8118:	10 00 00 56 	l.bf 8270 <__sfvwrite_r+0x450>
    811c:	ab 96 00 00 	l.ori r28,r22,0x0
    8120:	84 62 00 00 	l.lwz r3,0(r2)
    8124:	aa d2 00 00 	l.ori r22,r18,0x0
    8128:	a8 98 00 00 	l.ori r4,r24,0x0
    812c:	04 00 04 f7 	l.jal 9508 <memmove>
    8130:	a8 ba 00 00 	l.ori r5,r26,0x0
    8134:	84 82 00 00 	l.lwz r4,0(r2)
    8138:	84 62 00 08 	l.lwz r3,8(r2)
    813c:	e3 44 d0 00 	l.add r26,r4,r26
    8140:	e0 63 e0 02 	l.sub r3,r3,r28
    8144:	d4 02 d0 00 	l.sw 0(r2),r26
    8148:	d4 02 18 08 	l.sw 8(r2),r3
    814c:	a8 92 00 00 	l.ori r4,r18,0x0
    8150:	84 74 00 08 	l.lwz r3,8(r20)
    8154:	e3 18 20 00 	l.add r24,r24,r4
    8158:	e1 63 b0 02 	l.sub r11,r3,r22
    815c:	e2 52 20 02 	l.sub r18,r18,r4
    8160:	bc 0b 00 00 	l.sfeqi r11,0
    8164:	13 ff ff 64 	l.bf 7ef4 <__sfvwrite_r+0xd4>
    8168:	d4 14 58 08 	l.sw 8(r20),r11
    816c:	bc 12 00 00 	l.sfeqi r18,0
    8170:	0f ff ff e1 	l.bnf 80f4 <__sfvwrite_r+0x2d4>
    8174:	94 c2 00 0c 	l.lhz r6,12(r2)
    8178:	87 0e 00 00 	l.lwz r24,0(r14)
    817c:	86 4e 00 04 	l.lwz r18,4(r14)
    8180:	03 ff ff da 	l.j 80e8 <__sfvwrite_r+0x2c8>
    8184:	9d ce 00 08 	l.addi r14,r14,8
    8188:	04 00 04 e0 	l.jal 9508 <memmove>
    818c:	a8 b6 00 00 	l.ori r5,r22,0x0
    8190:	84 a2 00 00 	l.lwz r5,0(r2)
    8194:	a8 7e 00 00 	l.ori r3,r30,0x0
    8198:	e0 a5 b0 00 	l.add r5,r5,r22
    819c:	a8 82 00 00 	l.ori r4,r2,0x0
    81a0:	07 ff fc 03 	l.jal 71ac <_fflush_r>
    81a4:	d4 02 28 00 	l.sw 0(r2),r5
    81a8:	bc 0b 00 00 	l.sfeqi r11,0
    81ac:	0f ff ff c9 	l.bnf 80d0 <__sfvwrite_r+0x2b0>
    81b0:	15 00 00 00 	l.nop 0x0
    81b4:	03 ff ff e7 	l.j 8150 <__sfvwrite_r+0x330>
    81b8:	a8 96 00 00 	l.ori r4,r22,0x0
    81bc:	a8 b8 00 00 	l.ori r5,r24,0x0
    81c0:	04 00 04 d2 	l.jal 9508 <memmove>
    81c4:	e2 52 d0 02 	l.sub r18,r18,r26
    81c8:	84 62 00 08 	l.lwz r3,8(r2)
    81cc:	84 82 00 00 	l.lwz r4,0(r2)
    81d0:	e0 63 c0 02 	l.sub r3,r3,r24
    81d4:	e3 04 c0 00 	l.add r24,r4,r24
    81d8:	d4 02 18 08 	l.sw 8(r2),r3
    81dc:	bc 32 00 00 	l.sfnei r18,0
    81e0:	13 ff ff 96 	l.bf 8038 <__sfvwrite_r+0x218>
    81e4:	d4 02 c0 00 	l.sw 0(r2),r24
    81e8:	a8 7e 00 00 	l.ori r3,r30,0x0
    81ec:	07 ff fb f0 	l.jal 71ac <_fflush_r>
    81f0:	a8 82 00 00 	l.ori r4,r2,0x0
    81f4:	bc 0b 00 00 	l.sfeqi r11,0
    81f8:	0f ff ff b6 	l.bnf 80d0 <__sfvwrite_r+0x2b0>
    81fc:	15 00 00 00 	l.nop 0x0
    8200:	03 ff ff 8e 	l.j 8038 <__sfvwrite_r+0x218>
    8204:	d4 01 90 00 	l.sw 0(r1),r18
    8208:	ab 92 00 00 	l.ori r28,r18,0x0
    820c:	84 62 00 00 	l.lwz r3,0(r2)
    8210:	aa d2 00 00 	l.ori r22,r18,0x0
    8214:	03 ff ff c5 	l.j 8128 <__sfvwrite_r+0x308>
    8218:	ab 52 00 00 	l.ori r26,r18,0x0
    821c:	a8 b2 00 00 	l.ori r5,r18,0x0
    8220:	04 00 04 ba 	l.jal 9508 <memmove>
    8224:	aa d2 00 00 	l.ori r22,r18,0x0
    8228:	84 82 00 08 	l.lwz r4,8(r2)
    822c:	84 62 00 00 	l.lwz r3,0(r2)
    8230:	e0 84 90 02 	l.sub r4,r4,r18
    8234:	e0 63 90 00 	l.add r3,r3,r18
    8238:	d4 02 20 08 	l.sw 8(r2),r4
    823c:	d4 02 18 00 	l.sw 0(r2),r3
    8240:	03 ff ff c4 	l.j 8150 <__sfvwrite_r+0x330>
    8244:	a8 92 00 00 	l.ori r4,r18,0x0
    8248:	9c 80 00 0a 	l.addi r4,r0,10
    824c:	04 00 04 03 	l.jal 9258 <memchr>
    8250:	a8 b6 00 00 	l.ori r5,r22,0x0
    8254:	bc 0b 00 00 	l.sfeqi r11,0
    8258:	10 00 00 4f 	l.bf 8394 <__sfvwrite_r+0x574>
    825c:	9d 6b 00 01 	l.addi r11,r11,1
    8260:	9c 60 00 01 	l.addi r3,r0,1
    8264:	e2 4b e0 02 	l.sub r18,r11,r28
    8268:	03 ff ff 4a 	l.j 7f90 <__sfvwrite_r+0x170>
    826c:	d4 01 18 00 	l.sw 0(r1),r3
    8270:	84 62 00 14 	l.lwz r3,20(r2)
    8274:	84 82 00 10 	l.lwz r4,16(r2)
    8278:	e2 c3 18 00 	l.add r22,r3,r3
    827c:	87 42 00 00 	l.lwz r26,0(r2)
    8280:	e0 76 18 00 	l.add r3,r22,r3
    8284:	e3 5a 20 02 	l.sub r26,r26,r4
    8288:	ba c3 00 5f 	l.srli r22,r3,0x1f
    828c:	9c fa 00 01 	l.addi r7,r26,1
    8290:	e0 76 18 00 	l.add r3,r22,r3
    8294:	e0 e7 90 00 	l.add r7,r7,r18
    8298:	ba c3 00 81 	l.srai r22,r3,0x1
    829c:	e4 76 38 00 	l.sfgeu r22,r7
    82a0:	10 00 00 04 	l.bf 82b0 <__sfvwrite_r+0x490>
    82a4:	a8 b6 00 00 	l.ori r5,r22,0x0
    82a8:	aa c7 00 00 	l.ori r22,r7,0x0
    82ac:	a8 a7 00 00 	l.ori r5,r7,0x0
    82b0:	a4 c6 04 00 	l.andi r6,r6,0x400
    82b4:	bc 06 00 00 	l.sfeqi r6,0
    82b8:	10 00 00 29 	l.bf 835c <__sfvwrite_r+0x53c>
    82bc:	a8 7e 00 00 	l.ori r3,r30,0x0
    82c0:	04 00 01 84 	l.jal 88d0 <_malloc_r>
    82c4:	a8 85 00 00 	l.ori r4,r5,0x0
    82c8:	bc 2b 00 00 	l.sfnei r11,0
    82cc:	0c 00 00 38 	l.bnf 83ac <__sfvwrite_r+0x58c>
    82d0:	ab 8b 00 00 	l.ori r28,r11,0x0
    82d4:	a8 6b 00 00 	l.ori r3,r11,0x0
    82d8:	84 82 00 10 	l.lwz r4,16(r2)
    82dc:	04 00 04 34 	l.jal 93ac <memcpy>
    82e0:	a8 ba 00 00 	l.ori r5,r26,0x0
    82e4:	94 62 00 0c 	l.lhz r3,12(r2)
    82e8:	9c 80 fb 7f 	l.addi r4,r0,-1153
    82ec:	e0 63 20 03 	l.and r3,r3,r4
    82f0:	a8 63 00 80 	l.ori r3,r3,0x80
    82f4:	dc 02 18 0c 	l.sh 12(r2),r3
    82f8:	e0 7c d0 00 	l.add r3,r28,r26
    82fc:	e3 56 d0 02 	l.sub r26,r22,r26
    8300:	d4 02 e0 10 	l.sw 16(r2),r28
    8304:	d4 02 b0 14 	l.sw 20(r2),r22
    8308:	d4 02 d0 08 	l.sw 8(r2),r26
    830c:	d4 02 18 00 	l.sw 0(r2),r3
    8310:	ab 92 00 00 	l.ori r28,r18,0x0
    8314:	aa d2 00 00 	l.ori r22,r18,0x0
    8318:	03 ff ff 84 	l.j 8128 <__sfvwrite_r+0x308>
    831c:	ab 52 00 00 	l.ori r26,r18,0x0
    8320:	a8 9c 00 00 	l.ori r4,r28,0x0
    8324:	04 00 04 79 	l.jal 9508 <memmove>
    8328:	84 a1 00 04 	l.lwz r5,4(r1)
    832c:	84 a2 00 00 	l.lwz r5,0(r2)
    8330:	84 81 00 04 	l.lwz r4,4(r1)
    8334:	a8 7e 00 00 	l.ori r3,r30,0x0
    8338:	e0 a5 20 00 	l.add r5,r5,r4
    833c:	a8 82 00 00 	l.ori r4,r2,0x0
    8340:	07 ff fb 9b 	l.jal 71ac <_fflush_r>
    8344:	d4 02 28 00 	l.sw 0(r2),r5
    8348:	bc 0b 00 00 	l.sfeqi r11,0
    834c:	0f ff ff 61 	l.bnf 80d0 <__sfvwrite_r+0x2b0>
    8350:	87 41 00 04 	l.lwz r26,4(r1)
    8354:	03 ff ff 36 	l.j 802c <__sfvwrite_r+0x20c>
    8358:	e2 52 d0 02 	l.sub r18,r18,r26
    835c:	04 00 05 72 	l.jal 9924 <_realloc_r>
    8360:	15 00 00 00 	l.nop 0x0
    8364:	bc 2b 00 00 	l.sfnei r11,0
    8368:	13 ff ff e4 	l.bf 82f8 <__sfvwrite_r+0x4d8>
    836c:	ab 8b 00 00 	l.ori r28,r11,0x0
    8370:	a8 7e 00 00 	l.ori r3,r30,0x0
    8374:	07 ff fd db 	l.jal 7ae0 <_free_r>
    8378:	84 82 00 10 	l.lwz r4,16(r2)
    837c:	98 62 00 0c 	l.lhs r3,12(r2)
    8380:	9c 80 ff 7f 	l.addi r4,r0,-129
    8384:	e0 63 20 03 	l.and r3,r3,r4
    8388:	9c 80 00 0c 	l.addi r4,r0,12
    838c:	03 ff ff 52 	l.j 80d4 <__sfvwrite_r+0x2b4>
    8390:	d4 1e 20 00 	l.sw 0(r30),r4
    8394:	9c 80 00 01 	l.addi r4,r0,1
    8398:	9e 56 00 01 	l.addi r18,r22,1
    839c:	03 ff fe fd 	l.j 7f90 <__sfvwrite_r+0x170>
    83a0:	d4 01 20 00 	l.sw 0(r1),r4
    83a4:	03 ff fe d5 	l.j 7ef8 <__sfvwrite_r+0xd8>
    83a8:	9d 60 ff ff 	l.addi r11,r0,-1
    83ac:	9c 80 00 0c 	l.addi r4,r0,12
    83b0:	98 62 00 0c 	l.lhs r3,12(r2)
    83b4:	03 ff ff 48 	l.j 80d4 <__sfvwrite_r+0x2b4>
    83b8:	d4 1e 20 00 	l.sw 0(r30),r4

000083bc <_fwalk>:
    83bc:	d7 e1 b7 f4 	l.sw -12(r1),r22
    83c0:	9e c3 02 e0 	l.addi r22,r3,736
    83c4:	d7 e1 4f fc 	l.sw -4(r1),r9
    83c8:	d7 e1 0f e0 	l.sw -32(r1),r1
    83cc:	d7 e1 17 e4 	l.sw -28(r1),r2
    83d0:	d7 e1 77 e8 	l.sw -24(r1),r14
    83d4:	d7 e1 97 ec 	l.sw -20(r1),r18
    83d8:	d7 e1 a7 f0 	l.sw -16(r1),r20
    83dc:	d7 e1 c7 f8 	l.sw -8(r1),r24
    83e0:	bc 16 00 00 	l.sfeqi r22,0
    83e4:	10 00 00 2a 	l.bf 848c <_fwalk+0xd0>
    83e8:	9c 21 ff e0 	l.addi r1,r1,-32
    83ec:	ab 04 00 00 	l.ori r24,r4,0x0
    83f0:	9e 80 00 00 	l.addi r20,r0,0
    83f4:	85 d6 00 04 	l.lwz r14,4(r22)
    83f8:	9d ce ff ff 	l.addi r14,r14,-1
    83fc:	bd 8e 00 00 	l.sfltsi r14,0
    8400:	10 00 00 14 	l.bf 8450 <_fwalk+0x94>
    8404:	86 56 00 08 	l.lwz r18,8(r22)
    8408:	9c 52 00 0c 	l.addi r2,r18,12
    840c:	9e 52 00 0e 	l.addi r18,r18,14
    8410:	94 a2 00 00 	l.lhz r5,0(r2)
    8414:	bc a5 00 01 	l.sfleui r5,1
    8418:	9d ce ff ff 	l.addi r14,r14,-1
    841c:	10 00 00 09 	l.bf 8440 <_fwalk+0x84>
    8420:	9c 62 ff f4 	l.addi r3,r2,-12
    8424:	98 92 00 00 	l.lhs r4,0(r18)
    8428:	bc 04 ff ff 	l.sfeqi r4,-1
    842c:	10 00 00 06 	l.bf 8444 <_fwalk+0x88>
    8430:	bc 2e ff ff 	l.sfnei r14,-1
    8434:	48 00 c0 00 	l.jalr r24
    8438:	15 00 00 00 	l.nop 0x0
    843c:	e2 94 58 04 	l.or r20,r20,r11
    8440:	bc 2e ff ff 	l.sfnei r14,-1
    8444:	9c 42 00 68 	l.addi r2,r2,104
    8448:	13 ff ff f2 	l.bf 8410 <_fwalk+0x54>
    844c:	9e 52 00 68 	l.addi r18,r18,104
    8450:	86 d6 00 00 	l.lwz r22,0(r22)
    8454:	bc 36 00 00 	l.sfnei r22,0
    8458:	13 ff ff e7 	l.bf 83f4 <_fwalk+0x38>
    845c:	15 00 00 00 	l.nop 0x0
    8460:	9c 21 00 20 	l.addi r1,r1,32
    8464:	a9 74 00 00 	l.ori r11,r20,0x0
    8468:	85 21 ff fc 	l.lwz r9,-4(r1)
    846c:	84 21 ff e0 	l.lwz r1,-32(r1)
    8470:	84 41 ff e4 	l.lwz r2,-28(r1)
    8474:	85 c1 ff e8 	l.lwz r14,-24(r1)
    8478:	86 41 ff ec 	l.lwz r18,-20(r1)
    847c:	86 81 ff f0 	l.lwz r20,-16(r1)
    8480:	86 c1 ff f4 	l.lwz r22,-12(r1)
    8484:	44 00 48 00 	l.jr r9
    8488:	87 01 ff f8 	l.lwz r24,-8(r1)
    848c:	03 ff ff f5 	l.j 8460 <_fwalk+0xa4>
    8490:	aa 96 00 00 	l.ori r20,r22,0x0

00008494 <_fwalk_reent>:
    8494:	d7 e1 97 ec 	l.sw -20(r1),r18
    8498:	9e 43 02 e0 	l.addi r18,r3,736
    849c:	d7 e1 4f fc 	l.sw -4(r1),r9
    84a0:	d7 e1 0f e0 	l.sw -32(r1),r1
    84a4:	d7 e1 17 e4 	l.sw -28(r1),r2
    84a8:	d7 e1 77 e8 	l.sw -24(r1),r14
    84ac:	d7 e1 a7 f0 	l.sw -16(r1),r20
    84b0:	d7 e1 b7 f4 	l.sw -12(r1),r22
    84b4:	d7 e1 c7 f8 	l.sw -8(r1),r24
    84b8:	bc 12 00 00 	l.sfeqi r18,0
    84bc:	10 00 00 29 	l.bf 8560 <_fwalk_reent+0xcc>
    84c0:	9c 21 ff e0 	l.addi r1,r1,-32
    84c4:	ab 04 00 00 	l.ori r24,r4,0x0
    84c8:	aa 83 00 00 	l.ori r20,r3,0x0
    84cc:	9e c0 00 00 	l.addi r22,r0,0
    84d0:	85 d2 00 04 	l.lwz r14,4(r18)
    84d4:	9d ce ff ff 	l.addi r14,r14,-1
    84d8:	bd 8e 00 00 	l.sfltsi r14,0
    84dc:	10 00 00 12 	l.bf 8524 <_fwalk_reent+0x90>
    84e0:	84 52 00 08 	l.lwz r2,8(r18)
    84e4:	9c 42 00 0c 	l.addi r2,r2,12
    84e8:	94 a2 00 00 	l.lhz r5,0(r2)
    84ec:	bc a5 00 01 	l.sfleui r5,1
    84f0:	9d ce ff ff 	l.addi r14,r14,-1
    84f4:	10 00 00 09 	l.bf 8518 <_fwalk_reent+0x84>
    84f8:	9c 82 ff f4 	l.addi r4,r2,-12
    84fc:	98 a2 00 02 	l.lhs r5,2(r2)
    8500:	bc 05 ff ff 	l.sfeqi r5,-1
    8504:	10 00 00 05 	l.bf 8518 <_fwalk_reent+0x84>
    8508:	a8 74 00 00 	l.ori r3,r20,0x0
    850c:	48 00 c0 00 	l.jalr r24
    8510:	15 00 00 00 	l.nop 0x0
    8514:	e2 d6 58 04 	l.or r22,r22,r11
    8518:	bc 2e ff ff 	l.sfnei r14,-1
    851c:	13 ff ff f3 	l.bf 84e8 <_fwalk_reent+0x54>
    8520:	9c 42 00 68 	l.addi r2,r2,104
    8524:	86 52 00 00 	l.lwz r18,0(r18)
    8528:	bc 32 00 00 	l.sfnei r18,0
    852c:	13 ff ff e9 	l.bf 84d0 <_fwalk_reent+0x3c>
    8530:	15 00 00 00 	l.nop 0x0
    8534:	9c 21 00 20 	l.addi r1,r1,32
    8538:	a9 76 00 00 	l.ori r11,r22,0x0
    853c:	85 21 ff fc 	l.lwz r9,-4(r1)
    8540:	84 21 ff e0 	l.lwz r1,-32(r1)
    8544:	84 41 ff e4 	l.lwz r2,-28(r1)
    8548:	85 c1 ff e8 	l.lwz r14,-24(r1)
    854c:	86 41 ff ec 	l.lwz r18,-20(r1)
    8550:	86 81 ff f0 	l.lwz r20,-16(r1)
    8554:	86 c1 ff f4 	l.lwz r22,-12(r1)
    8558:	44 00 48 00 	l.jr r9
    855c:	87 01 ff f8 	l.lwz r24,-8(r1)
    8560:	03 ff ff f5 	l.j 8534 <_fwalk_reent+0xa0>
    8564:	aa d2 00 00 	l.ori r22,r18,0x0

00008568 <_setlocale_r>:
    8568:	d7 e1 4f fc 	l.sw -4(r1),r9
    856c:	d7 e1 0f f4 	l.sw -12(r1),r1
    8570:	d7 e1 17 f8 	l.sw -8(r1),r2
    8574:	bc 25 00 00 	l.sfnei r5,0
    8578:	0c 00 00 0a 	l.bnf 85a0 <_setlocale_r+0x38>
    857c:	9c 21 ff f4 	l.addi r1,r1,-12
    8580:	18 80 00 00 	l.movhi r4,0x0
    8584:	a8 65 00 00 	l.ori r3,r5,0x0
    8588:	a8 84 b3 94 	l.ori r4,r4,0xb394
    858c:	04 00 06 bb 	l.jal a078 <strcmp>
    8590:	a8 45 00 00 	l.ori r2,r5,0x0
    8594:	bc 0b 00 00 	l.sfeqi r11,0
    8598:	0c 00 00 09 	l.bnf 85bc <_setlocale_r+0x54>
    859c:	18 80 00 00 	l.movhi r4,0x0
    85a0:	19 60 00 00 	l.movhi r11,0x0
    85a4:	a9 6b b1 e4 	l.ori r11,r11,0xb1e4
    85a8:	9c 21 00 0c 	l.addi r1,r1,12
    85ac:	85 21 ff fc 	l.lwz r9,-4(r1)
    85b0:	84 21 ff f4 	l.lwz r1,-12(r1)
    85b4:	44 00 48 00 	l.jr r9
    85b8:	84 41 ff f8 	l.lwz r2,-8(r1)
    85bc:	a8 62 00 00 	l.ori r3,r2,0x0
    85c0:	04 00 06 ae 	l.jal a078 <strcmp>
    85c4:	a8 84 b1 e4 	l.ori r4,r4,0xb1e4
    85c8:	bc 0b 00 00 	l.sfeqi r11,0
    85cc:	13 ff ff f6 	l.bf 85a4 <_setlocale_r+0x3c>
    85d0:	19 60 00 00 	l.movhi r11,0x0
    85d4:	18 80 00 00 	l.movhi r4,0x0
    85d8:	a8 62 00 00 	l.ori r3,r2,0x0
    85dc:	04 00 06 a7 	l.jal a078 <strcmp>
    85e0:	a8 84 b2 0e 	l.ori r4,r4,0xb20e
    85e4:	bc 2b 00 00 	l.sfnei r11,0
    85e8:	0f ff ff ee 	l.bnf 85a0 <_setlocale_r+0x38>
    85ec:	9d 60 00 00 	l.addi r11,r0,0
    85f0:	03 ff ff ef 	l.j 85ac <_setlocale_r+0x44>
    85f4:	9c 21 00 0c 	l.addi r1,r1,12

000085f8 <__locale_charset>:
    85f8:	d7 e1 0f fc 	l.sw -4(r1),r1
    85fc:	9c 21 ff fc 	l.addi r1,r1,-4
    8600:	19 60 00 00 	l.movhi r11,0x0
    8604:	9c 21 00 04 	l.addi r1,r1,4
    8608:	a9 6b bd b8 	l.ori r11,r11,0xbdb8
    860c:	44 00 48 00 	l.jr r9
    8610:	84 21 ff fc 	l.lwz r1,-4(r1)

00008614 <__locale_mb_cur_max>:
    8614:	18 60 00 00 	l.movhi r3,0x0
    8618:	d7 e1 0f fc 	l.sw -4(r1),r1
    861c:	a8 63 be 10 	l.ori r3,r3,0xbe10
    8620:	9c 21 ff fc 	l.addi r1,r1,-4
    8624:	85 63 00 00 	l.lwz r11,0(r3)
    8628:	9c 21 00 04 	l.addi r1,r1,4
    862c:	44 00 48 00 	l.jr r9
    8630:	84 21 ff fc 	l.lwz r1,-4(r1)

00008634 <__locale_msgcharset>:
    8634:	d7 e1 0f fc 	l.sw -4(r1),r1
    8638:	9c 21 ff fc 	l.addi r1,r1,-4
    863c:	19 60 00 00 	l.movhi r11,0x0
    8640:	9c 21 00 04 	l.addi r1,r1,4
    8644:	a9 6b bd 98 	l.ori r11,r11,0xbd98
    8648:	44 00 48 00 	l.jr r9
    864c:	84 21 ff fc 	l.lwz r1,-4(r1)

00008650 <__locale_cjk_lang>:
    8650:	d7 e1 0f fc 	l.sw -4(r1),r1
    8654:	9c 21 ff fc 	l.addi r1,r1,-4
    8658:	9d 60 00 00 	l.addi r11,r0,0
    865c:	9c 21 00 04 	l.addi r1,r1,4
    8660:	44 00 48 00 	l.jr r9
    8664:	84 21 ff fc 	l.lwz r1,-4(r1)

00008668 <_localeconv_r>:
    8668:	d7 e1 0f fc 	l.sw -4(r1),r1
    866c:	9c 21 ff fc 	l.addi r1,r1,-4
    8670:	19 60 00 00 	l.movhi r11,0x0
    8674:	9c 21 00 04 	l.addi r1,r1,4
    8678:	a9 6b bd d8 	l.ori r11,r11,0xbdd8
    867c:	44 00 48 00 	l.jr r9
    8680:	84 21 ff fc 	l.lwz r1,-4(r1)

00008684 <setlocale>:
    8684:	d7 e1 4f fc 	l.sw -4(r1),r9
    8688:	d7 e1 17 f4 	l.sw -12(r1),r2
    868c:	d7 e1 77 f8 	l.sw -8(r1),r14
    8690:	d7 e1 0f f0 	l.sw -16(r1),r1
    8694:	9c 21 ff f0 	l.addi r1,r1,-16
    8698:	a9 c3 00 00 	l.ori r14,r3,0x0
    869c:	07 ff f1 c0 	l.jal 4d9c <__getreent>
    86a0:	a8 44 00 00 	l.ori r2,r4,0x0
    86a4:	a8 8e 00 00 	l.ori r4,r14,0x0
    86a8:	a8 a2 00 00 	l.ori r5,r2,0x0
    86ac:	07 ff ff af 	l.jal 8568 <_setlocale_r>
    86b0:	a8 6b 00 00 	l.ori r3,r11,0x0
    86b4:	9c 21 00 10 	l.addi r1,r1,16
    86b8:	85 21 ff fc 	l.lwz r9,-4(r1)
    86bc:	84 21 ff f0 	l.lwz r1,-16(r1)
    86c0:	84 41 ff f4 	l.lwz r2,-12(r1)
    86c4:	44 00 48 00 	l.jr r9
    86c8:	85 c1 ff f8 	l.lwz r14,-8(r1)

000086cc <localeconv>:
    86cc:	d7 e1 4f fc 	l.sw -4(r1),r9
    86d0:	d7 e1 0f f8 	l.sw -8(r1),r1
    86d4:	07 ff f1 b2 	l.jal 4d9c <__getreent>
    86d8:	9c 21 ff f8 	l.addi r1,r1,-8
    86dc:	9c 21 00 08 	l.addi r1,r1,8
    86e0:	19 60 00 00 	l.movhi r11,0x0
    86e4:	85 21 ff fc 	l.lwz r9,-4(r1)
    86e8:	a9 6b bd d8 	l.ori r11,r11,0xbdd8
    86ec:	44 00 48 00 	l.jr r9
    86f0:	84 21 ff f8 	l.lwz r1,-8(r1)

000086f4 <__smakebuf_r>:
    86f4:	98 a4 00 0c 	l.lhs r5,12(r4)
    86f8:	a4 c5 ff ff 	l.andi r6,r5,0xffff
    86fc:	d7 e1 17 ec 	l.sw -20(r1),r2
    8700:	a4 46 00 02 	l.andi r2,r6,0x2
    8704:	d7 e1 77 f0 	l.sw -16(r1),r14
    8708:	d7 e1 4f fc 	l.sw -4(r1),r9
    870c:	d7 e1 0f e8 	l.sw -24(r1),r1
    8710:	d7 e1 97 f4 	l.sw -12(r1),r18
    8714:	d7 e1 a7 f8 	l.sw -8(r1),r20
    8718:	bc 02 00 00 	l.sfeqi r2,0
    871c:	9c 21 ff ac 	l.addi r1,r1,-84
    8720:	0c 00 00 3b 	l.bnf 880c <__smakebuf_r+0x118>
    8724:	a9 c3 00 00 	l.ori r14,r3,0x0
    8728:	a8 44 00 00 	l.ori r2,r4,0x0
    872c:	98 84 00 0e 	l.lhs r4,14(r4)
    8730:	bd 84 00 00 	l.sfltsi r4,0
    8734:	10 00 00 18 	l.bf 8794 <__smakebuf_r+0xa0>
    8738:	a4 c6 00 80 	l.andi r6,r6,0x80
    873c:	04 00 08 59 	l.jal a8a0 <_fstat_r>
    8740:	a8 a1 00 00 	l.ori r5,r1,0x0
    8744:	bd 6b 00 00 	l.sfgesi r11,0
    8748:	0c 00 00 10 	l.bnf 8788 <__smakebuf_r+0x94>
    874c:	84 81 00 04 	l.lwz r4,4(r1)
    8750:	a8 a0 80 00 	l.ori r5,r0,0x8000
    8754:	a4 84 f0 00 	l.andi r4,r4,0xf000
    8758:	ac 64 20 00 	l.xori r3,r4,8192
    875c:	e4 24 28 00 	l.sfne r4,r5
    8760:	e2 40 18 02 	l.sub r18,r0,r3
    8764:	e2 52 18 04 	l.or r18,r18,r3
    8768:	ae 52 ff ff 	l.xori r18,r18,-1
    876c:	0c 00 00 37 	l.bnf 8848 <__smakebuf_r+0x154>
    8770:	ba 52 00 5f 	l.srli r18,r18,0x1f
    8774:	94 62 00 0c 	l.lhz r3,12(r2)
    8778:	a8 63 08 00 	l.ori r3,r3,0x800
    877c:	9e 80 04 00 	l.addi r20,r0,1024
    8780:	00 00 00 0b 	l.j 87ac <__smakebuf_r+0xb8>
    8784:	dc 02 18 0c 	l.sh 12(r2),r3
    8788:	98 a2 00 0c 	l.lhs r5,12(r2)
    878c:	a4 c5 ff ff 	l.andi r6,r5,0xffff
    8790:	a4 c6 00 80 	l.andi r6,r6,0x80
    8794:	bc 06 00 00 	l.sfeqi r6,0
    8798:	0c 00 00 2a 	l.bnf 8840 <__smakebuf_r+0x14c>
    879c:	9e 80 04 00 	l.addi r20,r0,1024
    87a0:	a8 a5 08 00 	l.ori r5,r5,0x800
    87a4:	9e 40 00 00 	l.addi r18,r0,0
    87a8:	dc 02 28 0c 	l.sh 12(r2),r5
    87ac:	a8 6e 00 00 	l.ori r3,r14,0x0
    87b0:	04 00 00 48 	l.jal 88d0 <_malloc_r>
    87b4:	a8 94 00 00 	l.ori r4,r20,0x0
    87b8:	bc 2b 00 00 	l.sfnei r11,0
    87bc:	0c 00 00 39 	l.bnf 88a0 <__smakebuf_r+0x1ac>
    87c0:	18 80 00 00 	l.movhi r4,0x0
    87c4:	94 62 00 0c 	l.lhz r3,12(r2)
    87c8:	a8 63 00 80 	l.ori r3,r3,0x80
    87cc:	a8 84 72 c4 	l.ori r4,r4,0x72c4
    87d0:	bc 12 00 00 	l.sfeqi r18,0
    87d4:	d4 0e 20 3c 	l.sw 60(r14),r4
    87d8:	dc 02 18 0c 	l.sh 12(r2),r3
    87dc:	d4 02 58 00 	l.sw 0(r2),r11
    87e0:	d4 02 58 10 	l.sw 16(r2),r11
    87e4:	0c 00 00 25 	l.bnf 8878 <__smakebuf_r+0x184>
    87e8:	d4 02 a0 14 	l.sw 20(r2),r20
    87ec:	9c 21 00 54 	l.addi r1,r1,84
    87f0:	85 21 ff fc 	l.lwz r9,-4(r1)
    87f4:	84 21 ff e8 	l.lwz r1,-24(r1)
    87f8:	84 41 ff ec 	l.lwz r2,-20(r1)
    87fc:	85 c1 ff f0 	l.lwz r14,-16(r1)
    8800:	86 41 ff f4 	l.lwz r18,-12(r1)
    8804:	44 00 48 00 	l.jr r9
    8808:	86 81 ff f8 	l.lwz r20,-8(r1)
    880c:	9c 44 00 43 	l.addi r2,r4,67
    8810:	d4 04 10 00 	l.sw 0(r4),r2
    8814:	d4 04 10 10 	l.sw 16(r4),r2
    8818:	9c 40 00 01 	l.addi r2,r0,1
    881c:	d4 04 10 14 	l.sw 20(r4),r2
    8820:	9c 21 00 54 	l.addi r1,r1,84
    8824:	85 21 ff fc 	l.lwz r9,-4(r1)
    8828:	84 21 ff e8 	l.lwz r1,-24(r1)
    882c:	84 41 ff ec 	l.lwz r2,-20(r1)
    8830:	85 c1 ff f0 	l.lwz r14,-16(r1)
    8834:	86 41 ff f4 	l.lwz r18,-12(r1)
    8838:	44 00 48 00 	l.jr r9
    883c:	86 81 ff f8 	l.lwz r20,-8(r1)
    8840:	03 ff ff d8 	l.j 87a0 <__smakebuf_r+0xac>
    8844:	9e 80 00 40 	l.addi r20,r0,64
    8848:	18 80 00 00 	l.movhi r4,0x0
    884c:	84 62 00 28 	l.lwz r3,40(r2)
    8850:	a8 84 9f ec 	l.ori r4,r4,0x9fec
    8854:	e4 23 20 00 	l.sfne r3,r4
    8858:	13 ff ff c7 	l.bf 8774 <__smakebuf_r+0x80>
    885c:	15 00 00 00 	l.nop 0x0
    8860:	94 62 00 0c 	l.lhz r3,12(r2)
    8864:	9e 80 04 00 	l.addi r20,r0,1024
    8868:	e0 63 a0 04 	l.or r3,r3,r20
    886c:	d4 02 a0 4c 	l.sw 76(r2),r20
    8870:	03 ff ff cf 	l.j 87ac <__smakebuf_r+0xb8>
    8874:	dc 02 18 0c 	l.sh 12(r2),r3
    8878:	98 82 00 0e 	l.lhs r4,14(r2)
    887c:	04 00 08 24 	l.jal a90c <_isatty_r>
    8880:	a8 6e 00 00 	l.ori r3,r14,0x0
    8884:	bc 0b 00 00 	l.sfeqi r11,0
    8888:	13 ff ff d9 	l.bf 87ec <__smakebuf_r+0xf8>
    888c:	15 00 00 00 	l.nop 0x0
    8890:	94 62 00 0c 	l.lhz r3,12(r2)
    8894:	a8 63 00 01 	l.ori r3,r3,0x1
    8898:	03 ff ff d5 	l.j 87ec <__smakebuf_r+0xf8>
    889c:	dc 02 18 0c 	l.sh 12(r2),r3
    88a0:	98 62 00 0c 	l.lhs r3,12(r2)
    88a4:	a4 83 02 00 	l.andi r4,r3,0x200
    88a8:	bc 04 00 00 	l.sfeqi r4,0
    88ac:	0f ff ff d0 	l.bnf 87ec <__smakebuf_r+0xf8>
    88b0:	a8 63 00 02 	l.ori r3,r3,0x2
    88b4:	9c 82 00 43 	l.addi r4,r2,67
    88b8:	dc 02 18 0c 	l.sh 12(r2),r3
    88bc:	9c 60 00 01 	l.addi r3,r0,1
    88c0:	d4 02 20 00 	l.sw 0(r2),r4
    88c4:	d4 02 20 10 	l.sw 16(r2),r4
    88c8:	03 ff ff c9 	l.j 87ec <__smakebuf_r+0xf8>
    88cc:	d4 02 18 14 	l.sw 20(r2),r3

000088d0 <_malloc_r>:
    88d0:	d7 e1 77 dc 	l.sw -36(r1),r14
    88d4:	9d c4 00 0b 	l.addi r14,r4,11
    88d8:	d7 e1 97 e0 	l.sw -32(r1),r18
    88dc:	d7 e1 4f fc 	l.sw -4(r1),r9
    88e0:	d7 e1 0f d4 	l.sw -44(r1),r1
    88e4:	d7 e1 17 d8 	l.sw -40(r1),r2
    88e8:	d7 e1 a7 e4 	l.sw -28(r1),r20
    88ec:	d7 e1 b7 e8 	l.sw -24(r1),r22
    88f0:	d7 e1 c7 ec 	l.sw -20(r1),r24
    88f4:	d7 e1 d7 f0 	l.sw -16(r1),r26
    88f8:	d7 e1 e7 f4 	l.sw -12(r1),r28
    88fc:	d7 e1 f7 f8 	l.sw -8(r1),r30
    8900:	bc ae 00 16 	l.sfleui r14,22
    8904:	9c 21 ff d0 	l.addi r1,r1,-48
    8908:	10 00 00 35 	l.bf 89dc <_malloc_r+0x10c>
    890c:	aa 43 00 00 	l.ori r18,r3,0x0
    8910:	9c 40 ff f8 	l.addi r2,r0,-8
    8914:	e1 ce 10 03 	l.and r14,r14,r2
    8918:	b8 6e 00 5f 	l.srli r3,r14,0x1f
    891c:	bc 23 00 00 	l.sfnei r3,0
    8920:	10 00 00 36 	l.bf 89f8 <_malloc_r+0x128>
    8924:	e4 44 70 00 	l.sfgtu r4,r14
    8928:	10 00 00 03 	l.bf 8934 <_malloc_r+0x64>
    892c:	9c 40 00 01 	l.addi r2,r0,1
    8930:	a8 43 00 00 	l.ori r2,r3,0x0
    8934:	a4 42 00 ff 	l.andi r2,r2,0xff
    8938:	bc 02 00 00 	l.sfeqi r2,0
    893c:	0c 00 00 30 	l.bnf 89fc <_malloc_r+0x12c>
    8940:	9c 40 00 0c 	l.addi r2,r0,12
    8944:	04 00 03 b4 	l.jal 9814 <__malloc_lock>
    8948:	a8 72 00 00 	l.ori r3,r18,0x0
    894c:	bc 4e 01 f7 	l.sfgtui r14,503
    8950:	10 00 00 2e 	l.bf 8a08 <_malloc_r+0x138>
    8954:	18 80 00 00 	l.movhi r4,0x0
    8958:	a8 84 be 1c 	l.ori r4,r4,0xbe1c
    895c:	e0 6e 20 00 	l.add r3,r14,r4
    8960:	84 43 00 0c 	l.lwz r2,12(r3)
    8964:	e4 22 18 00 	l.sfne r2,r3
    8968:	0c 00 01 5f 	l.bnf 8ee4 <_malloc_r+0x614>
    896c:	b8 ae 00 43 	l.srli r5,r14,0x3
    8970:	84 82 00 04 	l.lwz r4,4(r2)
    8974:	9c a0 ff fc 	l.addi r5,r0,-4
    8978:	84 62 00 0c 	l.lwz r3,12(r2)
    897c:	e0 84 28 03 	l.and r4,r4,r5
    8980:	84 c2 00 08 	l.lwz r6,8(r2)
    8984:	e0 82 20 00 	l.add r4,r2,r4
    8988:	d4 06 18 0c 	l.sw 12(r6),r3
    898c:	84 a4 00 04 	l.lwz r5,4(r4)
    8990:	d4 03 30 08 	l.sw 8(r3),r6
    8994:	a8 a5 00 01 	l.ori r5,r5,0x1
    8998:	a8 72 00 00 	l.ori r3,r18,0x0
    899c:	04 00 03 c6 	l.jal 98b4 <__malloc_unlock>
    89a0:	d4 04 28 04 	l.sw 4(r4),r5
    89a4:	9d 62 00 08 	l.addi r11,r2,8
    89a8:	9c 21 00 30 	l.addi r1,r1,48
    89ac:	85 21 ff fc 	l.lwz r9,-4(r1)
    89b0:	84 21 ff d4 	l.lwz r1,-44(r1)
    89b4:	84 41 ff d8 	l.lwz r2,-40(r1)
    89b8:	85 c1 ff dc 	l.lwz r14,-36(r1)
    89bc:	86 41 ff e0 	l.lwz r18,-32(r1)
    89c0:	86 81 ff e4 	l.lwz r20,-28(r1)
    89c4:	86 c1 ff e8 	l.lwz r22,-24(r1)
    89c8:	87 01 ff ec 	l.lwz r24,-20(r1)
    89cc:	87 41 ff f0 	l.lwz r26,-16(r1)
    89d0:	87 81 ff f4 	l.lwz r28,-12(r1)
    89d4:	44 00 48 00 	l.jr r9
    89d8:	87 c1 ff f8 	l.lwz r30,-8(r1)
    89dc:	bc 44 00 10 	l.sfgtui r4,16
    89e0:	10 00 00 07 	l.bf 89fc <_malloc_r+0x12c>
    89e4:	9c 40 00 0c 	l.addi r2,r0,12
    89e8:	04 00 03 8b 	l.jal 9814 <__malloc_lock>
    89ec:	9d c0 00 10 	l.addi r14,r0,16
    89f0:	03 ff ff da 	l.j 8958 <_malloc_r+0x88>
    89f4:	18 80 00 00 	l.movhi r4,0x0
    89f8:	9c 40 00 0c 	l.addi r2,r0,12
    89fc:	9d 60 00 00 	l.addi r11,r0,0
    8a00:	03 ff ff ea 	l.j 89a8 <_malloc_r+0xd8>
    8a04:	d4 12 10 00 	l.sw 0(r18),r2
    8a08:	b8 ae 00 49 	l.srli r5,r14,0x9
    8a0c:	bc 05 00 00 	l.sfeqi r5,0
    8a10:	10 00 00 8a 	l.bf 8c38 <_malloc_r+0x368>
    8a14:	bc 45 00 04 	l.sfgtui r5,4
    8a18:	10 00 00 bd 	l.bf 8d0c <_malloc_r+0x43c>
    8a1c:	bc 45 00 14 	l.sfgtui r5,20
    8a20:	b8 ae 00 46 	l.srli r5,r14,0x6
    8a24:	9c c5 00 38 	l.addi r6,r5,56
    8a28:	e0 a6 30 00 	l.add r5,r6,r6
    8a2c:	18 e0 00 00 	l.movhi r7,0x0
    8a30:	b8 a5 00 02 	l.slli r5,r5,0x2
    8a34:	a8 e7 be 1c 	l.ori r7,r7,0xbe1c
    8a38:	e0 a5 38 00 	l.add r5,r5,r7
    8a3c:	84 45 00 0c 	l.lwz r2,12(r5)
    8a40:	e4 05 10 00 	l.sfeq r5,r2
    8a44:	10 00 00 19 	l.bf 8aa8 <_malloc_r+0x1d8>
    8a48:	9d 60 ff fc 	l.addi r11,r0,-4
    8a4c:	84 62 00 04 	l.lwz r3,4(r2)
    8a50:	e0 63 58 03 	l.and r3,r3,r11
    8a54:	e0 83 70 02 	l.sub r4,r3,r14
    8a58:	bd 44 00 0f 	l.sfgtsi r4,15
    8a5c:	10 00 00 7a 	l.bf 8c44 <_malloc_r+0x374>
    8a60:	bd 64 00 00 	l.sfgesi r4,0
    8a64:	0c 00 00 0d 	l.bnf 8a98 <_malloc_r+0x1c8>
    8a68:	15 00 00 00 	l.nop 0x0
    8a6c:	00 00 00 79 	l.j 8c50 <_malloc_r+0x380>
    8a70:	e0 62 18 00 	l.add r3,r2,r3
    8a74:	9c 80 ff fc 	l.addi r4,r0,-4
    8a78:	84 62 00 04 	l.lwz r3,4(r2)
    8a7c:	e0 63 20 03 	l.and r3,r3,r4
    8a80:	e0 83 70 02 	l.sub r4,r3,r14
    8a84:	bd a4 00 0f 	l.sflesi r4,15
    8a88:	0c 00 00 6f 	l.bnf 8c44 <_malloc_r+0x374>
    8a8c:	bd 84 00 00 	l.sfltsi r4,0
    8a90:	0c 00 00 6f 	l.bnf 8c4c <_malloc_r+0x37c>
    8a94:	15 00 00 00 	l.nop 0x0
    8a98:	84 42 00 0c 	l.lwz r2,12(r2)
    8a9c:	e4 25 10 00 	l.sfne r5,r2
    8aa0:	13 ff ff f5 	l.bf 8a74 <_malloc_r+0x1a4>
    8aa4:	15 00 00 00 	l.nop 0x0
    8aa8:	9c a6 00 01 	l.addi r5,r6,1
    8aac:	1a 80 00 00 	l.movhi r20,0x0
    8ab0:	aa 94 be 1c 	l.ori r20,r20,0xbe1c
    8ab4:	84 54 00 10 	l.lwz r2,16(r20)
    8ab8:	9d 14 00 08 	l.addi r8,r20,8
    8abc:	e4 22 40 00 	l.sfne r2,r8
    8ac0:	0c 00 01 07 	l.bnf 8edc <_malloc_r+0x60c>
    8ac4:	9c c0 ff fc 	l.addi r6,r0,-4
    8ac8:	84 62 00 04 	l.lwz r3,4(r2)
    8acc:	e0 63 30 03 	l.and r3,r3,r6
    8ad0:	e0 83 70 02 	l.sub r4,r3,r14
    8ad4:	bd a4 00 0f 	l.sflesi r4,15
    8ad8:	0c 00 00 f2 	l.bnf 8ea0 <_malloc_r+0x5d0>
    8adc:	bd 84 00 00 	l.sfltsi r4,0
    8ae0:	d4 14 40 14 	l.sw 20(r20),r8
    8ae4:	0c 00 00 66 	l.bnf 8c7c <_malloc_r+0x3ac>
    8ae8:	d4 14 40 10 	l.sw 16(r20),r8
    8aec:	bc 43 01 ff 	l.sfgtui r3,511
    8af0:	10 00 00 90 	l.bf 8d30 <_malloc_r+0x460>
    8af4:	b8 83 00 49 	l.srli r4,r3,0x9
    8af8:	b8 63 00 43 	l.srli r3,r3,0x3
    8afc:	9c e0 00 01 	l.addi r7,r0,1
    8b00:	84 94 00 04 	l.lwz r4,4(r20)
    8b04:	e0 c3 18 00 	l.add r6,r3,r3
    8b08:	b8 63 00 82 	l.srai r3,r3,0x2
    8b0c:	b8 c6 00 02 	l.slli r6,r6,0x2
    8b10:	e0 67 18 08 	l.sll r3,r7,r3
    8b14:	18 e0 00 00 	l.movhi r7,0x0
    8b18:	a8 e7 be 1c 	l.ori r7,r7,0xbe1c
    8b1c:	e0 63 20 04 	l.or r3,r3,r4
    8b20:	e0 c6 38 00 	l.add r6,r6,r7
    8b24:	d4 14 18 04 	l.sw 4(r20),r3
    8b28:	84 e6 00 08 	l.lwz r7,8(r6)
    8b2c:	d4 02 30 0c 	l.sw 12(r2),r6
    8b30:	d4 02 38 08 	l.sw 8(r2),r7
    8b34:	d4 06 10 08 	l.sw 8(r6),r2
    8b38:	d4 07 10 0c 	l.sw 12(r7),r2
    8b3c:	b8 45 00 82 	l.srai r2,r5,0x2
    8b40:	9c c0 00 01 	l.addi r6,r0,1
    8b44:	e0 c6 10 08 	l.sll r6,r6,r2
    8b48:	e4 46 18 00 	l.sfgtu r6,r3
    8b4c:	10 00 00 54 	l.bf 8c9c <_malloc_r+0x3cc>
    8b50:	e0 43 30 03 	l.and r2,r3,r6
    8b54:	bc 22 00 00 	l.sfnei r2,0
    8b58:	10 00 00 0f 	l.bf 8b94 <_malloc_r+0x2c4>
    8b5c:	e1 65 28 00 	l.add r11,r5,r5
    8b60:	9c 40 ff fc 	l.addi r2,r0,-4
    8b64:	e0 c6 30 00 	l.add r6,r6,r6
    8b68:	e0 a5 10 03 	l.and r5,r5,r2
    8b6c:	e0 43 30 03 	l.and r2,r3,r6
    8b70:	bc 22 00 00 	l.sfnei r2,0
    8b74:	10 00 00 07 	l.bf 8b90 <_malloc_r+0x2c0>
    8b78:	9c a5 00 04 	l.addi r5,r5,4
    8b7c:	e0 c6 30 00 	l.add r6,r6,r6
    8b80:	e0 43 30 03 	l.and r2,r3,r6
    8b84:	bc 02 00 00 	l.sfeqi r2,0
    8b88:	13 ff ff fd 	l.bf 8b7c <_malloc_r+0x2ac>
    8b8c:	9c a5 00 04 	l.addi r5,r5,4
    8b90:	e1 65 28 00 	l.add r11,r5,r5
    8b94:	18 60 00 00 	l.movhi r3,0x0
    8b98:	b9 6b 00 02 	l.slli r11,r11,0x2
    8b9c:	a8 63 be 1c 	l.ori r3,r3,0xbe1c
    8ba0:	a9 a5 00 00 	l.ori r13,r5,0x0
    8ba4:	e1 6b 18 00 	l.add r11,r11,r3
    8ba8:	9d 8b 00 0c 	l.addi r12,r11,12
    8bac:	9c ec ff f4 	l.addi r7,r12,-12
    8bb0:	84 4c 00 00 	l.lwz r2,0(r12)
    8bb4:	e4 02 38 00 	l.sfeq r2,r7
    8bb8:	10 00 00 19 	l.bf 8c1c <_malloc_r+0x34c>
    8bbc:	9c 80 ff fc 	l.addi r4,r0,-4
    8bc0:	84 62 00 04 	l.lwz r3,4(r2)
    8bc4:	e0 63 20 03 	l.and r3,r3,r4
    8bc8:	e0 83 70 02 	l.sub r4,r3,r14
    8bcc:	bd 44 00 0f 	l.sfgtsi r4,15
    8bd0:	10 00 00 cc 	l.bf 8f00 <_malloc_r+0x630>
    8bd4:	bd 64 00 00 	l.sfgesi r4,0
    8bd8:	0c 00 00 0d 	l.bnf 8c0c <_malloc_r+0x33c>
    8bdc:	e0 82 18 00 	l.add r4,r2,r3
    8be0:	00 00 00 d2 	l.j 8f28 <_malloc_r+0x658>
    8be4:	84 c2 00 0c 	l.lwz r6,12(r2)
    8be8:	9c 80 ff fc 	l.addi r4,r0,-4
    8bec:	84 62 00 04 	l.lwz r3,4(r2)
    8bf0:	e0 63 20 03 	l.and r3,r3,r4
    8bf4:	e0 83 70 02 	l.sub r4,r3,r14
    8bf8:	bd a4 00 0f 	l.sflesi r4,15
    8bfc:	0c 00 00 c1 	l.bnf 8f00 <_malloc_r+0x630>
    8c00:	bd 84 00 00 	l.sfltsi r4,0
    8c04:	0c 00 00 c7 	l.bnf 8f20 <_malloc_r+0x650>
    8c08:	15 00 00 00 	l.nop 0x0
    8c0c:	84 42 00 0c 	l.lwz r2,12(r2)
    8c10:	e4 22 38 00 	l.sfne r2,r7
    8c14:	13 ff ff f5 	l.bf 8be8 <_malloc_r+0x318>
    8c18:	15 00 00 00 	l.nop 0x0
    8c1c:	9d ad 00 01 	l.addi r13,r13,1
    8c20:	a4 4d 00 03 	l.andi r2,r13,0x3
    8c24:	bc 22 00 00 	l.sfnei r2,0
    8c28:	13 ff ff e1 	l.bf 8bac <_malloc_r+0x2dc>
    8c2c:	9d 8c 00 08 	l.addi r12,r12,8
    8c30:	00 00 00 d5 	l.j 8f84 <_malloc_r+0x6b4>
    8c34:	a4 65 00 03 	l.andi r3,r5,0x3
    8c38:	9c a0 00 7e 	l.addi r5,r0,126
    8c3c:	03 ff ff 7c 	l.j 8a2c <_malloc_r+0x15c>
    8c40:	9c c0 00 3f 	l.addi r6,r0,63
    8c44:	03 ff ff 99 	l.j 8aa8 <_malloc_r+0x1d8>
    8c48:	9c c6 ff ff 	l.addi r6,r6,-1
    8c4c:	e0 62 18 00 	l.add r3,r2,r3
    8c50:	84 a2 00 0c 	l.lwz r5,12(r2)
    8c54:	84 83 00 04 	l.lwz r4,4(r3)
    8c58:	84 c2 00 08 	l.lwz r6,8(r2)
    8c5c:	a8 84 00 01 	l.ori r4,r4,0x1
    8c60:	d4 06 28 0c 	l.sw 12(r6),r5
    8c64:	d4 05 30 08 	l.sw 8(r5),r6
    8c68:	d4 03 20 04 	l.sw 4(r3),r4
    8c6c:	04 00 03 12 	l.jal 98b4 <__malloc_unlock>
    8c70:	a8 72 00 00 	l.ori r3,r18,0x0
    8c74:	03 ff ff 4d 	l.j 89a8 <_malloc_r+0xd8>
    8c78:	9d 62 00 08 	l.addi r11,r2,8
    8c7c:	e0 82 18 00 	l.add r4,r2,r3
    8c80:	a8 72 00 00 	l.ori r3,r18,0x0
    8c84:	84 a4 00 04 	l.lwz r5,4(r4)
    8c88:	a8 a5 00 01 	l.ori r5,r5,0x1
    8c8c:	04 00 03 0a 	l.jal 98b4 <__malloc_unlock>
    8c90:	d4 04 28 04 	l.sw 4(r4),r5
    8c94:	03 ff ff 45 	l.j 89a8 <_malloc_r+0xd8>
    8c98:	9d 62 00 08 	l.addi r11,r2,8
    8c9c:	84 54 00 08 	l.lwz r2,8(r20)
    8ca0:	9c a0 ff fc 	l.addi r5,r0,-4
    8ca4:	87 02 00 04 	l.lwz r24,4(r2)
    8ca8:	e3 18 28 03 	l.and r24,r24,r5
    8cac:	e0 78 70 02 	l.sub r3,r24,r14
    8cb0:	bd a3 00 0f 	l.sflesi r3,15
    8cb4:	10 00 00 03 	l.bf 8cc0 <_malloc_r+0x3f0>
    8cb8:	9c 80 00 01 	l.addi r4,r0,1
    8cbc:	9c 80 00 00 	l.addi r4,r0,0
    8cc0:	a4 84 00 ff 	l.andi r4,r4,0xff
    8cc4:	bc 24 00 00 	l.sfnei r4,0
    8cc8:	10 00 00 3a 	l.bf 8db0 <_malloc_r+0x4e0>
    8ccc:	e4 98 70 00 	l.sfltu r24,r14
    8cd0:	0c 00 00 a2 	l.bnf 8f58 <_malloc_r+0x688>
    8cd4:	9c a0 00 01 	l.addi r5,r0,1
    8cd8:	a4 a5 00 ff 	l.andi r5,r5,0xff
    8cdc:	bc 05 00 00 	l.sfeqi r5,0
    8ce0:	0c 00 00 34 	l.bnf 8db0 <_malloc_r+0x4e0>
    8ce4:	a8 8e 00 01 	l.ori r4,r14,0x1
    8ce8:	e1 c2 70 00 	l.add r14,r2,r14
    8cec:	d4 02 20 04 	l.sw 4(r2),r4
    8cf0:	a8 63 00 01 	l.ori r3,r3,0x1
    8cf4:	d4 14 70 08 	l.sw 8(r20),r14
    8cf8:	d4 0e 18 04 	l.sw 4(r14),r3
    8cfc:	04 00 02 ee 	l.jal 98b4 <__malloc_unlock>
    8d00:	a8 72 00 00 	l.ori r3,r18,0x0
    8d04:	03 ff ff 29 	l.j 89a8 <_malloc_r+0xd8>
    8d08:	9d 62 00 08 	l.addi r11,r2,8
    8d0c:	0c 00 00 91 	l.bnf 8f50 <_malloc_r+0x680>
    8d10:	9c c5 00 5b 	l.addi r6,r5,91
    8d14:	bc 45 00 54 	l.sfgtui r5,84
    8d18:	10 00 01 05 	l.bf 912c <_malloc_r+0x85c>
    8d1c:	bc 45 01 54 	l.sfgtui r5,340
    8d20:	b8 ae 00 4c 	l.srli r5,r14,0xc
    8d24:	9c c5 00 6e 	l.addi r6,r5,110
    8d28:	03 ff ff 41 	l.j 8a2c <_malloc_r+0x15c>
    8d2c:	e0 a6 30 00 	l.add r5,r6,r6
    8d30:	bc 44 00 04 	l.sfgtui r4,4
    8d34:	0c 00 00 8b 	l.bnf 8f60 <_malloc_r+0x690>
    8d38:	bc 44 00 14 	l.sfgtui r4,20
    8d3c:	10 00 01 18 	l.bf 919c <_malloc_r+0x8cc>
    8d40:	bc 44 00 54 	l.sfgtui r4,84
    8d44:	9c c4 00 5b 	l.addi r6,r4,91
    8d48:	e0 e6 30 00 	l.add r7,r6,r6
    8d4c:	19 60 00 00 	l.movhi r11,0x0
    8d50:	b8 e7 00 02 	l.slli r7,r7,0x2
    8d54:	a9 6b be 1c 	l.ori r11,r11,0xbe1c
    8d58:	e0 e7 58 00 	l.add r7,r7,r11
    8d5c:	84 87 00 08 	l.lwz r4,8(r7)
    8d60:	e4 24 38 00 	l.sfne r4,r7
    8d64:	0c 00 00 fb 	l.bnf 9150 <_malloc_r+0x880>
    8d68:	b8 c6 00 82 	l.srai r6,r6,0x2
    8d6c:	84 c4 00 04 	l.lwz r6,4(r4)
    8d70:	9d 60 ff fc 	l.addi r11,r0,-4
    8d74:	e0 c6 58 03 	l.and r6,r6,r11
    8d78:	e4 83 30 00 	l.sfltu r3,r6
    8d7c:	0c 00 00 06 	l.bnf 8d94 <_malloc_r+0x4c4>
    8d80:	15 00 00 00 	l.nop 0x0
    8d84:	84 84 00 08 	l.lwz r4,8(r4)
    8d88:	e4 27 20 00 	l.sfne r7,r4
    8d8c:	13 ff ff f8 	l.bf 8d6c <_malloc_r+0x49c>
    8d90:	15 00 00 00 	l.nop 0x0
    8d94:	84 e4 00 0c 	l.lwz r7,12(r4)
    8d98:	84 74 00 04 	l.lwz r3,4(r20)
    8d9c:	d4 02 38 0c 	l.sw 12(r2),r7
    8da0:	d4 02 20 08 	l.sw 8(r2),r4
    8da4:	d4 07 10 08 	l.sw 8(r7),r2
    8da8:	03 ff ff 65 	l.j 8b3c <_malloc_r+0x26c>
    8dac:	d4 04 10 0c 	l.sw 12(r4),r2
    8db0:	1b c0 00 00 	l.movhi r30,0x0
    8db4:	18 80 00 08 	l.movhi r4,0x8
    8db8:	ab de be 14 	l.ori r30,r30,0xbe14
    8dbc:	a8 84 3b 7c 	l.ori r4,r4,0x3b7c
    8dc0:	84 7e 00 00 	l.lwz r3,0(r30)
    8dc4:	86 c4 00 00 	l.lwz r22,0(r4)
    8dc8:	bc 23 ff ff 	l.sfnei r3,-1
    8dcc:	0c 00 00 ee 	l.bnf 9184 <_malloc_r+0x8b4>
    8dd0:	e2 ce b0 00 	l.add r22,r14,r22
    8dd4:	9e d6 10 0f 	l.addi r22,r22,4111
    8dd8:	9c c0 f0 00 	l.addi r6,r0,-4096
    8ddc:	e2 d6 30 03 	l.and r22,r22,r6
    8de0:	a8 72 00 00 	l.ori r3,r18,0x0
    8de4:	04 00 07 32 	l.jal aaac <_sbrk_r>
    8de8:	a8 96 00 00 	l.ori r4,r22,0x0
    8dec:	bc 2b ff ff 	l.sfnei r11,-1
    8df0:	0c 00 00 14 	l.bnf 8e40 <_malloc_r+0x570>
    8df4:	ab 4b 00 00 	l.ori r26,r11,0x0
    8df8:	19 60 00 00 	l.movhi r11,0x0
    8dfc:	e0 62 c0 00 	l.add r3,r2,r24
    8e00:	a9 6b be 1c 	l.ori r11,r11,0xbe1c
    8e04:	e4 43 d0 00 	l.sfgtu r3,r26
    8e08:	e0 82 58 05 	l.xor r4,r2,r11
    8e0c:	e0 a0 20 02 	l.sub r5,r0,r4
    8e10:	e0 85 20 04 	l.or r4,r5,r4
    8e14:	9c a0 00 01 	l.addi r5,r0,1
    8e18:	b8 84 00 5f 	l.srli r4,r4,0x1f
    8e1c:	0c 00 00 79 	l.bnf 9000 <_malloc_r+0x730>
    8e20:	d4 01 20 00 	l.sw 0(r1),r4
    8e24:	a4 a5 00 ff 	l.andi r5,r5,0xff
    8e28:	bc 05 00 00 	l.sfeqi r5,0
    8e2c:	10 00 00 77 	l.bf 9008 <_malloc_r+0x738>
    8e30:	84 81 00 00 	l.lwz r4,0(r1)
    8e34:	bc 24 00 00 	l.sfnei r4,0
    8e38:	0c 00 00 75 	l.bnf 900c <_malloc_r+0x73c>
    8e3c:	1b 80 00 08 	l.movhi r28,0x8
    8e40:	84 54 00 08 	l.lwz r2,8(r20)
    8e44:	9c e0 ff fc 	l.addi r7,r0,-4
    8e48:	84 a2 00 04 	l.lwz r5,4(r2)
    8e4c:	e0 a5 38 03 	l.and r5,r5,r7
    8e50:	e0 65 70 02 	l.sub r3,r5,r14
    8e54:	bd a3 00 0f 	l.sflesi r3,15
    8e58:	10 00 00 03 	l.bf 8e64 <_malloc_r+0x594>
    8e5c:	9c 80 00 01 	l.addi r4,r0,1
    8e60:	9c 80 00 00 	l.addi r4,r0,0
    8e64:	a4 84 00 ff 	l.andi r4,r4,0xff
    8e68:	bc 24 00 00 	l.sfnei r4,0
    8e6c:	10 00 00 09 	l.bf 8e90 <_malloc_r+0x5c0>
    8e70:	e4 4e 28 00 	l.sfgtu r14,r5
    8e74:	10 00 00 03 	l.bf 8e80 <_malloc_r+0x5b0>
    8e78:	9c a0 00 01 	l.addi r5,r0,1
    8e7c:	a8 a4 00 00 	l.ori r5,r4,0x0
    8e80:	a4 a5 00 ff 	l.andi r5,r5,0xff
    8e84:	bc 05 00 00 	l.sfeqi r5,0
    8e88:	13 ff ff 98 	l.bf 8ce8 <_malloc_r+0x418>
    8e8c:	a8 8e 00 01 	l.ori r4,r14,0x1
    8e90:	04 00 02 89 	l.jal 98b4 <__malloc_unlock>
    8e94:	a8 72 00 00 	l.ori r3,r18,0x0
    8e98:	03 ff fe c4 	l.j 89a8 <_malloc_r+0xd8>
    8e9c:	9d 60 00 00 	l.addi r11,r0,0
    8ea0:	a8 6e 00 01 	l.ori r3,r14,0x1
    8ea4:	e1 c2 70 00 	l.add r14,r2,r14
    8ea8:	d4 02 18 04 	l.sw 4(r2),r3
    8eac:	a8 a4 00 01 	l.ori r5,r4,0x1
    8eb0:	d4 14 70 14 	l.sw 20(r20),r14
    8eb4:	d4 14 70 10 	l.sw 16(r20),r14
    8eb8:	e0 6e 20 00 	l.add r3,r14,r4
    8ebc:	d4 0e 40 0c 	l.sw 12(r14),r8
    8ec0:	d4 0e 40 08 	l.sw 8(r14),r8
    8ec4:	d4 0e 28 04 	l.sw 4(r14),r5
    8ec8:	d4 03 20 00 	l.sw 0(r3),r4
    8ecc:	04 00 02 7a 	l.jal 98b4 <__malloc_unlock>
    8ed0:	a8 72 00 00 	l.ori r3,r18,0x0
    8ed4:	03 ff fe b5 	l.j 89a8 <_malloc_r+0xd8>
    8ed8:	9d 62 00 08 	l.addi r11,r2,8
    8edc:	03 ff ff 18 	l.j 8b3c <_malloc_r+0x26c>
    8ee0:	84 74 00 04 	l.lwz r3,4(r20)
    8ee4:	9c 62 00 08 	l.addi r3,r2,8
    8ee8:	84 42 00 14 	l.lwz r2,20(r2)
    8eec:	e4 03 10 00 	l.sfeq r3,r2
    8ef0:	13 ff fe ef 	l.bf 8aac <_malloc_r+0x1dc>
    8ef4:	9c a5 00 02 	l.addi r5,r5,2
    8ef8:	03 ff fe 9f 	l.j 8974 <_malloc_r+0xa4>
    8efc:	84 82 00 04 	l.lwz r4,4(r2)
    8f00:	a8 ce 00 01 	l.ori r6,r14,0x1
    8f04:	84 62 00 0c 	l.lwz r3,12(r2)
    8f08:	84 a2 00 08 	l.lwz r5,8(r2)
    8f0c:	d4 02 30 04 	l.sw 4(r2),r6
    8f10:	d4 05 18 0c 	l.sw 12(r5),r3
    8f14:	e1 c2 70 00 	l.add r14,r2,r14
    8f18:	03 ff ff e5 	l.j 8eac <_malloc_r+0x5dc>
    8f1c:	d4 03 28 08 	l.sw 8(r3),r5
    8f20:	e0 82 18 00 	l.add r4,r2,r3
    8f24:	84 c2 00 0c 	l.lwz r6,12(r2)
    8f28:	84 a4 00 04 	l.lwz r5,4(r4)
    8f2c:	84 e2 00 08 	l.lwz r7,8(r2)
    8f30:	a8 a5 00 01 	l.ori r5,r5,0x1
    8f34:	a8 72 00 00 	l.ori r3,r18,0x0
    8f38:	d4 04 28 04 	l.sw 4(r4),r5
    8f3c:	d4 07 30 0c 	l.sw 12(r7),r6
    8f40:	04 00 02 5d 	l.jal 98b4 <__malloc_unlock>
    8f44:	d4 06 38 08 	l.sw 8(r6),r7
    8f48:	03 ff fe 98 	l.j 89a8 <_malloc_r+0xd8>
    8f4c:	9d 62 00 08 	l.addi r11,r2,8
    8f50:	03 ff fe b7 	l.j 8a2c <_malloc_r+0x15c>
    8f54:	e0 a6 30 00 	l.add r5,r6,r6
    8f58:	03 ff ff 60 	l.j 8cd8 <_malloc_r+0x408>
    8f5c:	a8 a4 00 00 	l.ori r5,r4,0x0
    8f60:	b8 83 00 46 	l.srli r4,r3,0x6
    8f64:	9c c4 00 38 	l.addi r6,r4,56
    8f68:	03 ff ff 79 	l.j 8d4c <_malloc_r+0x47c>
    8f6c:	e0 e6 30 00 	l.add r7,r6,r6
    8f70:	85 6b 00 00 	l.lwz r11,0(r11)
    8f74:	e4 0b 10 00 	l.sfeq r11,r2
    8f78:	0c 00 00 b6 	l.bnf 9250 <_malloc_r+0x980>
    8f7c:	15 00 00 00 	l.nop 0x0
    8f80:	a4 65 00 03 	l.andi r3,r5,0x3
    8f84:	9c 4b ff f8 	l.addi r2,r11,-8
    8f88:	bc 23 00 00 	l.sfnei r3,0
    8f8c:	13 ff ff f9 	l.bf 8f70 <_malloc_r+0x6a0>
    8f90:	9c a5 ff ff 	l.addi r5,r5,-1
    8f94:	84 54 00 04 	l.lwz r2,4(r20)
    8f98:	ac 66 ff ff 	l.xori r3,r6,-1
    8f9c:	e0 43 10 03 	l.and r2,r3,r2
    8fa0:	d4 14 10 04 	l.sw 4(r20),r2
    8fa4:	e0 c6 30 00 	l.add r6,r6,r6
    8fa8:	e4 a6 10 00 	l.sfleu r6,r2
    8fac:	10 00 00 03 	l.bf 8fb8 <_malloc_r+0x6e8>
    8fb0:	9c 60 00 01 	l.addi r3,r0,1
    8fb4:	9c 60 00 00 	l.addi r3,r0,0
    8fb8:	a4 63 00 ff 	l.andi r3,r3,0xff
    8fbc:	bc 03 00 00 	l.sfeqi r3,0
    8fc0:	13 ff ff 37 	l.bf 8c9c <_malloc_r+0x3cc>
    8fc4:	e0 60 30 02 	l.sub r3,r0,r6
    8fc8:	e0 63 30 04 	l.or r3,r3,r6
    8fcc:	bd 63 00 00 	l.sfgesi r3,0
    8fd0:	13 ff ff 33 	l.bf 8c9c <_malloc_r+0x3cc>
    8fd4:	e0 62 30 03 	l.and r3,r2,r6
    8fd8:	bc 23 00 00 	l.sfnei r3,0
    8fdc:	13 ff fe ed 	l.bf 8b90 <_malloc_r+0x2c0>
    8fe0:	a8 ad 00 00 	l.ori r5,r13,0x0
    8fe4:	e0 c6 30 00 	l.add r6,r6,r6
    8fe8:	e0 62 30 03 	l.and r3,r2,r6
    8fec:	bc 03 00 00 	l.sfeqi r3,0
    8ff0:	13 ff ff fd 	l.bf 8fe4 <_malloc_r+0x714>
    8ff4:	9c a5 00 04 	l.addi r5,r5,4
    8ff8:	03 ff fe e7 	l.j 8b94 <_malloc_r+0x2c4>
    8ffc:	e1 65 28 00 	l.add r11,r5,r5
    9000:	03 ff ff 89 	l.j 8e24 <_malloc_r+0x554>
    9004:	9c a0 00 00 	l.addi r5,r0,0
    9008:	1b 80 00 08 	l.movhi r28,0x8
    900c:	e4 23 d0 00 	l.sfne r3,r26
    9010:	ab 9c 3b 4c 	l.ori r28,r28,0x3b4c
    9014:	84 9c 00 00 	l.lwz r4,0(r28)
    9018:	e0 96 20 00 	l.add r4,r22,r4
    901c:	0c 00 00 66 	l.bnf 91b4 <_malloc_r+0x8e4>
    9020:	d4 1c 20 00 	l.sw 0(r28),r4
    9024:	84 be 00 00 	l.lwz r5,0(r30)
    9028:	bc 25 ff ff 	l.sfnei r5,-1
    902c:	0c 00 00 70 	l.bnf 91ec <_malloc_r+0x91c>
    9030:	e0 7a 18 02 	l.sub r3,r26,r3
    9034:	e0 84 18 00 	l.add r4,r4,r3
    9038:	d4 1c 20 00 	l.sw 0(r28),r4
    903c:	a4 7a 00 07 	l.andi r3,r26,0x7
    9040:	bc 03 00 00 	l.sfeqi r3,0
    9044:	10 00 00 06 	l.bf 905c <_malloc_r+0x78c>
    9048:	9c a0 10 00 	l.addi r5,r0,4096
    904c:	e3 5a 18 02 	l.sub r26,r26,r3
    9050:	9c a0 10 08 	l.addi r5,r0,4104
    9054:	9f 5a 00 08 	l.addi r26,r26,8
    9058:	e0 a5 18 02 	l.sub r5,r5,r3
    905c:	e0 9a b0 00 	l.add r4,r26,r22
    9060:	a8 72 00 00 	l.ori r3,r18,0x0
    9064:	a4 84 0f ff 	l.andi r4,r4,0xfff
    9068:	e2 c5 20 02 	l.sub r22,r5,r4
    906c:	04 00 06 90 	l.jal aaac <_sbrk_r>
    9070:	a8 96 00 00 	l.ori r4,r22,0x0
    9074:	bc 0b ff ff 	l.sfeqi r11,-1
    9078:	10 00 00 5b 	l.bf 91e4 <_malloc_r+0x914>
    907c:	9c 60 00 01 	l.addi r3,r0,1
    9080:	e0 6b d0 02 	l.sub r3,r11,r26
    9084:	e0 76 18 00 	l.add r3,r22,r3
    9088:	a8 63 00 01 	l.ori r3,r3,0x1
    908c:	84 9c 00 00 	l.lwz r4,0(r28)
    9090:	84 a1 00 00 	l.lwz r5,0(r1)
    9094:	e0 96 20 00 	l.add r4,r22,r4
    9098:	d4 14 d0 08 	l.sw 8(r20),r26
    909c:	d4 1a 18 04 	l.sw 4(r26),r3
    90a0:	bc 05 00 00 	l.sfeqi r5,0
    90a4:	10 00 00 11 	l.bf 90e8 <_malloc_r+0x818>
    90a8:	d4 1c 20 00 	l.sw 0(r28),r4
    90ac:	bc 58 00 0f 	l.sfgtui r24,15
    90b0:	0c 00 00 25 	l.bnf 9144 <_malloc_r+0x874>
    90b4:	9c c0 ff f8 	l.addi r6,r0,-8
    90b8:	84 a2 00 04 	l.lwz r5,4(r2)
    90bc:	9c 78 ff f4 	l.addi r3,r24,-12
    90c0:	a4 a5 00 01 	l.andi r5,r5,0x1
    90c4:	e0 63 30 03 	l.and r3,r3,r6
    90c8:	9c e0 00 05 	l.addi r7,r0,5
    90cc:	e0 a3 28 04 	l.or r5,r3,r5
    90d0:	e0 c2 18 00 	l.add r6,r2,r3
    90d4:	d4 02 28 04 	l.sw 4(r2),r5
    90d8:	d4 06 38 04 	l.sw 4(r6),r7
    90dc:	bc a3 00 0f 	l.sfleui r3,15
    90e0:	0c 00 00 47 	l.bnf 91fc <_malloc_r+0x92c>
    90e4:	d4 06 38 08 	l.sw 8(r6),r7
    90e8:	18 40 00 08 	l.movhi r2,0x8
    90ec:	a8 42 3b 78 	l.ori r2,r2,0x3b78
    90f0:	84 62 00 00 	l.lwz r3,0(r2)
    90f4:	e4 a4 18 00 	l.sfleu r4,r3
    90f8:	10 00 00 03 	l.bf 9104 <_malloc_r+0x834>
    90fc:	18 60 00 08 	l.movhi r3,0x8
    9100:	d4 02 20 00 	l.sw 0(r2),r4
    9104:	a8 63 3b 74 	l.ori r3,r3,0x3b74
    9108:	84 43 00 00 	l.lwz r2,0(r3)
    910c:	e4 44 10 00 	l.sfgtu r4,r2
    9110:	0c 00 00 1f 	l.bnf 918c <_malloc_r+0x8bc>
    9114:	84 54 00 08 	l.lwz r2,8(r20)
    9118:	84 a2 00 04 	l.lwz r5,4(r2)
    911c:	9d 60 ff fc 	l.addi r11,r0,-4
    9120:	d4 03 20 00 	l.sw 0(r3),r4
    9124:	03 ff ff 4b 	l.j 8e50 <_malloc_r+0x580>
    9128:	e0 a5 58 03 	l.and r5,r5,r11
    912c:	10 00 00 10 	l.bf 916c <_malloc_r+0x89c>
    9130:	bc 45 05 54 	l.sfgtui r5,1364
    9134:	b8 ae 00 4f 	l.srli r5,r14,0xf
    9138:	9c c5 00 77 	l.addi r6,r5,119
    913c:	03 ff fe 3c 	l.j 8a2c <_malloc_r+0x15c>
    9140:	e0 a6 30 00 	l.add r5,r6,r6
    9144:	9c 40 00 01 	l.addi r2,r0,1
    9148:	03 ff ff 52 	l.j 8e90 <_malloc_r+0x5c0>
    914c:	d4 1a 10 04 	l.sw 4(r26),r2
    9150:	9c e0 00 01 	l.addi r7,r0,1
    9154:	84 74 00 04 	l.lwz r3,4(r20)
    9158:	e0 c7 30 08 	l.sll r6,r7,r6
    915c:	a8 e4 00 00 	l.ori r7,r4,0x0
    9160:	e0 66 18 04 	l.or r3,r6,r3
    9164:	03 ff ff 0e 	l.j 8d9c <_malloc_r+0x4cc>
    9168:	d4 14 18 04 	l.sw 4(r20),r3
    916c:	10 00 00 1b 	l.bf 91d8 <_malloc_r+0x908>
    9170:	15 00 00 00 	l.nop 0x0
    9174:	b8 ae 00 52 	l.srli r5,r14,0x12
    9178:	9c c5 00 7c 	l.addi r6,r5,124
    917c:	03 ff fe 2c 	l.j 8a2c <_malloc_r+0x15c>
    9180:	e0 a6 30 00 	l.add r5,r6,r6
    9184:	03 ff ff 17 	l.j 8de0 <_malloc_r+0x510>
    9188:	9e d6 00 10 	l.addi r22,r22,16
    918c:	84 a2 00 04 	l.lwz r5,4(r2)
    9190:	9c e0 ff fc 	l.addi r7,r0,-4
    9194:	03 ff ff 2f 	l.j 8e50 <_malloc_r+0x580>
    9198:	e0 a5 38 03 	l.and r5,r5,r7
    919c:	10 00 00 1f 	l.bf 9218 <_malloc_r+0x948>
    91a0:	bc 44 01 54 	l.sfgtui r4,340
    91a4:	b8 83 00 4c 	l.srli r4,r3,0xc
    91a8:	9c c4 00 6e 	l.addi r6,r4,110
    91ac:	03 ff fe e8 	l.j 8d4c <_malloc_r+0x47c>
    91b0:	e0 e6 30 00 	l.add r7,r6,r6
    91b4:	a4 a3 0f ff 	l.andi r5,r3,0xfff
    91b8:	bc 25 00 00 	l.sfnei r5,0
    91bc:	13 ff ff 9a 	l.bf 9024 <_malloc_r+0x754>
    91c0:	15 00 00 00 	l.nop 0x0
    91c4:	e0 56 c0 00 	l.add r2,r22,r24
    91c8:	84 74 00 08 	l.lwz r3,8(r20)
    91cc:	a8 42 00 01 	l.ori r2,r2,0x1
    91d0:	03 ff ff c6 	l.j 90e8 <_malloc_r+0x818>
    91d4:	d4 03 10 04 	l.sw 4(r3),r2
    91d8:	9c a0 00 fc 	l.addi r5,r0,252
    91dc:	03 ff fe 14 	l.j 8a2c <_malloc_r+0x15c>
    91e0:	9c c0 00 7e 	l.addi r6,r0,126
    91e4:	03 ff ff aa 	l.j 908c <_malloc_r+0x7bc>
    91e8:	9e c0 00 00 	l.addi r22,r0,0
    91ec:	18 60 00 00 	l.movhi r3,0x0
    91f0:	a8 63 be 14 	l.ori r3,r3,0xbe14
    91f4:	03 ff ff 92 	l.j 903c <_malloc_r+0x76c>
    91f8:	d4 03 d0 00 	l.sw 0(r3),r26
    91fc:	9c 82 00 08 	l.addi r4,r2,8
    9200:	18 40 00 08 	l.movhi r2,0x8
    9204:	a8 72 00 00 	l.ori r3,r18,0x0
    9208:	07 ff fa 36 	l.jal 7ae0 <_free_r>
    920c:	a8 42 3b 4c 	l.ori r2,r2,0x3b4c
    9210:	03 ff ff b6 	l.j 90e8 <_malloc_r+0x818>
    9214:	84 82 00 00 	l.lwz r4,0(r2)
    9218:	10 00 00 06 	l.bf 9230 <_malloc_r+0x960>
    921c:	bc 44 05 54 	l.sfgtui r4,1364
    9220:	b8 83 00 4f 	l.srli r4,r3,0xf
    9224:	9c c4 00 77 	l.addi r6,r4,119
    9228:	03 ff fe c9 	l.j 8d4c <_malloc_r+0x47c>
    922c:	e0 e6 30 00 	l.add r7,r6,r6
    9230:	10 00 00 05 	l.bf 9244 <_malloc_r+0x974>
    9234:	b8 83 00 52 	l.srli r4,r3,0x12
    9238:	9c c4 00 7c 	l.addi r6,r4,124
    923c:	03 ff fe c4 	l.j 8d4c <_malloc_r+0x47c>
    9240:	e0 e6 30 00 	l.add r7,r6,r6
    9244:	9c e0 00 fc 	l.addi r7,r0,252
    9248:	03 ff fe c1 	l.j 8d4c <_malloc_r+0x47c>
    924c:	9c c0 00 7e 	l.addi r6,r0,126
    9250:	03 ff ff 55 	l.j 8fa4 <_malloc_r+0x6d4>
    9254:	84 54 00 04 	l.lwz r2,4(r20)

00009258 <memchr>:
    9258:	a4 c3 00 03 	l.andi r6,r3,0x3
    925c:	d7 e1 0f f8 	l.sw -8(r1),r1
    9260:	d7 e1 17 fc 	l.sw -4(r1),r2
    9264:	bc 06 00 00 	l.sfeqi r6,0
    9268:	9c 21 ff f8 	l.addi r1,r1,-8
    926c:	10 00 00 4c 	l.bf 939c <memchr+0x144>
    9270:	a4 c4 00 ff 	l.andi r6,r4,0xff
    9274:	bc 05 00 00 	l.sfeqi r5,0
    9278:	10 00 00 4b 	l.bf 93a4 <memchr+0x14c>
    927c:	9d 65 ff ff 	l.addi r11,r5,-1
    9280:	8c a3 00 00 	l.lbz r5,0(r3)
    9284:	e4 05 30 00 	l.sfeq r5,r6
    9288:	0c 00 00 0c 	l.bnf 92b8 <memchr+0x60>
    928c:	9c 63 00 01 	l.addi r3,r3,1
    9290:	9c 63 ff ff 	l.addi r3,r3,-1
    9294:	00 00 00 26 	l.j 932c <memchr+0xd4>
    9298:	9c 21 00 08 	l.addi r1,r1,8
    929c:	10 00 00 1f 	l.bf 9318 <memchr+0xc0>
    92a0:	15 00 00 00 	l.nop 0x0
    92a4:	8c a3 00 00 	l.lbz r5,0(r3)
    92a8:	e4 25 30 00 	l.sfne r5,r6
    92ac:	0c 00 00 1f 	l.bnf 9328 <memchr+0xd0>
    92b0:	9d 6b ff ff 	l.addi r11,r11,-1
    92b4:	9c 63 00 01 	l.addi r3,r3,1
    92b8:	a4 a3 00 03 	l.andi r5,r3,0x3
    92bc:	bc 25 00 00 	l.sfnei r5,0
    92c0:	13 ff ff f7 	l.bf 929c <memchr+0x44>
    92c4:	bc 0b 00 00 	l.sfeqi r11,0
    92c8:	bc ab 00 03 	l.sfleui r11,3
    92cc:	0c 00 00 1c 	l.bnf 933c <memchr+0xe4>
    92d0:	bc 0b 00 00 	l.sfeqi r11,0
    92d4:	10 00 00 11 	l.bf 9318 <memchr+0xc0>
    92d8:	15 00 00 00 	l.nop 0x0
    92dc:	8c 83 00 00 	l.lbz r4,0(r3)
    92e0:	e4 04 30 00 	l.sfeq r4,r6
    92e4:	10 00 00 11 	l.bf 9328 <memchr+0xd0>
    92e8:	9c 83 00 01 	l.addi r4,r3,1
    92ec:	00 00 00 06 	l.j 9304 <memchr+0xac>
    92f0:	e1 63 58 00 	l.add r11,r3,r11
    92f4:	8c a4 ff ff 	l.lbz r5,-1(r4)
    92f8:	e4 25 30 00 	l.sfne r5,r6
    92fc:	0c 00 00 0b 	l.bnf 9328 <memchr+0xd0>
    9300:	15 00 00 00 	l.nop 0x0
    9304:	e4 24 58 00 	l.sfne r4,r11
    9308:	a8 64 00 00 	l.ori r3,r4,0x0
    930c:	13 ff ff fa 	l.bf 92f4 <memchr+0x9c>
    9310:	9c 84 00 01 	l.addi r4,r4,1
    9314:	9d 60 00 00 	l.addi r11,r0,0
    9318:	9c 21 00 08 	l.addi r1,r1,8
    931c:	84 21 ff f8 	l.lwz r1,-8(r1)
    9320:	44 00 48 00 	l.jr r9
    9324:	84 41 ff fc 	l.lwz r2,-4(r1)
    9328:	9c 21 00 08 	l.addi r1,r1,8
    932c:	a9 63 00 00 	l.ori r11,r3,0x0
    9330:	84 21 ff f8 	l.lwz r1,-8(r1)
    9334:	44 00 48 00 	l.jr r9
    9338:	84 41 ff fc 	l.lwz r2,-4(r1)
    933c:	a4 84 00 ff 	l.andi r4,r4,0xff
    9340:	b8 a4 00 08 	l.slli r5,r4,0x8
    9344:	e0 85 20 04 	l.or r4,r5,r4
    9348:	b8 a4 00 10 	l.slli r5,r4,0x10
    934c:	e0 a5 20 04 	l.or r5,r5,r4
    9350:	84 83 00 00 	l.lwz r4,0(r3)
    9354:	18 40 fe fe 	l.movhi r2,0xfefe
    9358:	e0 85 20 05 	l.xor r4,r5,r4
    935c:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    9360:	e0 e4 10 00 	l.add r7,r4,r2
    9364:	ac 84 ff ff 	l.xori r4,r4,-1
    9368:	18 40 80 80 	l.movhi r2,0x8080
    936c:	e0 87 20 03 	l.and r4,r7,r4
    9370:	a8 42 80 80 	l.ori r2,r2,0x8080
    9374:	e0 84 10 03 	l.and r4,r4,r2
    9378:	bc 24 00 00 	l.sfnei r4,0
    937c:	13 ff ff d6 	l.bf 92d4 <memchr+0x7c>
    9380:	bc 0b 00 00 	l.sfeqi r11,0
    9384:	9d 6b ff fc 	l.addi r11,r11,-4
    9388:	bc 4b 00 03 	l.sfgtui r11,3
    938c:	13 ff ff f1 	l.bf 9350 <memchr+0xf8>
    9390:	9c 63 00 04 	l.addi r3,r3,4
    9394:	03 ff ff d0 	l.j 92d4 <memchr+0x7c>
    9398:	bc 0b 00 00 	l.sfeqi r11,0
    939c:	03 ff ff cb 	l.j 92c8 <memchr+0x70>
    93a0:	a9 65 00 00 	l.ori r11,r5,0x0
    93a4:	03 ff ff dd 	l.j 9318 <memchr+0xc0>
    93a8:	a9 65 00 00 	l.ori r11,r5,0x0

000093ac <memcpy>:
    93ac:	d7 e1 0f f8 	l.sw -8(r1),r1
    93b0:	d7 e1 17 fc 	l.sw -4(r1),r2
    93b4:	bc a5 00 0f 	l.sfleui r5,15
    93b8:	10 00 00 4c 	l.bf 94e8 <memcpy+0x13c>
    93bc:	9c 21 ff f8 	l.addi r1,r1,-8
    93c0:	e0 c3 20 04 	l.or r6,r3,r4
    93c4:	a4 c6 00 03 	l.andi r6,r6,0x3
    93c8:	bc 26 00 00 	l.sfnei r6,0
    93cc:	10 00 00 3b 	l.bf 94b8 <memcpy+0x10c>
    93d0:	a8 c3 00 00 	l.ori r6,r3,0x0
    93d4:	9e e5 ff f0 	l.addi r23,r5,-16
    93d8:	9c c4 00 04 	l.addi r6,r4,4
    93dc:	ba f7 00 44 	l.srli r23,r23,0x4
    93e0:	9e 63 00 04 	l.addi r19,r3,4
    93e4:	9e 24 00 08 	l.addi r17,r4,8
    93e8:	b9 77 00 04 	l.slli r11,r23,0x4
    93ec:	9d e3 00 08 	l.addi r15,r3,8
    93f0:	9d a4 00 0c 	l.addi r13,r4,12
    93f4:	9d 6b 00 14 	l.addi r11,r11,20
    93f8:	9d 83 00 0c 	l.addi r12,r3,12
    93fc:	e1 64 58 00 	l.add r11,r4,r11
    9400:	a9 04 00 00 	l.ori r8,r4,0x0
    9404:	a8 e3 00 00 	l.ori r7,r3,0x0
    9408:	86 a8 00 00 	l.lwz r21,0(r8)
    940c:	9c c6 00 10 	l.addi r6,r6,16
    9410:	d4 07 a8 00 	l.sw 0(r7),r21
    9414:	e4 26 58 00 	l.sfne r6,r11
    9418:	86 a6 ff f0 	l.lwz r21,-16(r6)
    941c:	9d 08 00 10 	l.addi r8,r8,16
    9420:	d4 13 a8 00 	l.sw 0(r19),r21
    9424:	9c e7 00 10 	l.addi r7,r7,16
    9428:	86 b1 00 00 	l.lwz r21,0(r17)
    942c:	9e 73 00 10 	l.addi r19,r19,16
    9430:	d4 0f a8 00 	l.sw 0(r15),r21
    9434:	9e 31 00 10 	l.addi r17,r17,16
    9438:	86 ad 00 00 	l.lwz r21,0(r13)
    943c:	9d ef 00 10 	l.addi r15,r15,16
    9440:	d4 0c a8 00 	l.sw 0(r12),r21
    9444:	9d ad 00 10 	l.addi r13,r13,16
    9448:	13 ff ff f0 	l.bf 9408 <memcpy+0x5c>
    944c:	9d 8c 00 10 	l.addi r12,r12,16
    9450:	9c f7 00 01 	l.addi r7,r23,1
    9454:	a5 65 00 0f 	l.andi r11,r5,0xf
    9458:	b8 e7 00 04 	l.slli r7,r7,0x4
    945c:	bc ab 00 03 	l.sfleui r11,3
    9460:	e0 c3 38 00 	l.add r6,r3,r7
    9464:	10 00 00 27 	l.bf 9500 <memcpy+0x154>
    9468:	e0 84 38 00 	l.add r4,r4,r7
    946c:	a9 86 00 00 	l.ori r12,r6,0x0
    9470:	a9 04 00 00 	l.ori r8,r4,0x0
    9474:	a8 eb 00 00 	l.ori r7,r11,0x0
    9478:	85 a8 00 00 	l.lwz r13,0(r8)
    947c:	9c e7 ff fc 	l.addi r7,r7,-4
    9480:	d4 0c 68 00 	l.sw 0(r12),r13
    9484:	bc 47 00 03 	l.sfgtui r7,3
    9488:	9d 8c 00 04 	l.addi r12,r12,4
    948c:	13 ff ff fb 	l.bf 9478 <memcpy+0xcc>
    9490:	9d 08 00 04 	l.addi r8,r8,4
    9494:	9c eb ff fc 	l.addi r7,r11,-4
    9498:	9c 40 ff fc 	l.addi r2,r0,-4
    949c:	a4 a5 00 03 	l.andi r5,r5,0x3
    94a0:	e0 e7 10 03 	l.and r7,r7,r2
    94a4:	bc 25 00 00 	l.sfnei r5,0
    94a8:	9c e7 00 04 	l.addi r7,r7,4
    94ac:	e0 c6 38 00 	l.add r6,r6,r7
    94b0:	0c 00 00 09 	l.bnf 94d4 <memcpy+0x128>
    94b4:	e0 84 38 00 	l.add r4,r4,r7
    94b8:	e0 a6 28 00 	l.add r5,r6,r5
    94bc:	8c 44 00 00 	l.lbz r2,0(r4)
    94c0:	9c c6 00 01 	l.addi r6,r6,1
    94c4:	db e6 17 ff 	l.sb -1(r6),r2
    94c8:	e4 26 28 00 	l.sfne r6,r5
    94cc:	13 ff ff fc 	l.bf 94bc <memcpy+0x110>
    94d0:	9c 84 00 01 	l.addi r4,r4,1
    94d4:	9c 21 00 08 	l.addi r1,r1,8
    94d8:	a9 63 00 00 	l.ori r11,r3,0x0
    94dc:	84 21 ff f8 	l.lwz r1,-8(r1)
    94e0:	44 00 48 00 	l.jr r9
    94e4:	84 41 ff fc 	l.lwz r2,-4(r1)
    94e8:	a8 c3 00 00 	l.ori r6,r3,0x0
    94ec:	bc 25 00 00 	l.sfnei r5,0
    94f0:	13 ff ff f2 	l.bf 94b8 <memcpy+0x10c>
    94f4:	15 00 00 00 	l.nop 0x0
    94f8:	03 ff ff f8 	l.j 94d8 <memcpy+0x12c>
    94fc:	9c 21 00 08 	l.addi r1,r1,8
    9500:	03 ff ff fb 	l.j 94ec <memcpy+0x140>
    9504:	a8 ab 00 00 	l.ori r5,r11,0x0

00009508 <memmove>:
    9508:	d7 e1 0f f8 	l.sw -8(r1),r1
    950c:	d7 e1 17 fc 	l.sw -4(r1),r2
    9510:	e4 a3 20 00 	l.sfleu r3,r4
    9514:	10 00 00 15 	l.bf 9568 <memmove+0x60>
    9518:	9c 21 ff f8 	l.addi r1,r1,-8
    951c:	e0 c4 28 00 	l.add r6,r4,r5
    9520:	e4 63 30 00 	l.sfgeu r3,r6
    9524:	10 00 00 12 	l.bf 956c <memmove+0x64>
    9528:	bc a5 00 0f 	l.sfleui r5,15
    952c:	e0 83 28 00 	l.add r4,r3,r5
    9530:	bc 25 00 00 	l.sfnei r5,0
    9534:	0c 00 00 08 	l.bnf 9554 <memmove+0x4c>
    9538:	e0 a4 28 02 	l.sub r5,r4,r5
    953c:	9c c6 ff ff 	l.addi r6,r6,-1
    9540:	8c 46 00 00 	l.lbz r2,0(r6)
    9544:	9c 84 ff ff 	l.addi r4,r4,-1
    9548:	e4 24 28 00 	l.sfne r4,r5
    954c:	13 ff ff fc 	l.bf 953c <memmove+0x34>
    9550:	d8 04 10 00 	l.sb 0(r4),r2
    9554:	9c 21 00 08 	l.addi r1,r1,8
    9558:	a9 63 00 00 	l.ori r11,r3,0x0
    955c:	84 21 ff f8 	l.lwz r1,-8(r1)
    9560:	44 00 48 00 	l.jr r9
    9564:	84 41 ff fc 	l.lwz r2,-4(r1)
    9568:	bc a5 00 0f 	l.sfleui r5,15
    956c:	0c 00 00 12 	l.bnf 95b4 <memmove+0xac>
    9570:	e0 c3 20 04 	l.or r6,r3,r4
    9574:	a8 c3 00 00 	l.ori r6,r3,0x0
    9578:	bc 05 00 00 	l.sfeqi r5,0
    957c:	13 ff ff f6 	l.bf 9554 <memmove+0x4c>
    9580:	15 00 00 00 	l.nop 0x0
    9584:	e0 a6 28 00 	l.add r5,r6,r5
    9588:	8c 44 00 00 	l.lbz r2,0(r4)
    958c:	9c c6 00 01 	l.addi r6,r6,1
    9590:	db e6 17 ff 	l.sb -1(r6),r2
    9594:	e4 26 28 00 	l.sfne r6,r5
    9598:	13 ff ff fc 	l.bf 9588 <memmove+0x80>
    959c:	9c 84 00 01 	l.addi r4,r4,1
    95a0:	9c 21 00 08 	l.addi r1,r1,8
    95a4:	a9 63 00 00 	l.ori r11,r3,0x0
    95a8:	84 21 ff f8 	l.lwz r1,-8(r1)
    95ac:	44 00 48 00 	l.jr r9
    95b0:	84 41 ff fc 	l.lwz r2,-4(r1)
    95b4:	a4 c6 00 03 	l.andi r6,r6,0x3
    95b8:	bc 26 00 00 	l.sfnei r6,0
    95bc:	13 ff ff f2 	l.bf 9584 <memmove+0x7c>
    95c0:	a8 c3 00 00 	l.ori r6,r3,0x0
    95c4:	9e e5 ff f0 	l.addi r23,r5,-16
    95c8:	9c c4 00 04 	l.addi r6,r4,4
    95cc:	ba f7 00 44 	l.srli r23,r23,0x4
    95d0:	9e 63 00 04 	l.addi r19,r3,4
    95d4:	9e 24 00 08 	l.addi r17,r4,8
    95d8:	ba b7 00 04 	l.slli r21,r23,0x4
    95dc:	9d e3 00 08 	l.addi r15,r3,8
    95e0:	9d a4 00 0c 	l.addi r13,r4,12
    95e4:	9e b5 00 14 	l.addi r21,r21,20
    95e8:	9d 83 00 0c 	l.addi r12,r3,12
    95ec:	e2 a4 a8 00 	l.add r21,r4,r21
    95f0:	a9 04 00 00 	l.ori r8,r4,0x0
    95f4:	a8 e3 00 00 	l.ori r7,r3,0x0
    95f8:	85 68 00 00 	l.lwz r11,0(r8)
    95fc:	9c c6 00 10 	l.addi r6,r6,16
    9600:	d4 07 58 00 	l.sw 0(r7),r11
    9604:	e4 26 a8 00 	l.sfne r6,r21
    9608:	85 66 ff f0 	l.lwz r11,-16(r6)
    960c:	9d 08 00 10 	l.addi r8,r8,16
    9610:	d4 13 58 00 	l.sw 0(r19),r11
    9614:	9c e7 00 10 	l.addi r7,r7,16
    9618:	85 71 00 00 	l.lwz r11,0(r17)
    961c:	9e 73 00 10 	l.addi r19,r19,16
    9620:	d4 0f 58 00 	l.sw 0(r15),r11
    9624:	9e 31 00 10 	l.addi r17,r17,16
    9628:	85 6d 00 00 	l.lwz r11,0(r13)
    962c:	9d ef 00 10 	l.addi r15,r15,16
    9630:	d4 0c 58 00 	l.sw 0(r12),r11
    9634:	9d ad 00 10 	l.addi r13,r13,16
    9638:	13 ff ff f0 	l.bf 95f8 <memmove+0xf0>
    963c:	9d 8c 00 10 	l.addi r12,r12,16
    9640:	9c f7 00 01 	l.addi r7,r23,1
    9644:	a5 a5 00 0f 	l.andi r13,r5,0xf
    9648:	b8 e7 00 04 	l.slli r7,r7,0x4
    964c:	bc ad 00 03 	l.sfleui r13,3
    9650:	e0 c3 38 00 	l.add r6,r3,r7
    9654:	10 00 00 14 	l.bf 96a4 <memmove+0x19c>
    9658:	e0 84 38 00 	l.add r4,r4,r7
    965c:	a9 86 00 00 	l.ori r12,r6,0x0
    9660:	a9 04 00 00 	l.ori r8,r4,0x0
    9664:	a8 ed 00 00 	l.ori r7,r13,0x0
    9668:	85 68 00 00 	l.lwz r11,0(r8)
    966c:	9c e7 ff fc 	l.addi r7,r7,-4
    9670:	d4 0c 58 00 	l.sw 0(r12),r11
    9674:	bc 47 00 03 	l.sfgtui r7,3
    9678:	9d 8c 00 04 	l.addi r12,r12,4
    967c:	13 ff ff fb 	l.bf 9668 <memmove+0x160>
    9680:	9d 08 00 04 	l.addi r8,r8,4
    9684:	9c ed ff fc 	l.addi r7,r13,-4
    9688:	9c 40 ff fc 	l.addi r2,r0,-4
    968c:	a4 a5 00 03 	l.andi r5,r5,0x3
    9690:	e0 e7 10 03 	l.and r7,r7,r2
    9694:	9c e7 00 04 	l.addi r7,r7,4
    9698:	e0 c6 38 00 	l.add r6,r6,r7
    969c:	03 ff ff b7 	l.j 9578 <memmove+0x70>
    96a0:	e0 84 38 00 	l.add r4,r4,r7
    96a4:	03 ff ff b5 	l.j 9578 <memmove+0x70>
    96a8:	a8 ad 00 00 	l.ori r5,r13,0x0

000096ac <memset>:
    96ac:	a4 c3 00 03 	l.andi r6,r3,0x3
    96b0:	d7 e1 0f f8 	l.sw -8(r1),r1
    96b4:	d7 e1 17 fc 	l.sw -4(r1),r2
    96b8:	bc 06 00 00 	l.sfeqi r6,0
    96bc:	10 00 00 54 	l.bf 980c <memset+0x160>
    96c0:	9c 21 ff f8 	l.addi r1,r1,-8
    96c4:	bc 25 00 00 	l.sfnei r5,0
    96c8:	0c 00 00 4c 	l.bnf 97f8 <memset+0x14c>
    96cc:	9c a5 ff ff 	l.addi r5,r5,-1
    96d0:	b9 a4 00 18 	l.slli r13,r4,0x18
    96d4:	a8 e3 00 00 	l.ori r7,r3,0x0
    96d8:	a8 c3 00 00 	l.ori r6,r3,0x0
    96dc:	00 00 00 05 	l.j 96f0 <memset+0x44>
    96e0:	b9 ad 00 98 	l.srai r13,r13,0x18
    96e4:	bc 05 00 00 	l.sfeqi r5,0
    96e8:	10 00 00 44 	l.bf 97f8 <memset+0x14c>
    96ec:	a8 ac 00 00 	l.ori r5,r12,0x0
    96f0:	9c c6 00 01 	l.addi r6,r6,1
    96f4:	d8 07 68 00 	l.sb 0(r7),r13
    96f8:	a5 06 00 03 	l.andi r8,r6,0x3
    96fc:	9d 85 ff ff 	l.addi r12,r5,-1
    9700:	bc 28 00 00 	l.sfnei r8,0
    9704:	13 ff ff f8 	l.bf 96e4 <memset+0x38>
    9708:	9c e7 00 01 	l.addi r7,r7,1
    970c:	bc a5 00 03 	l.sfleui r5,3
    9710:	10 00 00 30 	l.bf 97d0 <memset+0x124>
    9714:	bc 05 00 00 	l.sfeqi r5,0
    9718:	a4 e4 00 ff 	l.andi r7,r4,0xff
    971c:	bc a5 00 0f 	l.sfleui r5,15
    9720:	b9 07 00 08 	l.slli r8,r7,0x8
    9724:	e0 e8 38 04 	l.or r7,r8,r7
    9728:	b9 07 00 10 	l.slli r8,r7,0x10
    972c:	10 00 00 1b 	l.bf 9798 <memset+0xec>
    9730:	e0 e8 38 04 	l.or r7,r8,r7
    9734:	9e 25 ff f0 	l.addi r17,r5,-16
    9738:	9d 06 00 04 	l.addi r8,r6,4
    973c:	ba 31 00 44 	l.srli r17,r17,0x4
    9740:	9d e6 00 08 	l.addi r15,r6,8
    9744:	9d a6 00 0c 	l.addi r13,r6,12
    9748:	b9 71 00 04 	l.slli r11,r17,0x4
    974c:	a9 86 00 00 	l.ori r12,r6,0x0
    9750:	9d 6b 00 14 	l.addi r11,r11,20
    9754:	e1 66 58 00 	l.add r11,r6,r11
    9758:	d4 0c 38 00 	l.sw 0(r12),r7
    975c:	d4 08 38 00 	l.sw 0(r8),r7
    9760:	9d 08 00 10 	l.addi r8,r8,16
    9764:	d4 0f 38 00 	l.sw 0(r15),r7
    9768:	d4 0d 38 00 	l.sw 0(r13),r7
    976c:	e4 28 58 00 	l.sfne r8,r11
    9770:	9d 8c 00 10 	l.addi r12,r12,16
    9774:	9d ef 00 10 	l.addi r15,r15,16
    9778:	13 ff ff f8 	l.bf 9758 <memset+0xac>
    977c:	9d ad 00 10 	l.addi r13,r13,16
    9780:	9e 31 00 01 	l.addi r17,r17,1
    9784:	a4 a5 00 0f 	l.andi r5,r5,0xf
    9788:	ba 31 00 04 	l.slli r17,r17,0x4
    978c:	bc a5 00 03 	l.sfleui r5,3
    9790:	10 00 00 0f 	l.bf 97cc <memset+0x120>
    9794:	e0 c6 88 00 	l.add r6,r6,r17
    9798:	a9 86 00 00 	l.ori r12,r6,0x0
    979c:	a9 05 00 00 	l.ori r8,r5,0x0
    97a0:	9d 08 ff fc 	l.addi r8,r8,-4
    97a4:	d4 0c 38 00 	l.sw 0(r12),r7
    97a8:	bc 48 00 03 	l.sfgtui r8,3
    97ac:	13 ff ff fd 	l.bf 97a0 <memset+0xf4>
    97b0:	9d 8c 00 04 	l.addi r12,r12,4
    97b4:	9c e5 ff fc 	l.addi r7,r5,-4
    97b8:	9c 40 ff fc 	l.addi r2,r0,-4
    97bc:	a4 a5 00 03 	l.andi r5,r5,0x3
    97c0:	e0 e7 10 03 	l.and r7,r7,r2
    97c4:	9c e7 00 04 	l.addi r7,r7,4
    97c8:	e0 c6 38 00 	l.add r6,r6,r7
    97cc:	bc 05 00 00 	l.sfeqi r5,0
    97d0:	10 00 00 0a 	l.bf 97f8 <memset+0x14c>
    97d4:	15 00 00 00 	l.nop 0x0
    97d8:	b8 84 00 18 	l.slli r4,r4,0x18
    97dc:	e0 a6 28 00 	l.add r5,r6,r5
    97e0:	b8 84 00 98 	l.srai r4,r4,0x18
    97e4:	d8 06 20 00 	l.sb 0(r6),r4
    97e8:	9c c6 00 01 	l.addi r6,r6,1
    97ec:	e4 26 28 00 	l.sfne r6,r5
    97f0:	13 ff ff fd 	l.bf 97e4 <memset+0x138>
    97f4:	15 00 00 00 	l.nop 0x0
    97f8:	9c 21 00 08 	l.addi r1,r1,8
    97fc:	a9 63 00 00 	l.ori r11,r3,0x0
    9800:	84 21 ff f8 	l.lwz r1,-8(r1)
    9804:	44 00 48 00 	l.jr r9
    9808:	84 41 ff fc 	l.lwz r2,-4(r1)
    980c:	03 ff ff c0 	l.j 970c <memset+0x60>
    9810:	a8 c3 00 00 	l.ori r6,r3,0x0

00009814 <__malloc_lock>:
    9814:	d7 e1 4f fc 	l.sw -4(r1),r9
    9818:	d7 e1 17 f4 	l.sw -12(r1),r2
    981c:	d7 e1 77 f8 	l.sw -8(r1),r14
    9820:	d7 e1 0f f0 	l.sw -16(r1),r1
    9824:	9c 21 ff f0 	l.addi r1,r1,-16
    9828:	07 ff ef 5e 	l.jal 55a0 <or1k_timer_disable>
    982c:	a8 43 00 00 	l.ori r2,r3,0x0
    9830:	07 ff ee aa 	l.jal 52d8 <or1k_interrupts_disable>
    9834:	a9 cb 00 00 	l.ori r14,r11,0x0
    9838:	19 00 00 08 	l.movhi r8,0x8
    983c:	00 00 00 05 	l.j 9850 <__malloc_lock+0x3c>
    9840:	a9 08 3b a4 	l.ori r8,r8,0x3ba4
    9844:	bd 84 00 00 	l.sfltsi r4,0
    9848:	0c 00 00 0a 	l.bnf 9870 <__malloc_lock+0x5c>
    984c:	15 00 00 00 	l.nop 0x0
    9850:	84 88 00 00 	l.lwz r4,0(r8)
    9854:	e0 a2 20 05 	l.xor r5,r2,r4
    9858:	e0 e0 20 02 	l.sub r7,r0,r4
    985c:	e0 c0 28 02 	l.sub r6,r0,r5
    9860:	e0 a6 28 04 	l.or r5,r6,r5
    9864:	bd 65 00 00 	l.sfgesi r5,0
    9868:	0f ff ff f7 	l.bnf 9844 <__malloc_lock+0x30>
    986c:	e0 87 20 04 	l.or r4,r7,r4
    9870:	18 40 00 08 	l.movhi r2,0x8
    9874:	18 60 00 08 	l.movhi r3,0x8
    9878:	a8 42 3b a8 	l.ori r2,r2,0x3ba8
    987c:	a8 63 3b a0 	l.ori r3,r3,0x3ba0
    9880:	d4 02 70 00 	l.sw 0(r2),r14
    9884:	18 40 00 08 	l.movhi r2,0x8
    9888:	a8 42 3b 9c 	l.ori r2,r2,0x3b9c
    988c:	d4 02 58 00 	l.sw 0(r2),r11
    9890:	84 43 00 00 	l.lwz r2,0(r3)
    9894:	9c 42 00 01 	l.addi r2,r2,1
    9898:	d4 03 10 00 	l.sw 0(r3),r2
    989c:	9c 21 00 10 	l.addi r1,r1,16
    98a0:	85 21 ff fc 	l.lwz r9,-4(r1)
    98a4:	84 21 ff f0 	l.lwz r1,-16(r1)
    98a8:	84 41 ff f4 	l.lwz r2,-12(r1)
    98ac:	44 00 48 00 	l.jr r9
    98b0:	85 c1 ff f8 	l.lwz r14,-8(r1)

000098b4 <__malloc_unlock>:
    98b4:	18 60 00 08 	l.movhi r3,0x8
    98b8:	d7 e1 4f fc 	l.sw -4(r1),r9
    98bc:	a8 63 3b a0 	l.ori r3,r3,0x3ba0
    98c0:	d7 e1 0f f8 	l.sw -8(r1),r1
    98c4:	84 83 00 00 	l.lwz r4,0(r3)
    98c8:	9c 21 ff f8 	l.addi r1,r1,-8
    98cc:	9c 84 ff ff 	l.addi r4,r4,-1
    98d0:	d4 03 20 00 	l.sw 0(r3),r4
    98d4:	84 63 00 00 	l.lwz r3,0(r3)
    98d8:	bc 23 00 00 	l.sfnei r3,0
    98dc:	10 00 00 0e 	l.bf 9914 <__malloc_unlock+0x60>
    98e0:	18 80 00 08 	l.movhi r4,0x8
    98e4:	a8 84 3b a4 	l.ori r4,r4,0x3ba4
    98e8:	d4 04 18 00 	l.sw 0(r4),r3
    98ec:	18 60 00 08 	l.movhi r3,0x8
    98f0:	a8 63 3b 9c 	l.ori r3,r3,0x3b9c
    98f4:	84 63 00 00 	l.lwz r3,0(r3)
    98f8:	07 ff ee 85 	l.jal 530c <or1k_interrupts_restore>
    98fc:	15 00 00 00 	l.nop 0x0
    9900:	18 60 00 08 	l.movhi r3,0x8
    9904:	a8 63 3b a8 	l.ori r3,r3,0x3ba8
    9908:	84 63 00 00 	l.lwz r3,0(r3)
    990c:	07 ff ef 32 	l.jal 55d4 <or1k_timer_restore>
    9910:	15 00 00 00 	l.nop 0x0
    9914:	9c 21 00 08 	l.addi r1,r1,8
    9918:	85 21 ff fc 	l.lwz r9,-4(r1)
    991c:	44 00 48 00 	l.jr r9
    9920:	84 21 ff f8 	l.lwz r1,-8(r1)

00009924 <_realloc_r>:
    9924:	d7 e1 97 e0 	l.sw -32(r1),r18
    9928:	d7 e1 a7 e4 	l.sw -28(r1),r20
    992c:	d7 e1 c7 ec 	l.sw -20(r1),r24
    9930:	d7 e1 4f fc 	l.sw -4(r1),r9
    9934:	d7 e1 0f d4 	l.sw -44(r1),r1
    9938:	d7 e1 17 d8 	l.sw -40(r1),r2
    993c:	d7 e1 77 dc 	l.sw -36(r1),r14
    9940:	d7 e1 b7 e8 	l.sw -24(r1),r22
    9944:	d7 e1 d7 f0 	l.sw -16(r1),r26
    9948:	d7 e1 e7 f4 	l.sw -12(r1),r28
    994c:	d7 e1 f7 f8 	l.sw -8(r1),r30
    9950:	bc 24 00 00 	l.sfnei r4,0
    9954:	9c 21 ff d4 	l.addi r1,r1,-44
    9958:	aa 44 00 00 	l.ori r18,r4,0x0
    995c:	ab 03 00 00 	l.ori r24,r3,0x0
    9960:	0c 00 00 b1 	l.bnf 9c24 <_realloc_r+0x300>
    9964:	aa 85 00 00 	l.ori r20,r5,0x0
    9968:	07 ff ff ab 	l.jal 9814 <__malloc_lock>
    996c:	9c 54 00 0b 	l.addi r2,r20,11
    9970:	84 d2 ff fc 	l.lwz r6,-4(r18)
    9974:	9c 60 ff fc 	l.addi r3,r0,-4
    9978:	bc a2 00 16 	l.sfleui r2,22
    997c:	9e d2 ff f8 	l.addi r22,r18,-8
    9980:	0c 00 00 52 	l.bnf 9ac8 <_realloc_r+0x1a4>
    9984:	e1 c6 18 03 	l.and r14,r6,r3
    9988:	9c 80 00 10 	l.addi r4,r0,16
    998c:	9c a0 00 00 	l.addi r5,r0,0
    9990:	a8 44 00 00 	l.ori r2,r4,0x0
    9994:	e4 82 a0 00 	l.sfltu r2,r20
    9998:	10 00 00 03 	l.bf 99a4 <_realloc_r+0x80>
    999c:	9c 60 00 01 	l.addi r3,r0,1
    99a0:	9c 60 00 00 	l.addi r3,r0,0
    99a4:	a4 63 00 ff 	l.andi r3,r3,0xff
    99a8:	bc 23 00 00 	l.sfnei r3,0
    99ac:	10 00 00 a9 	l.bf 9c50 <_realloc_r+0x32c>
    99b0:	bc 05 00 00 	l.sfeqi r5,0
    99b4:	0c 00 00 a7 	l.bnf 9c50 <_realloc_r+0x32c>
    99b8:	e5 6e 20 00 	l.sfges r14,r4
    99bc:	10 00 00 48 	l.bf 9adc <_realloc_r+0x1b8>
    99c0:	1b 80 00 00 	l.movhi r28,0x0
    99c4:	e0 76 70 00 	l.add r3,r22,r14
    99c8:	ab 9c be 1c 	l.ori r28,r28,0xbe1c
    99cc:	84 bc 00 08 	l.lwz r5,8(r28)
    99d0:	e4 05 18 00 	l.sfeq r5,r3
    99d4:	10 00 00 b5 	l.bf 9ca8 <_realloc_r+0x384>
    99d8:	9c e0 ff fe 	l.addi r7,r0,-2
    99dc:	87 83 00 04 	l.lwz r28,4(r3)
    99e0:	e0 bc 38 03 	l.and r5,r28,r7
    99e4:	e0 a3 28 00 	l.add r5,r3,r5
    99e8:	84 a5 00 04 	l.lwz r5,4(r5)
    99ec:	a4 a5 00 01 	l.andi r5,r5,0x1
    99f0:	bc 05 00 00 	l.sfeqi r5,0
    99f4:	0c 00 00 55 	l.bnf 9b48 <_realloc_r+0x224>
    99f8:	9c a0 ff fc 	l.addi r5,r0,-4
    99fc:	e3 9c 28 03 	l.and r28,r28,r5
    9a00:	e0 bc 70 00 	l.add r5,r28,r14
    9a04:	e5 65 20 00 	l.sfges r5,r4
    9a08:	10 00 00 8b 	l.bf 9c34 <_realloc_r+0x310>
    9a0c:	15 00 00 00 	l.nop 0x0
    9a10:	a4 c6 00 01 	l.andi r6,r6,0x1
    9a14:	bc 06 00 00 	l.sfeqi r6,0
    9a18:	0c 00 00 63 	l.bnf 9ba4 <_realloc_r+0x280>
    9a1c:	9c e0 ff fc 	l.addi r7,r0,-4
    9a20:	87 52 ff f8 	l.lwz r26,-8(r18)
    9a24:	e3 56 d0 02 	l.sub r26,r22,r26
    9a28:	84 da 00 04 	l.lwz r6,4(r26)
    9a2c:	e0 c6 38 03 	l.and r6,r6,r7
    9a30:	e3 85 30 00 	l.add r28,r5,r6
    9a34:	e5 7c 20 00 	l.sfges r28,r4
    9a38:	10 00 00 8a 	l.bf 9c60 <_realloc_r+0x33c>
    9a3c:	9c ae ff fc 	l.addi r5,r14,-4
    9a40:	e3 86 70 00 	l.add r28,r6,r14
    9a44:	e5 9c 20 00 	l.sflts r28,r4
    9a48:	10 00 00 58 	l.bf 9ba8 <_realloc_r+0x284>
    9a4c:	a8 94 00 00 	l.ori r4,r20,0x0
    9a50:	84 7a 00 0c 	l.lwz r3,12(r26)
    9a54:	84 9a 00 08 	l.lwz r4,8(r26)
    9a58:	9c ae ff fc 	l.addi r5,r14,-4
    9a5c:	d4 04 18 0c 	l.sw 12(r4),r3
    9a60:	d4 03 20 08 	l.sw 8(r3),r4
    9a64:	bc 45 00 24 	l.sfgtui r5,36
    9a68:	10 00 00 89 	l.bf 9c8c <_realloc_r+0x368>
    9a6c:	9c 7a 00 08 	l.addi r3,r26,8
    9a70:	bc a5 00 13 	l.sfleui r5,19
    9a74:	10 00 00 0a 	l.bf 9a9c <_realloc_r+0x178>
    9a78:	a8 83 00 00 	l.ori r4,r3,0x0
    9a7c:	84 92 00 00 	l.lwz r4,0(r18)
    9a80:	bc 45 00 1b 	l.sfgtui r5,27
    9a84:	d4 1a 20 08 	l.sw 8(r26),r4
    9a88:	84 92 00 04 	l.lwz r4,4(r18)
    9a8c:	10 00 00 e8 	l.bf 9e2c <_realloc_r+0x508>
    9a90:	d4 1a 20 0c 	l.sw 12(r26),r4
    9a94:	9c 9a 00 10 	l.addi r4,r26,16
    9a98:	9e 52 00 08 	l.addi r18,r18,8
    9a9c:	84 b2 00 00 	l.lwz r5,0(r18)
    9aa0:	aa 83 00 00 	l.ori r20,r3,0x0
    9aa4:	d4 04 28 00 	l.sw 0(r4),r5
    9aa8:	a9 dc 00 00 	l.ori r14,r28,0x0
    9aac:	84 72 00 04 	l.lwz r3,4(r18)
    9ab0:	aa da 00 00 	l.ori r22,r26,0x0
    9ab4:	d4 04 18 04 	l.sw 4(r4),r3
    9ab8:	84 72 00 08 	l.lwz r3,8(r18)
    9abc:	d4 04 18 08 	l.sw 8(r4),r3
    9ac0:	00 00 00 08 	l.j 9ae0 <_realloc_r+0x1bc>
    9ac4:	84 da 00 04 	l.lwz r6,4(r26)
    9ac8:	9c 80 ff f8 	l.addi r4,r0,-8
    9acc:	e0 42 20 03 	l.and r2,r2,r4
    9ad0:	a8 82 00 00 	l.ori r4,r2,0x0
    9ad4:	03 ff ff b0 	l.j 9994 <_realloc_r+0x70>
    9ad8:	b8 a2 00 5f 	l.srli r5,r2,0x1f
    9adc:	aa 92 00 00 	l.ori r20,r18,0x0
    9ae0:	e0 6e 10 02 	l.sub r3,r14,r2
    9ae4:	bc a3 00 0f 	l.sfleui r3,15
    9ae8:	0c 00 00 21 	l.bnf 9b6c <_realloc_r+0x248>
    9aec:	a4 c6 00 01 	l.andi r6,r6,0x1
    9af0:	e0 76 70 00 	l.add r3,r22,r14
    9af4:	e1 c6 70 04 	l.or r14,r6,r14
    9af8:	d4 16 70 04 	l.sw 4(r22),r14
    9afc:	84 43 00 04 	l.lwz r2,4(r3)
    9b00:	a8 42 00 01 	l.ori r2,r2,0x1
    9b04:	d4 03 10 04 	l.sw 4(r3),r2
    9b08:	07 ff ff 6b 	l.jal 98b4 <__malloc_unlock>
    9b0c:	a8 78 00 00 	l.ori r3,r24,0x0
    9b10:	a9 74 00 00 	l.ori r11,r20,0x0
    9b14:	9c 21 00 2c 	l.addi r1,r1,44
    9b18:	85 21 ff fc 	l.lwz r9,-4(r1)
    9b1c:	84 21 ff d4 	l.lwz r1,-44(r1)
    9b20:	84 41 ff d8 	l.lwz r2,-40(r1)
    9b24:	85 c1 ff dc 	l.lwz r14,-36(r1)
    9b28:	86 41 ff e0 	l.lwz r18,-32(r1)
    9b2c:	86 81 ff e4 	l.lwz r20,-28(r1)
    9b30:	86 c1 ff e8 	l.lwz r22,-24(r1)
    9b34:	87 01 ff ec 	l.lwz r24,-20(r1)
    9b38:	87 41 ff f0 	l.lwz r26,-16(r1)
    9b3c:	87 81 ff f4 	l.lwz r28,-12(r1)
    9b40:	44 00 48 00 	l.jr r9
    9b44:	87 c1 ff f8 	l.lwz r30,-8(r1)
    9b48:	a4 c6 00 01 	l.andi r6,r6,0x1
    9b4c:	bc 06 00 00 	l.sfeqi r6,0
    9b50:	0c 00 00 15 	l.bnf 9ba4 <_realloc_r+0x280>
    9b54:	9c 60 ff fc 	l.addi r3,r0,-4
    9b58:	87 52 ff f8 	l.lwz r26,-8(r18)
    9b5c:	e3 56 d0 02 	l.sub r26,r22,r26
    9b60:	84 da 00 04 	l.lwz r6,4(r26)
    9b64:	03 ff ff b7 	l.j 9a40 <_realloc_r+0x11c>
    9b68:	e0 c6 18 03 	l.and r6,r6,r3
    9b6c:	e0 96 10 00 	l.add r4,r22,r2
    9b70:	e0 46 10 04 	l.or r2,r6,r2
    9b74:	a8 a3 00 01 	l.ori r5,r3,0x1
    9b78:	d4 16 10 04 	l.sw 4(r22),r2
    9b7c:	d4 04 28 04 	l.sw 4(r4),r5
    9b80:	e0 44 18 00 	l.add r2,r4,r3
    9b84:	a8 78 00 00 	l.ori r3,r24,0x0
    9b88:	84 a2 00 04 	l.lwz r5,4(r2)
    9b8c:	9c 84 00 08 	l.addi r4,r4,8
    9b90:	a8 a5 00 01 	l.ori r5,r5,0x1
    9b94:	07 ff f7 d3 	l.jal 7ae0 <_free_r>
    9b98:	d4 02 28 04 	l.sw 4(r2),r5
    9b9c:	03 ff ff db 	l.j 9b08 <_realloc_r+0x1e4>
    9ba0:	15 00 00 00 	l.nop 0x0
    9ba4:	a8 94 00 00 	l.ori r4,r20,0x0
    9ba8:	07 ff fb 4a 	l.jal 88d0 <_malloc_r>
    9bac:	a8 78 00 00 	l.ori r3,r24,0x0
    9bb0:	bc 2b 00 00 	l.sfnei r11,0
    9bb4:	0f ff ff d5 	l.bnf 9b08 <_realloc_r+0x1e4>
    9bb8:	aa 8b 00 00 	l.ori r20,r11,0x0
    9bbc:	84 d2 ff fc 	l.lwz r6,-4(r18)
    9bc0:	9c a0 ff fe 	l.addi r5,r0,-2
    9bc4:	9c 8b ff f8 	l.addi r4,r11,-8
    9bc8:	e0 66 28 03 	l.and r3,r6,r5
    9bcc:	e0 76 18 00 	l.add r3,r22,r3
    9bd0:	e4 24 18 00 	l.sfne r4,r3
    9bd4:	0c 00 00 90 	l.bnf 9e14 <_realloc_r+0x4f0>
    9bd8:	9c ae ff fc 	l.addi r5,r14,-4
    9bdc:	bc 45 00 24 	l.sfgtui r5,36
    9be0:	10 00 00 7f 	l.bf 9ddc <_realloc_r+0x4b8>
    9be4:	bc a5 00 13 	l.sfleui r5,19
    9be8:	0c 00 00 68 	l.bnf 9d88 <_realloc_r+0x464>
    9bec:	bc 45 00 1b 	l.sfgtui r5,27
    9bf0:	a8 4b 00 00 	l.ori r2,r11,0x0
    9bf4:	a8 72 00 00 	l.ori r3,r18,0x0
    9bf8:	84 83 00 00 	l.lwz r4,0(r3)
    9bfc:	d4 02 20 00 	l.sw 0(r2),r4
    9c00:	84 83 00 04 	l.lwz r4,4(r3)
    9c04:	d4 02 20 04 	l.sw 4(r2),r4
    9c08:	84 63 00 08 	l.lwz r3,8(r3)
    9c0c:	d4 02 18 08 	l.sw 8(r2),r3
    9c10:	a8 92 00 00 	l.ori r4,r18,0x0
    9c14:	07 ff f7 b3 	l.jal 7ae0 <_free_r>
    9c18:	a8 78 00 00 	l.ori r3,r24,0x0
    9c1c:	03 ff ff bb 	l.j 9b08 <_realloc_r+0x1e4>
    9c20:	15 00 00 00 	l.nop 0x0
    9c24:	07 ff fb 2b 	l.jal 88d0 <_malloc_r>
    9c28:	a8 85 00 00 	l.ori r4,r5,0x0
    9c2c:	03 ff ff bb 	l.j 9b18 <_realloc_r+0x1f4>
    9c30:	9c 21 00 2c 	l.addi r1,r1,44
    9c34:	84 83 00 0c 	l.lwz r4,12(r3)
    9c38:	84 63 00 08 	l.lwz r3,8(r3)
    9c3c:	aa 92 00 00 	l.ori r20,r18,0x0
    9c40:	d4 03 20 0c 	l.sw 12(r3),r4
    9c44:	d4 04 18 08 	l.sw 8(r4),r3
    9c48:	03 ff ff a6 	l.j 9ae0 <_realloc_r+0x1bc>
    9c4c:	a9 c5 00 00 	l.ori r14,r5,0x0
    9c50:	9c 40 00 0c 	l.addi r2,r0,12
    9c54:	9d 60 00 00 	l.addi r11,r0,0
    9c58:	03 ff ff af 	l.j 9b14 <_realloc_r+0x1f0>
    9c5c:	d4 18 10 00 	l.sw 0(r24),r2
    9c60:	84 83 00 0c 	l.lwz r4,12(r3)
    9c64:	84 63 00 08 	l.lwz r3,8(r3)
    9c68:	d4 03 20 0c 	l.sw 12(r3),r4
    9c6c:	d4 04 18 08 	l.sw 8(r4),r3
    9c70:	84 7a 00 0c 	l.lwz r3,12(r26)
    9c74:	84 9a 00 08 	l.lwz r4,8(r26)
    9c78:	bc 45 00 24 	l.sfgtui r5,36
    9c7c:	d4 04 18 0c 	l.sw 12(r4),r3
    9c80:	d4 03 20 08 	l.sw 8(r3),r4
    9c84:	0f ff ff 7b 	l.bnf 9a70 <_realloc_r+0x14c>
    9c88:	9c 7a 00 08 	l.addi r3,r26,8
    9c8c:	a8 92 00 00 	l.ori r4,r18,0x0
    9c90:	07 ff fe 1e 	l.jal 9508 <memmove>
    9c94:	aa 83 00 00 	l.ori r20,r3,0x0
    9c98:	a9 dc 00 00 	l.ori r14,r28,0x0
    9c9c:	84 da 00 04 	l.lwz r6,4(r26)
    9ca0:	03 ff ff 90 	l.j 9ae0 <_realloc_r+0x1bc>
    9ca4:	aa da 00 00 	l.ori r22,r26,0x0
    9ca8:	87 c5 00 04 	l.lwz r30,4(r5)
    9cac:	9c e0 ff fc 	l.addi r7,r0,-4
    9cb0:	9c 62 00 10 	l.addi r3,r2,16
    9cb4:	e3 de 38 03 	l.and r30,r30,r7
    9cb8:	e3 de 70 00 	l.add r30,r30,r14
    9cbc:	e5 7e 18 00 	l.sfges r30,r3
    9cc0:	10 00 00 3a 	l.bf 9da8 <_realloc_r+0x484>
    9cc4:	a4 c6 00 01 	l.andi r6,r6,0x1
    9cc8:	bc 06 00 00 	l.sfeqi r6,0
    9ccc:	0f ff ff b6 	l.bnf 9ba4 <_realloc_r+0x280>
    9cd0:	9c a0 ff fc 	l.addi r5,r0,-4
    9cd4:	87 52 ff f8 	l.lwz r26,-8(r18)
    9cd8:	e3 56 d0 02 	l.sub r26,r22,r26
    9cdc:	84 da 00 04 	l.lwz r6,4(r26)
    9ce0:	e0 c6 28 03 	l.and r6,r6,r5
    9ce4:	e3 de 30 00 	l.add r30,r30,r6
    9ce8:	e5 a3 f0 00 	l.sfles r3,r30
    9cec:	0f ff ff 55 	l.bnf 9a40 <_realloc_r+0x11c>
    9cf0:	9c ae ff fc 	l.addi r5,r14,-4
    9cf4:	84 7a 00 0c 	l.lwz r3,12(r26)
    9cf8:	84 9a 00 08 	l.lwz r4,8(r26)
    9cfc:	d4 04 18 0c 	l.sw 12(r4),r3
    9d00:	d4 03 20 08 	l.sw 8(r3),r4
    9d04:	bc 45 00 24 	l.sfgtui r5,36
    9d08:	10 00 00 60 	l.bf 9e88 <_realloc_r+0x564>
    9d0c:	9e 9a 00 08 	l.addi r20,r26,8
    9d10:	bc a5 00 13 	l.sfleui r5,19
    9d14:	10 00 00 0a 	l.bf 9d3c <_realloc_r+0x418>
    9d18:	a8 74 00 00 	l.ori r3,r20,0x0
    9d1c:	84 72 00 00 	l.lwz r3,0(r18)
    9d20:	bc 45 00 1b 	l.sfgtui r5,27
    9d24:	d4 1a 18 08 	l.sw 8(r26),r3
    9d28:	84 72 00 04 	l.lwz r3,4(r18)
    9d2c:	10 00 00 5c 	l.bf 9e9c <_realloc_r+0x578>
    9d30:	d4 1a 18 0c 	l.sw 12(r26),r3
    9d34:	9c 7a 00 10 	l.addi r3,r26,16
    9d38:	9e 52 00 08 	l.addi r18,r18,8
    9d3c:	84 92 00 00 	l.lwz r4,0(r18)
    9d40:	d4 03 20 00 	l.sw 0(r3),r4
    9d44:	84 92 00 04 	l.lwz r4,4(r18)
    9d48:	d4 03 20 04 	l.sw 4(r3),r4
    9d4c:	84 92 00 08 	l.lwz r4,8(r18)
    9d50:	d4 03 20 08 	l.sw 8(r3),r4
    9d54:	e0 7e 10 02 	l.sub r3,r30,r2
    9d58:	e0 9a 10 00 	l.add r4,r26,r2
    9d5c:	a8 63 00 01 	l.ori r3,r3,0x1
    9d60:	d4 1c 20 08 	l.sw 8(r28),r4
    9d64:	d4 04 18 04 	l.sw 4(r4),r3
    9d68:	a8 78 00 00 	l.ori r3,r24,0x0
    9d6c:	84 9a 00 04 	l.lwz r4,4(r26)
    9d70:	a4 84 00 01 	l.andi r4,r4,0x1
    9d74:	e0 42 20 04 	l.or r2,r2,r4
    9d78:	07 ff fe cf 	l.jal 98b4 <__malloc_unlock>
    9d7c:	d4 1a 10 04 	l.sw 4(r26),r2
    9d80:	03 ff ff 65 	l.j 9b14 <_realloc_r+0x1f0>
    9d84:	a9 74 00 00 	l.ori r11,r20,0x0
    9d88:	84 52 00 00 	l.lwz r2,0(r18)
    9d8c:	d4 0b 10 00 	l.sw 0(r11),r2
    9d90:	84 52 00 04 	l.lwz r2,4(r18)
    9d94:	10 00 00 17 	l.bf 9df0 <_realloc_r+0x4cc>
    9d98:	d4 0b 10 04 	l.sw 4(r11),r2
    9d9c:	9c 4b 00 08 	l.addi r2,r11,8
    9da0:	03 ff ff 96 	l.j 9bf8 <_realloc_r+0x2d4>
    9da4:	9c 72 00 08 	l.addi r3,r18,8
    9da8:	e3 de 10 02 	l.sub r30,r30,r2
    9dac:	e2 d6 10 00 	l.add r22,r22,r2
    9db0:	a8 7e 00 01 	l.ori r3,r30,0x1
    9db4:	d4 1c b0 08 	l.sw 8(r28),r22
    9db8:	d4 16 18 04 	l.sw 4(r22),r3
    9dbc:	a8 78 00 00 	l.ori r3,r24,0x0
    9dc0:	84 92 ff fc 	l.lwz r4,-4(r18)
    9dc4:	a4 84 00 01 	l.andi r4,r4,0x1
    9dc8:	e0 42 20 04 	l.or r2,r2,r4
    9dcc:	07 ff fe ba 	l.jal 98b4 <__malloc_unlock>
    9dd0:	d7 f2 17 fc 	l.sw -4(r18),r2
    9dd4:	03 ff ff 50 	l.j 9b14 <_realloc_r+0x1f0>
    9dd8:	a9 72 00 00 	l.ori r11,r18,0x0
    9ddc:	a8 6b 00 00 	l.ori r3,r11,0x0
    9de0:	07 ff fd ca 	l.jal 9508 <memmove>
    9de4:	a8 92 00 00 	l.ori r4,r18,0x0
    9de8:	03 ff ff 8b 	l.j 9c14 <_realloc_r+0x2f0>
    9dec:	a8 92 00 00 	l.ori r4,r18,0x0
    9df0:	84 52 00 08 	l.lwz r2,8(r18)
    9df4:	bc 05 00 24 	l.sfeqi r5,36
    9df8:	d4 0b 10 08 	l.sw 8(r11),r2
    9dfc:	84 52 00 0c 	l.lwz r2,12(r18)
    9e00:	10 00 00 14 	l.bf 9e50 <_realloc_r+0x52c>
    9e04:	d4 0b 10 0c 	l.sw 12(r11),r2
    9e08:	9c 4b 00 10 	l.addi r2,r11,16
    9e0c:	03 ff ff 7b 	l.j 9bf8 <_realloc_r+0x2d4>
    9e10:	9c 72 00 10 	l.addi r3,r18,16
    9e14:	84 6b ff fc 	l.lwz r3,-4(r11)
    9e18:	9c e0 ff fc 	l.addi r7,r0,-4
    9e1c:	aa 92 00 00 	l.ori r20,r18,0x0
    9e20:	e0 63 38 03 	l.and r3,r3,r7
    9e24:	03 ff ff 2f 	l.j 9ae0 <_realloc_r+0x1bc>
    9e28:	e1 ce 18 00 	l.add r14,r14,r3
    9e2c:	84 92 00 08 	l.lwz r4,8(r18)
    9e30:	bc 05 00 24 	l.sfeqi r5,36
    9e34:	d4 1a 20 10 	l.sw 16(r26),r4
    9e38:	84 92 00 0c 	l.lwz r4,12(r18)
    9e3c:	10 00 00 0c 	l.bf 9e6c <_realloc_r+0x548>
    9e40:	d4 1a 20 14 	l.sw 20(r26),r4
    9e44:	9c 9a 00 18 	l.addi r4,r26,24
    9e48:	03 ff ff 15 	l.j 9a9c <_realloc_r+0x178>
    9e4c:	9e 52 00 10 	l.addi r18,r18,16
    9e50:	84 72 00 10 	l.lwz r3,16(r18)
    9e54:	9c 4b 00 18 	l.addi r2,r11,24
    9e58:	d4 0b 18 10 	l.sw 16(r11),r3
    9e5c:	9c 72 00 18 	l.addi r3,r18,24
    9e60:	84 92 00 14 	l.lwz r4,20(r18)
    9e64:	03 ff ff 65 	l.j 9bf8 <_realloc_r+0x2d4>
    9e68:	d4 0b 20 14 	l.sw 20(r11),r4
    9e6c:	84 b2 00 10 	l.lwz r5,16(r18)
    9e70:	9c 9a 00 20 	l.addi r4,r26,32
    9e74:	d4 1a 28 18 	l.sw 24(r26),r5
    9e78:	9e 52 00 18 	l.addi r18,r18,24
    9e7c:	84 b2 ff fc 	l.lwz r5,-4(r18)
    9e80:	03 ff ff 07 	l.j 9a9c <_realloc_r+0x178>
    9e84:	d4 1a 28 1c 	l.sw 28(r26),r5
    9e88:	a8 74 00 00 	l.ori r3,r20,0x0
    9e8c:	07 ff fd 9f 	l.jal 9508 <memmove>
    9e90:	a8 92 00 00 	l.ori r4,r18,0x0
    9e94:	03 ff ff b1 	l.j 9d58 <_realloc_r+0x434>
    9e98:	e0 7e 10 02 	l.sub r3,r30,r2
    9e9c:	84 72 00 08 	l.lwz r3,8(r18)
    9ea0:	bc 05 00 24 	l.sfeqi r5,36
    9ea4:	d4 1a 18 10 	l.sw 16(r26),r3
    9ea8:	84 72 00 0c 	l.lwz r3,12(r18)
    9eac:	10 00 00 05 	l.bf 9ec0 <_realloc_r+0x59c>
    9eb0:	d4 1a 18 14 	l.sw 20(r26),r3
    9eb4:	9c 7a 00 18 	l.addi r3,r26,24
    9eb8:	03 ff ff a1 	l.j 9d3c <_realloc_r+0x418>
    9ebc:	9e 52 00 10 	l.addi r18,r18,16
    9ec0:	84 92 00 10 	l.lwz r4,16(r18)
    9ec4:	9c 7a 00 20 	l.addi r3,r26,32
    9ec8:	d4 1a 20 18 	l.sw 24(r26),r4
    9ecc:	9e 52 00 18 	l.addi r18,r18,24
    9ed0:	84 92 ff fc 	l.lwz r4,-4(r18)
    9ed4:	03 ff ff 9a 	l.j 9d3c <_realloc_r+0x418>
    9ed8:	d4 1a 20 1c 	l.sw 28(r26),r4

00009edc <__sread>:
    9edc:	d7 e1 17 f8 	l.sw -8(r1),r2
    9ee0:	a8 44 00 00 	l.ori r2,r4,0x0
    9ee4:	98 84 00 0e 	l.lhs r4,14(r4)
    9ee8:	d7 e1 4f fc 	l.sw -4(r1),r9
    9eec:	d7 e1 0f f4 	l.sw -12(r1),r1
    9ef0:	04 00 02 bb 	l.jal a9dc <_read_r>
    9ef4:	9c 21 ff f4 	l.addi r1,r1,-12
    9ef8:	bd 8b 00 00 	l.sfltsi r11,0
    9efc:	10 00 00 0a 	l.bf 9f24 <__sread+0x48>
    9f00:	9c 80 ef ff 	l.addi r4,r0,-4097
    9f04:	84 62 00 50 	l.lwz r3,80(r2)
    9f08:	e0 63 58 00 	l.add r3,r3,r11
    9f0c:	d4 02 18 50 	l.sw 80(r2),r3
    9f10:	9c 21 00 0c 	l.addi r1,r1,12
    9f14:	85 21 ff fc 	l.lwz r9,-4(r1)
    9f18:	84 21 ff f4 	l.lwz r1,-12(r1)
    9f1c:	44 00 48 00 	l.jr r9
    9f20:	84 41 ff f8 	l.lwz r2,-8(r1)
    9f24:	94 62 00 0c 	l.lhz r3,12(r2)
    9f28:	e0 63 20 03 	l.and r3,r3,r4
    9f2c:	dc 02 18 0c 	l.sh 12(r2),r3
    9f30:	9c 21 00 0c 	l.addi r1,r1,12
    9f34:	85 21 ff fc 	l.lwz r9,-4(r1)
    9f38:	84 21 ff f4 	l.lwz r1,-12(r1)
    9f3c:	44 00 48 00 	l.jr r9
    9f40:	84 41 ff f8 	l.lwz r2,-8(r1)

00009f44 <__seofread>:
    9f44:	d7 e1 0f fc 	l.sw -4(r1),r1
    9f48:	9c 21 ff fc 	l.addi r1,r1,-4
    9f4c:	9d 60 00 00 	l.addi r11,r0,0
    9f50:	9c 21 00 04 	l.addi r1,r1,4
    9f54:	44 00 48 00 	l.jr r9
    9f58:	84 21 ff fc 	l.lwz r1,-4(r1)

00009f5c <__swrite>:
    9f5c:	98 e4 00 0c 	l.lhs r7,12(r4)
    9f60:	d7 e1 17 ec 	l.sw -20(r1),r2
    9f64:	a8 44 00 00 	l.ori r2,r4,0x0
    9f68:	a4 87 01 00 	l.andi r4,r7,0x100
    9f6c:	d7 e1 77 f0 	l.sw -16(r1),r14
    9f70:	d7 e1 97 f4 	l.sw -12(r1),r18
    9f74:	d7 e1 a7 f8 	l.sw -8(r1),r20
    9f78:	d7 e1 4f fc 	l.sw -4(r1),r9
    9f7c:	d7 e1 0f e8 	l.sw -24(r1),r1
    9f80:	bc 04 00 00 	l.sfeqi r4,0
    9f84:	9c 21 ff e8 	l.addi r1,r1,-24
    9f88:	aa 83 00 00 	l.ori r20,r3,0x0
    9f8c:	aa 45 00 00 	l.ori r18,r5,0x0
    9f90:	10 00 00 07 	l.bf 9fac <__swrite+0x50>
    9f94:	a9 c6 00 00 	l.ori r14,r6,0x0
    9f98:	98 82 00 0e 	l.lhs r4,14(r2)
    9f9c:	9c a0 00 00 	l.addi r5,r0,0
    9fa0:	04 00 02 75 	l.jal a974 <_lseek_r>
    9fa4:	9c c0 00 02 	l.addi r6,r0,2
    9fa8:	98 e2 00 0c 	l.lhs r7,12(r2)
    9fac:	9c 60 ef ff 	l.addi r3,r0,-4097
    9fb0:	98 82 00 0e 	l.lhs r4,14(r2)
    9fb4:	e0 e7 18 03 	l.and r7,r7,r3
    9fb8:	a8 b2 00 00 	l.ori r5,r18,0x0
    9fbc:	dc 02 38 0c 	l.sh 12(r2),r7
    9fc0:	a8 74 00 00 	l.ori r3,r20,0x0
    9fc4:	04 00 02 d0 	l.jal ab04 <_write_r>
    9fc8:	a8 ce 00 00 	l.ori r6,r14,0x0
    9fcc:	9c 21 00 18 	l.addi r1,r1,24
    9fd0:	85 21 ff fc 	l.lwz r9,-4(r1)
    9fd4:	84 21 ff e8 	l.lwz r1,-24(r1)
    9fd8:	84 41 ff ec 	l.lwz r2,-20(r1)
    9fdc:	85 c1 ff f0 	l.lwz r14,-16(r1)
    9fe0:	86 41 ff f4 	l.lwz r18,-12(r1)
    9fe4:	44 00 48 00 	l.jr r9
    9fe8:	86 81 ff f8 	l.lwz r20,-8(r1)

00009fec <__sseek>:
    9fec:	d7 e1 17 f8 	l.sw -8(r1),r2
    9ff0:	a8 44 00 00 	l.ori r2,r4,0x0
    9ff4:	98 84 00 0e 	l.lhs r4,14(r4)
    9ff8:	d7 e1 4f fc 	l.sw -4(r1),r9
    9ffc:	d7 e1 0f f4 	l.sw -12(r1),r1
    a000:	04 00 02 5d 	l.jal a974 <_lseek_r>
    a004:	9c 21 ff f4 	l.addi r1,r1,-12
    a008:	bc 2b ff ff 	l.sfnei r11,-1
    a00c:	0c 00 00 0a 	l.bnf a034 <__sseek+0x48>
    a010:	94 62 00 0c 	l.lhz r3,12(r2)
    a014:	a8 63 10 00 	l.ori r3,r3,0x1000
    a018:	d4 02 58 50 	l.sw 80(r2),r11
    a01c:	dc 02 18 0c 	l.sh 12(r2),r3
    a020:	9c 21 00 0c 	l.addi r1,r1,12
    a024:	85 21 ff fc 	l.lwz r9,-4(r1)
    a028:	84 21 ff f4 	l.lwz r1,-12(r1)
    a02c:	44 00 48 00 	l.jr r9
    a030:	84 41 ff f8 	l.lwz r2,-8(r1)
    a034:	9c 80 ef ff 	l.addi r4,r0,-4097
    a038:	e0 63 20 03 	l.and r3,r3,r4
    a03c:	dc 02 18 0c 	l.sh 12(r2),r3
    a040:	9c 21 00 0c 	l.addi r1,r1,12
    a044:	85 21 ff fc 	l.lwz r9,-4(r1)
    a048:	84 21 ff f4 	l.lwz r1,-12(r1)
    a04c:	44 00 48 00 	l.jr r9
    a050:	84 41 ff f8 	l.lwz r2,-8(r1)

0000a054 <__sclose>:
    a054:	98 84 00 0e 	l.lhs r4,14(r4)
    a058:	d7 e1 4f fc 	l.sw -4(r1),r9
    a05c:	d7 e1 0f f8 	l.sw -8(r1),r1
    a060:	04 00 02 08 	l.jal a880 <_close_r>
    a064:	9c 21 ff f8 	l.addi r1,r1,-8
    a068:	9c 21 00 08 	l.addi r1,r1,8
    a06c:	85 21 ff fc 	l.lwz r9,-4(r1)
    a070:	44 00 48 00 	l.jr r9
    a074:	84 21 ff f8 	l.lwz r1,-8(r1)

0000a078 <strcmp>:
    a078:	e1 63 20 04 	l.or r11,r3,r4
    a07c:	d7 e1 0f f8 	l.sw -8(r1),r1
    a080:	a5 6b 00 03 	l.andi r11,r11,0x3
    a084:	d7 e1 17 fc 	l.sw -4(r1),r2
    a088:	bc 2b 00 00 	l.sfnei r11,0
    a08c:	10 00 00 24 	l.bf a11c <strcmp+0xa4>
    a090:	9c 21 ff f8 	l.addi r1,r1,-8
    a094:	84 a3 00 00 	l.lwz r5,0(r3)
    a098:	84 c4 00 00 	l.lwz r6,0(r4)
    a09c:	e4 25 30 00 	l.sfne r5,r6
    a0a0:	10 00 00 1f 	l.bf a11c <strcmp+0xa4>
    a0a4:	18 40 fe fe 	l.movhi r2,0xfefe
    a0a8:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    a0ac:	e0 c5 10 00 	l.add r6,r5,r2
    a0b0:	ac a5 ff ff 	l.xori r5,r5,-1
    a0b4:	18 40 80 80 	l.movhi r2,0x8080
    a0b8:	e0 a6 28 03 	l.and r5,r6,r5
    a0bc:	a8 42 80 80 	l.ori r2,r2,0x8080
    a0c0:	e0 a5 10 03 	l.and r5,r5,r2
    a0c4:	bc 25 00 00 	l.sfnei r5,0
    a0c8:	0c 00 00 0b 	l.bnf a0f4 <strcmp+0x7c>
    a0cc:	9c 63 00 04 	l.addi r3,r3,4
    a0d0:	9c 63 ff fc 	l.addi r3,r3,-4
    a0d4:	00 00 00 2a 	l.j a17c <strcmp+0x104>
    a0d8:	9c 21 00 08 	l.addi r1,r1,8
    a0dc:	18 40 80 80 	l.movhi r2,0x8080
    a0e0:	a8 42 80 80 	l.ori r2,r2,0x8080
    a0e4:	e0 a5 10 03 	l.and r5,r5,r2
    a0e8:	bc 25 00 00 	l.sfnei r5,0
    a0ec:	10 00 00 27 	l.bf a188 <strcmp+0x110>
    a0f0:	9c 63 00 04 	l.addi r3,r3,4
    a0f4:	9c 84 00 04 	l.addi r4,r4,4
    a0f8:	18 40 fe fe 	l.movhi r2,0xfefe
    a0fc:	84 c3 00 00 	l.lwz r6,0(r3)
    a100:	85 04 00 00 	l.lwz r8,0(r4)
    a104:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    a108:	ac a6 ff ff 	l.xori r5,r6,-1
    a10c:	e0 e6 10 00 	l.add r7,r6,r2
    a110:	e4 06 40 00 	l.sfeq r6,r8
    a114:	13 ff ff f2 	l.bf a0dc <strcmp+0x64>
    a118:	e0 a7 28 03 	l.and r5,r7,r5
    a11c:	90 a3 00 00 	l.lbs r5,0(r3)
    a120:	bc 05 00 00 	l.sfeqi r5,0
    a124:	10 00 00 12 	l.bf a16c <strcmp+0xf4>
    a128:	15 00 00 00 	l.nop 0x0
    a12c:	90 c4 00 00 	l.lbs r6,0(r4)
    a130:	e4 26 28 00 	l.sfne r6,r5
    a134:	0c 00 00 0a 	l.bnf a15c <strcmp+0xe4>
    a138:	9c 63 00 01 	l.addi r3,r3,1
    a13c:	9c 63 ff ff 	l.addi r3,r3,-1
    a140:	00 00 00 0c 	l.j a170 <strcmp+0xf8>
    a144:	8c 63 00 00 	l.lbz r3,0(r3)
    a148:	90 c4 00 00 	l.lbs r6,0(r4)
    a14c:	e4 06 28 00 	l.sfeq r6,r5
    a150:	0c 00 00 07 	l.bnf a16c <strcmp+0xf4>
    a154:	15 00 00 00 	l.nop 0x0
    a158:	9c 63 00 01 	l.addi r3,r3,1
    a15c:	90 a3 00 00 	l.lbs r5,0(r3)
    a160:	bc 05 00 00 	l.sfeqi r5,0
    a164:	0f ff ff f9 	l.bnf a148 <strcmp+0xd0>
    a168:	9c 84 00 01 	l.addi r4,r4,1
    a16c:	8c 63 00 00 	l.lbz r3,0(r3)
    a170:	8d 64 00 00 	l.lbz r11,0(r4)
    a174:	e1 63 58 02 	l.sub r11,r3,r11
    a178:	9c 21 00 08 	l.addi r1,r1,8
    a17c:	84 21 ff f8 	l.lwz r1,-8(r1)
    a180:	44 00 48 00 	l.jr r9
    a184:	84 41 ff fc 	l.lwz r2,-4(r1)
    a188:	9c 21 00 08 	l.addi r1,r1,8
    a18c:	9d 60 00 00 	l.addi r11,r0,0
    a190:	84 21 ff f8 	l.lwz r1,-8(r1)
    a194:	44 00 48 00 	l.jr r9
    a198:	84 41 ff fc 	l.lwz r2,-4(r1)

0000a19c <strlen>:
    a19c:	a4 83 00 03 	l.andi r4,r3,0x3
    a1a0:	d7 e1 0f f8 	l.sw -8(r1),r1
    a1a4:	d7 e1 17 fc 	l.sw -4(r1),r2
    a1a8:	bc 04 00 00 	l.sfeqi r4,0
    a1ac:	10 00 00 3a 	l.bf a294 <strlen+0xf8>
    a1b0:	9c 21 ff f8 	l.addi r1,r1,-8
    a1b4:	90 a3 00 00 	l.lbs r5,0(r3)
    a1b8:	bc 05 00 00 	l.sfeqi r5,0
    a1bc:	10 00 00 38 	l.bf a29c <strlen+0x100>
    a1c0:	a8 83 00 00 	l.ori r4,r3,0x0
    a1c4:	00 00 00 07 	l.j a1e0 <strlen+0x44>
    a1c8:	9c 84 00 01 	l.addi r4,r4,1
    a1cc:	90 a4 00 00 	l.lbs r5,0(r4)
    a1d0:	bc 25 00 00 	l.sfnei r5,0
    a1d4:	0c 00 00 2c 	l.bnf a284 <strlen+0xe8>
    a1d8:	e1 64 18 02 	l.sub r11,r4,r3
    a1dc:	9c 84 00 01 	l.addi r4,r4,1
    a1e0:	a4 a4 00 03 	l.andi r5,r4,0x3
    a1e4:	bc 25 00 00 	l.sfnei r5,0
    a1e8:	13 ff ff f9 	l.bf a1cc <strlen+0x30>
    a1ec:	15 00 00 00 	l.nop 0x0
    a1f0:	18 40 fe fe 	l.movhi r2,0xfefe
    a1f4:	84 a4 00 00 	l.lwz r5,0(r4)
    a1f8:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    a1fc:	e0 c5 10 00 	l.add r6,r5,r2
    a200:	ac a5 ff ff 	l.xori r5,r5,-1
    a204:	18 40 80 80 	l.movhi r2,0x8080
    a208:	e0 a6 28 03 	l.and r5,r6,r5
    a20c:	a8 42 80 80 	l.ori r2,r2,0x8080
    a210:	e0 a5 10 03 	l.and r5,r5,r2
    a214:	bc 25 00 00 	l.sfnei r5,0
    a218:	10 00 00 10 	l.bf a258 <strlen+0xbc>
    a21c:	15 00 00 00 	l.nop 0x0
    a220:	9c 84 00 04 	l.addi r4,r4,4
    a224:	18 40 fe fe 	l.movhi r2,0xfefe
    a228:	84 a4 00 00 	l.lwz r5,0(r4)
    a22c:	a8 42 fe ff 	l.ori r2,r2,0xfeff
    a230:	e0 c5 10 00 	l.add r6,r5,r2
    a234:	ac a5 ff ff 	l.xori r5,r5,-1
    a238:	18 40 80 80 	l.movhi r2,0x8080
    a23c:	e0 a6 28 03 	l.and r5,r6,r5
    a240:	a8 42 80 80 	l.ori r2,r2,0x8080
    a244:	e0 a5 10 03 	l.and r5,r5,r2
    a248:	bc 05 00 00 	l.sfeqi r5,0
    a24c:	13 ff ff f6 	l.bf a224 <strlen+0x88>
    a250:	9c 84 00 04 	l.addi r4,r4,4
    a254:	9c 84 ff fc 	l.addi r4,r4,-4
    a258:	90 a4 00 00 	l.lbs r5,0(r4)
    a25c:	bc 05 00 00 	l.sfeqi r5,0
    a260:	10 00 00 09 	l.bf a284 <strlen+0xe8>
    a264:	e1 64 18 02 	l.sub r11,r4,r3
    a268:	9c 84 00 01 	l.addi r4,r4,1
    a26c:	90 a4 00 00 	l.lbs r5,0(r4)
    a270:	bc 25 00 00 	l.sfnei r5,0
    a274:	13 ff ff fe 	l.bf a26c <strlen+0xd0>
    a278:	9c 84 00 01 	l.addi r4,r4,1
    a27c:	9c 84 ff ff 	l.addi r4,r4,-1
    a280:	e1 64 18 02 	l.sub r11,r4,r3
    a284:	9c 21 00 08 	l.addi r1,r1,8
    a288:	84 21 ff f8 	l.lwz r1,-8(r1)
    a28c:	44 00 48 00 	l.jr r9
    a290:	84 41 ff fc 	l.lwz r2,-4(r1)
    a294:	03 ff ff d7 	l.j a1f0 <strlen+0x54>
    a298:	a8 83 00 00 	l.ori r4,r3,0x0
    a29c:	03 ff ff fa 	l.j a284 <strlen+0xe8>
    a2a0:	a9 65 00 00 	l.ori r11,r5,0x0

0000a2a4 <__swbuf_r>:
    a2a4:	d7 e1 17 f0 	l.sw -16(r1),r2
    a2a8:	d7 e1 77 f4 	l.sw -12(r1),r14
    a2ac:	d7 e1 97 f8 	l.sw -8(r1),r18
    a2b0:	d7 e1 4f fc 	l.sw -4(r1),r9
    a2b4:	d7 e1 0f ec 	l.sw -20(r1),r1
    a2b8:	bc 03 00 00 	l.sfeqi r3,0
    a2bc:	9c 21 ff ec 	l.addi r1,r1,-20
    a2c0:	aa 43 00 00 	l.ori r18,r3,0x0
    a2c4:	a9 c4 00 00 	l.ori r14,r4,0x0
    a2c8:	10 00 00 06 	l.bf a2e0 <__swbuf_r+0x3c>
    a2cc:	a8 45 00 00 	l.ori r2,r5,0x0
    a2d0:	84 83 00 38 	l.lwz r4,56(r3)
    a2d4:	bc 24 00 00 	l.sfnei r4,0
    a2d8:	0c 00 00 56 	l.bnf a430 <__swbuf_r+0x18c>
    a2dc:	15 00 00 00 	l.nop 0x0
    a2e0:	98 e2 00 0c 	l.lhs r7,12(r2)
    a2e4:	a4 c7 ff ff 	l.andi r6,r7,0xffff
    a2e8:	84 a2 00 18 	l.lwz r5,24(r2)
    a2ec:	a4 66 00 08 	l.andi r3,r6,0x8
    a2f0:	bc 03 00 00 	l.sfeqi r3,0
    a2f4:	10 00 00 45 	l.bf a408 <__swbuf_r+0x164>
    a2f8:	d4 02 28 08 	l.sw 8(r2),r5
    a2fc:	84 a2 00 10 	l.lwz r5,16(r2)
    a300:	bc 25 00 00 	l.sfnei r5,0
    a304:	0c 00 00 42 	l.bnf a40c <__swbuf_r+0x168>
    a308:	a8 72 00 00 	l.ori r3,r18,0x0
    a30c:	a4 c6 20 00 	l.andi r6,r6,0x2000
    a310:	bc 26 00 00 	l.sfnei r6,0
    a314:	0c 00 00 22 	l.bnf a39c <__swbuf_r+0xf8>
    a318:	a5 ce 00 ff 	l.andi r14,r14,0xff
    a31c:	84 62 00 00 	l.lwz r3,0(r2)
    a320:	84 82 00 14 	l.lwz r4,20(r2)
    a324:	e0 a3 28 02 	l.sub r5,r3,r5
    a328:	e5 65 20 00 	l.sfges r5,r4
    a32c:	10 00 00 27 	l.bf a3c8 <__swbuf_r+0x124>
    a330:	15 00 00 00 	l.nop 0x0
    a334:	9c a5 00 01 	l.addi r5,r5,1
    a338:	84 82 00 08 	l.lwz r4,8(r2)
    a33c:	9c c3 00 01 	l.addi r6,r3,1
    a340:	9c 84 ff ff 	l.addi r4,r4,-1
    a344:	d4 02 30 00 	l.sw 0(r2),r6
    a348:	d4 02 20 08 	l.sw 8(r2),r4
    a34c:	d8 03 70 00 	l.sb 0(r3),r14
    a350:	84 62 00 14 	l.lwz r3,20(r2)
    a354:	e4 03 28 00 	l.sfeq r3,r5
    a358:	10 00 00 24 	l.bf a3e8 <__swbuf_r+0x144>
    a35c:	bc 2e 00 0a 	l.sfnei r14,10
    a360:	10 00 00 08 	l.bf a380 <__swbuf_r+0xdc>
    a364:	a9 6e 00 00 	l.ori r11,r14,0x0
    a368:	94 62 00 0c 	l.lhz r3,12(r2)
    a36c:	a4 63 00 01 	l.andi r3,r3,0x1
    a370:	bc 03 00 00 	l.sfeqi r3,0
    a374:	0c 00 00 1e 	l.bnf a3ec <__swbuf_r+0x148>
    a378:	a8 72 00 00 	l.ori r3,r18,0x0
    a37c:	a9 6e 00 00 	l.ori r11,r14,0x0
    a380:	9c 21 00 14 	l.addi r1,r1,20
    a384:	85 21 ff fc 	l.lwz r9,-4(r1)
    a388:	84 21 ff ec 	l.lwz r1,-20(r1)
    a38c:	84 41 ff f0 	l.lwz r2,-16(r1)
    a390:	85 c1 ff f4 	l.lwz r14,-12(r1)
    a394:	44 00 48 00 	l.jr r9
    a398:	86 41 ff f8 	l.lwz r18,-8(r1)
    a39c:	84 62 00 64 	l.lwz r3,100(r2)
    a3a0:	9c 80 df ff 	l.addi r4,r0,-8193
    a3a4:	a8 e7 20 00 	l.ori r7,r7,0x2000
    a3a8:	e0 63 20 03 	l.and r3,r3,r4
    a3ac:	84 82 00 14 	l.lwz r4,20(r2)
    a3b0:	d4 02 18 64 	l.sw 100(r2),r3
    a3b4:	84 62 00 00 	l.lwz r3,0(r2)
    a3b8:	e0 a3 28 02 	l.sub r5,r3,r5
    a3bc:	e5 65 20 00 	l.sfges r5,r4
    a3c0:	0f ff ff dd 	l.bnf a334 <__swbuf_r+0x90>
    a3c4:	dc 02 38 0c 	l.sh 12(r2),r7
    a3c8:	a8 72 00 00 	l.ori r3,r18,0x0
    a3cc:	07 ff f3 78 	l.jal 71ac <_fflush_r>
    a3d0:	a8 82 00 00 	l.ori r4,r2,0x0
    a3d4:	bc 2b 00 00 	l.sfnei r11,0
    a3d8:	10 00 00 0a 	l.bf a400 <__swbuf_r+0x15c>
    a3dc:	9c a0 00 01 	l.addi r5,r0,1
    a3e0:	03 ff ff d6 	l.j a338 <__swbuf_r+0x94>
    a3e4:	84 62 00 00 	l.lwz r3,0(r2)
    a3e8:	a8 72 00 00 	l.ori r3,r18,0x0
    a3ec:	07 ff f3 70 	l.jal 71ac <_fflush_r>
    a3f0:	a8 82 00 00 	l.ori r4,r2,0x0
    a3f4:	bc 2b 00 00 	l.sfnei r11,0
    a3f8:	0f ff ff e1 	l.bnf a37c <__swbuf_r+0xd8>
    a3fc:	15 00 00 00 	l.nop 0x0
    a400:	03 ff ff e0 	l.j a380 <__swbuf_r+0xdc>
    a404:	9d 60 ff ff 	l.addi r11,r0,-1
    a408:	a8 72 00 00 	l.ori r3,r18,0x0
    a40c:	07 ff f1 b9 	l.jal 6af0 <__swsetup_r>
    a410:	a8 82 00 00 	l.ori r4,r2,0x0
    a414:	bc 0b 00 00 	l.sfeqi r11,0
    a418:	0f ff ff da 	l.bnf a380 <__swbuf_r+0xdc>
    a41c:	9d 60 ff ff 	l.addi r11,r0,-1
    a420:	98 e2 00 0c 	l.lhs r7,12(r2)
    a424:	84 a2 00 10 	l.lwz r5,16(r2)
    a428:	03 ff ff b9 	l.j a30c <__swbuf_r+0x68>
    a42c:	a4 c7 ff ff 	l.andi r6,r7,0xffff
    a430:	07 ff f4 96 	l.jal 7688 <__sinit>
    a434:	15 00 00 00 	l.nop 0x0
    a438:	03 ff ff ab 	l.j a2e4 <__swbuf_r+0x40>
    a43c:	98 e2 00 0c 	l.lhs r7,12(r2)

0000a440 <__swbuf>:
    a440:	d7 e1 4f fc 	l.sw -4(r1),r9
    a444:	d7 e1 17 f4 	l.sw -12(r1),r2
    a448:	d7 e1 77 f8 	l.sw -8(r1),r14
    a44c:	d7 e1 0f f0 	l.sw -16(r1),r1
    a450:	9c 21 ff f0 	l.addi r1,r1,-16
    a454:	a9 c3 00 00 	l.ori r14,r3,0x0
    a458:	07 ff ea 51 	l.jal 4d9c <__getreent>
    a45c:	a8 44 00 00 	l.ori r2,r4,0x0
    a460:	a8 8e 00 00 	l.ori r4,r14,0x0
    a464:	a8 a2 00 00 	l.ori r5,r2,0x0
    a468:	07 ff ff 8f 	l.jal a2a4 <__swbuf_r>
    a46c:	a8 6b 00 00 	l.ori r3,r11,0x0
    a470:	9c 21 00 10 	l.addi r1,r1,16
    a474:	85 21 ff fc 	l.lwz r9,-4(r1)
    a478:	84 21 ff f0 	l.lwz r1,-16(r1)
    a47c:	84 41 ff f4 	l.lwz r2,-12(r1)
    a480:	44 00 48 00 	l.jr r9
    a484:	85 c1 ff f8 	l.lwz r14,-8(r1)

0000a488 <_wcrtomb_r>:
    a488:	d7 e1 17 e8 	l.sw -24(r1),r2
    a48c:	d7 e1 77 ec 	l.sw -20(r1),r14
    a490:	d7 e1 97 f0 	l.sw -16(r1),r18
    a494:	d7 e1 a7 f4 	l.sw -12(r1),r20
    a498:	d7 e1 4f fc 	l.sw -4(r1),r9
    a49c:	d7 e1 0f e4 	l.sw -28(r1),r1
    a4a0:	d7 e1 b7 f8 	l.sw -8(r1),r22
    a4a4:	a9 c3 00 00 	l.ori r14,r3,0x0
    a4a8:	bc 24 00 00 	l.sfnei r4,0
    a4ac:	18 60 00 00 	l.movhi r3,0x0
    a4b0:	9c 21 ff d8 	l.addi r1,r1,-40
    a4b4:	a8 44 00 00 	l.ori r2,r4,0x0
    a4b8:	a8 63 c2 24 	l.ori r3,r3,0xc224
    a4bc:	aa 85 00 00 	l.ori r20,r5,0x0
    a4c0:	0c 00 00 19 	l.bnf a524 <_wcrtomb_r+0x9c>
    a4c4:	aa 46 00 00 	l.ori r18,r6,0x0
    a4c8:	07 ff f8 4c 	l.jal 85f8 <__locale_charset>
    a4cc:	86 c3 00 00 	l.lwz r22,0(r3)
    a4d0:	a8 6e 00 00 	l.ori r3,r14,0x0
    a4d4:	a8 82 00 00 	l.ori r4,r2,0x0
    a4d8:	a8 b4 00 00 	l.ori r5,r20,0x0
    a4dc:	a8 cb 00 00 	l.ori r6,r11,0x0
    a4e0:	48 00 b0 00 	l.jalr r22
    a4e4:	a8 f2 00 00 	l.ori r7,r18,0x0
    a4e8:	bc 2b ff ff 	l.sfnei r11,-1
    a4ec:	10 00 00 05 	l.bf a500 <_wcrtomb_r+0x78>
    a4f0:	9c 40 00 00 	l.addi r2,r0,0
    a4f4:	d4 12 10 00 	l.sw 0(r18),r2
    a4f8:	9c 40 00 8a 	l.addi r2,r0,138
    a4fc:	d4 0e 10 00 	l.sw 0(r14),r2
    a500:	9c 21 00 28 	l.addi r1,r1,40
    a504:	85 21 ff fc 	l.lwz r9,-4(r1)
    a508:	84 21 ff e4 	l.lwz r1,-28(r1)
    a50c:	84 41 ff e8 	l.lwz r2,-24(r1)
    a510:	85 c1 ff ec 	l.lwz r14,-20(r1)
    a514:	86 41 ff f0 	l.lwz r18,-16(r1)
    a518:	86 81 ff f4 	l.lwz r20,-12(r1)
    a51c:	44 00 48 00 	l.jr r9
    a520:	86 c1 ff f8 	l.lwz r22,-8(r1)
    a524:	07 ff f8 35 	l.jal 85f8 <__locale_charset>
    a528:	86 83 00 00 	l.lwz r20,0(r3)
    a52c:	a8 6e 00 00 	l.ori r3,r14,0x0
    a530:	a8 81 00 00 	l.ori r4,r1,0x0
    a534:	a8 a2 00 00 	l.ori r5,r2,0x0
    a538:	a8 cb 00 00 	l.ori r6,r11,0x0
    a53c:	48 00 a0 00 	l.jalr r20
    a540:	a8 f2 00 00 	l.ori r7,r18,0x0
    a544:	03 ff ff ea 	l.j a4ec <_wcrtomb_r+0x64>
    a548:	bc 2b ff ff 	l.sfnei r11,-1

0000a54c <wcrtomb>:
    a54c:	d7 e1 17 e8 	l.sw -24(r1),r2
    a550:	d7 e1 77 ec 	l.sw -20(r1),r14
    a554:	d7 e1 97 f0 	l.sw -16(r1),r18
    a558:	d7 e1 a7 f4 	l.sw -12(r1),r20
    a55c:	d7 e1 4f fc 	l.sw -4(r1),r9
    a560:	d7 e1 0f e4 	l.sw -28(r1),r1
    a564:	d7 e1 b7 f8 	l.sw -8(r1),r22
    a568:	9c 21 ff d8 	l.addi r1,r1,-40
    a56c:	a8 43 00 00 	l.ori r2,r3,0x0
    a570:	aa 84 00 00 	l.ori r20,r4,0x0
    a574:	07 ff ea 0a 	l.jal 4d9c <__getreent>
    a578:	aa 45 00 00 	l.ori r18,r5,0x0
    a57c:	18 60 00 00 	l.movhi r3,0x0
    a580:	bc 22 00 00 	l.sfnei r2,0
    a584:	a9 cb 00 00 	l.ori r14,r11,0x0
    a588:	0c 00 00 19 	l.bnf a5ec <wcrtomb+0xa0>
    a58c:	a8 63 c2 24 	l.ori r3,r3,0xc224
    a590:	07 ff f8 1a 	l.jal 85f8 <__locale_charset>
    a594:	86 c3 00 00 	l.lwz r22,0(r3)
    a598:	a8 6e 00 00 	l.ori r3,r14,0x0
    a59c:	a8 82 00 00 	l.ori r4,r2,0x0
    a5a0:	a8 b4 00 00 	l.ori r5,r20,0x0
    a5a4:	a8 cb 00 00 	l.ori r6,r11,0x0
    a5a8:	48 00 b0 00 	l.jalr r22
    a5ac:	a8 f2 00 00 	l.ori r7,r18,0x0
    a5b0:	bc 2b ff ff 	l.sfnei r11,-1
    a5b4:	10 00 00 05 	l.bf a5c8 <wcrtomb+0x7c>
    a5b8:	9c 40 00 00 	l.addi r2,r0,0
    a5bc:	d4 12 10 00 	l.sw 0(r18),r2
    a5c0:	9c 40 00 8a 	l.addi r2,r0,138
    a5c4:	d4 0e 10 00 	l.sw 0(r14),r2
    a5c8:	9c 21 00 28 	l.addi r1,r1,40
    a5cc:	85 21 ff fc 	l.lwz r9,-4(r1)
    a5d0:	84 21 ff e4 	l.lwz r1,-28(r1)
    a5d4:	84 41 ff e8 	l.lwz r2,-24(r1)
    a5d8:	85 c1 ff ec 	l.lwz r14,-20(r1)
    a5dc:	86 41 ff f0 	l.lwz r18,-16(r1)
    a5e0:	86 81 ff f4 	l.lwz r20,-12(r1)
    a5e4:	44 00 48 00 	l.jr r9
    a5e8:	86 c1 ff f8 	l.lwz r22,-8(r1)
    a5ec:	07 ff f8 03 	l.jal 85f8 <__locale_charset>
    a5f0:	86 83 00 00 	l.lwz r20,0(r3)
    a5f4:	a8 6e 00 00 	l.ori r3,r14,0x0
    a5f8:	a8 81 00 00 	l.ori r4,r1,0x0
    a5fc:	a8 a2 00 00 	l.ori r5,r2,0x0
    a600:	a8 cb 00 00 	l.ori r6,r11,0x0
    a604:	48 00 a0 00 	l.jalr r20
    a608:	a8 f2 00 00 	l.ori r7,r18,0x0
    a60c:	03 ff ff ea 	l.j a5b4 <wcrtomb+0x68>
    a610:	bc 2b ff ff 	l.sfnei r11,-1

0000a614 <__ascii_wctomb>:
    a614:	d7 e1 0f fc 	l.sw -4(r1),r1
    a618:	bc 04 00 00 	l.sfeqi r4,0
    a61c:	10 00 00 0a 	l.bf a644 <__ascii_wctomb+0x30>
    a620:	9c 21 ff fc 	l.addi r1,r1,-4
    a624:	bc a5 00 ff 	l.sfleui r5,255
    a628:	0c 00 00 0b 	l.bnf a654 <__ascii_wctomb+0x40>
    a62c:	9d 60 ff ff 	l.addi r11,r0,-1
    a630:	d8 04 28 00 	l.sb 0(r4),r5
    a634:	9d 60 00 01 	l.addi r11,r0,1
    a638:	9c 21 00 04 	l.addi r1,r1,4
    a63c:	44 00 48 00 	l.jr r9
    a640:	84 21 ff fc 	l.lwz r1,-4(r1)
    a644:	9c 21 00 04 	l.addi r1,r1,4
    a648:	a9 64 00 00 	l.ori r11,r4,0x0
    a64c:	44 00 48 00 	l.jr r9
    a650:	84 21 ff fc 	l.lwz r1,-4(r1)
    a654:	9c 80 00 8a 	l.addi r4,r0,138
    a658:	03 ff ff f8 	l.j a638 <__ascii_wctomb+0x24>
    a65c:	d4 03 20 00 	l.sw 0(r3),r4

0000a660 <_wctomb_r>:
    a660:	d7 e1 17 e8 	l.sw -24(r1),r2
    a664:	18 40 00 00 	l.movhi r2,0x0
    a668:	d7 e1 4f fc 	l.sw -4(r1),r9
    a66c:	d7 e1 77 ec 	l.sw -20(r1),r14
    a670:	d7 e1 97 f0 	l.sw -16(r1),r18
    a674:	d7 e1 a7 f4 	l.sw -12(r1),r20
    a678:	d7 e1 b7 f8 	l.sw -8(r1),r22
    a67c:	d7 e1 0f e4 	l.sw -28(r1),r1
    a680:	a8 42 c2 24 	l.ori r2,r2,0xc224
    a684:	9c 21 ff e4 	l.addi r1,r1,-28
    a688:	a9 c6 00 00 	l.ori r14,r6,0x0
    a68c:	aa c3 00 00 	l.ori r22,r3,0x0
    a690:	aa 84 00 00 	l.ori r20,r4,0x0
    a694:	aa 45 00 00 	l.ori r18,r5,0x0
    a698:	07 ff f7 d8 	l.jal 85f8 <__locale_charset>
    a69c:	84 42 00 00 	l.lwz r2,0(r2)
    a6a0:	a8 76 00 00 	l.ori r3,r22,0x0
    a6a4:	a8 94 00 00 	l.ori r4,r20,0x0
    a6a8:	a8 b2 00 00 	l.ori r5,r18,0x0
    a6ac:	a8 ee 00 00 	l.ori r7,r14,0x0
    a6b0:	48 00 10 00 	l.jalr r2
    a6b4:	a8 cb 00 00 	l.ori r6,r11,0x0
    a6b8:	9c 21 00 1c 	l.addi r1,r1,28
    a6bc:	85 21 ff fc 	l.lwz r9,-4(r1)
    a6c0:	84 21 ff e4 	l.lwz r1,-28(r1)
    a6c4:	84 41 ff e8 	l.lwz r2,-24(r1)
    a6c8:	85 c1 ff ec 	l.lwz r14,-20(r1)
    a6cc:	86 41 ff f0 	l.lwz r18,-16(r1)
    a6d0:	86 81 ff f4 	l.lwz r20,-12(r1)
    a6d4:	44 00 48 00 	l.jr r9
    a6d8:	86 c1 ff f8 	l.lwz r22,-8(r1)

0000a6dc <_fclose_r>:
    a6dc:	d7 e1 77 f4 	l.sw -12(r1),r14
    a6e0:	d7 e1 4f fc 	l.sw -4(r1),r9
    a6e4:	d7 e1 0f ec 	l.sw -20(r1),r1
    a6e8:	d7 e1 17 f0 	l.sw -16(r1),r2
    a6ec:	d7 e1 97 f8 	l.sw -8(r1),r18
    a6f0:	bc 24 00 00 	l.sfnei r4,0
    a6f4:	9c 21 ff ec 	l.addi r1,r1,-20
    a6f8:	0c 00 00 0d 	l.bnf a72c <_fclose_r+0x50>
    a6fc:	a9 c3 00 00 	l.ori r14,r3,0x0
    a700:	bc 03 00 00 	l.sfeqi r3,0
    a704:	10 00 00 06 	l.bf a71c <_fclose_r+0x40>
    a708:	a8 44 00 00 	l.ori r2,r4,0x0
    a70c:	84 83 00 38 	l.lwz r4,56(r3)
    a710:	bc 24 00 00 	l.sfnei r4,0
    a714:	0c 00 00 3f 	l.bnf a810 <_fclose_r+0x134>
    a718:	15 00 00 00 	l.nop 0x0
    a71c:	98 62 00 0c 	l.lhs r3,12(r2)
    a720:	bc 03 00 00 	l.sfeqi r3,0
    a724:	0c 00 00 0a 	l.bnf a74c <_fclose_r+0x70>
    a728:	a8 6e 00 00 	l.ori r3,r14,0x0
    a72c:	9c 21 00 14 	l.addi r1,r1,20
    a730:	9d 60 00 00 	l.addi r11,r0,0
    a734:	85 21 ff fc 	l.lwz r9,-4(r1)
    a738:	84 21 ff ec 	l.lwz r1,-20(r1)
    a73c:	84 41 ff f0 	l.lwz r2,-16(r1)
    a740:	85 c1 ff f4 	l.lwz r14,-12(r1)
    a744:	44 00 48 00 	l.jr r9
    a748:	86 41 ff f8 	l.lwz r18,-8(r1)
    a74c:	07 ff f2 98 	l.jal 71ac <_fflush_r>
    a750:	a8 82 00 00 	l.ori r4,r2,0x0
    a754:	aa 4b 00 00 	l.ori r18,r11,0x0
    a758:	85 62 00 2c 	l.lwz r11,44(r2)
    a75c:	bc 0b 00 00 	l.sfeqi r11,0
    a760:	10 00 00 07 	l.bf a77c <_fclose_r+0xa0>
    a764:	a8 6e 00 00 	l.ori r3,r14,0x0
    a768:	48 00 58 00 	l.jalr r11
    a76c:	84 82 00 1c 	l.lwz r4,28(r2)
    a770:	bd 6b 00 00 	l.sfgesi r11,0
    a774:	0c 00 00 2b 	l.bnf a820 <_fclose_r+0x144>
    a778:	15 00 00 00 	l.nop 0x0
    a77c:	94 62 00 0c 	l.lhz r3,12(r2)
    a780:	a4 63 00 80 	l.andi r3,r3,0x80
    a784:	bc 03 00 00 	l.sfeqi r3,0
    a788:	0c 00 00 28 	l.bnf a828 <_fclose_r+0x14c>
    a78c:	a8 6e 00 00 	l.ori r3,r14,0x0
    a790:	84 82 00 30 	l.lwz r4,48(r2)
    a794:	bc 04 00 00 	l.sfeqi r4,0
    a798:	10 00 00 09 	l.bf a7bc <_fclose_r+0xe0>
    a79c:	9c 62 00 40 	l.addi r3,r2,64
    a7a0:	e4 04 18 00 	l.sfeq r4,r3
    a7a4:	10 00 00 05 	l.bf a7b8 <_fclose_r+0xdc>
    a7a8:	9c 60 00 00 	l.addi r3,r0,0
    a7ac:	07 ff f4 cd 	l.jal 7ae0 <_free_r>
    a7b0:	a8 6e 00 00 	l.ori r3,r14,0x0
    a7b4:	9c 60 00 00 	l.addi r3,r0,0
    a7b8:	d4 02 18 30 	l.sw 48(r2),r3
    a7bc:	84 82 00 44 	l.lwz r4,68(r2)
    a7c0:	bc 04 00 00 	l.sfeqi r4,0
    a7c4:	10 00 00 06 	l.bf a7dc <_fclose_r+0x100>
    a7c8:	15 00 00 00 	l.nop 0x0
    a7cc:	07 ff f4 c5 	l.jal 7ae0 <_free_r>
    a7d0:	a8 6e 00 00 	l.ori r3,r14,0x0
    a7d4:	9c 60 00 00 	l.addi r3,r0,0
    a7d8:	d4 02 18 44 	l.sw 68(r2),r3
    a7dc:	07 ff f3 b7 	l.jal 76b8 <__sfp_lock_acquire>
    a7e0:	15 00 00 00 	l.nop 0x0
    a7e4:	9c 60 00 00 	l.addi r3,r0,0
    a7e8:	07 ff f3 b9 	l.jal 76cc <__sfp_lock_release>
    a7ec:	dc 02 18 0c 	l.sh 12(r2),r3
    a7f0:	9c 21 00 14 	l.addi r1,r1,20
    a7f4:	a9 72 00 00 	l.ori r11,r18,0x0
    a7f8:	85 21 ff fc 	l.lwz r9,-4(r1)
    a7fc:	84 21 ff ec 	l.lwz r1,-20(r1)
    a800:	84 41 ff f0 	l.lwz r2,-16(r1)
    a804:	85 c1 ff f4 	l.lwz r14,-12(r1)
    a808:	44 00 48 00 	l.jr r9
    a80c:	86 41 ff f8 	l.lwz r18,-8(r1)
    a810:	07 ff f3 9e 	l.jal 7688 <__sinit>
    a814:	15 00 00 00 	l.nop 0x0
    a818:	03 ff ff c2 	l.j a720 <_fclose_r+0x44>
    a81c:	98 62 00 0c 	l.lhs r3,12(r2)
    a820:	03 ff ff d7 	l.j a77c <_fclose_r+0xa0>
    a824:	9e 40 ff ff 	l.addi r18,r0,-1
    a828:	07 ff f4 ae 	l.jal 7ae0 <_free_r>
    a82c:	84 82 00 10 	l.lwz r4,16(r2)
    a830:	03 ff ff d9 	l.j a794 <_fclose_r+0xb8>
    a834:	84 82 00 30 	l.lwz r4,48(r2)

0000a838 <fclose>:
    a838:	d7 e1 4f fc 	l.sw -4(r1),r9
    a83c:	d7 e1 17 f8 	l.sw -8(r1),r2
    a840:	d7 e1 0f f4 	l.sw -12(r1),r1
    a844:	9c 21 ff f4 	l.addi r1,r1,-12
    a848:	07 ff e9 55 	l.jal 4d9c <__getreent>
    a84c:	a8 43 00 00 	l.ori r2,r3,0x0
    a850:	a8 82 00 00 	l.ori r4,r2,0x0
    a854:	07 ff ff a2 	l.jal a6dc <_fclose_r>
    a858:	a8 6b 00 00 	l.ori r3,r11,0x0
    a85c:	9c 21 00 0c 	l.addi r1,r1,12
    a860:	85 21 ff fc 	l.lwz r9,-4(r1)
    a864:	84 21 ff f4 	l.lwz r1,-12(r1)
    a868:	44 00 48 00 	l.jr r9
    a86c:	84 41 ff f8 	l.lwz r2,-8(r1)

0000a870 <_exit>:
    a870:	d7 e1 0f fc 	l.sw -4(r1),r1
    a874:	9c 21 ff fc 	l.addi r1,r1,-4
    a878:	00 00 00 df 	l.j abf4 <_board_exit>
    a87c:	15 00 00 00 	l.nop 0x0

0000a880 <_close_r>:
    a880:	d7 e1 0f fc 	l.sw -4(r1),r1
    a884:	9c 21 ff fc 	l.addi r1,r1,-4
    a888:	9c 80 00 09 	l.addi r4,r0,9
    a88c:	9c 21 00 04 	l.addi r1,r1,4
    a890:	9d 60 ff ff 	l.addi r11,r0,-1
    a894:	d4 03 20 00 	l.sw 0(r3),r4
    a898:	44 00 48 00 	l.jr r9
    a89c:	84 21 ff fc 	l.lwz r1,-4(r1)

0000a8a0 <_fstat_r>:
    a8a0:	e0 c0 20 02 	l.sub r6,r0,r4
    a8a4:	d7 e1 0f fc 	l.sw -4(r1),r1
    a8a8:	e0 c6 20 04 	l.or r6,r6,r4
    a8ac:	bd 86 00 00 	l.sfltsi r6,0
    a8b0:	10 00 00 10 	l.bf a8f0 <_fstat_r+0x50>
    a8b4:	9c 21 ff fc 	l.addi r1,r1,-4
    a8b8:	18 c0 00 00 	l.movhi r6,0x0
    a8bc:	a8 c6 ad c4 	l.ori r6,r6,0xadc4
    a8c0:	84 c6 00 00 	l.lwz r6,0(r6)
    a8c4:	e0 e0 30 02 	l.sub r7,r0,r6
    a8c8:	e0 c7 30 04 	l.or r6,r7,r6
    a8cc:	bd 86 00 00 	l.sfltsi r6,0
    a8d0:	0c 00 00 08 	l.bnf a8f0 <_fstat_r+0x50>
    a8d4:	15 00 00 00 	l.nop 0x0
    a8d8:	9c 60 20 00 	l.addi r3,r0,8192
    a8dc:	9d 60 00 00 	l.addi r11,r0,0
    a8e0:	d4 05 18 04 	l.sw 4(r5),r3
    a8e4:	9c 21 00 04 	l.addi r1,r1,4
    a8e8:	44 00 48 00 	l.jr r9
    a8ec:	84 21 ff fc 	l.lwz r1,-4(r1)
    a8f0:	9c 84 ff ff 	l.addi r4,r4,-1
    a8f4:	bc 44 00 01 	l.sfgtui r4,1
    a8f8:	0f ff ff f8 	l.bnf a8d8 <_fstat_r+0x38>
    a8fc:	9d 60 ff ff 	l.addi r11,r0,-1
    a900:	9c 80 00 09 	l.addi r4,r0,9
    a904:	03 ff ff f8 	l.j a8e4 <_fstat_r+0x44>
    a908:	d4 03 20 00 	l.sw 0(r3),r4

0000a90c <_isatty_r>:
    a90c:	e0 a0 20 02 	l.sub r5,r0,r4
    a910:	d7 e1 0f fc 	l.sw -4(r1),r1
    a914:	e0 a5 20 04 	l.or r5,r5,r4
    a918:	bd 85 00 00 	l.sfltsi r5,0
    a91c:	10 00 00 0d 	l.bf a950 <_isatty_r+0x44>
    a920:	9c 21 ff fc 	l.addi r1,r1,-4
    a924:	18 a0 00 00 	l.movhi r5,0x0
    a928:	a8 a5 ad c4 	l.ori r5,r5,0xadc4
    a92c:	84 a5 00 00 	l.lwz r5,0(r5)
    a930:	e0 c0 28 02 	l.sub r6,r0,r5
    a934:	e0 a6 28 04 	l.or r5,r6,r5
    a938:	bd 85 00 00 	l.sfltsi r5,0
    a93c:	0c 00 00 05 	l.bnf a950 <_isatty_r+0x44>
    a940:	9d 60 00 01 	l.addi r11,r0,1
    a944:	9c 21 00 04 	l.addi r1,r1,4
    a948:	44 00 48 00 	l.jr r9
    a94c:	84 21 ff fc 	l.lwz r1,-4(r1)
    a950:	9c 84 ff ff 	l.addi r4,r4,-1
    a954:	9d 60 00 01 	l.addi r11,r0,1
    a958:	e4 a4 58 00 	l.sfleu r4,r11
    a95c:	13 ff ff fa 	l.bf a944 <_isatty_r+0x38>
    a960:	15 00 00 00 	l.nop 0x0
    a964:	9c 80 00 09 	l.addi r4,r0,9
    a968:	9d 60 ff ff 	l.addi r11,r0,-1
    a96c:	03 ff ff f6 	l.j a944 <_isatty_r+0x38>
    a970:	d4 03 20 00 	l.sw 0(r3),r4

0000a974 <_lseek_r>:
    a974:	e0 a0 20 02 	l.sub r5,r0,r4
    a978:	d7 e1 0f fc 	l.sw -4(r1),r1
    a97c:	e0 a5 20 04 	l.or r5,r5,r4
    a980:	bd 85 00 00 	l.sfltsi r5,0
    a984:	10 00 00 0e 	l.bf a9bc <_lseek_r+0x48>
    a988:	9c 21 ff fc 	l.addi r1,r1,-4
    a98c:	18 a0 00 00 	l.movhi r5,0x0
    a990:	9d 60 00 00 	l.addi r11,r0,0
    a994:	a8 a5 ad c4 	l.ori r5,r5,0xadc4
    a998:	84 a5 00 00 	l.lwz r5,0(r5)
    a99c:	e0 c0 28 02 	l.sub r6,r0,r5
    a9a0:	e0 a6 28 04 	l.or r5,r6,r5
    a9a4:	e5 85 58 00 	l.sflts r5,r11
    a9a8:	0c 00 00 05 	l.bnf a9bc <_lseek_r+0x48>
    a9ac:	15 00 00 00 	l.nop 0x0
    a9b0:	9c 21 00 04 	l.addi r1,r1,4
    a9b4:	44 00 48 00 	l.jr r9
    a9b8:	84 21 ff fc 	l.lwz r1,-4(r1)
    a9bc:	9c 84 ff ff 	l.addi r4,r4,-1
    a9c0:	bc a4 00 01 	l.sfleui r4,1
    a9c4:	13 ff ff fb 	l.bf a9b0 <_lseek_r+0x3c>
    a9c8:	9d 60 00 00 	l.addi r11,r0,0
    a9cc:	9c 80 00 09 	l.addi r4,r0,9
    a9d0:	9d 60 ff ff 	l.addi r11,r0,-1
    a9d4:	03 ff ff f7 	l.j a9b0 <_lseek_r+0x3c>
    a9d8:	d4 03 20 00 	l.sw 0(r3),r4

0000a9dc <_read_r>:
    a9dc:	d7 e1 4f fc 	l.sw -4(r1),r9
    a9e0:	d7 e1 0f ec 	l.sw -20(r1),r1
    a9e4:	d7 e1 17 f0 	l.sw -16(r1),r2
    a9e8:	d7 e1 77 f4 	l.sw -12(r1),r14
    a9ec:	d7 e1 97 f8 	l.sw -8(r1),r18
    a9f0:	bc 24 00 00 	l.sfnei r4,0
    a9f4:	10 00 00 2a 	l.bf aa9c <_read_r+0xc0>
    a9f8:	9c 21 ff ec 	l.addi r1,r1,-20
    a9fc:	18 60 00 00 	l.movhi r3,0x0
    aa00:	a8 63 ad c4 	l.ori r3,r3,0xadc4
    aa04:	84 63 00 00 	l.lwz r3,0(r3)
    aa08:	bc 03 00 00 	l.sfeqi r3,0
    aa0c:	10 00 00 15 	l.bf aa60 <_read_r+0x84>
    aa10:	a9 64 00 00 	l.ori r11,r4,0x0
    aa14:	bc 06 00 00 	l.sfeqi r6,0
    aa18:	a9 c6 00 00 	l.ori r14,r6,0x0
    aa1c:	10 00 00 18 	l.bf aa7c <_read_r+0xa0>
    aa20:	aa 45 00 00 	l.ori r18,r5,0x0
    aa24:	00 00 00 06 	l.j aa3c <_read_r+0x60>
    aa28:	a8 44 00 00 	l.ori r2,r4,0x0
    aa2c:	9c 42 00 01 	l.addi r2,r2,1
    aa30:	e4 22 70 00 	l.sfne r2,r14
    aa34:	0c 00 00 12 	l.bnf aa7c <_read_r+0xa0>
    aa38:	15 00 00 00 	l.nop 0x0
    aa3c:	07 ff e0 f3 	l.jal 2e08 <__uart_getc>
    aa40:	15 00 00 00 	l.nop 0x0
    aa44:	b9 6b 00 18 	l.slli r11,r11,0x18
    aa48:	e0 92 10 00 	l.add r4,r18,r2
    aa4c:	b8 6b 00 98 	l.srai r3,r11,0x18
    aa50:	bc 03 00 0a 	l.sfeqi r3,10
    aa54:	0f ff ff f6 	l.bnf aa2c <_read_r+0x50>
    aa58:	d8 04 18 00 	l.sb 0(r4),r3
    aa5c:	a9 62 00 00 	l.ori r11,r2,0x0
    aa60:	9c 21 00 14 	l.addi r1,r1,20
    aa64:	85 21 ff fc 	l.lwz r9,-4(r1)
    aa68:	84 21 ff ec 	l.lwz r1,-20(r1)
    aa6c:	84 41 ff f0 	l.lwz r2,-16(r1)
    aa70:	85 c1 ff f4 	l.lwz r14,-12(r1)
    aa74:	44 00 48 00 	l.jr r9
    aa78:	86 41 ff f8 	l.lwz r18,-8(r1)
    aa7c:	9c 21 00 14 	l.addi r1,r1,20
    aa80:	a9 6e 00 00 	l.ori r11,r14,0x0
    aa84:	85 21 ff fc 	l.lwz r9,-4(r1)
    aa88:	84 21 ff ec 	l.lwz r1,-20(r1)
    aa8c:	84 41 ff f0 	l.lwz r2,-16(r1)
    aa90:	85 c1 ff f4 	l.lwz r14,-12(r1)
    aa94:	44 00 48 00 	l.jr r9
    aa98:	86 41 ff f8 	l.lwz r18,-8(r1)
    aa9c:	9c 40 00 09 	l.addi r2,r0,9
    aaa0:	9d 60 ff ff 	l.addi r11,r0,-1
    aaa4:	03 ff ff ef 	l.j aa60 <_read_r+0x84>
    aaa8:	d4 03 10 00 	l.sw 0(r3),r2

0000aaac <_sbrk_r>:
    aaac:	18 c0 00 00 	l.movhi r6,0x0
    aab0:	18 a0 00 00 	l.movhi r5,0x0
    aab4:	a8 c6 c2 28 	l.ori r6,r6,0xc228
    aab8:	a8 a5 b3 b8 	l.ori r5,r5,0xb3b8
    aabc:	85 66 00 00 	l.lwz r11,0(r6)
    aac0:	84 a5 00 00 	l.lwz r5,0(r5)
    aac4:	e0 8b 20 00 	l.add r4,r11,r4
    aac8:	d7 e1 0f fc 	l.sw -4(r1),r1
    aacc:	e0 a5 20 02 	l.sub r5,r5,r4
    aad0:	bd a5 00 00 	l.sflesi r5,0
    aad4:	10 00 00 06 	l.bf aaec <_sbrk_r+0x40>
    aad8:	9c 21 ff fc 	l.addi r1,r1,-4
    aadc:	d4 06 20 00 	l.sw 0(r6),r4
    aae0:	9c 21 00 04 	l.addi r1,r1,4
    aae4:	44 00 48 00 	l.jr r9
    aae8:	84 21 ff fc 	l.lwz r1,-4(r1)
    aaec:	9c 80 00 0c 	l.addi r4,r0,12
    aaf0:	9c 21 00 04 	l.addi r1,r1,4
    aaf4:	9d 60 ff ff 	l.addi r11,r0,-1
    aaf8:	d4 03 20 00 	l.sw 0(r3),r4
    aafc:	44 00 48 00 	l.jr r9
    ab00:	84 21 ff fc 	l.lwz r1,-4(r1)

0000ab04 <_write_r>:
    ab04:	9c 84 ff ff 	l.addi r4,r4,-1
    ab08:	d7 e1 4f fc 	l.sw -4(r1),r9
    ab0c:	d7 e1 0f e8 	l.sw -24(r1),r1
    ab10:	d7 e1 17 ec 	l.sw -20(r1),r2
    ab14:	d7 e1 77 f0 	l.sw -16(r1),r14
    ab18:	d7 e1 97 f4 	l.sw -12(r1),r18
    ab1c:	d7 e1 a7 f8 	l.sw -8(r1),r20
    ab20:	bc 44 00 01 	l.sfgtui r4,1
    ab24:	10 00 00 23 	l.bf abb0 <_write_r+0xac>
    ab28:	9c 21 ff e8 	l.addi r1,r1,-24
    ab2c:	bc 26 00 00 	l.sfnei r6,0
    ab30:	0c 00 00 17 	l.bnf ab8c <_write_r+0x88>
    ab34:	aa 86 00 00 	l.ori r20,r6,0x0
    ab38:	1a 40 00 00 	l.movhi r18,0x0
    ab3c:	a8 45 00 00 	l.ori r2,r5,0x0
    ab40:	aa 52 ad c4 	l.ori r18,r18,0xadc4
    ab44:	00 00 00 07 	l.j ab60 <_write_r+0x5c>
    ab48:	e1 c5 30 00 	l.add r14,r5,r6
    ab4c:	15 00 00 04 	l.nop 0x4
    ab50:	9c 42 00 01 	l.addi r2,r2,1
    ab54:	e4 22 70 00 	l.sfne r2,r14
    ab58:	0c 00 00 0d 	l.bnf ab8c <_write_r+0x88>
    ab5c:	15 00 00 00 	l.nop 0x0
    ab60:	84 72 00 00 	l.lwz r3,0(r18)
    ab64:	90 82 00 00 	l.lbs r4,0(r2)
    ab68:	bc 03 00 00 	l.sfeqi r3,0
    ab6c:	13 ff ff f8 	l.bf ab4c <_write_r+0x48>
    ab70:	a8 64 00 00 	l.ori r3,r4,0x0
    ab74:	a8 64 00 00 	l.ori r3,r4,0x0
    ab78:	07 ff e0 83 	l.jal 2d84 <__uart_putc>
    ab7c:	9c 42 00 01 	l.addi r2,r2,1
    ab80:	e4 22 70 00 	l.sfne r2,r14
    ab84:	13 ff ff f7 	l.bf ab60 <_write_r+0x5c>
    ab88:	15 00 00 00 	l.nop 0x0
    ab8c:	9c 21 00 18 	l.addi r1,r1,24
    ab90:	a9 74 00 00 	l.ori r11,r20,0x0
    ab94:	85 21 ff fc 	l.lwz r9,-4(r1)
    ab98:	84 21 ff e8 	l.lwz r1,-24(r1)
    ab9c:	84 41 ff ec 	l.lwz r2,-20(r1)
    aba0:	85 c1 ff f0 	l.lwz r14,-16(r1)
    aba4:	86 41 ff f4 	l.lwz r18,-12(r1)
    aba8:	44 00 48 00 	l.jr r9
    abac:	86 81 ff f8 	l.lwz r20,-8(r1)
    abb0:	9c 40 00 09 	l.addi r2,r0,9
    abb4:	9d 60 ff ff 	l.addi r11,r0,-1
    abb8:	d4 03 10 00 	l.sw 0(r3),r2
    abbc:	9c 21 00 18 	l.addi r1,r1,24
    abc0:	85 21 ff fc 	l.lwz r9,-4(r1)
    abc4:	84 21 ff e8 	l.lwz r1,-24(r1)
    abc8:	84 41 ff ec 	l.lwz r2,-20(r1)
    abcc:	85 c1 ff f0 	l.lwz r14,-16(r1)
    abd0:	86 41 ff f4 	l.lwz r18,-12(r1)
    abd4:	44 00 48 00 	l.jr r9
    abd8:	86 81 ff f8 	l.lwz r20,-8(r1)
    abdc:	00 00 00 00 	l.j abdc <_write_r+0xd8>
    abe0:	00 80 00 00 	l.j 200abe0 <_end+0x1f87034>
    abe4:	05 f5 e1 00 	l.jal 7d82fe4 <_end+0x7cff438>
    abe8:	00 00 00 00 	l.j abe8 <_write_r+0xe4>
    abec:	00 01 c2 00 	l.j 7b3ec <__TMC_END__+0x6f1c0>
    abf0:	00 00 00 0d 	l.j ac24 <__udivsi3+0x14>

0000abf4 <_board_exit>:
    abf4:	15 00 00 0c 	l.nop 0xc
    abf8:	03 ff ff ff 	l.j abf4 <_board_exit>
    abfc:	15 00 00 00 	l.nop 0x0
    ac00:	44 00 48 00 	l.jr r9
    ac04:	15 00 00 00 	l.nop 0x0

0000ac08 <_board_init>:
    ac08:	44 00 48 00 	l.jr r9
    ac0c:	15 00 00 00 	l.nop 0x0

0000ac10 <__udivsi3>:
    ac10:	9c 21 ff fc 	l.addi r1,r1,-4
    ac14:	d4 01 48 00 	l.sw 0(r1),r9
    ac18:	9d 60 00 00 	l.addi r11,r0,0
    ac1c:	9d 04 00 00 	l.addi r8,r4,0
    ac20:	9c a3 00 00 	l.addi r5,r3,0
    ac24:	e4 28 58 00 	l.sfne r8,r11
    ac28:	0c 00 00 36 	l.bnf ad00 <__udivsi3+0xf0>
    ac2c:	9c e0 00 00 	l.addi r7,r0,0
    ac30:	e4 48 28 00 	l.sfgtu r8,r5
    ac34:	10 00 00 32 	l.bf acfc <__udivsi3+0xec>
    ac38:	e4 08 28 00 	l.sfeq r8,r5
    ac3c:	10 00 00 2e 	l.bf acf4 <__udivsi3+0xe4>
    ac40:	e4 8b 40 00 	l.sfltu r11,r8
    ac44:	0c 00 00 0d 	l.bnf ac78 <__udivsi3+0x68>
    ac48:	9d a0 00 20 	l.addi r13,r0,32
    ac4c:	19 20 80 00 	l.movhi r9,0x8000
    ac50:	9c c0 ff ff 	l.addi r6,r0,-1
    ac54:	e0 65 48 03 	l.and r3,r5,r9
    ac58:	b8 87 00 01 	l.slli r4,r7,0x1
    ac5c:	9d e5 00 00 	l.addi r15,r5,0
    ac60:	b8 63 00 5f 	l.srli r3,r3,0x1f
    ac64:	e1 ad 30 00 	l.add r13,r13,r6
    ac68:	e0 e4 18 04 	l.or r7,r4,r3
    ac6c:	e4 87 40 00 	l.sfltu r7,r8
    ac70:	13 ff ff f9 	l.bf ac54 <__udivsi3+0x44>
    ac74:	b8 a5 00 01 	l.slli r5,r5,0x1
    ac78:	b8 e7 00 41 	l.srli r7,r7,0x1
    ac7c:	9d ad 00 01 	l.addi r13,r13,1
    ac80:	9d 20 00 00 	l.addi r9,r0,0
    ac84:	e4 89 68 00 	l.sfltu r9,r13
    ac88:	0c 00 00 1e 	l.bnf ad00 <__udivsi3+0xf0>
    ac8c:	9c af 00 00 	l.addi r5,r15,0
    ac90:	19 e0 80 00 	l.movhi r15,0x8000
    ac94:	9e 20 00 00 	l.addi r17,r0,0
    ac98:	e0 65 78 03 	l.and r3,r5,r15
    ac9c:	b8 87 00 01 	l.slli r4,r7,0x1
    aca0:	b8 63 00 5f 	l.srli r3,r3,0x1f
    aca4:	e0 e4 18 04 	l.or r7,r4,r3
    aca8:	e0 c7 40 02 	l.sub r6,r7,r8
    acac:	e0 66 78 03 	l.and r3,r6,r15
    acb0:	b8 63 00 5f 	l.srli r3,r3,0x1f
    acb4:	9c 80 00 00 	l.addi r4,r0,0
    acb8:	e4 23 20 00 	l.sfne r3,r4
    acbc:	10 00 00 03 	l.bf acc8 <__udivsi3+0xb8>
    acc0:	b8 6b 00 01 	l.slli r3,r11,0x1
    acc4:	9c 80 00 01 	l.addi r4,r0,1
    acc8:	b8 a5 00 01 	l.slli r5,r5,0x1
    accc:	e4 24 88 00 	l.sfne r4,r17
    acd0:	0c 00 00 03 	l.bnf acdc <__udivsi3+0xcc>
    acd4:	e1 63 20 04 	l.or r11,r3,r4
    acd8:	9c e6 00 00 	l.addi r7,r6,0
    acdc:	9d 29 00 01 	l.addi r9,r9,1
    ace0:	e4 89 68 00 	l.sfltu r9,r13
    ace4:	13 ff ff ed 	l.bf ac98 <__udivsi3+0x88>
    ace8:	15 00 00 00 	l.nop 0x0
    acec:	00 00 00 05 	l.j ad00 <__udivsi3+0xf0>
    acf0:	15 00 00 00 	l.nop 0x0
    acf4:	00 00 00 03 	l.j ad00 <__udivsi3+0xf0>
    acf8:	9d 60 00 01 	l.addi r11,r0,1
    acfc:	9c e5 00 00 	l.addi r7,r5,0
    ad00:	85 21 00 00 	l.lwz r9,0(r1)
    ad04:	44 00 48 00 	l.jr r9
    ad08:	9c 21 00 04 	l.addi r1,r1,4

0000ad0c <__umodsi3>:
    ad0c:	9c 21 ff fc 	l.addi r1,r1,-4
    ad10:	d4 01 48 00 	l.sw 0(r1),r9
    ad14:	07 ff ff bf 	l.jal ac10 <__udivsi3>
    ad18:	15 00 00 00 	l.nop 0x0
    ad1c:	9d 67 00 00 	l.addi r11,r7,0
    ad20:	85 21 00 00 	l.lwz r9,0(r1)
    ad24:	44 00 48 00 	l.jr r9
    ad28:	9c 21 00 04 	l.addi r1,r1,4

0000ad2c <__do_global_ctors_aux>:
    ad2c:	d7 e1 17 f8 	l.sw -8(r1),r2
    ad30:	18 40 00 00 	l.movhi r2,0x0
    ad34:	d7 e1 4f fc 	l.sw -4(r1),r9
    ad38:	a8 42 b3 a4 	l.ori r2,r2,0xb3a4
    ad3c:	d7 e1 0f f4 	l.sw -12(r1),r1
    ad40:	84 62 ff fc 	l.lwz r3,-4(r2)
    ad44:	9c 21 ff f4 	l.addi r1,r1,-12
    ad48:	bc 23 ff ff 	l.sfnei r3,-1
    ad4c:	0c 00 00 08 	l.bnf ad6c <__do_global_ctors_aux+0x40>
    ad50:	9c 42 ff fc 	l.addi r2,r2,-4
    ad54:	48 00 18 00 	l.jalr r3
    ad58:	9c 42 ff fc 	l.addi r2,r2,-4
    ad5c:	84 62 00 00 	l.lwz r3,0(r2)
    ad60:	bc 23 ff ff 	l.sfnei r3,-1
    ad64:	13 ff ff fc 	l.bf ad54 <__do_global_ctors_aux+0x28>
    ad68:	15 00 00 00 	l.nop 0x0
    ad6c:	9c 21 00 0c 	l.addi r1,r1,12
    ad70:	85 21 ff fc 	l.lwz r9,-4(r1)
    ad74:	84 21 ff f4 	l.lwz r1,-12(r1)
    ad78:	44 00 48 00 	l.jr r9
    ad7c:	84 41 ff f8 	l.lwz r2,-8(r1)

0000ad80 <call___do_global_ctors_aux>:
    ad80:	d7 e1 4f fc 	l.sw -4(r1),r9
    ad84:	d7 e1 0f f8 	l.sw -8(r1),r1
    ad88:	9c 21 ff f8 	l.addi r1,r1,-8
    ad8c:	9c 21 00 08 	l.addi r1,r1,8
    ad90:	85 21 ff fc 	l.lwz r9,-4(r1)
    ad94:	44 00 48 00 	l.jr r9
    ad98:	84 21 ff f8 	l.lwz r1,-8(r1)

Disassembly of section .fini:

0000ad9c <_fini>:
    ad9c:	9c 21 ff fc 	l.addi r1,r1,-4
    ada0:	d4 01 48 00 	l.sw 0(r1),r9
    ada4:	07 ff dd 1b 	l.jal 2210 <__do_global_dtors_aux>
    ada8:	15 00 00 00 	l.nop 0x0
    adac:	85 21 00 00 	l.lwz r9,0(r1)
    adb0:	44 00 48 00 	l.jr r9
    adb4:	9c 21 00 04 	l.addi r1,r1,4
