#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 22 14:34:34 2023
# Process ID: 18904
# Current directory: D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19888 D:\computer_organization\SUSTC_CS214_MINISYS_CPU\Minisys_CPU\Minisys_CPU.xpr
# Log file: D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/vivado.log
# Journal file: D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/computer_organization/Minisys_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips prgrom]
generate_target all [get_files  D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 4 prgrom_synth_1
[Mon May 22 14:36:08 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.ip_user_files -ipstatic_source_dir D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.cache/compile_simlib/modelsim} {questa=D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.cache/compile_simlib/questa} {riviera=D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.cache/compile_simlib/riviera} {activehdl=D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
