{
    "code": "module TopModule (\n    input logic clk,\n    input logic ar,\n    input logic d,\n    output logic q\n);\n\n    always @(posedge clk or posedge ar) begin\n        if (ar) begin\n            q <= 1'b0; // Asynchronous reset\n        end else begin\n            q <= d;    // Capture data on rising edge of clock\n        end\n    end\n\n    // Initialize q to 0 for simulation purposes\n    initial begin\n        q = 1'b0;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}