// Seed: 568411600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output tri id_2,
    input supply1 module_1,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    input tri id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wor id_15,
    output tri1 id_16,
    input supply0 id_17,
    input wor id_18,
    input wand id_19,
    input supply1 id_20
    , id_39,
    input uwire id_21,
    input wor id_22,
    output wire id_23,
    output uwire id_24,
    input supply0 id_25,
    input wire id_26,
    input wand id_27,
    input supply0 id_28,
    input tri0 id_29,
    input uwire id_30,
    input tri id_31,
    input supply1 id_32,
    input tri0 id_33,
    input tri1 id_34,
    output wand id_35,
    input uwire id_36,
    input uwire id_37
);
  module_0(
      id_39, id_39, id_39, id_39
  ); id_40(
      id_17 == id_9, 1'b0
  );
  assign id_8 = id_3;
  xnor (
      id_8,
      id_18,
      id_28,
      id_6,
      id_30,
      id_14,
      id_22,
      id_15,
      id_12,
      id_7,
      id_10,
      id_37,
      id_19,
      id_26,
      id_4,
      id_31,
      id_36,
      id_32,
      id_21,
      id_39,
      id_34,
      id_17,
      id_13,
      id_33,
      id_11,
      id_25,
      id_20,
      id_29,
      id_27
  );
  wire id_41;
endmodule
