// Seed: 895952298
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input logic id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    input logic id_8,
    id_10
);
  assign id_2 = id_8 * 1'h0;
  reg id_11;
  assign id_10 = id_8;
  wire id_12;
  always id_11 <= id_8;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  always id_11 <= id_3;
endmodule
