<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avalon_conduit_fanout_10/sim/qspline_ir_cfan_avalon_conduit_fanout_10_kjtx3wq.sv"
   type="SYSTEM_VERILOG"
   library="avalon_conduit_fanout_10" />
 <file
   path="sim/qspline_ir_cfan.v"
   type="VERILOG"
   library="qspline_ir_cfan"
   hasInlineConfiguration="true" />
 <topLevel name="qspline_ir_cfan.qspline_ir_cfan" />
 <deviceFamily name="arria10" />
</simPackage>
