## This is a 32-bit 5 stage pipelined processor using Harvard Architecture 

# Stages
### Consists of 5 stages:
| Instruction Fetch (IF) | Instruction Decode (ID) | Execute (Ex) | Memory (Mem) | Write Back (WB) |
|:-:|:-:|:-:|:-:|:-:|
![CA](https://user-images.githubusercontent.com/75990647/202019327-a71f0098-8b9e-44e3-a901-d9e6c357651e.jpg)
