xsdr_design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../xSDR.srcs/sources_1/bd/xsdr_design_1/ipshared/85a3"incdir="../../../../xSDR.srcs/sources_1/bd/xsdr_design_1/ipshared/85a3"
xsdr_design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../xSDR.srcs/sources_1/bd/xsdr_design_1/ipshared/85a3"incdir="../../../../xSDR.srcs/sources_1/bd/xsdr_design_1/ipshared/85a3"
xsdr_design_1.v,verilog,xil_defaultlib,../../../bd/xsdr_design_1/sim/xsdr_design_1.v,incdir="$ref_dir/../../../../xSDR.srcs/sources_1/bd/xsdr_design_1/ipshared/85a3"incdir="../../../../xSDR.srcs/sources_1/bd/xsdr_design_1/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
