# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../MP_3.srcs/sources_1/new/Block4.sv" \
"../../../../MP_3.srcs/sources_1/imports/design_source/lookahead_adder.sv" \
"../../../../MP_3.srcs/sources_1/new/full_bit_adder.sv" \
"../../../../MP_3.srcs/sources_1/new/quad_2to1_mux.sv" \
"../../../../MP_3.srcs/sources_1/new/ripple_adder_4.sv" \
"../../../../MP_3.srcs/sources_1/new/select_4b_subunit.sv" \
"../../../../MP_3.srcs/sources_1/imports/design_source/select_adder.sv" \
"../../../../MP_3.srcs/sim_1/new/TB_Evan.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
