
IRComms.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000406  0000049a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000406  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000d  00800102  00800102  0000049c  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  0000049c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000004a  00000000  00000000  000004bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000002a7  00000000  00000000  00000506  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000010e  00000000  00000000  000007ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000003b7  00000000  00000000  000008bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000050  00000000  00000000  00000c74  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000195  00000000  00000000  00000cc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000030  00000000  00000000  00000e59  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 79 01 	jmp	0x2f2	; 0x2f2 <__vector_7>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 88 01 	jmp	0x310	; 0x310 <__vector_14>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 cc 00 	jmp	0x198	; 0x198 <__vector_23>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 e0       	ldi	r30, 0x06	; 6
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
  84:	a2 30       	cpi	r26, 0x02	; 2
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
  8a:	11 e0       	ldi	r17, 0x01	; 1
  8c:	a2 e0       	ldi	r26, 0x02	; 2
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 30       	cpi	r26, 0x0F	; 15
  96:	b1 07       	cpc	r27, r17
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 01 02 	jmp	0x402	; 0x402 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
static volatile int msg_rcvd = 0;
static volatile int rcv_time = 0;

int main(void) {

	DDRB=0;
  a6:	14 b8       	out	0x04, r1	; 4
	PORTB=0;
  a8:	15 b8       	out	0x05, r1	; 5
	DDRB = (1<<DDB0) | (1<<DDB1) | (1<<DDB2); // enable debugging LEDs
  aa:	87 e0       	ldi	r24, 0x07	; 7
  ac:	84 b9       	out	0x04, r24	; 4

	DDRB |= (1<<7); // enable EPM control pins
  ae:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<6);
  b0:	26 9a       	sbi	0x04, 6	; 4
	PORTB &=~(1<<6);
  b2:	2e 98       	cbi	0x05, 6	; 5
	PORTB &=~(1<<7);
  b4:	2f 98       	cbi	0x05, 7	; 5

	DDRC=0; // enable IR LED
  b6:	17 b8       	out	0x07, r1	; 7
	PORTC=0;
  b8:	18 b8       	out	0x08, r1	; 8
	DDRC = (1<<DDC3);
  ba:	88 e0       	ldi	r24, 0x08	; 8
  bc:	87 b9       	out	0x07, r24	; 7

	cli(); // disable interrupts
  be:	f8 94       	cli

	// Initialize analog compare pins
    DIDR1 = (1<<AIN1D) | (1<<AIN0D); // Disable the digital input buffers
  c0:	83 e0       	ldi	r24, 0x03	; 3
  c2:	80 93 7f 00 	sts	0x007F, r24
    ACSR = (1<<ACIE) | (1<<ACIS1) | (1<<ACIS0); // Setup the comparator: enable interrupt, interrupt on rising edge
  c6:	8b e0       	ldi	r24, 0x0B	; 11
  c8:	80 bf       	out	0x30, r24	; 48

	// Initialize timer0 for timing sending of messages (1/8 prescaler, 8-bit timer rolls over at ~3.9 kHz Hz)
	TCCR0A |= (1<<WGM01); // // do not change any output pin, clear at compare match with OCR0A
  ca:	84 b5       	in	r24, 0x24	; 36
  cc:	82 60       	ori	r24, 0x02	; 2
  ce:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (0<<CS02)|(1<<CS01)|(0<<CS00); // prescaler of 1/8
  d0:	85 b5       	in	r24, 0x25	; 37
  d2:	82 60       	ori	r24, 0x02	; 2
  d4:	85 bd       	out	0x25, r24	; 37
	OCR0A = 100; // interrupt every 100 counts, for sending a new bit every 2 cycles
  d6:	84 e6       	ldi	r24, 0x64	; 100
  d8:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1<<OCIE0A);
  da:	80 91 6e 00 	lds	r24, 0x006E
  de:	82 60       	ori	r24, 0x02	; 2
  e0:	80 93 6e 00 	sts	0x006E, r24

	// Initialize timer1 for neighbor-marking, based on times of received messages
	TCCR1B |= (1<<CS12)|(0<<CS11)|(1<<CS10); // 1/1024 prescaler, counts at ~7.8kHz, 16-bit timer
  e4:	80 91 81 00 	lds	r24, 0x0081
  e8:	85 60       	ori	r24, 0x05	; 5
  ea:	80 93 81 00 	sts	0x0081, r24

	// Initialize timer2 for timing receiving of messages (1/128 prescaler, 8-bit timer rolls over at ~250 Hz )
	TCCR2A |= (1<<WGM21); // do not change any output pin, clear at compare match with OCR2A
  ee:	80 91 b0 00 	lds	r24, 0x00B0
  f2:	82 60       	ori	r24, 0x02	; 2
  f4:	80 93 b0 00 	sts	0x00B0, r24
	TIMSK2 = (1<<OCIE2A); // compare match on OCR2A
  f8:	82 e0       	ldi	r24, 0x02	; 2
  fa:	80 93 70 00 	sts	0x0070, r24
    OCR2A = 200; // compare every 200 counts (every 3.2ms, 2x length of message)
  fe:	88 ec       	ldi	r24, 0xC8	; 200
 100:	80 93 b3 00 	sts	0x00B3, r24
    TCCR2B |= (1<<CS22)|(0<<CS21)|(1<<CS20); // prescaler of 1/128: count every 16us
 104:	80 91 b1 00 	lds	r24, 0x00B1
 108:	85 60       	ori	r24, 0x05	; 5
 10a:	80 93 b1 00 	sts	0x00B1, r24

	// test power by turning on LEDs
	PORTB |= (1<<PORTB0); // green
 10e:	28 9a       	sbi	0x05, 0	; 5
	PORTB |= (1<<PORTB1); // yellow
 110:	29 9a       	sbi	0x05, 1	; 5
	PORTB |= (1<<PORTB2); // red
 112:	2a 9a       	sbi	0x05, 2	; 5
	PORTC |= (1<<PORTC3); // IR
 114:	43 9a       	sbi	0x08, 3	; 8
 116:	80 ed       	ldi	r24, 0xD0	; 208
 118:	97 e0       	ldi	r25, 0x07	; 7
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 11a:	28 ec       	ldi	r18, 0xC8	; 200
 11c:	30 e0       	ldi	r19, 0x00	; 0
 11e:	f9 01       	movw	r30, r18
 120:	31 97       	sbiw	r30, 0x01	; 1
 122:	f1 f7       	brne	.-4      	; 0x120 <main+0x7a>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 124:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 126:	d9 f7       	brne	.-10     	; 0x11e <main+0x78>

	_delay_ms(200);  

	PORTB &= ~(1<<PORTB0); // turn off LEDs
 128:	28 98       	cbi	0x05, 0	; 5
	PORTB &= ~(1<<PORTB1);
 12a:	29 98       	cbi	0x05, 1	; 5
	PORTB &= ~(1<<PORTB2);
 12c:	2a 98       	cbi	0x05, 2	; 5
	PORTC &= ~(1<<PORTC3);
 12e:	43 98       	cbi	0x08, 3	; 8
	
	sei(); // enable interrupts	
 130:	78 94       	sei
				near = period/4; 
				far = 3*near;
				ready = 1;
			} */
			
		if (rcv_sx==1) { // got a new message
 132:	80 91 0a 01 	lds	r24, 0x010A
 136:	90 91 0b 01 	lds	r25, 0x010B
 13a:	01 97       	sbiw	r24, 0x01	; 1
 13c:	d1 f7       	brne	.-12     	; 0x132 <main+0x8c>

			// if the LEDs are in line with the other module
			cur_time = TCNT1;
 13e:	40 91 84 00 	lds	r20, 0x0084
 142:	50 91 85 00 	lds	r21, 0x0085
			if ( ((cur_time < (near+5))&(cur_time > (near-5))) | ((cur_time < (far+5))&(cur_time > (far-5))) ) {
 146:	20 e0       	ldi	r18, 0x00	; 0
 148:	30 e0       	ldi	r19, 0x00	; 0
 14a:	69 e0       	ldi	r22, 0x09	; 9
 14c:	41 3d       	cpi	r20, 0xD1	; 209
 14e:	56 07       	cpc	r21, r22
 150:	14 f4       	brge	.+4      	; 0x156 <main+0xb0>
 152:	21 e0       	ldi	r18, 0x01	; 1
 154:	30 e0       	ldi	r19, 0x00	; 0
 156:	80 e0       	ldi	r24, 0x00	; 0
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	e9 e0       	ldi	r30, 0x09	; 9
 15c:	48 3c       	cpi	r20, 0xC8	; 200
 15e:	5e 07       	cpc	r21, r30
 160:	14 f0       	brlt	.+4      	; 0x166 <main+0xc0>
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	82 23       	and	r24, r18
 168:	93 23       	and	r25, r19
 16a:	20 e0       	ldi	r18, 0x00	; 0
 16c:	30 e0       	ldi	r19, 0x00	; 0
 16e:	63 e0       	ldi	r22, 0x03	; 3
 170:	49 34       	cpi	r20, 0x49	; 73
 172:	56 07       	cpc	r21, r22
 174:	14 f4       	brge	.+4      	; 0x17a <main+0xd4>
 176:	21 e0       	ldi	r18, 0x01	; 1
 178:	30 e0       	ldi	r19, 0x00	; 0
 17a:	60 e0       	ldi	r22, 0x00	; 0
 17c:	70 e0       	ldi	r23, 0x00	; 0
 17e:	40 54       	subi	r20, 0x40	; 64
 180:	53 40       	sbci	r21, 0x03	; 3
 182:	14 f0       	brlt	.+4      	; 0x188 <main+0xe2>
 184:	61 e0       	ldi	r22, 0x01	; 1
 186:	70 e0       	ldi	r23, 0x00	; 0
 188:	26 23       	and	r18, r22
 18a:	37 23       	and	r19, r23
 18c:	82 2b       	or	r24, r18
 18e:	11 f0       	breq	.+4      	; 0x194 <main+0xee>
				PORTB |= (1<<PORTB0);
 190:	28 9a       	sbi	0x05, 0	; 5
 192:	cf cf       	rjmp	.-98     	; 0x132 <main+0x8c>
			} else {
				PORTB &= ~(1<<PORTB0);
 194:	28 98       	cbi	0x05, 0	; 5
 196:	cd cf       	rjmp	.-102    	; 0x132 <main+0x8c>

00000198 <__vector_23>:

	}

}

ISR(ANALOG_COMP_vect) { // essentially the receive_msg() routine
 198:	1f 92       	push	r1
 19a:	0f 92       	push	r0
 19c:	0f b6       	in	r0, 0x3f	; 63
 19e:	0f 92       	push	r0
 1a0:	11 24       	eor	r1, r1
 1a2:	8f 93       	push	r24
 1a4:	9f 93       	push	r25

	if (rcving==0) {
 1a6:	80 91 08 01 	lds	r24, 0x0108
 1aa:	88 23       	and	r24, r24
 1ac:	89 f4       	brne	.+34     	; 0x1d0 <__vector_23+0x38>

		TCNT2=0;
 1ae:	10 92 b2 00 	sts	0x00B2, r1
		rcving=1;
 1b2:	81 e0       	ldi	r24, 0x01	; 1
 1b4:	80 93 08 01 	sts	0x0108, r24
		rcvd=0x80;
 1b8:	80 e8       	ldi	r24, 0x80	; 128
 1ba:	80 93 09 01 	sts	0x0109, r24
		ACSR &= ~(1<<ACIS0); // change to falling edge
 1be:	80 b7       	in	r24, 0x30	; 48
 1c0:	8e 7f       	andi	r24, 0xFE	; 254
 1c2:	80 bf       	out	0x30, r24	; 48
		rcv_sx = 0; // reset success flag
 1c4:	10 92 0b 01 	sts	0x010B, r1
 1c8:	10 92 0a 01 	sts	0x010A, r1

		//PORTB |= (1<<PORTB0); // clear success LEDs from previous message
		PORTB &= ~(1<<PORTB1);
 1cc:	29 98       	cbi	0x05, 1	; 5
 1ce:	8a c0       	rjmp	.+276    	; 0x2e4 <__vector_23+0x14c>
		//PORTB &= ~(1<<PORTB2);

	} else { // first rising edge has been detected (rcving=1)

		if (!(ACSR&(1<<ACIS0))) { // check for first falling edge
 1d0:	00 b6       	in	r0, 0x30	; 48
 1d2:	00 fc       	sbrc	r0, 0
 1d4:	0d c0       	rjmp	.+26     	; 0x1f0 <__vector_23+0x58>

			distance = 0;
 1d6:	10 92 0c 01 	sts	0x010C, r1
			distance |= TCNT2; // use timer value for distance
 1da:	80 91 0c 01 	lds	r24, 0x010C
 1de:	90 91 b2 00 	lds	r25, 0x00B2
 1e2:	98 2b       	or	r25, r24
 1e4:	90 93 0c 01 	sts	0x010C, r25
			ACSR |= (1<<ACIS0); // switch back to rising edge
 1e8:	80 b7       	in	r24, 0x30	; 48
 1ea:	81 60       	ori	r24, 0x01	; 1
 1ec:	80 bf       	out	0x30, r24	; 48
 1ee:	7a c0       	rjmp	.+244    	; 0x2e4 <__vector_23+0x14c>
		} else { // on subsequent rising edges
			// TODO: add LED debugging for each bit
			//PORTB |= (1<<PORTB0);

			// match rising edges to closest expected time in rcvd
			bit_time = 0;
 1f0:	10 92 0d 01 	sts	0x010D, r1
			bit_time |= TCNT2; // time that rising edge was detected
 1f4:	80 91 0d 01 	lds	r24, 0x010D
 1f8:	90 91 b2 00 	lds	r25, 0x00B2
 1fc:	98 2b       	or	r25, r24
 1fe:	90 93 0d 01 	sts	0x010D, r25
			
			if ((bit_time>=10)&(bit_time<=17)) { rcvd |= 0x40; }
 202:	80 91 0d 01 	lds	r24, 0x010D
 206:	90 91 0d 01 	lds	r25, 0x010D
 20a:	8a 30       	cpi	r24, 0x0A	; 10
 20c:	30 f0       	brcs	.+12     	; 0x21a <__vector_23+0x82>
 20e:	92 31       	cpi	r25, 0x12	; 18
 210:	20 f4       	brcc	.+8      	; 0x21a <__vector_23+0x82>
 212:	80 91 09 01 	lds	r24, 0x0109
 216:	80 64       	ori	r24, 0x40	; 64
 218:	3b c0       	rjmp	.+118    	; 0x290 <__vector_23+0xf8>
			else if ((bit_time>=22)&(bit_time<=29)) { rcvd |= 0x20; }
 21a:	80 91 0d 01 	lds	r24, 0x010D
 21e:	90 91 0d 01 	lds	r25, 0x010D
 222:	86 31       	cpi	r24, 0x16	; 22
 224:	30 f0       	brcs	.+12     	; 0x232 <__vector_23+0x9a>
 226:	9e 31       	cpi	r25, 0x1E	; 30
 228:	20 f4       	brcc	.+8      	; 0x232 <__vector_23+0x9a>
 22a:	80 91 09 01 	lds	r24, 0x0109
 22e:	80 62       	ori	r24, 0x20	; 32
 230:	2f c0       	rjmp	.+94     	; 0x290 <__vector_23+0xf8>
			else if ((bit_time>=35)&(bit_time<=42)) { rcvd |= 0x10; }
 232:	80 91 0d 01 	lds	r24, 0x010D
 236:	90 91 0d 01 	lds	r25, 0x010D
 23a:	83 32       	cpi	r24, 0x23	; 35
 23c:	30 f0       	brcs	.+12     	; 0x24a <__vector_23+0xb2>
 23e:	9b 32       	cpi	r25, 0x2B	; 43
 240:	20 f4       	brcc	.+8      	; 0x24a <__vector_23+0xb2>
 242:	80 91 09 01 	lds	r24, 0x0109
 246:	80 61       	ori	r24, 0x10	; 16
 248:	23 c0       	rjmp	.+70     	; 0x290 <__vector_23+0xf8>
			else if ((bit_time>=47)&(bit_time<=54)) { rcvd |= 0x08; }
 24a:	80 91 0d 01 	lds	r24, 0x010D
 24e:	90 91 0d 01 	lds	r25, 0x010D
 252:	8f 32       	cpi	r24, 0x2F	; 47
 254:	30 f0       	brcs	.+12     	; 0x262 <__vector_23+0xca>
 256:	97 33       	cpi	r25, 0x37	; 55
 258:	20 f4       	brcc	.+8      	; 0x262 <__vector_23+0xca>
 25a:	80 91 09 01 	lds	r24, 0x0109
 25e:	88 60       	ori	r24, 0x08	; 8
 260:	17 c0       	rjmp	.+46     	; 0x290 <__vector_23+0xf8>
			else if ((bit_time>=60)&(bit_time<=67)) { rcvd |= 0x04; }
 262:	80 91 0d 01 	lds	r24, 0x010D
 266:	90 91 0d 01 	lds	r25, 0x010D
 26a:	8c 33       	cpi	r24, 0x3C	; 60
 26c:	30 f0       	brcs	.+12     	; 0x27a <__vector_23+0xe2>
 26e:	94 34       	cpi	r25, 0x44	; 68
 270:	20 f4       	brcc	.+8      	; 0x27a <__vector_23+0xe2>
 272:	80 91 09 01 	lds	r24, 0x0109
 276:	84 60       	ori	r24, 0x04	; 4
 278:	0b c0       	rjmp	.+22     	; 0x290 <__vector_23+0xf8>
			else if ((bit_time>=72)&(bit_time<=79)) { rcvd |= 0x02; }
 27a:	80 91 0d 01 	lds	r24, 0x010D
 27e:	90 91 0d 01 	lds	r25, 0x010D
 282:	88 34       	cpi	r24, 0x48	; 72
 284:	40 f0       	brcs	.+16     	; 0x296 <__vector_23+0xfe>
 286:	90 35       	cpi	r25, 0x50	; 80
 288:	30 f4       	brcc	.+12     	; 0x296 <__vector_23+0xfe>
 28a:	80 91 09 01 	lds	r24, 0x0109
 28e:	82 60       	ori	r24, 0x02	; 2
 290:	80 93 09 01 	sts	0x0109, r24
 294:	27 c0       	rjmp	.+78     	; 0x2e4 <__vector_23+0x14c>
			else if ((bit_time>=85)&(bit_time<=92)) { // eighth bit has been received
 296:	80 91 0d 01 	lds	r24, 0x010D
 29a:	90 91 0d 01 	lds	r25, 0x010D
 29e:	85 35       	cpi	r24, 0x55	; 85
 2a0:	d8 f0       	brcs	.+54     	; 0x2d8 <__vector_23+0x140>
 2a2:	9d 35       	cpi	r25, 0x5D	; 93
 2a4:	c8 f4       	brcc	.+50     	; 0x2d8 <__vector_23+0x140>
				rcvd |= 0x01; 
 2a6:	80 91 09 01 	lds	r24, 0x0109
 2aa:	81 60       	ori	r24, 0x01	; 1
 2ac:	80 93 09 01 	sts	0x0109, r24
				rcv_sx = 1;
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	90 93 0b 01 	sts	0x010B, r25
 2b8:	80 93 0a 01 	sts	0x010A, r24
				lastRcv = 0;
 2bc:	10 92 0e 01 	sts	0x010E, r1
				lastRcv |= rcvd; // store message
 2c0:	90 91 0e 01 	lds	r25, 0x010E
 2c4:	80 91 09 01 	lds	r24, 0x0109
 2c8:	89 2b       	or	r24, r25
 2ca:	80 93 0e 01 	sts	0x010E, r24

				// turn on LEDs for success
				PORTB |= (1<<PORTB1);
 2ce:	29 9a       	sbi	0x05, 1	; 5

				if (msg_rcvd==2) { // once period can be calculated, set timer for neighbor marking
					TCNT1 = 0;
				} */

				TCNT1 = 0; // reset timer1 on received messages
 2d0:	10 92 85 00 	sts	0x0085, r1
 2d4:	10 92 84 00 	sts	0x0084, r1
				rcving = 0; // reset receiving variables
				TCNT2 = 0;
				rcvd = 0;

			}  else { // bad rising edge means message is bad, discard and reset
				rcving = 0; // reset receiving variables
 2d8:	10 92 08 01 	sts	0x0108, r1
				TCNT2 = 0;
 2dc:	10 92 b2 00 	sts	0x00B2, r1
				rcvd = 0;
 2e0:	10 92 09 01 	sts	0x0109, r1
	/* while(ACSR & (1<<ACO)) {
		PORTB |= (1<<PORTB0);
	}
	PORTB &= ~(1<<PORTB0); */

} 
 2e4:	9f 91       	pop	r25
 2e6:	8f 91       	pop	r24
 2e8:	0f 90       	pop	r0
 2ea:	0f be       	out	0x3f, r0	; 63
 2ec:	0f 90       	pop	r0
 2ee:	1f 90       	pop	r1
 2f0:	18 95       	reti

000002f2 <__vector_7>:

// reset routine for message reception
ISR(TIMER2_COMPA_vect) { // timer2 interrupt routine
 2f2:	1f 92       	push	r1
 2f4:	0f 92       	push	r0
 2f6:	0f b6       	in	r0, 0x3f	; 63
 2f8:	0f 92       	push	r0
 2fa:	11 24       	eor	r1, r1

	rcving = 0;
 2fc:	10 92 08 01 	sts	0x0108, r1
	rcvd = 0;
 300:	10 92 09 01 	sts	0x0109, r1
	//PORTB &= ~(1<<PORTB0);
	PORTB &= ~(1<<PORTB1);
 304:	29 98       	cbi	0x05, 1	; 5

}
 306:	0f 90       	pop	r0
 308:	0f be       	out	0x3f, r0	; 63
 30a:	0f 90       	pop	r0
 30c:	1f 90       	pop	r1
 30e:	18 95       	reti

00000310 <__vector_14>:

// routine for timer0 to send messages, pause for a longer time between messages
ISR(TIMER0_COMPA_vect) { // timer0 interrupt routine
 310:	1f 92       	push	r1
 312:	0f 92       	push	r0
 314:	0f b6       	in	r0, 0x3f	; 63
 316:	0f 92       	push	r0
 318:	11 24       	eor	r1, r1
 31a:	2f 93       	push	r18
 31c:	3f 93       	push	r19
 31e:	4f 93       	push	r20
 320:	5f 93       	push	r21
 322:	6f 93       	push	r22
 324:	7f 93       	push	r23
 326:	8f 93       	push	r24
 328:	9f 93       	push	r25
 32a:	ef 93       	push	r30
 32c:	ff 93       	push	r31

	if (bits_sent<8) { // if the whole message has not been sent
 32e:	80 91 02 01 	lds	r24, 0x0102
 332:	90 91 03 01 	lds	r25, 0x0103
 336:	08 97       	sbiw	r24, 0x08	; 8
 338:	0c f0       	brlt	.+2      	; 0x33c <__vector_14+0x2c>
 33a:	40 c0       	rjmp	.+128    	; 0x3bc <__vector_14+0xac>
		if (pause==0) { // 0,1 half of bit to be sent
 33c:	80 91 04 01 	lds	r24, 0x0104
 340:	90 91 05 01 	lds	r25, 0x0105
 344:	89 2b       	or	r24, r25
 346:	a1 f5       	brne	.+104    	; 0x3b0 <__vector_14+0xa0>
			new_bit = (toSend & (1<<(7-bits_sent))) >> (7-bits_sent);
 348:	40 91 00 01 	lds	r20, 0x0100
 34c:	80 91 02 01 	lds	r24, 0x0102
 350:	90 91 03 01 	lds	r25, 0x0103
 354:	e0 91 02 01 	lds	r30, 0x0102
 358:	f0 91 03 01 	lds	r31, 0x0103
 35c:	27 e0       	ldi	r18, 0x07	; 7
 35e:	30 e0       	ldi	r19, 0x00	; 0
 360:	b9 01       	movw	r22, r18
 362:	68 1b       	sub	r22, r24
 364:	79 0b       	sbc	r23, r25
 366:	81 e0       	ldi	r24, 0x01	; 1
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	02 c0       	rjmp	.+4      	; 0x370 <__vector_14+0x60>
 36c:	88 0f       	add	r24, r24
 36e:	99 1f       	adc	r25, r25
 370:	6a 95       	dec	r22
 372:	e2 f7       	brpl	.-8      	; 0x36c <__vector_14+0x5c>
 374:	50 e0       	ldi	r21, 0x00	; 0
 376:	84 23       	and	r24, r20
 378:	95 23       	and	r25, r21
 37a:	2e 1b       	sub	r18, r30
 37c:	3f 0b       	sbc	r19, r31
 37e:	02 c0       	rjmp	.+4      	; 0x384 <__vector_14+0x74>
 380:	95 95       	asr	r25
 382:	87 95       	ror	r24
 384:	2a 95       	dec	r18
 386:	e2 f7       	brpl	.-8      	; 0x380 <__vector_14+0x70>
 388:	90 93 07 01 	sts	0x0107, r25
 38c:	80 93 06 01 	sts	0x0106, r24
			if(new_bit==1) { // turn on LEDs
 390:	80 91 06 01 	lds	r24, 0x0106
 394:	90 91 07 01 	lds	r25, 0x0107
 398:	01 97       	sbiw	r24, 0x01	; 1
 39a:	11 f4       	brne	.+4      	; 0x3a0 <__vector_14+0x90>
				PORTC |= (1<<PORTC3);
 39c:	43 9a       	sbi	0x08, 3	; 8
 39e:	01 c0       	rjmp	.+2      	; 0x3a2 <__vector_14+0x92>
				//PORTB |= (1<<PORTB2);
			} else { // turn off LEDs
				PORTC &= ~(1<<PORTC3);
 3a0:	43 98       	cbi	0x08, 3	; 8
				//PORTB &= ~(1<<PORTB2);
			}
			pause = 1; // pause after sending a bit
 3a2:	81 e0       	ldi	r24, 0x01	; 1
 3a4:	90 e0       	ldi	r25, 0x00	; 0
 3a6:	90 93 05 01 	sts	0x0105, r25
 3aa:	80 93 04 01 	sts	0x0104, r24
 3ae:	1a c0       	rjmp	.+52     	; 0x3e4 <__vector_14+0xd4>
		} else { // pausing between bits
			pause = 0; // send new bit on next interrupt
 3b0:	10 92 05 01 	sts	0x0105, r1
 3b4:	10 92 04 01 	sts	0x0104, r1
			PORTC &= ~(1<<PORTC3); // ensure LEDs are low for pause
 3b8:	43 98       	cbi	0x08, 3	; 8
 3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <__vector_14+0xc2>
			//PORTB &= ~(1<<PORTB2);
			bits_sent += 1; // increment bits_sent after each pause
		}
	} else { // if bits_sent >= 8, reset variables and pause for a bit
		if (bits_sent>=40) { // wait for 2 messages, send again
 3bc:	80 91 02 01 	lds	r24, 0x0102
 3c0:	90 91 03 01 	lds	r25, 0x0103
 3c4:	88 97       	sbiw	r24, 0x28	; 40
 3c6:	2c f0       	brlt	.+10     	; 0x3d2 <__vector_14+0xc2>
			bits_sent = 0; 
 3c8:	10 92 03 01 	sts	0x0103, r1
 3cc:	10 92 02 01 	sts	0x0102, r1
 3d0:	09 c0       	rjmp	.+18     	; 0x3e4 <__vector_14+0xd4>
		} else {
			bits_sent+=1; // increment bits_sent for timing between messages
 3d2:	80 91 02 01 	lds	r24, 0x0102
 3d6:	90 91 03 01 	lds	r25, 0x0103
 3da:	01 96       	adiw	r24, 0x01	; 1
 3dc:	90 93 03 01 	sts	0x0103, r25
 3e0:	80 93 02 01 	sts	0x0102, r24
		}
		
		// TODO: could disable ISR here, for send_msg function?
	}

}
 3e4:	ff 91       	pop	r31
 3e6:	ef 91       	pop	r30
 3e8:	9f 91       	pop	r25
 3ea:	8f 91       	pop	r24
 3ec:	7f 91       	pop	r23
 3ee:	6f 91       	pop	r22
 3f0:	5f 91       	pop	r21
 3f2:	4f 91       	pop	r20
 3f4:	3f 91       	pop	r19
 3f6:	2f 91       	pop	r18
 3f8:	0f 90       	pop	r0
 3fa:	0f be       	out	0x3f, r0	; 63
 3fc:	0f 90       	pop	r0
 3fe:	1f 90       	pop	r1
 400:	18 95       	reti

00000402 <_exit>:
 402:	f8 94       	cli

00000404 <__stop_program>:
 404:	ff cf       	rjmp	.-2      	; 0x404 <__stop_program>
