{
    "eid": "2-s2.0-84937886291",
    "title": "Signal persistence checking of asynchronous system implementation using SPIN",
    "cover-date": "2015-01-01",
    "subject-areas": [],
    "keywords": [
        "Asynchronous system",
        "Lock relation",
        "Persistence checking",
        "Promela"
    ],
    "authors": [
        "Weerasak Lawsunnee"
    ],
    "citedby-count": 4,
    "ref-count": 9,
    "ref-list": [
        "AUTOMATIC VERIFICATION OF ASYNCHRONOUS CIRCUITS USING TEMPORAL LOGIC.",
        "Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications",
        "Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications",
        "Asynchronous Design Methodologies: An Overview",
        "Principles of Model Checking",
        "Principles of the spin model checker",
        "Model Checking C Programs by Translating C to Promela",
        "SIS: A System for Sequential Circuit Synthesis",
        "A Study on Testing Methodologies of Asynchronous Logic Circuits"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "affilname": "Chulalongkorn University",
        "affiliation-country": "Thailand"
    },
    "funding": []
}