// UART ver. 1.0 FPGA CYCLONE IV EP4CE115F29C7 
//Блок_сопряжения//CONECT
module CONECT
(
input clc,
input res,
input CONECT_PRIZNAK,
input reg priznak_end_transmitter,
input reg [7:0] word_receiver,
output reg [7:0] word_transmitter,
output reg TRANSMITTER_PRIZNAK
);

int PRIZNAK;
reg [5:0] k;
reg [9:0] TX_MESSAGE;

always @(posedge clc or negedge res)
	begin
		if (!res) 
			begin
				word_transmitter   = 0;
				RANSMITTER_PRIZNAK = 0;  
			end
		else 
			begin
				if (CONECT_PRIZNAK == 1)
					begin
						word_transmitter <= word_receiver;
						TRANSMITTER_PRIZNAK <= 1;
					end
				else 
					begin
						
					end
			end
	end
endmodule

