Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 01:13:34 2024
| Host         : Kishen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk1/slow_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play_mini_game/random_num_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play_mini_game/random_num_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play_mini_game/random_num_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sel/DOADO[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 250 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.742        0.000                      0                  215        0.197        0.000                      0                  215        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.742        0.000                      0                  215        0.197        0.000                      0                  215        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.157ns (37.489%)  route 3.597ns (62.511%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.143    10.900    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.505    14.846    play_mini_game/CLK
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[28]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    play_mini_game/two_sec_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.157ns (37.489%)  route 3.597ns (62.511%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.143    10.900    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.505    14.846    play_mini_game/CLK
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[29]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    play_mini_game/two_sec_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.157ns (37.489%)  route 3.597ns (62.511%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.143    10.900    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.505    14.846    play_mini_game/CLK
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[30]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    play_mini_game/two_sec_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.157ns (37.489%)  route 3.597ns (62.511%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.143    10.900    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.505    14.846    play_mini_game/CLK
    SLICE_X62Y27         FDRE                                         r  play_mini_game/two_sec_count_reg[31]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    play_mini_game/two_sec_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.157ns (38.413%)  route 3.458ns (61.587%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.005    10.762    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.504    14.845    play_mini_game/CLK
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    play_mini_game/two_sec_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.157ns (38.413%)  route 3.458ns (61.587%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.005    10.762    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.504    14.845    play_mini_game/CLK
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    play_mini_game/two_sec_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.157ns (38.413%)  route 3.458ns (61.587%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.005    10.762    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.504    14.845    play_mini_game/CLK
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    play_mini_game/two_sec_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.157ns (38.413%)  route 3.458ns (61.587%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          1.005    10.762    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.504    14.845    play_mini_game/CLK
    SLICE_X62Y26         FDRE                                         r  play_mini_game/two_sec_count_reg[27]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    play_mini_game/two_sec_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.157ns (38.463%)  route 3.451ns (61.537%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          0.998    10.754    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  play_mini_game/two_sec_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.502    14.843    play_mini_game/CLK
    SLICE_X62Y25         FDRE                                         r  play_mini_game/two_sec_count_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    play_mini_game/two_sec_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 play_mini_game/two_sec_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/two_sec_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.157ns (38.463%)  route 3.451ns (61.537%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.146    play_mini_game/CLK
    SLICE_X62Y20         FDRE                                         r  play_mini_game/two_sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  play_mini_game/two_sec_count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.249    play_mini_game/two_sec_count_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.829 r  play_mini_game/lfsr_state_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.829    play_mini_game/lfsr_state_reg[5]_i_8_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  play_mini_game/lfsr_state_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.943    play_mini_game/lfsr_state_reg[5]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  play_mini_game/lfsr_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.057    play_mini_game/lfsr_state_reg[5]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  play_mini_game/lfsr_state_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.171    play_mini_game/lfsr_state_reg[5]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  play_mini_game/lfsr_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.294    play_mini_game/lfsr_state_reg[5]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.533 r  play_mini_game/lfsr_state_reg[5]_i_13/O[2]
                         net (fo=1, routed)           1.021     8.554    play_mini_game/lfsr_state_reg[5]_i_13_n_5
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.302     8.856 r  play_mini_game/lfsr_state[5]_i_6/O
                         net (fo=1, routed)           0.776     9.632    play_mini_game/lfsr_state[5]_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.756 r  play_mini_game/lfsr_state[5]_i_1/O
                         net (fo=41, routed)          0.998    10.754    play_mini_game/lfsr_state[5]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  play_mini_game/two_sec_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.502    14.843    play_mini_game/CLK
    SLICE_X62Y25         FDRE                                         r  play_mini_game/two_sec_count_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    play_mini_game/two_sec_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 play_mini_game/lfsr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/random_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.208%)  route 0.153ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.469    play_mini_game/CLK
    SLICE_X63Y20         FDRE                                         r  play_mini_game/lfsr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  play_mini_game/lfsr_state_reg[1]/Q
                         net (fo=4, routed)           0.153     1.763    play_mini_game/lfsr_state_reg_n_0_[1]
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.048     1.811 r  play_mini_game/random_num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    play_mini_game/p_1_in__0[3]
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     1.982    play_mini_game/CLK
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.131     1.614    play_mini_game/random_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 play_mini_game/lfsr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/random_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.570%)  route 0.157ns (45.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.469    play_mini_game/CLK
    SLICE_X63Y20         FDRE                                         r  play_mini_game/lfsr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  play_mini_game/lfsr_state_reg[1]/Q
                         net (fo=4, routed)           0.157     1.767    play_mini_game/lfsr_state_reg_n_0_[1]
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.048     1.815 r  play_mini_game/random_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    play_mini_game/p_1_in__0[2]
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     1.982    play_mini_game/CLK
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.131     1.614    play_mini_game/random_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 play_mini_game/lfsr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/random_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.469    play_mini_game/CLK
    SLICE_X63Y20         FDRE                                         r  play_mini_game/lfsr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  play_mini_game/lfsr_state_reg[1]/Q
                         net (fo=4, routed)           0.157     1.767    play_mini_game/lfsr_state_reg_n_0_[1]
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.812 r  play_mini_game/random_num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    play_mini_game/p_1_in__0[1]
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     1.982    play_mini_game/CLK
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.121     1.604    play_mini_game/random_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 play_mini_game/lfsr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/random_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.350%)  route 0.183ns (49.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.585     1.468    play_mini_game/CLK
    SLICE_X63Y21         FDRE                                         r  play_mini_game/lfsr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  play_mini_game/lfsr_state_reg[5]/Q
                         net (fo=1, routed)           0.183     1.793    play_mini_game/lfsr_state_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.838 r  play_mini_game/random_num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    play_mini_game/p_1_in__0[0]
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     1.982    play_mini_game/CLK
    SLICE_X64Y20         FDRE                                         r  play_mini_game/random_num_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120     1.603    play_mini_game/random_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.445    clk1/CLK
    SLICE_X34Y43         FDRE                                         r  clk1/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk1/slow_clk_reg/Q
                         net (fo=3, routed)           0.175     1.784    clk1/clk_6_25mhz
    SLICE_X34Y43         LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  clk1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.829    clk1/slow_clk_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  clk1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.831     1.958    clk1/CLK
    SLICE_X34Y43         FDRE                                         r  clk1/slow_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.120     1.565    clk1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 play_mini_game/clk_10Hz_unit0/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/clk_10Hz_unit0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.469    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y30         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  play_mini_game/clk_10Hz_unit0/count_reg[30]/Q
                         net (fo=2, routed)           0.125     1.759    play_mini_game/clk_10Hz_unit0/count_reg[30]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  play_mini_game/clk_10Hz_unit0/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.869    play_mini_game/clk_10Hz_unit0/count_reg[28]_i_1__0_n_5
    SLICE_X60Y30         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.854     1.981    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y30         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[30]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.134     1.603    play_mini_game/clk_10Hz_unit0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 play_mini_game/clk_10Hz_unit0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/clk_10Hz_unit0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.584     1.467    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y27         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  play_mini_game/clk_10Hz_unit0/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.758    play_mini_game/clk_10Hz_unit0/count_reg[18]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  play_mini_game/clk_10Hz_unit0/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.868    play_mini_game/clk_10Hz_unit0/count_reg[16]_i_1__0_n_5
    SLICE_X60Y27         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.851     1.978    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y27         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[18]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.134     1.601    play_mini_game/clk_10Hz_unit0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 play_mini_game/clk_10Hz_unit0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/clk_10Hz_unit0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.585     1.468    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y29         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  play_mini_game/clk_10Hz_unit0/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.759    play_mini_game/clk_10Hz_unit0/count_reg[26]
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  play_mini_game/clk_10Hz_unit0/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.869    play_mini_game/clk_10Hz_unit0/count_reg[24]_i_1__0_n_5
    SLICE_X60Y29         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.853     1.980    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y29         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[26]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.134     1.602    play_mini_game/clk_10Hz_unit0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 play_mini_game/clk_10Hz_unit0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/clk_10Hz_unit0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.581     1.464    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y24         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  play_mini_game/clk_10Hz_unit0/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.755    play_mini_game/clk_10Hz_unit0/count_reg[6]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  play_mini_game/clk_10Hz_unit0/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.865    play_mini_game/clk_10Hz_unit0/count_reg[4]_i_1__0_n_5
    SLICE_X60Y24         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.848     1.975    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y24         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[6]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    play_mini_game/clk_10Hz_unit0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 play_mini_game/clk_10Hz_unit0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/clk_10Hz_unit0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.581     1.464    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y25         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  play_mini_game/clk_10Hz_unit0/count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.755    play_mini_game/clk_10Hz_unit0/count_reg[10]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  play_mini_game/clk_10Hz_unit0/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.865    play_mini_game/clk_10Hz_unit0/count_reg[8]_i_1__0_n_5
    SLICE_X60Y25         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.848     1.975    play_mini_game/clk_10Hz_unit0/CLK
    SLICE_X60Y25         FDRE                                         r  play_mini_game/clk_10Hz_unit0/count_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.134     1.598    play_mini_game/clk_10Hz_unit0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    sel_rep_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    sel_rep_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    sel_rep_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   sel_rep_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22   sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y25   play_mini_game/clk_10Hz_unit0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y25   play_mini_game/clk_10Hz_unit0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y26   play_mini_game/clk_10Hz_unit0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y26   play_mini_game/clk_10Hz_unit0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y29   play_mini_game/clk_10Hz_unit0/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y29   play_mini_game/clk_10Hz_unit0/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y29   play_mini_game/clk_10Hz_unit0/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y29   play_mini_game/clk_10Hz_unit0/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y30   play_mini_game/clk_10Hz_unit0/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y30   play_mini_game/clk_10Hz_unit0/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y30   play_mini_game/clk_10Hz_unit0/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y43   clk1/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y43   clk1/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y30   play_mini_game/clk_10Hz_unit0/count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   play_mini_game/clk_10Hz_unit0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   play_mini_game/clk_10Hz_unit0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   play_mini_game/clk_10Hz_unit0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25   play_mini_game/clk_10Hz_unit0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y26   play_mini_game/clk_10Hz_unit0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y26   play_mini_game/clk_10Hz_unit0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y26   play_mini_game/clk_10Hz_unit0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y26   play_mini_game/clk_10Hz_unit0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y27   play_mini_game/clk_10Hz_unit0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y27   play_mini_game/clk_10Hz_unit0/count_reg[17]/C



