
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.371184                       # Number of seconds simulated
sim_ticks                                2371183704000                       # Number of ticks simulated
final_tick                               2371183704000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257802                       # Simulator instruction rate (inst/s)
host_op_rate                                   413027                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              655940123                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669888                       # Number of bytes of host memory used
host_seconds                                  3614.94                       # Real time elapsed on the host
sim_insts                                   931937838                       # Number of instructions simulated
sim_ops                                    1493068912                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109629120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109676352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1112320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1112320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1712955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1713693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              19919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           46233921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46253840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         19919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          469099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               469099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          469099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             19919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          46233921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46722939                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884774                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936506                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649914                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4742367408                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937838                       # Number of instructions committed
system.cpu.committedOps                    1493068912                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560131                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4314                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585132                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560131                       # number of integer instructions
system.cpu.num_fp_insts                          4314                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287848                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170750                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6414                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3205                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292107                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371044                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235491                       # number of memory refs
system.cpu.num_load_insts                   382884765                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4742367408                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937659                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506524      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492302     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      684      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    135      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883793     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068912                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.917962                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1746994                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.423588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            746000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.917962                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         880217994                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        880217994                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    381156928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381156928                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56331573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56331573                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437488501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437488501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437488501                       # number of overall hits
system.cpu.dcache.overall_hits::total       437488501                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1727846                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1727846                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        19153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19153                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1746999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1746999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1746999                       # number of overall misses
system.cpu.dcache.overall_misses::total       1746999                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 587871644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 587871644500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4062682500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4062682500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 591934327000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 591934327000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 591934327000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 591934327000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235500                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004513                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004513                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000340                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003977                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 340233.819739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 340233.819739                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 212117.292330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 212117.292330                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 338829.230583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 338829.230583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 338829.230583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 338829.230583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        19283                       # number of writebacks
system.cpu.dcache.writebacks::total             19283                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1727846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1727846                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        19153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19153                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1746999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1746999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1746999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1746999                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 586143798500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 586143798500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4043529500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4043529500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 590187328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 590187328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 590187328000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 590187328000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003977                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 339233.819739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 339233.819739                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 211117.292330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 211117.292330                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 337829.230583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 337829.230583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 337829.230583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 337829.230583                       # average overall mshr miss latency
system.cpu.dcache.replacements                1745970                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           440.980679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1774669.198413                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            426000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   440.980679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.861290                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861290                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300584                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649158                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649158                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649158                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    112038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112038000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    112038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    112038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112038000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649914                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 148198.412698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 148198.412698                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 148198.412698                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 148198.412698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 148198.412698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 148198.412698                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          756                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          756                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          756                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    111282000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111282000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    111282000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111282000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    111282000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111282000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 147198.412698                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 147198.412698                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 147198.412698                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 147198.412698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 147198.412698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 147198.412698                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.959369                       # Cycle average of tags in use
system.l2.tags.total_refs                     2121428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1727370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.228126                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    423500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.374359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.100116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1017.484894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.006225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999960                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29679602                       # Number of tag accesses
system.l2.tags.data_accesses                 29679602                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        19283                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19283                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1781                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          31905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31905                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 33686                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33700                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data                33686                       # number of overall hits
system.l2.overall_hits::total                   33700                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17367                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              742                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1695941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1695941                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 742                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1713308                       # number of demand (read+write) misses
system.l2.demand_misses::total                1714050                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                742                       # number of overall misses
system.l2.overall_misses::cpu.data            1713308                       # number of overall misses
system.l2.overall_misses::total               1714050                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   4010333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4010333500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    110109500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110109500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 583472260000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 583472260000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     110109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  587482593500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     587592703000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    110109500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 587482593500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    587592703000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        19283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          19148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1727846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1727846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               756                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1746994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1747750                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              756                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1746994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1747750                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.906988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906988                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.981535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981535                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.980718                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980718                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.980718                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980718                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 230916.882593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 230916.882593                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 148395.552561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 148395.552561                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 344040.423576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 344040.423576                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 148395.552561                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 342893.743273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 342809.546396                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 148395.552561                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 342893.743273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 342809.546396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17713                       # number of writebacks
system.l2.writebacks::total                     17713                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      1372601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1372601                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17367                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          742                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1695941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1695941                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1713308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1714050                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1713308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1714050                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3975599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3975599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    108625500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    108625500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 580080378000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 580080378000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    108625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 584055977500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 584164603000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    108625500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 584055977500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 584164603000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.906988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.906988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.981535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981535                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.980718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.980718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980718                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 228916.882593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 228916.882593                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 146395.552561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 146395.552561                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 342040.423576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 342040.423576                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 146395.552561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 340893.743273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 340809.546396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 146395.552561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 340893.743273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 340809.546396                       # average overall mshr miss latency
system.l2.replacements                        1726346                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2047.824598                       # Cycle average of tags in use
system.l3.tags.total_refs                     2896929                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1728891                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.675600                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       13.842557                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.387570                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       2033.594471                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.006759                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000189                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.992966                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999914                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1255                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  29141507                       # Number of tag accesses
system.l3.tags.data_accesses                 29141507                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17713                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17713                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data            345                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               349                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                   353                       # number of demand (read+write) hits
system.l3.demand_hits::total                      357                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    4                       # number of overall hits
system.l3.overall_hits::cpu.data                  353                       # number of overall hits
system.l3.overall_hits::total                     357                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17359                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17359                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1695596                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1696334                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1712955                       # number of demand (read+write) misses
system.l3.demand_misses::total                1713693                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data            1712955                       # number of overall misses
system.l3.overall_misses::total               1713693                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   3923454500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3923454500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    106377500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 574990657500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 575097035000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     106377500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  578914112000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     579020489500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    106377500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 578914112000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    579020489500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17713                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17713                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17367                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17367                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          742                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1695941                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1696683                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               742                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1713308                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1714050                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              742                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1713308                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1714050                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999539                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999539                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.994609                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999797                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999794                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.994609                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999794                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999792                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.994609                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999794                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999792                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 226018.463045                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 226018.463045                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 144142.953930                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 339108.288472                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 339023.467666                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 144142.953930                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 337962.241857                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 337878.773794                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 144142.953930                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 337962.241857                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 337878.773794                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17380                       # number of writebacks
system.l3.writebacks::total                     17380                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks       529648                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        529648                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17359                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17359                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1695596                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1696334                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1712955                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1713693                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1712955                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1713693                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3836659500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3836659500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    102687500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 566512677500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 566615365000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    102687500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 570349337000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 570452024500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    102687500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 570349337000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 570452024500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999539                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999539                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.994609                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999797                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999794                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.994609                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999794                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999792                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.994609                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999794                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999792                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 221018.463045                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 221018.463045                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 139142.953930                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 334108.288472                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 334023.467666                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 139142.953930                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 332962.241857                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 332878.773794                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 139142.953930                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 332962.241857                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 332878.773794                       # average overall mshr miss latency
system.l3.replacements                        1726843                       # number of replacements
system.membus.snoop_filter.tot_requests       3425181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1711488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1696334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17380                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1693683                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17359                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1696334                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      5138449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      5138449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5138449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    110788672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    110788672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110788672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1713693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1713693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1713693                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3494714500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8568477500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3494030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1746280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1683073                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1683072                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1728602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3980748                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1727846                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5239968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5241785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113041728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113109632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2271774                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1133632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4019529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.418724                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493351                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2336455     58.13%     58.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1683073     41.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4019529                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1766603000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2620493500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3426577                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1712527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         545428                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       545428                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2371183704000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1696683                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        35093                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3404277                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17367                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17367                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1696683                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5140627                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    110832832                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1726843                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1112320                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3440893                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.158514                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.365222                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2895465     84.15%     84.15% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 545428     15.85%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3440893                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1731001500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2571075000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
