"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[1147],{1716:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>i,contentTitle:()=>s,default:()=>p,frontMatter:()=>c,metadata:()=>a,toc:()=>u});const a=JSON.parse('{"id":"projects/project-mcu-datalogger/arrange-annotate","title":"Schema 3 - Arrange, Annotate","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/arrange-annotate.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/arrange-annotate","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/arrange-annotate","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/09_projects/02_project-mcu-datalogger/arrange-annotate.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Four-layer PCB Routing","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/4layer-routing"},"next":{"title":"Schema 3 - Associate","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/associate"}}');var n=r(4848),o=r(8453);const c={},s="Schema 3 - Arrange, Annotate",i={},u=[];function d(e){const t={h1:"h1",header:"header",...(0,o.R)(),...e.components};return(0,n.jsx)(t.header,{children:(0,n.jsx)(t.h1,{id:"schema-3---arrange-annotate",children:"Schema 3 - Arrange, Annotate"})})}function p(e={}){const{wrapper:t}={...(0,o.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(d,{...e})}):d(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>c,x:()=>s});var a=r(6540);const n={},o=a.createContext(n);function c(e){const t=a.useContext(o);return a.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function s(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:c(e.components),a.createElement(o.Provider,{value:t},e.children)}}}]);