# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap igloo C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/igloo 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:57:38 on Aug 25,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SPI_Master
# -- Compiling architecture RTL of SPI_Master
# End time: 11:57:38 on Aug 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:57:38 on Aug 25,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SPI_Master_CS
# -- Compiling architecture RTL of SPI_Master_CS
# -- Loading entity SPI_Master
# End time: 11:57:38 on Aug 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 11:57:38 on Aug 25,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SPI_Master_CS_TB
# -- Compiling architecture TB of SPI_Master_CS_TB
# ** Error: C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(41): Real literal 3.8 is not of type std.STANDARD.INTEGER.
# -- Loading entity SPI_Master_CS
# ** Error: C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(84): VHDL Compiler exiting
# End time: 11:57:38 on Aug 25,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/Microsemi/Libero_SoC_v11.9/Modelsim/win32acoem/vcom failed.
# Error in macro ./run.do line 15
# C:/Microsemi/Libero_SoC_v11.9/Modelsim/win32acoem/vcom failed.
#     while executing
# "vcom -2008 -explicit  -work presynth "${PROJECT_DIR}/stimulus/SPI_Master_CS_tb.vhd""
