# ğŸ§  Virtual Memory Management in RISC-V (Sv39)

This project explores **virtual memory** in the **RISC-V architecture**, focusing on how paging and memory isolation are handled using **hierarchical page tables** and the **SATP** mechanism.

The assignment gives hands-on experience with:
- Creating and configuring page tables
- Working with different privilege modes (Machine, Supervisor, and User)
- Using the `satp` register for paging
- Verifying address translations on execution

---

## ğŸš€ Problem Overview

Modern computer systems use virtual memory to efficiently manage physical memory and isolate processes. RISC-V supports this using **Sv39 paging**, a hierarchical page table scheme that allows for 39-bit virtual addressing.

In this assignment, we simulate virtual memory behavior by:

1. Switching privilege levels
2. Setting up the page table
3. Configuring the SATP register
4. Entering user mode
5. Observing virtual-to-physical address translation

---

## ğŸ› ï¸ Steps Involved

### âœ… Step 1: Switch from Machine Mode to Supervisor Mode

Begin by changing the privilege level of execution using the appropriate CSRs (`mstatus`, `mepc`, etc.).

---

### âœ… Step 2: Initialize the Page Table

Set up the page table entries in memory, following the **Sv39** hierarchical format. Ensure proper alignment and permission bits are configured based on the desired mappings.

ğŸ“Œ **Insert Page Table Structure Here:**

![Page Table Structure - Sv39](URL_TO_SV39_PAGE_TABLE_IMAGE)

---

### âœ… Step 3: Configure the SATP Register

Write the appropriate configuration into the `satp` register:
- Set mode to Sv39
- Assign the physical address of the root page table
- Update other required fields (ASID, etc.)

---

### âœ… Step 4: Switch to User Mode

After configuring the page table and `satp`, switch the privilege level to **User Mode** and start execution.

---

### âœ… Step 5: Observe Address Translation

Check the memory dumps or Spike logs to confirm that physical addresses are being replaced with their corresponding virtual addresses â€” indicating successful paging.

ğŸ“Œ **Insert Physical Address Screenshot Here:**

![Address Translation Output](URL_TO_PHYSICAL_ADDRESS_IMAGE)

---

## ğŸ“š Key Concepts Practiced

- RISC-V privilege modes: M-mode, S-mode, U-mode
- CSR manipulation (`mstatus`, `satp`, `mepc`, etc.)
- Page table setup (Sv39)
- Virtual-to-physical address mapping
- SATP configuration and paging enablement

---

## ğŸ–¼ï¸ File Structure

â”œâ”€â”€ main.S # RISC-V assembly file
â”œâ”€â”€ Makefile # Build file (for Spike or QEMU)
â”œâ”€â”€ dump.log # Output dump from Spike
â”œâ”€â”€ README.md # This file
---

## ğŸ“Œ Notes

- Ensure all memory structures (page tables, stack, etc.) are properly aligned.
- Use `spike` and `pk` or `qemu-riscv64` to test your program.
- Debug using `--dump-dts` or log outputs from memory dumps.

---

## ğŸ§ª Tools Used

- [Spike](https://github.com/riscv-software-src/riscv-isa-sim)
- [RARS (for initial testing)](https://github.com/TheThirdOne/rars)
- QEMU (for simulating full environment)

---

## âœï¸ Author

Your Name â€” 3rd Year B.Tech CSE, IIT Madras  
This project was done as part of coursework on RISC-V architecture and memory management.

---

## ğŸ“· Screenshots

- âœ… Page Table Structure (Sv39)
- âœ… Physical Address View (Post Translation)

---
