# APB Slave Design
* UART Design Block diagram
* UART Register Space
* UART Register block design in verilog using APB Slave
  - APB Bus FSM
  - Read Handling
  - write Handling
