Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/examone/final/final.vhd" in Library work.
Entity <final> compiled.
Entity <final> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <final> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <final> in library <work> (Architecture <behavioral>).
Entity <final> analyzed. Unit <final> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <final>.
    Related source file is "D:/examone/final/final.vhd".
    Found 16x7-bit ROM for signal <seven$mux0001> created at line 181.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <en2>.
    Found 7-bit register for signal <seven>.
    Found 1-bit register for signal <f_25>.
    Found 1-bit register for signal <f_50>.
    Found 1-bit register for signal <f_75>.
    Found 7-bit updown counter for signal <counter>.
    Found 32-bit up counter for signal <counter5_1>.
    Found 32-bit up counter for signal <counter5_2>.
    Found 32-bit up counter for signal <counter_clk>.
    Found 8-bit register for signal <decimal>.
    Found 8-bit adder for signal <decimal$addsub0000>.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0000> created at line 125.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0001> created at line 126.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0002> created at line 129.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0003> created at line 132.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0004> created at line 135.
    Found 8-bit comparator lessequal for signal <decimal$cmp_le0005> created at line 138.
    Found 1-bit register for signal <ds5_1>.
    Found 32-bit comparator less for signal <ds5_1$cmp_lt0000> created at line 65.
    Found 1-bit register for signal <ds5_2>.
    Found 32-bit comparator less for signal <ds5_2$cmp_lt0000> created at line 83.
    Found 32-bit comparator greater for signal <en1$cmp_gt0000> created at line 158.
    Found 4-bit register for signal <seven_s>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <final> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 3
 7-bit updown counter                                  : 1
# Registers                                            : 10
 1-bit register                                        : 7
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 9
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 8-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <final>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seven_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <final> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 3
 7-bit updown counter                                  : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 9
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 8-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <final> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : final.ngr
Top Level Output File Name         : final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 486
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 96
#      LUT2                        : 10
#      LUT2_L                      : 1
#      LUT3                        : 22
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 74
#      LUT4_D                      : 5
#      LUT4_L                      : 3
#      MUXCY                       : 153
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 129
#      FD                          : 13
#      FDE                         : 6
#      FDR                         : 98
#      FDRS                        : 4
#      FDS                         : 7
#      FDS_1                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                      117  out of    768    15%  
 Number of Slice Flip Flops:            129  out of   1536     8%  
 Number of 4 input LUTs:                226  out of   1536    14%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    124    11%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_51(clk_51:O)                   | BUFG(*)(decimal_0)     | 63    |
clk                                | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.074ns (Maximum Frequency: 123.850MHz)
   Minimum input arrival time before clock: 5.482ns
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_51'
  Clock period: 8.074ns (frequency: 123.850MHz)
  Total number of paths / destination ports: 2496 / 117
-------------------------------------------------------------------------
Delay:               8.074ns (Levels of Logic = 10)
  Source:            counter_1 (FF)
  Destination:       decimal_6 (FF)
  Source Clock:      clk_51 rising
  Destination Clock: clk_51 rising

  Data Path: counter_1 to decimal_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            21   0.626   1.583  counter_1 (counter_1)
     LUT4:I0->O            1   0.479   0.740  decimal_mux0007<6>1_SW0 (N9)
     LUT4:I2->O            1   0.479   0.851  decimal_mux0007<6>1 (decimal_mux0007<6>)
     LUT2:I1->O            1   0.479   0.000  Madd_decimal_addsub0000_lut<1> (Madd_decimal_addsub0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  Madd_decimal_addsub0000_cy<1> (Madd_decimal_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_decimal_addsub0000_cy<2> (Madd_decimal_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_decimal_addsub0000_cy<3> (Madd_decimal_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_decimal_addsub0000_cy<4> (Madd_decimal_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_decimal_addsub0000_cy<5> (Madd_decimal_addsub0000_cy<5>)
     XORCY:CI->O           1   0.786   0.740  Madd_decimal_addsub0000_xor<6> (decimal_addsub0000<6>)
     LUT3:I2->O            1   0.479   0.000  decimal_mux0006<6>1 (decimal_mux0006<6>)
     FD:D                      0.176          decimal_6
    ----------------------------------------
    Total                      8.074ns (4.161ns logic, 3.913ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.986ns (frequency: 143.137MHz)
  Total number of paths / destination ports: 3230 / 130
-------------------------------------------------------------------------
Delay:               6.986ns (Levels of Logic = 10)
  Source:            counter5_2_8 (FF)
  Destination:       ds5_2 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: counter5_2_8 to ds5_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.626   1.066  counter5_2_8 (counter5_2_8)
     LUT4:I0->O            1   0.479   0.000  counter5_2_cmp_eq0000_wg_lut<0> (counter5_2_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  counter5_2_cmp_eq0000_wg_cy<0> (counter5_2_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  counter5_2_cmp_eq0000_wg_cy<1> (counter5_2_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  counter5_2_cmp_eq0000_wg_cy<2> (counter5_2_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  counter5_2_cmp_eq0000_wg_cy<3> (counter5_2_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  counter5_2_cmp_eq0000_wg_cy<4> (counter5_2_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  counter5_2_cmp_eq0000_wg_cy<5> (counter5_2_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  counter5_2_cmp_eq0000_wg_cy<6> (counter5_2_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.246   1.750  counter5_2_cmp_eq0000_wg_cy<7> (counter5_2_cmp_eq0000)
     LUT2:I1->O            1   0.479   0.681  ds5_2_or00001 (ds5_2_or0000)
     FDS_1:S                   0.892          ds5_2
    ----------------------------------------
    Total                      6.986ns (3.490ns logic, 3.497ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_51'
  Total number of paths / destination ports: 29 / 20
-------------------------------------------------------------------------
Offset:              5.482ns (Levels of Logic = 3)
  Source:            up_down (PAD)
  Destination:       counter_2 (FF)
  Destination Clock: clk_51 rising

  Data Path: up_down to counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.715   1.304  up_down_IBUF (up_down_IBUF)
     LUT4:I0->O            5   0.479   0.842  counter_and00001 (counter_and0000)
     LUT3:I2->O            3   0.479   0.771  Mcount_counter_val1 (Mcount_counter_val)
     FDR:R                     0.892          counter_2
    ----------------------------------------
    Total                      5.482ns (2.565ns logic, 2.917ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_51'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            f_75 (FF)
  Destination:       f_75 (PAD)
  Source Clock:      clk_51 rising

  Data Path: f_75 to f_75
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.626   0.771  f_75 (f_75_OBUF)
     OBUF:I->O                 4.909          f_75_OBUF (f_75)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.18 secs
 
--> 

Total memory usage is 4517256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

