v 20091004 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=$Date$
T 53900 40500 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 5 10 1 1 0 0 1
auth=$Author$
T 50200 40800 5 8 1 1 0 0 1
fname=$Source$
T 53200 41200 5 14 1 1 0 4 1
title=Parallel Clock Regulators
}
N 51900 48000 53300 48000 4
N 41500 44900 41800 44900 4
T 50700 40200 9 10 1 0 0 0 1
1
T 52100 40200 9 10 1 0 0 0 1
1
N 44500 47500 46500 47500 4
C 46500 47400 1 0 0 out-1.sym
{
T 46500 47700 5 10 0 0 0 0 1
device=OUTPUT
T 46500 47700 5 10 1 1 0 0 1
refdes=Vn
}
C 51300 47900 1 0 0 in-1.sym
{
T 51300 48200 5 10 0 0 0 0 1
device=INPUT
T 51300 48200 5 10 1 1 0 0 1
refdes=V+
}
C 40900 44800 1 0 0 in-1.sym
{
T 40900 45100 5 10 0 0 0 0 1
device=INPUT
T 40900 45100 5 10 1 1 0 0 1
refdes=Vlo
}
C 40900 43300 1 0 0 in-1.sym
{
T 40900 43600 5 10 0 0 0 0 1
device=INPUT
T 40900 43600 5 10 1 1 0 0 1
refdes=V-
}
C 41400 41800 1 0 0 gnd-1.sym
C 40900 42000 1 0 0 in-1.sym
{
T 40900 42300 5 10 0 0 0 0 1
device=INPUT
T 40900 42300 5 10 1 1 0 0 1
refdes=GND
}
C 52800 46000 1 0 0 LM195H.sym
{
T 53400 46500 5 10 0 0 0 0 1
device=LM195H
T 53400 46500 5 10 1 1 0 0 1
refdes=Q5
T 53600 46800 5 10 0 0 0 0 1
footprint=TO-5
}
C 52800 45200 1 0 0 IRLR014N.sym
{
T 53400 45700 5 10 0 0 0 0 1
device=IRLR014N
T 53500 45800 5 10 1 1 0 0 1
refdes=Q4
T 54200 45500 5 10 0 1 0 0 1
footprint=TO252
}
C 51900 46400 1 0 0 resistor.sym
{
T 52200 46800 5 10 0 0 0 0 1
device=RESISTOR
T 52100 46700 5 10 1 1 0 0 1
refdes=R4
T 52200 46200 5 10 1 1 0 0 1
value=10k
T 51900 46400 5 10 0 0 0 0 1
footprint=0603
T 52400 46400 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 52800 45400 51600 45400 4
N 51900 45400 51900 46500 4
C 50600 45000 1 0 0 LT1078S8.sym
{
T 51300 45800 5 10 0 0 0 0 1
device=LT1078IS8
T 51300 45600 5 10 1 1 0 0 1
refdes=U1
T 51300 46400 5 10 0 0 0 0 1
symversion=0.1
T 51600 45600 5 10 0 0 0 0 1
footprint=SO8
T 50600 45000 5 10 0 0 0 0 1
slot=2
}
C 54200 45000 1 0 0 polarcap.sym
{
T 54400 45700 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 54400 45500 5 10 1 1 0 0 1
refdes=C3
T 54400 45900 5 10 0 0 0 0 1
symversion=0.1
T 54400 44800 5 10 1 1 0 0 1
value=22uF
T 54200 45000 5 10 0 1 0 0 1
footprint=EIA7343
T 54200 45000 5 10 0 1 0 0 1
spec=25WVDC
}
C 53300 45100 1 0 0 resistor.sym
{
T 53600 45500 5 10 0 0 0 0 1
device=RESISTOR
T 53500 45400 5 10 1 1 0 0 1
refdes=R6
T 53600 44900 5 10 1 1 0 0 1
value=1.8
T 53300 45100 5 10 0 0 0 0 1
footprint=0603
T 53800 45100 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 52800 47000 1 0 0 LM195H.sym
{
T 53400 47500 5 10 0 0 0 0 1
device=LM195H
T 53400 47500 5 10 1 1 0 0 1
refdes=Q6
T 53600 47800 5 10 0 0 0 0 1
footprint=TO-5
}
C 54100 46800 1 0 0 polarcap.sym
{
T 54300 47500 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 54300 47300 5 10 1 1 0 0 1
refdes=C4
T 54300 47700 5 10 0 0 0 0 1
symversion=0.1
T 54300 46600 5 10 1 1 0 0 1
value=22uF
T 54100 46800 5 10 0 1 0 0 1
footprint=EIA7343
T 54100 46800 5 10 0 1 0 0 1
spec=25WVDC
}
C 54900 46700 1 0 0 gnd-1.sym
N 53300 47000 54100 47000 4
N 52800 48000 52800 47500 4
C 53400 43100 1 90 0 resistor.sym
{
T 53000 43400 5 10 0 0 90 0 1
device=RESISTOR
T 53100 43300 5 10 1 1 90 0 1
refdes=R5
T 53600 43400 5 10 1 1 90 0 1
value=3.3k
T 53400 43100 5 10 0 0 90 0 1
footprint=0603
T 53400 43600 5 10 0 1 90 0 1
spec=5% 1/10W
}
N 53300 45200 53300 44000 4
N 53300 44300 55300 44300 4
C 55300 44200 1 0 0 out-1.sym
{
T 55300 44500 5 10 0 0 0 0 1
device=OUTPUT
T 55300 44500 5 10 1 1 0 0 1
refdes=Vp
}
C 53200 42800 1 0 0 gnd-1.sym
N 50600 45200 50600 44300 4
N 50600 44300 53300 44300 4
C 50000 45500 1 0 0 in-1.sym
{
T 50000 45800 5 10 0 0 0 0 1
device=INPUT
T 50000 45800 5 10 1 1 0 0 1
refdes=Vhi
}
C 44000 45700 1 0 0 LM195H.sym
{
T 44600 46200 5 10 0 0 0 0 1
device=LM195H
T 44600 46200 5 10 1 1 0 0 1
refdes=Q1
T 44800 46500 5 10 0 0 0 0 1
footprint=TO-5
}
C 44000 44900 1 0 0 IRLR014N.sym
{
T 44600 45400 5 10 0 0 0 0 1
device=IRLR014N
T 44700 45500 5 10 1 1 0 0 1
refdes=Q2
T 45400 45200 5 10 0 1 0 0 1
footprint=TO252
}
C 43100 46100 1 0 0 resistor.sym
{
T 43400 46500 5 10 0 0 0 0 1
device=RESISTOR
T 43300 46400 5 10 1 1 0 0 1
refdes=R1
T 43400 45900 5 10 1 1 0 0 1
value=10k
T 43100 46100 5 10 0 0 0 0 1
footprint=0603
T 43600 46100 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 44000 45100 42800 45100 4
N 43100 45100 43100 46200 4
C 41800 44700 1 0 0 LT1078S8.sym
{
T 42500 45500 5 10 0 0 0 0 1
device=LT1078IS8
T 42500 45300 5 10 1 1 0 0 1
refdes=U1
T 42500 46100 5 10 0 0 0 0 1
symversion=0.1
T 42800 45300 5 10 0 0 0 0 1
footprint=SO8
}
N 44500 44900 44500 44600 4
C 44000 43600 1 0 0 LM195H.sym
{
T 44600 44100 5 10 0 0 0 0 1
device=LM195H
T 44600 44100 5 10 1 1 0 0 1
refdes=Q3
T 44800 44400 5 10 0 0 0 0 1
footprint=TO-5
}
N 44500 44600 44000 44600 4
N 44000 44600 44000 44100 4
C 46300 46500 1 0 1 polarcap.sym
{
T 46100 47200 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 46100 47000 5 10 1 1 0 6 1
refdes=C1
T 46100 47400 5 10 0 0 0 6 1
symversion=0.1
T 46100 46300 5 10 1 1 0 6 1
value=22uF
T 46300 46500 5 10 0 1 0 6 1
footprint=EIA7343
T 46300 46500 5 10 0 1 0 6 1
spec=25WVDC
}
C 44500 46600 1 0 0 resistor.sym
{
T 44800 47000 5 10 0 0 0 0 1
device=RESISTOR
T 44700 46900 5 10 1 1 0 0 1
refdes=R3
T 44800 46400 5 10 1 1 0 0 1
value=1.8
T 44500 46600 5 10 0 0 0 0 1
footprint=0603
T 45000 46600 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 44500 46700 41800 46700 4
N 41800 46700 41800 45300 4
C 44600 47500 1 90 0 resistor.sym
{
T 44200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 44300 47700 5 10 1 1 90 0 1
refdes=R2
T 44800 47800 5 10 1 1 90 0 1
value=3.3k
T 44600 47500 5 10 0 0 90 0 1
footprint=0603
T 44600 48000 5 10 0 1 90 0 1
spec=5% 1/10W
}
N 44500 46700 44500 47500 4
C 43900 48100 1 0 0 gnd-1.sym
N 44500 48400 44000 48400 4
C 46200 44700 1 0 1 polarcap.sym
{
T 46000 45400 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 46000 45200 5 10 1 1 0 6 1
refdes=C2
T 46000 45600 5 10 0 0 0 6 1
symversion=0.1
T 46000 44500 5 10 1 1 0 6 1
value=22uF
T 46200 44700 5 10 0 1 0 6 1
footprint=EIA7343
T 46200 44700 5 10 0 1 0 6 1
spec=25WVDC
}
N 44500 44900 45300 44900 4
N 41500 43400 47100 43400 4
N 44500 43400 44500 43600 4
C 47200 46400 1 0 0 capacitor-1.sym
{
T 47400 47100 5 10 0 0 0 0 1
device=CAPACITOR
T 47400 46900 5 10 1 1 0 0 1
refdes=C5
T 47400 47300 5 10 0 0 0 0 1
symversion=0.1
T 47400 46200 5 10 1 1 0 0 1
value=0.1uF
T 47200 46400 5 10 0 1 0 0 1
footprint=0603
T 47200 46400 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 47100 46300 1 0 0 gnd-1.sym
N 50000 47100 51900 47100 4
C 49100 47000 1 0 0 resistor.sym
{
T 49400 47400 5 10 0 0 0 0 1
device=RESISTOR
T 49300 47300 5 10 1 1 0 0 1
refdes=R7
T 49400 46800 5 10 1 1 0 0 1
value=470
T 49100 47000 5 10 0 1 0 0 1
footprint=2512
T 49100 47000 5 10 0 1 0 0 1
spec=5% 1W
}
C 49200 43200 1 0 1 capacitor-1.sym
{
T 49000 43900 5 10 0 0 0 6 1
device=CAPACITOR
T 49000 43700 5 10 1 1 0 6 1
refdes=C6
T 49000 44100 5 10 0 0 0 6 1
symversion=0.1
T 48600 43200 5 10 1 1 0 6 1
value=0.1uF
T 49200 43200 5 10 0 1 0 6 1
footprint=0603
T 48700 43400 5 10 0 1 0 6 1
spec=25WVDC X7R
}
C 49300 43100 1 0 1 gnd-1.sym
N 48300 43400 48000 43400 4
C 47100 43300 1 0 0 resistor.sym
{
T 47400 43700 5 10 0 0 0 0 1
device=RESISTOR
T 47300 43600 5 10 1 1 0 0 1
refdes=R8
T 47400 43100 5 10 1 1 0 0 1
value=470
T 47100 43300 5 10 0 1 0 0 1
footprint=2512
T 47100 43300 5 10 0 1 0 0 1
spec=5% 1W
}
C 47900 44300 1 0 0 LT1078S8-pwr.sym
{
T 48600 45100 5 10 0 0 0 0 1
device=LT1078IS8
T 48400 44700 5 10 1 1 0 0 1
refdes=U1
T 48600 45700 5 10 0 0 0 0 1
symversion=0.1
T 48900 44900 5 10 0 0 0 0 1
footprint=SO8
}
N 48100 44300 48100 43400 4
N 51900 48000 51900 47100 4
N 49100 47100 48100 47100 4
N 48100 47100 48100 45100 4
C 55300 42400 1 0 0 out-1.sym
{
T 55300 42700 5 10 0 0 0 0 1
device=OUTPUT
T 55300 42700 5 10 1 1 0 0 1
refdes=Ret
}
N 55100 45200 55100 42500 4
N 46600 42500 55300 42500 4
N 46600 42500 46600 46700 4
C 46300 44600 1 0 1 gnd-1.sym
N 46600 46700 46300 46700 4
