TimeQuest Timing Analyzer report for C5G_HDMI_VPG
Tue Nov 20 15:02:38 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1100mV 85C Model Metastability Report
 18. Slow 1100mV 0C Model Fmax Summary
 19. Slow 1100mV 0C Model Setup Summary
 20. Slow 1100mV 0C Model Hold Summary
 21. Slow 1100mV 0C Model Recovery Summary
 22. Slow 1100mV 0C Model Removal Summary
 23. Slow 1100mV 0C Model Minimum Pulse Width Summary
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1100mV 0C Model Metastability Report
 29. Fast 1100mV 85C Model Setup Summary
 30. Fast 1100mV 85C Model Hold Summary
 31. Fast 1100mV 85C Model Recovery Summary
 32. Fast 1100mV 85C Model Removal Summary
 33. Fast 1100mV 85C Model Minimum Pulse Width Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Fast 1100mV 85C Model Metastability Report
 39. Fast 1100mV 0C Model Setup Summary
 40. Fast 1100mV 0C Model Hold Summary
 41. Fast 1100mV 0C Model Recovery Summary
 42. Fast 1100mV 0C Model Removal Summary
 43. Fast 1100mV 0C Model Minimum Pulse Width Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1100mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Signal Integrity Metrics (Slow 1100mv 0c Model)
 57. Signal Integrity Metrics (Slow 1100mv 85c Model)
 58. Signal Integrity Metrics (Fast 1100mv 0c Model)
 59. Signal Integrity Metrics (Fast 1100mv 85c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; C5G_HDMI_VPG                                        ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CGXFC5C6F27C7                                      ;
; Timing Models      ; Preliminary                                         ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.80        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.0%      ;
;     Processors 3-4         ;  25.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; C5G_HDMI_VPG.sdc ; OK     ; Tue Nov 20 15:02:20 2018 ;
+------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                           ; Source                                                                                  ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; clock_50_1                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B5B }                                                                         ;
; clock_50_2                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B6A }                                                                         ;
; clock_50_3                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B7A }                                                                         ;
; clock_50_4                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B8A }                                                                         ;
; clock_125                                                                            ; Base      ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_125_p }                                                                          ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; 833.333 ; 1.2 MHz    ; 0.000 ; 416.666 ; 50.00      ; 250       ; 1           ;       ;        ;           ;            ; false    ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]   ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }   ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; 6.172   ; 162.02 MHz ; 0.000 ; 3.086   ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]         ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0] ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk } ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] }             ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                        ;
+-----------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------------------+------+
; 10.9 MHz  ; 10.9 MHz        ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 64.65 MHz ; 64.65 MHz       ; clock_50_3                                                                           ;      ;
; 124.1 MHz ; 124.1 MHz       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
; 179.5 MHz ; 179.5 MHz       ; clock_50_2                                                                           ;      ;
+-----------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -87.977 ; -3841.625     ;
; clock_50_3                                                                           ; 1.375   ; 0.000         ;
; clock_50_2                                                                           ; 14.429  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 825.275 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                           ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; clock_50_3                                                                           ; 0.316 ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.443 ; 0.000         ;
; clock_50_2                                                                           ; 0.447 ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.447 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 16.304 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 1.015 ; 0.000            ;
+------------+-------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.400   ; 0.000         ;
; clock_50_2                                                                           ; 9.163   ; 0.000         ;
; clock_50_3                                                                           ; 9.350   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.989 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; 5.426  ; 7.470  ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; 7.668  ; 7.688  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; 7.668  ; 7.688  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; 14.423 ; 15.785 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; 14.423 ; 15.785 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                      ;
+-------------+------------+--------+---------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall    ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+---------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; -2.113 ; -3.551  ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; -3.071 ; -3.324  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; -3.071 ; -3.324  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; -8.983 ; -10.265 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; -8.983 ; -10.265 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+---------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 4.441 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 7.397 ; 8.273 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 6.720 ; 6.787 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 6.809 ; 7.401 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 6.635 ; 7.020 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 6.456 ; 6.729 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.981 ; 4.991 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.748 ; 7.133 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.476 ; 6.697 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.722 ; 7.070 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 7.397 ; 8.273 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 6.670 ; 7.263 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.666 ; 6.884 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 6.680 ; 6.994 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.784 ; 5.962 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 6.445 ; 6.621 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 6.097 ; 6.316 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 6.428 ; 6.953 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.955 ; 6.320 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 6.326 ; 6.465 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 6.772 ; 7.379 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 6.568 ; 6.807 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 6.631 ; 6.855 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 6.682 ; 6.994 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.028 ; 5.038 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.032 ; 5.047 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.001 ; 7.631 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 6.692 ; 6.569 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.429 ; 6.316 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.288 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.139 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 3.603 ; 3.615 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.037 ; 5.175 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.174 ; 5.636 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 5.022 ; 5.370 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 4.863 ; 5.119 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.603 ; 3.615 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 5.103 ; 5.437 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.868 ; 5.098 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 5.063 ; 5.404 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 5.646 ; 6.334 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 5.040 ; 5.511 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 4.992 ; 5.229 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.027 ; 5.338 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.297 ; 4.446 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 4.800 ; 5.007 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 4.533 ; 4.754 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 4.836 ; 5.254 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 4.417 ; 4.700 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.704 ; 4.882 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 5.143 ; 5.644 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.955 ; 5.200 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.979 ; 5.222 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.047 ; 5.349 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.652 ; 3.665 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.656 ; 3.673 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 5.364 ; 5.874 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 5.123 ; 4.950 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.874 ; 4.716 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.995 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; 10.44 MHz  ; 10.44 MHz       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 64.79 MHz  ; 64.79 MHz       ; clock_50_3                                                                           ;      ;
; 125.74 MHz ; 125.74 MHz      ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
; 182.02 MHz ; 182.02 MHz      ; clock_50_2                                                                           ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -92.082 ; -3977.777     ;
; clock_50_3                                                                           ; 1.444   ; 0.000         ;
; clock_50_2                                                                           ; 14.506  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 825.380 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; clock_50_3                                                                           ; 0.253 ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.414 ; 0.000         ;
; clock_50_2                                                                           ; 0.470 ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.484 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 16.436 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 0.968 ; 0.000           ;
+------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                               ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.294   ; 0.000         ;
; clock_50_3                                                                           ; 9.201   ; 0.000         ;
; clock_50_2                                                                           ; 9.280   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.882 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; 4.909  ; 7.109  ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; 7.486  ; 7.626  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; 7.486  ; 7.626  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; 13.970 ; 15.669 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; 13.970 ; 15.669 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                      ;
+-------------+------------+--------+---------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall    ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+---------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; -1.711 ; -3.271  ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; -2.902 ; -3.288  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; -2.902 ; -3.288  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; -8.646 ; -10.069 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; -8.646 ; -10.069 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+---------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 4.336 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 7.126 ; 8.012 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 6.432 ; 6.581 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 6.565 ; 7.150 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 6.398 ; 6.797 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 6.227 ; 6.509 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.840 ; 4.828 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.470 ; 6.900 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.221 ; 6.473 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.463 ; 6.833 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 7.126 ; 8.012 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 6.418 ; 7.018 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.391 ; 6.649 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 6.410 ; 6.767 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.581 ; 5.760 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 6.196 ; 6.414 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.906 ; 6.125 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 6.203 ; 6.722 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.763 ; 6.120 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 6.091 ; 6.264 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 6.509 ; 7.129 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 6.309 ; 6.573 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 6.377 ; 6.650 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 6.432 ; 6.763 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 4.886 ; 4.873 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 4.893 ; 4.885 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 6.748 ; 7.392 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 6.485 ; 6.319 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.241 ; 6.078 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.126 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.059 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 3.494 ; 3.485 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 4.804 ; 5.004 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 4.972 ; 5.427 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 4.829 ; 5.184 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 4.676 ; 4.936 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.494 ; 3.485 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 4.872 ; 5.243 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.660 ; 4.913 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.850 ; 5.205 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 5.422 ; 6.118 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 4.833 ; 5.307 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 4.769 ; 5.033 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 4.804 ; 5.148 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.133 ; 4.281 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 4.600 ; 4.837 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 4.381 ; 4.596 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 4.650 ; 5.062 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 4.263 ; 4.537 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.516 ; 4.717 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.925 ; 5.437 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.743 ; 5.005 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.775 ; 5.055 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 4.843 ; 5.158 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.541 ; 3.531 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.548 ; 3.543 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 5.153 ; 5.675 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.950 ; 4.746 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.721 ; 4.527 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.859 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -40.865 ; -1582.568     ;
; clock_50_3                                                                           ; 3.429   ; 0.000         ;
; clock_50_2                                                                           ; 16.952  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 828.362 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                           ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; clock_50_3                                                                           ; 0.005 ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.188 ; 0.000         ;
; clock_50_2                                                                           ; 0.192 ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.225 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Fast 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 17.901 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Fast 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 0.481 ; 0.000            ;
+------------+-------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.655   ; 0.000         ;
; clock_50_2                                                                           ; 9.098   ; 0.000         ;
; clock_50_3                                                                           ; 9.406   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.234 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; 2.852 ; 5.176 ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; 3.893 ; 4.119 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; 3.893 ; 4.119 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; 7.743 ; 9.299 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; 7.743 ; 9.299 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                     ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; -1.070 ; -2.830 ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; -1.714 ; -1.968 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; -1.714 ; -1.968 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; -5.001 ; -6.181 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; -5.001 ; -6.181 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.692 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.438 ; 5.213 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.813 ; 3.995 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 4.065 ; 4.596 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.865 ; 4.226 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.816 ; 4.075 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.894 ; 2.911 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.951 ; 4.323 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.760 ; 4.040 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.883 ; 4.215 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 4.438 ; 5.213 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.945 ; 4.485 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.847 ; 4.128 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.868 ; 4.181 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 3.363 ; 3.560 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.685 ; 3.932 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 3.484 ; 3.741 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.802 ; 4.275 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.491 ; 3.827 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 3.616 ; 3.827 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.032 ; 4.584 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.849 ; 4.149 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.802 ; 4.090 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.919 ; 4.266 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.941 ; 2.960 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.938 ; 2.962 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 4.167 ; 4.744 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.006 ; 3.815 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.806 ; 3.618 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.630 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.081 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.257 ; 2.275 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.022 ; 3.224 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.275 ; 3.703 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.101 ; 3.425 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.056 ; 3.293 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.257 ; 2.275 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.164 ; 3.487 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 2.997 ; 3.263 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.096 ; 3.407 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.573 ; 4.197 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.162 ; 3.603 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.053 ; 3.320 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.082 ; 3.377 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.664 ; 2.833 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.909 ; 3.151 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.752 ; 2.993 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.037 ; 3.426 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.760 ; 3.030 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.854 ; 3.067 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 3.245 ; 3.710 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.081 ; 3.364 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.023 ; 3.298 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.138 ; 3.456 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.304 ; 2.323 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.301 ; 2.325 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.368 ; 3.847 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.246 ; 3.042 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.066 ; 2.867 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.021 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -38.305 ; -1444.361     ;
; clock_50_3                                                                           ; 4.009   ; 0.000         ;
; clock_50_2                                                                           ; 17.210  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 828.909 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.249 ; -1.180        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.181  ; 0.000         ;
; clock_50_2                                                                           ; 0.183  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.205  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 18.117 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Fast 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 0.438 ; 0.000           ;
+------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                               ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.649   ; 0.000         ;
; clock_50_2                                                                           ; 9.059   ; 0.000         ;
; clock_50_3                                                                           ; 9.406   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.227 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; 2.415 ; 4.511 ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; 3.692 ; 3.919 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; 3.692 ; 3.919 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; 7.135 ; 8.506 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; 7.135 ; 8.506 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                     ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; -0.787 ; -2.422 ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; -1.645 ; -1.903 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; -1.645 ; -1.903 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; -4.630 ; -5.649 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; -4.630 ; -5.649 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.428 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 3.985 ; 4.610 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.387 ; 3.568 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.655 ; 4.084 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.463 ; 3.766 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.409 ; 3.634 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.596 ; 2.605 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.521 ; 3.845 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.359 ; 3.594 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.454 ; 3.747 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.985 ; 4.610 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.540 ; 3.976 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.414 ; 3.667 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.432 ; 3.714 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 3.013 ; 3.168 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.281 ; 3.504 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 3.121 ; 3.336 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.410 ; 3.791 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.138 ; 3.406 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 3.218 ; 3.412 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 3.616 ; 4.059 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.444 ; 3.690 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.399 ; 3.653 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.507 ; 3.793 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.644 ; 2.654 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.645 ; 2.658 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.740 ; 4.212 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.577 ; 3.400 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.403 ; 3.231 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.357 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 1.836 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 1.984 ; 1.993 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.643 ; 2.836 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.904 ; 3.248 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 2.738 ; 3.008 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 2.689 ; 2.893 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 1.984 ; 1.993 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.777 ; 3.058 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 2.636 ; 2.859 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 2.711 ; 2.983 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.167 ; 3.667 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.795 ; 3.149 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.666 ; 2.904 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.692 ; 2.954 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.344 ; 2.477 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.549 ; 2.764 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.422 ; 2.624 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 2.682 ; 2.992 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.438 ; 2.650 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.498 ; 2.690 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.868 ; 3.240 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.715 ; 2.947 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.662 ; 2.902 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.767 ; 3.029 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.031 ; 2.041 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.031 ; 2.045 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 2.981 ; 3.370 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 2.853 ; 2.669 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 2.697 ; 2.518 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 1.766 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -92.082   ; -0.249 ; 16.304   ; 0.438   ; 0.617               ;
;  clock_50_2                                                                           ; 14.429    ; 0.183  ; N/A      ; N/A     ; 9.059               ;
;  clock_50_3                                                                           ; 1.375     ; -0.249 ; 16.304   ; 0.438   ; 9.201               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 1.666               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 825.275   ; 0.205  ; N/A      ; N/A     ; 415.882             ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -92.082   ; 0.181  ; N/A      ; N/A     ; 2.294               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.617               ;
; Design-wide TNS                                                                       ; -3977.777 ; -1.18  ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50_2                                                                           ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clock_50_3                                                                           ; 0.000     ; -1.180 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -3977.777 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; 5.426  ; 7.470  ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; 7.668  ; 7.688  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; 7.668  ; 7.688  ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; 14.423 ; 15.785 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; 14.423 ; 15.785 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                     ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; CPU_RESET_n ; clock_50_2 ; -0.787 ; -2.422 ; Rise       ; clock_50_2                                                                           ;
; SW[*]       ; clock_50_3 ; -1.645 ; -1.903 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
;  SW[9]      ; clock_50_3 ; -1.645 ; -1.903 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;
; SW[*]       ; clock_50_3 ; -4.630 ; -5.649 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  SW[8]      ; clock_50_3 ; -4.630 ; -5.649 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 4.441 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 7.397 ; 8.273 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 6.720 ; 6.787 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 6.809 ; 7.401 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 6.635 ; 7.020 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 6.456 ; 6.729 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.981 ; 4.991 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.748 ; 7.133 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.476 ; 6.697 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.722 ; 7.070 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 7.397 ; 8.273 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 6.670 ; 7.263 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.666 ; 6.884 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 6.680 ; 6.994 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.784 ; 5.962 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 6.445 ; 6.621 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 6.097 ; 6.316 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 6.428 ; 6.953 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.955 ; 6.320 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 6.326 ; 6.465 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 6.772 ; 7.379 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 6.568 ; 6.807 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 6.631 ; 6.855 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 6.682 ; 6.994 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.028 ; 5.038 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.032 ; 5.047 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.001 ; 7.631 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 6.692 ; 6.569 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.429 ; 6.316 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.288 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 1.836 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 1.984 ; 1.993 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.643 ; 2.836 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.904 ; 3.248 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 2.738 ; 3.008 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 2.689 ; 2.893 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 1.984 ; 1.993 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.777 ; 3.058 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 2.636 ; 2.859 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 2.711 ; 2.983 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.167 ; 3.667 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.795 ; 3.149 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.666 ; 2.904 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.692 ; 2.954 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.344 ; 2.477 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.549 ; 2.764 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.422 ; 2.624 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 2.682 ; 2.992 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.438 ; 2.650 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.498 ; 2.690 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.868 ; 3.240 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.715 ; 2.947 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.662 ; 2.902 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.767 ; 3.029 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 2.031 ; 2.041 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.031 ; 2.045 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 2.981 ; 3.370 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 2.853 ; 2.669 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 2.697 ; 2.518 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 1.766 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; CLOCK_125_p    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B5B   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B8A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HDMI_TX_INT    ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[8]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CLOCK_50_B7A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CPU_RESET_n    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B6A   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_125_p(n) ; LVDS         ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_2                                                                           ; clock_50_2                                                                           ; 2529         ; 0        ; 0        ; 0        ;
; clock_50_3                                                                           ; clock_50_3                                                                           ; 1841842      ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                           ; 68           ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; clock_50_2                                                                           ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 240          ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_2                                                                           ; clock_50_2                                                                           ; 2529         ; 0        ; 0        ; 0        ;
; clock_50_3                                                                           ; clock_50_3                                                                           ; 1841842      ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                           ; 68           ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; clock_50_2                                                                           ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 240          ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 11       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 11       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Nov 20 15:02:17 2018
Info: Command: quartus_sta C5G_HDMI_VPG -c C5G_HDMI_VPG
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches.
Info (332104): Reading SDC File: 'C5G_HDMI_VPG.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 250 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -87.977
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -87.977     -3841.625 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.375         0.000 clock_50_3 
    Info (332119):    14.429         0.000 clock_50_2 
    Info (332119):   825.275         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.316         0.000 clock_50_3 
    Info (332119):     0.443         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.447         0.000 clock_50_2 
    Info (332119):     0.447         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case recovery slack is 16.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.304         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 1.015
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.015         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.400         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.163         0.000 clock_50_2 
    Info (332119):     9.350         0.000 clock_50_3 
    Info (332119):   415.989         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -92.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -92.082     -3977.777 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.444         0.000 clock_50_3 
    Info (332119):    14.506         0.000 clock_50_2 
    Info (332119):   825.380         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.253
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.253         0.000 clock_50_3 
    Info (332119):     0.414         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.470         0.000 clock_50_2 
    Info (332119):     0.484         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case recovery slack is 16.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.436         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.968
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.968         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.294         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.201         0.000 clock_50_3 
    Info (332119):     9.280         0.000 clock_50_2 
    Info (332119):   415.882         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -40.865
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -40.865     -1582.568 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.429         0.000 clock_50_3 
    Info (332119):    16.952         0.000 clock_50_2 
    Info (332119):   828.362         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.005
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.005         0.000 clock_50_3 
    Info (332119):     0.188         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.192         0.000 clock_50_2 
    Info (332119):     0.225         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 17.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.901         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.481         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.655         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.098         0.000 clock_50_2 
    Info (332119):     9.406         0.000 clock_50_3 
    Info (332119):   416.234         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -38.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -38.305     -1444.361 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     4.009         0.000 clock_50_3 
    Info (332119):    17.210         0.000 clock_50_2 
    Info (332119):   828.909         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.249
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.249        -1.180 clock_50_3 
    Info (332119):     0.181         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.183         0.000 clock_50_2 
    Info (332119):     0.205         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 18.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.117         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.438         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.649         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.059         0.000 clock_50_2 
    Info (332119):     9.406         0.000 clock_50_3 
    Info (332119):   416.227         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1244 megabytes
    Info: Processing ended: Tue Nov 20 15:02:38 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:36


