## Hi there, I'm Sayali Kulkarni ðŸ‘‹
M.S. ECE @ UWâ€“Madison (Dec 2026) â€¢ **Design Verification / CPU Verification**

I build and verify CPU/RTL systems and enjoy the debug loop: reproducing failures, reading waveforms, adding checkers/assertions, and tightening regressions.  
Current focus: **SystemVerilog DV**, **CPU microarchitecture (pipeline + caches)**, and **Linux/OS fundamentals**.

### ðŸ“Œ Projects
| Project | What it is |
|---|---|
| **RISC-V 5-Stage CPU + Caches** | SystemVerilog RV32I pipeline with hazard handling (stall/flush/forwarding) + I/D caches; verified with self-checking tests and waveform debug. |
| **FPGA Segway Controller** | FPGA control system with PID loop, SPI sensor interface, and PWM motor drive; verified using SV testbenches. |
| **Custom Unix Shell (wsh)** | POSIX shell in C supporting fork/exec/wait, pipelines (pipe/dup2), redirection, and memory-safe implementation validated with Valgrind. |
| **Real-time Deepfake Detection (ViT)** | Video Vision Transformer pipeline optimized for fast inference; trained on FaceForensics++ and published in IEEE. |

### ðŸ”— Connect with me
[Email](mailto:sskulkarni34@wisc.edu) â€¢ [LinkedIn](https://linkedin.com/in/sayalikulk) â€¢ [GitHub](https://github.com/sayalikulk)

### âš¡ GitHub Stats
<img height="160" src="https://github-readme-stats.vercel.app/api?username=sayalikulk&show_icons=true&hide_title=true" />
<img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=sayalikulk&layout=compact" />
