{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722602196773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722602196773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 09:36:36 2024 " "Processing started: Fri Aug  2 09:36:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722602196773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722602196773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo4 -c fifo4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo4 -c fifo4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722602196773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722602197005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722602197005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel.f2005/QUARTUS/ELD-II/AEII/reg_file_para/reg_file_para.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel.f2005/QUARTUS/ELD-II/AEII/reg_file_para/reg_file_para.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file_para-beh_arch " "Found design unit 1: reg_file_para-beh_arch" {  } { { "../reg_file_para/reg_file_para.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/AEII/reg_file_para/reg_file_para.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722602204497 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file_para " "Found entity 1: reg_file_para" {  } { { "../reg_file_para/reg_file_para.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/AEII/reg_file_para/reg_file_para.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722602204497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722602204497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel.f2005/QUARTUS/ELD-II/AEII/fifo_sync_ctrl4/fifo_sync_ctrl4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel.f2005/QUARTUS/ELD-II/AEII/fifo_sync_ctrl4/fifo_sync_ctrl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo4-ifsc_v1 " "Found design unit 1: fifo4-ifsc_v1" {  } { { "../fifo_sync_ctrl4/fifo_sync_ctrl4.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/AEII/fifo_sync_ctrl4/fifo_sync_ctrl4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722602204498 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "../fifo_sync_ctrl4/fifo_sync_ctrl4.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/AEII/fifo_sync_ctrl4/fifo_sync_ctrl4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722602204498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722602204498 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "fifo4 work fifo4.vhd(4) " "VHDL Primary Unit Declaration error at fifo4.vhd(4): primary unit \"fifo4\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fifo4.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/AEII/fifo4/fifo4.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1722602204498 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "fifo4 fifo_sync_ctrl4.vhd(4) " "HDL error at fifo_sync_ctrl4.vhd(4): see declaration for object \"fifo4\"" {  } { { "../fifo_sync_ctrl4/fifo_sync_ctrl4.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/AEII/fifo_sync_ctrl4/fifo_sync_ctrl4.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722602204499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fifo4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722602204499 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722602204586 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug  2 09:36:44 2024 " "Processing ended: Fri Aug  2 09:36:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722602204586 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722602204586 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722602204586 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722602204586 ""}
