// Seed: 4292851217
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wor id_12,
    output tri0 id_13,
    output uwire id_14,
    output tri1 id_15,
    input supply0 id_16,
    output wire id_17,
    input tri id_18,
    output wor id_19,
    output tri1 id_20,
    input supply1 id_21
    , id_37,
    input tri1 id_22,
    output uwire id_23,
    input supply1 id_24,
    input tri1 id_25,
    output tri1 id_26,
    input tri id_27,
    input supply0 id_28,
    input tri0 id_29,
    input supply1 id_30,
    output tri1 id_31,
    input supply0 id_32,
    input wor id_33,
    output wor id_34,
    input supply0 id_35
);
  assign id_26 = (1);
  wire id_38;
  wire id_39;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output uwire id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input wire id_9,
    output supply0 id_10,
    input tri id_11
    , id_14,
    output tri0 id_12
);
  id_15(
      .id_0(id_11#(.id_1(1'b0))), .id_2(), .id_3(id_1 / !1)
  );
  wire id_16;
  assign id_7 = id_9;
  module_0(
      id_9,
      id_9,
      id_2,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4,
      id_9,
      id_8,
      id_3,
      id_1,
      id_9,
      id_10,
      id_12,
      id_8,
      id_3,
      id_6,
      id_1,
      id_7,
      id_8,
      id_4,
      id_9,
      id_7,
      id_4,
      id_2,
      id_0,
      id_2,
      id_9,
      id_11,
      id_4,
      id_5,
      id_3,
      id_9,
      id_8,
      id_11
  );
endmodule
