# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do {tb_dma.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "common".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:04:55 on Mar 08,2018
# vcom -reportprogress 300 -explicit -93 -work common common/constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package constants
# -- Compiling package body constants
# -- Loading package constants
# End time: 17:04:55 on Mar 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:04:55 on Mar 08,2018
# vcom -reportprogress 300 -explicit -93 modules/a1_complement_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity a1_complement_adder
# -- Compiling architecture rtl of a1_complement_adder
# End time: 17:04:55 on Mar 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:04:55 on Mar 08,2018
# vcom -reportprogress 300 -explicit -93 modules/dma_state_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity dma_state_machine
# -- Compiling architecture fsm of dma_state_machine
# End time: 17:04:55 on Mar 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:04:55 on Mar 08,2018
# vcom -reportprogress 300 -explicit -93 modules/dma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity dma
# -- Compiling architecture rtl of dma
# End time: 17:04:55 on Mar 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:04:55 on Mar 08,2018
# vcom -reportprogress 300 -explicit -93 tb/tb_dma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity tb_dma
# -- Compiling architecture behavior of tb_dma
# End time: 17:04:56 on Mar 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {tb_dma.fdo}" 
# Start time: 17:04:56 on Mar 08,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading common.constants(body)
# Loading work.tb_dma(behavior)
# Loading work.dma(rtl)
# Loading work.dma_state_machine(fsm)
# Loading work.a1_complement_adder(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: fecp  Hostname: LTFECP  ProcessID: 10304
# 
#           Attempting to use alternate WLF file "./wlfttch137".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfttch137
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 285 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 315 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 345 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 345 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 375 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 375 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 405 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 405 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
do C:/Users/FECP/Documents/Fernando/VHDL/RAM_DMA_BusMaster/Source/tb_dma.do
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 285 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 315 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 345 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 345 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 375 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 375 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 405 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/src_adder
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 405 ns  Iteration: 3  Instance: /tb_dma/uut/i_dma_state_machine/dst_adder
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/FECP/Documents/Fernando/VHDL/RAM_DMA_BusMaster/Source/tb_dma.do
# End time: 17:11:34 on Mar 08,2018, Elapsed time: 0:06:38
# Errors: 0, Warnings: 22
