<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="ohwr.org" name="AFCK"
	display_name="Advanced FMC Carrier Kintex" url="Ohwr.org" preset_file="preset.xml">
	<images>
		<image name="afck_board.jpg" display_name="AFCK BOARD" sub_type="board">
			<description>AFCK Board File Image</description>
		</image>
	</images>
	<compatible_board_revisions>
		<revision id="0">1.0</revision>
	</compatible_board_revisions>
	<file_version>1.0</file_version>
	<description>Advanced FMC Carrier Kintex</description>
	<parameters>
		<parameter name="heat_sink_type" value="medium" value_type="string" />
		<parameter name="heat_sink_temperature" value_type="range"
			value_min="20.0" value_max="30.0" />
	</parameters>
	<jumpers>
		<jumper name="SW13_M0" default_value="false">
			<description>Impacts connection between flash_qspi and flash_bpi.If
				value=true, flash_qspi will be enabled
			</description>
		</jumper>
	</jumpers>
	<components>
		<component name="part0" display_name="Kintex-7 KC705 Evaluation Platform"
			type="fpga" part_name="xc7k325tffg900-2" pin_map_file="part0_pins.xml"
			vendor="xilinx" spec_url="www.xilinx.com/kc705">
			<description>FPGA part on the board</description>
			<interfaces>
				<interface mode="master" name="ddr3_sdram"
					type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram"
					preset_proc="ddr3_sdram_preset">
					<description>DDR3 board interface, it can use MIG IP for
						connection.
					</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="mig_7series" order="0" />
					</preferred_ips>
				</interface>
				<interface mode="slave" name="sys_diff_clock"
					type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock"
					preset_proc="sys_diff_clock_preset">
					<parameters>
						<parameter name="frequency" value="125000000" />
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz"
							order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="SYSCLK_P" />
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="SYSCLK_N" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="spi_flash"
					type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="axi_quad_spi" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="IO0_I" physical_port="spi_io0_i"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D0" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_O" physical_port="spi_io0_o"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D0" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_T" physical_port="spi_io0_t"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D0" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_I" physical_port="spi_io1_i"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D1" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_O" physical_port="spi_io1_o"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D1" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_T" physical_port="spi_io1_t"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D1" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_I" physical_port="spi_io2_i"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D2" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_O" physical_port="spi_io2_o"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D2" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_T" physical_port="spi_io2_t"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D2" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_I" physical_port="spi_io3_i"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D3" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_O" physical_port="spi_io3_o"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D3" />
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_T" physical_port="spi_io3_t"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FLASH_D3" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_I" physical_port="spi_ss_i"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_FCS" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_O" physical_port="spi_ss_o"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_FCS" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_T" physical_port="spi_ss_t"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_FCS" />
							</pin_maps>
						</port_map>
					</port_maps>
					<enablement_dependencies>
						<jumpers>
							<jumper name="SW13_M0">true</jumper>
							<jumper name="SW13_M1">false</jumper>
						</jumpers>
					</enablement_dependencies>
				</interface>
				<interface mode="master" name="led_rgb"
					type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_rgb"
					preset_proc="led_rgb_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio"
							order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="leds_rgb_tri_o"
							dir="out" left="2" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="LED_R" />
								<pin_map port_index="1" component_pin="LED_G" />
								<pin_map port_index="2" component_pin="LED_B" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="rs232_uart"
					type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart"
					preset_proc="rs232_uart_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="axi_uartlite" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TxD" physical_port="rs232_uart_txd"
							dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="USB_TX" />
							</pin_maps>
						</port_map>
						<port_map logical_port="RxD" physical_port="rs232_uart_rxd"
							dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="USB_RX" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="i2c_main"
					type="xilinx.com:interface:iic_rtl:1.0" of_component="i2c_main">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic"
							order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="SDA_I" physical_port="iic_main_sda_i"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_I2C_SDA" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_O" physical_port="iic_main_sda_o"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_I2C_SDA" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_T" physical_port="iic_main_sda_t"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_I2C_SDA" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_I" physical_port="iic_main_scl_i"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_I2C_SCL" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_O" physical_port="iic_main_scl_o"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_I2C_SCL" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_T" physical_port="iic_main_scl_t"
							dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="FPGA_I2C_SCL" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="slave" name="sys_rst"
					type="xilinx.com:signal:reset_rtl:1.0" of_component="sys_rst">
					<parameters>
						<parameter name="rst_polarity" value="0" />
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="proc_sys_reset" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="RST" physical_port="sys_rst" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="CPU_RESET" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>


				<interface mode="slave" name="mgt_fp2_clk1"
					type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_fp2_clk1"
					preset_proc="pcie_refclk_preset">
					<parameters>
						<parameter name="frequency" value="100000000" />
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="util_ds_buf" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="pcie2_mgt_clk1p"
							dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie2_mgt_clk1p" />
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="pcie2_mgt_clk1n"
							dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie2_mgt_clk1n" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface> 
				<interface mode="slave" name="mgt_fp2_clk0"
					type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_fp2_clk0"
					preset_proc="pcie_refclk_preset">
					<parameters>
						<parameter name="frequency" value="125000000" />
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="util_ds_buf" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="pcie2_mgt_clk0p"
							dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie2_mgt_clk0p" />
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="pcie2_mgt_clk0n"
							dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie2_mgt_clk0n" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface> 				
				<interface mode="slave" name="pcie_refclk"
					type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk"
					preset_proc="pcie_refclk_preset">
					<parameters>
						<parameter name="frequency" value="125000000" />
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="util_ds_buf" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="pcie1_mgt_clk1p"
							dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie1_mgt_clk1p" />
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="pcie1_mgt_clk1n"
							dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie1_mgt_clk1n" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface> 
				
				<!--
				<interface mode="master" name="pci_express_x4"
					type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express"
					preset_proc="pciex4_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie"
							order="0"></preferred_ip>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="txn" physical_port="pcie1_tx0_nx4"
							dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie1_tx0_n" />
								<pin_map port_index="1" component_pin="pcie1_tx1_n" />
								<pin_map port_index="2" component_pin="pcie1_tx2_n" />
								<pin_map port_index="3" component_pin="pcie1_tx3_n" />
							</pin_maps>
						</port_map>
						<port_map logical_port="rxn" physical_port="pcie1_rx0_nx4"
							dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie1_rx0_n" />
								<pin_map port_index="1" component_pin="pcie1_rx1_n" />
								<pin_map port_index="2" component_pin="pcie1_rx2_n" />
								<pin_map port_index="3" component_pin="pcie1_rx3_n" />
							</pin_maps>
						</port_map>
						<port_map logical_port="txp" physical_port="pcie1_tx0_px4"
							dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie1_tx0_p" />
								<pin_map port_index="1" component_pin="pcie1_tx1_p" />
								<pin_map port_index="2" component_pin="pcie1_tx2_p" />
								<pin_map port_index="3" component_pin="pcie1_tx3_p" />
							</pin_maps>
						</port_map>
						<port_map logical_port="rxp" physical_port="pcie1_rx0_px4"
							dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie1_rx0_p" />
								<pin_map port_index="1" component_pin="pcie1_rx1_p" />
								<pin_map port_index="2" component_pin="pcie1_rx2_p" />
								<pin_map port_index="3" component_pin="pcie1_rx3_p" />
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="block_location" value="X0Y0" />
					</parameters>
				</interface>
				-->
			</interfaces>
		</component>
		<component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip"
			sub_type="ddr" major_group="External Memory" part_name="MT8JTF12864HZ-1G6G1"
			vendor="Micron" spec_url="www.micron.com/memory">
			<description>2 GB DDR3 memory</description>
			<parameters>
				<parameter name="ddr_type" value="ddr3" />
				<parameter name="size" value="2GB" />
			</parameters>
		</component>
		<component name="sys_diff_clock" display_name="System differential clock"
			type="chip" sub_type="system_clock" major_group="Clock Sources"
			part_name="SiT9102AI" vendor="Si Time" spec_url="www.sitime.com">
			<description>2.5V LVDS differential 125MHz oscillator used as system
				differential clock on the board (WhiteRabbit)
			</description>
			<parameters>
				<parameter name="frequency" value="125000000" />
			</parameters>
		</component>
		
		<component name="pcie_refclk" display_name="PCIe MGT reference Clock"
			type="chip" sub_type="mgt_clock" major_group="Clock Sources"
			part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
			<description>Clock input from PCI Express edge connector
			</description>
			<parameters>
				<parameter name="frequency" value="125000000" />
			</parameters>
		</component>
		<component name="mgt_fp2_clk0" display_name="FatPipe2 reference Clock 0"
			type="chip" sub_type="mgt_clock" major_group="Clock Sources"
			part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
			<description>Clock input FP2 CLK0</description>
			<parameters>
				<parameter name="frequency" value="125000000" />
			</parameters>
		</component>
				<component name="mgt_fp2_clk1" display_name="FatPipe2 reference Clock 1"
			type="chip" sub_type="mgt_clock" major_group="Clock Sources"
			part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
			<description>Clock input FP2 CLK1</description>
			<parameters>
				<parameter name="frequency" value="100000000" />
			</parameters>
		</component>
				<component name="pcie_refclk" display_name="PCIe MGT reference Clock"
			type="chip" sub_type="mgt_clock" major_group="Clock Sources"
			part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
			<description>Clock input from PCI Express edge connector (FP1)</description>
			<parameters>
				<parameter name="frequency" value="125000000" />
			</parameters>
		</component>
		
		
		<component name="spi_flash" display_name="SPI flash" type="chip"
			sub_type="memory_flash_qspi" major_group="External Memory" part_name="N25Q128A13BSF40F"
			vendor="Micron" spec_url="www.micron.com/memory">
			<description>128 MB of nonvolatile storage that can be used for
				configuration or data storage
			</description>
			<component_modes>
				<component_mode name="spi_flash" display_name="Spi flash">
					<description>To enable this mode jumpers need to be {SW13_M0 true}
						{SW13_M1 false}
					</description>
					<interfaces>
						<interface name="spi_flash" order="0" />
					</interfaces>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip"
							name="axi_quad_spi" order="0" />
					</preferred_ips>
				</component_mode>
			</component_modes>
		</component>
		<component name="led_rgb" display_name="LED" type="chip"
			sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs, 2 to 0, Active High</description>
		</component>
		<component name="rs232_uart" display_name="UART" type="chip"
			sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM"
			vendor="SiliconLabs">
			<description>USB-to-UART Bridge, which allows a connection to a host
				computer with a USB port
			</description>
			<pins>
				<pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS25" />
				<pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS25" />
			</pins>
		</component>
		<component name="i2c_main" display_name="I2C" type="chip"
			sub_type="mux" major_group="Miscellaneous">
			<description>I2C</description>
		</component>
		<component name="sys_rst" display_name="FPGA Reset" type="chip"
			sub_type="system_reset" major_group="Reset" part_name="TL3301EP100QG"
			vendor="ESwitch">
			<description>CPU Reset Push Button, Active High</description>
		</component>
		<!--
		<component name="pci_express" display_name="PCI Express"
			type="chip" sub_type="chip" major_group="Miscellaneous">
			<description>PCI Express</description>
			<component_modes>
				<component_mode name="pci_express_x4" display_name="pci_express x4 ">
					<interfaces>
						<interface name="pci_express_x4" />
						<interface name="pcie_refclk" optional="true" />
					</interfaces>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie"
							order="0" />
					</preferred_ips>
				</component_mode>
			</component_modes>
		</component>
		-->
	</components>
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0" />
		</jtag_chain>
	</jtag_chains>
	<connections>
		<connection name="part0_i2c_main" component1="part0"
			component2="i2c_main">
			<connection_map name="part0_i2c_main_1" typical_delay="5"
				c1_st_index="25" c1_end_index="27" c2_st_index="0" c2_end_index="2" />
		</connection>
		<connection name="part0_led_rgb" component1="part0"
			component2="led_rgb">
			<connection_map name="part0_led_rgb_1"
				typical_delay="5" c1_st_index="84" c1_end_index="86" c2_st_index="0"
				c2_end_index="2" />
		</connection>
		<connection name="part0_rs232_uart" component1="part0"
			component2="rs232_uart">
			<connection_map name="part0_rs232_uart_1"
				typical_delay="5" c1_st_index="90" c1_end_index="91" c2_st_index="0"
				c2_end_index="1" />
		</connection>
		<connection name="part0_sys_rst" component1="part0"
			component2="sys_rst">
			<connection_map name="part0_sys_rst_1" typical_delay="5"
				c1_st_index="88" c1_end_index="88" component2="sys_rst" c2_st_index="0"
				c2_end_index="0" />
		</connection>
		<connection name="part0_sys_diff_clock" component1="part0"
			component2="sys_diff_clock">
			<connection_map name="part0_sys_diff_clock_1"
				typical_delay="5" c1_st_index="130" c1_end_index="131" c2_st_index="0"
				c2_end_index="1" />
		</connection>
		<!-- 
		<connection name="part0_pcie_perstn" component1="part0"
			component2="pcie_perstn">
			<connection_map name="part0_pcie_perstn_1"
				c1_st_index="168" c1_end_index="168" c2_st_index="0" c2_end_index="0" />
		</connection>
		 -->
		<connection name="part0_spi_flash" component1="part0"
			component2="spi_flash">
			<connection_map name="part0_spi_flash_1"
				typical_delay="5" c1_st_index="92" c1_end_index="95" c2_st_index="0"
				c2_end_index="3">
				<enablement_dependencies>
					<jumpers>
						<jumper name="SW13_M0">true</jumper>
						<jumper name="SW13_M1">false</jumper>
					</jumpers>
				</enablement_dependencies>
			</connection_map>
			<connection_map name="part0_spi_flash_2"
				typical_delay="5" c1_st_index="149" c1_end_index="149" c2_st_index="4"
				c2_end_index="4">
				<enablement_dependencies>
					<jumpers>
						<jumper name="SW13_M0">true</jumper>
						<jumper name="SW13_M1">false</jumper>
					</jumpers>
				</enablement_dependencies>
			</connection_map>
		</connection>
<!-- 		<connection name="part0_pci_express" component1="part0" -->
<!-- 			component2="pci_express"> -->
<!-- 			<connection_map name="part0_pcie_express_1" -->
<!-- 				c1_st_index="152" c1_end_index="167" c2_st_index="0" c2_end_index="15"></connection_map> -->
<!-- 		</connection> -->
 		<connection name="part0_fp2_clk1" component1="part0"
 			component2="mgt_fp2_clk1">
 			<connection_map name="part0_fp2_clk1"
 				typical_delay="5" c1_st_index="150" c1_end_index="151" c2_st_index="0"
 				c2_end_index="1" />
 		</connection>
 		<connection name="part0_fp2_clk0" component1="part0"
 			component2="mgt_fp2_clk0">
 			<connection_map name="part0_fp2_clk0"
 				typical_delay="5" c1_st_index="150" c1_end_index="151" c2_st_index="0"
 				c2_end_index="1" />
 		</connection>
 		<connection name="part0_pcie_refclk" component1="part0"
 			component2="pcie_refclk">
 			<connection_map name="part0_pcie_refclk1"
 				typical_delay="5" c1_st_index="150" c1_end_index="151" c2_st_index="0"
 				c2_end_index="1" />
 		</connection>		
		
	</connections>
	<ip_associated_rules>
		<ip_associated_rule name="default">

<!--
			<ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*"
				ip_interface="CLK_IN_D">
				<associated_board_interfaces>
					<associated_board_interface name="pcie_refclk"
						order="0" />
				</associated_board_interfaces>
			</ip>
			-->
			<!-- <ip vendor="xilinx.com" library="ip" name="axi_pcie" version="*"
				ip_interface="sys_rst_n">
				<associated_board_interfaces>
					<associated_board_interface name="pcie_perstn"
						order="0" />
				</associated_board_interfaces>
			</ip> -->
		</ip_associated_rule>
	</ip_associated_rules>
</board>
