# rtl-pipeline-register
Single-stage pipeline register in SystemVerilog using valid/ready handshake
