{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574428774525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574428774528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 07:19:34 2019 " "Processing started: Fri Nov 22 07:19:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574428774528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428774528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428774528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574428774865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574428774865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/uart-rx/baudgen_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/uart-rx/baudgen_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen_rx " "Found entity 1: baudgen_rx" {  } { { "Graphic_controller/uart-rx/baudgen_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/uart-rx/baudgen_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD uart_rx.v(37) " "Verilog HDL Declaration information at uart_rx.v(37): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "Graphic_controller/uart-rx/uart_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/uart-rx/uart_rx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574428785096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/uart-rx/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/uart-rx/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "Graphic_controller/uart-rx/uart_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/uart-rx/uart_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_floor " "Found entity 1: mem_floor" {  } { { "Graphic_controller/mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(9) " "Verilog HDL Expression warning at ImageComposer_tb.sv(9): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_tb.sv(13): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(14) " "Verilog HDL Expression warning at ImageComposer_tb.sv(14): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(17) " "Verilog HDL Expression warning at ImageComposer_tb.sv(17): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(18) " "Verilog HDL Expression warning at ImageComposer_tb.sv(18): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(19) " "Verilog HDL Expression warning at ImageComposer_tb.sv(19): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(23) " "Verilog HDL Expression warning at ImageComposer_tb.sv(23): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(26) " "Verilog HDL Expression warning at ImageComposer_tb.sv(26): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785097 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(27) " "Verilog HDL Expression warning at ImageComposer_tb.sv(27): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_tb " "Found entity 1: ImageComposer_tb" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(6) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(6): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(13): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(15) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(15): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785098 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(16) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(16): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574428785098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer_aux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer_aux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux_tb " "Found entity 1: ImageComposer_aux_tb" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux " "Found entity 1: ImageComposer_aux" {  } { { "Graphic_controller/ImageComposer_aux.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer " "Found entity 1: ImageComposer" {  } { { "Graphic_controller/ImageComposer.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/H_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/H_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER_TB " "Found entity 1: H_COUNTER_TB" {  } { { "Graphic_controller/H_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/H_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/H_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/H_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER " "Found entity 1: H_COUNTER" {  } { { "Graphic_controller/H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/H_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Graphic_controller.sv(60) " "Verilog HDL information at Graphic_controller.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "Graphic_controller/Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/Graphic_controller.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574428785101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/Graphic_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/Graphic_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Graphic_controller " "Found entity 1: Graphic_controller" {  } { { "Graphic_controller/Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/Graphic_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/FloorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/FloorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FloorController " "Found entity 1: FloorController" {  } { { "Graphic_controller/FloorController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/FloorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/CLOCK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/CLOCK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "Graphic_controller/CLOCK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/CLOCK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/CLK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/CLK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "Graphic_controller/CLK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/CLK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_score.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_score " "Found entity 1: mem_score" {  } { { "Graphic_controller/mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_tank1.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_tank1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tank1 " "Found entity 1: mem_tank1" {  } { { "Graphic_controller/mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_tank2.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_tank2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tank2 " "Found entity 1: mem_tank2" {  } { { "Graphic_controller/mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/WallsController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/WallsController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WallsController " "Found entity 1: WallsController" {  } { { "Graphic_controller/WallsController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/WallsController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/vgaController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/vgaController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "Graphic_controller/vgaController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/VGA_MODULE_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/VGA_MODULE_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE_TB " "Found entity 1: VGA_MODULE_TB" {  } { { "Graphic_controller/VGA_MODULE_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/VGA_MODULE.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/VGA_MODULE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE " "Found entity 1: VGA_MODULE" {  } { { "Graphic_controller/VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/V_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/V_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER_TB " "Found entity 1: V_COUNTER_TB" {  } { { "Graphic_controller/V_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/V_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/V_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/V_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER " "Found entity 1: V_COUNTER" {  } { { "Graphic_controller/V_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/V_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/TankController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/TankController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TankController " "Found entity 1: TankController" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/SpriteController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/SpriteController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteController " "Found entity 1: SpriteController" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/SIGNAL_SYNC.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/SIGNAL_SYNC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_SYNC " "Found entity 1: SIGNAL_SYNC" {  } { { "Graphic_controller/SIGNAL_SYNC.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SIGNAL_SYNC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ScoreController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ScoreController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreController " "Found entity 1: ScoreController" {  } { { "Graphic_controller/ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ScoreController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/MemoryManager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/MemoryManager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager_tb " "Found entity 1: MemoryManager_tb" {  } { { "Graphic_controller/MemoryManager_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/MemoryManager.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/MemoryManager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager " "Found entity 1: MemoryManager" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(26) " "Verilog HDL warning at decoder.sv(26): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/decoder.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574428785115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(40) " "Verilog HDL warning at decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574428785115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574428785117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(17) " "Verilog HDL warning at alu.sv(17): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/alu.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574428785120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux16_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imemtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imemtb " "Found entity 1: imemtb" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchCPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchCPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchCPU " "Found entity 1: testbenchCPU" {  } { { "testbenchCPU.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/testbenchCPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "seven_segments.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/seven_segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coso.sv 1 1 " "Found 1 design units, including 1 entities, in source file coso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coso " "Found entity 1: coso" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coso " "Elaborating entity \"coso\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574428785198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test coso.sv(19) " "Verilog HDL or VHDL warning at coso.sv(19): object \"test\" assigned a value but never read" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574428785199 "|coso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top1 " "Elaborating entity \"top\" for hierarchy \"top:top1\"" {  } { { "coso.sv" "top1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785200 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_led top.sv(15) " "Output port \"rx_led\" at top.sv(15) has no driver" {  } { { "top.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574428785202 "|coso|top:top1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:top1\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:top1\|arm:arm\"" {  } { { "top.sv" "arm" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:top1\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:top1\|arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/arm.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:top1\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:top1\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:top1\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:top1\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:top1\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:top1\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:top1\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:top1\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condlogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:top1\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/arm.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 top:top1\|arm:arm\|datapath:dp\|mux2_1:pcmux " "Elaborating entity \"mux2_1\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|mux2_1:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:top1\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:top1\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 top:top1\|arm:arm\|datapath:dp\|mux2_1:ra1mux " "Elaborating entity \"mux2_1\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|mux2_1:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:top1\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:top1\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top:top1\|arm:arm\|datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imemtb top:top1\|imemtb:imem " "Elaborating entity \"imemtb\" for hierarchy \"top:top1\|imemtb:imem\"" {  } { { "top.sv" "imem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785221 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 63 imemtb.sv(7) " "Verilog HDL warning at imemtb.sv(7): number of words (6) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1574428785222 "|coso|top:top1|imemtb:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imemtb.sv(4) " "Net \"RAM.data_a\" at imemtb.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574428785222 "|coso|top:top1|imemtb:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imemtb.sv(4) " "Net \"RAM.waddr_a\" at imemtb.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574428785222 "|coso|top:top1|imemtb:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imemtb.sv(4) " "Net \"RAM.we_a\" at imemtb.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574428785222 "|coso|top:top1|imemtb:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:top1\|dmem:dmem_1 " "Elaborating entity \"dmem\" for hierarchy \"top:top1\|dmem:dmem_1\"" {  } { { "top.sv" "dmem_1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryManager top:top1\|MemoryManager:memoryManager " "Elaborating entity \"MemoryManager\" for hierarchy \"top:top1\|MemoryManager:memoryManager\"" {  } { { "top.sv" "memoryManager" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MODULE top:top1\|VGA_MODULE:vga " "Elaborating entity \"VGA_MODULE\" for hierarchy \"top:top1\|VGA_MODULE:vga\"" {  } { { "top.sv" "vga" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785239 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N_o VGA_MODULE.sv(4) " "Output port \"SYNC_N_o\" at VGA_MODULE.sv(4) has no driver" {  } { { "Graphic_controller/VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574428785240 "|coso|top:top1|VGA_MODULE:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\"" {  } { { "Graphic_controller/VGA_MODULE.sv" "testclk" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_SYNC top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync " "Elaborating entity \"SIGNAL_SYNC\" for hierarchy \"top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\"" {  } { { "Graphic_controller/VGA_MODULE.sv" "sync" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_COUNTER top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal " "Elaborating entity \"H_COUNTER\" for hierarchy \"top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal\"" {  } { { "Graphic_controller/SIGNAL_SYNC.sv" "h_signal" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SIGNAL_SYNC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BACK_PORCH H_COUNTER.sv(6) " "Verilog HDL or VHDL warning at H_COUNTER.sv(6): object \"BACK_PORCH\" assigned a value but never read" {  } { { "Graphic_controller/H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/H_COUNTER.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574428785243 "|coso|top:top1|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_COUNTER top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal " "Elaborating entity \"V_COUNTER\" for hierarchy \"top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal\"" {  } { { "Graphic_controller/SIGNAL_SYNC.sv" "v_signal" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SIGNAL_SYNC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteController top:top1\|SpriteController:spriteController " "Elaborating entity \"SpriteController\" for hierarchy \"top:top1\|SpriteController:spriteController\"" {  } { { "top.sv" "spriteController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MW_bullet1 SpriteController.sv(16) " "Verilog HDL or VHDL warning at SpriteController.sv(16): object \"MW_bullet1\" assigned a value but never read" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574428785245 "|coso|top:top1|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MW_bullet2 SpriteController.sv(16) " "Verilog HDL or VHDL warning at SpriteController.sv(16): object \"MW_bullet2\" assigned a value but never read" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574428785245 "|coso|top:top1|SpriteController:spriteController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloorController top:top1\|SpriteController:spriteController\|FloorController:floorController " "Elaborating entity \"FloorController\" for hierarchy \"top:top1\|SpriteController:spriteController\|FloorController:floorController\"" {  } { { "Graphic_controller/SpriteController.sv" "floorController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_floor top:top1\|SpriteController:spriteController\|mem_floor:floor_mem " "Elaborating entity \"mem_floor\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "floor_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_floor.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file floor.mif " "Parameter \"init_file\" = \"floor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785360 ""}  } { { "Graphic_controller/mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574428785360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rhf1 " "Found entity 1: altsyncram_rhf1" {  } { { "db/altsyncram_rhf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_rhf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rhf1 top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated " "Elaborating entity \"altsyncram_rhf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_rhf1.tdf" "rden_decode" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_rhf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/mux_bhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bhb top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|mux_bhb:mux2 " "Elaborating entity \"mux_bhb\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|mux_bhb:mux2\"" {  } { { "db/altsyncram_rhf1.tdf" "mux2" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_rhf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WallsController top:top1\|SpriteController:spriteController\|WallsController:wallsController " "Elaborating entity \"WallsController\" for hierarchy \"top:top1\|SpriteController:spriteController\|WallsController:wallsController\"" {  } { { "Graphic_controller/SpriteController.sv" "wallsController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TankController top:top1\|SpriteController:spriteController\|TankController:tc1 " "Elaborating entity \"TankController\" for hierarchy \"top:top1\|SpriteController:spriteController\|TankController:tc1\"" {  } { { "Graphic_controller/SpriteController.sv" "tc1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TankController.sv(16) " "Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574428785555 "|coso|top:top1|SpriteController:spriteController|TankController:tc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_tank1 top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem " "Elaborating entity \"mem_tank1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "tank1_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank1.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tanque1.mif " "Parameter \"init_file\" = \"tanque1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785575 ""}  } { { "Graphic_controller/mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574428785575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gkf1 " "Found entity 1: altsyncram_gkf1" {  } { { "db/altsyncram_gkf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_gkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gkf1 top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\|altsyncram_gkf1:auto_generated " "Elaborating entity \"altsyncram_gkf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\|altsyncram_gkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TankController top:top1\|SpriteController:spriteController\|TankController:tc2 " "Elaborating entity \"TankController\" for hierarchy \"top:top1\|SpriteController:spriteController\|TankController:tc2\"" {  } { { "Graphic_controller/SpriteController.sv" "tc2" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TankController.sv(16) " "Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574428785617 "|coso|top:top1|SpriteController:spriteController|TankController:tc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_tank2 top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem " "Elaborating entity \"mem_tank2\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "tank2_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank2.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tanque2.mif " "Parameter \"init_file\" = \"tanque2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785637 ""}  } { { "Graphic_controller/mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574428785637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkf1 " "Found entity 1: altsyncram_hkf1" {  } { { "db/altsyncram_hkf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_hkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkf1 top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\|altsyncram_hkf1:auto_generated " "Elaborating entity \"altsyncram_hkf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\|altsyncram_hkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreController top:top1\|SpriteController:spriteController\|ScoreController:scoreController " "Elaborating entity \"ScoreController\" for hierarchy \"top:top1\|SpriteController:spriteController\|ScoreController:scoreController\"" {  } { { "Graphic_controller/SpriteController.sv" "scoreController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ScoreController.sv(33) " "Verilog HDL assignment warning at ScoreController.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "Graphic_controller/ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ScoreController.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574428785679 "|coso|top:top1|SpriteController:spriteController|ScoreController:scoreController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ScoreController.sv(34) " "Verilog HDL assignment warning at ScoreController.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "Graphic_controller/ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ScoreController.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574428785679 "|coso|top:top1|SpriteController:spriteController|ScoreController:scoreController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_score top:top1\|SpriteController:spriteController\|mem_score:score_mem " "Elaborating entity \"mem_score\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "score_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_score.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file score.mif " "Parameter \"init_file\" = \"score.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574428785703 ""}  } { { "Graphic_controller/mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574428785703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhf1 " "Found entity 1: altsyncram_lhf1" {  } { { "db/altsyncram_lhf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_lhf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574428785769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428785769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhf1 top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated " "Elaborating entity \"altsyncram_lhf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer " "Elaborating entity \"ImageComposer\" for hierarchy \"top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer\"" {  } { { "Graphic_controller/SpriteController.sv" "imageComposer" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer_aux top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer\|ImageComposer_aux:generate_submodules\[1\].ic_aux " "Elaborating entity \"ImageComposer_aux\" for hierarchy \"top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer\|ImageComposer_aux:generate_submodules\[1\].ic_aux\"" {  } { { "Graphic_controller/ImageComposer.sv" "generate_submodules\[1\].ic_aux" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:seven " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:seven\"" {  } { { "coso.sv" "seven" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428785791 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:top1\|dmem:dmem_1\|RAM " "RAM logic \"top:top1\|dmem:dmem_1\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/dmem.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574428786488 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "top:top1\|imemtb:imem\|RAM " "RAM logic \"top:top1\|imemtb:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imemtb.sv" "RAM" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574428786488 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:top1\|arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"top:top1\|arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574428786488 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574428786488 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/CPU.ram0_imemtb_e0dfa940_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/CPU.ram0_imemtb_e0dfa940_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1574428786492 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574428788078 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_N GND " "Pin \"SYNC_N\" is stuck at GND" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574428789018 "|coso|SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "address_tail\[2\] GND " "Pin \"address_tail\[2\]\" is stuck at GND" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574428789018 "|coso|address_tail[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574428789018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574428789197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1495 " "1495 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574428790897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TecTacToe 24 " "Ignored 24 assignments for entity \"TecTacToe\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428791060 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574428791060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file /home/gsegura/Documents/taller/proyecto/proyecto/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428791107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574428791477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574428791477 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574428791739 "|coso|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574428791739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2381 " "Implemented 2381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574428791744 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574428791744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1900 " "Implemented 1900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574428791744 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574428791744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574428791744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1110 " "Peak virtual memory: 1110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574428791766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 07:19:51 2019 " "Processing ended: Fri Nov 22 07:19:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574428791766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574428791766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574428791766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574428791766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574428792638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574428792639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 07:19:52 2019 " "Processing started: Fri Nov 22 07:19:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574428792639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574428792639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574428792639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574428792682 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1574428792683 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1574428792683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574428792861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574428792862 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574428792883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574428792934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574428792934 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574428793437 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574428793457 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574428793588 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574428793649 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 49 " "No exact pin location assignment(s) for 1 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574428793883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574428805643 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 842 global CLKCTRL_G6 " "clk~inputCLKENA0 with 842 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1574428805785 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574428805785 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574428805785 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA14 " "Refclk input I/O pad clk is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1574428805785 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1574428805785 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1574428805785 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574428805786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574428805816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574428805821 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574428805828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574428805836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574428805836 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574428805840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574428806879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574428806880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574428806918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574428806919 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574428806920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574428806977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574428806981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574428806981 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574428807106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574428812426 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574428813177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574428821093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574428831739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574428842157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574428842158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574428843870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574428855846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574428855846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574428869817 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574428869817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574428869821 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.51 " "Total time spent on timing analysis during the Fitter is 12.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574428873691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574428873753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574428876016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574428876018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574428878243 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574428883897 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574428884256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2486 " "Peak virtual memory: 2486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574428885560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 07:21:25 2019 " "Processing ended: Fri Nov 22 07:21:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574428885560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574428885560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574428885560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574428885560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574428887083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574428887089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 07:21:26 2019 " "Processing started: Fri Nov 22 07:21:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574428887089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574428887089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574428887089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574428887965 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574428897164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574428897616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 07:21:37 2019 " "Processing ended: Fri Nov 22 07:21:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574428897616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574428897616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574428897616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574428897616 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574428897796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574428898469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574428898471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 07:21:38 2019 " "Processing started: Fri Nov 22 07:21:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574428898471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574428898471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574428898471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574428898566 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TecTacToe 24 " "Ignored 24 assignments for entity \"TecTacToe\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574428899189 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1574428899189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574428899289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574428899289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428899343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428899343 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574428900156 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428900157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574428900189 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " "create_clock -period 1.000 -name top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574428900189 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574428900189 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428900189 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574428900212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428900810 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574428900812 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574428900819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574428901916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574428901916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.964 " "Worst-case setup slack is -12.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.964           -8448.395 clk  " "  -12.964           -8448.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.084          -26513.491 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "  -12.084          -26513.491 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644              -2.132 clk_50Mhz  " "   -1.644              -2.132 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428901917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.428               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 clk  " "    0.483               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 clk_50Mhz  " "    0.494               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428901987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428901988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428901988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -20857.666 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -2.174          -20857.666 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.819              -2.690 clk_50Mhz  " "   -0.819              -2.690 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.553            -782.100 clk  " "   -0.553            -782.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428901992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428901992 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574428902052 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428902052 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574428902054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574428902098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574428905054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428905895 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574428906078 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574428906078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.857 " "Worst-case setup slack is -12.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.857           -8350.920 clk  " "  -12.857           -8350.920 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.897          -25765.095 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "  -11.897          -25765.095 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589              -2.076 clk_50Mhz  " "   -1.589              -2.076 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428906079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.443 " "Worst-case hold slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.443               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 clk_50Mhz  " "    0.476               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 clk  " "    0.492               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428906137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428906137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428906138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -20883.928 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -2.174          -20883.928 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -2.915 clk_50Mhz  " "   -0.863              -2.915 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518            -753.671 clk  " "   -0.518            -753.671 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428906142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428906142 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574428906190 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428906190 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574428906192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574428906381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574428909259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428910102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574428910166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574428910166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.609 " "Worst-case setup slack is -7.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.609           -4717.794 clk  " "   -7.609           -4717.794 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.224          -14809.286 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -7.224          -14809.286 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831              -0.836 clk_50Mhz  " "   -0.831              -0.836 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428910167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.160               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 clk  " "    0.224               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 clk_50Mhz  " "    0.263               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428910227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428910228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428910229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -20745.778 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -2.174          -20745.778 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -2.801 clk_50Mhz  " "   -0.862              -2.801 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652            -792.724 clk  " "   -0.652            -792.724 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428910233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428910233 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574428910283 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428910283 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574428910285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428911147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574428911206 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574428911206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.902 " "Worst-case setup slack is -6.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.902          -13292.115 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -6.902          -13292.115 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.695           -4168.057 clk  " "   -6.695           -4168.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682              -0.682 clk_50Mhz  " "   -0.682              -0.682 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428911207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.146               0.000 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 clk  " "    0.215               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 clk_50Mhz  " "    0.235               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428911276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428911277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574428911278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -20731.644 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -2.174          -20731.644 top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -3.031 clk_50Mhz  " "   -0.897              -3.031 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671            -833.885 clk  " "   -0.671            -833.885 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574428911281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574428911281 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574428911330 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574428911330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574428912871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574428912891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1290 " "Peak virtual memory: 1290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574428912952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 07:21:52 2019 " "Processing ended: Fri Nov 22 07:21:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574428912952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574428912952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574428912952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574428912952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574428913931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574428913934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 07:21:53 2019 " "Processing started: Fri Nov 22 07:21:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574428913934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574428913934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574428913934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574428914848 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1574428914919 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.svo /home/gsegura/Documents/taller/proyecto/proyecto/CPU/simulation/modelsim/ simulation " "Generated file CPU.svo in folder \"/home/gsegura/Documents/taller/proyecto/proyecto/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574428915560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1177 " "Peak virtual memory: 1177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574428915663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 07:21:55 2019 " "Processing ended: Fri Nov 22 07:21:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574428915663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574428915663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574428915663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574428915663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574428915848 ""}
