/*--------------------------------------------------------------------------
REG1210.H

Test-Double Source file for TI MSC1210 microcontroller.
For off target testing.  This file dreates a global variables as
test-doubles for the TI registers.
--------------------------------------------------------------------------*/

#include "REG1210.h"

/*  BYTE Registers  */
sfr P0 = 0;
sfr SP = 0;
sfr DPL = 0;
sfr DPH = 0;
sfr DPL0 = 0;
sfr DPH0 = 0;
sfr DPL1 = 0;
sfr DPH1 = 0;
sfr DPS = 0;
sfr PCON = 0;
sfr TCON = 0;
  sbit TF1 = 0;
  sbit TR1 = 0;
  sbit TF0 = 0;
  sbit TR0 = 0;
  sbit IE1 = 0;
  sbit IT1 = 0;
  sbit IE0 = 0;
  sbit IT0 = 0;
sfr TMOD = 0;
sfr TL0 = 0;
sfr TL1 = 0;
sfr TH0 = 0;
sfr TH1 = 0;
sfr CKCON = 0;
sfr MWS = 0;
sfr P1 = 0;
  sbit T2EX  = 0;
  sbit T2 = 0;
sfr EXIF = 0;
sfr MPAGE = 0;
sfr CADDR = 0;
sfr CDATA = 0;
sfr MCON = 0;
sfr SCON0 = 0;
  sbit SM0_0 = 0;
  sbit SM1_0 = 0;
  sbit SM2_0 = 0;
  sbit REN_0 = 0;
  sbit TB8_0 = 0;
  sbit RB8_0 = 0;
  sbit TI_0 = 0;
  sbit RI_0 = 0;
  sbit TI = 0;
  sbit RI = 0;
sfr SBUF0 = 0;
sfr SBUF = 0;
sfr SPICON = 0;
sfr SPIDATA = 0;
sfr SPIRCON = 0;
sfr SPITCON = 0;
sfr SPISTART = 0;
sfr SPIEND = 0;
sfr P2 = 0;
sfr PWMCON = 0;
sfr PWMLOW = 0;
sfr PWMHI = 0;
sfr PAI = 0;
//sfr PIREG  // ???
sfr AIE = 0;
sfr AISTAT = 0;
sfr IE = 0;
  sbit EA = 0;
  sbit ET2 = 0;
  sbit ES = 0;
  sbit ES0 = 0;
  sbit ET1 = 0;
  sbit EX1 = 0;
  sbit ET0 = 0;
  sbit EX0 = 0;
sfr BPCON = 0;
sfr BPL = 0;
sfr BPH = 0;
sfr P0DDRL = 0;
sfr P0DDRH = 0;
sfr P1DDRL = 0;
sfr P1DDRH = 0;
sfr P3 = 0;
  sbit RD = 0;
  sbit WR = 0;
  sbit T1 = 0;
  sbit T0 = 0;
  sbit INT1 = 0;
  sbit INT0 = 0;
  sbit TXD = 0;
  sbit RXD = 0;
sfr P2DDRL = 0;
sfr P2DDRH = 0;
sfr P3DDRL = 0;
sfr P3DDRH = 0;
sfr IP = 0;
  sbit PT2 = 0;
  sbit PS = 0;
  sbit PT1 = 0;
  sbit PX1 = 0;
  sbit PT0 = 0;
  sbit PX0 = 0;
sfr SCON1 = 0;
  sbit SM0_1 = 0;
  sbit SM1_1 = 0;
  sbit SM2_1 = 0;
  sbit REN_1 = 0;
  sbit TB8_1 = 0;
  sbit RB8_1 = 0;
  sbit TI_1 = 0;
  sbit RI_1 = 0;
sfr SBUF1 = 0;
sfr EWU = 0;
sfr T2CON = 0;
  sbit TF2 = 0;
  sbit EXF2 = 0;
  sbit RCLK = 0;
  sbit TCLK = 0;
  sbit EXEN2 = 0;
  sbit TR2 = 0;
  sbit C_T2 = 0;
  sbit CP_RL2 = 0;
sfr RCAP2L = 0;
sfr RCAP2H = 0;
sfr TL2 = 0;
sfr TH2 = 0;
sfr PSW = 0;
  sbit CY = 0;
  sbit AC = 0;
  sbit F0 = 0;
  sbit RS1 = 0;
  sbit RS0 = 0;
  sbit OV = 0;
  sbit P = 0;
sfr OCL = 0;
sfr OCM = 0;
sfr OCH = 0;
sfr GCL = 0;
sfr GCM = 0;
sfr GCH = 0;
sfr ADMUX = 0;
sfr EICON = 0;
  sbit SMOD1 = 0;
  sbit EAI = 0;
  sbit AI = 0;
  sbit WDTI = 0;
sfr16 ADC16 = 0;
sfr ADRESL = 0;
sfr ADRESM = 0;
sfr ADRESH = 0;
sfr ADCON0 = 0;
sfr ADCON1 = 0;
sfr ADCON2 = 0;
sfr ADCON3 = 0;
sfr ACC = 0;
sfr SSCON = 0;
sfr SUMR0 = 0;
sfr SUMR1 = 0;
sfr SUMR2 = 0;
sfr SUMR3 = 0;
sfr ODAC = 0;
sfr LVDCON = 0;
sfr EIE = 0;
  sbit EWDI = 0;
  sbit EX5 = 0;
  sbit EX4 = 0;
  sbit EX3 = 0;
  sbit EX2 = 0;
sfr HWPC0 = 0;
sfr HWPC1 = 0;
sfr HWID = 0;
sfr FMCON = 0;
sfr FTCON = 0;
sfr B = 0;
sfr PDCON = 0;
sfr PASEL = 0;
sfr ACLK = 0;
sfr SRST = 0;
sfr EIP = 0;
sfr SECINT = 0;
sfr MSINT = 0;
sfr USEC = 0;
sfr MSECL = 0;
sfr MSECH = 0;
sfr HMSEC = 0;
sfr WDTCON = 0;

/*-----------------*/
/*  Word Registers  */
/*-----------------*/
sfr16 PWM = 0;
sfr16 P0DDR = 0;
sfr16 P1DDR = 0;
sfr16 P2DDR = 0;
sfr16 P3DDR = 0;
sfr16 RCAP2 = 0;
sfr16 THL2 = 0;
sfr16 DECIMATION = 0;
sfr16 ONEMS = 0;
sfr16 MSEC = 0;
sfr16 BREAKPT = 0;
