Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 12:21:19 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Hour/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Min/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Sec/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.274        0.000                      0                  248        0.175        0.000                      0                  248        4.500        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.274        0.000                      0                  248        0.175        0.000                      0                  248        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.543ns (32.330%)  route 3.230ns (67.670%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.620     5.141    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.846     6.443    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.152     6.595 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=1, routed)           0.415     7.011    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.343 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=11, routed)          0.724     8.067    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_1
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.119     8.186 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_2/O
                         net (fo=4, routed)           0.574     8.760    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_2_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.332     9.092 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_3__1/O
                         net (fo=1, routed)           0.670     9.762    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_3__1_n_0
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.152     9.914 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_1__3/O
                         net (fo=1, routed)           0.000     9.914    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]
    SLICE_X60Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X60Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.118    15.188    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.515ns (32.722%)  route 3.115ns (67.278%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.620     5.141    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.846     6.443    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.152     6.595 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=1, routed)           0.415     7.011    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.343 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=11, routed)          0.779     8.121    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_1
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_3__0/O
                         net (fo=6, routed)           0.472     8.718    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_2
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.119     8.837 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_3/O
                         net (fo=2, routed)           0.603     9.439    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I2_O)        0.332     9.771 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     9.771    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]
    SLICE_X62Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    14.848    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X62Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.029    15.102    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.515ns (32.801%)  route 3.104ns (67.199%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.620     5.141    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.846     6.443    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.152     6.595 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=1, routed)           0.415     7.011    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.343 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=11, routed)          0.779     8.121    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_1
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_3__0/O
                         net (fo=6, routed)           0.472     8.718    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_2
    SLICE_X62Y27         LUT4 (Prop_lut4_I2_O)        0.119     8.837 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_3/O
                         net (fo=2, routed)           0.591     9.428    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.332     9.760 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.760    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]
    SLICE_X62Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    14.848    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X62Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.031    15.104    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.312ns (28.487%)  route 3.294ns (71.513%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.620     5.141    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.846     6.443    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.152     6.595 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=1, routed)           0.415     7.011    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.343 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=11, routed)          0.910     8.253    U_Watch/U_watch_CU/counter_reg_reg[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.377 r  U_Watch/U_watch_CU/counter_reg[1]_i_2/O
                         net (fo=3, routed)           0.483     8.861    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.985 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5/O
                         net (fo=2, routed)           0.638     9.623    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.747 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_1__2/O
                         net (fo=1, routed)           0.000     9.747    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]
    SLICE_X62Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505    14.846    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X62Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)        0.031    15.102    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.515ns (32.755%)  route 3.110ns (67.245%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.620     5.141    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.846     6.443    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.152     6.595 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=1, routed)           0.415     7.011    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.343 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=11, routed)          0.724     8.067    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_1
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.119     8.186 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_2/O
                         net (fo=4, routed)           0.464     8.649    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[3]_i_2_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.332     8.981 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.661     9.643    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_3__0_n_0
    SLICE_X60Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.767 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     9.767    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[4]
    SLICE_X60Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X60Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.081    15.151    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.912ns (22.341%)  route 3.170ns (77.659%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.623     5.144    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=9, routed)           0.995     6.657    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[0]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.662     7.443    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.567 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.985     8.552    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X60Y25         LUT2 (Prop_lut2_I0_O)        0.146     8.698 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.528     9.227    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X62Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.502    14.843    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X62Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_CE)      -0.409    14.659    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.912ns (22.341%)  route 3.170ns (77.659%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.623     5.144    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=9, routed)           0.995     6.657    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[0]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.781 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.662     7.443    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.567 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.985     8.552    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X60Y25         LUT2 (Prop_lut2_I0_O)        0.146     8.698 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.528     9.227    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X62Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.502    14.843    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X62Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_CE)      -0.409    14.659    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.021ns (23.357%)  route 3.350ns (76.643%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.142    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X64Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     5.620 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.102     6.722    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[17]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.295     7.017 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.432     7.449    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.573 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.590     8.163    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.287 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.226     9.514    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)       -0.103    14.967    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.312ns (29.229%)  route 3.177ns (70.771%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.620     5.141    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.846     6.443    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.152     6.595 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=1, routed)           0.415     7.011    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.343 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=11, routed)          0.869     8.212    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.336 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_7/O
                         net (fo=5, routed)           0.326     8.661    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_3
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.785 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4/O
                         net (fo=2, routed)           0.721     9.506    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.630 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     9.630    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__1_n_0
    SLICE_X65Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X65Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.312ns (29.261%)  route 3.172ns (70.739%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.620     5.141    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.846     6.443    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.152     6.595 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=1, routed)           0.415     7.011    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.332     7.343 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_3__0/O
                         net (fo=11, routed)          0.869     8.212    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]_1
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.336 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[5]_i_7/O
                         net (fo=5, routed)           0.326     8.661    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_3
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.785 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4/O
                         net (fo=2, routed)           0.716     9.501    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.625 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.625    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__1_n_0
    SLICE_X65Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X65Y26         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.029    15.099    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.467    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.122     1.731    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X60Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.776 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.776    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]
    SLICE_X60Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     1.978    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.120     1.600    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.467    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X61Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=8, routed)           0.126     1.735    U_Watch/U_watch_DP/U_Count_Msec/w_tick_100hz
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[4]_i_1__5/O
                         net (fo=1, routed)           0.000     1.780    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[4]
    SLICE_X60Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     1.978    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121     1.601    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.557%)  route 0.111ns (37.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.582     1.465    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X58Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=8, routed)           0.111     1.717    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[2]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.762    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6_n_0
    SLICE_X59Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.849     1.976    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X59Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.320%)  route 0.150ns (44.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.581     1.464    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X61Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.150     1.755    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[2]
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.800    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__0_n_0
    SLICE_X62Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.850     1.977    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X62Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092     1.591    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.581     1.464    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X61Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.083     1.675    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[3]
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.099     1.774 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0_n_0
    SLICE_X61Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.848     1.975    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X61Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.092     1.556    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.531%)  route 0.143ns (43.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.582     1.465    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X58Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=6, routed)           0.143     1.749    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[5]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.794    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2_n_0
    SLICE_X59Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.849     1.976    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X59Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.092     1.570    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.846%)  route 0.140ns (40.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.561     1.444    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X56Y18         FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          0.140     1.748    U_Stopwatch/U_Stopwatch_CU/w_clear
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y18         FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.828     1.955    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X56Y18         FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.121     1.565    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.582     1.465    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X59Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/Q
                         net (fo=9, routed)           0.154     1.761    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[4]
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.806 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.806    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__1_n_0
    SLICE_X58Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.849     1.976    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X58Y23         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.467    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/Q
                         net (fo=5, routed)           0.149     1.780    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[6]
    SLICE_X60Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.825 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]
    SLICE_X60Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     1.978    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X60Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121     1.588    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.581     1.464    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X59Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.112     1.704    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[3]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.099     1.803 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.803    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2_n_0
    SLICE_X59Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.848     1.975    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X59Y25         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.092     1.556    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_Stopwatch/U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Stopwatch/U_BTN_Debounce_RUN_STOP/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Watch/U_BTN_Debounce_Min/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Watch/U_BTN_Debounce_Min/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Watch/U_BTN_Debounce_Min/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Watch/U_BTN_Debounce_Min/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_Watch/U_BTN_Debounce_Min/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_Watch/U_BTN_Debounce_Min/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]/C



