digraph "a-fib.cpp.294r.ira" {
overlap=false;
subgraph "cluster_std::ctype<char>::do_widen" {
	style="dashed";
	color="black";
	label="std::ctype<char>::do_widen ()";
	fn_1565_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_1565_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_1565_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\ \ \ \ 6:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ 15:\ r87:SI=si:SI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
|\ \ \ \ 3:\ NOTE_INSN_DELETED\l\
|\ \ \ \ 4:\ r84:QI=r87:SI#0\l\
\ \ \ \ \ \ REG_DEAD\ r87:SI\l\
|\ \ \ \ 5:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ 12:\ ax:QI=r84:QI\l\
\ \ \ \ \ \ REG_DEAD\ r84:QI\l\
|\ \ \ 13:\ use\ ax:QI\l\
}"];

	fn_1565_basic_block_0:s -> fn_1565_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1565_basic_block_2:s -> fn_1565_basic_block_1:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1565_basic_block_0:s -> fn_1565_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_std::endl.isra" {
	style="dashed";
	color="black";
	label="std::endl.isra ()";
	fn_2306_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_2306_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_2306_basic_block_2 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:1073741824\ \ \ \ 5:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ 54:\ r100:DI=di:DI\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
|\ \ \ \ 2:\ r95:DI=r100:DI\l\
\ \ \ \ \ \ REG_DEAD\ r100:DI\l\
|\ \ \ \ 3:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 7:\ r96:DI=[r95:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [r95:DI]\l\
|\ \ \ \ 8:\ r97:DI=[r96:DI-0x18]\l\
\ \ \ \ \ \ REG_DEAD\ r96:DI\l\
|\ \ \ \ 9:\ r88:DI=[r95:DI+r97:DI+0xf0]\l\
\ \ \ \ \ \ REG_DEAD\ r97:DI\l\
|\ \ \ 10:\ flags:CCZ=cmp(r88:DI,0)\l\
|\ \ \ 11:\ pc=\{(flags:CCZ!=0)?L15:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 1073312332\l\
}"];

	fn_2306_basic_block_3 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:429496\ \ \ 12:\ NOTE_INSN_BASIC_BLOCK\ 3\l\
|\ \ \ 13:\ call\ [`_ZSt16__throw_bad_castv']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__throw_bad_castv'\l\
\ \ \ \ \ \ REG_ARGS_SIZE\ 0\l\
\ \ \ \ \ \ REG_NORETURN\ 0\l\
}"];

	fn_2306_basic_block_4 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:1073312329\ \ \ 15:\ L15:\l\
|\ \ \ 16:\ NOTE_INSN_BASIC_BLOCK\ 4\l\
|\ \ \ 17:\ flags:CCZ=cmp([r88:DI+0x38],0)\l\
|\ \ \ 18:\ pc=\{(flags:CCZ==0)?L23:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 524845004\l\
}"];

	fn_2306_basic_block_5 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:548677267\ \ \ 19:\ NOTE_INSN_BASIC_BLOCK\ 5\l\
|\ \ \ 20:\ r87:SI=sign_extend([r88:DI+0x43])\l\
\ \ \ \ \ \ REG_DEAD\ r88:DI\l\
|\ \ \ 57:\ pc=L38\l\
}"];

	fn_2306_basic_block_6 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:524635063\ \ \ 23:\ L23:\l\
|\ \ \ 24:\ NOTE_INSN_BASIC_BLOCK\ 6\l\
|\ \ \ 25:\ di:DI=r88:DI\l\
|\ \ \ 26:\ call\ [`_ZNKSt5ctypeIcE13_M_widen_initEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNKSt5ctypeIcE13_M_widen_initEv'\l\
|\ \ \ 27:\ r98:DI=[r88:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [r88:DI]\l\
|\ \ \ 28:\ r92:DI=[r98:DI+0x30]\l\
\ \ \ \ \ \ REG_DEAD\ r98:DI\l\
|\ \ \ \ 4:\ r87:SI=0xa\l\
|\ \ \ 59:\ r99:DI=`_ZNKSt5ctypeIcE8do_widenEc'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZNKSt5ctypeIcE8do_widenEc'\l\
|\ \ \ 30:\ flags:CCZ=cmp(r92:DI,r99:DI)\l\
\ \ \ \ \ \ REG_DEAD\ r99:DI\l\
\ \ \ \ \ \ REG_EQUAL\ cmp(r92:DI,`_ZNKSt5ctypeIcE8do_widenEc')\l\
|\ \ \ 31:\ pc=\{(flags:CCZ==0)?L38:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 858993460\l\
}"];

	fn_2306_basic_block_7 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:104927014\ \ \ 32:\ NOTE_INSN_BASIC_BLOCK\ 7\l\
|\ \ \ 33:\ si:SI=0xa\l\
|\ \ \ 34:\ di:DI=r88:DI\l\
\ \ \ \ \ \ REG_DEAD\ r88:DI\l\
|\ \ \ 35:\ ax:QI=call\ [r92:DI]\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ r92:DI\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ (nil)\l\
|\ \ \ 55:\ r101:QI=ax:QI\l\
\ \ \ \ \ \ REG_DEAD\ ax:QI\l\
|\ \ \ 36:\ NOTE_INSN_DELETED\l\
|\ \ \ 37:\ r87:SI=sign_extend(r101:QI)\l\
\ \ \ \ \ \ REG_DEAD\ r101:QI\l\
}"];

	fn_2306_basic_block_8 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:1073312330\ \ \ 38:\ L38:\l\
|\ \ \ 39:\ NOTE_INSN_BASIC_BLOCK\ 8\l\
|\ \ \ 40:\ si:SI=r87:SI\l\
\ \ \ \ \ \ REG_DEAD\ r87:SI\l\
|\ \ \ 41:\ di:DI=r95:DI\l\
\ \ \ \ \ \ REG_DEAD\ r95:DI\l\
|\ \ \ 42:\ ax:DI=call\ [`_ZNSo3putEc']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo3putEc'\l\
|\ \ \ 56:\ r102:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 43:\ r86:DI=r102:DI\l\
\ \ \ \ \ \ REG_DEAD\ r102:DI\l\
|\ \ \ 44:\ di:DI=r86:DI\l\
\ \ \ \ \ \ REG_DEAD\ r86:DI\l\
|\ \ \ 45:\ ax:DI=call\ [`_ZNSo5flushEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo5flushEv'\l\
}"];

	fn_2306_basic_block_0:s -> fn_2306_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2306_basic_block_2:s -> fn_2306_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[0%]"];
	fn_2306_basic_block_2:s -> fn_2306_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[99%]"];
	fn_2306_basic_block_4:s -> fn_2306_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[51%]"];
	fn_2306_basic_block_4:s -> fn_2306_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[48%]"];
	fn_2306_basic_block_5:s -> fn_2306_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_2306_basic_block_6:s -> fn_2306_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[80%]"];
	fn_2306_basic_block_6:s -> fn_2306_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[20%]"];
	fn_2306_basic_block_7:s -> fn_2306_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2306_basic_block_8:s -> fn_2306_basic_block_1:n [style="solid,bold",color=red,weight=10,constraint=true,label="[100%]"];
	fn_2306_basic_block_0:s -> fn_2306_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_main" {
	style="dashed";
	color="black";
	label="main ()";
	subgraph cluster_1812_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_1812_basic_block_5 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:952547452\ \ \ 50:\ L50:\l\
|\ \ \ 51:\ NOTE_INSN_BASIC_BLOCK\ 5\l\
|\ \ \ 52:\ r84:SI=r87:SI\l\
|\ \ \ 53:\ \{r87:SI=r87:SI+r99:SI;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_DEAD\ r99:SI\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 54:\ si:SI=r87:SI\l\
|\ \ \ 56:\ di:DI=r121:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 57:\ ax:DI=call\ [`_ZNSolsEi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEi'\l\
|\ \ 133:\ r125:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 58:\ r88:DI=r125:DI\l\
\ \ \ \ \ \ REG_DEAD\ r125:DI\l\
|\ \ \ 59:\ r116:DI=[r88:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [r88:DI]\l\
|\ \ \ 60:\ r117:DI=[r116:DI-0x18]\l\
\ \ \ \ \ \ REG_DEAD\ r116:DI\l\
|\ \ \ 61:\ r95:DI=[r88:DI+r117:DI+0xf0]\l\
\ \ \ \ \ \ REG_DEAD\ r117:DI\l\
|\ \ \ 62:\ flags:CCZ=cmp(r95:DI,0)\l\
|\ \ \ 63:\ pc=\{(flags:CCZ!=0)?L67:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 1073312332\l\
}"];

	fn_1812_basic_block_7 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:952166433\ \ \ 67:\ L67:\l\
|\ \ \ 68:\ NOTE_INSN_BASIC_BLOCK\ 7\l\
|\ \ \ 69:\ flags:CCZ=cmp([r95:DI+0x38],0)\l\
|\ \ \ 70:\ pc=\{(flags:CCZ==0)?L75:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 524845004\l\
}"];

	fn_1812_basic_block_8 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:486747484\ \ \ 71:\ NOTE_INSN_BASIC_BLOCK\ 8\l\
|\ \ \ 72:\ r83:SI=sign_extend([r95:DI+0x43])\l\
\ \ \ \ \ \ REG_DEAD\ r95:DI\l\
|\ \ 140:\ pc=L90\l\
}"];

	fn_1812_basic_block_9 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:465418949\ \ \ 75:\ L75:\l\
|\ \ \ 76:\ NOTE_INSN_BASIC_BLOCK\ 9\l\
|\ \ \ 77:\ di:DI=r95:DI\l\
|\ \ \ 78:\ call\ [`_ZNKSt5ctypeIcE13_M_widen_initEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNKSt5ctypeIcE13_M_widen_initEv'\l\
|\ \ \ 79:\ r118:DI=[r95:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [r95:DI]\l\
|\ \ \ 80:\ r101:DI=[r118:DI+0x30]\l\
\ \ \ \ \ \ REG_DEAD\ r118:DI\l\
|\ \ \ \ 8:\ r83:SI=0xa\l\
|\ \ \ 82:\ flags:CCZ=cmp(r101:DI,r122:DI)\l\
\ \ \ \ \ \ REG_EQUAL\ cmp(r101:DI,`_ZNKSt5ctypeIcE8do_widenEc')\l\
|\ \ \ 83:\ pc=\{(flags:CCZ==0)?L90:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 858993460\l\
}"];

	fn_1812_basic_block_11 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:952166435\ \ \ 90:\ L90:\l\
|\ \ \ 91:\ NOTE_INSN_BASIC_BLOCK\ 11\l\
|\ \ \ 92:\ si:SI=r83:SI\l\
\ \ \ \ \ \ REG_DEAD\ r83:SI\l\
|\ \ \ 93:\ di:DI=r88:DI\l\
\ \ \ \ \ \ REG_DEAD\ r88:DI\l\
|\ \ \ 94:\ ax:DI=call\ [`_ZNSo3putEc']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo3putEc'\l\
|\ \ 135:\ r127:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 95:\ r94:DI=r127:DI\l\
\ \ \ \ \ \ REG_DEAD\ r127:DI\l\
|\ \ \ 96:\ di:DI=r94:DI\l\
\ \ \ \ \ \ REG_DEAD\ r94:DI\l\
|\ \ \ 97:\ ax:DI=call\ [`_ZNSo5flushEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo5flushEv'\l\
|\ \ \ 98:\ \{r89:SI=r89:SI+0x1;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 99:\ r99:SI=r84:SI\l\
\ \ \ \ \ \ REG_DEAD\ r84:SI\l\
|\ \ 100:\ flags:CCGC=cmp([frame:DI-0xc],r89:SI)\l\
|\ \ 101:\ pc=\{(flags:CCGC\>0)?L50:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCGC\l\
\ \ \ \ \ \ REG_BR_PROB\ 955630228\l\
}"];

	fn_1812_basic_block_10 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:93083792\ \ \ 84:\ NOTE_INSN_BASIC_BLOCK\ 10\l\
|\ \ \ 85:\ si:SI=0xa\l\
|\ \ \ 86:\ di:DI=r95:DI\l\
\ \ \ \ \ \ REG_DEAD\ r95:DI\l\
|\ \ \ 87:\ ax:QI=call\ [r101:DI]\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ r101:DI\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ (nil)\l\
|\ \ 134:\ r126:QI=ax:QI\l\
\ \ \ \ \ \ REG_DEAD\ ax:QI\l\
|\ \ \ 88:\ NOTE_INSN_DELETED\l\
|\ \ \ 89:\ r83:SI=sign_extend(r126:QI)\l\
\ \ \ \ \ \ REG_DEAD\ r126:QI\l\
}"];

	}
	fn_1812_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_1812_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_1812_basic_block_2 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:118111600\ \ \ \ 9:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 4:\ \{[frame:DI-0x8]=unspec[[0x28]]\ 79;r128:DI=0;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ r128:DI\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 11:\ \{r106:DI=frame:DI-0xc;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
\ \ \ \ \ \ REG_EQUIV\ frame:DI-0xc\l\
|\ \ \ 12:\ si:DI=r106:DI\l\
\ \ \ \ \ \ REG_DEAD\ r106:DI\l\
\ \ \ \ \ \ REG_EQUAL\ frame:DI-0xc\l\
|\ \ \ 13:\ r107:DI=`_ZSt3cin'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZSt3cin'\l\
|\ \ \ 14:\ di:DI=r107:DI\l\
\ \ \ \ \ \ REG_DEAD\ r107:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt3cin'\l\
|\ \ \ 15:\ ax:DI=call\ [`_ZNSirsERi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSirsERi'\l\
|\ \ \ 16:\ dx:DI=0x2\l\
|\ \ \ 17:\ r108:DI=`*.LC0'\l\
\ \ \ \ \ \ REG_EQUIV\ `*.LC0'\l\
|\ \ \ 18:\ si:DI=r108:DI\l\
\ \ \ \ \ \ REG_DEAD\ r108:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `*.LC0'\l\
|\ \ \ 19:\ r121:DI=`_ZSt4cout'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZSt4cout'\l\
|\ \ \ 20:\ di:DI=r121:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 21:\ ax:DI=call\ [`_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l'\l\
|\ \ \ 22:\ si:SI=0\l\
|\ \ \ 24:\ di:DI=r121:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 25:\ ax:DI=call\ [`_ZNSolsEi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEi'\l\
|\ \ 131:\ r123:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 26:\ r85:DI=r123:DI\l\
\ \ \ \ \ \ REG_DEAD\ r123:DI\l\
|\ \ \ 27:\ di:DI=r85:DI\l\
\ \ \ \ \ \ REG_DEAD\ r85:DI\l\
|\ \ \ 28:\ call\ [`_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0'\l\
|\ \ \ 29:\ dx:DI=0x2\l\
|\ \ \ 30:\ r111:DI=`*.LC1'\l\
\ \ \ \ \ \ REG_EQUIV\ `*.LC1'\l\
|\ \ \ 31:\ si:DI=r111:DI\l\
\ \ \ \ \ \ REG_DEAD\ r111:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `*.LC1'\l\
|\ \ \ 33:\ di:DI=r121:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 34:\ ax:DI=call\ [`_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l'\l\
|\ \ \ 35:\ si:SI=0xa\l\
|\ \ \ 37:\ di:DI=r121:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 38:\ ax:DI=call\ [`_ZNSolsEi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEi'\l\
|\ \ 132:\ r124:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 39:\ r86:DI=r124:DI\l\
\ \ \ \ \ \ REG_DEAD\ r124:DI\l\
|\ \ \ 40:\ di:DI=r86:DI\l\
\ \ \ \ \ \ REG_DEAD\ r86:DI\l\
|\ \ \ 41:\ call\ [`_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0'\l\
|\ \ \ \ 5:\ r89:SI=0x1\l\
\ \ \ \ \ \ REG_EQUAL\ 0x1\l\
|\ \ \ \ 6:\ r87:SI=0x1\l\
\ \ \ \ \ \ REG_EQUAL\ 0x1\l\
|\ \ \ \ 7:\ r99:SI=0\l\
\ \ \ \ \ \ REG_EQUAL\ 0\l\
|\ \ \ 81:\ r122:DI=`_ZNKSt5ctypeIcE8do_widenEc'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZNKSt5ctypeIcE8do_widenEc'\l\
|\ \ \ 44:\ flags:CCGC=cmp([frame:DI-0xc],0x1)\l\
|\ \ \ 45:\ pc=\{(flags:CCGC\>0)?L50:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCGC\l\
\ \ \ \ \ \ REG_BR_PROB\ 955630228\l\
}"];

	fn_1812_basic_block_3 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:117730583\ \ 102:\ L102:\l\
|\ \ \ 46:\ NOTE_INSN_BASIC_BLOCK\ 3\l\
|\ \ 108:\ \{flags:CCZ=unspec[[frame:DI-0x8],[0x28]]\ 80;clobber\ r129:DI;\}\l\
\ \ \ \ \ \ REG_UNUSED\ r129:DI\l\
|\ \ 109:\ pc=\{(flags:CCZ==0)?L112:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 1073312332\l\
}"];

	fn_1812_basic_block_4 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:47092\ \ 136:\ NOTE_INSN_BASIC_BLOCK\ 4\l\
|\ \ 138:\ pc=L137\l\
}"];

	fn_1812_basic_block_6 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:381018\ \ \ 64:\ NOTE_INSN_BASIC_BLOCK\ 6\l\
|\ \ \ 65:\ call\ [`_ZSt16__throw_bad_castv']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__throw_bad_castv'\l\
\ \ \ \ \ \ REG_ARGS_SIZE\ 0\l\
\ \ \ \ \ \ REG_NORETURN\ 0\l\
}"];

	fn_1812_basic_block_12 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:104738307\ \ 142:\ NOTE_INSN_BASIC_BLOCK\ 12\l\
|\ \ 143:\ pc=L102\l\
}"];

	fn_1812_basic_block_13 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:47092\ \ 137:\ L137:\l\
|\ \ 122:\ NOTE_INSN_BASIC_BLOCK\ 13\l\
|\ \ 110:\ call\ [`__stack_chk_fail']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `__stack_chk_fail'\l\
\ \ \ \ \ \ REG_ARGS_SIZE\ 0\l\
\ \ \ \ \ \ REG_NORETURN\ 0\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_1812_basic_block_14 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:117683491\ \ 112:\ L112:\l\
|\ \ 123:\ NOTE_INSN_BASIC_BLOCK\ 14\l\
|\ \ 113:\ ax:SI=0\l\
|\ \ 114:\ use\ ax:SI\l\
}"];

	fn_1812_basic_block_0:s -> fn_1812_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1812_basic_block_2:s -> fn_1812_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[89%]"];
	fn_1812_basic_block_2:s -> fn_1812_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[11%]"];
	fn_1812_basic_block_3:s -> fn_1812_basic_block_14:n [style="solid,bold",color=black,weight=10,constraint=true,label="[99%]"];
	fn_1812_basic_block_3:s -> fn_1812_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[0%]"];
	fn_1812_basic_block_4:s -> fn_1812_basic_block_13:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1812_basic_block_5:s -> fn_1812_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[0%]"];
	fn_1812_basic_block_5:s -> fn_1812_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[99%]"];
	fn_1812_basic_block_7:s -> fn_1812_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[51%]"];
	fn_1812_basic_block_7:s -> fn_1812_basic_block_9:n [style="solid,bold",color=black,weight=10,constraint=true,label="[48%]"];
	fn_1812_basic_block_8:s -> fn_1812_basic_block_11:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1812_basic_block_9:s -> fn_1812_basic_block_11:n [style="solid,bold",color=black,weight=10,constraint=true,label="[80%]"];
	fn_1812_basic_block_9:s -> fn_1812_basic_block_10:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[20%]"];
	fn_1812_basic_block_10:s -> fn_1812_basic_block_11:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1812_basic_block_11:s -> fn_1812_basic_block_5:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[89%]"];
	fn_1812_basic_block_11:s -> fn_1812_basic_block_12:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[11%]"];
	fn_1812_basic_block_12:s -> fn_1812_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1812_basic_block_14:s -> fn_1812_basic_block_1:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1812_basic_block_0:s -> fn_1812_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster__GLOBAL__sub_I_main" {
	style="dashed";
	color="black";
	label="_GLOBAL__sub_I_main ()";
	fn_2302_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_2302_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_2302_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\ \ \ \ 3:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 5:\ r82:DI=`_ZStL8__ioinit'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZStL8__ioinit'\l\
|\ \ \ \ 6:\ di:DI=r82:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZStL8__ioinit'\l\
|\ \ \ \ 7:\ call\ [`_ZNSt8ios_base4InitC1Ev']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSt8ios_base4InitC1Ev'\l\
|\ \ \ \ 8:\ r83:DI=`__dso_handle'\l\
\ \ \ \ \ \ REG_EQUIV\ `__dso_handle'\l\
|\ \ \ \ 9:\ dx:DI=r83:DI\l\
\ \ \ \ \ \ REG_DEAD\ r83:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `__dso_handle'\l\
|\ \ \ 11:\ si:DI=r82:DI\l\
\ \ \ \ \ \ REG_DEAD\ r82:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZStL8__ioinit'\l\
|\ \ \ 14:\ di:DI=[const(unspec[`_ZNSt8ios_base4InitD1Ev']\ 2)]\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZNSt8ios_base4InitD1Ev'\l\
|\ \ \ 15:\ ax:SI=call\ [`__cxa_atexit']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `__cxa_atexit'\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_2302_basic_block_0:s -> fn_2302_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2302_basic_block_2:s -> fn_2302_basic_block_1:n [style="solid,bold",color=red,weight=10,constraint=true,label="[100%]"];
	fn_2302_basic_block_0:s -> fn_2302_basic_block_1:n [style="invis",constraint=true];
}
}
