{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629255627507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629255627507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 21:00:27 2021 " "Processing started: Tue Aug 17 21:00:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629255627507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629255627507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629255627507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629255627892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629255627892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_bdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file conversor_bdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_bdc " "Found entity 1: conversor_bdc" {  } { { "conversor_bdc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629255633892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629255633892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_bdc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conversor_bdc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_bdc_tb " "Found entity 1: conversor_bdc_tb" {  } { { "conversor_bdc_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-1/conversor_bdc_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629255633894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629255633894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conversor_bdc " "Elaborating entity \"conversor_bdc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629255633915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "conversor_bdc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629255634206 "|conversor_bdc|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] VCC " "Pin \"display\[3\]\" is stuck at VCC" {  } { { "conversor_bdc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629255634206 "|conversor_bdc|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "conversor_bdc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629255634206 "|conversor_bdc|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] VCC " "Pin \"display\[5\]\" is stuck at VCC" {  } { { "conversor_bdc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629255634206 "|conversor_bdc|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] VCC " "Pin \"display\[6\]\" is stuck at VCC" {  } { { "conversor_bdc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-1/conversor_bdc.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629255634206 "|conversor_bdc|display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629255634206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629255634261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629255634473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629255634473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629255634494 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629255634494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629255634494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629255634494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629255634504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 21:00:34 2021 " "Processing ended: Tue Aug 17 21:00:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629255634504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629255634504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629255634504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629255634504 ""}
