Loading db file '/cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : c499_clk_opFF
Version: E-2010.12-SP1
Date   : Tue Oct 22 00:06:34 2013
****************************************


Library(s) Used:

    osu018_stdcells (File: /cad/digital/rtl2gds/rtl2gds_install/LIB/lib/tsmc018/lib/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.5125 mW   (85%)
  Net Switching Power  = 271.8086 uW   (15%)
                         ---------
Total Dynamic Power    =   1.7843 mW  (100%)

Cell Leakage Power     =  36.9971 nW

1
