{"vcs1":{"timestamp_begin":1730991268.911434994, "rt":1.67, "ut":0.49, "st":0.24}}
{"vcselab":{"timestamp_begin":1730991270.651483626, "rt":0.99, "ut":0.22, "st":0.18}}
{"link":{"timestamp_begin":1730991271.718276445, "rt":0.34, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730991268.315222895}
{"VCS_COMP_START_TIME": 1730991268.315222895}
{"VCS_COMP_END_TIME": 1730991273.681003184}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231548}}
