Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 19 02:13:24 2025
| Host         : DESKTOP-5E3TKAG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_fft_control_sets_placed.rpt
| Design       : top_fft
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              31 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            8 |
| Yes          | No                    | Yes                    |              44 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                 |                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart/tx1_out                  | u_uart/rstn_reg  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_fft/st[3]_i_1_n_0             | u_uart/rstn_reg  |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart/FSM_onehot_st[3]_i_1_n_0 | u_uart/rstn_reg  |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | out_idx                         | u_uart/rstn_reg  |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart/sh[6]_i_1_n_0            | u_uart/rstn_reg  |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | u_uart/E[0]                     |                  |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | out_byte[6]_i_1_n_0             |                  |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | u_fft/j[7]_i_1_n_0              | u_uart/rstn_reg  |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | u_fft/k0[7]_i_1_n_0             | u_uart/rstn_reg  |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | k                               | u_uart/rstn_reg  |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                 | u_uart/rstn_reg  |               10 |             31 |         3.10 |
+----------------------+---------------------------------+------------------+------------------+----------------+--------------+


