
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[1][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[1][5]$_DFFE_PP_/CK (DFF_X1)
     2    2.06    0.01    0.09    0.09 ^ mem[1][5]$_DFFE_PP_/Q (DFF_X1)
                                         mem[1][5] (net)
                  0.01    0.00    0.09 ^ _671_/B (MUX2_X1)
     1    1.37    0.01    0.03    0.12 ^ _671_/Z (MUX2_X1)
                                         _067_ (net)
                  0.01    0.00    0.12 ^ mem[1][5]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[1][5]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.15    0.02    0.12    0.12 ^ wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X2)
                                         wr_addr[2] (net)
                  0.02    0.00    0.12 ^ _970_/B (HA_X1)
     1    1.14    0.02    0.04    0.16 ^ _970_/S (HA_X1)
                                         _547_ (net)
                  0.02    0.00    0.16 ^ _565_/A (BUF_X1)
     4    9.99    0.02    0.05    0.21 ^ _565_/Z (BUF_X1)
                                         _154_ (net)
                  0.02    0.00    0.21 ^ _567_/A3 (AND4_X2)
     4   12.00    0.02    0.07    0.28 ^ _567_/ZN (AND4_X2)
                                         _156_ (net)
                  0.02    0.00    0.28 ^ _568_/A2 (NAND2_X2)
     3    9.13    0.02    0.02    0.30 v _568_/ZN (NAND2_X2)
                                         _157_ (net)
                  0.02    0.00    0.30 v _569_/A (INV_X4)
     5   41.11    0.02    0.04    0.34 ^ _569_/ZN (INV_X4)
                                         net6 (net)
                  0.03    0.01    0.35 ^ output6/A (BUF_X1)
     1    0.75    0.01    0.02    0.37 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.01    0.00    0.37 ^ full (out)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.15    0.02    0.12    0.12 ^ wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X2)
                                         wr_addr[2] (net)
                  0.02    0.00    0.12 ^ _970_/B (HA_X1)
     1    1.14    0.02    0.04    0.16 ^ _970_/S (HA_X1)
                                         _547_ (net)
                  0.02    0.00    0.16 ^ _565_/A (BUF_X1)
     4    9.99    0.02    0.05    0.21 ^ _565_/Z (BUF_X1)
                                         _154_ (net)
                  0.02    0.00    0.21 ^ _567_/A3 (AND4_X2)
     4   12.00    0.02    0.07    0.28 ^ _567_/ZN (AND4_X2)
                                         _156_ (net)
                  0.02    0.00    0.28 ^ _568_/A2 (NAND2_X2)
     3    9.13    0.02    0.02    0.30 v _568_/ZN (NAND2_X2)
                                         _157_ (net)
                  0.02    0.00    0.30 v _569_/A (INV_X4)
     5   41.11    0.02    0.04    0.34 ^ _569_/ZN (INV_X4)
                                         net6 (net)
                  0.03    0.01    0.35 ^ output6/A (BUF_X1)
     1    0.75    0.01    0.02    0.37 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.01    0.00    0.37 ^ full (out)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.13323259353637695

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6711

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
14.069820404052734

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8782

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[7][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.09    0.09 v wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.15 v _970_/S (HA_X1)
   0.04    0.19 v _565_/Z (BUF_X1)
   0.04    0.23 v _567_/ZN (AND4_X2)
   0.03    0.26 ^ _568_/ZN (NAND2_X2)
   0.02    0.28 v _569_/ZN (INV_X4)
   0.08    0.36 ^ _692_/ZN (NOR3_X4)
   0.06    0.42 ^ _720_/ZN (AND2_X1)
   0.03    0.44 ^ _721_/Z (BUF_X8)
   0.06    0.50 v _724_/Z (MUX2_X1)
   0.00    0.50 v mem[7][2]$_DFFE_PP_/D (DFF_X1)
           0.50   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ mem[7][2]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[1][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[1][5]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.09 ^ mem[1][5]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.12 ^ _671_/Z (MUX2_X1)
   0.00    0.12 ^ mem[1][5]$_DFFE_PP_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[1][5]$_DFFE_PP_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3711

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.4289

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
115.575317

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.23e-03   6.83e-05   1.18e-05   1.31e-03  69.1%
Combinational          3.34e-04   2.37e-04   1.59e-05   5.87e-04  30.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.57e-03   3.05e-04   2.78e-05   1.90e-03 100.0%
                          82.5%      16.1%       1.5%
