// Seed: 1057646906
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4
);
  wire id_6;
  wire id_7, id_8, id_9;
  tri0 id_10, id_11;
  wire id_12;
  always @(*) begin
    id_1 = id_11;
  end
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2
    , id_9,
    output tri1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply0 id_7
);
  always @(posedge 1'h0 or posedge id_1) begin
    id_9 <= 1;
  end
  module_0(
      id_0, id_3, id_5, id_0, id_4
  );
endmodule
