<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="SimpleSineReconstruction" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="buffer_in_0" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_0" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="buffer_in_1" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_1" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="buffer_in_2" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_2" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="buffer_in_3" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_3" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="buffer_in_4" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_4" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="buffer_in_5" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_5" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="buffer_in_6" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_6" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="buffer_in_7" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_7" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="buffer_in_8" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_8" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="buffer_in_9" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_9" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="buffer_in_10" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_10" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="buffer_in_11" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="buffer_in_11" hw_bitwidth="32" hw_size_or_depth="32">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="n_samples" src_type="" src_isptr="0" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="n_samples" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
      <arg id="13" access_type="rw" src_name="sines_buffer_out" src_type="*" src_isptr="1" src_bitwidth="32" src_size_or_depth="25">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="sines_buffer_out" hw_bitwidth="32" hw_size_or_depth="25">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="14" access_type="rw" src_name="samples_buffer_out" src_type="*" src_isptr="1" src_bitwidth="32" src_size_or_depth="7683">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="samples_buffer_out" hw_bitwidth="32" hw_size_or_depth="7683">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
