============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  10:32:26 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

             Pin                         Type         Fanout Load Slew Delay Arrival   
                                        (Domain)             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
i_hyper
  udma_hyperbus_i
    hyper_unpack_i
      r_rx_rem_size_reg[0]/clk                                       0    +0       0 R 
      r_rx_rem_size_reg[0]/q    (u)  unmapped_d_flop       5  9.5    0   +87      87 R 
      sub_294_95/A[0] 
        g275/in_0                                                         +0      87   
        g275/z                  (u)  unmapped_not          1  1.9    0    +7      94 F 
        g26/in_0                                                          +0      94   
        g26/z                   (u)  unmapped_nand2        2  3.8    0   +12     105 R 
        g280/in_0                                                         +0     105   
        g280/z                  (u)  unmapped_not          1  1.9    0    +7     112 F 
        g67/in_1                                                          +0     112   
        g67/z                   (u)  unmapped_nand2        2  3.8    0   +12     124 R 
        g282/in_0                                                         +0     124   
        g282/z                  (u)  unmapped_not          2  3.8    0    +8     132 F 
        g108/in_1                                                         +0     132   
        g108/z                  (u)  unmapped_nand2        2  3.8    0   +12     144 R 
        g283/in_0                                                         +0     144   
        g283/z                  (u)  unmapped_not          4  7.6    0   +11     154 F 
        g159/in_1                                                         +0     154   
        g159/z                  (u)  unmapped_nand2        2  3.8    0   +12     166 R 
        g284/in_0                                                         +0     166   
        g284/z                  (u)  unmapped_not          8 15.2    0   +15     181 F 
        g195/in_1                                                         +0     181   
        g195/z                  (u)  unmapped_nand2        2  3.8    0   +12     193 R 
        g285/in_0                                                         +0     193   
        g285/z                  (u)  unmapped_not          4  7.6    0   +11     203 F 
        g198/in_1                                                         +0     203   
        g198/z                  (u)  unmapped_nand2        1  1.9    0   +10     213 R 
        g249/in_0                                                         +0     213   
        g249/z                  (u)  unmapped_xnor2        2  3.8    0   +23     236 R 
      sub_294_95/Z[17] 
      add_294_79/B[17] 
        g41/in_1                                                          +0     236   
        g41/z                   (u)  unmapped_nor2         3  5.7    0   +13     249 F 
        g102/in_1                                                         +0     249   
        g102/z                  (u)  unmapped_nor2         1  1.9    0   +10     259 R 
        g104/in_0                                                         +0     259   
        g104/z                  (u)  unmapped_nor2         3  5.7    0   +13     272 F 
        g175/in_0                                                         +0     272   
        g175/z                  (u)  unmapped_nor2         1  1.9    0   +10     282 R 
        g177/in_0                                                         +0     282   
        g177/z                  (u)  unmapped_nor2         5  9.5    0   +15     297 F 
        g250/in_1                                                         +0     297   
        g250/z                  (u)  unmapped_nor2         1  1.9    0   +10     307 R 
        g252/in_0                                                         +0     307   
        g252/z                  (u)  unmapped_nor2         8 15.2    0   +18     325 F 
        g316/in_0                                                         +0     325   
        g316/z                  (u)  unmapped_nor2         1  1.9    0   +10     335 R 
        g318/in_0                                                         +0     335   
        g318/z                  (u)  unmapped_nor2         1  1.9    0   +10     345 F 
        g366/in_0                                                         +0     345   
        g366/z                  (u)  unmapped_nand2        1  1.9    0   +10     355 R 
        g449/in_0                                                         +0     355   
        g449/z                  (u)  unmapped_xnor2        2  3.8    0   +23     378 R 
      add_294_79/Z[30] 
      srl_294_100/A[30] 
        g161/data1                                                        +0     378   
        g161/z                  (u)  unmapped_mux2         2  3.8    0   +18     396 R 
        g191/data1                                                        +0     396   
        g191/z                  (u)  unmapped_mux2         2  3.8    0   +18     415 R 
        g219/data1                                                        +0     415   
        g219/z                  (u)  unmapped_mux2         2  3.8    0   +18     433 R 
        g243/data1                                                        +0     433   
        g243/z                  (u)  unmapped_mux2         1  1.9    0   +17     450 R 
      srl_294_100/Z[15] 
      neq_294_61/B[15] 
        g16/in_1                                                          +0     450   
        g16/z                   (u)  unmapped_xnor2        1  1.9    0   +21     471 F 
        g36/in_3                                                          +0     471   
        g36/z                   (u)  unmapped_nand4        1  1.9    0   +22     492 R 
        g41/in_3                                                          +0     492   
        g41/z                   (u)  unmapped_nor4         1  1.9    0   +22     514 F 
        g43/in_1                                                          +0     514   
        g43/z                   (u)  unmapped_nand2        1  1.9    0   +10     524 R 
      neq_294_61/Z 
      mux_boundary_crossed_294_61/ctl 
        g1/sel0                                                           +0     524   
        g1/z                    (u)  unmapped_bmux2        1  1.9    0   +21     545 F 
      mux_boundary_crossed_294_61/z 
      mux_boundary_crossed_292_14/in_1 
        g1/data1                                                          +0     545   
        g1/z                    (u)  unmapped_bmux2        1  1.9    0   +21     566 F 
      mux_boundary_crossed_292_14/z 
      mux_boundary_crossed_290_24/in_1 
        g1/data1                                                          +0     566   
        g1/z                    (u)  unmapped_bmux2        1  1.9    0   +21     587 F 
      mux_boundary_crossed_290_24/z 
      g449/in_0                                                           +0     587   
      g449/z                    (u)  unmapped_not         20 38.0    0   +22     609 R 
      mux_cur_length_317_27/ctl 
        g19/sel0                                                          +0     609   
        g19/z                   (u)  unmapped_bmux2       10 19.0    0   +30     640 F 
      mux_cur_length_317_27/z[1] 
      sub_233_68/B[1] 
        g20/in_0                                                          +0     640   
        g20/z                   (u)  unmapped_not          2  3.8    0    +8     648 R 
        g27/in_1                                                          +0     648   
        g27/z                   (u)  unmapped_nor2         1  1.9    0   +10     658 F 
        g65/in_0                                                          +0     658   
        g65/z                   (u)  unmapped_not          2  3.8    0    +8     666 R 
        g66/in_1                                                          +0     666   
        g66/z                   (u)  unmapped_nand2        1  1.9    0   +10     676 F 
        g67/in_1                                                          +0     676   
        g67/z                   (u)  unmapped_nand2        3  5.7    0   +13     689 R 
        g107/in_1                                                         +0     689   
        g107/z                  (u)  unmapped_nand2        1  1.9    0   +10     699 F 
        g108/in_1                                                         +0     699   
        g108/z                  (u)  unmapped_nand2        5  9.5    0   +15     714 R 
        g158/in_0                                                         +0     714   
        g158/z                  (u)  unmapped_nand2        1  1.9    0   +10     724 F 
        g159/in_1                                                         +0     724   
        g159/z                  (u)  unmapped_nand2        9 17.1    0   +19     743 R 
        g194/in_1                                                         +0     743   
        g194/z                  (u)  unmapped_nand2        1  1.9    0   +10     753 F 
        g195/in_1                                                         +0     753   
        g195/z                  (u)  unmapped_nand2        5  9.5    0   +15     768 R 
        g197/in_0                                                         +0     768   
        g197/z                  (u)  unmapped_nand2        1  1.9    0   +10     778 F 
        g198/in_1                                                         +0     778   
        g198/z                  (u)  unmapped_nand2        1  1.9    0   +10     788 R 
        g249/in_0                                                         +0     788   
        g249/z                  (u)  unmapped_xnor2        2  3.8    0   +23     811 F 
      sub_233_68/Z[17] 
      eq_233_82/A[17] 
        g5/in_2                                                           +0     811   
        g5/z                    (u)  unmapped_nor4         1  1.9    0   +22     833 R 
        g11/in_0                                                          +0     833   
        g11/z                   (u)  unmapped_nand4        1  1.9    0   +22     854 F 
        g13/in_2                                                          +0     854   
        g13/z                   (u)  unmapped_nor3         1  1.9    0   +14     869 R 
      eq_233_82/Z 
      g31/in_1                                                            +0     869   
      g31/z                     (u)  unmapped_and2         1  1.9    0   +10     879 R 
      g454/in_1                                                           +0     879   
      g454/z                    (u)  unmapped_or2          1  1.9    0   +10     889 R 
      g455/in_3                                                           +0     889   
      g455/z                    (u)  unmapped_or4          1  1.9    0   +22     910 R 
      mux_234_81/ctl 
        g1/sel0                                                           +0     910   
        g1/z                    (u)  unmapped_bmux2        2  3.8    0   +23     933 R 
      mux_234_81/z 
      g124/in_0                                                           +0     933   
      g124/z                    (u)  unmapped_and2         2  3.8    0   +12     945 R 
      g125/in_0                                                           +0     945   
      g125/z                    (u)  unmapped_and2         1  1.9    0   +10     955 R 
      g128/in_1                                                           +0     955   
      g128/z                    (u)  unmapped_or2          1  1.9    0   +10     965 R 
      g129/in_0                                                           +0     965   
      g129/z                    (u)  unmapped_and2         1  1.9    0   +10     975 R 
      g451/in_1                                                           +0     975   
      g451/z                    (u)  unmapped_or4         32 15.2    0   +37    1012 R 
      control_state_reg[1]/sena      unmapped_d_flop                      +0    1012   
      control_state_reg[1]/clk       setup                           0   +41    1053 R 
---------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : i_hyper/udma_hyperbus_i/hyper_unpack_i/r_rx_rem_size_reg[0]/clk
End-point    : i_hyper/udma_hyperbus_i/hyper_unpack_i/control_state_reg[1]/sena

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  10:32:29 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                       Type         Fanout Load Slew Delay Arrival   
                                     (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                       launch                                        0 R 
(fp.sdc_line_33_75_1)             ext delay                          +500     500 F 
udma_apb_paddr[8]            (u)  in port              13 24.7    0    +0     500 F 
i_udmacore/PADDR[8] 
  u_apb_if/PADDR[8] 
    g244/in_3                                                          +0     500   
    g244/z                   (u)  unmapped_nor4         2  3.8    0   +24     524 R 
    g249/in_0                                                          +0     524   
    g249/z                   (u)  unmapped_nand2        1  1.9    0   +10     534 F 
    g250/in_0                                                          +0     534   
    g250/z                   (u)  unmapped_not          2  3.8    0    +8     542 R 
    g72/in_1                                                           +0     542   
    g72/z                    (u)  unmapped_and2         1  1.9    0   +10     552 R 
    mux_periph_valid_o_76_31/ctl 
      g1/sel0                                                          +0     552   
      g1/z                   (u)  unmapped_bmux2        2  3.8    0   +23     575 R 
    mux_periph_valid_o_76_31/z 
  u_apb_if/periph_valid_o[0] 
  u_udma_ctrl/cfg_valid_i 
    g2/in_0                                                            +0     575   
    g2/z                     (u)  unmapped_and2         8 15.2    0   +18     593 R 
    mux_70_37/ctl 
      g4/sel0                                                          +0     593   
      g4/z                   (u)  unmapped_bmux2        2  3.8    0   +23     615 F 
    mux_70_37/z[1] 
    ctl_s_wr_addr_101_23/in_0[1] 
      g11/in_0                                                         +0     615   
      g11/z                  (u)  unmapped_not          1  1.9    0    +7     622 R 
      g1/in_3                                                          +0     622   
      g1/z                   (u)  unmapped_nand4        2  3.8    0   +24     645 F 
      g9/in_0                                                          +0     645   
      g9/z                   (u)  unmapped_nor2         2  3.8    0   +12     657 R 
    ctl_s_wr_addr_101_23/out_0[1] 
    g23/in_0                                                           +0     657   
    g23/z                    (u)  unmapped_and2        32 15.2    0   +25     682 R 
    r_cmp_evt_reg[3][7]/sena      unmapped_d_flop                      +0     682   
    r_cmp_evt_reg[3][7]/clk       setup                           0   +41     723 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                                    2000 R 
------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1277ps 
Start-point  : udma_apb_paddr[8]
End-point    : i_udmacore/u_udma_ctrl/r_cmp_evt_reg[3][7]/sena

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  10:32:29 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type         Fanout Load Slew Delay Arrival   
                                    (Domain)             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
i_udmacore
  u_udma_ctrl
    r_cmp_evt_reg[0][0]/clk                                      0    +0       0 R 
    r_cmp_evt_reg[0][0]/q   (u)  unmapped_d_flop       2  3.8    0   +84      84 R 
    mux_cfg_data_o_121_15/in_2[0] 
      g32/data2                                                       +0      84   
      g32/z                 (u)  unmapped_mux4         1  1.9    0   +28     112 R 
    mux_cfg_data_o_121_15/z[0] 
  u_udma_ctrl/cfg_data_o[0] 
  u_apb_if/periph_data_i[0][0] 
    mux_PRDATA_64_30/in_22[0] 
      g32/data22                                                      +0     112   
      g32/z                 (u)  unmapped_mux24        1  0.8    0   +49     161 R 
    mux_PRDATA_64_30/z[0] 
  u_apb_if/PRDATA[0] 
i_udmacore/PRDATA[0] 
udma_apb_prdata[0]               interconnect                    0    +0     161 R 
                                 out port                             +0     161 R 
(fp.sdc_line_36_949_1)           ext delay                          +500     661 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                    2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1339ps 
Start-point  : i_udmacore/u_udma_ctrl/r_cmp_evt_reg[0][0]/clk
End-point    : udma_apb_prdata[0]

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  10:32:29 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  10:32:30 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type        Fanout Load Slew Delay Arrival   
                               (Domain)            (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                 launch                                       0 R 
(fp.sdc_line_33_73_1)       ext delay                         +500     500 R 
udma_apb_paddr[10]     (u)  in port              4  7.6    0    +0     500 R 
i_udmacore/PADDR[10] 
  u_apb_if/PADDR[10] 
    g252/in_0                                                   +0     500   
    g252/z             (u)  unmapped_not        15 28.5    0   +20     520 F 
    g6/in_3                                                     +0     520   
    g6/z               (u)  unmapped_nand4       1  1.9    0   +22     541 R 
    g8/in_0                                                     +0     541   
    g8/z               (u)  unmapped_nor2        2  3.8    0   +12     553 F 
    ctl_64_30/in_1 
      g81/in_1                                                  +0     553   
      g81/z            (u)  unmapped_xnor2      36 11.4    0   +33     586 F 
      g1/in_1                                                   +0     586   
      g1/z             (u)  unmapped_or2         3  5.7    0   +13     599 F 
      g12/in_1                                                  +0     599   
      g12/z            (u)  unmapped_or2         4  7.6    0   +14     613 F 
      g113/in_3                                                 +0     613   
      g113/z           (u)  unmapped_or4         5  9.5    0   +27     640 F 
      g115/in_2                                                 +0     640   
      g115/z           (u)  unmapped_or4         4  7.6    0   +26     666 F 
      g116/in_3                                                 +0     666   
      g116/z           (u)  unmapped_or4         2  3.8    0   +24     689 F 
      g75/in_0                                                  +0     689   
      g75/z            (u)  unmapped_not         2  3.8    0    +8     698 R 
      g117/in_2                                                 +0     698   
      g117/z           (u)  unmapped_and4       33 11.4    0   +34     732 R 
    ctl_64_30/out_0[1] 
    mux_PREADY_64_30/ctl[1] 
      g1/sel22                                                  +0     732   
      g1/z             (u)  unmapped_mux24       1  0.8    0   +49     781 R 
    mux_PREADY_64_30/z 
  u_apb_if/PREADY 
i_udmacore/PREADY 
udma_apb_pready             interconnect                   0    +0     781 R 
                            out port                            +0     781 R 
(fp.sdc_line_36_950_1)      ext delay                         +500    1281 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                   2000 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     719ps 
Start-point  : udma_apb_paddr[10]
End-point    : udma_apb_pready

(u) : Net has unmapped pin(s).

