name: hdlconvertor_p185
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:1: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:1: syntax error, unexpected IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:7: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:10: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:10: syntax error, unexpected ':'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:12: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:12: Unsupported: SystemVerilog 2005 reserved word not implemented: extends
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:18: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:21: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:21: syntax error, unexpected ':'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:24: syntax error, unexpected '=', expecting ',' or ';'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:24: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:25: syntax error, unexpected '=', expecting ',' or ';'
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv:25: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: Exiting due to 14 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p185.sv
