├── verilog
│   └── tests
│       └── mpsoc_dbg_testbench.sv
└── vhdl
    └── tests
        └── mpsoc_dbg_testbench.vhd
