// Seed: 313738152
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wire id_8,
    output wire id_9,
    input supply1 id_10,
    input tri1 id_11
);
endmodule
module module_1 #(
    parameter id_5 = 32'd1
) (
    input tri1 id_0,
    output tri id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4,
    output supply0 _id_5,
    output wire id_6,
    input tri0 id_7
);
  parameter id_9 = 1;
  logic [-1 'b0 : -1] id_10;
  ;
  integer [-1 'b0 : id_5] id_11 = id_11;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4,
      id_6,
      id_3,
      id_1,
      id_1,
      id_7,
      id_0
  );
  wire id_12;
endmodule
