
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.355 ; gain = 236.980 ; free physical = 9431 ; free virtual = 29435
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1372.500 ; gain = 437.125 ; free physical = 8420 ; free virtual = 28463
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1372.500 ; gain = 437.125 ; free physical = 8420 ; free virtual = 28463
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1649.949 ; gain = 0.004 ; free physical = 8155 ; free virtual = 28200
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1649.949 ; gain = 714.574 ; free physical = 8135 ; free virtual = 28199
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1649.949 ; gain = 714.574 ; free physical = 8135 ; free virtual = 28199
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1649.949 ; gain = 714.574 ; free physical = 8135 ; free virtual = 28199
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1649.949 ; gain = 714.574 ; free physical = 8132 ; free virtual = 28197
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1649.949 ; gain = 714.574 ; free physical = 8116 ; free virtual = 28181
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1863.141 ; gain = 927.766 ; free physical = 8984 ; free virtual = 29058
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1864.141 ; gain = 928.766 ; free physical = 8983 ; free virtual = 29057
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.156 ; gain = 938.781 ; free physical = 8974 ; free virtual = 29047
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.160 ; gain = 938.785 ; free physical = 8974 ; free virtual = 29047
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.160 ; gain = 938.785 ; free physical = 8974 ; free virtual = 29047
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.160 ; gain = 938.785 ; free physical = 8974 ; free virtual = 29047
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.160 ; gain = 938.785 ; free physical = 8974 ; free virtual = 29047
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.160 ; gain = 938.785 ; free physical = 8974 ; free virtual = 29047
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.160 ; gain = 938.785 ; free physical = 8974 ; free virtual = 29047

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |    26|
|3     |RAMB18E2   |     1|
|4     |RAMB36E2   |     1|
|5     |RAMB36E2_1 |     1|
|6     |RAMB36E2_2 |     1|
|7     |RAMB36E2_3 |     1|
|8     |RAMB36E2_4 |     1|
|9     |RAMB36E2_5 |     1|
|10    |RAMB36E2_6 |     1|
|11    |FDRE       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1874.160 ; gain = 938.785 ; free physical = 8974 ; free virtual = 29047
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1913.223 ; gain = 861.336 ; free physical = 8928 ; free virtual = 29001
