set_max_delay 10 -from clk* -rise_from clk* -fall_from xor1 -through and1 -to adder1 -fall_to port* -reset_path
