C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/simprims_ver
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 +define+XIL_TIMING -work simprims_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 +define+XIL_TIMING -sv2k12 -work simprims_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/simprims_ver/.cxl.systemverilog.simprim.simprims_ver.nt64.cmf
