// AUTOGENERATED
////////////////////////////////////////////////////////////////////////////////
// Timing testbench: {{block.entity}} - {{ section }}
// {{block.description}}
////////////////////////////////////////////////////////////////////////////////
`timescale 1ns / 1ps

module {{block.entity}}_{{number}}_tb;

reg clk_i = 0;
always #4 clk_i = ~clk_i;


//PCAP signals:
reg              ARM;
reg              DISARM;
reg              START_WRITE;
reg  [31:0]      WRITE;
reg              WRITE_wstb;
reg  [31:0]      BIT[127:0];
reg  [31:0]      POS[31:0];
wire [32*12-1:0] extbus_i = 0;
wire [31:0]      pcap_dat_o;
reg  [31:0]      DATA;
reg              DATA_err;
reg              DATA_wstb;
wire             pcap_dat_valid_o;
reg              data_valid_err;
wire             pcap_done_o;
wire [2:0]       pcap_status_o;
wire [127:0]     bit_bus;
wire [32*32-1:0] pos_bus;
reg              reset = 1;

// Inputs from initialisation file
{% for field in block.fields %}
    {% if field.type == "bit_mux" %}
reg         {{ field.name }};
    {% else %}
        {% for register in field.registers %}
            {% if register.number >= 0 %}
reg  [31:0] {{ register.name }};
            {% endif %}
        {% endfor %}
        {% if field.type == "time" %}
wire [47:0] {{ field.name }};
        {% endif %}
    {% endif %}
{% endfor %}

// Outputs
{% for field in block.filter_fields("bit_out") %}
reg         {{ field.name }};       //Output from ini file
wire        {{ field.name }}_uut;   //Output from UUT
reg         {{ field.name }}_err;   //Error signal

{% endfor %}

{% for field in block.filter_fields("pos_out") %}
reg  [31:0] {{ field.name }};       //Output from ini file
wire [31:0] {{ field.name }}_uut;   //Output from UUT
reg         {{ field.name }}_err;   //Error signal

{% endfor %}
{% for field in block.filter_fields("read.*") %}
wire [31:0] {{ field.name }}_uut;   //Output from UUT
reg         {{ field.name }}_err;   //Error signal

{% endfor %}
// Write Strobes
{% for field in block.fields %}
    {% if field.wstb %}
        {% for register in field.registers %}
            {% if register.number >= 0 %}
reg         {{ register.name }}_wstb;
            {% endif %}
        {% endfor %}
        {% if field.type == "time" %}
wire        {{ field.name }}_wstb;
        {% endif %}
    {% endif %}
{% endfor %}

{% if block.type in "dma" %}
// DMA interface
wire        dma_req_o;
reg         dma_ack_i;
reg         dma_done_i;
wire [31:0] dma_addr_o;
wire [7:0]  dma_len_o;
reg  [31:0] dma_data_i = 0;
reg dma_valid_i = 0;
{% endif %}

// Signals used within test
reg         test_result = 0;
integer     fid;
integer     r;
integer     timestamp = 0;

//
// Values in the test files are arranged on FPGA clock ticks on the
// first column. This way all files are read synchronously.
//
// To achieve that a free running global Timestamp Counter below
// is used.
//

initial begin
    repeat (5) @(posedge clk_i);
    while (1) begin
        timestamp <= timestamp + 1;
        @(posedge clk_i);
    end
end

//
// Read expected values file
//

// Array to hold each of the {{headerslength}} characters in header line
reg [7:0] ignore[{{(headerslength)-1}}:0];
integer data_in[{{ header|length-1 }}:0];
reg is_file_end = 0;
integer i;
initial for (i = 0; i <= {{headerslength-1}}; i = i + 1) ignore[i] = 0;

initial begin
{% for field in header %}
    {% if not loop.first %}
    {{ field }} = 0;
    {% endif %}
{% endfor %}

    @(posedge clk_i);
    fid=$fopen("{{number}}{{block.entity}}expected.csv","r");
    // Read and ignore description field
    r=$fgets(ignore, fid);
{# Creates a list of strings of "data_in[i]" #}
{% set datalist=[] %}
{% for i in range(header|length)|reverse %}
    {% if datalist.append("        data_in[" + i|string + "]") %}{% endif %}
{% endfor %}
    // Read and store the expected data from the csv file
    while (!$feof(fid)) begin
        r=$fscanf(fid,"{{ " ".join(("%d",)*header|length)}}\n",
    {{",\n    ".join(datalist)}}
        );
        if (r != {{ header|length}}) begin
            $display("\n    error reading file \n");
            test_result <= 1;
            @(negedge clk_i);
            $finish(2);
        end
{% for field in header %}
    {% if loop.first %}
        wait (timestamp == data_in[{{loop.revindex0}}]) begin
    {% else %}
        {% if field != "TABLE_ADDRESS" %}
                {{ field }} <= data_in[{{loop.revindex0}}];
        {% endif %}
    {% endif %}
{% endfor %}
        end
        @(posedge clk_i);
    end
    repeat(100) @(posedge clk_i);
    is_file_end = 1;
end

//
// ERROR DETECTION:
// Compare Block Outputs and Expected Outputs.
//
always @(posedge clk_i)
begin
    if (~is_file_end) begin
    // If not equal, display an error.
    // If the io file signal contains an 0 when the UUT signal is zero, the
    // test should not error, but for other io signal values display an error
{% for field in block.fields%}
    {% if field in block.filter_fields("bit_out|pos_out|read.*") %}
        if ({{ field.name }} != {{field.name}}_uut || ({{ field.name
        }} > 0 && ^{{ field.name }}_uut === 1'bx)) begin
            $display("{{
            field.name}} error detected at timestamp %d\n", timestamp);
            {{field.name}}_err <= 1;
            test_result <= 1;
        end
    {% endif %}
{% endfor %}
{% if block.type == "pcap" %}
        if (DATA_wstb != pcap_dat_valid_o || (DATA_wstb > 0 && pcap_dat_valid_o === 1'bx)) begin
            $display("DATA_valid error detected at timestamp %d\n", timestamp);
            data_valid_err <= 1;
            test_result <= 1;
        end
        if (DATA_wstb == 1) begin
            if (DATA != pcap_dat_o || (DATA > 0 && ^pcap_dat_o === 1'bx)) begin
                $display("DATA error detected at timestamp %d (%d not %d)\n", timestamp, pcap_dat_o, DATA);
                DATA_err <= 1;
                test_result <= 1;
            end
        end
{% endif %}
    end
end

{% if block.type in "dma" %}
    {% include 'dma_hdl_timing_extra' %}
{% endif %}

// $stop Halts a simulation and enters an interactive debug mode
// $finish Finishes a simulation and exits the simulation process
always @ (posedge clk_i)
begin
    if (is_file_end) begin
        $display("Simulation has finished");
        $finish(2);
    end
end

{% for field in block.fields %}
    {% if field.type == "time" %}
assign {{field.name}} = { {{field.name}}_H, {{field.name}}_L};
assign {{field.name}}_wstb = {{field.name}}_H_wstb || {{field.name}}_L_wstb;
    {% endif %}
{% endfor %}
// Instantiate the Unit Under Test (UUT)
{% if block.type == "pcap" %}
pcap_core_wrapper uut (
    .ARM                ( ARM               ),
    .DISARM             ( DISARM            ),
    .START_WRITE        ( START_WRITE       ),
    .WRITE              ( WRITE             ),
    .WRITE_WSTB         ( WRITE_wstb        ),
    .TRIG_EDGE          ( TRIG_EDGE         ),
    .SHIFT_SUM          ( SHIFT_SUM         ),
    .dma_full_i         ( 1'b0              ),
    .bit_bus_i          ( bit_bus           ),
    .pos_bus_i          ( pos_bus           ),
    .extbus_i           ( extbus_i          ),
    .HEALTH             ( HEALTH_uut        ),
    .enable_i           ( ENABLE            ),
    .trig_i             ( TRIG              ),
    .gate_i             ( GATE              ),
    .pcap_dat_o         ( pcap_dat_o        ),
    .pcap_dat_valid_o   ( pcap_dat_valid_o  ),
    .pcap_done_o        ( pcap_done_o       ),
    .pcap_actv_o        ( ACTIVE_uut        ),
    .pcap_status_o      ( pcap_status_o     ),
    .reset_i            ( reset             ),
    .clk_i              (clk_i)
);
{% else %}
{{block.entity}} uut (

{% for field in block.fields %}
    {% if field in block.filter_fields(".*out")%}
        .{{ pad(field.name + "_o") }}  ({{ field.name }}_uut),
    {% elif field in block.filter_fields("read.*") %}
        .{{ pad(field.name) }}  ({{ field.name }}_uut),
    {% elif field in block.filter_fields(".*mux") %}
        .{{ pad(field.name + "_i") }}  ({{ field.name }}),
        {% if field.wstb %}
        .{{ pad(field.name + "_wstb")}}  ({{ field.name }}_wstb),
        {% endif %}
    {% elif field == "time" %}
        .{{ field.name }}  {{ field.name }}
    {% else %}
        {% for register in field.registers %}
        .{{ pad(register.name) }}  {{ register.name }},
            {% if field.wstb %}
        .{{ pad(register.name + "_wstb") }}  ({{ register.name }}_wstb),
            {% endif %}
        {% endfor %}
    {% endif %}
{% endfor %}
{% if block.type in "dma" %}{# change to new dma selector in block.ini #}
        .dma_req_o            (dma_req_o),
        .dma_ack_i            (dma_ack_i),
        .dma_done_i           (dma_done_i),
        .dma_addr_o           (dma_addr_o),
        .dma_len_o            (dma_len_o),
        .dma_data_i           (dma_data_i),
        .dma_valid_i          (dma_valid_i),
{% endif %}
        .clk_i                (clk_i)
);
{% endif %}
{% if block.type == "pcap" %}
genvar  j, k;
for (k=0; k<128; k=k+1) assign bit_bus[k] = BIT[k][0];
for (j=0; j<32; j=j+1) assign pos_bus[j*32+31 : 32*j] = POS[j];
integer count = 0;
always @ (posedge clk_i)
begin
    if (pcap_done_o == 1) begin
        reset <= 1;
    end else if (clk_i == 1 && count >3 ) begin
        reset <= 0
        ;
    end else if (clk_i == 1) begin
        count <= count + 1;
    end
end
{% endif %}
endmodule
