Vivado Simulator 2018.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PS_ARM.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PL2PS_DMA.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.I_CMD_STATUS.I_CMD_FIFO.use_async_fifo.I_ASYNC_FIFO.I_ASYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_async_inst.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /dvlsi2021_lab5_top/PROCESSING_SYSTEM_INSTANCE/design_1_i/PL2PS_DMA/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/use_async_fifo/I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_160  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PL2PS_DMA.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.I_CMD_STATUS.gen_include_status_fifo.I_STS_FIFO.use_async_fifo.I_ASYNC_FIFO.I_ASYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_async_inst.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /dvlsi2021_lab5_top/PROCESSING_SYSTEM_INSTANCE/design_1_i/PL2PS_DMA/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/I_CMD_STATUS/gen_include_status_fifo/I_STS_FIFO/use_async_fifo/I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_278  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dvlsi2021_lab5_top.PROCESSING_SYSTEM_INSTANCE.design_1_i.PL2PS_DMA.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /dvlsi2021_lab5_top/PROCESSING_SYSTEM_INSTANCE/design_1_i/PL2PS_DMA/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_374  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
