<html><head><meta charset="utf-8"><title>semiconductor-memory</title>
<style>.cards { display:block; }
.card {
  border: 1px solid #e2e2e2;
  border-radius: 12px;
  padding: 12px 14px;
  margin: 10px 0;
  box-shadow: 0 1px 2px rgba(0,0,0,0.04);
}
.card-title {
  margin: 0 0 6px 0;
  font-weight: 600;
  font-size: 1.05rem;
  line-height: 1.3;
}
.card-title a { text-decoration: none; }
.card-image { margin: 6px 0 8px 0; }
.card-image img { display:block; max-width:100%; height:auto; border-radius: 8px; }
.card-excerpt {
  margin: 0;
  font-size: .9rem;
  color: #444;
}
.nav {
  margin: 0 0 12px 0;
  font-size: .9rem;
}
.nav a { text-decoration: none; }
</style></head><body>
<div class="nav">⟵ <a href="index.html">Up</a> &nbsp;|&nbsp; <a href="index.html">Index</a></div>
<h1>semiconductor-memory</h1>
<div class="cards">
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/energy-efficient-signal-detectors-for-massive-mimo-using-sram-based-imcs-univ-of-illinois-at-urbana-champaign/">Energy-Efficient Signal Detectors For Massive MIMO Using SRAM-Based IMCs</a></div>
    <div class="card-image"><a href="https://semiengineering.com/energy-efficient-signal-detectors-for-massive-mimo-using-sram-based-imcs-univ-of-illinois-at-urbana-champaign/"><img src="https://i0.wp.com/semiengineering.com/wp-content/uploads/AdobeStock_322782977-01-29-25-scaled.jpeg?fit=2560%2C1350&ssl=1" alt=""></a></div>
    <p class="card-excerpt">A new technical paper titled “Energy-Accuracy Trade-Offs in Massive MIMO Signal Detection Using SRAM-Based In-Memory Computing” was published by researchers at the University of Illinois at Urbana–Champaign. Abstract “This paper investigates the use of SRAM-based in-memory computing (IMC) architectures for designing energy efficient and accurate signal detectors for massive multi-input multi-output (MIMO) systems. SRAM-based IMCs... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://arxiv.org/html/2508.03513v1">Understanding the Landscape of Ampere GPU Memory Errors</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://chipsandcheese.com/p/rdna-4s-out-of-order-memory-accesses">RDNA 4's "Out-of-Order" Memory Accesses</a></div>
    <div class="card-image"><a href="https://chipsandcheese.com/p/rdna-4s-out-of-order-memory-accesses"><img src="https://substackcdn.com/image/fetch/$s_!I-Kg!,w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fef664cd8-175d-4819-9870-42967d928aef_8280x5512.jpeg" alt=""></a></div>
    <p class="card-excerpt">Examining RDNA 4's out-of-order memory accesses in detail, and investigating with testing</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://arxiv.org/abs/2508.03513">Understanding the Landscape of Ampere GPU Memory Errors</a></div>
    <div class="card-image"><a href="https://arxiv.org/abs/2508.03513"><img src="https://arxiv.org/static/browse/0.3.4/images/arxiv-logo-fb.png" alt=""></a></div>
    <p class="card-excerpt">Graphics Processing Units (GPUs) have become a de facto solution for accelerating high-performance computing (HPC) applications. Understanding their memory error behavior is an essential step toward achieving efficient and reliable HPC systems. In this work, we present a large-scale cross-supercomputer study to characterize GPU memory reliability, covering three supercomputers - Delta, Polaris, and Perlmutter - all equipped with NVIDIA A100 GPUs. We examine error logs spanning 67.77 million GPU device-hours across 10,693 GPUs. We compare error rates and mean-time-between-errors (MTBE) and highlight both shared and distinct error characteristics among these three systems. Based on these observations and analyses, we discuss the implications and lessons learned, focusing on the reliable operation of supercomputers, the choice of checkpointing interval, and the comparison of reliability characteristics with those of previous-generation GPUs. Our characterization study provides valuable insights into fault-tolerant HPC system design and operation, enabling more efficient execution of HPC applications.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.nextplatform.com/2025/07/29/skimpy-hbm-memory-opens-up-the-way-ai-inference-memory-godbox/">Skimpy HBM Memory Opens Up The Way For AI Inference Memory Godbox</a></div>
    <div class="card-image"><a href="https://www.nextplatform.com/2025/07/29/skimpy-hbm-memory-opens-up-the-way-ai-inference-memory-godbox/"><img src="http://www.nextplatform.com/wp-content/uploads/2025/07/Enfabrica-EMFASYS-scaled.jpg" alt=""></a></div>
    <p class="card-excerpt">Generative AI is arguably the most complex application that humankind has ever created, and the math behind it is incredibly complex even if the results</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://arxiv.org/abs/2506.22707">X-pSRAM: A Photonic SRAM with Embedded XOR Logic for Ultra-Fast...</a></div>
    <div class="card-image"><a href="https://arxiv.org/abs/2506.22707"><img src="https://arxiv.org/static/browse/0.3.4/images/arxiv-logo-fb.png" alt=""></a></div>
    <p class="card-excerpt">Traditional von Neumann architectures suffer from fundamental bottlenecks due to continuous data movement between memory and processing units, a challenge that worsens with technology scaling as electrical interconnect delays become more significant. These limitations impede the performance and energy efficiency required for modern data-intensive applications. In contrast, photonic in-memory computing presents a promising alternative by harnessing the advantages of light, enabling ultra-fast data propagation without length-dependent impedance, thereby significantly reducing computational latency and energy consumption. This work proposes a novel differential photonic static random access memory (pSRAM) bitcell that facilitates electro-optic data storage while enabling ultra-fast in-memory Boolean XOR computation. By employing cross-coupled microring resonators and differential photodiodes, the XOR-augmented pSRAM (X-pSRAM) bitcell achieves at least 10 GHz read, write, and compute operations entirely in the optical domain. Additionally, wavelength-division multiplexing (WDM) enables n-bit XOR computation in a single-shot operation, supporting massively parallel processing and enhanced computational efficiency. Validated on GlobalFoundries' 45SPCLO node, the X-pSRAM consumed 13.2 fJ energy per bit for XOR computation, representing a significant advancement toward next-generation optical computing with applications in cryptography, hyperdimensional computing, and neural networks.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://cacm.acm.org/research-highlights/sram-has-no-chill-exploiting-power-domain-separation-to-steal-on-chip-secrets/">SRAM Has No Chill: Exploiting Power Domain Separation to Steal On-Chip Secrets – Communications of the ACM</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/emerging-nvm-review-of-emerging-memory-materials-and-device-architectures/">Emerging NVM: Review Of Emerging Memory Materials And Device Architectures</a></div>
    <div class="card-image"><a href="https://semiengineering.com/emerging-nvm-review-of-emerging-memory-materials-and-device-architectures/"><img src="https://i0.wp.com/semiengineering.com/wp-content/uploads/AdobeStock_993766061-03-26-2025-scaled.jpeg?fit=2560%2C1435&ssl=1" alt=""></a></div>
    <p class="card-excerpt">A new technical paper titled “Emerging Nonvolatile Memory Technologies in the Future of Microelectronics” was published by researchers at Texas A&M University, University of Massachusetts and USC. Abstract “Memory technologies are central to modern computing systems, performing essential functions that range from primary data storage to advanced tasks, such as in-memory computing for artificial intelligence... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2025/06/26/four-more-hbm-generations/">Four more HBM generations to arrive – Blocks and Files</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2025/06/26/four-more-hbm-generations/"><img src="https://blocksandfiles.com/wp-content/uploads/2024/07/Direct-HBM-to-GPU-connection.jpg" alt=""></a></div>
    <p class="card-excerpt">Four more HBM generations have been outlined by KAIST and its Terabyte Interconnection and Package Laboratory research group.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.linkedin.com/posts/vademilyasov_hbm-highbandwidthmemory-semiconductors-activity-7339890191878316033-bAYl?utm_source=share&utm_medium=member_ios&rcm=ACoAAAAQ_oABqroJaYAjd1pLSvoVsTKPWFYPcIQ">HBM roadmap</a></div>
    <div class="card-image"><a href="https://www.linkedin.com/posts/vademilyasov_hbm-highbandwidthmemory-semiconductors-activity-7339890191878316033-bAYl?utm_source=share&utm_medium=member_ios&rcm=ACoAAAAQ_oABqroJaYAjd1pLSvoVsTKPWFYPcIQ"><img src="https://media.licdn.com/dms/image/v2/D4D22AQGvtGYacRncdw/feedshare-shrink_1280/B4DZdyHOW.HMAk-/0/1749966189214?e=2147483647&v=beta&t=v9a-lw6wv45J2iAuQgofaoAZzQfZMsQniDfDrEMhyd0" alt=""></a></div>
    <p class="card-excerpt">A slide deck revealing the plans (and expectations) for next-generation High Bandwidth Memory (HBM) technology was published by Korea Advanced Institute of Science and Technology and TERA (Terabyte Interconnection and Package Laboratory).

Starting with HBM4. This will be the go-to standard for next-gen data centers and AI GPUs that are launching in 2026. Both AMD and NVIDIA have confirmed the use of HBM for their MI400 and Rubin offerings.

Next-gen memory will continue to scale in stacked layers, but each layer will become thinner. HBM thickness is expected not to exceed 720 micrometers, with HBM5 targeting 36µm per DRAM die.

Given the increase in power consumption, KAIST and TERA expect that HBM5 (100W) and HBM6 (120W) will already require immersion cooling, while HBM7 (160W) and HBM8 (180W) could feature embedded cooling solutions.

With the arrival of glass-based silicon interposers, the research firm highlights the use of embedded cooling as the standard approach, which will go through the interposer and offer direct-cooling to the HBM, HBF, and GPU IPs.

Read more by Wccftech: https://lnkd.in/d--5qUwx

#HBM #HighBandwidthMemory #Semiconductors #AdvancedPackaging #MemoryTechnology #AIHardware #GPU #ChipDesign #ImmersionCooling #ThermalManagement #TechInnovation #FutureOfComputing #NVIDIA #AMD #HighPerformanceComputing #DeepTech #DataCenterTechnology #KAIST #KoreaTech #TERA | 15 comments on LinkedIn</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.eetimes.com/how-cxl-3-1-and-pcie-6-2-are-redefining-compute-efficiency/">How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency</a></div>
    <div class="card-image"><a href="https://www.eetimes.com/how-cxl-3-1-and-pcie-6-2-are-redefining-compute-efficiency/"><img src="https://www.eetimes.com/wp-content/uploads/AdobeStock_1205360383.jpeg?fit=5376%2C3584" alt=""></a></div>
    <p class="card-excerpt">CXL 3.1 and PCIe 6.2 are transforming AI with improved data transfer and memory pooling.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://thememoryguy.com/ai-xpus-to-be-cooled-by-hbm/?utm_campaign=shareaholic&utm_medium=linkedin&utm_source=socialnetwork">AI xPUs to be Cooled by HBM</a></div>
    <div class="card-image"><a href="https://thememoryguy.com/ai-xpus-to-be-cooled-by-hbm/?utm_campaign=shareaholic&utm_medium=linkedin&utm_source=socialnetwork"><img src="https://TheMemoryGuy.com/wp-content/uploads/2025/03/2025-04-01-Peltier-Interim.png" alt=""></a></div>
    <p class="card-excerpt">High-end xPUs (GPUs, TPUs, and other AI processors) use HBM memories to get the absolute highest memory bandwidth for training the Large Language Models (LLMs) used in today's generative AI systems. These processors, used in the thousands by hyperscale datacenters, can consume a kilowatt each. As a result, they must dissipate a phenomenal quantity of</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/sram-intel-tsmc">Intel, Synopsys, TSMC All Unveil Record Memory Densities</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/sram-intel-tsmc"><img src="https://assets.rbl.ms/56580299/origin.jpg" alt=""></a></div>
    <p class="card-excerpt">The move to nanosheet transistors is a boon for SRAM</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.eetimes.com/revolutionizing-memory-the-cutting-edge-design-scheme-behind-hbm3es-success/">Revolutionizing Memory: The Design Scheme Behind HBM3E’s Success - EE Times</a></div>
    <div class="card-image"><a href="https://www.eetimes.com/revolutionizing-memory-the-cutting-edge-design-scheme-behind-hbm3es-success/"><img src="https://www.eetimes.com/wp-content/uploads/SK-hynix_HBM-design-scheme_Thumbnail.png" alt=""></a></div>
    <p class="card-excerpt">Discover how SK hynix’s switch to the advanced 6-phase RDQS scheme helped create the world’s best-performing HBM3E with enhanced capacity and reliability.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/is-in-memory-compute-still-alive/">Is In-Memory Compute Still Alive?</a></div>
    <div class="card-image"><a href="https://semiengineering.com/is-in-memory-compute-still-alive/"><img src="https://semiengineering.com/wp-content/uploads/Bryon-IMC-1.png?fit=908%2C796&ssl=1" alt=""></a></div>
    <p class="card-excerpt">It hasn’t achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://thememoryguy.com/3d-nands-impact-on-the-equipment-market/">3D NAND’s Impact on the Equipment Market - The Memory Guy Blog</a></div>
    <div class="card-image"><a href="https://thememoryguy.com/3d-nands-impact-on-the-equipment-market/"><img src="https://thememoryguy.com/wp-content/uploads/2013/12/2013-12-06-Litho-Shift-Costs-for-3D-150x150.jpg" alt=""></a></div>
    <p class="card-excerpt">(The following is an update of a post that originally ran on 6 December 2013. It was republished in 2024 as a part of a series on The Memory Guy blog to honor the 3D NAND inventors who have received the 2024 FMS Lifetime Achievement Award.) A very unusual side effect of the move to</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.techpowerup.com/328898/new-ultrafast-memory-boosts-intel-data-center-chips">New Ultrafast Memory Boosts Intel Data Center Chips</a></div>
    <div class="card-image"><a href="https://www.techpowerup.com/328898/new-ultrafast-memory-boosts-intel-data-center-chips"><img src="https://www.techpowerup.com/img/QEk3Oq1NQYA0XjRv.jpg" alt=""></a></div>
    <p class="card-excerpt">While Intel's primary product focus is on the processors, or brains, that make computers work, system memory (that's DRAM) is a critical component for performance. This is especially true in servers, where the multiplication of processing cores has outpaced the rise in memory bandwidth (in other wor...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/new-approach-to-encoding-optical-weights-for-in-memory-photonic-computing-using-magneto-optic-memory-cells/">New Approach to Encoding Optical Weights for In-Memory Photonic Computing Using Magneto-Optic Memory Cells</a></div>
    <div class="card-image"><a href="https://semiengineering.com/new-approach-to-encoding-optical-weights-for-in-memory-photonic-computing-using-magneto-optic-memory-cells/"><img src="https://semiengineering.com/wp-content/uploads/AdobeStock_531655551-04-16-24.jpeg" alt=""></a></div>
    <p class="card-excerpt">A new technical paper titled “Integrated non-reciprocal magneto-optics with ultra-high endurance for photonic in-memory computing” was published by researchers at UC Santa Barbara, University of Cagliari, University of Pittsburgh, AIST and Tokyo Institute of Technology. Abstract “Processing information in the optical domain promises advantages in both speed and energy efficiency over existing digital hardware for... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.techmeme.com/241013/p2">The Northwest-AI-Hub which is researching hybrid gain cell memory that combines DRAM's density with</a></div>
    <div class="card-image"><a href="https://www.techmeme.com/241013/p2"><img src="https://spectrum.ieee.org/media-library/bright-orange-rounded-rectangles-overlapping-against-a-black-background.jpg?id=53798867&width=1200&height=600&coordinates=0%2C218%2C0%2C219" alt=""></a></div>
    <p class="card-excerpt">Katherine Bourzac / IEEE Spectrum: The Northwest-AI-Hub, which is researching hybrid gain cell memory that combines DRAM's density with SRAM's speed, gets a $16.3M CHIPS Act grant via the US DOD</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/embedded-dram?fbclid=IwY2xjawF0nI1leHRuA2FlbQIxMQABHZPX3jk_Y57uZa8JvsHt4I2u8eBKMG-fqxvN5Qcnn-sSfuAiP-mCpUmheA_aem_LpUWwU6x7MZ_8qrUrva_Ig&share_id=8457662&socialux=facebook">Hybrid Memory Designed to Cut AI Energy Use</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/embedded-dram?fbclid=IwY2xjawF0nI1leHRuA2FlbQIxMQABHZPX3jk_Y57uZa8JvsHt4I2u8eBKMG-fqxvN5Qcnn-sSfuAiP-mCpUmheA_aem_LpUWwU6x7MZ_8qrUrva_Ig&share_id=8457662&socialux=facebook"><img src="https://assets.rebelmouse.io/eyJhbGciOiJIUzI1NiIsInR5cCI6IkpXVCJ9.eyJpbWFnZSI6Imh0dHBzOi8vYXNzZXRzLnJibC5tcy81Mzc5ODg2Ny9vcmlnaW4uanBnIiwiZXhwaXJlc19hdCI6MTczMTI5OTU3Nn0.OXddrn5Vmra83XhKpRxt9V6zVTNsT_2DpEMqhCeflj8/img.jpg?width=1200&height=600" alt=""></a></div>
    <p class="card-excerpt">Researchers developing dense, speedy hybrid gain cell  memory recently got a boost from CHIPS Act funding</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/memory-fundamentals-for-engineers">Memory Fundamentals For Engineers</a></div>
    <div class="card-image"><a href="https://semiengineering.com/memory-fundamentals-for-engineers"><img src="https://semiengineering.com/wp-content/uploads/Screenshot-2024-09-12-at-10.39.17%E2%80%AFAM-758x1024.png" alt=""></a></div>
    <p class="card-excerpt">eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.extremetech.com/computing/sk-hynix-is-developing-next-gen-hbm-with-30x-performance-uplift">SK Hynix Is Developing Next-Gen HBM With 30x Performance Uplift</a></div>
    <div class="card-image"><a href="https://www.extremetech.com/computing/sk-hynix-is-developing-next-gen-hbm-with-30x-performance-uplift"><img src="https://i.extremetech.com/imagery/content-types/046Z3QCzYkWd0omwU3Vdj6r/hero-image.fill.size_1200x675.jpg" alt=""></a></div>
    <p class="card-excerpt">It's not clear when this mysterious memory will arrive, but SK Hynix is certainly talking a big game.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://hothardware.com/news/jedec-finalizes-hbm4-spec">JEDEC Finalizes HBM4 Spec With A Key Upgrade For Memory Manufacturers</a></div>
    <div class="card-image"><a href="https://hothardware.com/news/jedec-finalizes-hbm4-spec"><img src="https://images.hothardware.com/contentimages/newsitem/64987/content/hero-hbm-dram-example.jpg" alt=""></a></div>
    <p class="card-excerpt">HBM4 is going to double the bandwidth of HBM3, but not through the usual increase in clock rate.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/addressing-quantum-computing-threats-with-sram-pufs">Addressing Quantum Computing Threats With SRAM PUFs</a></div>
    <div class="card-image"><a href="https://semiengineering.com/addressing-quantum-computing-threats-with-sram-pufs"><img src="https://semiengineering.com/wp-content/uploads/Synopsys_Quantum-Computing-Threats-SRAM-PUFs-fig1.webp?fit=1024%2C595&ssl=1" alt=""></a></div>
    <p class="card-excerpt">The impact of quantum algorithms on different cryptographic techniques and what can be done about it.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://wccftech.com/jedec-camm2-memory-desktop-pcs-ddr6-up-to-17-6-gbps-lpddr6-up-to-14-4-gbps">JEDEC Confirms CAMM2 Memory For Desktop PCs: DDR6 Up To 17.6 Gbps & LPDDR6</a></div>
    <div class="card-image"><a href="https://wccftech.com/jedec-camm2-memory-desktop-pcs-ddr6-up-to-17-6-gbps-lpddr6-up-to-14-4-gbps"><img src="https://cdn.wccftech.com/wp-content/uploads/2024/05/DDR6-LPDDR6-Memory-CAMM2-Desktop-PC.jpg" alt=""></a></div>
    <p class="card-excerpt">DDR6 & LPDDR6 memory will feature super-fast speeds of up to 17.6 Gbps while the CAMM2 DRAM standard is headed to desktops.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://comsec.ethz.ch/research/dram/hifi-dram">HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi</a></div>
    <p class="card-excerpt">DRAM research is difficult. Work that aims to be applicable to commodity devices should consider the sense amplifier internal layouts, transistor dimensions and circuit typologies used by real devices. These are all essential elements that must be considered while proposing new ideas. Unfortunately, they are not disclosed by DRAM vendors. As such, researchers are forced… Read</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://asia.nikkei.com/Business/Business-Spotlight/AI-memory-emerges-as-new-battleground-for-SK-Hynix-Samsung-and-others">AI memory emerges as new battleground for SK Hynix, Samsung and others</a></div>
    <div class="card-image"><a href="https://asia.nikkei.com/Business/Business-Spotlight/AI-memory-emerges-as-new-battleground-for-SK-Hynix-Samsung-and-others"><img src="https://www.ft.com/__origami/service/image/v2/images/raw/https%3A%2F%2Fcms-image-bucket-production-ap-northeast-1-a7d2.s3.ap-northeast-1.amazonaws.com%2Fimages%2F4%2F6%2F8%2F2%2F47662864-1-eng-GB%2F198616488_l.jpg?width=1260&fit=cover&gravity=faces&dpr=2&quality=medium&source=nar-cms&format=auto&height=630" alt=""></a></div>
    <p class="card-excerpt">Demand for high-bandwidth memory is driving competition -- and prices -- higher</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/sram-security-concerns-grow">SRAM Security Concerns Grow</a></div>
    <div class="card-image"><a href="https://semiengineering.com/sram-security-concerns-grow"><img src="https://semiengineering.com/wp-content/uploads/Fig01_KAIST_SRAM_back-biasing_CC.png" alt=""></a></div>
    <p class="card-excerpt">Volatile memory threat increases as chips are disaggregated into chiplets, making it easier to isolate memory and slow data degradation.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://wccftech.com/rambus-gddr7-memory-controller-ip-pam3-signaling-48-gbps-192-gbps-bandwidth">Rambus Unveils GDDR7 Memory Controller IP: PAM3 Signaling, Up To 48 Gbps Da</a></div>
    <div class="card-image"><a href="https://wccftech.com/rambus-gddr7-memory-controller-ip-pam3-signaling-48-gbps-192-gbps-bandwidth"><img src="https://cdn.wccftech.com/wp-content/uploads/2024/04/Rambus-GDDR7-Memory-Controller-IP-Main-FT.jpg" alt=""></a></div>
    <p class="card-excerpt">Rambus has unveiled its next-gen GDDR7 memory controller IP, featuring PAM3 Signaling, and up to 48 Gbps transfer speeds.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://newsroom.lamresearch.com/process-scenarios-improve-DRAM-device-performance">Exploring Process Scenarios To Improve DRAM Device Performance</a></div>
    <p class="card-excerpt">On the use and benefits of virtual fabrication in the development of DRAM saddle fin profiles</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://arxiv.org/abs/2404.09818">[2404.09818] Error Detection and Correction Codes for Safe In-Memory Comput</a></div>
    <div class="card-image"><a href="https://arxiv.org/abs/2404.09818"><img src="https://arxiv.org/static/browse/0.3.4/images/arxiv-logo-fb.png" alt=""></a></div>
    <p class="card-excerpt">In-Memory Computing (IMC) introduces a new paradigm of computation that offers high efficiency in terms of latency and power consumption for AI accelerators. However, the non-idealities and...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/dram-chips-perform-functionally-complete-boolean-operations-eth-zurich">DRAM Chips Perform Functionally-Complete Boolean Operations (ETH Zurich)</a></div>
    <div class="card-image"><a href="https://semiengineering.com/dram-chips-perform-functionally-complete-boolean-operations-eth-zurich"><img src="https://semiengineering.com/wp-content/uploads/AdobeStock_225456304-03-09-22-scaled.jpeg" alt=""></a></div>
    <p class="card-excerpt">A new technical paper titled “Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis” was published by researchers at ETH Zurich. Abstract: “Processing-using-DRAM (PuD) is an emerging paradigm that leverages the analog operational properties of DRAM circuitry to enable massively parallel in-DRAM computation. PuD has the potential to significantly reduce or eliminate costly... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/hbm3e-and-gddr6-memory-solutions-for-ai">HBM3E And GDDR6: Memory Solutions For AI</a></div>
    <div class="card-image"><a href="https://semiengineering.com/hbm3e-and-gddr6-memory-solutions-for-ai"><img src="https://semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Explore HBM3E and GDDR6 memory capabilities, including the benefits and design considerations for each</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/how-to-stop-row-hammer">How To Stop Row Hammer</a></div>
    <div class="card-image"><a href="https://semiengineering.com/how-to-stop-row-hammer"><img src="https://semiengineering.com/wp-content/uploads/Screen-Shot-2024-01-29-at-9.52.20-PM.png" alt=""></a></div>
    <p class="card-excerpt">What it is, and why this has become such a significant security issue.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://hothardware.com/news/samsung-gddr7-memory-isscc">Samsung GDDR7 Memory Is Coming With A Huge Bandwidth Lift For Next-Gen GPUs</a></div>
    <div class="card-image"><a href="https://hothardware.com/news/samsung-gddr7-memory-isscc"><img src="https://images.hothardware.com/contentimages/newsitem/63760/content/hero-samsung-gddr7.jpg" alt=""></a></div>
    <p class="card-excerpt">A conference schedule has revealed that Samsung's next-gen graphics memory is bonkers fast.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2024/01/09/micron-nvdram-might-never-become-a-product">Micron NVDRAM may never become a product</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2024/01/09/micron-nvdram-might-never-become-a-product"><img src="https://blocksandfiles.com/wp-content/uploads/2021/11/shutterstock_question.jpeg" alt=""></a></div>
    <p class="card-excerpt">Micron’s NVDRAM chip could be a proving ground for technologies used in other products – and not become a standalone product itself. The 32Gb storage-class nonvolatile random-access memory chip design was revealed in a Micron paper at the December IEDM event, and is based on ferroelectricRAM technology with near-DRAM speed and longer-than-NAND endurance. Analysts we […]</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7">Samsung Unveils Shinebolt HBM3E Memory At Nearly 10Gbps And Blistering 32Gb</a></div>
    <div class="card-image"><a href="https://hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7"><img src="https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-HBM3E-news.png" alt=""></a></div>
    <p class="card-excerpt">We're getting a first glimpses of Samsung's next-generation HBM3E and GDDR7 memory chips.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/comparing-analog-and-digital-sram-in-memory-computing-architectures-ku-leuven">Comparing Analog and Digital SRAM In-Memory Computing Architectures (KU Leu</a></div>
    <div class="card-image"><a href="https://semiengineering.com/comparing-analog-and-digital-sram-in-memory-computing-architectures-ku-leuven"><img src="https://semiengineering.com/wp-content/uploads/AdobeStock_207929333-brain-03-09-22-scaled-e1646861472441.jpeg" alt=""></a></div>
    <p class="card-excerpt">A technical paper titled “Benchmarking and modeling of analog and digital SRAM in-memory computing architectures” was published by researchers at KU Leuven. Abstract: “In-memory-computing is emerging as an efficient hardware paradigm for deep neural network accelerators at the edge, enabling to break the memory wall and exploit massive computational parallelism. Two design models have surged:... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://igoro.com/archive/gallery-of-processor-cache-effects">Gallery of Processor Cache Effects</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2023/07/05/3d-stacked-dram-and-processor-cube">Researchers devise even faster 3D DRAM</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2023/07/05/3d-stacked-dram-and-processor-cube"><img src="https://blocksandfiles.com/wp-content/uploads/2023/07/BBCube-3D-Structural-diagram.jpg" alt=""></a></div>
    <p class="card-excerpt">Tokyo Institute of Technology scientists have devised a 3D DRAM stack topped by a processor to provide four times more bandwidth than HBM.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.semianalysis.com/p/ai-capacity-constraints-cowos-and">AI Capacity Constraints - CoWoS and HBM Supply Chain</a></div>
    <div class="card-image"><a href="https://www.semianalysis.com/p/ai-capacity-constraints-cowos-and"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F7200eed5-4750-42ef-9709-755af8ec5f0e_2387x2025.png" alt=""></a></div>
    <p class="card-excerpt">Quarterly Ramp for Nvidia, Broadcom, Google, AMD, AMD Embedded (Xilinx), Amazon, Marvell, Microsoft, Alchip, Alibaba T-Head, ZTE Sanechips, Samsung, Micron, and SK Hynix</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.tomshardware.com/news/micron-to-introduce-gddr7-memory-in-1h-2024">Micron to Introduce GDDR7 Memory in 1H 2024</a></div>
    <div class="card-image"><a href="https://www.tomshardware.com/news/micron-to-introduce-gddr7-memory-in-1h-2024"><img src="https://cdn.mos.cms.futurecdn.net/Dwk4v483zJSHF7iD4kp7R-1200-80.png" alt=""></a></div>
    <p class="card-excerpt">GDDR7 is getting closer, says Micron.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.extremetech.com/gaming/micron-announces-gddr7-for-gpus-coming-in-first-half-of-2024">Micron Announces GDDR7 for GPUs Coming in First Half of 2024</a></div>
    <div class="card-image"><a href="https://www.extremetech.com/gaming/micron-announces-gddr7-for-gpus-coming-in-first-half-of-2024"><img src="https://i.extremetech.com/imagery/content-types/07kN5oasl2Qeky7WDxOa5YW/hero-image.fill.size_1200x675.jpg" alt=""></a></div>
    <p class="card-excerpt">Though it'll arrive just in time for mid-cycle refresh from AMD, Nvidia, and Intel, it's unclear if there will be any takers just yet.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.semianalysis.com/p/ai-server-cost-analysis-memory-is">AI Server Cost Analysis – Memory Is The Biggest Loser</a></div>
    <div class="card-image"><a href="https://www.semianalysis.com/p/ai-server-cost-analysis-memory-is"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3f05107e-aad1-4b2d-922c-ddbcafb39085_1252x704.jpeg" alt=""></a></div>
    <p class="card-excerpt">Micron $MU looks very weak in AI</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl">Panmnesia speeds up vector search with CXL</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl"><img src="https://blocksandfiles.com/wp-content/uploads/2023/06/Panmnesia-CEO-teaser.jpg" alt=""></a></div>
    <p class="card-excerpt">Panmnesia has devised CXL-based vector search methods that are much faster than Microsoft’s Bing and Outlook.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://samwho.dev/memory-allocation">Memory Allocation</a></div>
    <div class="card-image"><a href="https://samwho.dev/memory-allocation"><img src="https://samwho.dev/images/memory-allocation-card.png?h=8e970c33deef294c608a" alt=""></a></div>
    <p class="card-excerpt">A visual introduction to memory allocation.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2023/05/05/50784">3D DRAM could be revolutionary – if it works</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2023/05/05/50784"><img src="https://blocksandfiles.com/wp-content/uploads/2022/01/stars.jpeg" alt=""></a></div>
    <p class="card-excerpt">We asked memory semiconductor industry analyst Jim Handy of Objective Analysis how he views 3D DRAM technology.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/news/memory-roundup-ultra-low-power-sram-ultraram-3d-flash-hit-the-scene">Memory Roundup: Ultra-low-power SRAM, ULTRARAM, & 3D Flash Hit the Scene</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/news/memory-roundup-ultra-low-power-sram-ultraram-3d-flash-hit-the-scene"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Scanning_electron_microscope_image_of_two_ULTRARAM_memory_arra.jpg" alt=""></a></div>
    <p class="card-excerpt">New memory technologies have emerged to push the boundaries of conventional computer storage.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/state-of-the-art-and-future-directions-of-rowhammer-eth-zurich">State of the Art And Future Directions of Rowhammer (ETH Zurich)</a></div>
    <div class="card-image"><a href="https://semiengineering.com/state-of-the-art-and-future-directions-of-rowhammer-eth-zurich"><img src="https://semiengineering.com/wp-content/uploads/AdobeStock_427648898-lock-scaled.jpeg" alt=""></a></div>
    <p class="card-excerpt">A new technical paper titled “Fundamentally Understanding and Solving RowHammer” was published by researchers at ETH Zurich. Abstract “We provide an overview of recent developments and future directions in the RowHammer vulnerability that plagues modern DRAM (Dynamic Random Memory Access) chips, which are used in almost all computing systems as main memory. RowHammer is the... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/news/new-chip-purportedly-offers-the-best-memory-of-any-chip-for-edge-ai">New Chip Purportedly Offers the “Best Memory of Any Chip for Edge AI”</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/news/new-chip-purportedly-offers-the-best-memory-of-any-chip-for-edge-ai"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/USC_memory_research_could_enable_AI_on_portable_devices.jpg" alt=""></a></div>
    <p class="card-excerpt">USC researchers have announced a breakthrough in memristive technology that could shrink edge computing for AI to smartphone-sized devices.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2023/03/16/sk-hynix-breaking-past-the-300-layer-3d-nand-mark">SK hynix breezes past 300-layer 3D NAND mark</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2023/03/16/sk-hynix-breaking-past-the-300-layer-3d-nand-mark"><img src="https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg" alt=""></a></div>
    <p class="card-excerpt">SK hynix</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2023/03/16/the-state-of-reram-play">Taking a look at the ReRAM state of play</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2023/03/16/the-state-of-reram-play"><img src="https://blocksandfiles.com/wp-content/uploads/2023/03/Skywater-Weebit-ReRAM-cells.jpg" alt=""></a></div>
    <p class="card-excerpt">ReRAM startup Intrinsic Semiconductor Technologies has raised $9.73 million to expand its engineering team and bring its product to market.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/choosing-the-correct-high-bandwidth-memory">Choosing The Correct High-Bandwidth Memory</a></div>
    <div class="card-image"><a href="https://semiengineering.com/choosing-the-correct-high-bandwidth-memory"><img src="https://semiengineering.com/wp-content/uploads/HBM-Diagram-copy.png" alt=""></a></div>
    <p class="card-excerpt">New applications require a deep understanding of the tradeoffs for different types of DRAM.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.theregister.com/2023/01/02/nonbinary_ddr5_is_finally_coming">Non-binary DDR5 is finally coming to save your wallet • The Register</a></div>
    <div class="card-image"><a href="https://www.theregister.com/2023/01/02/nonbinary_ddr5_is_finally_coming"><img src="https://regmedia.co.uk/2022/11/01/16gblpddr5x.jpg" alt=""></a></div>
    <p class="card-excerpt">Need a New Year's resolution? How about stop paying for memory you don't need</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/safeguarding-srams-from-ip-theft">Safeguarding SRAMs From IP Theft (Best Paper Award)</a></div>
    <div class="card-image"><a href="https://semiengineering.com/safeguarding-srams-from-ip-theft"><img src="https://semiengineering.com/wp-content/uploads/AdobeStock_383844937-scaled.jpeg" alt=""></a></div>
    <p class="card-excerpt">A technical paper titled “Beware of Discarding Used SRAMs: Information is Stored Permanently” was published by researchers at Auburn University. The paper won “Best Paper Award” at the IEEE International Conference on Physical Assurance and Inspection of Electronics (PAINE) Oct. 25-27 in Huntsville. Abstract: “Data recovery has long been a focus of the electronics industry... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blocksandfiles.com/2022/12/08/sk-hynix-boosts-ddr5-dram-speed-with-parallel-reads">SK hynix boosts DDR5 DRAM speed with parallel reads</a></div>
    <div class="card-image"><a href="https://blocksandfiles.com/2022/12/08/sk-hynix-boosts-ddr5-dram-speed-with-parallel-reads"><img src="https://blocksandfiles.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg" alt=""></a></div>
    <p class="card-excerpt">SK hynix boosts DDR5 DRAM speed</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency">Just How Bad Is CXL Memory Latency?</a></div>
    <div class="card-image"><a href="https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency"><img src="https://www.nextplatform.com/wp-content/uploads/2021/10/memory-stricks-logo-scaled.jpg" alt=""></a></div>
    <p class="card-excerpt">Conventional wisdom says that trying to attach system memory to the PCI-Express bus is a bad idea if you care at all about latency. The further the memory</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/news/researchers-develop-transistor-free-compute-in-memory-architecture">Researchers Develop Transistor-free Compute-in-Memory Architecture</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/news/researchers-develop-transistor-free-compute-in-memory-architecture"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Transistor-free_CIM.jpg" alt=""></a></div>
    <p class="card-excerpt">Using new materials, UPenn researchers recently demonstrated how analog compute-in-memory circuits can provide a programmable solution for AI computing.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/decreasing-refresh-latency-of-off-the-shelf-dram-chips">Decreasing Refresh Latency of Off-the-Shelf DRAM Chips</a></div>
    <div class="card-image"><a href="https://semiengineering.com/decreasing-refresh-latency-of-off-the-shelf-dram-chips"><img src="https://semiengineering.com/wp-content/uploads/Yellow-orange-10-12-20-AdobeStock_350508082-scaled.jpeg" alt=""></a></div>
    <p class="card-excerpt">A new technical paper titled “HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips” was published by researchers at ETH Zürich, TOBB University of Economics and Technology and Galicia Supercomputing Center (CESGA). Abstract “DRAM is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent data... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/how-memory-design-optimizes-system-performance">How Memory Design Optimizes System Performance</a></div>
    <div class="card-image"><a href="https://semiengineering.com/how-memory-design-optimizes-system-performance"><img src="https://semiengineering.com/wp-content/uploads/Fig01_Rambus.png" alt=""></a></div>
    <p class="card-excerpt">Changes are steady in the memory hierarchy, but how and where that memory is accessed is having a big impact.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code">Performance Benefits of Using Huge Pages for Code. | Easyperf</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/dram-thermal-issues-reach-crisis-point">DRAM Thermal Issues Reach Crisis Point</a></div>
    <div class="card-image"><a href="https://semiengineering.com/dram-thermal-issues-reach-crisis-point"><img src="https://semiengineering.com/wp-content/uploads/2019/09/Hot-Chip-Thermal-iStock-848635200.jpg" alt=""></a></div>
    <p class="card-excerpt">Increased transistor density and utilization are creating memory performance issues.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.eetimes.com/author.asp?doc_id=1334088&section_id=36">SRAM vs. DRAM: The Future of Memory - EE Times</a></div>
    <div class="card-image"><a href="https://www.eetimes.com/author.asp?doc_id=1334088&section_id=36"><img src="https://www.eetimes.com/wp-content/uploads/media-1308555-181217-sram-pyramid-1200-min.png" alt=""></a></div>
    <p class="card-excerpt">EE Times Compares SRAM vs. DRAM, Common Issues With Each Type Of Memory, And Takes A Look At The Future For Computer Memory.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning">3D Stacking Could Boost GPU Machine Learning</a></div>
    <div class="card-image"><a href="https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning"><img src="https://www.nextplatform.com/wp-content/uploads/2015/11/TeslaGPU2.jpg" alt=""></a></div>
    <p class="card-excerpt">Nvidia has staked its growth in the datacenter on machine learning. Over the past few years, the company has rolled out features in its GPUs aimed neural</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.eetimes.com/document.asp?doc_id=1325690">NeuroMem IC Matches Patterns, Sees All, Knows All - EE Times</a></div>
    <div class="card-image"><a href="http://www.eetimes.com/document.asp?doc_id=1325690"><img src="https://www.eetimes.com/wp-content/uploads/images-eetimes-2015-02-1325690-personal-identification-366.png" alt=""></a></div>
    <p class="card-excerpt">PARIS — If you’ve ever seen the U.S. TV series “Person of Interest,” during which an anonymous face in the Manhattan crowd, highlighted inside a digital</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/advantages-of-lpddr5-a-new-clocking-scheme">Advantages Of LPDDR5: A New Clocking Scheme</a></div>
    <div class="card-image"><a href="https://semiengineering.com/advantages-of-lpddr5-a-new-clocking-scheme"><img src="https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig3.jpg?fit=1600%2C715&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Innovative new clocking schemes in the latest LPDDR standard enable easier implementation of controllers and PHYs at maximum data rate as well as new options for power consumption.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/using-memory-differently-to-boost-speed">Using Memory Differently To Boost Speed</a></div>
    <div class="card-image"><a href="https://semiengineering.com/using-memory-differently-to-boost-speed"><img src="https://semiengineering.com/wp-content/uploads/2019/06/iStock-513307992-blue-mascot.jpg?fit=1394%2C753&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Getting data in and out of memory faster is adding some unexpected challenges.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.hpcwire.com/off-the-wire/upmem-puts-cpus-inside-memory-to-allow-applications-to-run-20-times-faster">UPMEM Puts CPUs Inside Memory to Allow Applications to Run 20 Times Faster</a></div>
    <div class="card-image"><a href="https://www.hpcwire.com/off-the-wire/upmem-puts-cpus-inside-memory-to-allow-applications-to-run-20-times-faster"><img src="https://www.hpcwire.com/wp-content/uploads/2018/02/HPCwire-logo-square.png" alt=""></a></div>
    <p class="card-excerpt">PALO ALTO, Calif., August 19, 2019 — UPMEM announced today a Processing-in-Memory (PIM) acceleration solution that allows big data and AI applications to run 20 times faster and with 10 […]</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/dram-tradeoffs-speed-vs-energy">DRAM Tradeoffs: Speed Vs. Energy</a></div>
    <div class="card-image"><a href="https://semiengineering.com/dram-tradeoffs-speed-vs-energy"><img src="https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?fit=1600%2C534&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Experts at the Table: Which type of DRAM is best for different applications, and why performance and power can vary so much.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/process-control-for-next-generation-memories">Process Control For Next-Generation Memories</a></div>
    <div class="card-image"><a href="https://semiengineering.com/process-control-for-next-generation-memories"><img src="https://semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?fit=875%2C170&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Emerging memory technologies call for an integrated PVD process system capable of depositing and measuring multiple materials under vacuum.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands">Executing Commands in Memory: DRAM Commands - Technical Articles</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/DRAM_commands_featured.jpg" alt=""></a></div>
    <p class="card-excerpt">This article will take a closer look at the commands used to control and interact with DRAM.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://chipress.co/2019/03/31/how-does-tomasulos-algorithm-work">How does tomasulos algorithm work</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip">Memory at the Core of New Deep Learning Research Chip</a></div>
    <div class="card-image"><a href="https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip"><img src="https://www.nextplatform.com/wp-content/uploads/2016/06/ab_53434447820.jpe" alt=""></a></div>
    <p class="card-excerpt">Over the last two years, there has been a push for novel architectures to feed the needs of machine learning and more specifically, deep neural networks.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://danluu.com/2choices-eviction">Caches: LRU v. random</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches">Did IBM Just Preview The Future of Caches?</a></div>
    <div class="card-image"><a href="https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches"><img src="https://images.anandtech.com/doci/16924/IBM%20Telum%2021x9_678x452.jpg" alt=""></a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.wired.com/story/rowhammer-half-double-attack-bit-flips">As Chips Shrink, Rowhammer Attacks Get Harder to Stop</a></div>
    <div class="card-image"><a href="https://www.wired.com/story/rowhammer-half-double-attack-bit-flips"><img src="https://media.wired.com/photos/60ad5de00744ea4218d0e6be/191:100/w_1280,c_limit/GettyImages-812951392.jpg" alt=""></a></div>
    <p class="card-excerpt">A full fix for the “Half-Double” technique will require rethinking how memory semiconductors are designed.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/11-ways-to-reduce-ai-energy-consumption">11 Ways To Reduce AI Energy Consumption</a></div>
    <div class="card-image"><a href="https://semiengineering.com/11-ways-to-reduce-ai-energy-consumption"><img src="https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig03_in_memory_computer_LinleyGroup.png?fit=499%2C377&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Pushing AI to the edge requires new architectures, tools, and approaches.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.coventor.com/blog/overcoming-design-process-challenges-next-generation-sram-cell-architectures">Overcoming Challenges In Next-Generation SRAM Cell Architectures</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.anandtech.com/show/16558/micron-abandons-3d-xpoint-memory-technology">Micron Abandons 3D XPoint Memory Technology</a></div>
    <div class="card-image"><a href="https://www.anandtech.com/show/16558/micron-abandons-3d-xpoint-memory-technology"><img src="https://images.anandtech.com/doci/16558/3D%20XPoint%20Wafer_678x452.jpg" alt=""></a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/svt-six-stacked-vertical-transistors">SVT: Six Stacked Vertical Transistors</a></div>
    <div class="card-image"><a href="https://semiengineering.com/svt-six-stacked-vertical-transistors"><img src="https://semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1" alt=""></a></div>
    <p class="card-excerpt">SRAM cell architecture introduction: design and process challenges assessment.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/what-designers-need-to-know-about-error-correction-code-ecc-in-ddr-memories">What Designers Need to Know About Error Correction Code (ECC) In DDR Memori</a></div>
    <div class="card-image"><a href="https://semiengineering.com/what-designers-need-to-know-about-error-correction-code-ecc-in-ddr-memories"><img src="https://i2.wp.com/semiengineering.com/wp-content/uploads/Synopsys_DDR-ECC-fig1-side-band-ECC.png?fit=623%2C404&ssl=1" alt=""></a></div>
    <p class="card-excerpt">How side-band, inline, on-die, and link error correcting schemes work and the applications to which they are best suited.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://thegradient.pub/dont-forget-about-associative-memories">Don’t Forget About Associative Memories</a></div>
    <div class="card-image"><a href="https://thegradient.pub/dont-forget-about-associative-memories"><img src="https://thegradient.pub/content/images/2020/11/dont-forget-about-ams-banner-v1.png" alt=""></a></div>
    <p class="card-excerpt">Artificial neural networks and deep learning have taken center stage as the tools of choice for many contemporary machine learning practitioners and researchers. But there are many cases where you need something more powerful than basic statistical analysis, yet not as complex or compute-intensive as a deep neural network. History</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design">Making Full Memory IP Robust During Design - Semiwiki</a></div>
    <div class="card-image"><a href="https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design"><img src="https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg" alt=""></a></div>
    <p class="card-excerpt">Looking at a typical SoC design today it's likely to…</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/news/ddr4-makes-headway-even-with-ddr5-modules-on-its-heels">DDR4 Makes Headway Even with DDR5 Modules on Its Heels</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/news/ddr4-makes-headway-even-with-ddr5-modules-on-its-heels"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/SMART%E2%80%99s_memory_module_.jpg" alt=""></a></div>
    <p class="card-excerpt">With no definitive release date for DDR5, DDR4 is making significant strides.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards">How Micron’s GDDR6X memory is the secret to unlocking 4K on Nvidia’s RTX 30</a></div>
    <div class="card-image"><a href="https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards"><img src="https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?w=1024?w=1200&strip=all" alt=""></a></div>
    <p class="card-excerpt">Micron's GDDR6X is one of the star components in Nvidia's RTX 3070, 3080, and 3080 video cards. It's so fast it should boost gaming past the 4K barrier.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://github.com/allegro/bigcache">Efficient cache for gigabytes of data written in Go</a></div>
    <div class="card-image"><a href="https://github.com/allegro/bigcache"><img src="https://opengraph.githubassets.com/903849f11c250b85760ba638b9c8e510b0f186db9b8acdaf93d2a83151995177/allegro/bigcache" alt=""></a></div>
    <p class="card-excerpt">Efficient cache for gigabytes of data written in Go. - allegro/bigcache</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.anandtech.com/show/15375/ces-2020-sk-hynix-shows-off-64-gb-ddr54800-rdimm">Here's Some DDR5-4800: Hands-On First Look at Next Gen DRAM</a></div>
    <div class="card-image"><a href="https://www.anandtech.com/show/15375/ces-2020-sk-hynix-shows-off-64-gb-ddr54800-rdimm"><img src="https://images.anandtech.com/doci/15375/IMGP7931_678x452.jpg" alt=""></a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://effectiviology.com/verbatim-effect">The Verbatim Effect: Why People Remember Gist Better than Details</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.eetimes.com/why-the-memory-subsystem-is-critical-in-inferencing-chips">Why the Memory Subsystem is Critical in Inferencing Chips</a></div>
    <div class="card-image"><a href="https://www.eetimes.com/why-the-memory-subsystem-is-critical-in-inferencing-chips"><img src="https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg" alt=""></a></div>
    <p class="card-excerpt">Good inferencing chips can move data very quickly</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://pythonspeed.com/articles/data-doesnt-fit-in-memory">When your data doesn’t fit in memory: the basic techniques</a></div>
    <div class="card-image"><a href="https://pythonspeed.com/articles/data-doesnt-fit-in-memory"><img src="https://pythonspeed.com/assets/titles/data-doesnt-fit-in-memory.png" alt=""></a></div>
    <p class="card-excerpt">You can process data that doesn’t fit in memory by using four basic techniques: spending money, compression, chunking, and indexing.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/building-an-mram-array">Building An MRAM Array</a></div>
    <div class="card-image"><a href="https://semiengineering.com/building-an-mram-array"><img src="https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Why MRAM is so attractive.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://arstechnica.com/information-technology/2019/06/manufacturing-memory-means-scribing-silicon-in-a-sea-of-sensors">Manufacturing memory means scribing silicon in a sea of sensors | Ars Techn</a></div>
    <div class="card-image"><a href="https://arstechnica.com/information-technology/2019/06/manufacturing-memory-means-scribing-silicon-in-a-sea-of-sensors"><img src="https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-scaled.jpg" alt=""></a></div>
    <p class="card-excerpt">“Industry 4.0” is already here for some companies—especially silicon foundries.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/in-memory-and-near-memory-compute">In Memory And Near-Memory Compute</a></div>
    <div class="card-image"><a href="https://semiengineering.com/in-memory-and-near-memory-compute"><img src="https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1" alt=""></a></div>
    <p class="card-excerpt">How much power is spent storing and moving data.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://rambleed.com">RAMBleed</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-all">Memory Architectures In AI: One Size Doesn't Fit All</a></div>
    <div class="card-image"><a href="https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-all"><img src="https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig1.png?fit=674%2C328&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Comparing different machine learning use-cases and the architectures being used to address them.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://thememoryguy.com/emerging-memories-today-understanding-bit-selectors">Emerging Memories Today: Understanding Bit Selectors - The Memory Guy Blog</a></div>
    <div class="card-image"><a href="https://thememoryguy.com/emerging-memories-today-understanding-bit-selectors"><img src="https://thememoryguy.com/wp-content/uploads/2018/11/Emerging-Memory-Parade-150x150.jpg" alt=""></a></div>
    <p class="card-excerpt">The previous post in this series (excerpted from the Objective Analysis and Coughlin Associates Emerging Memory report) explained why emerging memories are necessary. Oddly enough, this series will explain bit selectors before defining all of the emerging memory technologies themselves. The reason why is that the bit selector determines how small a bit cell can</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/processing-in-memory">Processing In Memory</a></div>
    <div class="card-image"><a href="https://semiengineering.com/processing-in-memory"><img src="https://semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?fit=1640%2C746&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Processing In Memory Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://hothardware.com/news/micron-talks-gddr6">Overclocked Micron GDDR6 Memory Can Hit 20Gbps Speeds For Next Gen GPUs</a></div>
    <div class="card-image"><a href="https://hothardware.com/news/micron-talks-gddr6"><img src="https://hothardware.com/ContentImages/NewsItem/44666/content/gddr6.jpg" alt=""></a></div>
    <p class="card-excerpt">Micron notes that GDDR6 has silicon changes, channel enhancements, and talks a bit about performance measurements of the new memory.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/computing/hardware/to-speed-up-ai-mix-memory-and-processing">To Speed Up AI, Mix Memory and Processing</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/computing/hardware/to-speed-up-ai-mix-memory-and-processing"><img src="https://spectrum.ieee.org/media-library/image-sujan-gonugondla.jpg?id=25585354&width=1200&height=600&coordinates=0%2C170%2C0%2C170" alt=""></a></div>
    <p class="card-excerpt">New computing architectures aim to extend artificial intelligence from the cloud to smartphones</p>
  </div>
</div>
</body></html>
