// Seed: 1310464227
module module_0 (
    output tri1 id_0
    , id_16,
    input wand id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    input wand id_13,
    input tri1 id_14
);
  assign id_4 = 1 ? id_12 : 1;
  wor id_17 = 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    output wand id_3
);
  module_0(
      id_2, id_0, id_0, id_2, id_2, id_1, id_1, id_1, id_1, id_2, id_1, id_1, id_1, id_1, id_0
  );
  wire id_5;
  wire id_6;
endmodule
