{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 14:09:37 2013 " "Info: Processing started: Sat May 11 14:09:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "POP " "Info: Assuming node \"POP\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 320 136 304 336 "POP" "" } { 312 304 352 328 "pop" "" } { 496 392 416 512 "pop" "" } { 592 488 520 608 "pop" "" } { 592 648 680 608 "pop" "" } { 688 488 520 704 "pop" "" } { 688 648 680 704 "pop" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "POP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PUSH " "Info: Assuming node \"PUSH\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PUSH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "INIT " "Info: Assuming node \"INIT\" is an undefined clock" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 344 136 304 360 "INIT" "" } { 336 304 352 352 "init" "" } { 32 368 400 48 "init" "" } { 392 352 416 404 "init" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "INIT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst43~0 " "Info: Detected gated clock \"inst43~0\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 672 520 584 720 "inst43" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst42~0 " "Info: Detected gated clock \"inst42~0\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_4out:inst14\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\] " "Info: Detected gated clock \"lpm_decode_4out:inst14\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/decode_8bf.tdf" 296 12 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_4out:inst14\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "POP register register lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"POP\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]\" and destination register \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.547 ns + Longest register register " "Info: + Longest register to register delay is 1.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 1 REG LCFF_X17_Y4_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 0.651 ns inst42~0 2 COMB LCCOMB_X17_Y4_N16 13 " "Info: 2: + IC(0.273 ns) + CELL(0.378 ns) = 0.651 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 0.933 ns lpm_decode_4out:inst14\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\] 3 COMB LCCOMB_X17_Y4_N28 9 " "Info: 3: + IC(0.229 ns) + CELL(0.053 ns) = 0.933 ns; Loc. = LCCOMB_X17_Y4_N28; Fanout = 9; COMB Node = 'lpm_decode_4out:inst14\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { inst42~0 lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/decode_8bf.tdf" 296 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.397 ns) 1.547 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X17_Y4_N1 15 " "Info: 4: + IC(0.217 ns) + CELL(0.397 ns) = 1.547 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 53.52 % ) " "Info: Total cell delay = 0.828 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 46.48 % ) " "Info: Total interconnect delay = 0.719 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.273ns 0.229ns 0.217ns } { 0.000ns 0.378ns 0.053ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP destination 2.609 ns + Shortest register " "Info: + Shortest clock path from clock \"POP\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns POP 1 CLK PIN_V11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 12; CLK Node = 'POP'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 320 136 304 336 "POP" "" } { 312 304 352 328 "pop" "" } { 496 392 416 512 "pop" "" } { 592 488 520 608 "pop" "" } { 592 648 680 608 "pop" "" } { 688 488 520 704 "pop" "" } { 688 648 680 704 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.053 ns) 1.774 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.894 ns) + CELL(0.053 ns) = 1.774 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { POP inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.618 ns) 2.609 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X17_Y4_N1 15 " "Info: 3: + IC(0.217 ns) + CELL(0.618 ns) = 2.609 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 57.42 % ) " "Info: Total cell delay = 1.498 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP source 2.609 ns - Longest register " "Info: - Longest clock path from clock \"POP\" to source register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns POP 1 CLK PIN_V11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 12; CLK Node = 'POP'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 320 136 304 336 "POP" "" } { 312 304 352 328 "pop" "" } { 496 392 416 512 "pop" "" } { 592 488 520 608 "pop" "" } { 592 648 680 608 "pop" "" } { 688 488 520 704 "pop" "" } { 688 648 680 704 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.053 ns) 1.774 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.894 ns) + CELL(0.053 ns) = 1.774 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { POP inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.618 ns) 2.609 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.618 ns) = 2.609 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 57.42 % ) " "Info: Total cell delay = 1.498 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.273ns 0.229ns 0.217ns } { 0.000ns 0.378ns 0.053ns 0.397ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PUSH register register lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"PUSH\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]\" and destination register \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.547 ns + Longest register register " "Info: + Longest register to register delay is 1.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 1 REG LCFF_X17_Y4_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 0.651 ns inst42~0 2 COMB LCCOMB_X17_Y4_N16 13 " "Info: 2: + IC(0.273 ns) + CELL(0.378 ns) = 0.651 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 0.933 ns lpm_decode_4out:inst14\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\] 3 COMB LCCOMB_X17_Y4_N28 9 " "Info: 3: + IC(0.229 ns) + CELL(0.053 ns) = 0.933 ns; Loc. = LCCOMB_X17_Y4_N28; Fanout = 9; COMB Node = 'lpm_decode_4out:inst14\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { inst42~0 lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/decode_8bf.tdf" 296 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.397 ns) 1.547 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X17_Y4_N1 15 " "Info: 4: + IC(0.217 ns) + CELL(0.397 ns) = 1.547 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 53.52 % ) " "Info: Total cell delay = 0.828 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 46.48 % ) " "Info: Total interconnect delay = 0.719 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.273ns 0.229ns 0.217ns } { 0.000ns 0.378ns 0.053ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH destination 2.773 ns + Shortest register " "Info: + Shortest clock path from clock \"PUSH\" to destination register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns PUSH 1 CLK PIN_V12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 13; CLK Node = 'PUSH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.225 ns) 1.938 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.886 ns) + CELL(0.225 ns) = 1.938 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { PUSH inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.618 ns) 2.773 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X17_Y4_N1 15 " "Info: 3: + IC(0.217 ns) + CELL(0.618 ns) = 2.773 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 60.22 % ) " "Info: Total cell delay = 1.670 ns ( 60.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 39.78 % ) " "Info: Total interconnect delay = 1.103 ns ( 39.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH source 2.773 ns - Longest register " "Info: - Longest clock path from clock \"PUSH\" to source register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns PUSH 1 CLK PIN_V12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 13; CLK Node = 'PUSH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.225 ns) 1.938 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.886 ns) + CELL(0.225 ns) = 1.938 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { PUSH inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.618 ns) 2.773 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.618 ns) = 2.773 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 60.22 % ) " "Info: Total cell delay = 1.670 ns ( 60.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 39.78 % ) " "Info: Total interconnect delay = 1.103 ns ( 39.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.547 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} lpm_decode_4out:inst14|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.273ns 0.229ns 0.217ns } { 0.000ns 0.378ns 0.053ns 0.397ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 159.24 MHz 6.28 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 159.24 MHz between source register \"lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8\" (period= 6.28 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.025 ns + Longest register register " "Info: + Longest register to register delay is 1.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X19_Y1_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N21; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.309 ns) 0.532 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[0\]~COUT 2 COMB LCCOMB_X19_Y1_N2 2 " "Info: 2: + IC(0.223 ns) + CELL(0.309 ns) = 0.532 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.567 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[1\]~COUT 3 COMB LCCOMB_X19_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.567 ns; Loc. = LCCOMB_X19_Y1_N4; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.602 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[2\]~COUT 4 COMB LCCOMB_X19_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.602 ns; Loc. = LCCOMB_X19_Y1_N6; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[2\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.637 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[3\]~COUT 5 COMB LCCOMB_X19_Y1_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.637 ns; Loc. = LCCOMB_X19_Y1_N8; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[3\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.672 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[4\]~COUT 6 COMB LCCOMB_X19_Y1_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.672 ns; Loc. = LCCOMB_X19_Y1_N10; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[4\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.707 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[5\]~COUT 7 COMB LCCOMB_X19_Y1_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.707 ns; Loc. = LCCOMB_X19_Y1_N12; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[5\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.803 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[6\]~COUT 8 COMB LCCOMB_X19_Y1_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 0.803 ns; Loc. = LCCOMB_X19_Y1_N14; Fanout = 1; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[6\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.928 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[7\] 9 COMB LCCOMB_X19_Y1_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.928 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 1; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.025 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 10 REG LCFF_X19_Y1_N17 3 " "Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 1.025 ns; Loc. = LCFF_X19_Y1_N17; Fanout = 3; REG Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.802 ns ( 78.24 % ) " "Info: Total cell delay = 0.802 ns ( 78.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.223 ns ( 21.76 % ) " "Info: Total interconnect delay = 0.223 ns ( 21.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.025 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.223ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.071 ns - Smallest " "Info: - Smallest clock skew is -5.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 3 REG LCFF_X19_Y1_N17 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y1_N17; Fanout = 3; REG Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.547 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.228 ns) 2.624 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(1.542 ns) + CELL(0.228 ns) = 2.624 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.712 ns) 3.553 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.712 ns) = 3.553 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 4.204 ns inst42~0 4 COMB LCCOMB_X17_Y4_N16 13 " "Info: 4: + IC(0.273 ns) + CELL(0.378 ns) = 4.204 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 4.856 ns inst43~0 5 COMB LCCOMB_X17_Y4_N26 1 " "Info: 5: + IC(0.286 ns) + CELL(0.366 ns) = 4.856 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'inst43~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { inst42~0 inst43~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 672 520 584 720 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 5.107 ns inst6 6 COMB LCCOMB_X17_Y4_N22 1 " "Info: 6: + IC(0.198 ns) + CELL(0.053 ns) = 5.107 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { inst43~0 inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.000 ns) 6.285 ns inst6~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.178 ns) + CELL(0.000 ns) = 6.285 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 7.547 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X19_Y1_N21 4 " "Info: 8: + IC(0.644 ns) + CELL(0.618 ns) = 7.547 ns; Loc. = LCFF_X19_Y1_N21; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 42.52 % ) " "Info: Total cell delay = 3.209 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 57.48 % ) " "Info: Total interconnect delay = 4.338 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.025 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.223ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "INIT " "Info: No valid register-to-register data paths exist for clock \"INIT\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "POP 64 " "Warning: Circuit may not operate. Detected 64 non-operational path(s) clocked by clock \"POP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] POP 2.846 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" and destination pin or register \"lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]\" for clock \"POP\" (Hold time is 2.846 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.088 ns + Largest " "Info: + Largest clock skew is 4.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP destination 6.697 ns + Longest register " "Info: + Longest clock path from clock \"POP\" to destination register is 6.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns POP 1 CLK PIN_V11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 12; CLK Node = 'POP'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 320 136 304 336 "POP" "" } { 312 304 352 328 "pop" "" } { 496 392 416 512 "pop" "" } { 592 488 520 608 "pop" "" } { 592 648 680 608 "pop" "" } { 688 488 520 704 "pop" "" } { 688 648 680 704 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.053 ns) 1.774 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.894 ns) + CELL(0.053 ns) = 1.774 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { POP inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.712 ns) 2.703 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.712 ns) = 2.703 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 3.354 ns inst42~0 4 COMB LCCOMB_X17_Y4_N16 13 " "Info: 4: + IC(0.273 ns) + CELL(0.378 ns) = 3.354 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 4.006 ns inst43~0 5 COMB LCCOMB_X17_Y4_N26 1 " "Info: 5: + IC(0.286 ns) + CELL(0.366 ns) = 4.006 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'inst43~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { inst42~0 inst43~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 672 520 584 720 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 4.257 ns inst6 6 COMB LCCOMB_X17_Y4_N22 1 " "Info: 6: + IC(0.198 ns) + CELL(0.053 ns) = 4.257 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { inst43~0 inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.000 ns) 5.435 ns inst6~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.178 ns) + CELL(0.000 ns) = 5.435 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 6.697 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] 8 REG LCFF_X18_Y1_N17 3 " "Info: 8: + IC(0.644 ns) + CELL(0.618 ns) = 6.697 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.007 ns ( 44.90 % ) " "Info: Total cell delay = 3.007 ns ( 44.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 55.10 % ) " "Info: Total interconnect delay = 3.690 ns ( 55.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.894ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "POP source 2.609 ns - Shortest register " "Info: - Shortest clock path from clock \"POP\" to source register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns POP 1 CLK PIN_V11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 12; CLK Node = 'POP'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 320 136 304 336 "POP" "" } { 312 304 352 328 "pop" "" } { 496 392 416 512 "pop" "" } { 592 488 520 608 "pop" "" } { 592 648 680 608 "pop" "" } { 688 488 520 704 "pop" "" } { 688 648 680 704 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.053 ns) 1.774 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.894 ns) + CELL(0.053 ns) = 1.774 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { POP inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.618 ns) 2.609 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X17_Y4_N1 15 " "Info: 3: + IC(0.217 ns) + CELL(0.618 ns) = 2.609 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 57.42 % ) " "Info: Total cell delay = 1.498 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.894ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.297 ns - Shortest register register " "Info: - Shortest register to register delay is 1.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X17_Y4_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.154 ns) 1.142 ns lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 2 COMB LCCOMB_X18_Y1_N16 1 " "Info: 2: + IC(0.988 ns) + CELL(0.154 ns) = 1.142 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.297 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X18_Y1_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.297 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 23.82 % ) " "Info: Total cell delay = 0.309 ns ( 23.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 76.18 % ) " "Info: Total interconnect delay = 0.988 ns ( 76.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.988ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.894ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { POP inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { POP {} POP~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.894ns 0.217ns } { 0.000ns 0.827ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.988ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PUSH 64 " "Warning: Circuit may not operate. Detected 64 non-operational path(s) clocked by clock \"PUSH\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] PUSH 2.846 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" and destination pin or register \"lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]\" for clock \"PUSH\" (Hold time is 2.846 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.088 ns + Largest " "Info: + Largest clock skew is 4.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH destination 6.861 ns + Longest register " "Info: + Longest clock path from clock \"PUSH\" to destination register is 6.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns PUSH 1 CLK PIN_V12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 13; CLK Node = 'PUSH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.225 ns) 1.938 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.886 ns) + CELL(0.225 ns) = 1.938 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { PUSH inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.712 ns) 2.867 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.712 ns) = 2.867 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 3.518 ns inst42~0 4 COMB LCCOMB_X17_Y4_N16 13 " "Info: 4: + IC(0.273 ns) + CELL(0.378 ns) = 3.518 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 4.170 ns inst43~0 5 COMB LCCOMB_X17_Y4_N26 1 " "Info: 5: + IC(0.286 ns) + CELL(0.366 ns) = 4.170 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'inst43~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { inst42~0 inst43~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 672 520 584 720 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 4.421 ns inst6 6 COMB LCCOMB_X17_Y4_N22 1 " "Info: 6: + IC(0.198 ns) + CELL(0.053 ns) = 4.421 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { inst43~0 inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.000 ns) 5.599 ns inst6~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.178 ns) + CELL(0.000 ns) = 5.599 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 6.861 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] 8 REG LCFF_X18_Y1_N17 3 " "Info: 8: + IC(0.644 ns) + CELL(0.618 ns) = 6.861 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.179 ns ( 46.33 % ) " "Info: Total cell delay = 3.179 ns ( 46.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.682 ns ( 53.67 % ) " "Info: Total interconnect delay = 3.682 ns ( 53.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.886ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.827ns 0.225ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH source 2.773 ns - Shortest register " "Info: - Shortest clock path from clock \"PUSH\" to source register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns PUSH 1 CLK PIN_V12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 13; CLK Node = 'PUSH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.225 ns) 1.938 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(0.886 ns) + CELL(0.225 ns) = 1.938 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { PUSH inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.618 ns) 2.773 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X17_Y4_N1 15 " "Info: 3: + IC(0.217 ns) + CELL(0.618 ns) = 2.773 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 60.22 % ) " "Info: Total cell delay = 1.670 ns ( 60.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 39.78 % ) " "Info: Total interconnect delay = 1.103 ns ( 39.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.886ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.827ns 0.225ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.297 ns - Shortest register register " "Info: - Shortest register to register delay is 1.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X17_Y4_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 15; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.154 ns) 1.142 ns lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 2 COMB LCCOMB_X18_Y1_N16 1 " "Info: 2: + IC(0.988 ns) + CELL(0.154 ns) = 1.142 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.297 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X18_Y1_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.297 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 3; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 23.82 % ) " "Info: Total cell delay = 0.309 ns ( 23.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 76.18 % ) " "Info: Total interconnect delay = 0.988 ns ( 76.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.988ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.886ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.827ns 0.225ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { PUSH inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { PUSH {} PUSH~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.886ns 0.217ns } { 0.000ns 0.827ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.297 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.988ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 72 " "Warning: Circuit may not operate. Detected 72 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2 lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] CLK 4.707 ns " "Info: Found hold time violation between source  pin or register \"lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2\" and destination pin or register \"lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]\" for clock \"CLK\" (Hold time is 4.707 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.071 ns + Largest " "Info: + Largest clock skew is 5.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.547 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.228 ns) 2.624 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(1.542 ns) + CELL(0.228 ns) = 2.624 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.712 ns) 3.553 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.712 ns) = 3.553 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 4.204 ns inst42~0 4 COMB LCCOMB_X17_Y4_N16 13 " "Info: 4: + IC(0.273 ns) + CELL(0.378 ns) = 4.204 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 4.856 ns inst43~0 5 COMB LCCOMB_X17_Y4_N26 1 " "Info: 5: + IC(0.286 ns) + CELL(0.366 ns) = 4.856 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'inst43~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { inst42~0 inst43~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 672 520 584 720 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 5.107 ns inst6 6 COMB LCCOMB_X17_Y4_N22 1 " "Info: 6: + IC(0.198 ns) + CELL(0.053 ns) = 5.107 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { inst43~0 inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.000 ns) 6.285 ns inst6~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.178 ns) + CELL(0.000 ns) = 6.285 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 7.547 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] 8 REG LCFF_X19_Y1_N27 4 " "Info: 8: + IC(0.644 ns) + CELL(0.618 ns) = 7.547 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 42.52 % ) " "Info: Total cell delay = 3.209 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 57.48 % ) " "Info: Total interconnect delay = 4.338 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2 3 REG LCFF_X19_Y1_N5 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y1_N5; Fanout = 3; REG Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.419 ns - Shortest register register " "Info: - Shortest register to register delay is 0.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2 1 REG LCFF_X19_Y1_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N5; Fanout = 3; REG Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 0.264 ns lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\]~14 2 COMB LCCOMB_X19_Y1_N26 1 " "Info: 2: + IC(0.211 ns) + CELL(0.053 ns) = 0.264 ns; Loc. = LCCOMB_X19_Y1_N26; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\]~14'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.419 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X19_Y1_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.419 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]~14 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 49.64 % ) " "Info: Total cell delay = 0.208 ns ( 49.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.211 ns ( 50.36 % ) " "Info: Total interconnect delay = 0.211 ns ( 50.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]~14 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.419 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]~14 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.211ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]~14 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.419 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[1]~14 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.211ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 PUSH CLK 4.264 ns register " "Info: tsu for register \"lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8\" (data pin = \"PUSH\", clock pin = \"CLK\") is 4.264 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.650 ns + Longest pin register " "Info: + Longest pin to register delay is 6.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns PUSH 1 CLK PIN_V12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 13; CLK Node = 'PUSH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.790 ns) + CELL(0.053 ns) 4.670 ns inst44~0 2 COMB LCCOMB_X17_Y4_N24 16 " "Info: 2: + IC(3.790 ns) + CELL(0.053 ns) = 4.670 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 16; COMB Node = 'inst44~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.843 ns" { PUSH inst44~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 720 520 584 768 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.545 ns) 6.157 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[0\]~COUT 3 COMB LCCOMB_X19_Y1_N2 2 " "Info: 3: + IC(0.942 ns) + CELL(0.545 ns) = 6.157 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { inst44~0 lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.192 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[1\]~COUT 4 COMB LCCOMB_X19_Y1_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.192 ns; Loc. = LCCOMB_X19_Y1_N4; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.227 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[2\]~COUT 5 COMB LCCOMB_X19_Y1_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.227 ns; Loc. = LCCOMB_X19_Y1_N6; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[2\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.262 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[3\]~COUT 6 COMB LCCOMB_X19_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.262 ns; Loc. = LCCOMB_X19_Y1_N8; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[3\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.297 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[4\]~COUT 7 COMB LCCOMB_X19_Y1_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.297 ns; Loc. = LCCOMB_X19_Y1_N10; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[4\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.332 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[5\]~COUT 8 COMB LCCOMB_X19_Y1_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.332 ns; Loc. = LCCOMB_X19_Y1_N12; Fanout = 2; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[5\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.428 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[6\]~COUT 9 COMB LCCOMB_X19_Y1_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.428 ns; Loc. = LCCOMB_X19_Y1_N14; Fanout = 1; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[6\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.553 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[7\] 10 COMB LCCOMB_X19_Y1_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 6.553 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 1; COMB Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|add_sub_cella\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 42 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 6.650 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 11 REG LCFF_X19_Y1_N17 3 " "Info: 11: + IC(0.000 ns) + CELL(0.097 ns) = 6.650 ns; Loc. = LCFF_X19_Y1_N17; Fanout = 3; REG Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 28.84 % ) " "Info: Total cell delay = 1.918 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.732 ns ( 71.16 % ) " "Info: Total interconnect delay = 4.732 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { PUSH inst44~0 lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.650 ns" { PUSH {} PUSH~combout {} inst44~0 {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 3.790ns 0.942ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8 3 REG LCFF_X19_Y1_N17 3 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y1_N17; Fanout = 3; REG Node = 'lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { PUSH inst44~0 lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.650 ns" { PUSH {} PUSH~combout {} inst44~0 {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[0]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[1]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[2]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[3]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[4]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[5]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[6]~COUT {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|add_sub_cella[7] {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 3.790ns 0.942ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe8 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ADDR_OUT\[0\] lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] 11.382 ns register " "Info: tco from clock \"CLK\" to destination pin \"ADDR_OUT\[0\]\" through register \"lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 11.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.547 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.228 ns) 2.624 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(1.542 ns) + CELL(0.228 ns) = 2.624 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.712 ns) 3.553 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.712 ns) = 3.553 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 4.204 ns inst42~0 4 COMB LCCOMB_X17_Y4_N16 13 " "Info: 4: + IC(0.273 ns) + CELL(0.378 ns) = 4.204 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 4.856 ns inst43~0 5 COMB LCCOMB_X17_Y4_N26 1 " "Info: 5: + IC(0.286 ns) + CELL(0.366 ns) = 4.856 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'inst43~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { inst42~0 inst43~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 672 520 584 720 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 5.107 ns inst6 6 COMB LCCOMB_X17_Y4_N22 1 " "Info: 6: + IC(0.198 ns) + CELL(0.053 ns) = 5.107 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { inst43~0 inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.000 ns) 6.285 ns inst6~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.178 ns) + CELL(0.000 ns) = 6.285 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 7.547 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X19_Y1_N21 4 " "Info: 8: + IC(0.644 ns) + CELL(0.618 ns) = 7.547 ns; Loc. = LCFF_X19_Y1_N21; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 42.52 % ) " "Info: Total cell delay = 3.209 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 57.48 % ) " "Info: Total interconnect delay = 4.338 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.741 ns + Longest register pin " "Info: + Longest register to pin delay is 3.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X19_Y1_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N21; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(2.154 ns) 3.741 ns ADDR_OUT\[0\] 2 PIN PIN_V22 0 " "Info: 2: + IC(1.587 ns) + CELL(2.154 ns) = 3.741 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'ADDR_OUT\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] ADDR_OUT[0] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 320 776 952 336 "ADDR_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 57.58 % ) " "Info: Total cell delay = 2.154 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.587 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] ADDR_OUT[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} ADDR_OUT[0] {} } { 0.000ns 1.587ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] ADDR_OUT[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[0] {} ADDR_OUT[0] {} } { 0.000ns 1.587ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "PUSH O1\[2\] 9.982 ns Longest " "Info: Longest tpd from source pin \"PUSH\" to destination pin \"O1\[2\]\" is 9.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns PUSH 1 CLK PIN_V12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 13; CLK Node = 'PUSH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.044 ns) + CELL(0.346 ns) 5.217 ns inst3 2 COMB LCCOMB_X19_Y1_N18 8 " "Info: 2: + IC(4.044 ns) + CELL(0.346 ns) = 5.217 ns; Loc. = LCCOMB_X19_Y1_N18; Fanout = 8; COMB Node = 'inst3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.390 ns" { PUSH inst3 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 56 664 712 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(2.009 ns) 9.982 ns O1\[2\] 3 PIN PIN_D10 0 " "Info: 3: + IC(2.756 ns) + CELL(2.009 ns) = 9.982 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'O1\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.765 ns" { inst3 O1[2] } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 232 416 592 248 "O1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.182 ns ( 31.88 % ) " "Info: Total cell delay = 3.182 ns ( 31.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 68.12 % ) " "Info: Total interconnect delay = 6.800 ns ( 68.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.982 ns" { PUSH inst3 O1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.982 ns" { PUSH {} PUSH~combout {} inst3 {} O1[2] {} } { 0.000ns 0.000ns 4.044ns 2.756ns } { 0.000ns 0.827ns 0.346ns 2.009ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\] PUSH CLK 2.665 ns register " "Info: th for register \"lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"PUSH\", clock pin = \"CLK\") is 2.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.547 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 272 136 304 288 "CLK" "" } { 376 488 512 392 "clk" "" } { 264 304 352 280 "clk" "" } { 248 792 816 264 "clk" "" } { 48 368 400 64 "clk" "" } { 536 472 488 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.228 ns) 2.624 ns inst15 2 COMB LCCOMB_X17_Y4_N20 8 " "Info: 2: + IC(1.542 ns) + CELL(0.228 ns) = 2.624 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 8; COMB Node = 'inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 488 496 560 536 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.712 ns) 3.553 ns lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 3 REG LCFF_X17_Y4_N9 3 " "Info: 3: + IC(0.217 ns) + CELL(0.712 ns) = 3.553 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 3; REG Node = 'lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 4.204 ns inst42~0 4 COMB LCCOMB_X17_Y4_N16 13 " "Info: 4: + IC(0.273 ns) + CELL(0.378 ns) = 4.204 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 13; COMB Node = 'inst42~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 624 680 744 672 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 4.856 ns inst43~0 5 COMB LCCOMB_X17_Y4_N26 1 " "Info: 5: + IC(0.286 ns) + CELL(0.366 ns) = 4.856 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'inst43~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { inst42~0 inst43~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 672 520 584 720 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 5.107 ns inst6 6 COMB LCCOMB_X17_Y4_N22 1 " "Info: 6: + IC(0.198 ns) + CELL(0.053 ns) = 5.107 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { inst43~0 inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.000 ns) 6.285 ns inst6~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.178 ns) + CELL(0.000 ns) = 6.285 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 7.547 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\] 8 REG LCFF_X18_Y1_N7 4 " "Info: 8: + IC(0.644 ns) + CELL(0.618 ns) = 7.547 ns; Loc. = LCFF_X18_Y1_N7; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 42.52 % ) " "Info: Total cell delay = 3.209 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 57.48 % ) " "Info: Total interconnect delay = 4.338 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns PUSH 1 CLK PIN_V12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 13; CLK Node = 'PUSH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 296 136 304 312 "PUSH" "" } { 288 304 352 304 "push" "" } { 480 392 416 496 "push" "" } { 640 488 520 656 "push" "" } { 640 648 680 656 "push" "" } { 736 488 520 752 "push" "" } { 736 648 680 752 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.777 ns) + CELL(0.272 ns) 4.876 ns lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[6\]~9 2 COMB LCCOMB_X18_Y1_N6 1 " "Info: 2: + IC(3.777 ns) + CELL(0.272 ns) = 4.876 ns; Loc. = LCCOMB_X18_Y1_N6; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst8\|lpm_bustri:lpm_bustri_component\|dout\[6\]~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { PUSH lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.031 ns lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X18_Y1_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.031 ns; Loc. = LCFF_X18_Y1_N7; Fanout = 4; REG Node = 'lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]~9 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 24.93 % ) " "Info: Total cell delay = 1.254 ns ( 24.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.777 ns ( 75.07 % ) " "Info: Total interconnect delay = 3.777 ns ( 75.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { PUSH lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]~9 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.031 ns" { PUSH {} PUSH~combout {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]~9 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.777ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { CLK inst15 lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] inst42~0 inst43~0 inst6 inst6~clkctrl lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { CLK {} CLK~combout {} inst15 {} lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} inst42~0 {} inst43~0 {} inst6 {} inst6~clkctrl {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.542ns 0.217ns 0.273ns 0.286ns 0.198ns 1.178ns 0.644ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.378ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { PUSH lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]~9 lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.031 ns" { PUSH {} PUSH~combout {} lpm_bustri_8bit:inst8|lpm_bustri:lpm_bustri_component|dout[6]~9 {} lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 3.777ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 14:09:37 2013 " "Info: Processing ended: Sat May 11 14:09:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
