var searchData=
[
  ['protocol_20status_20register_20_28psr_29_20masks',['Protocol Status Register (PSR) masks',['../group__group__canfd__last__state__masks.html',1,'']]],
  ['pin_20drive_20mode',['Pin drive mode',['../group__group__gpio__drive_modes.html',1,'']]],
  ['port_20interrupt_20functions',['Port Interrupt Functions',['../group__group__gpio__functions__interrupt.html',1,'']]],
  ['peripherals_20clock_20dividers',['Peripherals Clock Dividers',['../group__group__sysclk__clk__peripheral.html',1,'']]],
  ['pump_20clock',['Pump Clock',['../group__group__sysclk__clk__pump.html',1,'']]],
  ['phase_20locked_20loop_20_28pll_29',['Phase Locked Loop (PLL)',['../group__group__sysclk__pll.html',1,'']]],
  ['power_20modes',['Power Modes',['../group__group__syspm__functions__power.html',1,'']]],
  ['pwm_20_28tcpwm_29',['PWM (TCPWM)',['../group__group__tcpwm__pwm.html',1,'']]],
  ['pwm_20alignment',['PWM Alignment',['../group__group__tcpwm__pwm__alignment.html',1,'']]],
  ['pwm_20clk_20prescaler_20values',['PWM CLK Prescaler values',['../group__group__tcpwm__pwm__clk__prescalers.html',1,'']]],
  ['pwm_20kill_20modes',['PWM kill modes',['../group__group__tcpwm__pwm__kill__modes.html',1,'']]],
  ['pwm_20modes',['PWM modes',['../group__group__tcpwm__pwm__modes.html',1,'']]],
  ['pwm_20output_20invert',['PWM output invert',['../group__group__tcpwm__pwm__output__invert.html',1,'']]],
  ['pwm_20run_20modes',['PWM run modes',['../group__group__tcpwm__pwm__run__modes.html',1,'']]],
  ['pwm_20status',['PWM Status',['../group__group__tcpwm__pwm__status.html',1,'']]],
  ['parity',['parity',['../structcy__stc__scb__spi__config__t.html#a49f106ff0d3a5772ff90dd07629ead46',1,'cy_stc_scb_spi_config_t::parity()'],['../structcy__stc__scb__uart__config__t.html#a8105fe188535ea1d434fcf4449f8f3f5',1,'cy_stc_scb_uart_config_t::parity()']]],
  ['pc',['pc',['../structcy__stc__gpio__prt__config__t.html#a6fd95e28ec1e3bf59e385f5acf00bc02',1,'cy_stc_gpio_prt_config_t::pc()'],['../structcy__stc__fault__frame__t.html#ab9f988877d090b172123b7bf5168fcab',1,'cy_stc_fault_frame_t::pc()']]],
  ['pc2',['pc2',['../structcy__stc__gpio__prt__config__t.html#a5b303bc4b3284a5e35ed9bb544e1e5cc',1,'cy_stc_gpio_prt_config_t']]],
  ['period',['period',['../structcy__stc__tcpwm__counter__config__t.html#ab76c3f28638094636fc4ce47339a2f03',1,'cy_stc_tcpwm_counter_config_t']]],
  ['period0',['period0',['../structcy__stc__tcpwm__pwm__config__t.html#a502c5f5b7c9b737a8beb8109ce67d909',1,'cy_stc_tcpwm_pwm_config_t']]],
  ['period1',['period1',['../structcy__stc__tcpwm__pwm__config__t.html#a01da495f5693587cd938dde49b86e27a',1,'cy_stc_tcpwm_pwm_config_t']]],
  ['phiainput',['phiAInput',['../structcy__stc__tcpwm__quaddec__config__t.html#a9bccb40249e89734807ee65b11c642fe',1,'cy_stc_tcpwm_quaddec_config_t']]],
  ['phibinput',['phiBInput',['../structcy__stc__tcpwm__quaddec__config__t.html#a4f96c057c83a5371220063f1d0fd433b',1,'cy_stc_tcpwm_quaddec_config_t']]],
  ['power',['power',['../structcy__stc__sar__config__t.html#ad07335955fa461cc522e9c3a75a2c9ae',1,'cy_stc_sar_config_t']]],
  ['preemptable',['preemptable',['../structcy__stc__dmac__descriptor__config__t.html#a917cb3d05706ef5fb1cb712de8371bdb',1,'cy_stc_dmac_descriptor_config_t']]],
  ['prescaler',['prescaler',['../structcy__stc__canfd__bitrate__t.html#a799cba48b1e361b3c36d0e6c45bbde9b',1,'cy_stc_canfd_bitrate_t']]],
  ['previtm',['prevItm',['../structcy__stc__syspm__callback__t.html#ac4dd0cc8f5d4e92eefae3d10df920a56',1,'cy_stc_syspm_callback_t']]],
  ['priority',['priority',['../structcy__stc__dmac__channel__config__t.html#a7691072c2bdd9072cf34bc6fcc3d4808',1,'cy_stc_dmac_channel_config_t']]],
  ['psr',['psr',['../structcy__stc__fault__frame__t.html#a570892fc2df70d3214c02a2a55ea310f',1,'cy_stc_fault_frame_t']]],
  ['pwmalignment',['pwmAlignment',['../structcy__stc__tcpwm__pwm__config__t.html#a44305a03f21dd618f4dcd4f0020c1917',1,'cy_stc_tcpwm_pwm_config_t']]],
  ['pwmmode',['pwmMode',['../structcy__stc__tcpwm__pwm__config__t.html#a4d95b8b2e7841f999f6994fa0a90bd2f',1,'cy_stc_tcpwm_pwm_config_t']]]
];
