DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_TERMINATION_IRQ_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_TERMINATION_IRQ_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_TERMINATION_IRQ_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_TERMINATION_IRQ_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_END_ON_EOP_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_END_ON_EOP_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_END_ON_EOP_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_END_ON_EOP_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ERROR_IRQ_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ERROR_IRQ_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ERROR_IRQ_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ERROR_IRQ_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_SOP_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_SOP_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_SOP_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GENERATE_SOP_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_READS_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_READS_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_READS_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_READS_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_WRITES_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_WRITES_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_WRITES_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_PARK_WRITES_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSFER_COMPLETE_IRQ_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSFER_COMPLETE_IRQ_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSFER_COMPLETE_IRQ_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSFER_COMPLETE_IRQ_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSMIT_CHANNEL_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSMIT_CHANNEL_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSMIT_CHANNEL_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_CONTROL_TRANSMIT_CHANNEL_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_LENGTH_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_LENGTH_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_BURST_COUNT_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_BURST_COUNT_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_BURST_COUNT_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_BURST_COUNT_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_BURST_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_BURST_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_REGS_H_|macro|ALTERA_MSGDMA_DESCRIPTOR_REGS_H_
DECL|ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST_COUNT_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST_COUNT_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST_COUNT_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST_COUNT_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST_REG
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE_MASK|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE_MASK
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE_OFFSET|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE_OFFSET
DECL|ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE_REG|macro|ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE_REG
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST
DECL|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE|macro|IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE
