INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_7/vivado_7.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_7/vivado_7.srcs/sources_1/new/REGS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_7/vivado_7.srcs/sources_1/new/REGS_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGS_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_7/vivado_7.srcs/sources_1/new/output_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_val
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_7/vivado_7.srcs/sim_1/new/REGS_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGS_Test
