
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c548  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001aec  0800c658  0800c658  0001c658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e144  0800e144  0001e144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800e14c  0800e14c  0001e14c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e154  0800e154  0001e154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a28  20000000  0800e158  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006c0  20000a28  0800eb80  00020a28  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010e8  0800eb80  000210e8  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020a28  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017c21  00000000  00000000  00020a51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003f4f  00000000  00000000  00038672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001368  00000000  00000000  0003c5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000011e0  00000000  00000000  0003d930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00018767  00000000  00000000  0003eb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015b5b  00000000  00000000  00057277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008284c  00000000  00000000  0006cdd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000ef61e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000066e8  00000000  00000000  000ef674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a28 	.word	0x20000a28
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c640 	.word	0x0800c640

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a2c 	.word	0x20000a2c
 800014c:	0800c640 	.word	0x0800c640

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <process_ms>:
static void state_machine(void);

static volatile uint32_t t = 0;

void process_ms(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	if(t)
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <process_ms+0x20>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d004      	beq.n	8000e36 <process_ms+0x16>
		t--;
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <process_ms+0x20>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <process_ms+0x20>)
 8000e34:	6013      	str	r3, [r2, #0]
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20000a44 	.word	0x20000a44

08000e44 <getWater_level>:

bool_e getWater_level(uint8_t id_sensor, uint16_t * distance)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
	static uint32_t tlocal;
	uint16_t PERIOD_MEASURE = 100;
 8000e50:	2364      	movs	r3, #100	; 0x64
 8000e52:	817b      	strh	r3, [r7, #10]
			LAUNCH_MEASURE,
			WAIT_DURING_MEASURE,
			WAIT_BEFORE_NEXT_MEASURE
	}state_hcsr04;
	static state_hcsr04 state_capteur = LAUNCH_MEASURE;
	bool_e ret = FALSE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]

	switch(state_capteur){
 8000e58:	4b2e      	ldr	r3, [pc, #184]	; (8000f14 <getWater_level+0xd0>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d041      	beq.n	8000ee4 <getWater_level+0xa0>
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	dc4c      	bgt.n	8000efe <getWater_level+0xba>
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d002      	beq.n	8000e6e <getWater_level+0x2a>
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d00d      	beq.n	8000e88 <getWater_level+0x44>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
				state_capteur = LAUNCH_MEASURE;
			break;

		default:
			break;
 8000e6c:	e047      	b.n	8000efe <getWater_level+0xba>
			HCSR04_run_measure(id_sensor);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fa13 	bl	800129c <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8000e76:	f003 faab 	bl	80043d0 <HAL_GetTick>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a26      	ldr	r2, [pc, #152]	; (8000f18 <getWater_level+0xd4>)
 8000e7e:	6013      	str	r3, [r2, #0]
			state_capteur = WAIT_DURING_MEASURE;
 8000e80:	4b24      	ldr	r3, [pc, #144]	; (8000f14 <getWater_level+0xd0>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
			break;
 8000e86:	e03f      	b.n	8000f08 <getWater_level+0xc4>
			switch(HCSR04_get_value(id_sensor, distance))
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	6839      	ldr	r1, [r7, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fc11 	bl	80016b4 <HCSR04_get_value>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b03      	cmp	r3, #3
 8000e96:	d834      	bhi.n	8000f02 <getWater_level+0xbe>
 8000e98:	a201      	add	r2, pc, #4	; (adr r2, 8000ea0 <getWater_level+0x5c>)
 8000e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9e:	bf00      	nop
 8000ea0:	08000eb1 	.word	0x08000eb1
 8000ea4:	08000ebd 	.word	0x08000ebd
 8000ea8:	08000ee1 	.word	0x08000ee1
 8000eac:	08000ecf 	.word	0x08000ecf
					ret = TRUE;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000eb4:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <getWater_level+0xd0>)
 8000eb6:	2202      	movs	r2, #2
 8000eb8:	701a      	strb	r2, [r3, #0]
					break;
 8000eba:	e012      	b.n	8000ee2 <getWater_level+0x9e>
					printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4816      	ldr	r0, [pc, #88]	; (8000f1c <getWater_level+0xd8>)
 8000ec2:	f005 fd05 	bl	80068d0 <printf>
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	; (8000f14 <getWater_level+0xd0>)
 8000ec8:	2202      	movs	r2, #2
 8000eca:	701a      	strb	r2, [r3, #0]
					break;
 8000ecc:	e009      	b.n	8000ee2 <getWater_level+0x9e>
					printf("sensor %d - timeout\n", id_sensor);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4813      	ldr	r0, [pc, #76]	; (8000f20 <getWater_level+0xdc>)
 8000ed4:	f005 fcfc 	bl	80068d0 <printf>
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <getWater_level+0xd0>)
 8000eda:	2202      	movs	r2, #2
 8000edc:	701a      	strb	r2, [r3, #0]
					break;
 8000ede:	e000      	b.n	8000ee2 <getWater_level+0x9e>
					break;
 8000ee0:	bf00      	nop
			break;
 8000ee2:	e00e      	b.n	8000f02 <getWater_level+0xbe>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8000ee4:	f003 fa74 	bl	80043d0 <HAL_GetTick>
 8000ee8:	4601      	mov	r1, r0
 8000eea:	897a      	ldrh	r2, [r7, #10]
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <getWater_level+0xd4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4299      	cmp	r1, r3
 8000ef4:	d907      	bls.n	8000f06 <getWater_level+0xc2>
				state_capteur = LAUNCH_MEASURE;
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <getWater_level+0xd0>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
			break;
 8000efc:	e003      	b.n	8000f06 <getWater_level+0xc2>
			break;
 8000efe:	bf00      	nop
 8000f00:	e002      	b.n	8000f08 <getWater_level+0xc4>
			break;
 8000f02:	bf00      	nop
 8000f04:	e000      	b.n	8000f08 <getWater_level+0xc4>
			break;
 8000f06:	bf00      	nop
	}

	return ret;
 8000f08:	68fb      	ldr	r3, [r7, #12]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000a48 	.word	0x20000a48
 8000f18:	20000a4c 	.word	0x20000a4c
 8000f1c:	0800c658 	.word	0x0800c658
 8000f20:	0800c684 	.word	0x0800c684

08000f24 <setElectrovanne>:

void setElectrovanne(electrovanne_t ev)
{
 8000f24:	b084      	sub	sp, #16
 8000f26:	b580      	push	{r7, lr}
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	f107 0c08 	add.w	ip, r7, #8
 8000f2e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_GPIO_WritePin(ev.GPIO, ev.PIN, ev.state);
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	8c39      	ldrh	r1, [r7, #32]
 8000f36:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f003 fea7 	bl	8004c8e <HAL_GPIO_WritePin>
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f48:	b004      	add	sp, #16
 8000f4a:	4770      	bx	lr

08000f4c <main>:

int main(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000f50:	f003 f9e6 	bl	8004320 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8000f54:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f001 fdbf 	bl	8002adc <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2101      	movs	r1, #1
 8000f62:	2001      	movs	r0, #1
 8000f64:	f001 f958 	bl	8002218 <SYS_set_std_usart>


	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000f68:	4804      	ldr	r0, [pc, #16]	; (8000f7c <main+0x30>)
 8000f6a:	f002 fb4d 	bl	8003608 <Systick_add_callback_function>


	TFT_Init();
 8000f6e:	f000 f87f 	bl	8001070 <TFT_Init>

	while(1)	//boucle de tche de fond
	{
		HCSR04_process_main();
 8000f72:	f000 fa9f 	bl	80014b4 <HCSR04_process_main>
		state_machine();
 8000f76:	f000 f803 	bl	8000f80 <state_machine>
		HCSR04_process_main();
 8000f7a:	e7fa      	b.n	8000f72 <main+0x26>
 8000f7c:	08000e21 	.word	0x08000e21

08000f80 <state_machine>:
	}
}

static void state_machine(void)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af04      	add	r7, sp, #16
	}state_e;


	static state_e state = INIT;

	switch(state)
 8000f86:	4b33      	ldr	r3, [pc, #204]	; (8001054 <state_machine+0xd4>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b05      	cmp	r3, #5
 8000f8c:	d85e      	bhi.n	800104c <state_machine+0xcc>
 8000f8e:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <state_machine+0x14>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	08000fad 	.word	0x08000fad
 8000f98:	0800101d 	.word	0x0800101d
 8000f9c:	08001047 	.word	0x08001047
 8000fa0:	08001047 	.word	0x08001047
 8000fa4:	08001047 	.word	0x08001047
 8000fa8:	08001047 	.word	0x08001047
	{
		case INIT :

			// Ecran TFT
			TFT_Init();
 8000fac:	f000 f860 	bl	8001070 <TFT_Init>
			//static char current_mode[] = "";
			//static float temperature = 0.0;

			// HCSRO4
			static uint8_t id_sensor;
			HCSR04_add(&id_sensor, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7);
 8000fb0:	2380      	movs	r3, #128	; 0x80
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <state_machine+0xd8>)
 8000fb6:	2240      	movs	r2, #64	; 0x40
 8000fb8:	4927      	ldr	r1, [pc, #156]	; (8001058 <state_machine+0xd8>)
 8000fba:	4828      	ldr	r0, [pc, #160]	; (800105c <state_machine+0xdc>)
 8000fbc:	f000 f906 	bl	80011cc <HCSR04_add>

			// Electrovannes
			BSP_GPIO_PinCfg(electrovanne_EC.GPIO, electrovanne_EC.PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000fc0:	4b27      	ldr	r3, [pc, #156]	; (8001060 <state_machine+0xe0>)
 8000fc2:	6958      	ldr	r0, [r3, #20]
 8000fc4:	4b26      	ldr	r3, [pc, #152]	; (8001060 <state_machine+0xe0>)
 8000fc6:	8b1b      	ldrh	r3, [r3, #24]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	2303      	movs	r3, #3
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f000 fdeb 	bl	8001bac <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(electrovanne_EP.GPIO, electrovanne_EP.PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000fd6:	4b23      	ldr	r3, [pc, #140]	; (8001064 <state_machine+0xe4>)
 8000fd8:	6958      	ldr	r0, [r3, #20]
 8000fda:	4b22      	ldr	r3, [pc, #136]	; (8001064 <state_machine+0xe4>)
 8000fdc:	8b1b      	ldrh	r3, [r3, #24]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f000 fde0 	bl	8001bac <BSP_GPIO_PinCfg>
			setElectrovanne(electrovanne_EC); // Vanne ouverte
 8000fec:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <state_machine+0xe0>)
 8000fee:	466c      	mov	r4, sp
 8000ff0:	f103 0210 	add.w	r2, r3, #16
 8000ff4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ff6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000ffa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ffc:	f7ff ff92 	bl	8000f24 <setElectrovanne>
			setElectrovanne(electrovanne_EP); // Vanne ferme
 8001000:	4b18      	ldr	r3, [pc, #96]	; (8001064 <state_machine+0xe4>)
 8001002:	466c      	mov	r4, sp
 8001004:	f103 0210 	add.w	r2, r3, #16
 8001008:	ca07      	ldmia	r2, {r0, r1, r2}
 800100a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800100e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001010:	f7ff ff88 	bl	8000f24 <setElectrovanne>

			// Boutons


			// Changement d'tat
			state = ACCUEIL;
 8001014:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <state_machine+0xd4>)
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
			break;
 800101a:	e017      	b.n	800104c <state_machine+0xcc>

		case ACCUEIL :
			if(getWater_level(id_sensor, &water_level))
 800101c:	4b0f      	ldr	r3, [pc, #60]	; (800105c <state_machine+0xdc>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4911      	ldr	r1, [pc, #68]	; (8001068 <state_machine+0xe8>)
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff0e 	bl	8000e44 <getWater_level>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d00d      	beq.n	800104a <state_machine+0xca>
			{
				printf("distance : %d\n", water_level);
 800102e:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <state_machine+0xe8>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	4619      	mov	r1, r3
 8001034:	480d      	ldr	r0, [pc, #52]	; (800106c <state_machine+0xec>)
 8001036:	f005 fc4b 	bl	80068d0 <printf>
				TFT_Acceuil(water_level);
 800103a:	4b0b      	ldr	r3, [pc, #44]	; (8001068 <state_machine+0xe8>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f824 	bl	800108c <TFT_Acceuil>
			}
			break;
 8001044:	e001      	b.n	800104a <state_machine+0xca>

		case ACTUALISATION :

			break;
 8001046:	bf00      	nop
 8001048:	e000      	b.n	800104c <state_machine+0xcc>
			break;
 800104a:	bf00      	nop
			break;
		case MODE_OFF:
			break;
	}

}
 800104c:	bf00      	nop
 800104e:	3704      	adds	r7, #4
 8001050:	46bd      	mov	sp, r7
 8001052:	bd90      	pop	{r4, r7, pc}
 8001054:	20000a50 	.word	0x20000a50
 8001058:	40010c00 	.word	0x40010c00
 800105c:	20000a51 	.word	0x20000a51
 8001060:	20000000 	.word	0x20000000
 8001064:	2000001c 	.word	0x2000001c
 8001068:	20000a52 	.word	0x20000a52
 800106c:	0800c69c 	.word	0x0800c69c

08001070 <TFT_Init>:
#include <stdio.h>



void TFT_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8001074:	f002 faf2 	bl	800365c <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8001078:	2003      	movs	r0, #3
 800107a:	f002 fd93 	bl	8003ba4 <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800107e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001082:	f002 fd19 	bl	8003ab8 <ILI9341_Fill>

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <TFT_Acceuil>:

void TFT_Acceuil(uint16_t water_level)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08e      	sub	sp, #56	; 0x38
 8001090:	af04      	add	r7, sp, #16
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
	// Conversion des donnes en char
	char water_level_char[30];
	//sprintf(water_level_char, "%d", water_level);
	snprintf(water_level_char, sizeof(water_level_char), "Niveau de la cuve : %d", water_level);
 8001096:	88fb      	ldrh	r3, [r7, #6]
 8001098:	f107 0008 	add.w	r0, r7, #8
 800109c:	4a40      	ldr	r2, [pc, #256]	; (80011a0 <TFT_Acceuil+0x114>)
 800109e:	211e      	movs	r1, #30
 80010a0:	f005 fce0 	bl	8006a64 <snprintf>
	// SOUCIS : ECRITURE SUR 2/3/4 CHIFFRES SE CHAUVAUCHENT, SOIT METTRE DES 0 DEVANT POUR COMPLETER LES 4 CHIFFRE
	// SOIT METTRE DES ESPACES

	// Informations systme
	ILI9341_PutBigs(100, 20, "HYDRESEO", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2, 2);
 80010a4:	2302      	movs	r3, #2
 80010a6:	9303      	str	r3, [sp, #12]
 80010a8:	2302      	movs	r3, #2
 80010aa:	9302      	str	r3, [sp, #8]
 80010ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	2300      	movs	r3, #0
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	4b3b      	ldr	r3, [pc, #236]	; (80011a4 <TFT_Acceuil+0x118>)
 80010b8:	4a3b      	ldr	r2, [pc, #236]	; (80011a8 <TFT_Acceuil+0x11c>)
 80010ba:	2114      	movs	r1, #20
 80010bc:	2064      	movs	r0, #100	; 0x64
 80010be:	f002 fe27 	bl	8003d10 <ILI9341_PutBigs>

	ILI9341_DrawLine(0, 50, 400, 50, ILI9341_COLOR_BLACK);
 80010c2:	2300      	movs	r3, #0
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2332      	movs	r3, #50	; 0x32
 80010c8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80010cc:	2132      	movs	r1, #50	; 0x32
 80010ce:	2000      	movs	r0, #0
 80010d0:	f003 f846 	bl	8004160 <ILI9341_DrawLine>

	ILI9341_Puts(30,60, "Mode actif : Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d8:	9301      	str	r3, [sp, #4]
 80010da:	2300      	movs	r3, #0
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	4b33      	ldr	r3, [pc, #204]	; (80011ac <TFT_Acceuil+0x120>)
 80010e0:	4a33      	ldr	r2, [pc, #204]	; (80011b0 <TFT_Acceuil+0x124>)
 80010e2:	213c      	movs	r1, #60	; 0x3c
 80010e4:	201e      	movs	r0, #30
 80010e6:	f002 fd9f 	bl	8003c28 <ILI9341_Puts>
	ILI9341_Puts(30,90, " - Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	2300      	movs	r3, #0
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	4b2d      	ldr	r3, [pc, #180]	; (80011ac <TFT_Acceuil+0x120>)
 80010f6:	4a2f      	ldr	r2, [pc, #188]	; (80011b4 <TFT_Acceuil+0x128>)
 80010f8:	215a      	movs	r1, #90	; 0x5a
 80010fa:	201e      	movs	r0, #30
 80010fc:	f002 fd94 	bl	8003c28 <ILI9341_Puts>
	ILI9341_Puts(30,110, " - Mode Manuel", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001100:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001104:	9301      	str	r3, [sp, #4]
 8001106:	2300      	movs	r3, #0
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	4b28      	ldr	r3, [pc, #160]	; (80011ac <TFT_Acceuil+0x120>)
 800110c:	4a2a      	ldr	r2, [pc, #168]	; (80011b8 <TFT_Acceuil+0x12c>)
 800110e:	216e      	movs	r1, #110	; 0x6e
 8001110:	201e      	movs	r0, #30
 8001112:	f002 fd89 	bl	8003c28 <ILI9341_Puts>
	ILI9341_Puts(30,130, " - Mode Off", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	2300      	movs	r3, #0
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <TFT_Acceuil+0x120>)
 8001122:	4a26      	ldr	r2, [pc, #152]	; (80011bc <TFT_Acceuil+0x130>)
 8001124:	2182      	movs	r1, #130	; 0x82
 8001126:	201e      	movs	r0, #30
 8001128:	f002 fd7e 	bl	8003c28 <ILI9341_Puts>

	ILI9341_DrawLine(0, 160, 400, 160, ILI9341_COLOR_BLACK);
 800112c:	2300      	movs	r3, #0
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	23a0      	movs	r3, #160	; 0xa0
 8001132:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001136:	21a0      	movs	r1, #160	; 0xa0
 8001138:	2000      	movs	r0, #0
 800113a:	f003 f811 	bl	8004160 <ILI9341_DrawLine>

	ILI9341_Puts(30,170, water_level_char, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800113e:	f107 0208 	add.w	r2, r7, #8
 8001142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	2300      	movs	r3, #0
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	4b15      	ldr	r3, [pc, #84]	; (80011a4 <TFT_Acceuil+0x118>)
 800114e:	21aa      	movs	r1, #170	; 0xaa
 8001150:	201e      	movs	r0, #30
 8001152:	f002 fd69 	bl	8003c28 <ILI9341_Puts>
	ILI9341_Puts(30,185, "Electrovanne Cuve : Ouverte", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	2300      	movs	r3, #0
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <TFT_Acceuil+0x118>)
 8001162:	4a17      	ldr	r2, [pc, #92]	; (80011c0 <TFT_Acceuil+0x134>)
 8001164:	21b9      	movs	r1, #185	; 0xb9
 8001166:	201e      	movs	r0, #30
 8001168:	f002 fd5e 	bl	8003c28 <ILI9341_Puts>
	ILI9341_Puts(30,200, "Electrovanne Eau Courante : Ouverte", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800116c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	2300      	movs	r3, #0
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <TFT_Acceuil+0x118>)
 8001178:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <TFT_Acceuil+0x138>)
 800117a:	21c8      	movs	r1, #200	; 0xc8
 800117c:	201e      	movs	r0, #30
 800117e:	f002 fd53 	bl	8003c28 <ILI9341_Puts>

	ILI9341_Puts(30,215, "Temperature de l'eau : 20 C", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001182:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001186:	9301      	str	r3, [sp, #4]
 8001188:	2300      	movs	r3, #0
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <TFT_Acceuil+0x118>)
 800118e:	4a0e      	ldr	r2, [pc, #56]	; (80011c8 <TFT_Acceuil+0x13c>)
 8001190:	21d7      	movs	r1, #215	; 0xd7
 8001192:	201e      	movs	r0, #30
 8001194:	f002 fd48 	bl	8003c28 <ILI9341_Puts>



}
 8001198:	bf00      	nop
 800119a:	3728      	adds	r7, #40	; 0x28
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	0800c6ac 	.word	0x0800c6ac
 80011a4:	2000005c 	.word	0x2000005c
 80011a8:	0800c6c4 	.word	0x0800c6c4
 80011ac:	20000068 	.word	0x20000068
 80011b0:	0800c6d0 	.word	0x0800c6d0
 80011b4:	0800c6e8 	.word	0x0800c6e8
 80011b8:	0800c6f8 	.word	0x0800c6f8
 80011bc:	0800c708 	.word	0x0800c708
 80011c0:	0800c714 	.word	0x0800c714
 80011c4:	0800c730 	.word	0x0800c730
 80011c8:	0800c754 	.word	0x0800c754

080011cc <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	603b      	str	r3, [r7, #0]
 80011d8:	4613      	mov	r3, r2
 80011da:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80011e0:	2300      	movs	r3, #0
 80011e2:	75bb      	strb	r3, [r7, #22]
 80011e4:	e04c      	b.n	8001280 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 80011e6:	7dbb      	ldrb	r3, [r7, #22]
 80011e8:	4a29      	ldr	r2, [pc, #164]	; (8001290 <HCSR04_add+0xc4>)
 80011ea:	015b      	lsls	r3, r3, #5
 80011ec:	4413      	add	r3, r2
 80011ee:	330e      	adds	r3, #14
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d141      	bne.n	800127a <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	7dba      	ldrb	r2, [r7, #22]
 80011fa:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 80011fc:	7dbb      	ldrb	r3, [r7, #22]
 80011fe:	4a24      	ldr	r2, [pc, #144]	; (8001290 <HCSR04_add+0xc4>)
 8001200:	015b      	lsls	r3, r3, #5
 8001202:	4413      	add	r3, r2
 8001204:	330e      	adds	r3, #14
 8001206:	2201      	movs	r2, #1
 8001208:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 800120a:	7dbb      	ldrb	r3, [r7, #22]
 800120c:	4a20      	ldr	r2, [pc, #128]	; (8001290 <HCSR04_add+0xc4>)
 800120e:	015b      	lsls	r3, r3, #5
 8001210:	4413      	add	r3, r2
 8001212:	68ba      	ldr	r2, [r7, #8]
 8001214:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8001216:	7dbb      	ldrb	r3, [r7, #22]
 8001218:	4a1d      	ldr	r2, [pc, #116]	; (8001290 <HCSR04_add+0xc4>)
 800121a:	015b      	lsls	r3, r3, #5
 800121c:	4413      	add	r3, r2
 800121e:	3304      	adds	r3, #4
 8001220:	88fa      	ldrh	r2, [r7, #6]
 8001222:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8001224:	7dbb      	ldrb	r3, [r7, #22]
 8001226:	4a1a      	ldr	r2, [pc, #104]	; (8001290 <HCSR04_add+0xc4>)
 8001228:	015b      	lsls	r3, r3, #5
 800122a:	4413      	add	r3, r2
 800122c:	3308      	adds	r3, #8
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8001232:	7dbb      	ldrb	r3, [r7, #22]
 8001234:	4a16      	ldr	r2, [pc, #88]	; (8001290 <HCSR04_add+0xc4>)
 8001236:	015b      	lsls	r3, r3, #5
 8001238:	4413      	add	r3, r2
 800123a:	330c      	adds	r3, #12
 800123c:	8c3a      	ldrh	r2, [r7, #32]
 800123e:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8001240:	8c39      	ldrh	r1, [r7, #32]
 8001242:	2303      	movs	r3, #3
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	2302      	movs	r3, #2
 8001248:	4a12      	ldr	r2, [pc, #72]	; (8001294 <HCSR04_add+0xc8>)
 800124a:	6838      	ldr	r0, [r7, #0]
 800124c:	f000 fcae 	bl	8001bac <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001250:	88f9      	ldrh	r1, [r7, #6]
 8001252:	2303      	movs	r3, #3
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	2300      	movs	r3, #0
 8001258:	2201      	movs	r2, #1
 800125a:	68b8      	ldr	r0, [r7, #8]
 800125c:	f000 fca6 	bl	8001bac <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8001260:	8c3b      	ldrh	r3, [r7, #32]
 8001262:	4618      	mov	r0, r3
 8001264:	f000 fb04 	bl	8001870 <EXTI_gpiopin_to_pin_number>
 8001268:	4603      	mov	r3, r0
 800126a:	2201      	movs	r2, #1
 800126c:	4619      	mov	r1, r3
 800126e:	480a      	ldr	r0, [pc, #40]	; (8001298 <HCSR04_add+0xcc>)
 8001270:	f000 fa96 	bl	80017a0 <EXTIT_set_callback>
			ret = HAL_OK;
 8001274:	2300      	movs	r3, #0
 8001276:	75fb      	strb	r3, [r7, #23]
			break;
 8001278:	e005      	b.n	8001286 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 800127a:	7dbb      	ldrb	r3, [r7, #22]
 800127c:	3301      	adds	r3, #1
 800127e:	75bb      	strb	r3, [r7, #22]
 8001280:	7dbb      	ldrb	r3, [r7, #22]
 8001282:	2b04      	cmp	r3, #4
 8001284:	d9af      	bls.n	80011e6 <HCSR04_add+0x1a>
		}
	}

	return ret;
 8001286:	7dfb      	ldrb	r3, [r7, #23]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000a54 	.word	0x20000a54
 8001294:	10310000 	.word	0x10310000
 8001298:	080012dd 	.word	0x080012dd

0800129c <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	4a0a      	ldr	r2, [pc, #40]	; (80012d4 <HCSR04_run_measure+0x38>)
 80012aa:	015b      	lsls	r3, r3, #5
 80012ac:	4413      	add	r3, r2
 80012ae:	330e      	adds	r3, #14
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d009      	beq.n	80012ca <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <HCSR04_run_measure+0x3c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 80012be:	f000 f8e1 	bl	8001484 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 f881 	bl	80013cc <HCSR04_trig>
	}
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000a54 	.word	0x20000a54
 80012d8:	20000af4 	.word	0x20000af4

080012dc <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80012e6:	2300      	movs	r3, #0
 80012e8:	73fb      	strb	r3, [r7, #15]
 80012ea:	e063      	b.n	80013b4 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	4a36      	ldr	r2, [pc, #216]	; (80013c8 <HCSR04_callback+0xec>)
 80012f0:	015b      	lsls	r3, r3, #5
 80012f2:	4413      	add	r3, r2
 80012f4:	330c      	adds	r3, #12
 80012f6:	881b      	ldrh	r3, [r3, #0]
 80012f8:	88fa      	ldrh	r2, [r7, #6]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d157      	bne.n	80013ae <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	4a31      	ldr	r2, [pc, #196]	; (80013c8 <HCSR04_callback+0xec>)
 8001302:	015b      	lsls	r3, r3, #5
 8001304:	4413      	add	r3, r2
 8001306:	330e      	adds	r3, #14
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b03      	cmp	r3, #3
 800130c:	d123      	bne.n	8001356 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	4a2d      	ldr	r2, [pc, #180]	; (80013c8 <HCSR04_callback+0xec>)
 8001312:	015b      	lsls	r3, r3, #5
 8001314:	4413      	add	r3, r2
 8001316:	3308      	adds	r3, #8
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	492a      	ldr	r1, [pc, #168]	; (80013c8 <HCSR04_callback+0xec>)
 800131e:	015b      	lsls	r3, r3, #5
 8001320:	440b      	add	r3, r1
 8001322:	330c      	adds	r3, #12
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	4619      	mov	r1, r3
 8001328:	4610      	mov	r0, r2
 800132a:	f003 fc99 	bl	8004c60 <HAL_GPIO_ReadPin>
 800132e:	4603      	mov	r3, r0
 8001330:	2b01      	cmp	r3, #1
 8001332:	d143      	bne.n	80013bc <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8001334:	7bfc      	ldrb	r4, [r7, #15]
 8001336:	f000 f89d 	bl	8001474 <HCSR04_ReadTimerUs>
 800133a:	4602      	mov	r2, r0
 800133c:	4922      	ldr	r1, [pc, #136]	; (80013c8 <HCSR04_callback+0xec>)
 800133e:	0163      	lsls	r3, r4, #5
 8001340:	440b      	add	r3, r1
 8001342:	3318      	adds	r3, #24
 8001344:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	4a1f      	ldr	r2, [pc, #124]	; (80013c8 <HCSR04_callback+0xec>)
 800134a:	015b      	lsls	r3, r3, #5
 800134c:	4413      	add	r3, r2
 800134e:	330e      	adds	r3, #14
 8001350:	2204      	movs	r2, #4
 8001352:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8001354:	e032      	b.n	80013bc <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	4a1b      	ldr	r2, [pc, #108]	; (80013c8 <HCSR04_callback+0xec>)
 800135a:	015b      	lsls	r3, r3, #5
 800135c:	4413      	add	r3, r2
 800135e:	330e      	adds	r3, #14
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b04      	cmp	r3, #4
 8001364:	d12a      	bne.n	80013bc <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	4a17      	ldr	r2, [pc, #92]	; (80013c8 <HCSR04_callback+0xec>)
 800136a:	015b      	lsls	r3, r3, #5
 800136c:	4413      	add	r3, r2
 800136e:	3308      	adds	r3, #8
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	4914      	ldr	r1, [pc, #80]	; (80013c8 <HCSR04_callback+0xec>)
 8001376:	015b      	lsls	r3, r3, #5
 8001378:	440b      	add	r3, r1
 800137a:	330c      	adds	r3, #12
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	4619      	mov	r1, r3
 8001380:	4610      	mov	r0, r2
 8001382:	f003 fc6d 	bl	8004c60 <HAL_GPIO_ReadPin>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d117      	bne.n	80013bc <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 800138c:	7bfc      	ldrb	r4, [r7, #15]
 800138e:	f000 f871 	bl	8001474 <HCSR04_ReadTimerUs>
 8001392:	4602      	mov	r2, r0
 8001394:	490c      	ldr	r1, [pc, #48]	; (80013c8 <HCSR04_callback+0xec>)
 8001396:	0163      	lsls	r3, r4, #5
 8001398:	440b      	add	r3, r1
 800139a:	3314      	adds	r3, #20
 800139c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 800139e:	7bfb      	ldrb	r3, [r7, #15]
 80013a0:	4a09      	ldr	r2, [pc, #36]	; (80013c8 <HCSR04_callback+0xec>)
 80013a2:	015b      	lsls	r3, r3, #5
 80013a4:	4413      	add	r3, r2
 80013a6:	330e      	adds	r3, #14
 80013a8:	2205      	movs	r2, #5
 80013aa:	701a      	strb	r2, [r3, #0]
			break;
 80013ac:	e006      	b.n	80013bc <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	3301      	adds	r3, #1
 80013b2:	73fb      	strb	r3, [r7, #15]
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	d998      	bls.n	80012ec <HCSR04_callback+0x10>
		}
	}
}
 80013ba:	e000      	b.n	80013be <HCSR04_callback+0xe2>
			break;
 80013bc:	bf00      	nop
}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd90      	pop	{r4, r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000a54 	.word	0x20000a54

080013cc <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4a25      	ldr	r2, [pc, #148]	; (8001470 <HCSR04_trig+0xa4>)
 80013da:	015b      	lsls	r3, r3, #5
 80013dc:	4413      	add	r3, r2
 80013de:	330e      	adds	r3, #14
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d03f      	beq.n	8001466 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4a21      	ldr	r2, [pc, #132]	; (8001470 <HCSR04_trig+0xa4>)
 80013ea:	015b      	lsls	r3, r3, #5
 80013ec:	4413      	add	r3, r2
 80013ee:	330e      	adds	r3, #14
 80013f0:	2202      	movs	r2, #2
 80013f2:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	4a1e      	ldr	r2, [pc, #120]	; (8001470 <HCSR04_trig+0xa4>)
 80013f8:	015b      	lsls	r3, r3, #5
 80013fa:	4413      	add	r3, r2
 80013fc:	6818      	ldr	r0, [r3, #0]
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	4a1b      	ldr	r2, [pc, #108]	; (8001470 <HCSR04_trig+0xa4>)
 8001402:	015b      	lsls	r3, r3, #5
 8001404:	4413      	add	r3, r2
 8001406:	3304      	adds	r3, #4
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	2201      	movs	r2, #1
 800140c:	4619      	mov	r1, r3
 800140e:	f003 fc3e 	bl	8004c8e <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 8001412:	f000 f82f 	bl	8001474 <HCSR04_ReadTimerUs>
 8001416:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 8001418:	bf00      	nop
 800141a:	f000 f82b 	bl	8001474 <HCSR04_ReadTimerUs>
 800141e:	4602      	mov	r2, r0
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b09      	cmp	r3, #9
 8001426:	d9f8      	bls.n	800141a <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	4a11      	ldr	r2, [pc, #68]	; (8001470 <HCSR04_trig+0xa4>)
 800142c:	015b      	lsls	r3, r3, #5
 800142e:	4413      	add	r3, r2
 8001430:	6818      	ldr	r0, [r3, #0]
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	4a0e      	ldr	r2, [pc, #56]	; (8001470 <HCSR04_trig+0xa4>)
 8001436:	015b      	lsls	r3, r3, #5
 8001438:	4413      	add	r3, r2
 800143a:	3304      	adds	r3, #4
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	2200      	movs	r2, #0
 8001440:	4619      	mov	r1, r3
 8001442:	f003 fc24 	bl	8004c8e <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	4a09      	ldr	r2, [pc, #36]	; (8001470 <HCSR04_trig+0xa4>)
 800144a:	015b      	lsls	r3, r3, #5
 800144c:	4413      	add	r3, r2
 800144e:	330e      	adds	r3, #14
 8001450:	2203      	movs	r2, #3
 8001452:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8001454:	79fc      	ldrb	r4, [r7, #7]
 8001456:	f002 ffbb 	bl	80043d0 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	4904      	ldr	r1, [pc, #16]	; (8001470 <HCSR04_trig+0xa4>)
 800145e:	0163      	lsls	r3, r4, #5
 8001460:	440b      	add	r3, r1
 8001462:	3310      	adds	r3, #16
 8001464:	601a      	str	r2, [r3, #0]
	}
}
 8001466:	bf00      	nop
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bd90      	pop	{r4, r7, pc}
 800146e:	bf00      	nop
 8001470:	20000a54 	.word	0x20000a54

08001474 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8001478:	2000      	movs	r0, #0
 800147a:	f001 f9e9 	bl	8002850 <TIMER_read>
 800147e:	4603      	mov	r3, r0
}
 8001480:	4618      	mov	r0, r3
 8001482:	bd80      	pop	{r7, pc}

08001484 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8001488:	2200      	movs	r2, #0
 800148a:	f242 7110 	movw	r1, #10000	; 0x2710
 800148e:	2000      	movs	r0, #0
 8001490:	f001 f896 	bl	80025c0 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8001494:	21a0      	movs	r1, #160	; 0xa0
 8001496:	2000      	movs	r0, #0
 8001498:	f001 fa10 	bl	80028bc <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 800149c:	f649 4140 	movw	r1, #40000	; 0x9c40
 80014a0:	2000      	movs	r0, #0
 80014a2:	f001 f9e9 	bl	8002878 <TIMER_set_period>
	timer_is_running = TRUE;
 80014a6:	4b02      	ldr	r3, [pc, #8]	; (80014b0 <HCSR04_RunTimerUs+0x2c>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	601a      	str	r2, [r3, #0]
}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000af4 	.word	0x20000af4

080014b4 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80014ba:	2300      	movs	r3, #0
 80014bc:	71fb      	strb	r3, [r7, #7]
 80014be:	e04e      	b.n	800155e <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	4a2b      	ldr	r2, [pc, #172]	; (8001570 <HCSR04_process_main+0xbc>)
 80014c4:	015b      	lsls	r3, r3, #5
 80014c6:	4413      	add	r3, r2
 80014c8:	330e      	adds	r3, #14
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d840      	bhi.n	8001552 <HCSR04_process_main+0x9e>
 80014d0:	a201      	add	r2, pc, #4	; (adr r2, 80014d8 <HCSR04_process_main+0x24>)
 80014d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d6:	bf00      	nop
 80014d8:	08001553 	.word	0x08001553
 80014dc:	08001553 	.word	0x08001553
 80014e0:	08001553 	.word	0x08001553
 80014e4:	080014fd 	.word	0x080014fd
 80014e8:	080014fd 	.word	0x080014fd
 80014ec:	08001525 	.word	0x08001525
 80014f0:	08001553 	.word	0x08001553
 80014f4:	08001553 	.word	0x08001553
 80014f8:	08001553 	.word	0x08001553
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 80014fc:	f002 ff68 	bl	80043d0 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	491a      	ldr	r1, [pc, #104]	; (8001570 <HCSR04_process_main+0xbc>)
 8001506:	015b      	lsls	r3, r3, #5
 8001508:	440b      	add	r3, r1
 800150a:	3310      	adds	r3, #16
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b96      	cmp	r3, #150	; 0x96
 8001512:	d920      	bls.n	8001556 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	4a16      	ldr	r2, [pc, #88]	; (8001570 <HCSR04_process_main+0xbc>)
 8001518:	015b      	lsls	r3, r3, #5
 800151a:	4413      	add	r3, r2
 800151c:	330e      	adds	r3, #14
 800151e:	2206      	movs	r2, #6
 8001520:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001522:	e018      	b.n	8001556 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f824 	bl	8001574 <HCSR04_compute_distance>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d107      	bne.n	8001542 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	4a0e      	ldr	r2, [pc, #56]	; (8001570 <HCSR04_process_main+0xbc>)
 8001536:	015b      	lsls	r3, r3, #5
 8001538:	4413      	add	r3, r2
 800153a:	330e      	adds	r3, #14
 800153c:	2208      	movs	r2, #8
 800153e:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001540:	e00a      	b.n	8001558 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	4a0a      	ldr	r2, [pc, #40]	; (8001570 <HCSR04_process_main+0xbc>)
 8001546:	015b      	lsls	r3, r3, #5
 8001548:	4413      	add	r3, r2
 800154a:	330e      	adds	r3, #14
 800154c:	2207      	movs	r2, #7
 800154e:	701a      	strb	r2, [r3, #0]
				break;
 8001550:	e002      	b.n	8001558 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 8001552:	bf00      	nop
 8001554:	e000      	b.n	8001558 <HCSR04_process_main+0xa4>
				break;
 8001556:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	3301      	adds	r3, #1
 800155c:	71fb      	strb	r3, [r7, #7]
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b04      	cmp	r3, #4
 8001562:	d9ad      	bls.n	80014c0 <HCSR04_process_main+0xc>
		}
	}
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000a54 	.word	0x20000a54

08001574 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	4a48      	ldr	r2, [pc, #288]	; (80016a4 <HCSR04_compute_distance+0x130>)
 8001582:	015b      	lsls	r3, r3, #5
 8001584:	4413      	add	r3, r2
 8001586:	331c      	adds	r3, #28
 8001588:	2200      	movs	r2, #0
 800158a:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	4a45      	ldr	r2, [pc, #276]	; (80016a4 <HCSR04_compute_distance+0x130>)
 8001590:	015b      	lsls	r3, r3, #5
 8001592:	4413      	add	r3, r2
 8001594:	330e      	adds	r3, #14
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b05      	cmp	r3, #5
 800159a:	d001      	beq.n	80015a0 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e07d      	b.n	800169c <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	4a40      	ldr	r2, [pc, #256]	; (80016a4 <HCSR04_compute_distance+0x130>)
 80015a4:	015b      	lsls	r3, r3, #5
 80015a6:	4413      	add	r3, r2
 80015a8:	3314      	adds	r3, #20
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	493d      	ldr	r1, [pc, #244]	; (80016a4 <HCSR04_compute_distance+0x130>)
 80015b0:	015b      	lsls	r3, r3, #5
 80015b2:	440b      	add	r3, r1
 80015b4:	3318      	adds	r3, #24
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d20e      	bcs.n	80015da <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	4a39      	ldr	r2, [pc, #228]	; (80016a4 <HCSR04_compute_distance+0x130>)
 80015c0:	015b      	lsls	r3, r3, #5
 80015c2:	4413      	add	r3, r2
 80015c4:	3314      	adds	r3, #20
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	79fa      	ldrb	r2, [r7, #7]
 80015ca:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80015ce:	3340      	adds	r3, #64	; 0x40
 80015d0:	4934      	ldr	r1, [pc, #208]	; (80016a4 <HCSR04_compute_distance+0x130>)
 80015d2:	0152      	lsls	r2, r2, #5
 80015d4:	440a      	add	r2, r1
 80015d6:	3214      	adds	r2, #20
 80015d8:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	4a31      	ldr	r2, [pc, #196]	; (80016a4 <HCSR04_compute_distance+0x130>)
 80015de:	015b      	lsls	r3, r3, #5
 80015e0:	4413      	add	r3, r2
 80015e2:	3314      	adds	r3, #20
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	492e      	ldr	r1, [pc, #184]	; (80016a4 <HCSR04_compute_distance+0x130>)
 80015ea:	015b      	lsls	r3, r3, #5
 80015ec:	440b      	add	r3, r1
 80015ee:	3318      	adds	r3, #24
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d201      	bcs.n	80015fa <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e050      	b.n	800169c <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	4a29      	ldr	r2, [pc, #164]	; (80016a4 <HCSR04_compute_distance+0x130>)
 80015fe:	015b      	lsls	r3, r3, #5
 8001600:	4413      	add	r3, r2
 8001602:	3314      	adds	r3, #20
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	4926      	ldr	r1, [pc, #152]	; (80016a4 <HCSR04_compute_distance+0x130>)
 800160a:	015b      	lsls	r3, r3, #5
 800160c:	440b      	add	r3, r1
 800160e:	3318      	adds	r3, #24
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	4613      	mov	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	4413      	add	r3, r2
 800161e:	015b      	lsls	r3, r3, #5
 8001620:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001622:	f003 ff35 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 8001626:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001628:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <HCSR04_compute_distance+0x134>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	0adb      	lsrs	r3, r3, #11
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	2b00      	cmp	r3, #0
 8001634:	d002      	beq.n	800163c <HCSR04_compute_distance+0xc8>
			freq *= 2;
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	4a1b      	ldr	r2, [pc, #108]	; (80016ac <HCSR04_compute_distance+0x138>)
 8001640:	fba2 2303 	umull	r2, r3, r2, r3
 8001644:	0c9b      	lsrs	r3, r3, #18
 8001646:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e024      	b.n	800169c <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	fbb2 f3f3 	udiv	r3, r2, r3
 800165a:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8001662:	fb02 f303 	mul.w	r3, r2, r3
 8001666:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	4a11      	ldr	r2, [pc, #68]	; (80016b0 <HCSR04_compute_distance+0x13c>)
 800166c:	fba2 2303 	umull	r2, r3, r2, r3
 8001670:	099b      	lsrs	r3, r3, #6
 8001672:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	085b      	lsrs	r3, r3, #1
 8001678:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001680:	4293      	cmp	r3, r2
 8001682:	d901      	bls.n	8001688 <HCSR04_compute_distance+0x114>
		distance = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	b291      	uxth	r1, r2
 800168e:	4a05      	ldr	r2, [pc, #20]	; (80016a4 <HCSR04_compute_distance+0x130>)
 8001690:	015b      	lsls	r3, r3, #5
 8001692:	4413      	add	r3, r2
 8001694:	331c      	adds	r3, #28
 8001696:	460a      	mov	r2, r1
 8001698:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3710      	adds	r7, #16
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000a54 	.word	0x20000a54
 80016a8:	40021000 	.word	0x40021000
 80016ac:	431bde83 	.word	0x431bde83
 80016b0:	10624dd3 	.word	0x10624dd3

080016b4 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	6039      	str	r1, [r7, #0]
 80016be:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 80016c0:	2302      	movs	r3, #2
 80016c2:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	4a1b      	ldr	r2, [pc, #108]	; (8001734 <HCSR04_get_value+0x80>)
 80016c8:	015b      	lsls	r3, r3, #5
 80016ca:	4413      	add	r3, r2
 80016cc:	330e      	adds	r3, #14
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d826      	bhi.n	8001722 <HCSR04_get_value+0x6e>
 80016d4:	a201      	add	r2, pc, #4	; (adr r2, 80016dc <HCSR04_get_value+0x28>)
 80016d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016da:	bf00      	nop
 80016dc:	0800171d 	.word	0x0800171d
 80016e0:	0800171d 	.word	0x0800171d
 80016e4:	08001723 	.word	0x08001723
 80016e8:	08001723 	.word	0x08001723
 80016ec:	08001723 	.word	0x08001723
 80016f0:	08001723 	.word	0x08001723
 80016f4:	08001717 	.word	0x08001717
 80016f8:	0800171d 	.word	0x0800171d
 80016fc:	08001701 	.word	0x08001701
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	4a0c      	ldr	r2, [pc, #48]	; (8001734 <HCSR04_get_value+0x80>)
 8001704:	015b      	lsls	r3, r3, #5
 8001706:	4413      	add	r3, r2
 8001708:	331c      	adds	r3, #28
 800170a:	881a      	ldrh	r2, [r3, #0]
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001710:	2300      	movs	r3, #0
 8001712:	73fb      	strb	r3, [r7, #15]
			break;
 8001714:	e008      	b.n	8001728 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	73fb      	strb	r3, [r7, #15]
			break;
 800171a:	e005      	b.n	8001728 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:	//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	73fb      	strb	r3, [r7, #15]
			break;
 8001720:	e002      	b.n	8001728 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 8001722:	2302      	movs	r3, #2
 8001724:	73fb      	strb	r3, [r7, #15]
			break;
 8001726:	bf00      	nop
	}
	return ret;
 8001728:	7bfb      	ldrb	r3, [r7, #15]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	20000a54 	.word	0x20000a54

08001738 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <DMA1_Channel1_IRQHandler+0x24>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001742:	4807      	ldr	r0, [pc, #28]	; (8001760 <DMA1_Channel1_IRQHandler+0x28>)
 8001744:	f003 f802 	bl	800474c <HAL_DMA_IRQHandler>
	if(callback_function)
 8001748:	4b06      	ldr	r3, [pc, #24]	; (8001764 <DMA1_Channel1_IRQHandler+0x2c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d002      	beq.n	8001756 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001750:	4b04      	ldr	r3, [pc, #16]	; (8001764 <DMA1_Channel1_IRQHandler+0x2c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4798      	blx	r3
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000b40 	.word	0x20000b40
 8001760:	20000af8 	.word	0x20000af8
 8001764:	20000b3c 	.word	0x20000b3c

08001768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	2b00      	cmp	r3, #0
 8001778:	db0b      	blt.n	8001792 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800177a:	79fb      	ldrb	r3, [r7, #7]
 800177c:	f003 021f 	and.w	r2, r3, #31
 8001780:	4906      	ldr	r1, [pc, #24]	; (800179c <__NVIC_EnableIRQ+0x34>)
 8001782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001786:	095b      	lsrs	r3, r3, #5
 8001788:	2001      	movs	r0, #1
 800178a:	fa00 f202 	lsl.w	r2, r0, r2
 800178e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	e000e100 	.word	0xe000e100

080017a0 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	460b      	mov	r3, r1
 80017aa:	607a      	str	r2, [r7, #4]
 80017ac:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 80017ae:	7afb      	ldrb	r3, [r7, #11]
 80017b0:	4907      	ldr	r1, [pc, #28]	; (80017d0 <EXTIT_set_callback+0x30>)
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 80017be:	7afb      	ldrb	r3, [r7, #11]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 f807 	bl	80017d4 <EXTIT_enable>
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000b44 	.word	0x20000b44

080017d4 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	2b0f      	cmp	r3, #15
 80017e2:	d80c      	bhi.n	80017fe <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	2201      	movs	r2, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	b21a      	sxth	r2, r3
 80017ee:	4b1f      	ldr	r3, [pc, #124]	; (800186c <EXTIT_enable+0x98>)
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	b21b      	sxth	r3, r3
 80017f4:	4313      	orrs	r3, r2
 80017f6:	b21b      	sxth	r3, r3
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	4b1c      	ldr	r3, [pc, #112]	; (800186c <EXTIT_enable+0x98>)
 80017fc:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	2b04      	cmp	r3, #4
 8001802:	d821      	bhi.n	8001848 <EXTIT_enable+0x74>
 8001804:	a201      	add	r2, pc, #4	; (adr r2, 800180c <EXTIT_enable+0x38>)
 8001806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180a:	bf00      	nop
 800180c:	08001821 	.word	0x08001821
 8001810:	08001829 	.word	0x08001829
 8001814:	08001831 	.word	0x08001831
 8001818:	08001839 	.word	0x08001839
 800181c:	08001841 	.word	0x08001841
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8001820:	2006      	movs	r0, #6
 8001822:	f7ff ffa1 	bl	8001768 <__NVIC_EnableIRQ>
 8001826:	e01d      	b.n	8001864 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8001828:	2007      	movs	r0, #7
 800182a:	f7ff ff9d 	bl	8001768 <__NVIC_EnableIRQ>
 800182e:	e019      	b.n	8001864 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8001830:	2008      	movs	r0, #8
 8001832:	f7ff ff99 	bl	8001768 <__NVIC_EnableIRQ>
 8001836:	e015      	b.n	8001864 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8001838:	2009      	movs	r0, #9
 800183a:	f7ff ff95 	bl	8001768 <__NVIC_EnableIRQ>
 800183e:	e011      	b.n	8001864 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8001840:	200a      	movs	r0, #10
 8001842:	f7ff ff91 	bl	8001768 <__NVIC_EnableIRQ>
 8001846:	e00d      	b.n	8001864 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	2b09      	cmp	r3, #9
 800184c:	d803      	bhi.n	8001856 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 800184e:	2017      	movs	r0, #23
 8001850:	f7ff ff8a 	bl	8001768 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001854:	e005      	b.n	8001862 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b0f      	cmp	r3, #15
 800185a:	d802      	bhi.n	8001862 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 800185c:	2028      	movs	r0, #40	; 0x28
 800185e:	f7ff ff83 	bl	8001768 <__NVIC_EnableIRQ>
			break;
 8001862:	bf00      	nop
	}
}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000b84 	.word	0x20000b84

08001870 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800187a:	23ff      	movs	r3, #255	; 0xff
 800187c:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001884:	f000 80b8 	beq.w	80019f8 <EXTI_gpiopin_to_pin_number+0x188>
 8001888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800188c:	f300 80b7 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 8001890:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001894:	f000 80ad 	beq.w	80019f2 <EXTI_gpiopin_to_pin_number+0x182>
 8001898:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800189c:	f300 80af 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 80018a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018a4:	f000 80a2 	beq.w	80019ec <EXTI_gpiopin_to_pin_number+0x17c>
 80018a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018ac:	f300 80a7 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 80018b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018b4:	f000 8097 	beq.w	80019e6 <EXTI_gpiopin_to_pin_number+0x176>
 80018b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018bc:	f300 809f 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 80018c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018c4:	f000 808c 	beq.w	80019e0 <EXTI_gpiopin_to_pin_number+0x170>
 80018c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018cc:	f300 8097 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 80018d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018d4:	f000 8081 	beq.w	80019da <EXTI_gpiopin_to_pin_number+0x16a>
 80018d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018dc:	f300 808f 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 80018e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018e4:	d076      	beq.n	80019d4 <EXTI_gpiopin_to_pin_number+0x164>
 80018e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018ea:	f300 8088 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 80018ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018f2:	d06c      	beq.n	80019ce <EXTI_gpiopin_to_pin_number+0x15e>
 80018f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018f8:	f300 8081 	bgt.w	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 80018fc:	2b80      	cmp	r3, #128	; 0x80
 80018fe:	d063      	beq.n	80019c8 <EXTI_gpiopin_to_pin_number+0x158>
 8001900:	2b80      	cmp	r3, #128	; 0x80
 8001902:	dc7c      	bgt.n	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 8001904:	2b20      	cmp	r3, #32
 8001906:	dc47      	bgt.n	8001998 <EXTI_gpiopin_to_pin_number+0x128>
 8001908:	2b00      	cmp	r3, #0
 800190a:	dd78      	ble.n	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 800190c:	3b01      	subs	r3, #1
 800190e:	2b1f      	cmp	r3, #31
 8001910:	d875      	bhi.n	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
 8001912:	a201      	add	r2, pc, #4	; (adr r2, 8001918 <EXTI_gpiopin_to_pin_number+0xa8>)
 8001914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001918:	0800199f 	.word	0x0800199f
 800191c:	080019a5 	.word	0x080019a5
 8001920:	080019ff 	.word	0x080019ff
 8001924:	080019ab 	.word	0x080019ab
 8001928:	080019ff 	.word	0x080019ff
 800192c:	080019ff 	.word	0x080019ff
 8001930:	080019ff 	.word	0x080019ff
 8001934:	080019b1 	.word	0x080019b1
 8001938:	080019ff 	.word	0x080019ff
 800193c:	080019ff 	.word	0x080019ff
 8001940:	080019ff 	.word	0x080019ff
 8001944:	080019ff 	.word	0x080019ff
 8001948:	080019ff 	.word	0x080019ff
 800194c:	080019ff 	.word	0x080019ff
 8001950:	080019ff 	.word	0x080019ff
 8001954:	080019b7 	.word	0x080019b7
 8001958:	080019ff 	.word	0x080019ff
 800195c:	080019ff 	.word	0x080019ff
 8001960:	080019ff 	.word	0x080019ff
 8001964:	080019ff 	.word	0x080019ff
 8001968:	080019ff 	.word	0x080019ff
 800196c:	080019ff 	.word	0x080019ff
 8001970:	080019ff 	.word	0x080019ff
 8001974:	080019ff 	.word	0x080019ff
 8001978:	080019ff 	.word	0x080019ff
 800197c:	080019ff 	.word	0x080019ff
 8001980:	080019ff 	.word	0x080019ff
 8001984:	080019ff 	.word	0x080019ff
 8001988:	080019ff 	.word	0x080019ff
 800198c:	080019ff 	.word	0x080019ff
 8001990:	080019ff 	.word	0x080019ff
 8001994:	080019bd 	.word	0x080019bd
 8001998:	2b40      	cmp	r3, #64	; 0x40
 800199a:	d012      	beq.n	80019c2 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 800199c:	e02f      	b.n	80019fe <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800199e:	2300      	movs	r3, #0
 80019a0:	73fb      	strb	r3, [r7, #15]
 80019a2:	e02d      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 80019a4:	2301      	movs	r3, #1
 80019a6:	73fb      	strb	r3, [r7, #15]
 80019a8:	e02a      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 80019aa:	2302      	movs	r3, #2
 80019ac:	73fb      	strb	r3, [r7, #15]
 80019ae:	e027      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 80019b0:	2303      	movs	r3, #3
 80019b2:	73fb      	strb	r3, [r7, #15]
 80019b4:	e024      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 80019b6:	2304      	movs	r3, #4
 80019b8:	73fb      	strb	r3, [r7, #15]
 80019ba:	e021      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 80019bc:	2305      	movs	r3, #5
 80019be:	73fb      	strb	r3, [r7, #15]
 80019c0:	e01e      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 80019c2:	2306      	movs	r3, #6
 80019c4:	73fb      	strb	r3, [r7, #15]
 80019c6:	e01b      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 80019c8:	2307      	movs	r3, #7
 80019ca:	73fb      	strb	r3, [r7, #15]
 80019cc:	e018      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 80019ce:	2308      	movs	r3, #8
 80019d0:	73fb      	strb	r3, [r7, #15]
 80019d2:	e015      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 80019d4:	2309      	movs	r3, #9
 80019d6:	73fb      	strb	r3, [r7, #15]
 80019d8:	e012      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 80019da:	230a      	movs	r3, #10
 80019dc:	73fb      	strb	r3, [r7, #15]
 80019de:	e00f      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80019e0:	230b      	movs	r3, #11
 80019e2:	73fb      	strb	r3, [r7, #15]
 80019e4:	e00c      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 80019e6:	230c      	movs	r3, #12
 80019e8:	73fb      	strb	r3, [r7, #15]
 80019ea:	e009      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 80019ec:	230d      	movs	r3, #13
 80019ee:	73fb      	strb	r3, [r7, #15]
 80019f0:	e006      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 80019f2:	230e      	movs	r3, #14
 80019f4:	73fb      	strb	r3, [r7, #15]
 80019f6:	e003      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 80019f8:	230f      	movs	r3, #15
 80019fa:	73fb      	strb	r3, [r7, #15]
 80019fc:	e000      	b.n	8001a00 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 80019fe:	bf00      	nop
	}
	return ret;
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr

08001a0c <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	2201      	movs	r2, #1
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001a20:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <EXTI_call+0x58>)
 8001a22:	695a      	ldr	r2, [r3, #20]
 8001a24:	89fb      	ldrh	r3, [r7, #14]
 8001a26:	4013      	ands	r3, r2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d016      	beq.n	8001a5a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001a2c:	4a0d      	ldr	r2, [pc, #52]	; (8001a64 <EXTI_call+0x58>)
 8001a2e:	89fb      	ldrh	r3, [r7, #14]
 8001a30:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <EXTI_call+0x5c>)
 8001a34:	881a      	ldrh	r2, [r3, #0]
 8001a36:	89fb      	ldrh	r3, [r7, #14]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d00c      	beq.n	8001a5a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	4a0a      	ldr	r2, [pc, #40]	; (8001a6c <EXTI_call+0x60>)
 8001a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d006      	beq.n	8001a5a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <EXTI_call+0x60>)
 8001a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a54:	89fa      	ldrh	r2, [r7, #14]
 8001a56:	4610      	mov	r0, r2
 8001a58:	4798      	blx	r3
		}
	}
}
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40010400 	.word	0x40010400
 8001a68:	20000b84 	.word	0x20000b84
 8001a6c:	20000b44 	.word	0x20000b44

08001a70 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f7ff ffc9 	bl	8001a0c <EXTI_call>
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001a82:	2001      	movs	r0, #1
 8001a84:	f7ff ffc2 	bl	8001a0c <EXTI_call>
}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001a90:	2002      	movs	r0, #2
 8001a92:	f7ff ffbb 	bl	8001a0c <EXTI_call>
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001a9e:	2003      	movs	r0, #3
 8001aa0:	f7ff ffb4 	bl	8001a0c <EXTI_call>
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001aac:	2004      	movs	r0, #4
 8001aae:	f7ff ffad 	bl	8001a0c <EXTI_call>
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001aba:	2005      	movs	r0, #5
 8001abc:	f7ff ffa6 	bl	8001a0c <EXTI_call>
	EXTI_call(6);
 8001ac0:	2006      	movs	r0, #6
 8001ac2:	f7ff ffa3 	bl	8001a0c <EXTI_call>
	EXTI_call(7);
 8001ac6:	2007      	movs	r0, #7
 8001ac8:	f7ff ffa0 	bl	8001a0c <EXTI_call>
	EXTI_call(8);
 8001acc:	2008      	movs	r0, #8
 8001ace:	f7ff ff9d 	bl	8001a0c <EXTI_call>
	EXTI_call(9);
 8001ad2:	2009      	movs	r0, #9
 8001ad4:	f7ff ff9a 	bl	8001a0c <EXTI_call>
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}

08001adc <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001ae0:	200a      	movs	r0, #10
 8001ae2:	f7ff ff93 	bl	8001a0c <EXTI_call>
	EXTI_call(11);
 8001ae6:	200b      	movs	r0, #11
 8001ae8:	f7ff ff90 	bl	8001a0c <EXTI_call>
	EXTI_call(12);
 8001aec:	200c      	movs	r0, #12
 8001aee:	f7ff ff8d 	bl	8001a0c <EXTI_call>
	EXTI_call(13);
 8001af2:	200d      	movs	r0, #13
 8001af4:	f7ff ff8a 	bl	8001a0c <EXTI_call>
	EXTI_call(14);
 8001af8:	200e      	movs	r0, #14
 8001afa:	f7ff ff87 	bl	8001a0c <EXTI_call>
	EXTI_call(15);
 8001afe:	200f      	movs	r0, #15
 8001b00:	f7ff ff84 	bl	8001a0c <EXTI_call>
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b087      	sub	sp, #28
 8001b0c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001b0e:	4b26      	ldr	r3, [pc, #152]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	4a25      	ldr	r2, [pc, #148]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	6193      	str	r3, [r2, #24]
 8001b1a:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f003 0304 	and.w	r3, r3, #4
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b26:	4b20      	ldr	r3, [pc, #128]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	4a1f      	ldr	r2, [pc, #124]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b2c:	f043 0308 	orr.w	r3, r3, #8
 8001b30:	6193      	str	r3, [r2, #24]
 8001b32:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	f003 0308 	and.w	r3, r3, #8
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	4a19      	ldr	r2, [pc, #100]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b44:	f043 0310 	orr.w	r3, r3, #16
 8001b48:	6193      	str	r3, [r2, #24]
 8001b4a:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	f003 0310 	and.w	r3, r3, #16
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001b56:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	4a13      	ldr	r2, [pc, #76]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b5c:	f043 0320 	orr.w	r3, r3, #32
 8001b60:	6193      	str	r3, [r2, #24]
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	f003 0320 	and.w	r3, r3, #32
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	4a0d      	ldr	r2, [pc, #52]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b78:	6193      	str	r3, [r2, #24]
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001b86:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	4a07      	ldr	r2, [pc, #28]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	6193      	str	r3, [r2, #24]
 8001b92:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <BSP_GPIO_Enable+0xa0>)
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	603b      	str	r3, [r7, #0]
 8001b9c:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001b9e:	bf00      	nop
 8001ba0:	371c      	adds	r7, #28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr
 8001ba8:	40021000 	.word	0x40021000

08001bac <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b088      	sub	sp, #32
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
 8001bb8:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bc8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001bca:	f107 0310 	add.w	r3, r7, #16
 8001bce:	4619      	mov	r1, r3
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f002 fec1 	bl	8004958 <HAL_GPIO_Init>
}
 8001bd6:	bf00      	nop
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001be4:	f3bf 8f4f 	dsb	sy
}
 8001be8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001bea:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <__NVIC_SystemReset+0x24>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001bf2:	4904      	ldr	r1, [pc, #16]	; (8001c04 <__NVIC_SystemReset+0x24>)
 8001bf4:	4b04      	ldr	r3, [pc, #16]	; (8001c08 <__NVIC_SystemReset+0x28>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bfa:	f3bf 8f4f 	dsb	sy
}
 8001bfe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <__NVIC_SystemReset+0x20>
 8001c04:	e000ed00 	.word	0xe000ed00
 8001c08:	05fa0004 	.word	0x05fa0004

08001c0c <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	; 0x28
 8001c10:	af02      	add	r7, sp, #8
 8001c12:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a80      	ldr	r2, [pc, #512]	; (8001e18 <SPI_Init+0x20c>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d00a      	beq.n	8001c32 <SPI_Init+0x26>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a7f      	ldr	r2, [pc, #508]	; (8001e1c <SPI_Init+0x210>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d006      	beq.n	8001c32 <SPI_Init+0x26>
 8001c24:	4a7e      	ldr	r2, [pc, #504]	; (8001e20 <SPI_Init+0x214>)
 8001c26:	211e      	movs	r1, #30
 8001c28:	487e      	ldr	r0, [pc, #504]	; (8001e24 <SPI_Init+0x218>)
 8001c2a:	f004 fe51 	bl	80068d0 <printf>
 8001c2e:	f7ff ffd7 	bl	8001be0 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a79      	ldr	r2, [pc, #484]	; (8001e1c <SPI_Init+0x210>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	bf0c      	ite	eq
 8001c3a:	2301      	moveq	r3, #1
 8001c3c:	2300      	movne	r3, #0
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8001c42:	7ffb      	ldrb	r3, [r7, #31]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d130      	bne.n	8001caa <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001c48:	4b77      	ldr	r3, [pc, #476]	; (8001e28 <SPI_Init+0x21c>)
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	4a76      	ldr	r2, [pc, #472]	; (8001e28 <SPI_Init+0x21c>)
 8001c4e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c52:	6193      	str	r3, [r2, #24]
 8001c54:	4b74      	ldr	r3, [pc, #464]	; (8001e28 <SPI_Init+0x21c>)
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c5c:	61bb      	str	r3, [r7, #24]
 8001c5e:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c60:	4b71      	ldr	r3, [pc, #452]	; (8001e28 <SPI_Init+0x21c>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	4a70      	ldr	r2, [pc, #448]	; (8001e28 <SPI_Init+0x21c>)
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	6193      	str	r3, [r2, #24]
 8001c6c:	4b6e      	ldr	r3, [pc, #440]	; (8001e28 <SPI_Init+0x21c>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	617b      	str	r3, [r7, #20]
 8001c76:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c78:	2303      	movs	r3, #3
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	2202      	movs	r2, #2
 8001c80:	2120      	movs	r1, #32
 8001c82:	486a      	ldr	r0, [pc, #424]	; (8001e2c <SPI_Init+0x220>)
 8001c84:	f7ff ff92 	bl	8001bac <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c88:	2303      	movs	r3, #3
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2140      	movs	r1, #64	; 0x40
 8001c92:	4866      	ldr	r0, [pc, #408]	; (8001e2c <SPI_Init+0x220>)
 8001c94:	f7ff ff8a 	bl	8001bac <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c98:	2303      	movs	r3, #3
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	2180      	movs	r1, #128	; 0x80
 8001ca2:	4862      	ldr	r0, [pc, #392]	; (8001e2c <SPI_Init+0x220>)
 8001ca4:	f7ff ff82 	bl	8001bac <BSP_GPIO_PinCfg>
 8001ca8:	e032      	b.n	8001d10 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001caa:	4b5f      	ldr	r3, [pc, #380]	; (8001e28 <SPI_Init+0x21c>)
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	4a5e      	ldr	r2, [pc, #376]	; (8001e28 <SPI_Init+0x21c>)
 8001cb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cb4:	61d3      	str	r3, [r2, #28]
 8001cb6:	4b5c      	ldr	r3, [pc, #368]	; (8001e28 <SPI_Init+0x21c>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc2:	4b59      	ldr	r3, [pc, #356]	; (8001e28 <SPI_Init+0x21c>)
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	4a58      	ldr	r2, [pc, #352]	; (8001e28 <SPI_Init+0x21c>)
 8001cc8:	f043 0308 	orr.w	r3, r3, #8
 8001ccc:	6193      	str	r3, [r2, #24]
 8001cce:	4b56      	ldr	r3, [pc, #344]	; (8001e28 <SPI_Init+0x21c>)
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001cda:	2303      	movs	r3, #3
 8001cdc:	9300      	str	r3, [sp, #0]
 8001cde:	2301      	movs	r3, #1
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ce6:	4852      	ldr	r0, [pc, #328]	; (8001e30 <SPI_Init+0x224>)
 8001ce8:	f7ff ff60 	bl	8001bac <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001cec:	2303      	movs	r3, #3
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cf8:	484d      	ldr	r0, [pc, #308]	; (8001e30 <SPI_Init+0x224>)
 8001cfa:	f7ff ff57 	bl	8001bac <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001cfe:	2303      	movs	r3, #3
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2301      	movs	r3, #1
 8001d04:	2202      	movs	r2, #2
 8001d06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d0a:	4849      	ldr	r0, [pc, #292]	; (8001e30 <SPI_Init+0x224>)
 8001d0c:	f7ff ff4e 	bl	8001bac <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001d10:	7ffb      	ldrb	r3, [r7, #31]
 8001d12:	4a48      	ldr	r2, [pc, #288]	; (8001e34 <SPI_Init+0x228>)
 8001d14:	2158      	movs	r1, #88	; 0x58
 8001d16:	fb01 f303 	mul.w	r3, r1, r3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d20:	7ffb      	ldrb	r3, [r7, #31]
 8001d22:	4a44      	ldr	r2, [pc, #272]	; (8001e34 <SPI_Init+0x228>)
 8001d24:	2158      	movs	r1, #88	; 0x58
 8001d26:	fb01 f303 	mul.w	r3, r1, r3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	331c      	adds	r3, #28
 8001d2e:	2210      	movs	r2, #16
 8001d30:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d32:	7ffb      	ldrb	r3, [r7, #31]
 8001d34:	4a3f      	ldr	r2, [pc, #252]	; (8001e34 <SPI_Init+0x228>)
 8001d36:	2158      	movs	r1, #88	; 0x58
 8001d38:	fb01 f303 	mul.w	r3, r1, r3
 8001d3c:	4413      	add	r3, r2
 8001d3e:	3314      	adds	r3, #20
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d44:	7ffb      	ldrb	r3, [r7, #31]
 8001d46:	4a3b      	ldr	r2, [pc, #236]	; (8001e34 <SPI_Init+0x228>)
 8001d48:	2158      	movs	r1, #88	; 0x58
 8001d4a:	fb01 f303 	mul.w	r3, r1, r3
 8001d4e:	4413      	add	r3, r2
 8001d50:	3310      	adds	r3, #16
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d56:	7ffb      	ldrb	r3, [r7, #31]
 8001d58:	4a36      	ldr	r2, [pc, #216]	; (8001e34 <SPI_Init+0x228>)
 8001d5a:	2158      	movs	r1, #88	; 0x58
 8001d5c:	fb01 f303 	mul.w	r3, r1, r3
 8001d60:	4413      	add	r3, r2
 8001d62:	3328      	adds	r3, #40	; 0x28
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001d68:	7ffb      	ldrb	r3, [r7, #31]
 8001d6a:	4a32      	ldr	r2, [pc, #200]	; (8001e34 <SPI_Init+0x228>)
 8001d6c:	2158      	movs	r1, #88	; 0x58
 8001d6e:	fb01 f303 	mul.w	r3, r1, r3
 8001d72:	4413      	add	r3, r2
 8001d74:	332c      	adds	r3, #44	; 0x2c
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001d7a:	7ffb      	ldrb	r3, [r7, #31]
 8001d7c:	4a2d      	ldr	r2, [pc, #180]	; (8001e34 <SPI_Init+0x228>)
 8001d7e:	2158      	movs	r1, #88	; 0x58
 8001d80:	fb01 f303 	mul.w	r3, r1, r3
 8001d84:	4413      	add	r3, r2
 8001d86:	330c      	adds	r3, #12
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001d8c:	7ffb      	ldrb	r3, [r7, #31]
 8001d8e:	4a29      	ldr	r2, [pc, #164]	; (8001e34 <SPI_Init+0x228>)
 8001d90:	2158      	movs	r1, #88	; 0x58
 8001d92:	fb01 f303 	mul.w	r3, r1, r3
 8001d96:	4413      	add	r3, r2
 8001d98:	3308      	adds	r3, #8
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d9e:	7ffb      	ldrb	r3, [r7, #31]
 8001da0:	4a24      	ldr	r2, [pc, #144]	; (8001e34 <SPI_Init+0x228>)
 8001da2:	2158      	movs	r1, #88	; 0x58
 8001da4:	fb01 f303 	mul.w	r3, r1, r3
 8001da8:	4413      	add	r3, r2
 8001daa:	3320      	adds	r3, #32
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001db0:	7ffb      	ldrb	r3, [r7, #31]
 8001db2:	4a20      	ldr	r2, [pc, #128]	; (8001e34 <SPI_Init+0x228>)
 8001db4:	2158      	movs	r1, #88	; 0x58
 8001db6:	fb01 f303 	mul.w	r3, r1, r3
 8001dba:	4413      	add	r3, r2
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dc2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8001dc4:	7ffb      	ldrb	r3, [r7, #31]
 8001dc6:	4a1b      	ldr	r2, [pc, #108]	; (8001e34 <SPI_Init+0x228>)
 8001dc8:	2158      	movs	r1, #88	; 0x58
 8001dca:	fb01 f303 	mul.w	r3, r1, r3
 8001dce:	4413      	add	r3, r2
 8001dd0:	3318      	adds	r3, #24
 8001dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dd6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001dd8:	7ffb      	ldrb	r3, [r7, #31]
 8001dda:	4a16      	ldr	r2, [pc, #88]	; (8001e34 <SPI_Init+0x228>)
 8001ddc:	2158      	movs	r1, #88	; 0x58
 8001dde:	fb01 f303 	mul.w	r3, r1, r3
 8001de2:	4413      	add	r3, r2
 8001de4:	3324      	adds	r3, #36	; 0x24
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8001dea:	7ffb      	ldrb	r3, [r7, #31]
 8001dec:	4a11      	ldr	r2, [pc, #68]	; (8001e34 <SPI_Init+0x228>)
 8001dee:	2158      	movs	r1, #88	; 0x58
 8001df0:	fb01 f303 	mul.w	r3, r1, r3
 8001df4:	4413      	add	r3, r2
 8001df6:	3351      	adds	r3, #81	; 0x51
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8001dfc:	7ffb      	ldrb	r3, [r7, #31]
 8001dfe:	2258      	movs	r2, #88	; 0x58
 8001e00:	fb02 f303 	mul.w	r3, r2, r3
 8001e04:	4a0b      	ldr	r2, [pc, #44]	; (8001e34 <SPI_Init+0x228>)
 8001e06:	4413      	add	r3, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f003 fd63 	bl	80058d4 <HAL_SPI_Init>
}
 8001e0e:	bf00      	nop
 8001e10:	3720      	adds	r7, #32
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40013000 	.word	0x40013000
 8001e1c:	40003800 	.word	0x40003800
 8001e20:	0800c770 	.word	0x0800c770
 8001e24:	0800c790 	.word	0x0800c790
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40010800 	.word	0x40010800
 8001e30:	40010c00 	.word	0x40010c00
 8001e34:	20000b88 	.word	0x20000b88

08001e38 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	460b      	mov	r3, r1
 8001e42:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a12      	ldr	r2, [pc, #72]	; (8001e90 <SPI_WriteNoRegister+0x58>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d00a      	beq.n	8001e62 <SPI_WriteNoRegister+0x2a>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a11      	ldr	r2, [pc, #68]	; (8001e94 <SPI_WriteNoRegister+0x5c>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d006      	beq.n	8001e62 <SPI_WriteNoRegister+0x2a>
 8001e54:	4a10      	ldr	r2, [pc, #64]	; (8001e98 <SPI_WriteNoRegister+0x60>)
 8001e56:	217f      	movs	r1, #127	; 0x7f
 8001e58:	4810      	ldr	r0, [pc, #64]	; (8001e9c <SPI_WriteNoRegister+0x64>)
 8001e5a:	f004 fd39 	bl	80068d0 <printf>
 8001e5e:	f7ff febf 	bl	8001be0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a0b      	ldr	r2, [pc, #44]	; (8001e94 <SPI_WriteNoRegister+0x5c>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	bf0c      	ite	eq
 8001e6a:	2301      	moveq	r3, #1
 8001e6c:	2300      	movne	r3, #0
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8001e72:	7bfb      	ldrb	r3, [r7, #15]
 8001e74:	2258      	movs	r2, #88	; 0x58
 8001e76:	fb02 f303 	mul.w	r3, r2, r3
 8001e7a:	4a09      	ldr	r2, [pc, #36]	; (8001ea0 <SPI_WriteNoRegister+0x68>)
 8001e7c:	1898      	adds	r0, r3, r2
 8001e7e:	1cf9      	adds	r1, r7, #3
 8001e80:	2364      	movs	r3, #100	; 0x64
 8001e82:	2201      	movs	r2, #1
 8001e84:	f003 fb3f 	bl	8005506 <HAL_SPI_Transmit>
}
 8001e88:	bf00      	nop
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40013000 	.word	0x40013000
 8001e94:	40003800 	.word	0x40003800
 8001e98:	0800c770 	.word	0x0800c770
 8001e9c:	0800c790 	.word	0x0800c790
 8001ea0:	20000b88 	.word	0x20000b88

08001ea4 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4a12      	ldr	r2, [pc, #72]	; (8001f00 <SPI_WriteMultiNoRegister+0x5c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d00a      	beq.n	8001ed0 <SPI_WriteMultiNoRegister+0x2c>
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4a11      	ldr	r2, [pc, #68]	; (8001f04 <SPI_WriteMultiNoRegister+0x60>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d006      	beq.n	8001ed0 <SPI_WriteMultiNoRegister+0x2c>
 8001ec2:	4a11      	ldr	r2, [pc, #68]	; (8001f08 <SPI_WriteMultiNoRegister+0x64>)
 8001ec4:	218c      	movs	r1, #140	; 0x8c
 8001ec6:	4811      	ldr	r0, [pc, #68]	; (8001f0c <SPI_WriteMultiNoRegister+0x68>)
 8001ec8:	f004 fd02 	bl	80068d0 <printf>
 8001ecc:	f7ff fe88 	bl	8001be0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4a0c      	ldr	r2, [pc, #48]	; (8001f04 <SPI_WriteMultiNoRegister+0x60>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	bf0c      	ite	eq
 8001ed8:	2301      	moveq	r3, #1
 8001eda:	2300      	movne	r3, #0
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001ee0:	7dfb      	ldrb	r3, [r7, #23]
 8001ee2:	2258      	movs	r2, #88	; 0x58
 8001ee4:	fb02 f303 	mul.w	r3, r2, r3
 8001ee8:	4a09      	ldr	r2, [pc, #36]	; (8001f10 <SPI_WriteMultiNoRegister+0x6c>)
 8001eea:	1898      	adds	r0, r3, r2
 8001eec:	88fa      	ldrh	r2, [r7, #6]
 8001eee:	2364      	movs	r3, #100	; 0x64
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	f003 fb08 	bl	8005506 <HAL_SPI_Transmit>
}
 8001ef6:	bf00      	nop
 8001ef8:	3718      	adds	r7, #24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40013000 	.word	0x40013000
 8001f04:	40003800 	.word	0x40003800
 8001f08:	0800c770 	.word	0x0800c770
 8001f0c:	0800c790 	.word	0x0800c790
 8001f10:	20000b88 	.word	0x20000b88

08001f14 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf14      	ite	ne
 8001f2c:	2301      	movne	r3, #1
 8001f2e:	2300      	moveq	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a1e      	ldr	r2, [pc, #120]	; (8001fb0 <TM_SPI_SetDataSize+0x9c>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	bf0c      	ite	eq
 8001f3c:	2301      	moveq	r3, #1
 8001f3e:	2300      	movne	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d110      	bne.n	8001f78 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8001f56:	7bbb      	ldrb	r3, [r7, #14]
 8001f58:	4a16      	ldr	r2, [pc, #88]	; (8001fb4 <TM_SPI_SetDataSize+0xa0>)
 8001f5a:	2158      	movs	r1, #88	; 0x58
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	330c      	adds	r3, #12
 8001f64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f68:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	e00e      	b.n	8001f96 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001f78:	7bbb      	ldrb	r3, [r7, #14]
 8001f7a:	4a0e      	ldr	r2, [pc, #56]	; (8001fb4 <TM_SPI_SetDataSize+0xa0>)
 8001f7c:	2158      	movs	r1, #88	; 0x58
 8001f7e:	fb01 f303 	mul.w	r3, r1, r3
 8001f82:	4413      	add	r3, r2
 8001f84:	330c      	adds	r3, #12
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40003800 	.word	0x40003800
 8001fb4:	20000b88 	.word	0x20000b88

08001fb8 <__NVIC_SystemReset>:
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001fbc:	f3bf 8f4f 	dsb	sy
}
 8001fc0:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <__NVIC_SystemReset+0x24>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001fca:	4904      	ldr	r1, [pc, #16]	; (8001fdc <__NVIC_SystemReset+0x24>)
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <__NVIC_SystemReset+0x28>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001fd2:	f3bf 8f4f 	dsb	sy
}
 8001fd6:	bf00      	nop
    __NOP();
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <__NVIC_SystemReset+0x20>
 8001fdc:	e000ed00 	.word	0xe000ed00
 8001fe0:	05fa0004 	.word	0x05fa0004

08001fe4 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001fe8:	f7ff fd8e 	bl	8001b08 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8001fec:	4b25      	ldr	r3, [pc, #148]	; (8002084 <HAL_MspInit+0xa0>)
 8001fee:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ff2:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001ff4:	4b23      	ldr	r3, [pc, #140]	; (8002084 <HAL_MspInit+0xa0>)
 8001ff6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ffa:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001ffc:	4b21      	ldr	r3, [pc, #132]	; (8002084 <HAL_MspInit+0xa0>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8002002:	4b20      	ldr	r3, [pc, #128]	; (8002084 <HAL_MspInit+0xa0>)
 8002004:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002008:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 800200a:	4b1f      	ldr	r3, [pc, #124]	; (8002088 <HAL_MspInit+0xa4>)
 800200c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002010:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8002012:	4b1d      	ldr	r3, [pc, #116]	; (8002088 <HAL_MspInit+0xa4>)
 8002014:	2200      	movs	r2, #0
 8002016:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8002018:	4b1b      	ldr	r3, [pc, #108]	; (8002088 <HAL_MspInit+0xa4>)
 800201a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800201e:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002020:	4b19      	ldr	r3, [pc, #100]	; (8002088 <HAL_MspInit+0xa4>)
 8002022:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002026:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002028:	4b18      	ldr	r3, [pc, #96]	; (800208c <HAL_MspInit+0xa8>)
 800202a:	2200      	movs	r2, #0
 800202c:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 800202e:	4b17      	ldr	r3, [pc, #92]	; (800208c <HAL_MspInit+0xa8>)
 8002030:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002034:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <HAL_MspInit+0xa8>)
 8002038:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800203c:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 800203e:	4b13      	ldr	r3, [pc, #76]	; (800208c <HAL_MspInit+0xa8>)
 8002040:	2200      	movs	r2, #0
 8002042:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_MspInit+0xac>)
 8002046:	2200      	movs	r2, #0
 8002048:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 800204a:	4b11      	ldr	r3, [pc, #68]	; (8002090 <HAL_MspInit+0xac>)
 800204c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002050:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8002052:	4b0f      	ldr	r3, [pc, #60]	; (8002090 <HAL_MspInit+0xac>)
 8002054:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002058:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 800205a:	4b0d      	ldr	r3, [pc, #52]	; (8002090 <HAL_MspInit+0xac>)
 800205c:	2200      	movs	r2, #0
 800205e:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8002060:	4b0c      	ldr	r3, [pc, #48]	; (8002094 <HAL_MspInit+0xb0>)
 8002062:	2200      	movs	r2, #0
 8002064:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8002066:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <HAL_MspInit+0xb0>)
 8002068:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800206c:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <HAL_MspInit+0xb0>)
 8002070:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002074:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8002076:	4b07      	ldr	r3, [pc, #28]	; (8002094 <HAL_MspInit+0xb0>)
 8002078:	2200      	movs	r2, #0
 800207a:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 800207c:	f000 f813 	bl	80020a6 <SYS_ClockConfig>
}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40010800 	.word	0x40010800
 8002088:	40010c00 	.word	0x40010c00
 800208c:	40011000 	.word	0x40011000
 8002090:	40011400 	.word	0x40011400
 8002094:	40011800 	.word	0x40011800

08002098 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800209c:	2003      	movs	r0, #3
 800209e:	f002 fa91 	bl	80045c4 <HAL_NVIC_SetPriorityGrouping>
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b090      	sub	sp, #64	; 0x40
 80020aa:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80020ac:	f107 0318 	add.w	r3, r7, #24
 80020b0:	2228      	movs	r2, #40	; 0x28
 80020b2:	2100      	movs	r1, #0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f004 fbf7 	bl	80068a8 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80020ba:	2302      	movs	r3, #2
 80020bc:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80020be:	2300      	movs	r3, #0
 80020c0:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80020c2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80020c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020c8:	2302      	movs	r3, #2
 80020ca:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020cc:	2310      	movs	r3, #16
 80020ce:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80020d0:	2301      	movs	r3, #1
 80020d2:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80020d4:	2300      	movs	r3, #0
 80020d6:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80020d8:	2300      	movs	r3, #0
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80020dc:	f107 0318 	add.w	r3, r7, #24
 80020e0:	4618      	mov	r0, r3
 80020e2:	f002 fded 	bl	8004cc0 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80020ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020ee:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f4:	2302      	movs	r3, #2
 80020f6:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80020f8:	230f      	movs	r3, #15
 80020fa:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80020fc:	1d3b      	adds	r3, r7, #4
 80020fe:	2102      	movs	r1, #2
 8002100:	4618      	mov	r0, r3
 8002102:	f003 f85d 	bl	80051c0 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8002106:	f001 f9c1 	bl	800348c <SystemCoreClockUpdate>
}
 800210a:	bf00      	nop
 800210c:	3740      	adds	r7, #64	; 0x40
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
	...

08002114 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 800211c:	2204      	movs	r2, #4
 800211e:	4902      	ldr	r1, [pc, #8]	; (8002128 <_exit+0x14>)
 8002120:	2001      	movs	r0, #1
 8002122:	f000 f8db 	bl	80022dc <_write>
	while (1) {
 8002126:	e7fe      	b.n	8002126 <_exit+0x12>
 8002128:	0800c7cc 	.word	0x0800c7cc

0800212c <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800213c:	605a      	str	r2, [r3, #4]
	return 0;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr

0800214a <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0
	return 1;
 800214e:	2301      	movs	r3, #1
}
 8002150:	4618      	mov	r0, r3
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr

08002158 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002162:	f004 f92d 	bl	80063c0 <__errno>
 8002166:	4603      	mov	r3, r0
 8002168:	2216      	movs	r2, #22
 800216a:	601a      	str	r2, [r3, #0]
	return (-1);
 800216c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <_sbrk+0x50>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d102      	bne.n	800218e <_sbrk+0x16>
		heap_end = &end;
 8002188:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <_sbrk+0x50>)
 800218a:	4a10      	ldr	r2, [pc, #64]	; (80021cc <_sbrk+0x54>)
 800218c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800218e:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <_sbrk+0x50>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002194:	4b0c      	ldr	r3, [pc, #48]	; (80021c8 <_sbrk+0x50>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4413      	add	r3, r2
 800219c:	466a      	mov	r2, sp
 800219e:	4293      	cmp	r3, r2
 80021a0:	d907      	bls.n	80021b2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80021a2:	f004 f90d 	bl	80063c0 <__errno>
 80021a6:	4603      	mov	r3, r0
 80021a8:	220c      	movs	r2, #12
 80021aa:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80021ac:	f04f 33ff 	mov.w	r3, #4294967295
 80021b0:	e006      	b.n	80021c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80021b2:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <_sbrk+0x50>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	4a03      	ldr	r2, [pc, #12]	; (80021c8 <_sbrk+0x50>)
 80021bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80021be:	68fb      	ldr	r3, [r7, #12]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3710      	adds	r7, #16
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20000c40 	.word	0x20000c40
 80021cc:	200010e8 	.word	0x200010e8

080021d0 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80021da:	f004 f8f1 	bl	80063c0 <__errno>
 80021de:	4603      	mov	r3, r0
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80021e4:	6838      	ldr	r0, [r7, #0]
 80021e6:	f7ff ffc7 	bl	8002178 <_sbrk>
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f2:	d10b      	bne.n	800220c <_sbrk_r+0x3c>
 80021f4:	f004 f8e4 	bl	80063c0 <__errno>
 80021f8:	4603      	mov	r3, r0
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002200:	f004 f8de 	bl	80063c0 <__errno>
 8002204:	4603      	mov	r3, r0
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	601a      	str	r2, [r3, #0]
  return ret;
 800220c:	68fb      	ldr	r3, [r7, #12]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
 8002222:	460b      	mov	r3, r1
 8002224:	71bb      	strb	r3, [r7, #6]
 8002226:	4613      	mov	r3, r2
 8002228:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 800222a:	4b08      	ldr	r3, [pc, #32]	; (800224c <SYS_set_std_usart+0x34>)
 800222c:	4a08      	ldr	r2, [pc, #32]	; (8002250 <SYS_set_std_usart+0x38>)
 800222e:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002230:	4a08      	ldr	r2, [pc, #32]	; (8002254 <SYS_set_std_usart+0x3c>)
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8002236:	4a08      	ldr	r2, [pc, #32]	; (8002258 <SYS_set_std_usart+0x40>)
 8002238:	79bb      	ldrb	r3, [r7, #6]
 800223a:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 800223c:	4a07      	ldr	r2, [pc, #28]	; (800225c <SYS_set_std_usart+0x44>)
 800223e:	797b      	ldrb	r3, [r7, #5]
 8002240:	7013      	strb	r3, [r2, #0]
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr
 800224c:	20000c3c 	.word	0x20000c3c
 8002250:	e5e0e5e0 	.word	0xe5e0e5e0
 8002254:	20000c3a 	.word	0x20000c3a
 8002258:	20000c38 	.word	0x20000c38
 800225c:	20000c39 	.word	0x20000c39

08002260 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002260:	b580      	push	{r7, lr}
 8002262:	b088      	sub	sp, #32
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 800226c:	2300      	movs	r3, #0
 800226e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d122      	bne.n	80022bc <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	e01a      	b.n	80022b2 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 800227c:	bf00      	nop
 800227e:	4b16      	ldr	r3, [pc, #88]	; (80022d8 <_read+0x78>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f000 fcfa 	bl	8002c7c <UART_data_ready>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0f7      	beq.n	800227e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800228e:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <_read+0x78>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	4618      	mov	r0, r3
 8002294:	f000 fd10 	bl	8002cb8 <UART_get_next_byte>
 8002298:	4603      	mov	r3, r0
 800229a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	1c5a      	adds	r2, r3, #1
 80022a0:	60ba      	str	r2, [r7, #8]
 80022a2:	7dfa      	ldrb	r2, [r7, #23]
 80022a4:	701a      	strb	r2, [r3, #0]
				num++;
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	3301      	adds	r3, #1
 80022aa:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	3301      	adds	r3, #1
 80022b0:	61fb      	str	r3, [r7, #28]
 80022b2:	69fa      	ldr	r2, [r7, #28]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	dbe0      	blt.n	800227c <_read+0x1c>
			}
			break;
 80022ba:	e007      	b.n	80022cc <_read+0x6c>
		default:
			errno = EBADF;
 80022bc:	f004 f880 	bl	80063c0 <__errno>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2209      	movs	r2, #9
 80022c4:	601a      	str	r2, [r3, #0]
			return -1;
 80022c6:	f04f 33ff 	mov.w	r3, #4294967295
 80022ca:	e000      	b.n	80022ce <_read+0x6e>
	}
	return num;
 80022cc:	69bb      	ldr	r3, [r7, #24]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3720      	adds	r7, #32
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000c3a 	.word	0x20000c3a

080022dc <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d003      	beq.n	80022f6 <_write+0x1a>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d014      	beq.n	800231e <_write+0x42>
 80022f4:	e027      	b.n	8002346 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
 80022fa:	e00b      	b.n	8002314 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80022fc:	4b18      	ldr	r3, [pc, #96]	; (8002360 <_write+0x84>)
 80022fe:	7818      	ldrb	r0, [r3, #0]
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	1c5a      	adds	r2, r3, #1
 8002304:	60ba      	str	r2, [r7, #8]
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	4619      	mov	r1, r3
 800230a:	f000 fd31 	bl	8002d70 <UART_putc>
			for (n = 0; n < len; n++)
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	3301      	adds	r3, #1
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	429a      	cmp	r2, r3
 800231a:	dbef      	blt.n	80022fc <_write+0x20>
#endif
			}
			break;
 800231c:	e01b      	b.n	8002356 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 800231e:	2300      	movs	r3, #0
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	e00b      	b.n	800233c <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002324:	4b0f      	ldr	r3, [pc, #60]	; (8002364 <_write+0x88>)
 8002326:	7818      	ldrb	r0, [r3, #0]
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	1c5a      	adds	r2, r3, #1
 800232c:	60ba      	str	r2, [r7, #8]
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	4619      	mov	r1, r3
 8002332:	f000 fd1d 	bl	8002d70 <UART_putc>
			for (n = 0; n < len; n++)
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	3301      	adds	r3, #1
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	697a      	ldr	r2, [r7, #20]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	429a      	cmp	r2, r3
 8002342:	dbef      	blt.n	8002324 <_write+0x48>
#endif
			}
			break;
 8002344:	e007      	b.n	8002356 <_write+0x7a>
		default:
			errno = EBADF;
 8002346:	f004 f83b 	bl	80063c0 <__errno>
 800234a:	4603      	mov	r3, r0
 800234c:	2209      	movs	r2, #9
 800234e:	601a      	str	r2, [r3, #0]
			return -1;
 8002350:	f04f 33ff 	mov.w	r3, #4294967295
 8002354:	e000      	b.n	8002358 <_write+0x7c>
	}
	return len;
 8002356:	687b      	ldr	r3, [r7, #4]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20000c38 	.word	0x20000c38
 8002364:	20000c39 	.word	0x20000c39

08002368 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002368:	b40f      	push	{r0, r1, r2, r3}
 800236a:	b580      	push	{r7, lr}
 800236c:	b0c2      	sub	sp, #264	; 0x108
 800236e:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002370:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002374:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002378:	4638      	mov	r0, r7
 800237a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800237e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002382:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002386:	f007 f811 	bl	80093ac <vsnprintf>
 800238a:	4603      	mov	r3, r0
 800238c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002390:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002394:	2bff      	cmp	r3, #255	; 0xff
 8002396:	d902      	bls.n	800239e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002398:	23ff      	movs	r3, #255	; 0xff
 800239a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800239e:	463b      	mov	r3, r7
 80023a0:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80023a4:	4619      	mov	r1, r3
 80023a6:	2001      	movs	r0, #1
 80023a8:	f000 fd24 	bl	8002df4 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80023ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80023b6:	46bd      	mov	sp, r7
 80023b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023bc:	b004      	add	sp, #16
 80023be:	4770      	bx	lr

080023c0 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80023ca:	4b51      	ldr	r3, [pc, #324]	; (8002510 <dump_trap_info+0x150>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a51      	ldr	r2, [pc, #324]	; (8002514 <dump_trap_info+0x154>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d001      	beq.n	80023d8 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80023d4:	f7ff fdf0 	bl	8001fb8 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80023d8:	f3ef 8305 	mrs	r3, IPSR
 80023dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80023de:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	4619      	mov	r1, r3
 80023e4:	484c      	ldr	r0, [pc, #304]	; (8002518 <dump_trap_info+0x158>)
 80023e6:	f7ff ffbf 	bl	8002368 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80023f4:	4849      	ldr	r0, [pc, #292]	; (800251c <dump_trap_info+0x15c>)
 80023f6:	f7ff ffb7 	bl	8002368 <dump_printf>
 80023fa:	e002      	b.n	8002402 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80023fc:	4848      	ldr	r0, [pc, #288]	; (8002520 <dump_trap_info+0x160>)
 80023fe:	f7ff ffb3 	bl	8002368 <dump_printf>

	int offset, i;
	offset = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8002406:	4847      	ldr	r0, [pc, #284]	; (8002524 <dump_trap_info+0x164>)
 8002408:	f7ff ffae 	bl	8002368 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	4413      	add	r3, r2
 8002414:	6819      	ldr	r1, [r3, #0]
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	3301      	adds	r3, #1
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	4413      	add	r3, r2
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	4840      	ldr	r0, [pc, #256]	; (8002528 <dump_trap_info+0x168>)
 8002426:	f7ff ff9f 	bl	8002368 <dump_printf>
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	3302      	adds	r3, #2
 800242e:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	4413      	add	r3, r2
 8002438:	6819      	ldr	r1, [r3, #0]
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	3301      	adds	r3, #1
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	4413      	add	r3, r2
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	461a      	mov	r2, r3
 8002448:	4838      	ldr	r0, [pc, #224]	; (800252c <dump_trap_info+0x16c>)
 800244a:	f7ff ff8d 	bl	8002368 <dump_printf>
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	3302      	adds	r3, #2
 8002452:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	617a      	str	r2, [r7, #20]
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4413      	add	r3, r2
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4619      	mov	r1, r3
 8002464:	4832      	ldr	r0, [pc, #200]	; (8002530 <dump_trap_info+0x170>)
 8002466:	f7ff ff7f 	bl	8002368 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	1c5a      	adds	r2, r3, #1
 800246e:	617a      	str	r2, [r7, #20]
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4619      	mov	r1, r3
 800247a:	482e      	ldr	r0, [pc, #184]	; (8002534 <dump_trap_info+0x174>)
 800247c:	f7ff ff74 	bl	8002368 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	1c5a      	adds	r2, r3, #1
 8002484:	617a      	str	r2, [r7, #20]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	4413      	add	r3, r2
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4619      	mov	r1, r3
 8002490:	4829      	ldr	r0, [pc, #164]	; (8002538 <dump_trap_info+0x178>)
 8002492:	f7ff ff69 	bl	8002368 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	617a      	str	r2, [r7, #20]
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4619      	mov	r1, r3
 80024a6:	4825      	ldr	r0, [pc, #148]	; (800253c <dump_trap_info+0x17c>)
 80024a8:	f7ff ff5e 	bl	8002368 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 80024ac:	4824      	ldr	r0, [pc, #144]	; (8002540 <dump_trap_info+0x180>)
 80024ae:	f7ff ff5b 	bl	8002368 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	e019      	b.n	80024ec <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	3301      	adds	r3, #1
 80024bc:	f003 0303 	and.w	r3, r3, #3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <dump_trap_info+0x110>
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <dump_trap_info+0x110>
			dump_printf("\n");
 80024ca:	481e      	ldr	r0, [pc, #120]	; (8002544 <dump_trap_info+0x184>)
 80024cc:	f7ff ff4c 	bl	8002368 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	1c5a      	adds	r2, r3, #1
 80024d4:	617a      	str	r2, [r7, #20]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	4413      	add	r3, r2
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4619      	mov	r1, r3
 80024e0:	4819      	ldr	r0, [pc, #100]	; (8002548 <dump_trap_info+0x188>)
 80024e2:	f7ff ff41 	bl	8002368 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	3301      	adds	r3, #1
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	2b1f      	cmp	r3, #31
 80024f0:	dc06      	bgt.n	8002500 <dump_trap_info+0x140>
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	4a14      	ldr	r2, [pc, #80]	; (800254c <dump_trap_info+0x18c>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d3db      	bcc.n	80024b8 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002500:	4810      	ldr	r0, [pc, #64]	; (8002544 <dump_trap_info+0x184>)
 8002502:	f7ff ff31 	bl	8002368 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8002506:	4812      	ldr	r0, [pc, #72]	; (8002550 <dump_trap_info+0x190>)
 8002508:	f7ff ff2e 	bl	8002368 <dump_printf>
	while(1);
 800250c:	e7fe      	b.n	800250c <dump_trap_info+0x14c>
 800250e:	bf00      	nop
 8002510:	20000c3c 	.word	0x20000c3c
 8002514:	e5e0e5e0 	.word	0xe5e0e5e0
 8002518:	0800c810 	.word	0x0800c810
 800251c:	0800c830 	.word	0x0800c830
 8002520:	0800c848 	.word	0x0800c848
 8002524:	0800c864 	.word	0x0800c864
 8002528:	0800c878 	.word	0x0800c878
 800252c:	0800c898 	.word	0x0800c898
 8002530:	0800c8b8 	.word	0x0800c8b8
 8002534:	0800c8c8 	.word	0x0800c8c8
 8002538:	0800c8dc 	.word	0x0800c8dc
 800253c:	0800c8f0 	.word	0x0800c8f0
 8002540:	0800c904 	.word	0x0800c904
 8002544:	0800c914 	.word	0x0800c914
 8002548:	0800c918 	.word	0x0800c918
 800254c:	20005000 	.word	0x20005000
 8002550:	0800c924 	.word	0x0800c924

08002554 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8002554:	f01e 0f04 	tst.w	lr, #4
 8002558:	bf0c      	ite	eq
 800255a:	f3ef 8008 	mrseq	r0, MSP
 800255e:	f3ef 8009 	mrsne	r0, PSP
 8002562:	4671      	mov	r1, lr
 8002564:	f7ff bf2c 	b.w	80023c0 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002568:	bf00      	nop
	...

0800256c <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002570:	4802      	ldr	r0, [pc, #8]	; (800257c <NMI_Handler+0x10>)
 8002572:	f7ff fef9 	bl	8002368 <dump_printf>
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	0800c93c 	.word	0x0800c93c

08002580 <SVC_Handler>:

void SVC_Handler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002584:	4802      	ldr	r0, [pc, #8]	; (8002590 <SVC_Handler+0x10>)
 8002586:	f7ff feef 	bl	8002368 <dump_printf>
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	0800c950 	.word	0x0800c950

08002594 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002598:	4802      	ldr	r0, [pc, #8]	; (80025a4 <DebugMon_Handler+0x10>)
 800259a:	f7ff fee5 	bl	8002368 <dump_printf>
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	0800c970 	.word	0x0800c970

080025a8 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80025ac:	4802      	ldr	r0, [pc, #8]	; (80025b8 <PendSV_Handler+0x10>)
 80025ae:	f7ff fedb 	bl	8002368 <dump_printf>
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	0800c98c 	.word	0x0800c98c
 80025bc:	00000000 	.word	0x00000000

080025c0 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 80025c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025c4:	b090      	sub	sp, #64	; 0x40
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	4603      	mov	r3, r0
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
 80025ce:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	2b03      	cmp	r3, #3
 80025d4:	d83e      	bhi.n	8002654 <TIMER_run_us+0x94>
 80025d6:	a201      	add	r2, pc, #4	; (adr r2, 80025dc <TIMER_run_us+0x1c>)
 80025d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025dc:	080025ed 	.word	0x080025ed
 80025e0:	08002607 	.word	0x08002607
 80025e4:	08002621 	.word	0x08002621
 80025e8:	0800263b 	.word	0x0800263b
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80025ec:	4b94      	ldr	r3, [pc, #592]	; (8002840 <TIMER_run_us+0x280>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	4a93      	ldr	r2, [pc, #588]	; (8002840 <TIMER_run_us+0x280>)
 80025f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025f6:	6193      	str	r3, [r2, #24]
 80025f8:	4b91      	ldr	r3, [pc, #580]	; (8002840 <TIMER_run_us+0x280>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002600:	61fb      	str	r3, [r7, #28]
 8002602:	69fb      	ldr	r3, [r7, #28]
			break;
 8002604:	e027      	b.n	8002656 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002606:	4b8e      	ldr	r3, [pc, #568]	; (8002840 <TIMER_run_us+0x280>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	4a8d      	ldr	r2, [pc, #564]	; (8002840 <TIMER_run_us+0x280>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	61d3      	str	r3, [r2, #28]
 8002612:	4b8b      	ldr	r3, [pc, #556]	; (8002840 <TIMER_run_us+0x280>)
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	61bb      	str	r3, [r7, #24]
 800261c:	69bb      	ldr	r3, [r7, #24]
			break;
 800261e:	e01a      	b.n	8002656 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002620:	4b87      	ldr	r3, [pc, #540]	; (8002840 <TIMER_run_us+0x280>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	4a86      	ldr	r2, [pc, #536]	; (8002840 <TIMER_run_us+0x280>)
 8002626:	f043 0302 	orr.w	r3, r3, #2
 800262a:	61d3      	str	r3, [r2, #28]
 800262c:	4b84      	ldr	r3, [pc, #528]	; (8002840 <TIMER_run_us+0x280>)
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	f003 0302 	and.w	r3, r3, #2
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	697b      	ldr	r3, [r7, #20]
			break;
 8002638:	e00d      	b.n	8002656 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 800263a:	4b81      	ldr	r3, [pc, #516]	; (8002840 <TIMER_run_us+0x280>)
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	4a80      	ldr	r2, [pc, #512]	; (8002840 <TIMER_run_us+0x280>)
 8002640:	f043 0304 	orr.w	r3, r3, #4
 8002644:	61d3      	str	r3, [r2, #28]
 8002646:	4b7e      	ldr	r3, [pc, #504]	; (8002840 <TIMER_run_us+0x280>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	f003 0304 	and.w	r3, r3, #4
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]
			break;
 8002652:	e000      	b.n	8002656 <TIMER_run_us+0x96>
		default:
			break;
 8002654:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8002656:	7bfa      	ldrb	r2, [r7, #15]
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	497a      	ldr	r1, [pc, #488]	; (8002844 <TIMER_run_us+0x284>)
 800265c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002660:	4979      	ldr	r1, [pc, #484]	; (8002848 <TIMER_run_us+0x288>)
 8002662:	019b      	lsls	r3, r3, #6
 8002664:	440b      	add	r3, r1
 8002666:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10d      	bne.n	800268a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800266e:	f002 ff0f 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 8002672:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002674:	4b72      	ldr	r3, [pc, #456]	; (8002840 <TIMER_run_us+0x280>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	0adb      	lsrs	r3, r3, #11
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	2b00      	cmp	r3, #0
 8002680:	d010      	beq.n	80026a4 <TIMER_run_us+0xe4>
			freq *= 2;
 8002682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002688:	e00c      	b.n	80026a4 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800268a:	f002 feed 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 800268e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002690:	4b6b      	ldr	r3, [pc, #428]	; (8002840 <TIMER_run_us+0x280>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	0a1b      	lsrs	r3, r3, #8
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <TIMER_run_us+0xe4>
			freq *= 2;
 800269e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 80026a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026a6:	461a      	mov	r2, r3
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	a162      	add	r1, pc, #392	; (adr r1, 8002838 <TIMER_run_us+0x278>)
 80026ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80026b2:	f7fe f9e9 	bl	8000a88 <__aeabi_ldivmod>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	461c      	mov	r4, r3
 80026c2:	f04f 0500 	mov.w	r5, #0
 80026c6:	4622      	mov	r2, r4
 80026c8:	462b      	mov	r3, r5
 80026ca:	f04f 0000 	mov.w	r0, #0
 80026ce:	f04f 0100 	mov.w	r1, #0
 80026d2:	0159      	lsls	r1, r3, #5
 80026d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026d8:	0150      	lsls	r0, r2, #5
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	1b12      	subs	r2, r2, r4
 80026e0:	eb63 0305 	sbc.w	r3, r3, r5
 80026e4:	f04f 0000 	mov.w	r0, #0
 80026e8:	f04f 0100 	mov.w	r1, #0
 80026ec:	0259      	lsls	r1, r3, #9
 80026ee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80026f2:	0250      	lsls	r0, r2, #9
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	1912      	adds	r2, r2, r4
 80026fa:	eb45 0303 	adc.w	r3, r5, r3
 80026fe:	f04f 0000 	mov.w	r0, #0
 8002702:	f04f 0100 	mov.w	r1, #0
 8002706:	0199      	lsls	r1, r3, #6
 8002708:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 800270c:	0190      	lsls	r0, r2, #6
 800270e:	1a80      	subs	r0, r0, r2
 8002710:	eb61 0103 	sbc.w	r1, r1, r3
 8002714:	eb10 0804 	adds.w	r8, r0, r4
 8002718:	eb41 0905 	adc.w	r9, r1, r5
 800271c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002720:	4640      	mov	r0, r8
 8002722:	4649      	mov	r1, r9
 8002724:	f7fe fa00 	bl	8000b28 <__aeabi_uldivmod>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002730:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002734:	2b00      	cmp	r3, #0
 8002736:	bf08      	it	eq
 8002738:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800273c:	d329      	bcc.n	8002792 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 800273e:	2301      	movs	r3, #1
 8002740:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8002742:	e00e      	b.n	8002762 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8002744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 800274a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800274e:	f04f 0200 	mov.w	r2, #0
 8002752:	f04f 0300 	mov.w	r3, #0
 8002756:	0842      	lsrs	r2, r0, #1
 8002758:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800275c:	084b      	lsrs	r3, r1, #1
 800275e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8002762:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002766:	2b00      	cmp	r3, #0
 8002768:	bf08      	it	eq
 800276a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800276e:	d2e9      	bcs.n	8002744 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002774:	3a01      	subs	r2, #1
 8002776:	4934      	ldr	r1, [pc, #208]	; (8002848 <TIMER_run_us+0x288>)
 8002778:	019b      	lsls	r3, r3, #6
 800277a:	440b      	add	r3, r1
 800277c:	3304      	adds	r3, #4
 800277e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002782:	7bfb      	ldrb	r3, [r7, #15]
 8002784:	3a01      	subs	r2, #1
 8002786:	4930      	ldr	r1, [pc, #192]	; (8002848 <TIMER_run_us+0x288>)
 8002788:	019b      	lsls	r3, r3, #6
 800278a:	440b      	add	r3, r1
 800278c:	330c      	adds	r3, #12
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	e00e      	b.n	80027b0 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	4a2c      	ldr	r2, [pc, #176]	; (8002848 <TIMER_run_us+0x288>)
 8002796:	019b      	lsls	r3, r3, #6
 8002798:	4413      	add	r3, r2
 800279a:	3304      	adds	r3, #4
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 80027a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	3a01      	subs	r2, #1
 80027a6:	4928      	ldr	r1, [pc, #160]	; (8002848 <TIMER_run_us+0x288>)
 80027a8:	019b      	lsls	r3, r3, #6
 80027aa:	440b      	add	r3, r1
 80027ac:	330c      	adds	r3, #12
 80027ae:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
 80027b2:	4a25      	ldr	r2, [pc, #148]	; (8002848 <TIMER_run_us+0x288>)
 80027b4:	019b      	lsls	r3, r3, #6
 80027b6:	4413      	add	r3, r2
 80027b8:	3310      	adds	r3, #16
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 80027be:	7bfb      	ldrb	r3, [r7, #15]
 80027c0:	4a21      	ldr	r2, [pc, #132]	; (8002848 <TIMER_run_us+0x288>)
 80027c2:	019b      	lsls	r3, r3, #6
 80027c4:	4413      	add	r3, r2
 80027c6:	3308      	adds	r3, #8
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
 80027ce:	019b      	lsls	r3, r3, #6
 80027d0:	4a1d      	ldr	r2, [pc, #116]	; (8002848 <TIMER_run_us+0x288>)
 80027d2:	4413      	add	r3, r2
 80027d4:	4618      	mov	r0, r3
 80027d6:	f003 f8e5 	bl	80059a4 <HAL_TIM_Base_Init>

	if(enable_irq)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d011      	beq.n	8002804 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 f8ee 	bl	80029c4 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
 80027ea:	4a18      	ldr	r2, [pc, #96]	; (800284c <TIMER_run_us+0x28c>)
 80027ec:	56d3      	ldrsb	r3, [r2, r3]
 80027ee:	2201      	movs	r2, #1
 80027f0:	2104      	movs	r1, #4
 80027f2:	4618      	mov	r0, r3
 80027f4:	f001 fef1 	bl	80045da <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
 80027fa:	4a14      	ldr	r2, [pc, #80]	; (800284c <TIMER_run_us+0x28c>)
 80027fc:	56d3      	ldrsb	r3, [r2, r3]
 80027fe:	4618      	mov	r0, r3
 8002800:	f001 ff07 	bl	8004612 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8002804:	7bfb      	ldrb	r3, [r7, #15]
 8002806:	019b      	lsls	r3, r3, #6
 8002808:	4a0f      	ldr	r2, [pc, #60]	; (8002848 <TIMER_run_us+0x288>)
 800280a:	4413      	add	r3, r2
 800280c:	4618      	mov	r0, r3
 800280e:	f003 f8fd 	bl	8005a0c <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	4a0c      	ldr	r2, [pc, #48]	; (8002848 <TIMER_run_us+0x288>)
 8002816:	019b      	lsls	r3, r3, #6
 8002818:	4413      	add	r3, r2
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	4909      	ldr	r1, [pc, #36]	; (8002848 <TIMER_run_us+0x288>)
 8002822:	019b      	lsls	r3, r3, #6
 8002824:	440b      	add	r3, r1
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f042 0201 	orr.w	r2, r2, #1
 800282c:	601a      	str	r2, [r3, #0]
}
 800282e:	bf00      	nop
 8002830:	3740      	adds	r7, #64	; 0x40
 8002832:	46bd      	mov	sp, r7
 8002834:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002838:	d4a51000 	.word	0xd4a51000
 800283c:	000000e8 	.word	0x000000e8
 8002840:	40021000 	.word	0x40021000
 8002844:	20000038 	.word	0x20000038
 8002848:	20000c44 	.word	0x20000c44
 800284c:	0800cc54 	.word	0x0800cc54

08002850 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	4a05      	ldr	r2, [pc, #20]	; (8002874 <TIMER_read+0x24>)
 800285e:	019b      	lsls	r3, r3, #6
 8002860:	4413      	add	r3, r2
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002866:	b29b      	uxth	r3, r3
}
 8002868:	4618      	mov	r0, r3
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	bc80      	pop	{r7}
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20000c44 	.word	0x20000c44

08002878 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	460a      	mov	r2, r1
 8002882:	71fb      	strb	r3, [r7, #7]
 8002884:	4613      	mov	r3, r2
 8002886:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002888:	88bb      	ldrh	r3, [r7, #4]
 800288a:	1e59      	subs	r1, r3, #1
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	4a0a      	ldr	r2, [pc, #40]	; (80028b8 <TIMER_set_period+0x40>)
 8002890:	019b      	lsls	r3, r3, #6
 8002892:	4413      	add	r3, r2
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	460a      	mov	r2, r1
 8002898:	62da      	str	r2, [r3, #44]	; 0x2c
 800289a:	88bb      	ldrh	r3, [r7, #4]
 800289c:	1e5a      	subs	r2, r3, #1
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	4611      	mov	r1, r2
 80028a2:	4a05      	ldr	r2, [pc, #20]	; (80028b8 <TIMER_set_period+0x40>)
 80028a4:	019b      	lsls	r3, r3, #6
 80028a6:	4413      	add	r3, r2
 80028a8:	330c      	adds	r3, #12
 80028aa:	6019      	str	r1, [r3, #0]
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000c44 	.word	0x20000c44

080028bc <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	460a      	mov	r2, r1
 80028c6:	71fb      	strb	r3, [r7, #7]
 80028c8:	4613      	mov	r3, r2
 80028ca:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 80028cc:	88bb      	ldrh	r3, [r7, #4]
 80028ce:	1e59      	subs	r1, r3, #1
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	4a05      	ldr	r2, [pc, #20]	; (80028e8 <TIMER_set_prescaler+0x2c>)
 80028d4:	019b      	lsls	r3, r3, #6
 80028d6:	4413      	add	r3, r2
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	460a      	mov	r2, r1
 80028dc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr
 80028e8:	20000c44 	.word	0x20000c44

080028ec <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0

}
 80028f0:	bf00      	nop
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0

}
 80028fc:	bf00      	nop
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr

08002904 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0

}
 8002908:	bf00      	nop
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr

08002910 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0

}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr

0800291c <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002920:	4b07      	ldr	r3, [pc, #28]	; (8002940 <TIM1_UP_IRQHandler+0x24>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b01      	cmp	r3, #1
 800292c:	d106      	bne.n	800293c <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800292e:	4b04      	ldr	r3, [pc, #16]	; (8002940 <TIM1_UP_IRQHandler+0x24>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f06f 0201 	mvn.w	r2, #1
 8002936:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002938:	f7ff ffd8 	bl	80028ec <TIMER1_user_handler_it>
	}
}
 800293c:	bf00      	nop
 800293e:	bd80      	pop	{r7, pc}
 8002940:	20000c44 	.word	0x20000c44

08002944 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002948:	4b07      	ldr	r3, [pc, #28]	; (8002968 <TIM2_IRQHandler+0x24>)
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b01      	cmp	r3, #1
 8002954:	d106      	bne.n	8002964 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002956:	4b04      	ldr	r3, [pc, #16]	; (8002968 <TIM2_IRQHandler+0x24>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	f06f 0201 	mvn.w	r2, #1
 800295e:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002960:	f7ff ffca 	bl	80028f8 <TIMER2_user_handler_it>
	}
}
 8002964:	bf00      	nop
 8002966:	bd80      	pop	{r7, pc}
 8002968:	20000c44 	.word	0x20000c44

0800296c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002970:	4b08      	ldr	r3, [pc, #32]	; (8002994 <TIM3_IRQHandler+0x28>)
 8002972:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b01      	cmp	r3, #1
 800297e:	d107      	bne.n	8002990 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <TIM3_IRQHandler+0x28>)
 8002982:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002986:	f06f 0201 	mvn.w	r2, #1
 800298a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800298c:	f7ff ffba 	bl	8002904 <TIMER3_user_handler_it>
	}
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000c44 	.word	0x20000c44

08002998 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <TIM4_IRQHandler+0x28>)
 800299e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d107      	bne.n	80029bc <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80029ac:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <TIM4_IRQHandler+0x28>)
 80029ae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80029b2:	f06f 0201 	mvn.w	r2, #1
 80029b6:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80029b8:	f7ff ffaa 	bl	8002910 <TIMER4_user_handler_it>
	}
}
 80029bc:	bf00      	nop
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000c44 	.word	0x20000c44

080029c4 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	4603      	mov	r3, r0
 80029cc:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	2b03      	cmp	r3, #3
 80029d2:	d825      	bhi.n	8002a20 <clear_it_status+0x5c>
 80029d4:	a201      	add	r2, pc, #4	; (adr r2, 80029dc <clear_it_status+0x18>)
 80029d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029da:	bf00      	nop
 80029dc:	080029ed 	.word	0x080029ed
 80029e0:	080029f9 	.word	0x080029f9
 80029e4:	08002a05 	.word	0x08002a05
 80029e8:	08002a13 	.word	0x08002a13
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80029ec:	4b0f      	ldr	r3, [pc, #60]	; (8002a2c <clear_it_status+0x68>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f06f 0201 	mvn.w	r2, #1
 80029f4:	611a      	str	r2, [r3, #16]
			break;
 80029f6:	e014      	b.n	8002a22 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <clear_it_status+0x68>)
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f06f 0201 	mvn.w	r2, #1
 8002a00:	611a      	str	r2, [r3, #16]
			break;
 8002a02:	e00e      	b.n	8002a22 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002a04:	4b09      	ldr	r3, [pc, #36]	; (8002a2c <clear_it_status+0x68>)
 8002a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a0a:	f06f 0201 	mvn.w	r2, #1
 8002a0e:	611a      	str	r2, [r3, #16]
			break;
 8002a10:	e007      	b.n	8002a22 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002a12:	4b06      	ldr	r3, [pc, #24]	; (8002a2c <clear_it_status+0x68>)
 8002a14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a18:	f06f 0201 	mvn.w	r2, #1
 8002a1c:	611a      	str	r2, [r3, #16]
			break;
 8002a1e:	e000      	b.n	8002a22 <clear_it_status+0x5e>
		default:
			break;
 8002a20:	bf00      	nop

	}
}
 8002a22:	bf00      	nop
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr
 8002a2c:	20000c44 	.word	0x20000c44

08002a30 <__NVIC_EnableIRQ>:
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	db0b      	blt.n	8002a5a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	f003 021f 	and.w	r2, r3, #31
 8002a48:	4906      	ldr	r1, [pc, #24]	; (8002a64 <__NVIC_EnableIRQ+0x34>)
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	095b      	lsrs	r3, r3, #5
 8002a50:	2001      	movs	r0, #1
 8002a52:	fa00 f202 	lsl.w	r2, r0, r2
 8002a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr
 8002a64:	e000e100 	.word	0xe000e100

08002a68 <__NVIC_DisableIRQ>:
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	db12      	blt.n	8002aa0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	f003 021f 	and.w	r2, r3, #31
 8002a80:	490a      	ldr	r1, [pc, #40]	; (8002aac <__NVIC_DisableIRQ+0x44>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2001      	movs	r0, #1
 8002a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8e:	3320      	adds	r3, #32
 8002a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a94:	f3bf 8f4f 	dsb	sy
}
 8002a98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a9a:	f3bf 8f6f 	isb	sy
}
 8002a9e:	bf00      	nop
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	e000e100 	.word	0xe000e100

08002ab0 <__NVIC_SystemReset>:
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002ab4:	f3bf 8f4f 	dsb	sy
}
 8002ab8:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002aba:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <__NVIC_SystemReset+0x24>)
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ac2:	4904      	ldr	r1, [pc, #16]	; (8002ad4 <__NVIC_SystemReset+0x24>)
 8002ac4:	4b04      	ldr	r3, [pc, #16]	; (8002ad8 <__NVIC_SystemReset+0x28>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002aca:	f3bf 8f4f 	dsb	sy
}
 8002ace:	bf00      	nop
    __NOP();
 8002ad0:	bf00      	nop
 8002ad2:	e7fd      	b.n	8002ad0 <__NVIC_SystemReset+0x20>
 8002ad4:	e000ed00 	.word	0xe000ed00
 8002ad8:	05fa0004 	.word	0x05fa0004

08002adc <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	6039      	str	r1, [r7, #0]
 8002ae6:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002aee:	d806      	bhi.n	8002afe <UART_init+0x22>
 8002af0:	4a56      	ldr	r2, [pc, #344]	; (8002c4c <UART_init+0x170>)
 8002af2:	218a      	movs	r1, #138	; 0x8a
 8002af4:	4856      	ldr	r0, [pc, #344]	; (8002c50 <UART_init+0x174>)
 8002af6:	f003 feeb 	bl	80068d0 <printf>
 8002afa:	f7ff ffd9 	bl	8002ab0 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d906      	bls.n	8002b12 <UART_init+0x36>
 8002b04:	4a53      	ldr	r2, [pc, #332]	; (8002c54 <UART_init+0x178>)
 8002b06:	218b      	movs	r1, #139	; 0x8b
 8002b08:	4851      	ldr	r0, [pc, #324]	; (8002c50 <UART_init+0x174>)
 8002b0a:	f003 fee1 	bl	80068d0 <printf>
 8002b0e:	f7ff ffcf 	bl	8002ab0 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	4a50      	ldr	r2, [pc, #320]	; (8002c58 <UART_init+0x17c>)
 8002b16:	2100      	movs	r1, #0
 8002b18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	4a4f      	ldr	r2, [pc, #316]	; (8002c5c <UART_init+0x180>)
 8002b20:	2100      	movs	r1, #0
 8002b22:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	4a4e      	ldr	r2, [pc, #312]	; (8002c60 <UART_init+0x184>)
 8002b28:	2100      	movs	r1, #0
 8002b2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002b2e:	79fa      	ldrb	r2, [r7, #7]
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	494c      	ldr	r1, [pc, #304]	; (8002c64 <UART_init+0x188>)
 8002b34:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002b38:	494b      	ldr	r1, [pc, #300]	; (8002c68 <UART_init+0x18c>)
 8002b3a:	019b      	lsls	r3, r3, #6
 8002b3c:	440b      	add	r3, r1
 8002b3e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	4a49      	ldr	r2, [pc, #292]	; (8002c68 <UART_init+0x18c>)
 8002b44:	019b      	lsls	r3, r3, #6
 8002b46:	4413      	add	r3, r2
 8002b48:	3304      	adds	r3, #4
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	4a45      	ldr	r2, [pc, #276]	; (8002c68 <UART_init+0x18c>)
 8002b52:	019b      	lsls	r3, r3, #6
 8002b54:	4413      	add	r3, r2
 8002b56:	3308      	adds	r3, #8
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	4a42      	ldr	r2, [pc, #264]	; (8002c68 <UART_init+0x18c>)
 8002b60:	019b      	lsls	r3, r3, #6
 8002b62:	4413      	add	r3, r2
 8002b64:	330c      	adds	r3, #12
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	4a3e      	ldr	r2, [pc, #248]	; (8002c68 <UART_init+0x18c>)
 8002b6e:	019b      	lsls	r3, r3, #6
 8002b70:	4413      	add	r3, r2
 8002b72:	3310      	adds	r3, #16
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002b78:	79fb      	ldrb	r3, [r7, #7]
 8002b7a:	4a3b      	ldr	r2, [pc, #236]	; (8002c68 <UART_init+0x18c>)
 8002b7c:	019b      	lsls	r3, r3, #6
 8002b7e:	4413      	add	r3, r2
 8002b80:	3318      	adds	r3, #24
 8002b82:	2200      	movs	r2, #0
 8002b84:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	4a37      	ldr	r2, [pc, #220]	; (8002c68 <UART_init+0x18c>)
 8002b8a:	019b      	lsls	r3, r3, #6
 8002b8c:	4413      	add	r3, r2
 8002b8e:	3314      	adds	r3, #20
 8002b90:	220c      	movs	r2, #12
 8002b92:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002b94:	79fb      	ldrb	r3, [r7, #7]
 8002b96:	4a34      	ldr	r2, [pc, #208]	; (8002c68 <UART_init+0x18c>)
 8002b98:	019b      	lsls	r3, r3, #6
 8002b9a:	4413      	add	r3, r2
 8002b9c:	331c      	adds	r3, #28
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	019b      	lsls	r3, r3, #6
 8002ba6:	4a30      	ldr	r2, [pc, #192]	; (8002c68 <UART_init+0x18c>)
 8002ba8:	4413      	add	r3, r2
 8002baa:	4618      	mov	r0, r3
 8002bac:	f002 ffb4 	bl	8005b18 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	4a2d      	ldr	r2, [pc, #180]	; (8002c68 <UART_init+0x18c>)
 8002bb4:	019b      	lsls	r3, r3, #6
 8002bb6:	4413      	add	r3, r2
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68da      	ldr	r2, [r3, #12]
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	492a      	ldr	r1, [pc, #168]	; (8002c68 <UART_init+0x18c>)
 8002bc0:	019b      	lsls	r3, r3, #6
 8002bc2:	440b      	add	r3, r1
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bca:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	4a27      	ldr	r2, [pc, #156]	; (8002c6c <UART_init+0x190>)
 8002bd0:	56d3      	ldrsb	r3, [r2, r3]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f001 fcff 	bl	80045da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002bdc:	79fb      	ldrb	r3, [r7, #7]
 8002bde:	4a23      	ldr	r2, [pc, #140]	; (8002c6c <UART_init+0x190>)
 8002be0:	56d3      	ldrsb	r3, [r2, r3]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f001 fd15 	bl	8004612 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	019b      	lsls	r3, r3, #6
 8002bec:	4a1e      	ldr	r2, [pc, #120]	; (8002c68 <UART_init+0x18c>)
 8002bee:	1898      	adds	r0, r3, r2
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	79fa      	ldrb	r2, [r7, #7]
 8002bf4:	4919      	ldr	r1, [pc, #100]	; (8002c5c <UART_init+0x180>)
 8002bf6:	5c8a      	ldrb	r2, [r1, r2]
 8002bf8:	01db      	lsls	r3, r3, #7
 8002bfa:	4413      	add	r3, r2
 8002bfc:	4a1c      	ldr	r2, [pc, #112]	; (8002c70 <UART_init+0x194>)
 8002bfe:	4413      	add	r3, r2
 8002c00:	2201      	movs	r2, #1
 8002c02:	4619      	mov	r1, r3
 8002c04:	f003 f819 	bl	8005c3a <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002c08:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <UART_init+0x198>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6898      	ldr	r0, [r3, #8]
 8002c0e:	2300      	movs	r3, #0
 8002c10:	2202      	movs	r2, #2
 8002c12:	2100      	movs	r1, #0
 8002c14:	f003 fe6e 	bl	80068f4 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002c18:	4b16      	ldr	r3, [pc, #88]	; (8002c74 <UART_init+0x198>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68d8      	ldr	r0, [r3, #12]
 8002c1e:	2300      	movs	r3, #0
 8002c20:	2202      	movs	r2, #2
 8002c22:	2100      	movs	r1, #0
 8002c24:	f003 fe66 	bl	80068f4 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002c28:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <UART_init+0x198>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6858      	ldr	r0, [r3, #4]
 8002c2e:	2300      	movs	r3, #0
 8002c30:	2202      	movs	r2, #2
 8002c32:	2100      	movs	r1, #0
 8002c34:	f003 fe5e 	bl	80068f4 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	4a0f      	ldr	r2, [pc, #60]	; (8002c78 <UART_init+0x19c>)
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002c42:	bf00      	nop
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	0800c9b4 	.word	0x0800c9b4
 8002c50:	0800c9c4 	.word	0x0800c9c4
 8002c54:	0800ca00 	.word	0x0800ca00
 8002c58:	20000f88 	.word	0x20000f88
 8002c5c:	20000f84 	.word	0x20000f84
 8002c60:	20000f94 	.word	0x20000f94
 8002c64:	20000048 	.word	0x20000048
 8002c68:	20000d44 	.word	0x20000d44
 8002c6c:	0800cc58 	.word	0x0800cc58
 8002c70:	20000e04 	.word	0x20000e04
 8002c74:	2000007c 	.word	0x2000007c
 8002c78:	20000fa0 	.word	0x20000fa0

08002c7c <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d906      	bls.n	8002c9a <UART_data_ready+0x1e>
 8002c8c:	4a07      	ldr	r2, [pc, #28]	; (8002cac <UART_data_ready+0x30>)
 8002c8e:	21c8      	movs	r1, #200	; 0xc8
 8002c90:	4807      	ldr	r0, [pc, #28]	; (8002cb0 <UART_data_ready+0x34>)
 8002c92:	f003 fe1d 	bl	80068d0 <printf>
 8002c96:	f7ff ff0b 	bl	8002ab0 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	4a05      	ldr	r2, [pc, #20]	; (8002cb4 <UART_data_ready+0x38>)
 8002c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	0800ca00 	.word	0x0800ca00
 8002cb0:	0800c9c4 	.word	0x0800c9c4
 8002cb4:	20000f94 	.word	0x20000f94

08002cb8 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002cc2:	79fb      	ldrb	r3, [r7, #7]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d906      	bls.n	8002cd6 <UART_get_next_byte+0x1e>
 8002cc8:	4a22      	ldr	r2, [pc, #136]	; (8002d54 <UART_get_next_byte+0x9c>)
 8002cca:	21d4      	movs	r1, #212	; 0xd4
 8002ccc:	4822      	ldr	r0, [pc, #136]	; (8002d58 <UART_get_next_byte+0xa0>)
 8002cce:	f003 fdff 	bl	80068d0 <printf>
 8002cd2:	f7ff feed 	bl	8002ab0 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002cd6:	79fb      	ldrb	r3, [r7, #7]
 8002cd8:	4a20      	ldr	r2, [pc, #128]	; (8002d5c <UART_get_next_byte+0xa4>)
 8002cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <UART_get_next_byte+0x2e>
		return 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e031      	b.n	8002d4a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002ce6:	79fa      	ldrb	r2, [r7, #7]
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	491d      	ldr	r1, [pc, #116]	; (8002d60 <UART_get_next_byte+0xa8>)
 8002cec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002cf0:	491c      	ldr	r1, [pc, #112]	; (8002d64 <UART_get_next_byte+0xac>)
 8002cf2:	01d2      	lsls	r2, r2, #7
 8002cf4:	440a      	add	r2, r1
 8002cf6:	4413      	add	r3, r2
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
 8002cfe:	4a18      	ldr	r2, [pc, #96]	; (8002d60 <UART_get_next_byte+0xa8>)
 8002d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d04:	1c5a      	adds	r2, r3, #1
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d0c:	4914      	ldr	r1, [pc, #80]	; (8002d60 <UART_get_next_byte+0xa8>)
 8002d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	4a14      	ldr	r2, [pc, #80]	; (8002d68 <UART_get_next_byte+0xb0>)
 8002d16:	56d3      	ldrsb	r3, [r2, r3]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff fea5 	bl	8002a68 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	4a12      	ldr	r2, [pc, #72]	; (8002d6c <UART_get_next_byte+0xb4>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	4619      	mov	r1, r3
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	4a0d      	ldr	r2, [pc, #52]	; (8002d60 <UART_get_next_byte+0xa8>)
 8002d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d2e:	4299      	cmp	r1, r3
 8002d30:	d104      	bne.n	8002d3c <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	4a09      	ldr	r2, [pc, #36]	; (8002d5c <UART_get_next_byte+0xa4>)
 8002d36:	2100      	movs	r1, #0
 8002d38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	4a0a      	ldr	r2, [pc, #40]	; (8002d68 <UART_get_next_byte+0xb0>)
 8002d40:	56d3      	ldrsb	r3, [r2, r3]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fe74 	bl	8002a30 <__NVIC_EnableIRQ>
	return ret;
 8002d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	0800ca00 	.word	0x0800ca00
 8002d58:	0800c9c4 	.word	0x0800c9c4
 8002d5c:	20000f94 	.word	0x20000f94
 8002d60:	20000f88 	.word	0x20000f88
 8002d64:	20000e04 	.word	0x20000e04
 8002d68:	0800cc58 	.word	0x0800cc58
 8002d6c:	20000f84 	.word	0x20000f84

08002d70 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	460a      	mov	r2, r1
 8002d7a:	71fb      	strb	r3, [r7, #7]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d907      	bls.n	8002d96 <UART_putc+0x26>
 8002d86:	4a16      	ldr	r2, [pc, #88]	; (8002de0 <UART_putc+0x70>)
 8002d88:	f240 113d 	movw	r1, #317	; 0x13d
 8002d8c:	4815      	ldr	r0, [pc, #84]	; (8002de4 <UART_putc+0x74>)
 8002d8e:	f003 fd9f 	bl	80068d0 <printf>
 8002d92:	f7ff fe8d 	bl	8002ab0 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	4a13      	ldr	r2, [pc, #76]	; (8002de8 <UART_putc+0x78>)
 8002d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d019      	beq.n	8002dd6 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	4a11      	ldr	r2, [pc, #68]	; (8002dec <UART_putc+0x7c>)
 8002da6:	56d3      	ldrsb	r3, [r2, r3]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff fe5d 	bl	8002a68 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	019b      	lsls	r3, r3, #6
 8002db2:	4a0f      	ldr	r2, [pc, #60]	; (8002df0 <UART_putc+0x80>)
 8002db4:	4413      	add	r3, r2
 8002db6:	1db9      	adds	r1, r7, #6
 8002db8:	2201      	movs	r2, #1
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f002 fef9 	bl	8005bb2 <HAL_UART_Transmit_IT>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	4a09      	ldr	r2, [pc, #36]	; (8002dec <UART_putc+0x7c>)
 8002dc8:	56d3      	ldrsb	r3, [r2, r3]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff fe30 	bl	8002a30 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d0e5      	beq.n	8002da2 <UART_putc+0x32>
	}
}
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	0800ca00 	.word	0x0800ca00
 8002de4:	0800c9c4 	.word	0x0800c9c4
 8002de8:	20000fa0 	.word	0x20000fa0
 8002dec:	0800cc58 	.word	0x0800cc58
 8002df0:	20000d44 	.word	0x20000d44

08002df4 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b087      	sub	sp, #28
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
 8002e00:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	4a13      	ldr	r2, [pc, #76]	; (8002e54 <UART_impolite_force_puts_on_uart+0x60>)
 8002e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d01d      	beq.n	8002e4a <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002e0e:	7bfb      	ldrb	r3, [r7, #15]
 8002e10:	4a11      	ldr	r2, [pc, #68]	; (8002e58 <UART_impolite_force_puts_on_uart+0x64>)
 8002e12:	019b      	lsls	r3, r3, #6
 8002e14:	4413      	add	r3, r2
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	e010      	b.n	8002e42 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002e20:	bf00      	nop
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0f9      	beq.n	8002e22 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	4413      	add	r3, r2
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d3ea      	bcc.n	8002e20 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002e4a:	bf00      	nop
 8002e4c:	371c      	adds	r7, #28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	20000fa0 	.word	0x20000fa0
 8002e58:	20000d44 	.word	0x20000d44

08002e5c <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002e60:	4802      	ldr	r0, [pc, #8]	; (8002e6c <USART1_IRQHandler+0x10>)
 8002e62:	f002 ff3f 	bl	8005ce4 <HAL_UART_IRQHandler>
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000d44 	.word	0x20000d44

08002e70 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002e74:	4802      	ldr	r0, [pc, #8]	; (8002e80 <USART2_IRQHandler+0x10>)
 8002e76:	f002 ff35 	bl	8005ce4 <HAL_UART_IRQHandler>
}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	20000d84 	.word	0x20000d84

08002e84 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002e88:	4802      	ldr	r0, [pc, #8]	; (8002e94 <USART3_IRQHandler+0x10>)
 8002e8a:	f002 ff2b 	bl	8005ce4 <HAL_UART_IRQHandler>
}
 8002e8e:	bf00      	nop
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	20000dc4 	.word	0x20000dc4

08002e98 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a1e      	ldr	r2, [pc, #120]	; (8002f20 <HAL_UART_RxCpltCallback+0x88>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d102      	bne.n	8002eb0 <HAL_UART_RxCpltCallback+0x18>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	73fb      	strb	r3, [r7, #15]
 8002eae:	e00e      	b.n	8002ece <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1b      	ldr	r2, [pc, #108]	; (8002f24 <HAL_UART_RxCpltCallback+0x8c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d102      	bne.n	8002ec0 <HAL_UART_RxCpltCallback+0x28>
 8002eba:	2301      	movs	r3, #1
 8002ebc:	73fb      	strb	r3, [r7, #15]
 8002ebe:	e006      	b.n	8002ece <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a18      	ldr	r2, [pc, #96]	; (8002f28 <HAL_UART_RxCpltCallback+0x90>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d126      	bne.n	8002f18 <HAL_UART_RxCpltCallback+0x80>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	4a16      	ldr	r2, [pc, #88]	; (8002f2c <HAL_UART_RxCpltCallback+0x94>)
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
 8002eda:	4a15      	ldr	r2, [pc, #84]	; (8002f30 <HAL_UART_RxCpltCallback+0x98>)
 8002edc:	5cd3      	ldrb	r3, [r2, r3]
 8002ede:	3301      	adds	r3, #1
 8002ee0:	425a      	negs	r2, r3
 8002ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ee6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002eea:	bf58      	it	pl
 8002eec:	4253      	negpl	r3, r2
 8002eee:	7bfa      	ldrb	r2, [r7, #15]
 8002ef0:	b2d9      	uxtb	r1, r3
 8002ef2:	4b0f      	ldr	r3, [pc, #60]	; (8002f30 <HAL_UART_RxCpltCallback+0x98>)
 8002ef4:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002ef6:	7bfb      	ldrb	r3, [r7, #15]
 8002ef8:	019b      	lsls	r3, r3, #6
 8002efa:	4a0e      	ldr	r2, [pc, #56]	; (8002f34 <HAL_UART_RxCpltCallback+0x9c>)
 8002efc:	1898      	adds	r0, r3, r2
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
 8002f00:	7bfa      	ldrb	r2, [r7, #15]
 8002f02:	490b      	ldr	r1, [pc, #44]	; (8002f30 <HAL_UART_RxCpltCallback+0x98>)
 8002f04:	5c8a      	ldrb	r2, [r1, r2]
 8002f06:	01db      	lsls	r3, r3, #7
 8002f08:	4413      	add	r3, r2
 8002f0a:	4a0b      	ldr	r2, [pc, #44]	; (8002f38 <HAL_UART_RxCpltCallback+0xa0>)
 8002f0c:	4413      	add	r3, r2
 8002f0e:	2201      	movs	r2, #1
 8002f10:	4619      	mov	r1, r3
 8002f12:	f002 fe92 	bl	8005c3a <HAL_UART_Receive_IT>
 8002f16:	e000      	b.n	8002f1a <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002f18:	bf00      	nop
}
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40013800 	.word	0x40013800
 8002f24:	40004400 	.word	0x40004400
 8002f28:	40004800 	.word	0x40004800
 8002f2c:	20000f94 	.word	0x20000f94
 8002f30:	20000f84 	.word	0x20000f84
 8002f34:	20000d44 	.word	0x20000d44
 8002f38:	20000e04 	.word	0x20000e04

08002f3c <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b08c      	sub	sp, #48	; 0x30
 8002f40:	af02      	add	r7, sp, #8
 8002f42:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	22c0      	movs	r2, #192	; 0xc0
 8002f4a:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2200      	movs	r2, #0
 8002f52:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2200      	movs	r2, #0
 8002f62:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2200      	movs	r2, #0
 8002f72:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a53      	ldr	r2, [pc, #332]	; (80030d0 <HAL_UART_MspInit+0x194>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d142      	bne.n	800300c <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8002f86:	4b53      	ldr	r3, [pc, #332]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	4a52      	ldr	r2, [pc, #328]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	6193      	str	r3, [r2, #24]
 8002f92:	4b50      	ldr	r3, [pc, #320]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	623b      	str	r3, [r7, #32]
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002f9e:	4b4d      	ldr	r3, [pc, #308]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	4a4c      	ldr	r2, [pc, #304]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002fa4:	f043 0308 	orr.w	r3, r3, #8
 8002fa8:	6193      	str	r3, [r2, #24]
 8002faa:	4b4a      	ldr	r3, [pc, #296]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	f003 0308 	and.w	r3, r3, #8
 8002fb2:	61fb      	str	r3, [r7, #28]
 8002fb4:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	2301      	movs	r3, #1
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	2140      	movs	r1, #64	; 0x40
 8002fc0:	4845      	ldr	r0, [pc, #276]	; (80030d8 <HAL_UART_MspInit+0x19c>)
 8002fc2:	f7fe fdf3 	bl	8001bac <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	2301      	movs	r3, #1
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2180      	movs	r1, #128	; 0x80
 8002fd0:	4841      	ldr	r0, [pc, #260]	; (80030d8 <HAL_UART_MspInit+0x19c>)
 8002fd2:	f7fe fdeb 	bl	8001bac <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002fd6:	4b41      	ldr	r3, [pc, #260]	; (80030dc <HAL_UART_MspInit+0x1a0>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	627b      	str	r3, [r7, #36]	; 0x24
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fde:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	f043 0304 	orr.w	r3, r3, #4
 8002fea:	627b      	str	r3, [r7, #36]	; 0x24
 8002fec:	4a3b      	ldr	r2, [pc, #236]	; (80030dc <HAL_UART_MspInit+0x1a0>)
 8002fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff0:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002ff2:	4b38      	ldr	r3, [pc, #224]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	4a37      	ldr	r2, [pc, #220]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8002ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ffc:	6193      	str	r3, [r2, #24]
 8002ffe:	4b35      	ldr	r3, [pc, #212]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003006:	61bb      	str	r3, [r7, #24]
 8003008:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800300a:	e05c      	b.n	80030c6 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a33      	ldr	r2, [pc, #204]	; (80030e0 <HAL_UART_MspInit+0x1a4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d128      	bne.n	8003068 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003016:	4b2f      	ldr	r3, [pc, #188]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	4a2e      	ldr	r2, [pc, #184]	; (80030d4 <HAL_UART_MspInit+0x198>)
 800301c:	f043 0304 	orr.w	r3, r3, #4
 8003020:	6193      	str	r3, [r2, #24]
 8003022:	4b2c      	ldr	r3, [pc, #176]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	f003 0304 	and.w	r3, r3, #4
 800302a:	617b      	str	r3, [r7, #20]
 800302c:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800302e:	2303      	movs	r3, #3
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	2301      	movs	r3, #1
 8003034:	2202      	movs	r2, #2
 8003036:	2104      	movs	r1, #4
 8003038:	482a      	ldr	r0, [pc, #168]	; (80030e4 <HAL_UART_MspInit+0x1a8>)
 800303a:	f7fe fdb7 	bl	8001bac <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800303e:	2303      	movs	r3, #3
 8003040:	9300      	str	r3, [sp, #0]
 8003042:	2301      	movs	r3, #1
 8003044:	2200      	movs	r2, #0
 8003046:	2108      	movs	r1, #8
 8003048:	4826      	ldr	r0, [pc, #152]	; (80030e4 <HAL_UART_MspInit+0x1a8>)
 800304a:	f7fe fdaf 	bl	8001bac <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800304e:	4b21      	ldr	r3, [pc, #132]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	4a20      	ldr	r2, [pc, #128]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003058:	61d3      	str	r3, [r2, #28]
 800305a:	4b1e      	ldr	r3, [pc, #120]	; (80030d4 <HAL_UART_MspInit+0x198>)
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	693b      	ldr	r3, [r7, #16]
}
 8003066:	e02e      	b.n	80030c6 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a1e      	ldr	r2, [pc, #120]	; (80030e8 <HAL_UART_MspInit+0x1ac>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d129      	bne.n	80030c6 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003072:	4b18      	ldr	r3, [pc, #96]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	4a17      	ldr	r2, [pc, #92]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003078:	f043 0308 	orr.w	r3, r3, #8
 800307c:	6193      	str	r3, [r2, #24]
 800307e:	4b15      	ldr	r3, [pc, #84]	; (80030d4 <HAL_UART_MspInit+0x198>)
 8003080:	699b      	ldr	r3, [r3, #24]
 8003082:	f003 0308 	and.w	r3, r3, #8
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800308a:	2303      	movs	r3, #3
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	2301      	movs	r3, #1
 8003090:	2202      	movs	r2, #2
 8003092:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003096:	4810      	ldr	r0, [pc, #64]	; (80030d8 <HAL_UART_MspInit+0x19c>)
 8003098:	f7fe fd88 	bl	8001bac <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800309c:	2303      	movs	r3, #3
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	2301      	movs	r3, #1
 80030a2:	2200      	movs	r2, #0
 80030a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030a8:	480b      	ldr	r0, [pc, #44]	; (80030d8 <HAL_UART_MspInit+0x19c>)
 80030aa:	f7fe fd7f 	bl	8001bac <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80030ae:	4b09      	ldr	r3, [pc, #36]	; (80030d4 <HAL_UART_MspInit+0x198>)
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	4a08      	ldr	r2, [pc, #32]	; (80030d4 <HAL_UART_MspInit+0x198>)
 80030b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030b8:	61d3      	str	r3, [r2, #28]
 80030ba:	4b06      	ldr	r3, [pc, #24]	; (80030d4 <HAL_UART_MspInit+0x198>)
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030c2:	60bb      	str	r3, [r7, #8]
 80030c4:	68bb      	ldr	r3, [r7, #8]
}
 80030c6:	bf00      	nop
 80030c8:	3728      	adds	r7, #40	; 0x28
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40013800 	.word	0x40013800
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40010c00 	.word	0x40010c00
 80030dc:	40010000 	.word	0x40010000
 80030e0:	40004400 	.word	0x40004400
 80030e4:	40010800 	.word	0x40010800
 80030e8:	40004800 	.word	0x40004800

080030ec <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2b08      	cmp	r3, #8
 80030fa:	d106      	bne.n	800310a <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2222      	movs	r2, #34	; 0x22
 8003106:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003118:	4b03      	ldr	r3, [pc, #12]	; (8003128 <WWDG_IRQHandler+0x14>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4903      	ldr	r1, [pc, #12]	; (800312c <WWDG_IRQHandler+0x18>)
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff f922 	bl	8002368 <dump_printf>
	while(1);
 8003124:	e7fe      	b.n	8003124 <WWDG_IRQHandler+0x10>
 8003126:	bf00      	nop
 8003128:	20000054 	.word	0x20000054
 800312c:	0800ca90 	.word	0x0800ca90

08003130 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003134:	4b03      	ldr	r3, [pc, #12]	; (8003144 <PVD_IRQHandler+0x14>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4903      	ldr	r1, [pc, #12]	; (8003148 <PVD_IRQHandler+0x18>)
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff f914 	bl	8002368 <dump_printf>
	while(1);
 8003140:	e7fe      	b.n	8003140 <PVD_IRQHandler+0x10>
 8003142:	bf00      	nop
 8003144:	20000054 	.word	0x20000054
 8003148:	0800ca98 	.word	0x0800ca98

0800314c <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003150:	4b03      	ldr	r3, [pc, #12]	; (8003160 <TAMPER_IRQHandler+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4903      	ldr	r1, [pc, #12]	; (8003164 <TAMPER_IRQHandler+0x18>)
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff f906 	bl	8002368 <dump_printf>
	while(1);
 800315c:	e7fe      	b.n	800315c <TAMPER_IRQHandler+0x10>
 800315e:	bf00      	nop
 8003160:	20000054 	.word	0x20000054
 8003164:	0800ca9c 	.word	0x0800ca9c

08003168 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 800316c:	4b03      	ldr	r3, [pc, #12]	; (800317c <RTC_IRQHandler+0x14>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4903      	ldr	r1, [pc, #12]	; (8003180 <RTC_IRQHandler+0x18>)
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff f8f8 	bl	8002368 <dump_printf>
	while(1);
 8003178:	e7fe      	b.n	8003178 <RTC_IRQHandler+0x10>
 800317a:	bf00      	nop
 800317c:	20000054 	.word	0x20000054
 8003180:	0800caa4 	.word	0x0800caa4

08003184 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003188:	4b03      	ldr	r3, [pc, #12]	; (8003198 <FLASH_IRQHandler+0x14>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4903      	ldr	r1, [pc, #12]	; (800319c <FLASH_IRQHandler+0x18>)
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff f8ea 	bl	8002368 <dump_printf>
	while(1);
 8003194:	e7fe      	b.n	8003194 <FLASH_IRQHandler+0x10>
 8003196:	bf00      	nop
 8003198:	20000054 	.word	0x20000054
 800319c:	0800caa8 	.word	0x0800caa8

080031a0 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80031a4:	4b03      	ldr	r3, [pc, #12]	; (80031b4 <RCC_IRQHandler+0x14>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4903      	ldr	r1, [pc, #12]	; (80031b8 <RCC_IRQHandler+0x18>)
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff f8dc 	bl	8002368 <dump_printf>
	while(1);
 80031b0:	e7fe      	b.n	80031b0 <RCC_IRQHandler+0x10>
 80031b2:	bf00      	nop
 80031b4:	20000054 	.word	0x20000054
 80031b8:	0800cab0 	.word	0x0800cab0

080031bc <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80031c0:	4b03      	ldr	r3, [pc, #12]	; (80031d0 <DMA1_Channel2_IRQHandler+0x14>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4903      	ldr	r1, [pc, #12]	; (80031d4 <DMA1_Channel2_IRQHandler+0x18>)
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff f8ce 	bl	8002368 <dump_printf>
	while(1);
 80031cc:	e7fe      	b.n	80031cc <DMA1_Channel2_IRQHandler+0x10>
 80031ce:	bf00      	nop
 80031d0:	20000054 	.word	0x20000054
 80031d4:	0800caec 	.word	0x0800caec

080031d8 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80031dc:	4b03      	ldr	r3, [pc, #12]	; (80031ec <DMA1_Channel3_IRQHandler+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4903      	ldr	r1, [pc, #12]	; (80031f0 <DMA1_Channel3_IRQHandler+0x18>)
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff f8c0 	bl	8002368 <dump_printf>
	while(1);
 80031e8:	e7fe      	b.n	80031e8 <DMA1_Channel3_IRQHandler+0x10>
 80031ea:	bf00      	nop
 80031ec:	20000054 	.word	0x20000054
 80031f0:	0800cafc 	.word	0x0800cafc

080031f4 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80031f8:	4b03      	ldr	r3, [pc, #12]	; (8003208 <DMA1_Channel4_IRQHandler+0x14>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4903      	ldr	r1, [pc, #12]	; (800320c <DMA1_Channel4_IRQHandler+0x18>)
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff f8b2 	bl	8002368 <dump_printf>
	while(1);
 8003204:	e7fe      	b.n	8003204 <DMA1_Channel4_IRQHandler+0x10>
 8003206:	bf00      	nop
 8003208:	20000054 	.word	0x20000054
 800320c:	0800cb0c 	.word	0x0800cb0c

08003210 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <DMA1_Channel5_IRQHandler+0x14>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4903      	ldr	r1, [pc, #12]	; (8003228 <DMA1_Channel5_IRQHandler+0x18>)
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff f8a4 	bl	8002368 <dump_printf>
	while(1);
 8003220:	e7fe      	b.n	8003220 <DMA1_Channel5_IRQHandler+0x10>
 8003222:	bf00      	nop
 8003224:	20000054 	.word	0x20000054
 8003228:	0800cb1c 	.word	0x0800cb1c

0800322c <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <DMA1_Channel6_IRQHandler+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4903      	ldr	r1, [pc, #12]	; (8003244 <DMA1_Channel6_IRQHandler+0x18>)
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff f896 	bl	8002368 <dump_printf>
	while(1);
 800323c:	e7fe      	b.n	800323c <DMA1_Channel6_IRQHandler+0x10>
 800323e:	bf00      	nop
 8003240:	20000054 	.word	0x20000054
 8003244:	0800cb2c 	.word	0x0800cb2c

08003248 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 800324c:	4b03      	ldr	r3, [pc, #12]	; (800325c <DMA1_Channel7_IRQHandler+0x14>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4903      	ldr	r1, [pc, #12]	; (8003260 <DMA1_Channel7_IRQHandler+0x18>)
 8003252:	4618      	mov	r0, r3
 8003254:	f7ff f888 	bl	8002368 <dump_printf>
	while(1);
 8003258:	e7fe      	b.n	8003258 <DMA1_Channel7_IRQHandler+0x10>
 800325a:	bf00      	nop
 800325c:	20000054 	.word	0x20000054
 8003260:	0800cb3c 	.word	0x0800cb3c

08003264 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003268:	4b03      	ldr	r3, [pc, #12]	; (8003278 <ADC1_2_IRQHandler+0x14>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4903      	ldr	r1, [pc, #12]	; (800327c <ADC1_2_IRQHandler+0x18>)
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff f87a 	bl	8002368 <dump_printf>
	while(1);
 8003274:	e7fe      	b.n	8003274 <ADC1_2_IRQHandler+0x10>
 8003276:	bf00      	nop
 8003278:	20000054 	.word	0x20000054
 800327c:	0800cb4c 	.word	0x0800cb4c

08003280 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003284:	4b03      	ldr	r3, [pc, #12]	; (8003294 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4903      	ldr	r1, [pc, #12]	; (8003298 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff f86c 	bl	8002368 <dump_printf>
	while(1);
 8003290:	e7fe      	b.n	8003290 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003292:	bf00      	nop
 8003294:	20000054 	.word	0x20000054
 8003298:	0800cb54 	.word	0x0800cb54

0800329c <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4903      	ldr	r1, [pc, #12]	; (80032b4 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff f85e 	bl	8002368 <dump_printf>
	while(1);
 80032ac:	e7fe      	b.n	80032ac <USB_LP_CAN1_RX0_IRQHandler+0x10>
 80032ae:	bf00      	nop
 80032b0:	20000054 	.word	0x20000054
 80032b4:	0800cb64 	.word	0x0800cb64

080032b8 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <CAN1_RX1_IRQHandler+0x14>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4903      	ldr	r1, [pc, #12]	; (80032d0 <CAN1_RX1_IRQHandler+0x18>)
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff f850 	bl	8002368 <dump_printf>
	while(1);
 80032c8:	e7fe      	b.n	80032c8 <CAN1_RX1_IRQHandler+0x10>
 80032ca:	bf00      	nop
 80032cc:	20000054 	.word	0x20000054
 80032d0:	0800cb74 	.word	0x0800cb74

080032d4 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 80032d8:	4b03      	ldr	r3, [pc, #12]	; (80032e8 <CAN1_SCE_IRQHandler+0x14>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4903      	ldr	r1, [pc, #12]	; (80032ec <CAN1_SCE_IRQHandler+0x18>)
 80032de:	4618      	mov	r0, r3
 80032e0:	f7ff f842 	bl	8002368 <dump_printf>
	while(1);
 80032e4:	e7fe      	b.n	80032e4 <CAN1_SCE_IRQHandler+0x10>
 80032e6:	bf00      	nop
 80032e8:	20000054 	.word	0x20000054
 80032ec:	0800cb80 	.word	0x0800cb80

080032f0 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 80032f4:	4b03      	ldr	r3, [pc, #12]	; (8003304 <TIM1_BRK_IRQHandler+0x14>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4903      	ldr	r1, [pc, #12]	; (8003308 <TIM1_BRK_IRQHandler+0x18>)
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff f834 	bl	8002368 <dump_printf>
	while(1);
 8003300:	e7fe      	b.n	8003300 <TIM1_BRK_IRQHandler+0x10>
 8003302:	bf00      	nop
 8003304:	20000054 	.word	0x20000054
 8003308:	0800cb94 	.word	0x0800cb94

0800330c <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003310:	4b03      	ldr	r3, [pc, #12]	; (8003320 <TIM1_TRG_COM_IRQHandler+0x14>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4903      	ldr	r1, [pc, #12]	; (8003324 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff f826 	bl	8002368 <dump_printf>
	while(1);
 800331c:	e7fe      	b.n	800331c <TIM1_TRG_COM_IRQHandler+0x10>
 800331e:	bf00      	nop
 8003320:	20000054 	.word	0x20000054
 8003324:	0800cba8 	.word	0x0800cba8

08003328 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 800332c:	4b03      	ldr	r3, [pc, #12]	; (800333c <TIM1_CC_IRQHandler+0x14>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4903      	ldr	r1, [pc, #12]	; (8003340 <TIM1_CC_IRQHandler+0x18>)
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff f818 	bl	8002368 <dump_printf>
	while(1);
 8003338:	e7fe      	b.n	8003338 <TIM1_CC_IRQHandler+0x10>
 800333a:	bf00      	nop
 800333c:	20000054 	.word	0x20000054
 8003340:	0800cbb8 	.word	0x0800cbb8

08003344 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8003348:	4b03      	ldr	r3, [pc, #12]	; (8003358 <I2C1_EV_IRQHandler+0x14>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4903      	ldr	r1, [pc, #12]	; (800335c <I2C1_EV_IRQHandler+0x18>)
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff f80a 	bl	8002368 <dump_printf>
	while(1);
 8003354:	e7fe      	b.n	8003354 <I2C1_EV_IRQHandler+0x10>
 8003356:	bf00      	nop
 8003358:	20000054 	.word	0x20000054
 800335c:	0800cbd8 	.word	0x0800cbd8

08003360 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003364:	4b03      	ldr	r3, [pc, #12]	; (8003374 <I2C1_ER_IRQHandler+0x14>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4903      	ldr	r1, [pc, #12]	; (8003378 <I2C1_ER_IRQHandler+0x18>)
 800336a:	4618      	mov	r0, r3
 800336c:	f7fe fffc 	bl	8002368 <dump_printf>
	while(1);
 8003370:	e7fe      	b.n	8003370 <I2C1_ER_IRQHandler+0x10>
 8003372:	bf00      	nop
 8003374:	20000054 	.word	0x20000054
 8003378:	0800cbe0 	.word	0x0800cbe0

0800337c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003380:	4b03      	ldr	r3, [pc, #12]	; (8003390 <I2C2_EV_IRQHandler+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4903      	ldr	r1, [pc, #12]	; (8003394 <I2C2_EV_IRQHandler+0x18>)
 8003386:	4618      	mov	r0, r3
 8003388:	f7fe ffee 	bl	8002368 <dump_printf>
	while(1);
 800338c:	e7fe      	b.n	800338c <I2C2_EV_IRQHandler+0x10>
 800338e:	bf00      	nop
 8003390:	20000054 	.word	0x20000054
 8003394:	0800cbe8 	.word	0x0800cbe8

08003398 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 800339c:	4b03      	ldr	r3, [pc, #12]	; (80033ac <I2C2_ER_IRQHandler+0x14>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4903      	ldr	r1, [pc, #12]	; (80033b0 <I2C2_ER_IRQHandler+0x18>)
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fe ffe0 	bl	8002368 <dump_printf>
	while(1);
 80033a8:	e7fe      	b.n	80033a8 <I2C2_ER_IRQHandler+0x10>
 80033aa:	bf00      	nop
 80033ac:	20000054 	.word	0x20000054
 80033b0:	0800cbf0 	.word	0x0800cbf0

080033b4 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80033b8:	4b03      	ldr	r3, [pc, #12]	; (80033c8 <SPI1_IRQHandler+0x14>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4903      	ldr	r1, [pc, #12]	; (80033cc <SPI1_IRQHandler+0x18>)
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fe ffd2 	bl	8002368 <dump_printf>
	while(1);
 80033c4:	e7fe      	b.n	80033c4 <SPI1_IRQHandler+0x10>
 80033c6:	bf00      	nop
 80033c8:	20000054 	.word	0x20000054
 80033cc:	0800cbf8 	.word	0x0800cbf8

080033d0 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80033d4:	4b03      	ldr	r3, [pc, #12]	; (80033e4 <SPI2_IRQHandler+0x14>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4903      	ldr	r1, [pc, #12]	; (80033e8 <SPI2_IRQHandler+0x18>)
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fe ffc4 	bl	8002368 <dump_printf>
	while(1);
 80033e0:	e7fe      	b.n	80033e0 <SPI2_IRQHandler+0x10>
 80033e2:	bf00      	nop
 80033e4:	20000054 	.word	0x20000054
 80033e8:	0800cc00 	.word	0x0800cc00

080033ec <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80033f0:	4b03      	ldr	r3, [pc, #12]	; (8003400 <RTC_Alarm_IRQHandler+0x14>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4903      	ldr	r1, [pc, #12]	; (8003404 <RTC_Alarm_IRQHandler+0x18>)
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7fe ffb6 	bl	8002368 <dump_printf>
	while(1);
 80033fc:	e7fe      	b.n	80033fc <RTC_Alarm_IRQHandler+0x10>
 80033fe:	bf00      	nop
 8003400:	20000054 	.word	0x20000054
 8003404:	0800cc2c 	.word	0x0800cc2c

08003408 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 800340c:	4b03      	ldr	r3, [pc, #12]	; (800341c <USBWakeUp_IRQHandler+0x14>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4903      	ldr	r1, [pc, #12]	; (8003420 <USBWakeUp_IRQHandler+0x18>)
 8003412:	4618      	mov	r0, r3
 8003414:	f7fe ffa8 	bl	8002368 <dump_printf>
}
 8003418:	bf00      	nop
 800341a:	bd80      	pop	{r7, pc}
 800341c:	20000054 	.word	0x20000054
 8003420:	0800cc38 	.word	0x0800cc38

08003424 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003428:	4b15      	ldr	r3, [pc, #84]	; (8003480 <SystemInit+0x5c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a14      	ldr	r2, [pc, #80]	; (8003480 <SystemInit+0x5c>)
 800342e:	f043 0301 	orr.w	r3, r3, #1
 8003432:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003434:	4b12      	ldr	r3, [pc, #72]	; (8003480 <SystemInit+0x5c>)
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	4911      	ldr	r1, [pc, #68]	; (8003480 <SystemInit+0x5c>)
 800343a:	4b12      	ldr	r3, [pc, #72]	; (8003484 <SystemInit+0x60>)
 800343c:	4013      	ands	r3, r2
 800343e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003440:	4b0f      	ldr	r3, [pc, #60]	; (8003480 <SystemInit+0x5c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a0e      	ldr	r2, [pc, #56]	; (8003480 <SystemInit+0x5c>)
 8003446:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800344a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003450:	4b0b      	ldr	r3, [pc, #44]	; (8003480 <SystemInit+0x5c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a0a      	ldr	r2, [pc, #40]	; (8003480 <SystemInit+0x5c>)
 8003456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800345a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800345c:	4b08      	ldr	r3, [pc, #32]	; (8003480 <SystemInit+0x5c>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4a07      	ldr	r2, [pc, #28]	; (8003480 <SystemInit+0x5c>)
 8003462:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003466:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003468:	4b05      	ldr	r3, [pc, #20]	; (8003480 <SystemInit+0x5c>)
 800346a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800346e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003470:	4b05      	ldr	r3, [pc, #20]	; (8003488 <SystemInit+0x64>)
 8003472:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003476:	609a      	str	r2, [r3, #8]
#endif 
}
 8003478:	bf00      	nop
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr
 8003480:	40021000 	.word	0x40021000
 8003484:	f8ff0000 	.word	0xf8ff0000
 8003488:	e000ed00 	.word	0xe000ed00

0800348c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003492:	2300      	movs	r3, #0
 8003494:	60fb      	str	r3, [r7, #12]
 8003496:	2300      	movs	r3, #0
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	2300      	movs	r3, #0
 800349c:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800349e:	4b2f      	ldr	r3, [pc, #188]	; (800355c <SystemCoreClockUpdate+0xd0>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 030c 	and.w	r3, r3, #12
 80034a6:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2b08      	cmp	r3, #8
 80034ac:	d011      	beq.n	80034d2 <SystemCoreClockUpdate+0x46>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2b08      	cmp	r3, #8
 80034b2:	d83a      	bhi.n	800352a <SystemCoreClockUpdate+0x9e>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <SystemCoreClockUpdate+0x36>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b04      	cmp	r3, #4
 80034be:	d004      	beq.n	80034ca <SystemCoreClockUpdate+0x3e>
 80034c0:	e033      	b.n	800352a <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80034c2:	4b27      	ldr	r3, [pc, #156]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 80034c4:	4a27      	ldr	r2, [pc, #156]	; (8003564 <SystemCoreClockUpdate+0xd8>)
 80034c6:	601a      	str	r2, [r3, #0]
      break;
 80034c8:	e033      	b.n	8003532 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80034ca:	4b25      	ldr	r3, [pc, #148]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 80034cc:	4a25      	ldr	r2, [pc, #148]	; (8003564 <SystemCoreClockUpdate+0xd8>)
 80034ce:	601a      	str	r2, [r3, #0]
      break;
 80034d0:	e02f      	b.n	8003532 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80034d2:	4b22      	ldr	r3, [pc, #136]	; (800355c <SystemCoreClockUpdate+0xd0>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80034da:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80034dc:	4b1f      	ldr	r3, [pc, #124]	; (800355c <SystemCoreClockUpdate+0xd0>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034e4:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	0c9b      	lsrs	r3, r3, #18
 80034ea:	3302      	adds	r3, #2
 80034ec:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d106      	bne.n	8003502 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	4a1c      	ldr	r2, [pc, #112]	; (8003568 <SystemCoreClockUpdate+0xdc>)
 80034f8:	fb02 f303 	mul.w	r3, r2, r3
 80034fc:	4a18      	ldr	r2, [pc, #96]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 80034fe:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003500:	e017      	b.n	8003532 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003502:	4b16      	ldr	r3, [pc, #88]	; (800355c <SystemCoreClockUpdate+0xd0>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d006      	beq.n	800351c <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	4a15      	ldr	r2, [pc, #84]	; (8003568 <SystemCoreClockUpdate+0xdc>)
 8003512:	fb02 f303 	mul.w	r3, r2, r3
 8003516:	4a12      	ldr	r2, [pc, #72]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 8003518:	6013      	str	r3, [r2, #0]
      break;
 800351a:	e00a      	b.n	8003532 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4a11      	ldr	r2, [pc, #68]	; (8003564 <SystemCoreClockUpdate+0xd8>)
 8003520:	fb02 f303 	mul.w	r3, r2, r3
 8003524:	4a0e      	ldr	r2, [pc, #56]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 8003526:	6013      	str	r3, [r2, #0]
      break;
 8003528:	e003      	b.n	8003532 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800352a:	4b0d      	ldr	r3, [pc, #52]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 800352c:	4a0d      	ldr	r2, [pc, #52]	; (8003564 <SystemCoreClockUpdate+0xd8>)
 800352e:	601a      	str	r2, [r3, #0]
      break;
 8003530:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003532:	4b0a      	ldr	r3, [pc, #40]	; (800355c <SystemCoreClockUpdate+0xd0>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	091b      	lsrs	r3, r3, #4
 8003538:	f003 030f 	and.w	r3, r3, #15
 800353c:	4a0b      	ldr	r2, [pc, #44]	; (800356c <SystemCoreClockUpdate+0xe0>)
 800353e:	5cd3      	ldrb	r3, [r2, r3]
 8003540:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8003542:	4b07      	ldr	r3, [pc, #28]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	fa22 f303 	lsr.w	r3, r2, r3
 800354c:	4a04      	ldr	r2, [pc, #16]	; (8003560 <SystemCoreClockUpdate+0xd4>)
 800354e:	6013      	str	r3, [r2, #0]
}
 8003550:	bf00      	nop
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	bc80      	pop	{r7}
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40021000 	.word	0x40021000
 8003560:	20000058 	.word	0x20000058
 8003564:	007a1200 	.word	0x007a1200
 8003568:	003d0900 	.word	0x003d0900
 800356c:	0800cc5c 	.word	0x0800cc5c

08003570 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003576:	2300      	movs	r3, #0
 8003578:	71fb      	strb	r3, [r7, #7]
 800357a:	e007      	b.n	800358c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 800357c:	79fb      	ldrb	r3, [r7, #7]
 800357e:	4a0b      	ldr	r2, [pc, #44]	; (80035ac <Systick_init+0x3c>)
 8003580:	2100      	movs	r1, #0
 8003582:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003586:	79fb      	ldrb	r3, [r7, #7]
 8003588:	3301      	adds	r3, #1
 800358a:	71fb      	strb	r3, [r7, #7]
 800358c:	79fb      	ldrb	r3, [r7, #7]
 800358e:	2b0f      	cmp	r3, #15
 8003590:	d9f4      	bls.n	800357c <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8003592:	2200      	movs	r2, #0
 8003594:	2100      	movs	r1, #0
 8003596:	f04f 30ff 	mov.w	r0, #4294967295
 800359a:	f001 f81e 	bl	80045da <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800359e:	4b04      	ldr	r3, [pc, #16]	; (80035b0 <Systick_init+0x40>)
 80035a0:	2201      	movs	r2, #1
 80035a2:	601a      	str	r2, [r3, #0]
}
 80035a4:	bf00      	nop
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	20000fac 	.word	0x20000fac
 80035b0:	20000fec 	.word	0x20000fec

080035b4 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80035ba:	f000 fef7 	bl	80043ac <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80035be:	f001 f842 	bl	8004646 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 80035c2:	4b0f      	ldr	r3, [pc, #60]	; (8003600 <SysTick_Handler+0x4c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <SysTick_Handler+0x1a>
		Systick_init();
 80035ca:	f7ff ffd1 	bl	8003570 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80035ce:	2300      	movs	r3, #0
 80035d0:	71fb      	strb	r3, [r7, #7]
 80035d2:	e00d      	b.n	80035f0 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	4a0b      	ldr	r2, [pc, #44]	; (8003604 <SysTick_Handler+0x50>)
 80035d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d004      	beq.n	80035ea <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80035e0:	79fb      	ldrb	r3, [r7, #7]
 80035e2:	4a08      	ldr	r2, [pc, #32]	; (8003604 <SysTick_Handler+0x50>)
 80035e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035e8:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	3301      	adds	r3, #1
 80035ee:	71fb      	strb	r3, [r7, #7]
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	2b0f      	cmp	r3, #15
 80035f4:	d9ee      	bls.n	80035d4 <SysTick_Handler+0x20>
	}
}
 80035f6:	bf00      	nop
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20000fec 	.word	0x20000fec
 8003604:	20000fac 	.word	0x20000fac

08003608 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003610:	4b10      	ldr	r3, [pc, #64]	; (8003654 <Systick_add_callback_function+0x4c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d101      	bne.n	800361c <Systick_add_callback_function+0x14>
		Systick_init();
 8003618:	f7ff ffaa 	bl	8003570 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800361c:	2300      	movs	r3, #0
 800361e:	73fb      	strb	r3, [r7, #15]
 8003620:	e00f      	b.n	8003642 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	4a0c      	ldr	r2, [pc, #48]	; (8003658 <Systick_add_callback_function+0x50>)
 8003626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d106      	bne.n	800363c <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	4909      	ldr	r1, [pc, #36]	; (8003658 <Systick_add_callback_function+0x50>)
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003638:	2301      	movs	r3, #1
 800363a:	e006      	b.n	800364a <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	3301      	adds	r3, #1
 8003640:	73fb      	strb	r3, [r7, #15]
 8003642:	7bfb      	ldrb	r3, [r7, #15]
 8003644:	2b0f      	cmp	r3, #15
 8003646:	d9ec      	bls.n	8003622 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003648:	2300      	movs	r3, #0

}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	20000fec 	.word	0x20000fec
 8003658:	20000fac 	.word	0x20000fac

0800365c <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8003662:	2301      	movs	r3, #1
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	2300      	movs	r3, #0
 8003668:	2201      	movs	r2, #1
 800366a:	2102      	movs	r1, #2
 800366c:	4818      	ldr	r0, [pc, #96]	; (80036d0 <ILI9341_Init+0x74>)
 800366e:	f7fe fa9d 	bl	8001bac <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8003672:	2301      	movs	r3, #1
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	2300      	movs	r3, #0
 8003678:	2201      	movs	r2, #1
 800367a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800367e:	4814      	ldr	r0, [pc, #80]	; (80036d0 <ILI9341_Init+0x74>)
 8003680:	f7fe fa94 	bl	8001bac <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8003684:	2302      	movs	r3, #2
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	2301      	movs	r3, #1
 800368a:	2201      	movs	r2, #1
 800368c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003690:	480f      	ldr	r0, [pc, #60]	; (80036d0 <ILI9341_Init+0x74>)
 8003692:	f7fe fa8b 	bl	8001bac <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8003696:	2201      	movs	r2, #1
 8003698:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800369c:	480c      	ldr	r0, [pc, #48]	; (80036d0 <ILI9341_Init+0x74>)
 800369e:	f001 faf6 	bl	8004c8e <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 80036a2:	480c      	ldr	r0, [pc, #48]	; (80036d4 <ILI9341_Init+0x78>)
 80036a4:	f7fe fab2 	bl	8001c0c <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 80036a8:	f000 f81a 	bl	80036e0 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 80036ac:	4b0a      	ldr	r3, [pc, #40]	; (80036d8 <ILI9341_Init+0x7c>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	801a      	strh	r2, [r3, #0]
 80036b2:	4b09      	ldr	r3, [pc, #36]	; (80036d8 <ILI9341_Init+0x7c>)
 80036b4:	881a      	ldrh	r2, [r3, #0]
 80036b6:	4b09      	ldr	r3, [pc, #36]	; (80036dc <ILI9341_Init+0x80>)
 80036b8:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f000 fa72 	bl	8003ba4 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 80036c0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80036c4:	f000 f9f8 	bl	8003ab8 <ILI9341_Fill>
}
 80036c8:	bf00      	nop
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	40010c00 	.word	0x40010c00
 80036d4:	40013000 	.word	0x40013000
 80036d8:	200010d2 	.word	0x200010d2
 80036dc:	200010c8 	.word	0x200010c8

080036e0 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 80036e4:	2200      	movs	r2, #0
 80036e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036ea:	4898      	ldr	r0, [pc, #608]	; (800394c <ILI9341_InitLCD+0x26c>)
 80036ec:	f001 facf 	bl	8004c8e <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80036f0:	2014      	movs	r0, #20
 80036f2:	f000 fe77 	bl	80043e4 <HAL_Delay>
	ILI9341_RST_SET();
 80036f6:	2201      	movs	r2, #1
 80036f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036fc:	4893      	ldr	r0, [pc, #588]	; (800394c <ILI9341_InitLCD+0x26c>)
 80036fe:	f001 fac6 	bl	8004c8e <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 8003702:	2014      	movs	r0, #20
 8003704:	f000 fe6e 	bl	80043e4 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8003708:	2001      	movs	r0, #1
 800370a:	f000 f921 	bl	8003950 <ILI9341_SendCommand>
	HAL_Delay(50);
 800370e:	2032      	movs	r0, #50	; 0x32
 8003710:	f000 fe68 	bl	80043e4 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8003714:	20cb      	movs	r0, #203	; 0xcb
 8003716:	f000 f91b 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 800371a:	2039      	movs	r0, #57	; 0x39
 800371c:	f000 f93c 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8003720:	202c      	movs	r0, #44	; 0x2c
 8003722:	f000 f939 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003726:	2000      	movs	r0, #0
 8003728:	f000 f936 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 800372c:	2034      	movs	r0, #52	; 0x34
 800372e:	f000 f933 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8003732:	2002      	movs	r0, #2
 8003734:	f000 f930 	bl	8003998 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8003738:	20cf      	movs	r0, #207	; 0xcf
 800373a:	f000 f909 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800373e:	2000      	movs	r0, #0
 8003740:	f000 f92a 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003744:	20c1      	movs	r0, #193	; 0xc1
 8003746:	f000 f927 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 800374a:	2030      	movs	r0, #48	; 0x30
 800374c:	f000 f924 	bl	8003998 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8003750:	20e8      	movs	r0, #232	; 0xe8
 8003752:	f000 f8fd 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8003756:	2085      	movs	r0, #133	; 0x85
 8003758:	f000 f91e 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800375c:	2000      	movs	r0, #0
 800375e:	f000 f91b 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8003762:	2078      	movs	r0, #120	; 0x78
 8003764:	f000 f918 	bl	8003998 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8003768:	20ea      	movs	r0, #234	; 0xea
 800376a:	f000 f8f1 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800376e:	2000      	movs	r0, #0
 8003770:	f000 f912 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003774:	2000      	movs	r0, #0
 8003776:	f000 f90f 	bl	8003998 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 800377a:	20ed      	movs	r0, #237	; 0xed
 800377c:	f000 f8e8 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8003780:	2064      	movs	r0, #100	; 0x64
 8003782:	f000 f909 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003786:	2003      	movs	r0, #3
 8003788:	f000 f906 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 800378c:	2012      	movs	r0, #18
 800378e:	f000 f903 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8003792:	2081      	movs	r0, #129	; 0x81
 8003794:	f000 f900 	bl	8003998 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8003798:	20f7      	movs	r0, #247	; 0xf7
 800379a:	f000 f8d9 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800379e:	2020      	movs	r0, #32
 80037a0:	f000 f8fa 	bl	8003998 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 80037a4:	20c0      	movs	r0, #192	; 0xc0
 80037a6:	f000 f8d3 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 80037aa:	2023      	movs	r0, #35	; 0x23
 80037ac:	f000 f8f4 	bl	8003998 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 80037b0:	20c1      	movs	r0, #193	; 0xc1
 80037b2:	f000 f8cd 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 80037b6:	2010      	movs	r0, #16
 80037b8:	f000 f8ee 	bl	8003998 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 80037bc:	20c5      	movs	r0, #197	; 0xc5
 80037be:	f000 f8c7 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 80037c2:	203e      	movs	r0, #62	; 0x3e
 80037c4:	f000 f8e8 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 80037c8:	2028      	movs	r0, #40	; 0x28
 80037ca:	f000 f8e5 	bl	8003998 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 80037ce:	20c7      	movs	r0, #199	; 0xc7
 80037d0:	f000 f8be 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 80037d4:	2086      	movs	r0, #134	; 0x86
 80037d6:	f000 f8df 	bl	8003998 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 80037da:	2036      	movs	r0, #54	; 0x36
 80037dc:	f000 f8b8 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 80037e0:	2048      	movs	r0, #72	; 0x48
 80037e2:	f000 f8d9 	bl	8003998 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 80037e6:	203a      	movs	r0, #58	; 0x3a
 80037e8:	f000 f8b2 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 80037ec:	2055      	movs	r0, #85	; 0x55
 80037ee:	f000 f8d3 	bl	8003998 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 80037f2:	20b1      	movs	r0, #177	; 0xb1
 80037f4:	f000 f8ac 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80037f8:	2000      	movs	r0, #0
 80037fa:	f000 f8cd 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 80037fe:	2018      	movs	r0, #24
 8003800:	f000 f8ca 	bl	8003998 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8003804:	20b6      	movs	r0, #182	; 0xb6
 8003806:	f000 f8a3 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 800380a:	2008      	movs	r0, #8
 800380c:	f000 f8c4 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8003810:	2082      	movs	r0, #130	; 0x82
 8003812:	f000 f8c1 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8003816:	2027      	movs	r0, #39	; 0x27
 8003818:	f000 f8be 	bl	8003998 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 800381c:	20f2      	movs	r0, #242	; 0xf2
 800381e:	f000 f897 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003822:	2000      	movs	r0, #0
 8003824:	f000 f8b8 	bl	8003998 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003828:	202a      	movs	r0, #42	; 0x2a
 800382a:	f000 f891 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800382e:	2000      	movs	r0, #0
 8003830:	f000 f8b2 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003834:	2000      	movs	r0, #0
 8003836:	f000 f8af 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800383a:	2000      	movs	r0, #0
 800383c:	f000 f8ac 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8003840:	20ef      	movs	r0, #239	; 0xef
 8003842:	f000 f8a9 	bl	8003998 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003846:	202b      	movs	r0, #43	; 0x2b
 8003848:	f000 f882 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800384c:	2000      	movs	r0, #0
 800384e:	f000 f8a3 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003852:	2000      	movs	r0, #0
 8003854:	f000 f8a0 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8003858:	2001      	movs	r0, #1
 800385a:	f000 f89d 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 800385e:	203f      	movs	r0, #63	; 0x3f
 8003860:	f000 f89a 	bl	8003998 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8003864:	2026      	movs	r0, #38	; 0x26
 8003866:	f000 f873 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 800386a:	2001      	movs	r0, #1
 800386c:	f000 f894 	bl	8003998 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8003870:	20e0      	movs	r0, #224	; 0xe0
 8003872:	f000 f86d 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8003876:	200f      	movs	r0, #15
 8003878:	f000 f88e 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800387c:	2031      	movs	r0, #49	; 0x31
 800387e:	f000 f88b 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8003882:	202b      	movs	r0, #43	; 0x2b
 8003884:	f000 f888 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003888:	200c      	movs	r0, #12
 800388a:	f000 f885 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800388e:	200e      	movs	r0, #14
 8003890:	f000 f882 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003894:	2008      	movs	r0, #8
 8003896:	f000 f87f 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 800389a:	204e      	movs	r0, #78	; 0x4e
 800389c:	f000 f87c 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 80038a0:	20f1      	movs	r0, #241	; 0xf1
 80038a2:	f000 f879 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 80038a6:	2037      	movs	r0, #55	; 0x37
 80038a8:	f000 f876 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80038ac:	2007      	movs	r0, #7
 80038ae:	f000 f873 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 80038b2:	2010      	movs	r0, #16
 80038b4:	f000 f870 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80038b8:	2003      	movs	r0, #3
 80038ba:	f000 f86d 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80038be:	200e      	movs	r0, #14
 80038c0:	f000 f86a 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 80038c4:	2009      	movs	r0, #9
 80038c6:	f000 f867 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80038ca:	2000      	movs	r0, #0
 80038cc:	f000 f864 	bl	8003998 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 80038d0:	20e1      	movs	r0, #225	; 0xe1
 80038d2:	f000 f83d 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80038d6:	2000      	movs	r0, #0
 80038d8:	f000 f85e 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80038dc:	200e      	movs	r0, #14
 80038de:	f000 f85b 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 80038e2:	2014      	movs	r0, #20
 80038e4:	f000 f858 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80038e8:	2003      	movs	r0, #3
 80038ea:	f000 f855 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 80038ee:	2011      	movs	r0, #17
 80038f0:	f000 f852 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80038f4:	2007      	movs	r0, #7
 80038f6:	f000 f84f 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80038fa:	2031      	movs	r0, #49	; 0x31
 80038fc:	f000 f84c 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003900:	20c1      	movs	r0, #193	; 0xc1
 8003902:	f000 f849 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8003906:	2048      	movs	r0, #72	; 0x48
 8003908:	f000 f846 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 800390c:	2008      	movs	r0, #8
 800390e:	f000 f843 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003912:	200f      	movs	r0, #15
 8003914:	f000 f840 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003918:	200c      	movs	r0, #12
 800391a:	f000 f83d 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800391e:	2031      	movs	r0, #49	; 0x31
 8003920:	f000 f83a 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8003924:	2036      	movs	r0, #54	; 0x36
 8003926:	f000 f837 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 800392a:	200f      	movs	r0, #15
 800392c:	f000 f834 	bl	8003998 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8003930:	2011      	movs	r0, #17
 8003932:	f000 f80d 	bl	8003950 <ILI9341_SendCommand>

	HAL_Delay(10);
 8003936:	200a      	movs	r0, #10
 8003938:	f000 fd54 	bl	80043e4 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 800393c:	2029      	movs	r0, #41	; 0x29
 800393e:	f000 f807 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8003942:	202c      	movs	r0, #44	; 0x2c
 8003944:	f000 f804 	bl	8003950 <ILI9341_SendCommand>
}
 8003948:	bf00      	nop
 800394a:	bd80      	pop	{r7, pc}
 800394c:	40010c00 	.word	0x40010c00

08003950 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 800395a:	2200      	movs	r2, #0
 800395c:	2102      	movs	r1, #2
 800395e:	480c      	ldr	r0, [pc, #48]	; (8003990 <ILI9341_SendCommand+0x40>)
 8003960:	f001 f995 	bl	8004c8e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003964:	2200      	movs	r2, #0
 8003966:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800396a:	4809      	ldr	r0, [pc, #36]	; (8003990 <ILI9341_SendCommand+0x40>)
 800396c:	f001 f98f 	bl	8004c8e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8003970:	79fb      	ldrb	r3, [r7, #7]
 8003972:	4619      	mov	r1, r3
 8003974:	4807      	ldr	r0, [pc, #28]	; (8003994 <ILI9341_SendCommand+0x44>)
 8003976:	f7fe fa5f 	bl	8001e38 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800397a:	2201      	movs	r2, #1
 800397c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003980:	4803      	ldr	r0, [pc, #12]	; (8003990 <ILI9341_SendCommand+0x40>)
 8003982:	f001 f984 	bl	8004c8e <HAL_GPIO_WritePin>
}
 8003986:	bf00      	nop
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	40010c00 	.word	0x40010c00
 8003994:	40013000 	.word	0x40013000

08003998 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 80039a2:	2201      	movs	r2, #1
 80039a4:	2102      	movs	r1, #2
 80039a6:	480c      	ldr	r0, [pc, #48]	; (80039d8 <ILI9341_SendData+0x40>)
 80039a8:	f001 f971 	bl	8004c8e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80039ac:	2200      	movs	r2, #0
 80039ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039b2:	4809      	ldr	r0, [pc, #36]	; (80039d8 <ILI9341_SendData+0x40>)
 80039b4:	f001 f96b 	bl	8004c8e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	4619      	mov	r1, r3
 80039bc:	4807      	ldr	r0, [pc, #28]	; (80039dc <ILI9341_SendData+0x44>)
 80039be:	f7fe fa3b 	bl	8001e38 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 80039c2:	2201      	movs	r2, #1
 80039c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039c8:	4803      	ldr	r0, [pc, #12]	; (80039d8 <ILI9341_SendData+0x40>)
 80039ca:	f001 f960 	bl	8004c8e <HAL_GPIO_WritePin>
}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	40010c00 	.word	0x40010c00
 80039dc:	40013000 	.word	0x40013000

080039e0 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4603      	mov	r3, r0
 80039e8:	80fb      	strh	r3, [r7, #6]
 80039ea:	460b      	mov	r3, r1
 80039ec:	80bb      	strh	r3, [r7, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 80039f2:	88bb      	ldrh	r3, [r7, #4]
 80039f4:	88fa      	ldrh	r2, [r7, #6]
 80039f6:	88b9      	ldrh	r1, [r7, #4]
 80039f8:	88f8      	ldrh	r0, [r7, #6]
 80039fa:	f000 f813 	bl	8003a24 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 80039fe:	202c      	movs	r0, #44	; 0x2c
 8003a00:	f7ff ffa6 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8003a04:	887b      	ldrh	r3, [r7, #2]
 8003a06:	0a1b      	lsrs	r3, r3, #8
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff ffc3 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8003a12:	887b      	ldrh	r3, [r7, #2]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7ff ffbe 	bl	8003998 <ILI9341_SendData>
}
 8003a1c:	bf00      	nop
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8003a24:	b590      	push	{r4, r7, lr}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4604      	mov	r4, r0
 8003a2c:	4608      	mov	r0, r1
 8003a2e:	4611      	mov	r1, r2
 8003a30:	461a      	mov	r2, r3
 8003a32:	4623      	mov	r3, r4
 8003a34:	80fb      	strh	r3, [r7, #6]
 8003a36:	4603      	mov	r3, r0
 8003a38:	80bb      	strh	r3, [r7, #4]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	807b      	strh	r3, [r7, #2]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003a42:	202a      	movs	r0, #42	; 0x2a
 8003a44:	f7ff ff84 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8003a48:	88fb      	ldrh	r3, [r7, #6]
 8003a4a:	0a1b      	lsrs	r3, r3, #8
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff ffa1 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8003a56:	88fb      	ldrh	r3, [r7, #6]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7ff ff9c 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003a60:	887b      	ldrh	r3, [r7, #2]
 8003a62:	0a1b      	lsrs	r3, r3, #8
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7ff ff95 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8003a6e:	887b      	ldrh	r3, [r7, #2]
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7ff ff90 	bl	8003998 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003a78:	202b      	movs	r0, #43	; 0x2b
 8003a7a:	f7ff ff69 	bl	8003950 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8003a7e:	88bb      	ldrh	r3, [r7, #4]
 8003a80:	0a1b      	lsrs	r3, r3, #8
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff ff86 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8003a8c:	88bb      	ldrh	r3, [r7, #4]
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff ff81 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8003a96:	883b      	ldrh	r3, [r7, #0]
 8003a98:	0a1b      	lsrs	r3, r3, #8
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7ff ff7a 	bl	8003998 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8003aa4:	883b      	ldrh	r3, [r7, #0]
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff ff75 	bl	8003998 <ILI9341_SendData>
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd90      	pop	{r4, r7, pc}
	...

08003ab8 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af02      	add	r7, sp, #8
 8003abe:	4603      	mov	r3, r0
 8003ac0:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8003ac2:	4b08      	ldr	r3, [pc, #32]	; (8003ae4 <ILI9341_Fill+0x2c>)
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	4b06      	ldr	r3, [pc, #24]	; (8003ae4 <ILI9341_Fill+0x2c>)
 8003acc:	8859      	ldrh	r1, [r3, #2]
 8003ace:	88fb      	ldrh	r3, [r7, #6]
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	2000      	movs	r0, #0
 8003ad8:	f000 f806 	bl	8003ae8 <ILI9341_INT_Fill>
}
 8003adc:	bf00      	nop
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	200010cc 	.word	0x200010cc

08003ae8 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003ae8:	b590      	push	{r4, r7, lr}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	4604      	mov	r4, r0
 8003af0:	4608      	mov	r0, r1
 8003af2:	4611      	mov	r1, r2
 8003af4:	461a      	mov	r2, r3
 8003af6:	4623      	mov	r3, r4
 8003af8:	80fb      	strh	r3, [r7, #6]
 8003afa:	4603      	mov	r3, r0
 8003afc:	80bb      	strh	r3, [r7, #4]
 8003afe:	460b      	mov	r3, r1
 8003b00:	807b      	strh	r3, [r7, #2]
 8003b02:	4613      	mov	r3, r2
 8003b04:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8003b06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003b08:	0a1b      	lsrs	r3, r3, #8
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003b10:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8003b16:	883b      	ldrh	r3, [r7, #0]
 8003b18:	887a      	ldrh	r2, [r7, #2]
 8003b1a:	88b9      	ldrh	r1, [r7, #4]
 8003b1c:	88f8      	ldrh	r0, [r7, #6]
 8003b1e:	f7ff ff81 	bl	8003a24 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8003b22:	202c      	movs	r0, #44	; 0x2c
 8003b24:	f7ff ff14 	bl	8003950 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003b28:	887a      	ldrh	r2, [r7, #2]
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	3301      	adds	r3, #1
 8003b30:	8839      	ldrh	r1, [r7, #0]
 8003b32:	88ba      	ldrh	r2, [r7, #4]
 8003b34:	1a8a      	subs	r2, r1, r2
 8003b36:	3201      	adds	r2, #1
 8003b38:	fb02 f303 	mul.w	r3, r2, r3
 8003b3c:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b44:	4815      	ldr	r0, [pc, #84]	; (8003b9c <ILI9341_INT_Fill+0xb4>)
 8003b46:	f001 f8a2 	bl	8004c8e <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	2102      	movs	r1, #2
 8003b4e:	4813      	ldr	r0, [pc, #76]	; (8003b9c <ILI9341_INT_Fill+0xb4>)
 8003b50:	f001 f89d 	bl	8004c8e <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8003b54:	2101      	movs	r1, #1
 8003b56:	4812      	ldr	r0, [pc, #72]	; (8003ba0 <ILI9341_INT_Fill+0xb8>)
 8003b58:	f7fe f9dc 	bl	8001f14 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	617b      	str	r3, [r7, #20]
 8003b60:	e009      	b.n	8003b76 <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8003b62:	f107 030c 	add.w	r3, r7, #12
 8003b66:	2201      	movs	r2, #1
 8003b68:	4619      	mov	r1, r3
 8003b6a:	480d      	ldr	r0, [pc, #52]	; (8003ba0 <ILI9341_INT_Fill+0xb8>)
 8003b6c:	f7fe f99a 	bl	8001ea4 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	3301      	adds	r3, #1
 8003b74:	617b      	str	r3, [r7, #20]
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d3f1      	bcc.n	8003b62 <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b84:	4805      	ldr	r0, [pc, #20]	; (8003b9c <ILI9341_INT_Fill+0xb4>)
 8003b86:	f001 f882 	bl	8004c8e <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	4804      	ldr	r0, [pc, #16]	; (8003ba0 <ILI9341_INT_Fill+0xb8>)
 8003b8e:	f7fe f9c1 	bl	8001f14 <TM_SPI_SetDataSize>
}
 8003b92:	bf00      	nop
 8003b94:	371c      	adds	r7, #28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd90      	pop	{r4, r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40010c00 	.word	0x40010c00
 8003ba0:	40013000 	.word	0x40013000

08003ba4 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	4603      	mov	r3, r0
 8003bac:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8003bae:	2036      	movs	r0, #54	; 0x36
 8003bb0:	f7ff fece 	bl	8003950 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8003bb4:	79fb      	ldrb	r3, [r7, #7]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d103      	bne.n	8003bc2 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8003bba:	2058      	movs	r0, #88	; 0x58
 8003bbc:	f7ff feec 	bl	8003998 <ILI9341_SendData>
 8003bc0:	e013      	b.n	8003bea <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d103      	bne.n	8003bd0 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8003bc8:	2088      	movs	r0, #136	; 0x88
 8003bca:	f7ff fee5 	bl	8003998 <ILI9341_SendData>
 8003bce:	e00c      	b.n	8003bea <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d103      	bne.n	8003bde <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8003bd6:	2028      	movs	r0, #40	; 0x28
 8003bd8:	f7ff fede 	bl	8003998 <ILI9341_SendData>
 8003bdc:	e005      	b.n	8003bea <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8003bde:	79fb      	ldrb	r3, [r7, #7]
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	d102      	bne.n	8003bea <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8003be4:	20e8      	movs	r0, #232	; 0xe8
 8003be6:	f7ff fed7 	bl	8003998 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8003bea:	4a0e      	ldr	r2, [pc, #56]	; (8003c24 <ILI9341_Rotate+0x80>)
 8003bec:	79fb      	ldrb	r3, [r7, #7]
 8003bee:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <ILI9341_Rotate+0x58>
 8003bf6:	79fb      	ldrb	r3, [r7, #7]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d107      	bne.n	8003c0c <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8003bfc:	4b09      	ldr	r3, [pc, #36]	; (8003c24 <ILI9341_Rotate+0x80>)
 8003bfe:	22f0      	movs	r2, #240	; 0xf0
 8003c00:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8003c02:	4b08      	ldr	r3, [pc, #32]	; (8003c24 <ILI9341_Rotate+0x80>)
 8003c04:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003c08:	805a      	strh	r2, [r3, #2]
 8003c0a:	e007      	b.n	8003c1c <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8003c0c:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <ILI9341_Rotate+0x80>)
 8003c0e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003c12:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8003c14:	4b03      	ldr	r3, [pc, #12]	; (8003c24 <ILI9341_Rotate+0x80>)
 8003c16:	22f0      	movs	r2, #240	; 0xf0
 8003c18:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8003c1a:	bf00      	nop
 8003c1c:	bf00      	nop
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	200010cc 	.word	0x200010cc

08003c28 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b088      	sub	sp, #32
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	60ba      	str	r2, [r7, #8]
 8003c30:	607b      	str	r3, [r7, #4]
 8003c32:	4603      	mov	r3, r0
 8003c34:	81fb      	strh	r3, [r7, #14]
 8003c36:	460b      	mov	r3, r1
 8003c38:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003c3a:	89fb      	ldrh	r3, [r7, #14]
 8003c3c:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003c3e:	4a31      	ldr	r2, [pc, #196]	; (8003d04 <ILI9341_Puts+0xdc>)
 8003c40:	89fb      	ldrh	r3, [r7, #14]
 8003c42:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003c44:	4a30      	ldr	r2, [pc, #192]	; (8003d08 <ILI9341_Puts+0xe0>)
 8003c46:	89bb      	ldrh	r3, [r7, #12]
 8003c48:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8003c4a:	e051      	b.n	8003cf0 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b0a      	cmp	r3, #10
 8003c52:	d11d      	bne.n	8003c90 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	785b      	ldrb	r3, [r3, #1]
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	4b2b      	ldr	r3, [pc, #172]	; (8003d08 <ILI9341_Puts+0xe0>)
 8003c5c:	881b      	ldrh	r3, [r3, #0]
 8003c5e:	4413      	add	r3, r2
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	3301      	adds	r3, #1
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	4b28      	ldr	r3, [pc, #160]	; (8003d08 <ILI9341_Puts+0xe0>)
 8003c68:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	2b0d      	cmp	r3, #13
 8003c72:	d106      	bne.n	8003c82 <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8003c74:	4b23      	ldr	r3, [pc, #140]	; (8003d04 <ILI9341_Puts+0xdc>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	801a      	strh	r2, [r3, #0]
				str++;
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	60bb      	str	r3, [r7, #8]
 8003c80:	e002      	b.n	8003c88 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8003c82:	4a20      	ldr	r2, [pc, #128]	; (8003d04 <ILI9341_Puts+0xdc>)
 8003c84:	8afb      	ldrh	r3, [r7, #22]
 8003c86:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	60bb      	str	r3, [r7, #8]
			continue;
 8003c8e:	e02f      	b.n	8003cf0 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b0d      	cmp	r3, #13
 8003c96:	d103      	bne.n	8003ca0 <ILI9341_Puts+0x78>
			str++;
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	60bb      	str	r3, [r7, #8]
			continue;
 8003c9e:	e027      	b.n	8003cf0 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8003ca0:	4b18      	ldr	r3, [pc, #96]	; (8003d04 <ILI9341_Puts+0xdc>)
 8003ca2:	881b      	ldrh	r3, [r3, #0]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4b19      	ldr	r3, [pc, #100]	; (8003d0c <ILI9341_Puts+0xe4>)
 8003ca8:	881b      	ldrh	r3, [r3, #0]
 8003caa:	4619      	mov	r1, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	1acb      	subs	r3, r1, r3
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	dd0d      	ble.n	8003cd2 <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	785b      	ldrb	r3, [r3, #1]
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <ILI9341_Puts+0xe0>)
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	4b0f      	ldr	r3, [pc, #60]	; (8003d08 <ILI9341_Puts+0xe0>)
 8003cca:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8003ccc:	4a0d      	ldr	r2, [pc, #52]	; (8003d04 <ILI9341_Puts+0xdc>)
 8003cce:	8afb      	ldrh	r3, [r7, #22]
 8003cd0:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8003cd2:	4b0c      	ldr	r3, [pc, #48]	; (8003d04 <ILI9341_Puts+0xdc>)
 8003cd4:	8818      	ldrh	r0, [r3, #0]
 8003cd6:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <ILI9341_Puts+0xe0>)
 8003cd8:	8819      	ldrh	r1, [r3, #0]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	60ba      	str	r2, [r7, #8]
 8003ce0:	781a      	ldrb	r2, [r3, #0]
 8003ce2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ce4:	9301      	str	r3, [sp, #4]
 8003ce6:	8c3b      	ldrh	r3, [r7, #32]
 8003ce8:	9300      	str	r3, [sp, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f000 f89a 	bl	8003e24 <ILI9341_Putc>
	while (*str) {
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1a9      	bne.n	8003c4c <ILI9341_Puts+0x24>
	}
}
 8003cf8:	bf00      	nop
 8003cfa:	bf00      	nop
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	200010c8 	.word	0x200010c8
 8003d08:	200010d2 	.word	0x200010d2
 8003d0c:	200010cc 	.word	0x200010cc

08003d10 <ILI9341_PutBigs>:
 *	@pre : full_in_bigger doit tre infrieur ou gal  bigger.
 *	exemples :
 *		ILI9341_PutBigs(20, 40, "tst4,3",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 4, 3);
 *	 	ILI9341_PutBigs(20, 40, "test2,2",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 2, 2);
 */
void ILI9341_PutBigs(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08a      	sub	sp, #40	; 0x28
 8003d14:	af04      	add	r7, sp, #16
 8003d16:	60ba      	str	r2, [r7, #8]
 8003d18:	607b      	str	r3, [r7, #4]
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	81fb      	strh	r3, [r7, #14]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003d22:	89fb      	ldrh	r3, [r7, #14]
 8003d24:	82fb      	strh	r3, [r7, #22]

	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003d26:	4a3c      	ldr	r2, [pc, #240]	; (8003e18 <ILI9341_PutBigs+0x108>)
 8003d28:	89fb      	ldrh	r3, [r7, #14]
 8003d2a:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003d2c:	4a3b      	ldr	r2, [pc, #236]	; (8003e1c <ILI9341_PutBigs+0x10c>)
 8003d2e:	89bb      	ldrh	r3, [r7, #12]
 8003d30:	8013      	strh	r3, [r2, #0]

	while (*str) {
 8003d32:	e068      	b.n	8003e06 <ILI9341_PutBigs+0xf6>
		/* New line */
		if (*str == '\n') {
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	2b0a      	cmp	r3, #10
 8003d3a:	d123      	bne.n	8003d84 <ILI9341_PutBigs+0x74>
			ILI9341_y += font->FontHeight*bigger + bigger;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	785b      	ldrb	r3, [r3, #1]
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3301      	adds	r3, #1
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003d4a:	b292      	uxth	r2, r2
 8003d4c:	fb02 f303 	mul.w	r3, r2, r3
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	4b32      	ldr	r3, [pc, #200]	; (8003e1c <ILI9341_PutBigs+0x10c>)
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	4413      	add	r3, r2
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	4b30      	ldr	r3, [pc, #192]	; (8003e1c <ILI9341_PutBigs+0x10c>)
 8003d5c:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	3301      	adds	r3, #1
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2b0d      	cmp	r3, #13
 8003d66:	d106      	bne.n	8003d76 <ILI9341_PutBigs+0x66>
				ILI9341_x = 0;
 8003d68:	4b2b      	ldr	r3, [pc, #172]	; (8003e18 <ILI9341_PutBigs+0x108>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	801a      	strh	r2, [r3, #0]
				str++;
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	3301      	adds	r3, #1
 8003d72:	60bb      	str	r3, [r7, #8]
 8003d74:	e002      	b.n	8003d7c <ILI9341_PutBigs+0x6c>
			} else {
				ILI9341_x = startX;
 8003d76:	4a28      	ldr	r2, [pc, #160]	; (8003e18 <ILI9341_PutBigs+0x108>)
 8003d78:	8afb      	ldrh	r3, [r7, #22]
 8003d7a:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	3301      	adds	r3, #1
 8003d80:	60bb      	str	r3, [r7, #8]
			continue;
 8003d82:	e040      	b.n	8003e06 <ILI9341_PutBigs+0xf6>
		} else if (*str == '\r') {
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b0d      	cmp	r3, #13
 8003d8a:	d103      	bne.n	8003d94 <ILI9341_PutBigs+0x84>
			str++;
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	60bb      	str	r3, [r7, #8]
			continue;
 8003d92:	e038      	b.n	8003e06 <ILI9341_PutBigs+0xf6>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth*bigger)
 8003d94:	4b20      	ldr	r3, [pc, #128]	; (8003e18 <ILI9341_PutBigs+0x108>)
 8003d96:	881b      	ldrh	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	4b21      	ldr	r3, [pc, #132]	; (8003e20 <ILI9341_PutBigs+0x110>)
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	4619      	mov	r1, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003daa:	fb03 f300 	mul.w	r3, r3, r0
 8003dae:	1acb      	subs	r3, r1, r3
 8003db0:	429a      	cmp	r2, r3
 8003db2:	dd13      	ble.n	8003ddc <ILI9341_PutBigs+0xcc>
		{
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight*bigger + bigger;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	785b      	ldrb	r3, [r3, #1]
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3301      	adds	r3, #1
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003dc2:	b292      	uxth	r2, r2
 8003dc4:	fb02 f303 	mul.w	r3, r2, r3
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	4b14      	ldr	r3, [pc, #80]	; (8003e1c <ILI9341_PutBigs+0x10c>)
 8003dcc:	881b      	ldrh	r3, [r3, #0]
 8003dce:	4413      	add	r3, r2
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	4b12      	ldr	r3, [pc, #72]	; (8003e1c <ILI9341_PutBigs+0x10c>)
 8003dd4:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8003dd6:	4a10      	ldr	r2, [pc, #64]	; (8003e18 <ILI9341_PutBigs+0x108>)
 8003dd8:	8afb      	ldrh	r3, [r7, #22]
 8003dda:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_PutBigc(ILI9341_x, ILI9341_y, *str++, font, foreground, background, bigger, full_in_bigger);
 8003ddc:	4b0e      	ldr	r3, [pc, #56]	; (8003e18 <ILI9341_PutBigs+0x108>)
 8003dde:	8818      	ldrh	r0, [r3, #0]
 8003de0:	4b0e      	ldr	r3, [pc, #56]	; (8003e1c <ILI9341_PutBigs+0x10c>)
 8003de2:	8819      	ldrh	r1, [r3, #0]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	60ba      	str	r2, [r7, #8]
 8003dea:	781a      	ldrb	r2, [r3, #0]
 8003dec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003df0:	9303      	str	r3, [sp, #12]
 8003df2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003df6:	9302      	str	r3, [sp, #8]
 8003df8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003dfa:	9301      	str	r3, [sp, #4]
 8003dfc:	8c3b      	ldrh	r3, [r7, #32]
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f000 f8bf 	bl	8003f84 <ILI9341_PutBigc>
	while (*str) {
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d192      	bne.n	8003d34 <ILI9341_PutBigs+0x24>
	}
}
 8003e0e:	bf00      	nop
 8003e10:	bf00      	nop
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	200010c8 	.word	0x200010c8
 8003e1c:	200010d2 	.word	0x200010d2
 8003e20:	200010cc 	.word	0x200010cc

08003e24 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8003e24:	b590      	push	{r4, r7, lr}
 8003e26:	b08d      	sub	sp, #52	; 0x34
 8003e28:	af02      	add	r7, sp, #8
 8003e2a:	607b      	str	r3, [r7, #4]
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	81fb      	strh	r3, [r7, #14]
 8003e30:	460b      	mov	r3, r1
 8003e32:	81bb      	strh	r3, [r7, #12]
 8003e34:	4613      	mov	r3, r2
 8003e36:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8003e38:	4a4f      	ldr	r2, [pc, #316]	; (8003f78 <ILI9341_Putc+0x154>)
 8003e3a:	89fb      	ldrh	r3, [r7, #14]
 8003e3c:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003e3e:	4a4f      	ldr	r2, [pc, #316]	; (8003f7c <ILI9341_Putc+0x158>)
 8003e40:	89bb      	ldrh	r3, [r7, #12]
 8003e42:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8003e44:	4b4c      	ldr	r3, [pc, #304]	; (8003f78 <ILI9341_Putc+0x154>)
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	461a      	mov	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	4413      	add	r3, r2
 8003e50:	4a4b      	ldr	r2, [pc, #300]	; (8003f80 <ILI9341_Putc+0x15c>)
 8003e52:	8812      	ldrh	r2, [r2, #0]
 8003e54:	4293      	cmp	r3, r2
 8003e56:	dd0b      	ble.n	8003e70 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	785b      	ldrb	r3, [r3, #1]
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	4b47      	ldr	r3, [pc, #284]	; (8003f7c <ILI9341_Putc+0x158>)
 8003e60:	881b      	ldrh	r3, [r3, #0]
 8003e62:	4413      	add	r3, r2
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	4b45      	ldr	r3, [pc, #276]	; (8003f7c <ILI9341_Putc+0x158>)
 8003e68:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8003e6a:	4b43      	ldr	r3, [pc, #268]	; (8003f78 <ILI9341_Putc+0x154>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8003e70:	4b41      	ldr	r3, [pc, #260]	; (8003f78 <ILI9341_Putc+0x154>)
 8003e72:	8818      	ldrh	r0, [r3, #0]
 8003e74:	4b41      	ldr	r3, [pc, #260]	; (8003f7c <ILI9341_Putc+0x158>)
 8003e76:	8819      	ldrh	r1, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	4b3e      	ldr	r3, [pc, #248]	; (8003f78 <ILI9341_Putc+0x154>)
 8003e80:	881b      	ldrh	r3, [r3, #0]
 8003e82:	4413      	add	r3, r2
 8003e84:	b29c      	uxth	r4, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	785b      	ldrb	r3, [r3, #1]
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	4b3b      	ldr	r3, [pc, #236]	; (8003f7c <ILI9341_Putc+0x158>)
 8003e8e:	881b      	ldrh	r3, [r3, #0]
 8003e90:	4413      	add	r3, r2
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	4622      	mov	r2, r4
 8003e9c:	f7ff fe24 	bl	8003ae8 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea4:	e054      	b.n	8003f50 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	7a1b      	ldrb	r3, [r3, #8]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d111      	bne.n	8003ed2 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8003eb4:	7afb      	ldrb	r3, [r7, #11]
 8003eb6:	3b20      	subs	r3, #32
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	7852      	ldrb	r2, [r2, #1]
 8003ebc:	fb02 f303 	mul.w	r3, r2, r3
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec4:	4413      	add	r3, r2
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	4413      	add	r3, r2
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	623b      	str	r3, [r7, #32]
 8003ed0:	e017      	b.n	8003f02 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	7a1b      	ldrb	r3, [r3, #8]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d111      	bne.n	8003efe <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8003ee0:	7afb      	ldrb	r3, [r7, #11]
 8003ee2:	3b20      	subs	r3, #32
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	7852      	ldrb	r2, [r2, #1]
 8003ee8:	fb02 f303 	mul.w	r3, r2, r3
 8003eec:	461a      	mov	r2, r3
 8003eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef0:	4413      	add	r3, r2
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	881b      	ldrh	r3, [r3, #0]
 8003efa:	623b      	str	r3, [r7, #32]
 8003efc:	e001      	b.n	8003f02 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8003efe:	2300      	movs	r3, #0
 8003f00:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
 8003f06:	e01a      	b.n	8003f3e <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8003f08:	6a3a      	ldr	r2, [r7, #32]
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00f      	beq.n	8003f38 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	4b16      	ldr	r3, [pc, #88]	; (8003f78 <ILI9341_Putc+0x154>)
 8003f1e:	881b      	ldrh	r3, [r3, #0]
 8003f20:	4413      	add	r3, r2
 8003f22:	b298      	uxth	r0, r3
 8003f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	4b14      	ldr	r3, [pc, #80]	; (8003f7c <ILI9341_Putc+0x158>)
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003f32:	4619      	mov	r1, r3
 8003f34:	f7ff fd54 	bl	80039e0 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	61fb      	str	r3, [r7, #28]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	461a      	mov	r2, r3
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d3de      	bcc.n	8003f08 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	785b      	ldrb	r3, [r3, #1]
 8003f54:	461a      	mov	r2, r3
 8003f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d3a4      	bcc.n	8003ea6 <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	4b05      	ldr	r3, [pc, #20]	; (8003f78 <ILI9341_Putc+0x154>)
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	4413      	add	r3, r2
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <ILI9341_Putc+0x154>)
 8003f6c:	801a      	strh	r2, [r3, #0]
}
 8003f6e:	bf00      	nop
 8003f70:	372c      	adds	r7, #44	; 0x2c
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd90      	pop	{r4, r7, pc}
 8003f76:	bf00      	nop
 8003f78:	200010c8 	.word	0x200010c8
 8003f7c:	200010d2 	.word	0x200010d2
 8003f80:	200010cc 	.word	0x200010cc

08003f84 <ILI9341_PutBigc>:

/*
 * bigger : amplification de la taille du caractre
 * full_in_bigger : sorte de "pourcentage de remplissage" : mettre la mme valeur que bigger... ou moins (essayez pour voir si a vous plait)
 */
void ILI9341_PutBigc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 8003f84:	b590      	push	{r4, r7, lr}
 8003f86:	b08f      	sub	sp, #60	; 0x3c
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	607b      	str	r3, [r7, #4]
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	81fb      	strh	r3, [r7, #14]
 8003f90:	460b      	mov	r3, r1
 8003f92:	81bb      	strh	r3, [r7, #12]
 8003f94:	4613      	mov	r3, r2
 8003f96:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8003f98:	4a6e      	ldr	r2, [pc, #440]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 8003f9a:	89fb      	ldrh	r3, [r7, #14]
 8003f9c:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003f9e:	4a6e      	ldr	r2, [pc, #440]	; (8004158 <ILI9341_PutBigc+0x1d4>)
 8003fa0:	89bb      	ldrh	r3, [r7, #12]
 8003fa2:	8013      	strh	r3, [r2, #0]

	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8003fa4:	4b6b      	ldr	r3, [pc, #428]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 8003fa6:	881b      	ldrh	r3, [r3, #0]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	4413      	add	r3, r2
 8003fb0:	4a6a      	ldr	r2, [pc, #424]	; (800415c <ILI9341_PutBigc+0x1d8>)
 8003fb2:	8812      	ldrh	r2, [r2, #0]
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	dd0b      	ble.n	8003fd0 <ILI9341_PutBigc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	785b      	ldrb	r3, [r3, #1]
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	4b66      	ldr	r3, [pc, #408]	; (8004158 <ILI9341_PutBigc+0x1d4>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	4b64      	ldr	r3, [pc, #400]	; (8004158 <ILI9341_PutBigc+0x1d4>)
 8003fc8:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8003fca:	4b62      	ldr	r3, [pc, #392]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	801a      	strh	r2, [r3, #0]
	}

	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + bigger*font->FontWidth, ILI9341_y + bigger*font->FontHeight, background);
 8003fd0:	4b60      	ldr	r3, [pc, #384]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 8003fd2:	8818      	ldrh	r0, [r3, #0]
 8003fd4:	4b60      	ldr	r3, [pc, #384]	; (8004158 <ILI9341_PutBigc+0x1d4>)
 8003fd6:	8819      	ldrh	r1, [r3, #0]
 8003fd8:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	7812      	ldrb	r2, [r2, #0]
 8003fe2:	b292      	uxth	r2, r2
 8003fe4:	fb02 f303 	mul.w	r3, r2, r3
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	4b5a      	ldr	r3, [pc, #360]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 8003fec:	881b      	ldrh	r3, [r3, #0]
 8003fee:	4413      	add	r3, r2
 8003ff0:	b29c      	uxth	r4, r3
 8003ff2:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	7852      	ldrb	r2, [r2, #1]
 8003ffc:	b292      	uxth	r2, r2
 8003ffe:	fb02 f303 	mul.w	r3, r2, r3
 8004002:	b29a      	uxth	r2, r3
 8004004:	4b54      	ldr	r3, [pc, #336]	; (8004158 <ILI9341_PutBigc+0x1d4>)
 8004006:	881b      	ldrh	r3, [r3, #0]
 8004008:	4413      	add	r3, r2
 800400a:	b29a      	uxth	r2, r3
 800400c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	4613      	mov	r3, r2
 8004014:	4622      	mov	r2, r4
 8004016:	f7ff fd67 	bl	8003ae8 <ILI9341_INT_Fill>


	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 800401a:	2300      	movs	r3, #0
 800401c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800401e:	e07f      	b.n	8004120 <ILI9341_PutBigc+0x19c>


		if(font->datasize == 1)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	7a1b      	ldrb	r3, [r3, #8]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d111      	bne.n	800404c <ILI9341_PutBigc+0xc8>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 800402e:	7afb      	ldrb	r3, [r7, #11]
 8004030:	3b20      	subs	r3, #32
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	7852      	ldrb	r2, [r2, #1]
 8004036:	fb02 f303 	mul.w	r3, r2, r3
 800403a:	461a      	mov	r2, r3
 800403c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800403e:	4413      	add	r3, r2
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4413      	add	r3, r2
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	021b      	lsls	r3, r3, #8
 8004048:	62bb      	str	r3, [r7, #40]	; 0x28
 800404a:	e017      	b.n	800407c <ILI9341_PutBigc+0xf8>
		}
		else if(font->datasize == 2)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	7a1b      	ldrb	r3, [r3, #8]
 8004050:	2b02      	cmp	r3, #2
 8004052:	d111      	bne.n	8004078 <ILI9341_PutBigc+0xf4>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 800405a:	7afb      	ldrb	r3, [r7, #11]
 800405c:	3b20      	subs	r3, #32
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	7852      	ldrb	r2, [r2, #1]
 8004062:	fb02 f303 	mul.w	r3, r2, r3
 8004066:	461a      	mov	r2, r3
 8004068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800406a:	4413      	add	r3, r2
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	4413      	add	r3, r2
 8004072:	881b      	ldrh	r3, [r3, #0]
 8004074:	62bb      	str	r3, [r7, #40]	; 0x28
 8004076:	e001      	b.n	800407c <ILI9341_PutBigc+0xf8>
		}
		else
			b = 0;	//should never happen
 8004078:	2300      	movs	r3, #0
 800407a:	62bb      	str	r3, [r7, #40]	; 0x28

		for (j = 0; j < font->FontWidth; j++)
 800407c:	2300      	movs	r3, #0
 800407e:	627b      	str	r3, [r7, #36]	; 0x24
 8004080:	e045      	b.n	800410e <ILI9341_PutBigc+0x18a>
		{
			if ((b << j) & 0x8000)
 8004082:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d03a      	beq.n	8004108 <ILI9341_PutBigc+0x184>
			{
				uint32_t k, l;

				for(k=0;k<full_in_bigger;k++)
 8004092:	2300      	movs	r3, #0
 8004094:	623b      	str	r3, [r7, #32]
 8004096:	e032      	b.n	80040fe <ILI9341_PutBigc+0x17a>
					for(l=0;l<full_in_bigger;l++)
 8004098:	2300      	movs	r3, #0
 800409a:	61fb      	str	r3, [r7, #28]
 800409c:	e027      	b.n	80040ee <ILI9341_PutBigc+0x16a>
						ILI9341_DrawPixel(ILI9341_x + bigger*j+l, (ILI9341_y + bigger*i+k), foreground);
 800409e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040a6:	b292      	uxth	r2, r2
 80040a8:	fb02 f303 	mul.w	r3, r2, r3
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	4b29      	ldr	r3, [pc, #164]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 80040b0:	881b      	ldrh	r3, [r3, #0]
 80040b2:	4413      	add	r3, r2
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	4413      	add	r3, r2
 80040bc:	b298      	uxth	r0, r3
 80040be:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040c6:	b292      	uxth	r2, r2
 80040c8:	fb02 f303 	mul.w	r3, r2, r3
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	4b22      	ldr	r3, [pc, #136]	; (8004158 <ILI9341_PutBigc+0x1d4>)
 80040d0:	881b      	ldrh	r3, [r3, #0]
 80040d2:	4413      	add	r3, r2
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	4413      	add	r3, r2
 80040dc:	b29b      	uxth	r3, r3
 80040de:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80040e2:	4619      	mov	r1, r3
 80040e4:	f7ff fc7c 	bl	80039e0 <ILI9341_DrawPixel>
					for(l=0;l<full_in_bigger;l++)
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	3301      	adds	r3, #1
 80040ec:	61fb      	str	r3, [r7, #28]
 80040ee:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80040f2:	69fa      	ldr	r2, [r7, #28]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d3d2      	bcc.n	800409e <ILI9341_PutBigc+0x11a>
				for(k=0;k<full_in_bigger;k++)
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	3301      	adds	r3, #1
 80040fc:	623b      	str	r3, [r7, #32]
 80040fe:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004102:	6a3a      	ldr	r2, [r7, #32]
 8004104:	429a      	cmp	r2, r3
 8004106:	d3c7      	bcc.n	8004098 <ILI9341_PutBigc+0x114>
		for (j = 0; j < font->FontWidth; j++)
 8004108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410a:	3301      	adds	r3, #1
 800410c:	627b      	str	r3, [r7, #36]	; 0x24
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	461a      	mov	r2, r3
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	4293      	cmp	r3, r2
 8004118:	d3b3      	bcc.n	8004082 <ILI9341_PutBigc+0xfe>
	for (i = 0; i < font->FontHeight; i++) {
 800411a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800411c:	3301      	adds	r3, #1
 800411e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	785b      	ldrb	r3, [r3, #1]
 8004124:	461a      	mov	r2, r3
 8004126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004128:	4293      	cmp	r3, r2
 800412a:	f4ff af79 	bcc.w	8004020 <ILI9341_PutBigc+0x9c>
			}
		}
	}

	/* Set new pointer */
	ILI9341_x += font->FontWidth*bigger;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	b29b      	uxth	r3, r3
 8004134:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 8004138:	b292      	uxth	r2, r2
 800413a:	fb02 f303 	mul.w	r3, r2, r3
 800413e:	b29a      	uxth	r2, r3
 8004140:	4b04      	ldr	r3, [pc, #16]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 8004142:	881b      	ldrh	r3, [r3, #0]
 8004144:	4413      	add	r3, r2
 8004146:	b29a      	uxth	r2, r3
 8004148:	4b02      	ldr	r3, [pc, #8]	; (8004154 <ILI9341_PutBigc+0x1d0>)
 800414a:	801a      	strh	r2, [r3, #0]
}
 800414c:	bf00      	nop
 800414e:	3734      	adds	r7, #52	; 0x34
 8004150:	46bd      	mov	sp, r7
 8004152:	bd90      	pop	{r4, r7, pc}
 8004154:	200010c8 	.word	0x200010c8
 8004158:	200010d2 	.word	0x200010d2
 800415c:	200010cc 	.word	0x200010cc

08004160 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8004160:	b590      	push	{r4, r7, lr}
 8004162:	b08d      	sub	sp, #52	; 0x34
 8004164:	af02      	add	r7, sp, #8
 8004166:	4604      	mov	r4, r0
 8004168:	4608      	mov	r0, r1
 800416a:	4611      	mov	r1, r2
 800416c:	461a      	mov	r2, r3
 800416e:	4623      	mov	r3, r4
 8004170:	80fb      	strh	r3, [r7, #6]
 8004172:	4603      	mov	r3, r0
 8004174:	80bb      	strh	r3, [r7, #4]
 8004176:	460b      	mov	r3, r1
 8004178:	807b      	strh	r3, [r7, #2]
 800417a:	4613      	mov	r3, r2
 800417c:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	61bb      	str	r3, [r7, #24]
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8004186:	2300      	movs	r3, #0
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
 800418a:	2300      	movs	r3, #0
 800418c:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 800418e:	2300      	movs	r3, #0
 8004190:	613b      	str	r3, [r7, #16]
 8004192:	2300      	movs	r3, #0
 8004194:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 800419a:	887a      	ldrh	r2, [r7, #2]
 800419c:	88fb      	ldrh	r3, [r7, #6]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 80041a2:	883a      	ldrh	r2, [r7, #0]
 80041a4:	88bb      	ldrh	r3, [r7, #4]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d117      	bne.n	80041e0 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 80041b0:	883a      	ldrh	r2, [r7, #0]
 80041b2:	88bb      	ldrh	r3, [r7, #4]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d909      	bls.n	80041cc <ILI9341_DrawLine+0x6c>
 80041b8:	883c      	ldrh	r4, [r7, #0]
 80041ba:	88fa      	ldrh	r2, [r7, #6]
 80041bc:	88b9      	ldrh	r1, [r7, #4]
 80041be:	88f8      	ldrh	r0, [r7, #6]
 80041c0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	4623      	mov	r3, r4
 80041c6:	f7ff fc8f 	bl	8003ae8 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 80041ca:	e0a6      	b.n	800431a <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 80041cc:	88bc      	ldrh	r4, [r7, #4]
 80041ce:	88fa      	ldrh	r2, [r7, #6]
 80041d0:	8839      	ldrh	r1, [r7, #0]
 80041d2:	88f8      	ldrh	r0, [r7, #6]
 80041d4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	4623      	mov	r3, r4
 80041da:	f7ff fc85 	bl	8003ae8 <ILI9341_INT_Fill>
        return;
 80041de:	e09c      	b.n	800431a <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	dd02      	ble.n	80041ec <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 80041e6:	2301      	movs	r3, #1
 80041e8:	627b      	str	r3, [r7, #36]	; 0x24
 80041ea:	e002      	b.n	80041f2 <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 80041ec:	f04f 33ff 	mov.w	r3, #4294967295
 80041f0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d117      	bne.n	8004228 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 80041f8:	887a      	ldrh	r2, [r7, #2]
 80041fa:	88fb      	ldrh	r3, [r7, #6]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d909      	bls.n	8004214 <ILI9341_DrawLine+0xb4>
 8004200:	88bc      	ldrh	r4, [r7, #4]
 8004202:	887a      	ldrh	r2, [r7, #2]
 8004204:	88b9      	ldrh	r1, [r7, #4]
 8004206:	88f8      	ldrh	r0, [r7, #6]
 8004208:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800420a:	9300      	str	r3, [sp, #0]
 800420c:	4623      	mov	r3, r4
 800420e:	f7ff fc6b 	bl	8003ae8 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8004212:	e082      	b.n	800431a <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8004214:	88bc      	ldrh	r4, [r7, #4]
 8004216:	88fa      	ldrh	r2, [r7, #6]
 8004218:	88b9      	ldrh	r1, [r7, #4]
 800421a:	8878      	ldrh	r0, [r7, #2]
 800421c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800421e:	9300      	str	r3, [sp, #0]
 8004220:	4623      	mov	r3, r4
 8004222:	f7ff fc61 	bl	8003ae8 <ILI9341_INT_Fill>
        return;
 8004226:	e078      	b.n	800431a <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2b00      	cmp	r3, #0
 800422c:	dd02      	ble.n	8004234 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 800422e:	2301      	movs	r3, #1
 8004230:	623b      	str	r3, [r7, #32]
 8004232:	e002      	b.n	800423a <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8004234:	f04f 33ff 	mov.w	r3, #4294967295
 8004238:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800423e:	fb02 f303 	mul.w	r3, r2, r3
 8004242:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	6a3a      	ldr	r2, [r7, #32]
 8004248:	fb02 f303 	mul.w	r3, r2, r3
 800424c:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	429a      	cmp	r2, r3
 8004260:	db2d      	blt.n	80042be <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 800426a:	e01d      	b.n	80042a8 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 800426c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800426e:	88b9      	ldrh	r1, [r7, #4]
 8004270:	88fb      	ldrh	r3, [r7, #6]
 8004272:	4618      	mov	r0, r3
 8004274:	f7ff fbb4 	bl	80039e0 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427a:	b29a      	uxth	r2, r3
 800427c:	88fb      	ldrh	r3, [r7, #6]
 800427e:	4413      	add	r3, r2
 8004280:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	2b00      	cmp	r3, #0
 8004286:	da04      	bge.n	8004292 <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8004288:	69fa      	ldr	r2, [r7, #28]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	4413      	add	r3, r2
 800428e:	61fb      	str	r3, [r7, #28]
 8004290:	e00a      	b.n	80042a8 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	69fa      	ldr	r2, [r7, #28]
 800429a:	4413      	add	r3, r2
 800429c:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 800429e:	6a3b      	ldr	r3, [r7, #32]
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	88bb      	ldrh	r3, [r7, #4]
 80042a4:	4413      	add	r3, r2
 80042a6:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 80042a8:	88fa      	ldrh	r2, [r7, #6]
 80042aa:	887b      	ldrh	r3, [r7, #2]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d1dd      	bne.n	800426c <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 80042b0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80042b2:	88b9      	ldrh	r1, [r7, #4]
 80042b4:	88fb      	ldrh	r3, [r7, #6]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7ff fb92 	bl	80039e0 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 80042bc:	e02c      	b.n	8004318 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 80042c6:	e01d      	b.n	8004304 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 80042c8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80042ca:	88b9      	ldrh	r1, [r7, #4]
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7ff fb86 	bl	80039e0 <ILI9341_DrawPixel>
            y0 += dy_sym;
 80042d4:	6a3b      	ldr	r3, [r7, #32]
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	88bb      	ldrh	r3, [r7, #4]
 80042da:	4413      	add	r3, r2
 80042dc:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	da04      	bge.n	80042ee <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	4413      	add	r3, r2
 80042ea:	61fb      	str	r3, [r7, #28]
 80042ec:	e00a      	b.n	8004304 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	69fa      	ldr	r2, [r7, #28]
 80042f6:	4413      	add	r3, r2
 80042f8:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 80042fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	88fb      	ldrh	r3, [r7, #6]
 8004300:	4413      	add	r3, r2
 8004302:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8004304:	88ba      	ldrh	r2, [r7, #4]
 8004306:	883b      	ldrh	r3, [r7, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d1dd      	bne.n	80042c8 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 800430c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800430e:	88b9      	ldrh	r1, [r7, #4]
 8004310:	88fb      	ldrh	r3, [r7, #6]
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fb64 	bl	80039e0 <ILI9341_DrawPixel>
    return;
 8004318:	bf00      	nop
}
 800431a:	372c      	adds	r7, #44	; 0x2c
 800431c:	46bd      	mov	sp, r7
 800431e:	bd90      	pop	{r4, r7, pc}

08004320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004324:	4b08      	ldr	r3, [pc, #32]	; (8004348 <HAL_Init+0x28>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a07      	ldr	r2, [pc, #28]	; (8004348 <HAL_Init+0x28>)
 800432a:	f043 0310 	orr.w	r3, r3, #16
 800432e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004330:	2003      	movs	r0, #3
 8004332:	f000 f947 	bl	80045c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004336:	200f      	movs	r0, #15
 8004338:	f000 f808 	bl	800434c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800433c:	f7fd fe52 	bl	8001fe4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	40022000 	.word	0x40022000

0800434c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004354:	4b12      	ldr	r3, [pc, #72]	; (80043a0 <HAL_InitTick+0x54>)
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	4b12      	ldr	r3, [pc, #72]	; (80043a4 <HAL_InitTick+0x58>)
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	4619      	mov	r1, r3
 800435e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004362:	fbb3 f3f1 	udiv	r3, r3, r1
 8004366:	fbb2 f3f3 	udiv	r3, r2, r3
 800436a:	4618      	mov	r0, r3
 800436c:	f000 f95f 	bl	800462e <HAL_SYSTICK_Config>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e00e      	b.n	8004398 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b0f      	cmp	r3, #15
 800437e:	d80a      	bhi.n	8004396 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004380:	2200      	movs	r2, #0
 8004382:	6879      	ldr	r1, [r7, #4]
 8004384:	f04f 30ff 	mov.w	r0, #4294967295
 8004388:	f000 f927 	bl	80045da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800438c:	4a06      	ldr	r2, [pc, #24]	; (80043a8 <HAL_InitTick+0x5c>)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004392:	2300      	movs	r3, #0
 8004394:	e000      	b.n	8004398 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
}
 8004398:	4618      	mov	r0, r3
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	20000058 	.word	0x20000058
 80043a4:	20000078 	.word	0x20000078
 80043a8:	20000074 	.word	0x20000074

080043ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043b0:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <HAL_IncTick+0x1c>)
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	461a      	mov	r2, r3
 80043b6:	4b05      	ldr	r3, [pc, #20]	; (80043cc <HAL_IncTick+0x20>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4413      	add	r3, r2
 80043bc:	4a03      	ldr	r2, [pc, #12]	; (80043cc <HAL_IncTick+0x20>)
 80043be:	6013      	str	r3, [r2, #0]
}
 80043c0:	bf00      	nop
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr
 80043c8:	20000078 	.word	0x20000078
 80043cc:	200010d4 	.word	0x200010d4

080043d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  return uwTick;
 80043d4:	4b02      	ldr	r3, [pc, #8]	; (80043e0 <HAL_GetTick+0x10>)
 80043d6:	681b      	ldr	r3, [r3, #0]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr
 80043e0:	200010d4 	.word	0x200010d4

080043e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043ec:	f7ff fff0 	bl	80043d0 <HAL_GetTick>
 80043f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fc:	d005      	beq.n	800440a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043fe:	4b0a      	ldr	r3, [pc, #40]	; (8004428 <HAL_Delay+0x44>)
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4413      	add	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800440a:	bf00      	nop
 800440c:	f7ff ffe0 	bl	80043d0 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	429a      	cmp	r2, r3
 800441a:	d8f7      	bhi.n	800440c <HAL_Delay+0x28>
  {
  }
}
 800441c:	bf00      	nop
 800441e:	bf00      	nop
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20000078 	.word	0x20000078

0800442c <__NVIC_SetPriorityGrouping>:
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800443c:	4b0c      	ldr	r3, [pc, #48]	; (8004470 <__NVIC_SetPriorityGrouping+0x44>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004448:	4013      	ands	r3, r2
 800444a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004454:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800445c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800445e:	4a04      	ldr	r2, [pc, #16]	; (8004470 <__NVIC_SetPriorityGrouping+0x44>)
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	60d3      	str	r3, [r2, #12]
}
 8004464:	bf00      	nop
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	bc80      	pop	{r7}
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	e000ed00 	.word	0xe000ed00

08004474 <__NVIC_GetPriorityGrouping>:
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004478:	4b04      	ldr	r3, [pc, #16]	; (800448c <__NVIC_GetPriorityGrouping+0x18>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	0a1b      	lsrs	r3, r3, #8
 800447e:	f003 0307 	and.w	r3, r3, #7
}
 8004482:	4618      	mov	r0, r3
 8004484:	46bd      	mov	sp, r7
 8004486:	bc80      	pop	{r7}
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	e000ed00 	.word	0xe000ed00

08004490 <__NVIC_EnableIRQ>:
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800449a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	db0b      	blt.n	80044ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044a2:	79fb      	ldrb	r3, [r7, #7]
 80044a4:	f003 021f 	and.w	r2, r3, #31
 80044a8:	4906      	ldr	r1, [pc, #24]	; (80044c4 <__NVIC_EnableIRQ+0x34>)
 80044aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ae:	095b      	lsrs	r3, r3, #5
 80044b0:	2001      	movs	r0, #1
 80044b2:	fa00 f202 	lsl.w	r2, r0, r2
 80044b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80044ba:	bf00      	nop
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr
 80044c4:	e000e100 	.word	0xe000e100

080044c8 <__NVIC_SetPriority>:
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	4603      	mov	r3, r0
 80044d0:	6039      	str	r1, [r7, #0]
 80044d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	db0a      	blt.n	80044f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	b2da      	uxtb	r2, r3
 80044e0:	490c      	ldr	r1, [pc, #48]	; (8004514 <__NVIC_SetPriority+0x4c>)
 80044e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e6:	0112      	lsls	r2, r2, #4
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	440b      	add	r3, r1
 80044ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80044f0:	e00a      	b.n	8004508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	4908      	ldr	r1, [pc, #32]	; (8004518 <__NVIC_SetPriority+0x50>)
 80044f8:	79fb      	ldrb	r3, [r7, #7]
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	3b04      	subs	r3, #4
 8004500:	0112      	lsls	r2, r2, #4
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	440b      	add	r3, r1
 8004506:	761a      	strb	r2, [r3, #24]
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	e000e100 	.word	0xe000e100
 8004518:	e000ed00 	.word	0xe000ed00

0800451c <NVIC_EncodePriority>:
{
 800451c:	b480      	push	{r7}
 800451e:	b089      	sub	sp, #36	; 0x24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	f1c3 0307 	rsb	r3, r3, #7
 8004536:	2b04      	cmp	r3, #4
 8004538:	bf28      	it	cs
 800453a:	2304      	movcs	r3, #4
 800453c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	3304      	adds	r3, #4
 8004542:	2b06      	cmp	r3, #6
 8004544:	d902      	bls.n	800454c <NVIC_EncodePriority+0x30>
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	3b03      	subs	r3, #3
 800454a:	e000      	b.n	800454e <NVIC_EncodePriority+0x32>
 800454c:	2300      	movs	r3, #0
 800454e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004550:	f04f 32ff 	mov.w	r2, #4294967295
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	fa02 f303 	lsl.w	r3, r2, r3
 800455a:	43da      	mvns	r2, r3
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	401a      	ands	r2, r3
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004564:	f04f 31ff 	mov.w	r1, #4294967295
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	fa01 f303 	lsl.w	r3, r1, r3
 800456e:	43d9      	mvns	r1, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004574:	4313      	orrs	r3, r2
}
 8004576:	4618      	mov	r0, r3
 8004578:	3724      	adds	r7, #36	; 0x24
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr

08004580 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	3b01      	subs	r3, #1
 800458c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004590:	d301      	bcc.n	8004596 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004592:	2301      	movs	r3, #1
 8004594:	e00f      	b.n	80045b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004596:	4a0a      	ldr	r2, [pc, #40]	; (80045c0 <SysTick_Config+0x40>)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	3b01      	subs	r3, #1
 800459c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800459e:	210f      	movs	r1, #15
 80045a0:	f04f 30ff 	mov.w	r0, #4294967295
 80045a4:	f7ff ff90 	bl	80044c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045a8:	4b05      	ldr	r3, [pc, #20]	; (80045c0 <SysTick_Config+0x40>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045ae:	4b04      	ldr	r3, [pc, #16]	; (80045c0 <SysTick_Config+0x40>)
 80045b0:	2207      	movs	r2, #7
 80045b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3708      	adds	r7, #8
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	e000e010 	.word	0xe000e010

080045c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f7ff ff2d 	bl	800442c <__NVIC_SetPriorityGrouping>
}
 80045d2:	bf00      	nop
 80045d4:	3708      	adds	r7, #8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045da:	b580      	push	{r7, lr}
 80045dc:	b086      	sub	sp, #24
 80045de:	af00      	add	r7, sp, #0
 80045e0:	4603      	mov	r3, r0
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	607a      	str	r2, [r7, #4]
 80045e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045e8:	2300      	movs	r3, #0
 80045ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045ec:	f7ff ff42 	bl	8004474 <__NVIC_GetPriorityGrouping>
 80045f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	68b9      	ldr	r1, [r7, #8]
 80045f6:	6978      	ldr	r0, [r7, #20]
 80045f8:	f7ff ff90 	bl	800451c <NVIC_EncodePriority>
 80045fc:	4602      	mov	r2, r0
 80045fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004602:	4611      	mov	r1, r2
 8004604:	4618      	mov	r0, r3
 8004606:	f7ff ff5f 	bl	80044c8 <__NVIC_SetPriority>
}
 800460a:	bf00      	nop
 800460c:	3718      	adds	r7, #24
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b082      	sub	sp, #8
 8004616:	af00      	add	r7, sp, #0
 8004618:	4603      	mov	r3, r0
 800461a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800461c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff ff35 	bl	8004490 <__NVIC_EnableIRQ>
}
 8004626:	bf00      	nop
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b082      	sub	sp, #8
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7ff ffa2 	bl	8004580 <SysTick_Config>
 800463c:	4603      	mov	r3, r0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800464a:	f000 f802 	bl	8004652 <HAL_SYSTICK_Callback>
}
 800464e:	bf00      	nop
 8004650:	bd80      	pop	{r7, pc}

08004652 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004652:	b480      	push	{r7}
 8004654:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004656:	bf00      	nop
 8004658:	46bd      	mov	sp, r7
 800465a:	bc80      	pop	{r7}
 800465c:	4770      	bx	lr
	...

08004660 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004672:	2b02      	cmp	r3, #2
 8004674:	d005      	beq.n	8004682 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2204      	movs	r2, #4
 800467a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
 8004680:	e051      	b.n	8004726 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f022 020e 	bic.w	r2, r2, #14
 8004690:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 0201 	bic.w	r2, r2, #1
 80046a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a22      	ldr	r2, [pc, #136]	; (8004730 <HAL_DMA_Abort_IT+0xd0>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d029      	beq.n	8004700 <HAL_DMA_Abort_IT+0xa0>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a20      	ldr	r2, [pc, #128]	; (8004734 <HAL_DMA_Abort_IT+0xd4>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d022      	beq.n	80046fc <HAL_DMA_Abort_IT+0x9c>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a1f      	ldr	r2, [pc, #124]	; (8004738 <HAL_DMA_Abort_IT+0xd8>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d01a      	beq.n	80046f6 <HAL_DMA_Abort_IT+0x96>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a1d      	ldr	r2, [pc, #116]	; (800473c <HAL_DMA_Abort_IT+0xdc>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d012      	beq.n	80046f0 <HAL_DMA_Abort_IT+0x90>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a1c      	ldr	r2, [pc, #112]	; (8004740 <HAL_DMA_Abort_IT+0xe0>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d00a      	beq.n	80046ea <HAL_DMA_Abort_IT+0x8a>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a1a      	ldr	r2, [pc, #104]	; (8004744 <HAL_DMA_Abort_IT+0xe4>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d102      	bne.n	80046e4 <HAL_DMA_Abort_IT+0x84>
 80046de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80046e2:	e00e      	b.n	8004702 <HAL_DMA_Abort_IT+0xa2>
 80046e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046e8:	e00b      	b.n	8004702 <HAL_DMA_Abort_IT+0xa2>
 80046ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046ee:	e008      	b.n	8004702 <HAL_DMA_Abort_IT+0xa2>
 80046f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046f4:	e005      	b.n	8004702 <HAL_DMA_Abort_IT+0xa2>
 80046f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80046fa:	e002      	b.n	8004702 <HAL_DMA_Abort_IT+0xa2>
 80046fc:	2310      	movs	r3, #16
 80046fe:	e000      	b.n	8004702 <HAL_DMA_Abort_IT+0xa2>
 8004700:	2301      	movs	r3, #1
 8004702:	4a11      	ldr	r2, [pc, #68]	; (8004748 <HAL_DMA_Abort_IT+0xe8>)
 8004704:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	4798      	blx	r3
    } 
  }
  return status;
 8004726:	7bfb      	ldrb	r3, [r7, #15]
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40020008 	.word	0x40020008
 8004734:	4002001c 	.word	0x4002001c
 8004738:	40020030 	.word	0x40020030
 800473c:	40020044 	.word	0x40020044
 8004740:	40020058 	.word	0x40020058
 8004744:	4002006c 	.word	0x4002006c
 8004748:	40020000 	.word	0x40020000

0800474c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004768:	2204      	movs	r2, #4
 800476a:	409a      	lsls	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4013      	ands	r3, r2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d04f      	beq.n	8004814 <HAL_DMA_IRQHandler+0xc8>
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	2b00      	cmp	r3, #0
 800477c:	d04a      	beq.n	8004814 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0320 	and.w	r3, r3, #32
 8004788:	2b00      	cmp	r3, #0
 800478a:	d107      	bne.n	800479c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f022 0204 	bic.w	r2, r2, #4
 800479a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a66      	ldr	r2, [pc, #408]	; (800493c <HAL_DMA_IRQHandler+0x1f0>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d029      	beq.n	80047fa <HAL_DMA_IRQHandler+0xae>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a65      	ldr	r2, [pc, #404]	; (8004940 <HAL_DMA_IRQHandler+0x1f4>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d022      	beq.n	80047f6 <HAL_DMA_IRQHandler+0xaa>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a63      	ldr	r2, [pc, #396]	; (8004944 <HAL_DMA_IRQHandler+0x1f8>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d01a      	beq.n	80047f0 <HAL_DMA_IRQHandler+0xa4>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a62      	ldr	r2, [pc, #392]	; (8004948 <HAL_DMA_IRQHandler+0x1fc>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d012      	beq.n	80047ea <HAL_DMA_IRQHandler+0x9e>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a60      	ldr	r2, [pc, #384]	; (800494c <HAL_DMA_IRQHandler+0x200>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00a      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x98>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a5f      	ldr	r2, [pc, #380]	; (8004950 <HAL_DMA_IRQHandler+0x204>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d102      	bne.n	80047de <HAL_DMA_IRQHandler+0x92>
 80047d8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80047dc:	e00e      	b.n	80047fc <HAL_DMA_IRQHandler+0xb0>
 80047de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80047e2:	e00b      	b.n	80047fc <HAL_DMA_IRQHandler+0xb0>
 80047e4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80047e8:	e008      	b.n	80047fc <HAL_DMA_IRQHandler+0xb0>
 80047ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047ee:	e005      	b.n	80047fc <HAL_DMA_IRQHandler+0xb0>
 80047f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047f4:	e002      	b.n	80047fc <HAL_DMA_IRQHandler+0xb0>
 80047f6:	2340      	movs	r3, #64	; 0x40
 80047f8:	e000      	b.n	80047fc <HAL_DMA_IRQHandler+0xb0>
 80047fa:	2304      	movs	r3, #4
 80047fc:	4a55      	ldr	r2, [pc, #340]	; (8004954 <HAL_DMA_IRQHandler+0x208>)
 80047fe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004804:	2b00      	cmp	r3, #0
 8004806:	f000 8094 	beq.w	8004932 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004812:	e08e      	b.n	8004932 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004818:	2202      	movs	r2, #2
 800481a:	409a      	lsls	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4013      	ands	r3, r2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d056      	beq.n	80048d2 <HAL_DMA_IRQHandler+0x186>
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d051      	beq.n	80048d2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0320 	and.w	r3, r3, #32
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10b      	bne.n	8004854 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 020a 	bic.w	r2, r2, #10
 800484a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a38      	ldr	r2, [pc, #224]	; (800493c <HAL_DMA_IRQHandler+0x1f0>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d029      	beq.n	80048b2 <HAL_DMA_IRQHandler+0x166>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a37      	ldr	r2, [pc, #220]	; (8004940 <HAL_DMA_IRQHandler+0x1f4>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d022      	beq.n	80048ae <HAL_DMA_IRQHandler+0x162>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a35      	ldr	r2, [pc, #212]	; (8004944 <HAL_DMA_IRQHandler+0x1f8>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d01a      	beq.n	80048a8 <HAL_DMA_IRQHandler+0x15c>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a34      	ldr	r2, [pc, #208]	; (8004948 <HAL_DMA_IRQHandler+0x1fc>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d012      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x156>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a32      	ldr	r2, [pc, #200]	; (800494c <HAL_DMA_IRQHandler+0x200>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d00a      	beq.n	800489c <HAL_DMA_IRQHandler+0x150>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a31      	ldr	r2, [pc, #196]	; (8004950 <HAL_DMA_IRQHandler+0x204>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d102      	bne.n	8004896 <HAL_DMA_IRQHandler+0x14a>
 8004890:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004894:	e00e      	b.n	80048b4 <HAL_DMA_IRQHandler+0x168>
 8004896:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800489a:	e00b      	b.n	80048b4 <HAL_DMA_IRQHandler+0x168>
 800489c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048a0:	e008      	b.n	80048b4 <HAL_DMA_IRQHandler+0x168>
 80048a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048a6:	e005      	b.n	80048b4 <HAL_DMA_IRQHandler+0x168>
 80048a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048ac:	e002      	b.n	80048b4 <HAL_DMA_IRQHandler+0x168>
 80048ae:	2320      	movs	r3, #32
 80048b0:	e000      	b.n	80048b4 <HAL_DMA_IRQHandler+0x168>
 80048b2:	2302      	movs	r3, #2
 80048b4:	4a27      	ldr	r2, [pc, #156]	; (8004954 <HAL_DMA_IRQHandler+0x208>)
 80048b6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d034      	beq.n	8004932 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80048d0:	e02f      	b.n	8004932 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	2208      	movs	r2, #8
 80048d8:	409a      	lsls	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	4013      	ands	r3, r2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d028      	beq.n	8004934 <HAL_DMA_IRQHandler+0x1e8>
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d023      	beq.n	8004934 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 020e 	bic.w	r2, r2, #14
 80048fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004904:	2101      	movs	r1, #1
 8004906:	fa01 f202 	lsl.w	r2, r1, r2
 800490a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004926:	2b00      	cmp	r3, #0
 8004928:	d004      	beq.n	8004934 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	4798      	blx	r3
    }
  }
  return;
 8004932:	bf00      	nop
 8004934:	bf00      	nop
}
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40020008 	.word	0x40020008
 8004940:	4002001c 	.word	0x4002001c
 8004944:	40020030 	.word	0x40020030
 8004948:	40020044 	.word	0x40020044
 800494c:	40020058 	.word	0x40020058
 8004950:	4002006c 	.word	0x4002006c
 8004954:	40020000 	.word	0x40020000

08004958 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004958:	b480      	push	{r7}
 800495a:	b08b      	sub	sp, #44	; 0x2c
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004962:	2300      	movs	r3, #0
 8004964:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004966:	2300      	movs	r3, #0
 8004968:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800496a:	e169      	b.n	8004c40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800496c:	2201      	movs	r2, #1
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004970:	fa02 f303 	lsl.w	r3, r2, r3
 8004974:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69fa      	ldr	r2, [r7, #28]
 800497c:	4013      	ands	r3, r2
 800497e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	429a      	cmp	r2, r3
 8004986:	f040 8158 	bne.w	8004c3a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	4a9a      	ldr	r2, [pc, #616]	; (8004bf8 <HAL_GPIO_Init+0x2a0>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d05e      	beq.n	8004a52 <HAL_GPIO_Init+0xfa>
 8004994:	4a98      	ldr	r2, [pc, #608]	; (8004bf8 <HAL_GPIO_Init+0x2a0>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d875      	bhi.n	8004a86 <HAL_GPIO_Init+0x12e>
 800499a:	4a98      	ldr	r2, [pc, #608]	; (8004bfc <HAL_GPIO_Init+0x2a4>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d058      	beq.n	8004a52 <HAL_GPIO_Init+0xfa>
 80049a0:	4a96      	ldr	r2, [pc, #600]	; (8004bfc <HAL_GPIO_Init+0x2a4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d86f      	bhi.n	8004a86 <HAL_GPIO_Init+0x12e>
 80049a6:	4a96      	ldr	r2, [pc, #600]	; (8004c00 <HAL_GPIO_Init+0x2a8>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d052      	beq.n	8004a52 <HAL_GPIO_Init+0xfa>
 80049ac:	4a94      	ldr	r2, [pc, #592]	; (8004c00 <HAL_GPIO_Init+0x2a8>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d869      	bhi.n	8004a86 <HAL_GPIO_Init+0x12e>
 80049b2:	4a94      	ldr	r2, [pc, #592]	; (8004c04 <HAL_GPIO_Init+0x2ac>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d04c      	beq.n	8004a52 <HAL_GPIO_Init+0xfa>
 80049b8:	4a92      	ldr	r2, [pc, #584]	; (8004c04 <HAL_GPIO_Init+0x2ac>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d863      	bhi.n	8004a86 <HAL_GPIO_Init+0x12e>
 80049be:	4a92      	ldr	r2, [pc, #584]	; (8004c08 <HAL_GPIO_Init+0x2b0>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d046      	beq.n	8004a52 <HAL_GPIO_Init+0xfa>
 80049c4:	4a90      	ldr	r2, [pc, #576]	; (8004c08 <HAL_GPIO_Init+0x2b0>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d85d      	bhi.n	8004a86 <HAL_GPIO_Init+0x12e>
 80049ca:	2b12      	cmp	r3, #18
 80049cc:	d82a      	bhi.n	8004a24 <HAL_GPIO_Init+0xcc>
 80049ce:	2b12      	cmp	r3, #18
 80049d0:	d859      	bhi.n	8004a86 <HAL_GPIO_Init+0x12e>
 80049d2:	a201      	add	r2, pc, #4	; (adr r2, 80049d8 <HAL_GPIO_Init+0x80>)
 80049d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d8:	08004a53 	.word	0x08004a53
 80049dc:	08004a2d 	.word	0x08004a2d
 80049e0:	08004a3f 	.word	0x08004a3f
 80049e4:	08004a81 	.word	0x08004a81
 80049e8:	08004a87 	.word	0x08004a87
 80049ec:	08004a87 	.word	0x08004a87
 80049f0:	08004a87 	.word	0x08004a87
 80049f4:	08004a87 	.word	0x08004a87
 80049f8:	08004a87 	.word	0x08004a87
 80049fc:	08004a87 	.word	0x08004a87
 8004a00:	08004a87 	.word	0x08004a87
 8004a04:	08004a87 	.word	0x08004a87
 8004a08:	08004a87 	.word	0x08004a87
 8004a0c:	08004a87 	.word	0x08004a87
 8004a10:	08004a87 	.word	0x08004a87
 8004a14:	08004a87 	.word	0x08004a87
 8004a18:	08004a87 	.word	0x08004a87
 8004a1c:	08004a35 	.word	0x08004a35
 8004a20:	08004a49 	.word	0x08004a49
 8004a24:	4a79      	ldr	r2, [pc, #484]	; (8004c0c <HAL_GPIO_Init+0x2b4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d013      	beq.n	8004a52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004a2a:	e02c      	b.n	8004a86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	623b      	str	r3, [r7, #32]
          break;
 8004a32:	e029      	b.n	8004a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	3304      	adds	r3, #4
 8004a3a:	623b      	str	r3, [r7, #32]
          break;
 8004a3c:	e024      	b.n	8004a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	3308      	adds	r3, #8
 8004a44:	623b      	str	r3, [r7, #32]
          break;
 8004a46:	e01f      	b.n	8004a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	330c      	adds	r3, #12
 8004a4e:	623b      	str	r3, [r7, #32]
          break;
 8004a50:	e01a      	b.n	8004a88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d102      	bne.n	8004a60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004a5a:	2304      	movs	r3, #4
 8004a5c:	623b      	str	r3, [r7, #32]
          break;
 8004a5e:	e013      	b.n	8004a88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d105      	bne.n	8004a74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a68:	2308      	movs	r3, #8
 8004a6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	69fa      	ldr	r2, [r7, #28]
 8004a70:	611a      	str	r2, [r3, #16]
          break;
 8004a72:	e009      	b.n	8004a88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a74:	2308      	movs	r3, #8
 8004a76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	69fa      	ldr	r2, [r7, #28]
 8004a7c:	615a      	str	r2, [r3, #20]
          break;
 8004a7e:	e003      	b.n	8004a88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004a80:	2300      	movs	r3, #0
 8004a82:	623b      	str	r3, [r7, #32]
          break;
 8004a84:	e000      	b.n	8004a88 <HAL_GPIO_Init+0x130>
          break;
 8004a86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	2bff      	cmp	r3, #255	; 0xff
 8004a8c:	d801      	bhi.n	8004a92 <HAL_GPIO_Init+0x13a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	e001      	b.n	8004a96 <HAL_GPIO_Init+0x13e>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	3304      	adds	r3, #4
 8004a96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	2bff      	cmp	r3, #255	; 0xff
 8004a9c:	d802      	bhi.n	8004aa4 <HAL_GPIO_Init+0x14c>
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	e002      	b.n	8004aaa <HAL_GPIO_Init+0x152>
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa6:	3b08      	subs	r3, #8
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	210f      	movs	r1, #15
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab8:	43db      	mvns	r3, r3
 8004aba:	401a      	ands	r2, r3
 8004abc:	6a39      	ldr	r1, [r7, #32]
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac4:	431a      	orrs	r2, r3
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 80b1 	beq.w	8004c3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004ad8:	4b4d      	ldr	r3, [pc, #308]	; (8004c10 <HAL_GPIO_Init+0x2b8>)
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	4a4c      	ldr	r2, [pc, #304]	; (8004c10 <HAL_GPIO_Init+0x2b8>)
 8004ade:	f043 0301 	orr.w	r3, r3, #1
 8004ae2:	6193      	str	r3, [r2, #24]
 8004ae4:	4b4a      	ldr	r3, [pc, #296]	; (8004c10 <HAL_GPIO_Init+0x2b8>)
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	60bb      	str	r3, [r7, #8]
 8004aee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004af0:	4a48      	ldr	r2, [pc, #288]	; (8004c14 <HAL_GPIO_Init+0x2bc>)
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	089b      	lsrs	r3, r3, #2
 8004af6:	3302      	adds	r3, #2
 8004af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004afc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b00:	f003 0303 	and.w	r3, r3, #3
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	220f      	movs	r2, #15
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	43db      	mvns	r3, r3
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	4013      	ands	r3, r2
 8004b12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a40      	ldr	r2, [pc, #256]	; (8004c18 <HAL_GPIO_Init+0x2c0>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d013      	beq.n	8004b44 <HAL_GPIO_Init+0x1ec>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a3f      	ldr	r2, [pc, #252]	; (8004c1c <HAL_GPIO_Init+0x2c4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d00d      	beq.n	8004b40 <HAL_GPIO_Init+0x1e8>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a3e      	ldr	r2, [pc, #248]	; (8004c20 <HAL_GPIO_Init+0x2c8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d007      	beq.n	8004b3c <HAL_GPIO_Init+0x1e4>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a3d      	ldr	r2, [pc, #244]	; (8004c24 <HAL_GPIO_Init+0x2cc>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d101      	bne.n	8004b38 <HAL_GPIO_Init+0x1e0>
 8004b34:	2303      	movs	r3, #3
 8004b36:	e006      	b.n	8004b46 <HAL_GPIO_Init+0x1ee>
 8004b38:	2304      	movs	r3, #4
 8004b3a:	e004      	b.n	8004b46 <HAL_GPIO_Init+0x1ee>
 8004b3c:	2302      	movs	r3, #2
 8004b3e:	e002      	b.n	8004b46 <HAL_GPIO_Init+0x1ee>
 8004b40:	2301      	movs	r3, #1
 8004b42:	e000      	b.n	8004b46 <HAL_GPIO_Init+0x1ee>
 8004b44:	2300      	movs	r3, #0
 8004b46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b48:	f002 0203 	and.w	r2, r2, #3
 8004b4c:	0092      	lsls	r2, r2, #2
 8004b4e:	4093      	lsls	r3, r2
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004b56:	492f      	ldr	r1, [pc, #188]	; (8004c14 <HAL_GPIO_Init+0x2bc>)
 8004b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5a:	089b      	lsrs	r3, r3, #2
 8004b5c:	3302      	adds	r3, #2
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d006      	beq.n	8004b7e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b70:	4b2d      	ldr	r3, [pc, #180]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	492c      	ldr	r1, [pc, #176]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	600b      	str	r3, [r1, #0]
 8004b7c:	e006      	b.n	8004b8c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b7e:	4b2a      	ldr	r3, [pc, #168]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	43db      	mvns	r3, r3
 8004b86:	4928      	ldr	r1, [pc, #160]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004b88:	4013      	ands	r3, r2
 8004b8a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d006      	beq.n	8004ba6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b98:	4b23      	ldr	r3, [pc, #140]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	4922      	ldr	r1, [pc, #136]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	604b      	str	r3, [r1, #4]
 8004ba4:	e006      	b.n	8004bb4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004ba6:	4b20      	ldr	r3, [pc, #128]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	43db      	mvns	r3, r3
 8004bae:	491e      	ldr	r1, [pc, #120]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d006      	beq.n	8004bce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004bc0:	4b19      	ldr	r3, [pc, #100]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	4918      	ldr	r1, [pc, #96]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	608b      	str	r3, [r1, #8]
 8004bcc:	e006      	b.n	8004bdc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004bce:	4b16      	ldr	r3, [pc, #88]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004bd0:	689a      	ldr	r2, [r3, #8]
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	43db      	mvns	r3, r3
 8004bd6:	4914      	ldr	r1, [pc, #80]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004bd8:	4013      	ands	r3, r2
 8004bda:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d021      	beq.n	8004c2c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004be8:	4b0f      	ldr	r3, [pc, #60]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	490e      	ldr	r1, [pc, #56]	; (8004c28 <HAL_GPIO_Init+0x2d0>)
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60cb      	str	r3, [r1, #12]
 8004bf4:	e021      	b.n	8004c3a <HAL_GPIO_Init+0x2e2>
 8004bf6:	bf00      	nop
 8004bf8:	10320000 	.word	0x10320000
 8004bfc:	10310000 	.word	0x10310000
 8004c00:	10220000 	.word	0x10220000
 8004c04:	10210000 	.word	0x10210000
 8004c08:	10120000 	.word	0x10120000
 8004c0c:	10110000 	.word	0x10110000
 8004c10:	40021000 	.word	0x40021000
 8004c14:	40010000 	.word	0x40010000
 8004c18:	40010800 	.word	0x40010800
 8004c1c:	40010c00 	.word	0x40010c00
 8004c20:	40011000 	.word	0x40011000
 8004c24:	40011400 	.word	0x40011400
 8004c28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	; (8004c5c <HAL_GPIO_Init+0x304>)
 8004c2e:	68da      	ldr	r2, [r3, #12]
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	43db      	mvns	r3, r3
 8004c34:	4909      	ldr	r1, [pc, #36]	; (8004c5c <HAL_GPIO_Init+0x304>)
 8004c36:	4013      	ands	r3, r2
 8004c38:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c46:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f47f ae8e 	bne.w	800496c <HAL_GPIO_Init+0x14>
  }
}
 8004c50:	bf00      	nop
 8004c52:	bf00      	nop
 8004c54:	372c      	adds	r7, #44	; 0x2c
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bc80      	pop	{r7}
 8004c5a:	4770      	bx	lr
 8004c5c:	40010400 	.word	0x40010400

08004c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	460b      	mov	r3, r1
 8004c6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689a      	ldr	r2, [r3, #8]
 8004c70:	887b      	ldrh	r3, [r7, #2]
 8004c72:	4013      	ands	r3, r2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	73fb      	strb	r3, [r7, #15]
 8004c7c:	e001      	b.n	8004c82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr

08004c8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
 8004c96:	460b      	mov	r3, r1
 8004c98:	807b      	strh	r3, [r7, #2]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c9e:	787b      	ldrb	r3, [r7, #1]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ca4:	887a      	ldrh	r2, [r7, #2]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004caa:	e003      	b.n	8004cb4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004cac:	887b      	ldrh	r3, [r7, #2]
 8004cae:	041a      	lsls	r2, r3, #16
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	611a      	str	r2, [r3, #16]
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bc80      	pop	{r7}
 8004cbc:	4770      	bx	lr
	...

08004cc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e26c      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 8087 	beq.w	8004dee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ce0:	4b92      	ldr	r3, [pc, #584]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 030c 	and.w	r3, r3, #12
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d00c      	beq.n	8004d06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004cec:	4b8f      	ldr	r3, [pc, #572]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f003 030c 	and.w	r3, r3, #12
 8004cf4:	2b08      	cmp	r3, #8
 8004cf6:	d112      	bne.n	8004d1e <HAL_RCC_OscConfig+0x5e>
 8004cf8:	4b8c      	ldr	r3, [pc, #560]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d04:	d10b      	bne.n	8004d1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d06:	4b89      	ldr	r3, [pc, #548]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d06c      	beq.n	8004dec <HAL_RCC_OscConfig+0x12c>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d168      	bne.n	8004dec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e246      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d26:	d106      	bne.n	8004d36 <HAL_RCC_OscConfig+0x76>
 8004d28:	4b80      	ldr	r3, [pc, #512]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a7f      	ldr	r2, [pc, #508]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	e02e      	b.n	8004d94 <HAL_RCC_OscConfig+0xd4>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10c      	bne.n	8004d58 <HAL_RCC_OscConfig+0x98>
 8004d3e:	4b7b      	ldr	r3, [pc, #492]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a7a      	ldr	r2, [pc, #488]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	4b78      	ldr	r3, [pc, #480]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a77      	ldr	r2, [pc, #476]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d54:	6013      	str	r3, [r2, #0]
 8004d56:	e01d      	b.n	8004d94 <HAL_RCC_OscConfig+0xd4>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d60:	d10c      	bne.n	8004d7c <HAL_RCC_OscConfig+0xbc>
 8004d62:	4b72      	ldr	r3, [pc, #456]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a71      	ldr	r2, [pc, #452]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	4b6f      	ldr	r3, [pc, #444]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a6e      	ldr	r2, [pc, #440]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	e00b      	b.n	8004d94 <HAL_RCC_OscConfig+0xd4>
 8004d7c:	4b6b      	ldr	r3, [pc, #428]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a6a      	ldr	r2, [pc, #424]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	4b68      	ldr	r3, [pc, #416]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a67      	ldr	r2, [pc, #412]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004d8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d013      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d9c:	f7ff fb18 	bl	80043d0 <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004da4:	f7ff fb14 	bl	80043d0 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b64      	cmp	r3, #100	; 0x64
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e1fa      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db6:	4b5d      	ldr	r3, [pc, #372]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0f0      	beq.n	8004da4 <HAL_RCC_OscConfig+0xe4>
 8004dc2:	e014      	b.n	8004dee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc4:	f7ff fb04 	bl	80043d0 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dcc:	f7ff fb00 	bl	80043d0 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b64      	cmp	r3, #100	; 0x64
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e1e6      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dde:	4b53      	ldr	r3, [pc, #332]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1f0      	bne.n	8004dcc <HAL_RCC_OscConfig+0x10c>
 8004dea:	e000      	b.n	8004dee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d063      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dfa:	4b4c      	ldr	r3, [pc, #304]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f003 030c 	and.w	r3, r3, #12
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00b      	beq.n	8004e1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e06:	4b49      	ldr	r3, [pc, #292]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d11c      	bne.n	8004e4c <HAL_RCC_OscConfig+0x18c>
 8004e12:	4b46      	ldr	r3, [pc, #280]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d116      	bne.n	8004e4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e1e:	4b43      	ldr	r3, [pc, #268]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d005      	beq.n	8004e36 <HAL_RCC_OscConfig+0x176>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d001      	beq.n	8004e36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e1ba      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e36:	4b3d      	ldr	r3, [pc, #244]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	4939      	ldr	r1, [pc, #228]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e4a:	e03a      	b.n	8004ec2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d020      	beq.n	8004e96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e54:	4b36      	ldr	r3, [pc, #216]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e56:	2201      	movs	r2, #1
 8004e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e5a:	f7ff fab9 	bl	80043d0 <HAL_GetTick>
 8004e5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e60:	e008      	b.n	8004e74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e62:	f7ff fab5 	bl	80043d0 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e19b      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e74:	4b2d      	ldr	r3, [pc, #180]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0f0      	beq.n	8004e62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e80:	4b2a      	ldr	r3, [pc, #168]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	4927      	ldr	r1, [pc, #156]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	600b      	str	r3, [r1, #0]
 8004e94:	e015      	b.n	8004ec2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e96:	4b26      	ldr	r3, [pc, #152]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9c:	f7ff fa98 	bl	80043d0 <HAL_GetTick>
 8004ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ea4:	f7ff fa94 	bl	80043d0 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e17a      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eb6:	4b1d      	ldr	r3, [pc, #116]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f0      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0308 	and.w	r3, r3, #8
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d03a      	beq.n	8004f44 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d019      	beq.n	8004f0a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ed6:	4b17      	ldr	r3, [pc, #92]	; (8004f34 <HAL_RCC_OscConfig+0x274>)
 8004ed8:	2201      	movs	r2, #1
 8004eda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004edc:	f7ff fa78 	bl	80043d0 <HAL_GetTick>
 8004ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ee2:	e008      	b.n	8004ef6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ee4:	f7ff fa74 	bl	80043d0 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	2b02      	cmp	r3, #2
 8004ef0:	d901      	bls.n	8004ef6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	e15a      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ef6:	4b0d      	ldr	r3, [pc, #52]	; (8004f2c <HAL_RCC_OscConfig+0x26c>)
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d0f0      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f02:	2001      	movs	r0, #1
 8004f04:	f000 fad8 	bl	80054b8 <RCC_Delay>
 8004f08:	e01c      	b.n	8004f44 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f0a:	4b0a      	ldr	r3, [pc, #40]	; (8004f34 <HAL_RCC_OscConfig+0x274>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f10:	f7ff fa5e 	bl	80043d0 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f16:	e00f      	b.n	8004f38 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f18:	f7ff fa5a 	bl	80043d0 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d908      	bls.n	8004f38 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e140      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
 8004f2a:	bf00      	nop
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	42420000 	.word	0x42420000
 8004f34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f38:	4b9e      	ldr	r3, [pc, #632]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1e9      	bne.n	8004f18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0304 	and.w	r3, r3, #4
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 80a6 	beq.w	800509e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f52:	2300      	movs	r3, #0
 8004f54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f56:	4b97      	ldr	r3, [pc, #604]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004f58:	69db      	ldr	r3, [r3, #28]
 8004f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10d      	bne.n	8004f7e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f62:	4b94      	ldr	r3, [pc, #592]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	4a93      	ldr	r2, [pc, #588]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f6c:	61d3      	str	r3, [r2, #28]
 8004f6e:	4b91      	ldr	r3, [pc, #580]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f76:	60bb      	str	r3, [r7, #8]
 8004f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f7e:	4b8e      	ldr	r3, [pc, #568]	; (80051b8 <HAL_RCC_OscConfig+0x4f8>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d118      	bne.n	8004fbc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f8a:	4b8b      	ldr	r3, [pc, #556]	; (80051b8 <HAL_RCC_OscConfig+0x4f8>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a8a      	ldr	r2, [pc, #552]	; (80051b8 <HAL_RCC_OscConfig+0x4f8>)
 8004f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f96:	f7ff fa1b 	bl	80043d0 <HAL_GetTick>
 8004f9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9c:	e008      	b.n	8004fb0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f9e:	f7ff fa17 	bl	80043d0 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b64      	cmp	r3, #100	; 0x64
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e0fd      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb0:	4b81      	ldr	r3, [pc, #516]	; (80051b8 <HAL_RCC_OscConfig+0x4f8>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0f0      	beq.n	8004f9e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d106      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x312>
 8004fc4:	4b7b      	ldr	r3, [pc, #492]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	4a7a      	ldr	r2, [pc, #488]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004fca:	f043 0301 	orr.w	r3, r3, #1
 8004fce:	6213      	str	r3, [r2, #32]
 8004fd0:	e02d      	b.n	800502e <HAL_RCC_OscConfig+0x36e>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10c      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x334>
 8004fda:	4b76      	ldr	r3, [pc, #472]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	4a75      	ldr	r2, [pc, #468]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004fe0:	f023 0301 	bic.w	r3, r3, #1
 8004fe4:	6213      	str	r3, [r2, #32]
 8004fe6:	4b73      	ldr	r3, [pc, #460]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	4a72      	ldr	r2, [pc, #456]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004fec:	f023 0304 	bic.w	r3, r3, #4
 8004ff0:	6213      	str	r3, [r2, #32]
 8004ff2:	e01c      	b.n	800502e <HAL_RCC_OscConfig+0x36e>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	2b05      	cmp	r3, #5
 8004ffa:	d10c      	bne.n	8005016 <HAL_RCC_OscConfig+0x356>
 8004ffc:	4b6d      	ldr	r3, [pc, #436]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	4a6c      	ldr	r2, [pc, #432]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005002:	f043 0304 	orr.w	r3, r3, #4
 8005006:	6213      	str	r3, [r2, #32]
 8005008:	4b6a      	ldr	r3, [pc, #424]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	4a69      	ldr	r2, [pc, #420]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 800500e:	f043 0301 	orr.w	r3, r3, #1
 8005012:	6213      	str	r3, [r2, #32]
 8005014:	e00b      	b.n	800502e <HAL_RCC_OscConfig+0x36e>
 8005016:	4b67      	ldr	r3, [pc, #412]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	4a66      	ldr	r2, [pc, #408]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 800501c:	f023 0301 	bic.w	r3, r3, #1
 8005020:	6213      	str	r3, [r2, #32]
 8005022:	4b64      	ldr	r3, [pc, #400]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	4a63      	ldr	r2, [pc, #396]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005028:	f023 0304 	bic.w	r3, r3, #4
 800502c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d015      	beq.n	8005062 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005036:	f7ff f9cb 	bl	80043d0 <HAL_GetTick>
 800503a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800503c:	e00a      	b.n	8005054 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800503e:	f7ff f9c7 	bl	80043d0 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	f241 3288 	movw	r2, #5000	; 0x1388
 800504c:	4293      	cmp	r3, r2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e0ab      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005054:	4b57      	ldr	r3, [pc, #348]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005056:	6a1b      	ldr	r3, [r3, #32]
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b00      	cmp	r3, #0
 800505e:	d0ee      	beq.n	800503e <HAL_RCC_OscConfig+0x37e>
 8005060:	e014      	b.n	800508c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005062:	f7ff f9b5 	bl	80043d0 <HAL_GetTick>
 8005066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005068:	e00a      	b.n	8005080 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800506a:	f7ff f9b1 	bl	80043d0 <HAL_GetTick>
 800506e:	4602      	mov	r2, r0
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	f241 3288 	movw	r2, #5000	; 0x1388
 8005078:	4293      	cmp	r3, r2
 800507a:	d901      	bls.n	8005080 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e095      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005080:	4b4c      	ldr	r3, [pc, #304]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005082:	6a1b      	ldr	r3, [r3, #32]
 8005084:	f003 0302 	and.w	r3, r3, #2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1ee      	bne.n	800506a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800508c:	7dfb      	ldrb	r3, [r7, #23]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d105      	bne.n	800509e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005092:	4b48      	ldr	r3, [pc, #288]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	4a47      	ldr	r2, [pc, #284]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005098:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800509c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 8081 	beq.w	80051aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050a8:	4b42      	ldr	r3, [pc, #264]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f003 030c 	and.w	r3, r3, #12
 80050b0:	2b08      	cmp	r3, #8
 80050b2:	d061      	beq.n	8005178 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	69db      	ldr	r3, [r3, #28]
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d146      	bne.n	800514a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050bc:	4b3f      	ldr	r3, [pc, #252]	; (80051bc <HAL_RCC_OscConfig+0x4fc>)
 80050be:	2200      	movs	r2, #0
 80050c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c2:	f7ff f985 	bl	80043d0 <HAL_GetTick>
 80050c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050c8:	e008      	b.n	80050dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ca:	f7ff f981 	bl	80043d0 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d901      	bls.n	80050dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e067      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050dc:	4b35      	ldr	r3, [pc, #212]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1f0      	bne.n	80050ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050f0:	d108      	bne.n	8005104 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050f2:	4b30      	ldr	r3, [pc, #192]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	492d      	ldr	r1, [pc, #180]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005100:	4313      	orrs	r3, r2
 8005102:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005104:	4b2b      	ldr	r3, [pc, #172]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a19      	ldr	r1, [r3, #32]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	430b      	orrs	r3, r1
 8005116:	4927      	ldr	r1, [pc, #156]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005118:	4313      	orrs	r3, r2
 800511a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800511c:	4b27      	ldr	r3, [pc, #156]	; (80051bc <HAL_RCC_OscConfig+0x4fc>)
 800511e:	2201      	movs	r2, #1
 8005120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005122:	f7ff f955 	bl	80043d0 <HAL_GetTick>
 8005126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005128:	e008      	b.n	800513c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800512a:	f7ff f951 	bl	80043d0 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e037      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800513c:	4b1d      	ldr	r3, [pc, #116]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005144:	2b00      	cmp	r3, #0
 8005146:	d0f0      	beq.n	800512a <HAL_RCC_OscConfig+0x46a>
 8005148:	e02f      	b.n	80051aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800514a:	4b1c      	ldr	r3, [pc, #112]	; (80051bc <HAL_RCC_OscConfig+0x4fc>)
 800514c:	2200      	movs	r2, #0
 800514e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005150:	f7ff f93e 	bl	80043d0 <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005156:	e008      	b.n	800516a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005158:	f7ff f93a 	bl	80043d0 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b02      	cmp	r3, #2
 8005164:	d901      	bls.n	800516a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e020      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800516a:	4b12      	ldr	r3, [pc, #72]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1f0      	bne.n	8005158 <HAL_RCC_OscConfig+0x498>
 8005176:	e018      	b.n	80051aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d101      	bne.n	8005184 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e013      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005184:	4b0b      	ldr	r3, [pc, #44]	; (80051b4 <HAL_RCC_OscConfig+0x4f4>)
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	429a      	cmp	r2, r3
 8005196:	d106      	bne.n	80051a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d001      	beq.n	80051aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e000      	b.n	80051ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	40021000 	.word	0x40021000
 80051b8:	40007000 	.word	0x40007000
 80051bc:	42420060 	.word	0x42420060

080051c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e0d0      	b.n	8005376 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051d4:	4b6a      	ldr	r3, [pc, #424]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0307 	and.w	r3, r3, #7
 80051dc:	683a      	ldr	r2, [r7, #0]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d910      	bls.n	8005204 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051e2:	4b67      	ldr	r3, [pc, #412]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f023 0207 	bic.w	r2, r3, #7
 80051ea:	4965      	ldr	r1, [pc, #404]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051f2:	4b63      	ldr	r3, [pc, #396]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	683a      	ldr	r2, [r7, #0]
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d001      	beq.n	8005204 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e0b8      	b.n	8005376 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0302 	and.w	r3, r3, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d020      	beq.n	8005252 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0304 	and.w	r3, r3, #4
 8005218:	2b00      	cmp	r3, #0
 800521a:	d005      	beq.n	8005228 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800521c:	4b59      	ldr	r3, [pc, #356]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	4a58      	ldr	r2, [pc, #352]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005222:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005226:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0308 	and.w	r3, r3, #8
 8005230:	2b00      	cmp	r3, #0
 8005232:	d005      	beq.n	8005240 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005234:	4b53      	ldr	r3, [pc, #332]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	4a52      	ldr	r2, [pc, #328]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 800523a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800523e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005240:	4b50      	ldr	r3, [pc, #320]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	494d      	ldr	r1, [pc, #308]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 800524e:	4313      	orrs	r3, r2
 8005250:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d040      	beq.n	80052e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d107      	bne.n	8005276 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005266:	4b47      	ldr	r3, [pc, #284]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d115      	bne.n	800529e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e07f      	b.n	8005376 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	2b02      	cmp	r3, #2
 800527c:	d107      	bne.n	800528e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800527e:	4b41      	ldr	r3, [pc, #260]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d109      	bne.n	800529e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e073      	b.n	8005376 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800528e:	4b3d      	ldr	r3, [pc, #244]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e06b      	b.n	8005376 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800529e:	4b39      	ldr	r3, [pc, #228]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f023 0203 	bic.w	r2, r3, #3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	4936      	ldr	r1, [pc, #216]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052b0:	f7ff f88e 	bl	80043d0 <HAL_GetTick>
 80052b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052b6:	e00a      	b.n	80052ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b8:	f7ff f88a 	bl	80043d0 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e053      	b.n	8005376 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ce:	4b2d      	ldr	r3, [pc, #180]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f003 020c 	and.w	r2, r3, #12
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	429a      	cmp	r2, r3
 80052de:	d1eb      	bne.n	80052b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052e0:	4b27      	ldr	r3, [pc, #156]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0307 	and.w	r3, r3, #7
 80052e8:	683a      	ldr	r2, [r7, #0]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d210      	bcs.n	8005310 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ee:	4b24      	ldr	r3, [pc, #144]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f023 0207 	bic.w	r2, r3, #7
 80052f6:	4922      	ldr	r1, [pc, #136]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052fe:	4b20      	ldr	r3, [pc, #128]	; (8005380 <HAL_RCC_ClockConfig+0x1c0>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0307 	and.w	r3, r3, #7
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	429a      	cmp	r2, r3
 800530a:	d001      	beq.n	8005310 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e032      	b.n	8005376 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0304 	and.w	r3, r3, #4
 8005318:	2b00      	cmp	r3, #0
 800531a:	d008      	beq.n	800532e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800531c:	4b19      	ldr	r3, [pc, #100]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	4916      	ldr	r1, [pc, #88]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 800532a:	4313      	orrs	r3, r2
 800532c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0308 	and.w	r3, r3, #8
 8005336:	2b00      	cmp	r3, #0
 8005338:	d009      	beq.n	800534e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800533a:	4b12      	ldr	r3, [pc, #72]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	490e      	ldr	r1, [pc, #56]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 800534a:	4313      	orrs	r3, r2
 800534c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800534e:	f000 f821 	bl	8005394 <HAL_RCC_GetSysClockFreq>
 8005352:	4602      	mov	r2, r0
 8005354:	4b0b      	ldr	r3, [pc, #44]	; (8005384 <HAL_RCC_ClockConfig+0x1c4>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	091b      	lsrs	r3, r3, #4
 800535a:	f003 030f 	and.w	r3, r3, #15
 800535e:	490a      	ldr	r1, [pc, #40]	; (8005388 <HAL_RCC_ClockConfig+0x1c8>)
 8005360:	5ccb      	ldrb	r3, [r1, r3]
 8005362:	fa22 f303 	lsr.w	r3, r2, r3
 8005366:	4a09      	ldr	r2, [pc, #36]	; (800538c <HAL_RCC_ClockConfig+0x1cc>)
 8005368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800536a:	4b09      	ldr	r3, [pc, #36]	; (8005390 <HAL_RCC_ClockConfig+0x1d0>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4618      	mov	r0, r3
 8005370:	f7fe ffec 	bl	800434c <HAL_InitTick>

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	40022000 	.word	0x40022000
 8005384:	40021000 	.word	0x40021000
 8005388:	0800cc5c 	.word	0x0800cc5c
 800538c:	20000058 	.word	0x20000058
 8005390:	20000074 	.word	0x20000074

08005394 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005394:	b490      	push	{r4, r7}
 8005396:	b08a      	sub	sp, #40	; 0x28
 8005398:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800539a:	4b2a      	ldr	r3, [pc, #168]	; (8005444 <HAL_RCC_GetSysClockFreq+0xb0>)
 800539c:	1d3c      	adds	r4, r7, #4
 800539e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80053a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80053a4:	f240 2301 	movw	r3, #513	; 0x201
 80053a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	61fb      	str	r3, [r7, #28]
 80053ae:	2300      	movs	r3, #0
 80053b0:	61bb      	str	r3, [r7, #24]
 80053b2:	2300      	movs	r3, #0
 80053b4:	627b      	str	r3, [r7, #36]	; 0x24
 80053b6:	2300      	movs	r3, #0
 80053b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80053be:	4b22      	ldr	r3, [pc, #136]	; (8005448 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053c4:	69fb      	ldr	r3, [r7, #28]
 80053c6:	f003 030c 	and.w	r3, r3, #12
 80053ca:	2b04      	cmp	r3, #4
 80053cc:	d002      	beq.n	80053d4 <HAL_RCC_GetSysClockFreq+0x40>
 80053ce:	2b08      	cmp	r3, #8
 80053d0:	d003      	beq.n	80053da <HAL_RCC_GetSysClockFreq+0x46>
 80053d2:	e02d      	b.n	8005430 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053d4:	4b1d      	ldr	r3, [pc, #116]	; (800544c <HAL_RCC_GetSysClockFreq+0xb8>)
 80053d6:	623b      	str	r3, [r7, #32]
      break;
 80053d8:	e02d      	b.n	8005436 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	0c9b      	lsrs	r3, r3, #18
 80053de:	f003 030f 	and.w	r3, r3, #15
 80053e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80053e6:	4413      	add	r3, r2
 80053e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80053ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d013      	beq.n	8005420 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053f8:	4b13      	ldr	r3, [pc, #76]	; (8005448 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	0c5b      	lsrs	r3, r3, #17
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005406:	4413      	add	r3, r2
 8005408:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800540c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	4a0e      	ldr	r2, [pc, #56]	; (800544c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005412:	fb02 f203 	mul.w	r2, r2, r3
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	fbb2 f3f3 	udiv	r3, r2, r3
 800541c:	627b      	str	r3, [r7, #36]	; 0x24
 800541e:	e004      	b.n	800542a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	4a0b      	ldr	r2, [pc, #44]	; (8005450 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005424:	fb02 f303 	mul.w	r3, r2, r3
 8005428:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	623b      	str	r3, [r7, #32]
      break;
 800542e:	e002      	b.n	8005436 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005430:	4b06      	ldr	r3, [pc, #24]	; (800544c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005432:	623b      	str	r3, [r7, #32]
      break;
 8005434:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005436:	6a3b      	ldr	r3, [r7, #32]
}
 8005438:	4618      	mov	r0, r3
 800543a:	3728      	adds	r7, #40	; 0x28
 800543c:	46bd      	mov	sp, r7
 800543e:	bc90      	pop	{r4, r7}
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	0800cc44 	.word	0x0800cc44
 8005448:	40021000 	.word	0x40021000
 800544c:	007a1200 	.word	0x007a1200
 8005450:	003d0900 	.word	0x003d0900

08005454 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005458:	4b02      	ldr	r3, [pc, #8]	; (8005464 <HAL_RCC_GetHCLKFreq+0x10>)
 800545a:	681b      	ldr	r3, [r3, #0]
}
 800545c:	4618      	mov	r0, r3
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr
 8005464:	20000058 	.word	0x20000058

08005468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800546c:	f7ff fff2 	bl	8005454 <HAL_RCC_GetHCLKFreq>
 8005470:	4602      	mov	r2, r0
 8005472:	4b05      	ldr	r3, [pc, #20]	; (8005488 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	0a1b      	lsrs	r3, r3, #8
 8005478:	f003 0307 	and.w	r3, r3, #7
 800547c:	4903      	ldr	r1, [pc, #12]	; (800548c <HAL_RCC_GetPCLK1Freq+0x24>)
 800547e:	5ccb      	ldrb	r3, [r1, r3]
 8005480:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005484:	4618      	mov	r0, r3
 8005486:	bd80      	pop	{r7, pc}
 8005488:	40021000 	.word	0x40021000
 800548c:	0800cc6c 	.word	0x0800cc6c

08005490 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005494:	f7ff ffde 	bl	8005454 <HAL_RCC_GetHCLKFreq>
 8005498:	4602      	mov	r2, r0
 800549a:	4b05      	ldr	r3, [pc, #20]	; (80054b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	0adb      	lsrs	r3, r3, #11
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	4903      	ldr	r1, [pc, #12]	; (80054b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054a6:	5ccb      	ldrb	r3, [r1, r3]
 80054a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40021000 	.word	0x40021000
 80054b4:	0800cc6c 	.word	0x0800cc6c

080054b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80054c0:	4b0a      	ldr	r3, [pc, #40]	; (80054ec <RCC_Delay+0x34>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a0a      	ldr	r2, [pc, #40]	; (80054f0 <RCC_Delay+0x38>)
 80054c6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ca:	0a5b      	lsrs	r3, r3, #9
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	fb02 f303 	mul.w	r3, r2, r3
 80054d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80054d4:	bf00      	nop
  }
  while (Delay --);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	1e5a      	subs	r2, r3, #1
 80054da:	60fa      	str	r2, [r7, #12]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f9      	bne.n	80054d4 <RCC_Delay+0x1c>
}
 80054e0:	bf00      	nop
 80054e2:	bf00      	nop
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bc80      	pop	{r7}
 80054ea:	4770      	bx	lr
 80054ec:	20000058 	.word	0x20000058
 80054f0:	10624dd3 	.word	0x10624dd3

080054f4 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	bc80      	pop	{r7}
 8005504:	4770      	bx	lr

08005506 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b08a      	sub	sp, #40	; 0x28
 800550a:	af02      	add	r7, sp, #8
 800550c:	60f8      	str	r0, [r7, #12]
 800550e:	60b9      	str	r1, [r7, #8]
 8005510:	603b      	str	r3, [r7, #0]
 8005512:	4613      	mov	r3, r2
 8005514:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8005516:	2300      	movs	r3, #0
 8005518:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800551a:	2300      	movs	r3, #0
 800551c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_SPI_Transmit+0x26>
 8005528:	2302      	movs	r3, #2
 800552a:	e148      	b.n	80057be <HAL_SPI_Transmit+0x2b8>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005534:	f7fe ff4c 	bl	80043d0 <HAL_GetTick>
 8005538:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b01      	cmp	r3, #1
 8005544:	d002      	beq.n	800554c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005546:	2302      	movs	r3, #2
 8005548:	77fb      	strb	r3, [r7, #31]
    goto error;
 800554a:	e12f      	b.n	80057ac <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d002      	beq.n	8005558 <HAL_SPI_Transmit+0x52>
 8005552:	88fb      	ldrh	r3, [r7, #6]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d102      	bne.n	800555e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800555c:	e126      	b.n	80057ac <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2203      	movs	r2, #3
 8005562:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	68ba      	ldr	r2, [r7, #8]
 8005570:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	88fa      	ldrh	r2, [r7, #6]
 8005576:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	88fa      	ldrh	r2, [r7, #6]
 800557c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055a4:	d107      	bne.n	80055b6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055b4:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055be:	d110      	bne.n	80055e2 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6819      	ldr	r1, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80055ce:	400b      	ands	r3, r1
 80055d0:	6013      	str	r3, [r2, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055e0:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ec:	2b40      	cmp	r3, #64	; 0x40
 80055ee:	d007      	beq.n	8005600 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005608:	d147      	bne.n	800569a <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d004      	beq.n	800561c <HAL_SPI_Transmit+0x116>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005616:	b29b      	uxth	r3, r3
 8005618:	2b01      	cmp	r3, #1
 800561a:	d138      	bne.n	800568e <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	881a      	ldrh	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	3302      	adds	r3, #2
 800562a:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005630:	b29b      	uxth	r3, r3
 8005632:	3b01      	subs	r3, #1
 8005634:	b29a      	uxth	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800563a:	e028      	b.n	800568e <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b02      	cmp	r3, #2
 8005648:	d10f      	bne.n	800566a <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	881a      	ldrh	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	3302      	adds	r3, #2
 8005658:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800565e:	b29b      	uxth	r3, r3
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	86da      	strh	r2, [r3, #54]	; 0x36
 8005668:	e011      	b.n	800568e <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00b      	beq.n	8005688 <HAL_SPI_Transmit+0x182>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005676:	d00a      	beq.n	800568e <HAL_SPI_Transmit+0x188>
 8005678:	f7fe feaa 	bl	80043d0 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d802      	bhi.n	800568e <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800568c:	e08e      	b.n	80057ac <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005692:	b29b      	uxth	r3, r3
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1d1      	bne.n	800563c <HAL_SPI_Transmit+0x136>
 8005698:	e048      	b.n	800572c <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d004      	beq.n	80056ac <HAL_SPI_Transmit+0x1a6>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d13a      	bne.n	8005722 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	330c      	adds	r3, #12
 80056b2:	68ba      	ldr	r2, [r7, #8]
 80056b4:	7812      	ldrb	r2, [r2, #0]
 80056b6:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	3301      	adds	r3, #1
 80056bc:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80056cc:	e029      	b.n	8005722 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d110      	bne.n	80056fe <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	330c      	adds	r3, #12
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	7812      	ldrb	r2, [r2, #0]
 80056e6:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	3301      	adds	r3, #1
 80056ec:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	3b01      	subs	r3, #1
 80056f6:	b29a      	uxth	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80056fc:	e011      	b.n	8005722 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00b      	beq.n	800571c <HAL_SPI_Transmit+0x216>
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570a:	d00a      	beq.n	8005722 <HAL_SPI_Transmit+0x21c>
 800570c:	f7fe fe60 	bl	80043d0 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	429a      	cmp	r2, r3
 800571a:	d802      	bhi.n	8005722 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005720:	e044      	b.n	80057ac <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005726:	b29b      	uxth	r3, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1d0      	bne.n	80056ce <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	2201      	movs	r2, #1
 8005734:	2102      	movs	r1, #2
 8005736:	68f8      	ldr	r0, [r7, #12]
 8005738:	f000 f845 	bl	80057c6 <SPI_WaitFlagStateUntilTimeout>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	d002      	beq.n	8005748 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005746:	e031      	b.n	80057ac <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	6839      	ldr	r1, [r7, #0]
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f000 f8a3 	bl	8005898 <SPI_CheckFlag_BSY>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d005      	beq.n	8005764 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2220      	movs	r2, #32
 8005760:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005762:	e023      	b.n	80057ac <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10a      	bne.n	8005782 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800576c:	2300      	movs	r3, #0
 800576e:	617b      	str	r3, [r7, #20]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	617b      	str	r3, [r7, #20]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	617b      	str	r3, [r7, #20]
 8005780:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005786:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800578a:	d107      	bne.n	800579c <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800579a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	77fb      	strb	r3, [r7, #31]
 80057a8:	e000      	b.n	80057ac <HAL_SPI_Transmit+0x2a6>
  }

error:
 80057aa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3720      	adds	r7, #32
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b084      	sub	sp, #16
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	607a      	str	r2, [r7, #4]
 80057d2:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80057d4:	e04d      	b.n	8005872 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057dc:	d049      	beq.n	8005872 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d007      	beq.n	80057f4 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80057e4:	f7fe fdf4 	bl	80043d0 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d83e      	bhi.n	8005872 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005802:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800580c:	d111      	bne.n	8005832 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005816:	d004      	beq.n	8005822 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005820:	d107      	bne.n	8005832 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005830:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800583a:	d110      	bne.n	800585e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6819      	ldr	r1, [r3, #0]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800584a:	400b      	ands	r3, r1
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800585c:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e00e      	b.n	8005890 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689a      	ldr	r2, [r3, #8]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	4013      	ands	r3, r2
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	429a      	cmp	r2, r3
 8005880:	d101      	bne.n	8005886 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8005882:	2201      	movs	r2, #1
 8005884:	e000      	b.n	8005888 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8005886:	2200      	movs	r2, #0
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	429a      	cmp	r2, r3
 800588c:	d1a3      	bne.n	80057d6 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800588e:	2300      	movs	r3, #0
}
 8005890:	4618      	mov	r0, r3
 8005892:	3710      	adds	r7, #16
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af02      	add	r7, sp, #8
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2200      	movs	r2, #0
 80058ac:	2180      	movs	r1, #128	; 0x80
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f7ff ff89 	bl	80057c6 <SPI_WaitFlagStateUntilTimeout>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d007      	beq.n	80058ca <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058be:	f043 0220 	orr.w	r2, r3, #32
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e000      	b.n	80058cc <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e057      	b.n	8005996 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d102      	bne.n	80058f8 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff fdfe 	bl	80054f4 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800590e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685a      	ldr	r2, [r3, #4]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	431a      	orrs	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	431a      	orrs	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	431a      	orrs	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	431a      	orrs	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005934:	431a      	orrs	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	69db      	ldr	r3, [r3, #28]
 800593a:	431a      	orrs	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a1b      	ldr	r3, [r3, #32]
 8005940:	ea42 0103 	orr.w	r1, r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	430a      	orrs	r2, r1
 800594e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	0c1b      	lsrs	r3, r3, #16
 8005956:	f003 0104 	and.w	r1, r3, #4
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	430a      	orrs	r2, r1
 8005964:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800596e:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	69da      	ldr	r2, [r3, #28]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800597e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8005980:	4b07      	ldr	r3, [pc, #28]	; (80059a0 <HAL_SPI_Init+0xcc>)
 8005982:	2200      	movs	r2, #0
 8005984:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	20000ff0 	.word	0x20000ff0

080059a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e01d      	b.n	80059f2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d106      	bne.n	80059d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f815 	bl	80059fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2202      	movs	r2, #2
 80059d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	3304      	adds	r3, #4
 80059e0:	4619      	mov	r1, r3
 80059e2:	4610      	mov	r0, r2
 80059e4:	f000 f836 	bl	8005a54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}

080059fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b083      	sub	sp, #12
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005a02:	bf00      	nop
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bc80      	pop	{r7}
 8005a0a:	4770      	bx	lr

08005a0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f042 0201 	orr.w	r2, r2, #1
 8005a22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f003 0307 	and.w	r3, r3, #7
 8005a2e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2b06      	cmp	r3, #6
 8005a34:	d007      	beq.n	8005a46 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f042 0201 	orr.w	r2, r2, #1
 8005a44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3714      	adds	r7, #20
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bc80      	pop	{r7}
 8005a50:	4770      	bx	lr
	...

08005a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a29      	ldr	r2, [pc, #164]	; (8005b0c <TIM_Base_SetConfig+0xb8>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d00b      	beq.n	8005a84 <TIM_Base_SetConfig+0x30>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a72:	d007      	beq.n	8005a84 <TIM_Base_SetConfig+0x30>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a26      	ldr	r2, [pc, #152]	; (8005b10 <TIM_Base_SetConfig+0xbc>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d003      	beq.n	8005a84 <TIM_Base_SetConfig+0x30>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a25      	ldr	r2, [pc, #148]	; (8005b14 <TIM_Base_SetConfig+0xc0>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d108      	bne.n	8005a96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a1c      	ldr	r2, [pc, #112]	; (8005b0c <TIM_Base_SetConfig+0xb8>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00b      	beq.n	8005ab6 <TIM_Base_SetConfig+0x62>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa4:	d007      	beq.n	8005ab6 <TIM_Base_SetConfig+0x62>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a19      	ldr	r2, [pc, #100]	; (8005b10 <TIM_Base_SetConfig+0xbc>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d003      	beq.n	8005ab6 <TIM_Base_SetConfig+0x62>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a18      	ldr	r2, [pc, #96]	; (8005b14 <TIM_Base_SetConfig+0xc0>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d108      	bne.n	8005ac8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a07      	ldr	r2, [pc, #28]	; (8005b0c <TIM_Base_SetConfig+0xb8>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d103      	bne.n	8005afc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	691a      	ldr	r2, [r3, #16]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	615a      	str	r2, [r3, #20]
}
 8005b02:	bf00      	nop
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bc80      	pop	{r7}
 8005b0a:	4770      	bx	lr
 8005b0c:	40012c00 	.word	0x40012c00
 8005b10:	40000400 	.word	0x40000400
 8005b14:	40000800 	.word	0x40000800

08005b18 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d101      	bne.n	8005b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e03f      	b.n	8005baa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d106      	bne.n	8005b44 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fd f9fc 	bl	8002f3c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2224      	movs	r2, #36	; 0x24
 8005b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b5a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 fae3 	bl	8006128 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	691a      	ldr	r2, [r3, #16]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	695a      	ldr	r2, [r3, #20]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b80:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68da      	ldr	r2, [r3, #12]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b90:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3708      	adds	r7, #8
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b085      	sub	sp, #20
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	60f8      	str	r0, [r7, #12]
 8005bba:	60b9      	str	r1, [r7, #8]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d130      	bne.n	8005c2e <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d002      	beq.n	8005bd8 <HAL_UART_Transmit_IT+0x26>
 8005bd2:	88fb      	ldrh	r3, [r7, #6]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d101      	bne.n	8005bdc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e029      	b.n	8005c30 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d101      	bne.n	8005bea <HAL_UART_Transmit_IT+0x38>
 8005be6:	2302      	movs	r3, #2
 8005be8:	e022      	b.n	8005c30 <HAL_UART_Transmit_IT+0x7e>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	88fa      	ldrh	r2, [r7, #6]
 8005bfc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	88fa      	ldrh	r2, [r7, #6]
 8005c02:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2221      	movs	r2, #33	; 0x21
 8005c0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68da      	ldr	r2, [r3, #12]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c28:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e000      	b.n	8005c30 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005c2e:	2302      	movs	r3, #2
  }
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3714      	adds	r7, #20
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bc80      	pop	{r7}
 8005c38:	4770      	bx	lr

08005c3a <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b085      	sub	sp, #20
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	60f8      	str	r0, [r7, #12]
 8005c42:	60b9      	str	r1, [r7, #8]
 8005c44:	4613      	mov	r3, r2
 8005c46:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	d140      	bne.n	8005cd6 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <HAL_UART_Receive_IT+0x26>
 8005c5a:	88fb      	ldrh	r3, [r7, #6]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e039      	b.n	8005cd8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d101      	bne.n	8005c72 <HAL_UART_Receive_IT+0x38>
 8005c6e:	2302      	movs	r3, #2
 8005c70:	e032      	b.n	8005cd8 <HAL_UART_Receive_IT+0x9e>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	88fa      	ldrh	r2, [r7, #6]
 8005c84:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	88fa      	ldrh	r2, [r7, #6]
 8005c8a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2222      	movs	r2, #34	; 0x22
 8005c96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68da      	ldr	r2, [r3, #12]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cb0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	695a      	ldr	r2, [r3, #20]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 0201 	orr.w	r2, r2, #1
 8005cc0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68da      	ldr	r2, [r3, #12]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f042 0220 	orr.w	r2, r2, #32
 8005cd0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e000      	b.n	8005cd8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005cd6:	2302      	movs	r3, #2
  }
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3714      	adds	r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bc80      	pop	{r7}
 8005ce0:	4770      	bx	lr
	...

08005ce4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b088      	sub	sp, #32
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005d04:	2300      	movs	r3, #0
 8005d06:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	f003 030f 	and.w	r3, r3, #15
 8005d12:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10d      	bne.n	8005d36 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	f003 0320 	and.w	r3, r3, #32
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d008      	beq.n	8005d36 <HAL_UART_IRQHandler+0x52>
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d003      	beq.n	8005d36 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f979 	bl	8006026 <UART_Receive_IT>
      return;
 8005d34:	e0cb      	b.n	8005ece <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 80ab 	beq.w	8005e94 <HAL_UART_IRQHandler+0x1b0>
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d105      	bne.n	8005d54 <HAL_UART_IRQHandler+0x70>
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f000 80a0 	beq.w	8005e94 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <HAL_UART_IRQHandler+0x90>
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d6c:	f043 0201 	orr.w	r2, r3, #1
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f003 0304 	and.w	r3, r3, #4
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00a      	beq.n	8005d94 <HAL_UART_IRQHandler+0xb0>
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d005      	beq.n	8005d94 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d8c:	f043 0202 	orr.w	r2, r3, #2
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00a      	beq.n	8005db4 <HAL_UART_IRQHandler+0xd0>
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	f003 0301 	and.w	r3, r3, #1
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d005      	beq.n	8005db4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dac:	f043 0204 	orr.w	r2, r3, #4
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	f003 0308 	and.w	r3, r3, #8
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00a      	beq.n	8005dd4 <HAL_UART_IRQHandler+0xf0>
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d005      	beq.n	8005dd4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dcc:	f043 0208 	orr.w	r2, r3, #8
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d077      	beq.n	8005ecc <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	f003 0320 	and.w	r3, r3, #32
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d007      	beq.n	8005df6 <HAL_UART_IRQHandler+0x112>
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	f003 0320 	and.w	r3, r3, #32
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d002      	beq.n	8005df6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f918 	bl	8006026 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	bf14      	ite	ne
 8005e04:	2301      	movne	r3, #1
 8005e06:	2300      	moveq	r3, #0
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e10:	f003 0308 	and.w	r3, r3, #8
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d102      	bne.n	8005e1e <HAL_UART_IRQHandler+0x13a>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d031      	beq.n	8005e82 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 f863 	bl	8005eea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d023      	beq.n	8005e7a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	695a      	ldr	r2, [r3, #20]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e40:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d013      	beq.n	8005e72 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e4e:	4a21      	ldr	r2, [pc, #132]	; (8005ed4 <HAL_UART_IRQHandler+0x1f0>)
 8005e50:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fe fc02 	bl	8004660 <HAL_DMA_Abort_IT>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d016      	beq.n	8005e90 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e6c:	4610      	mov	r0, r2
 8005e6e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e70:	e00e      	b.n	8005e90 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fd f93a 	bl	80030ec <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e78:	e00a      	b.n	8005e90 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f7fd f936 	bl	80030ec <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e80:	e006      	b.n	8005e90 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7fd f932 	bl	80030ec <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005e8e:	e01d      	b.n	8005ecc <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e90:	bf00      	nop
    return;
 8005e92:	e01b      	b.n	8005ecc <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d008      	beq.n	8005eb0 <HAL_UART_IRQHandler+0x1cc>
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 f84f 	bl	8005f4c <UART_Transmit_IT>
    return;
 8005eae:	e00e      	b.n	8005ece <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d009      	beq.n	8005ece <HAL_UART_IRQHandler+0x1ea>
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d004      	beq.n	8005ece <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 f896 	bl	8005ff6 <UART_EndTransmit_IT>
    return;
 8005eca:	e000      	b.n	8005ece <HAL_UART_IRQHandler+0x1ea>
    return;
 8005ecc:	bf00      	nop
  }
}
 8005ece:	3720      	adds	r7, #32
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	08005f25 	.word	0x08005f25

08005ed8 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005ee0:	bf00      	nop
 8005ee2:	370c      	adds	r7, #12
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr

08005eea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b083      	sub	sp, #12
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68da      	ldr	r2, [r3, #12]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f00:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	695a      	ldr	r2, [r3, #20]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 0201 	bic.w	r2, r2, #1
 8005f10:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005f1a:	bf00      	nop
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bc80      	pop	{r7}
 8005f22:	4770      	bx	lr

08005f24 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2200      	movs	r2, #0
 8005f36:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f7fd f8d4 	bl	80030ec <HAL_UART_ErrorCallback>
}
 8005f44:	bf00      	nop
 8005f46:	3710      	adds	r7, #16
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	2b21      	cmp	r3, #33	; 0x21
 8005f5e:	d144      	bne.n	8005fea <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f68:	d11a      	bne.n	8005fa0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	461a      	mov	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f7e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d105      	bne.n	8005f94 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a1b      	ldr	r3, [r3, #32]
 8005f8c:	1c9a      	adds	r2, r3, #2
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	621a      	str	r2, [r3, #32]
 8005f92:	e00e      	b.n	8005fb2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	621a      	str	r2, [r3, #32]
 8005f9e:	e008      	b.n	8005fb2 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	1c59      	adds	r1, r3, #1
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	6211      	str	r1, [r2, #32]
 8005faa:	781a      	ldrb	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d10f      	bne.n	8005fe6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68da      	ldr	r2, [r3, #12]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68da      	ldr	r2, [r3, #12]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fe4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e000      	b.n	8005fec <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005fea:	2302      	movs	r3, #2
  }
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3714      	adds	r7, #20
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bc80      	pop	{r7}
 8005ff4:	4770      	bx	lr

08005ff6 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b082      	sub	sp, #8
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68da      	ldr	r2, [r3, #12]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800600c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2220      	movs	r2, #32
 8006012:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7ff ff5e 	bl	8005ed8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3708      	adds	r7, #8
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b22      	cmp	r3, #34	; 0x22
 8006038:	d171      	bne.n	800611e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006042:	d123      	bne.n	800608c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006048:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10e      	bne.n	8006070 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	b29b      	uxth	r3, r3
 800605a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800605e:	b29a      	uxth	r2, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006068:	1c9a      	adds	r2, r3, #2
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	629a      	str	r2, [r3, #40]	; 0x28
 800606e:	e029      	b.n	80060c4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	b29b      	uxth	r3, r3
 8006078:	b2db      	uxtb	r3, r3
 800607a:	b29a      	uxth	r2, r3
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006084:	1c5a      	adds	r2, r3, #1
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	629a      	str	r2, [r3, #40]	; 0x28
 800608a:	e01b      	b.n	80060c4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	691b      	ldr	r3, [r3, #16]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d10a      	bne.n	80060aa <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	6858      	ldr	r0, [r3, #4]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609e:	1c59      	adds	r1, r3, #1
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	6291      	str	r1, [r2, #40]	; 0x28
 80060a4:	b2c2      	uxtb	r2, r0
 80060a6:	701a      	strb	r2, [r3, #0]
 80060a8:	e00c      	b.n	80060c4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b6:	1c58      	adds	r0, r3, #1
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	6288      	str	r0, [r1, #40]	; 0x28
 80060bc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80060c0:	b2d2      	uxtb	r2, r2
 80060c2:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3b01      	subs	r3, #1
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	4619      	mov	r1, r3
 80060d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d120      	bne.n	800611a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 0220 	bic.w	r2, r2, #32
 80060e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68da      	ldr	r2, [r3, #12]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060f6:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	695a      	ldr	r2, [r3, #20]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0201 	bic.w	r2, r2, #1
 8006106:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2220      	movs	r2, #32
 800610c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f7fc fec1 	bl	8002e98 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	e002      	b.n	8006120 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800611a:	2300      	movs	r3, #0
 800611c:	e000      	b.n	8006120 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800611e:	2302      	movs	r3, #2
  }
}
 8006120:	4618      	mov	r0, r3
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006128:	b5b0      	push	{r4, r5, r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006130:	2300      	movs	r3, #0
 8006132:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	68da      	ldr	r2, [r3, #12]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	4313      	orrs	r3, r2
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	4313      	orrs	r3, r2
 800615e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800616a:	f023 030c 	bic.w	r3, r3, #12
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	6812      	ldr	r2, [r2, #0]
 8006172:	68f9      	ldr	r1, [r7, #12]
 8006174:	430b      	orrs	r3, r1
 8006176:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699a      	ldr	r2, [r3, #24]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	430a      	orrs	r2, r1
 800618c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a6f      	ldr	r2, [pc, #444]	; (8006350 <UART_SetConfig+0x228>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d16b      	bne.n	8006270 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006198:	f7ff f97a 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 800619c:	4602      	mov	r2, r0
 800619e:	4613      	mov	r3, r2
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	4413      	add	r3, r2
 80061a4:	009a      	lsls	r2, r3, #2
 80061a6:	441a      	add	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b2:	4a68      	ldr	r2, [pc, #416]	; (8006354 <UART_SetConfig+0x22c>)
 80061b4:	fba2 2303 	umull	r2, r3, r2, r3
 80061b8:	095b      	lsrs	r3, r3, #5
 80061ba:	011c      	lsls	r4, r3, #4
 80061bc:	f7ff f968 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 80061c0:	4602      	mov	r2, r0
 80061c2:	4613      	mov	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	009a      	lsls	r2, r3, #2
 80061ca:	441a      	add	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	fbb2 f5f3 	udiv	r5, r2, r3
 80061d6:	f7ff f95b 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 80061da:	4602      	mov	r2, r0
 80061dc:	4613      	mov	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	009a      	lsls	r2, r3, #2
 80061e4:	441a      	add	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80061f0:	4a58      	ldr	r2, [pc, #352]	; (8006354 <UART_SetConfig+0x22c>)
 80061f2:	fba2 2303 	umull	r2, r3, r2, r3
 80061f6:	095b      	lsrs	r3, r3, #5
 80061f8:	2264      	movs	r2, #100	; 0x64
 80061fa:	fb02 f303 	mul.w	r3, r2, r3
 80061fe:	1aeb      	subs	r3, r5, r3
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	3332      	adds	r3, #50	; 0x32
 8006204:	4a53      	ldr	r2, [pc, #332]	; (8006354 <UART_SetConfig+0x22c>)
 8006206:	fba2 2303 	umull	r2, r3, r2, r3
 800620a:	095b      	lsrs	r3, r3, #5
 800620c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006210:	441c      	add	r4, r3
 8006212:	f7ff f93d 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 8006216:	4602      	mov	r2, r0
 8006218:	4613      	mov	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	009a      	lsls	r2, r3, #2
 8006220:	441a      	add	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	fbb2 f5f3 	udiv	r5, r2, r3
 800622c:	f7ff f930 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 8006230:	4602      	mov	r2, r0
 8006232:	4613      	mov	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4413      	add	r3, r2
 8006238:	009a      	lsls	r2, r3, #2
 800623a:	441a      	add	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	fbb2 f3f3 	udiv	r3, r2, r3
 8006246:	4a43      	ldr	r2, [pc, #268]	; (8006354 <UART_SetConfig+0x22c>)
 8006248:	fba2 2303 	umull	r2, r3, r2, r3
 800624c:	095b      	lsrs	r3, r3, #5
 800624e:	2264      	movs	r2, #100	; 0x64
 8006250:	fb02 f303 	mul.w	r3, r2, r3
 8006254:	1aeb      	subs	r3, r5, r3
 8006256:	011b      	lsls	r3, r3, #4
 8006258:	3332      	adds	r3, #50	; 0x32
 800625a:	4a3e      	ldr	r2, [pc, #248]	; (8006354 <UART_SetConfig+0x22c>)
 800625c:	fba2 2303 	umull	r2, r3, r2, r3
 8006260:	095b      	lsrs	r3, r3, #5
 8006262:	f003 020f 	and.w	r2, r3, #15
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4422      	add	r2, r4
 800626c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800626e:	e06a      	b.n	8006346 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006270:	f7ff f8fa 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 8006274:	4602      	mov	r2, r0
 8006276:	4613      	mov	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4413      	add	r3, r2
 800627c:	009a      	lsls	r2, r3, #2
 800627e:	441a      	add	r2, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	009b      	lsls	r3, r3, #2
 8006286:	fbb2 f3f3 	udiv	r3, r2, r3
 800628a:	4a32      	ldr	r2, [pc, #200]	; (8006354 <UART_SetConfig+0x22c>)
 800628c:	fba2 2303 	umull	r2, r3, r2, r3
 8006290:	095b      	lsrs	r3, r3, #5
 8006292:	011c      	lsls	r4, r3, #4
 8006294:	f7ff f8e8 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 8006298:	4602      	mov	r2, r0
 800629a:	4613      	mov	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	4413      	add	r3, r2
 80062a0:	009a      	lsls	r2, r3, #2
 80062a2:	441a      	add	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	fbb2 f5f3 	udiv	r5, r2, r3
 80062ae:	f7ff f8db 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 80062b2:	4602      	mov	r2, r0
 80062b4:	4613      	mov	r3, r2
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	4413      	add	r3, r2
 80062ba:	009a      	lsls	r2, r3, #2
 80062bc:	441a      	add	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c8:	4a22      	ldr	r2, [pc, #136]	; (8006354 <UART_SetConfig+0x22c>)
 80062ca:	fba2 2303 	umull	r2, r3, r2, r3
 80062ce:	095b      	lsrs	r3, r3, #5
 80062d0:	2264      	movs	r2, #100	; 0x64
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	1aeb      	subs	r3, r5, r3
 80062d8:	011b      	lsls	r3, r3, #4
 80062da:	3332      	adds	r3, #50	; 0x32
 80062dc:	4a1d      	ldr	r2, [pc, #116]	; (8006354 <UART_SetConfig+0x22c>)
 80062de:	fba2 2303 	umull	r2, r3, r2, r3
 80062e2:	095b      	lsrs	r3, r3, #5
 80062e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062e8:	441c      	add	r4, r3
 80062ea:	f7ff f8bd 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 80062ee:	4602      	mov	r2, r0
 80062f0:	4613      	mov	r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	4413      	add	r3, r2
 80062f6:	009a      	lsls	r2, r3, #2
 80062f8:	441a      	add	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	fbb2 f5f3 	udiv	r5, r2, r3
 8006304:	f7ff f8b0 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 8006308:	4602      	mov	r2, r0
 800630a:	4613      	mov	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	009a      	lsls	r2, r3, #2
 8006312:	441a      	add	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	fbb2 f3f3 	udiv	r3, r2, r3
 800631e:	4a0d      	ldr	r2, [pc, #52]	; (8006354 <UART_SetConfig+0x22c>)
 8006320:	fba2 2303 	umull	r2, r3, r2, r3
 8006324:	095b      	lsrs	r3, r3, #5
 8006326:	2264      	movs	r2, #100	; 0x64
 8006328:	fb02 f303 	mul.w	r3, r2, r3
 800632c:	1aeb      	subs	r3, r5, r3
 800632e:	011b      	lsls	r3, r3, #4
 8006330:	3332      	adds	r3, #50	; 0x32
 8006332:	4a08      	ldr	r2, [pc, #32]	; (8006354 <UART_SetConfig+0x22c>)
 8006334:	fba2 2303 	umull	r2, r3, r2, r3
 8006338:	095b      	lsrs	r3, r3, #5
 800633a:	f003 020f 	and.w	r2, r3, #15
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4422      	add	r2, r4
 8006344:	609a      	str	r2, [r3, #8]
}
 8006346:	bf00      	nop
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bdb0      	pop	{r4, r5, r7, pc}
 800634e:	bf00      	nop
 8006350:	40013800 	.word	0x40013800
 8006354:	51eb851f 	.word	0x51eb851f

08006358 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006358:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800635a:	e003      	b.n	8006364 <LoopCopyDataInit>

0800635c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800635c:	4b12      	ldr	r3, [pc, #72]	; (80063a8 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800635e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006360:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006362:	3104      	adds	r1, #4

08006364 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006364:	4811      	ldr	r0, [pc, #68]	; (80063ac <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8006366:	4b12      	ldr	r3, [pc, #72]	; (80063b0 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8006368:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800636a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800636c:	d3f6      	bcc.n	800635c <CopyDataInit>
  ldr r2, =_sbss
 800636e:	4a11      	ldr	r2, [pc, #68]	; (80063b4 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8006370:	e002      	b.n	8006378 <LoopFillZerobss>

08006372 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006372:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006374:	f842 3b04 	str.w	r3, [r2], #4

08006378 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006378:	4b0f      	ldr	r3, [pc, #60]	; (80063b8 <LoopPaintStack+0x30>)
  cmp r2, r3
 800637a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800637c:	d3f9      	bcc.n	8006372 <FillZerobss>

  ldr r3, =0x55555555
 800637e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8006382:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8006386:	4a0c      	ldr	r2, [pc, #48]	; (80063b8 <LoopPaintStack+0x30>)

08006388 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8006388:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800638c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800638e:	d1fb      	bne.n	8006388 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006390:	f7fd f848 	bl	8003424 <SystemInit>
    bl  SystemCoreClockUpdate
 8006394:	f7fd f87a 	bl	800348c <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8006398:	f7fb fe7e 	bl	8002098 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 800639c:	f000 f816 	bl	80063cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80063a0:	f7fa fdd4 	bl	8000f4c <main>
  b Infinite_Loop
 80063a4:	f000 b80a 	b.w	80063bc <Default_Handler>
  ldr r3, =_sidata
 80063a8:	0800e158 	.word	0x0800e158
  ldr r0, =_sdata
 80063ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80063b0:	20000a28 	.word	0x20000a28
  ldr r2, =_sbss
 80063b4:	20000a28 	.word	0x20000a28
  ldr r3, = _ebss
 80063b8:	200010e8 	.word	0x200010e8

080063bc <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80063bc:	e7fe      	b.n	80063bc <Default_Handler>
	...

080063c0 <__errno>:
 80063c0:	4b01      	ldr	r3, [pc, #4]	; (80063c8 <__errno+0x8>)
 80063c2:	6818      	ldr	r0, [r3, #0]
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	2000007c 	.word	0x2000007c

080063cc <__libc_init_array>:
 80063cc:	b570      	push	{r4, r5, r6, lr}
 80063ce:	2600      	movs	r6, #0
 80063d0:	4d0c      	ldr	r5, [pc, #48]	; (8006404 <__libc_init_array+0x38>)
 80063d2:	4c0d      	ldr	r4, [pc, #52]	; (8006408 <__libc_init_array+0x3c>)
 80063d4:	1b64      	subs	r4, r4, r5
 80063d6:	10a4      	asrs	r4, r4, #2
 80063d8:	42a6      	cmp	r6, r4
 80063da:	d109      	bne.n	80063f0 <__libc_init_array+0x24>
 80063dc:	f006 f930 	bl	800c640 <_init>
 80063e0:	2600      	movs	r6, #0
 80063e2:	4d0a      	ldr	r5, [pc, #40]	; (800640c <__libc_init_array+0x40>)
 80063e4:	4c0a      	ldr	r4, [pc, #40]	; (8006410 <__libc_init_array+0x44>)
 80063e6:	1b64      	subs	r4, r4, r5
 80063e8:	10a4      	asrs	r4, r4, #2
 80063ea:	42a6      	cmp	r6, r4
 80063ec:	d105      	bne.n	80063fa <__libc_init_array+0x2e>
 80063ee:	bd70      	pop	{r4, r5, r6, pc}
 80063f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80063f4:	4798      	blx	r3
 80063f6:	3601      	adds	r6, #1
 80063f8:	e7ee      	b.n	80063d8 <__libc_init_array+0xc>
 80063fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80063fe:	4798      	blx	r3
 8006400:	3601      	adds	r6, #1
 8006402:	e7f2      	b.n	80063ea <__libc_init_array+0x1e>
 8006404:	0800e14c 	.word	0x0800e14c
 8006408:	0800e14c 	.word	0x0800e14c
 800640c:	0800e14c 	.word	0x0800e14c
 8006410:	0800e154 	.word	0x0800e154

08006414 <malloc>:
 8006414:	4b02      	ldr	r3, [pc, #8]	; (8006420 <malloc+0xc>)
 8006416:	4601      	mov	r1, r0
 8006418:	6818      	ldr	r0, [r3, #0]
 800641a:	f000 b803 	b.w	8006424 <_malloc_r>
 800641e:	bf00      	nop
 8006420:	2000007c 	.word	0x2000007c

08006424 <_malloc_r>:
 8006424:	f101 030b 	add.w	r3, r1, #11
 8006428:	2b16      	cmp	r3, #22
 800642a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800642e:	4605      	mov	r5, r0
 8006430:	d906      	bls.n	8006440 <_malloc_r+0x1c>
 8006432:	f033 0707 	bics.w	r7, r3, #7
 8006436:	d504      	bpl.n	8006442 <_malloc_r+0x1e>
 8006438:	230c      	movs	r3, #12
 800643a:	602b      	str	r3, [r5, #0]
 800643c:	2400      	movs	r4, #0
 800643e:	e1ae      	b.n	800679e <_malloc_r+0x37a>
 8006440:	2710      	movs	r7, #16
 8006442:	42b9      	cmp	r1, r7
 8006444:	d8f8      	bhi.n	8006438 <_malloc_r+0x14>
 8006446:	4628      	mov	r0, r5
 8006448:	f000 fa36 	bl	80068b8 <__malloc_lock>
 800644c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8006450:	4ec3      	ldr	r6, [pc, #780]	; (8006760 <_malloc_r+0x33c>)
 8006452:	d238      	bcs.n	80064c6 <_malloc_r+0xa2>
 8006454:	f107 0208 	add.w	r2, r7, #8
 8006458:	4432      	add	r2, r6
 800645a:	6854      	ldr	r4, [r2, #4]
 800645c:	f1a2 0108 	sub.w	r1, r2, #8
 8006460:	428c      	cmp	r4, r1
 8006462:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8006466:	d102      	bne.n	800646e <_malloc_r+0x4a>
 8006468:	68d4      	ldr	r4, [r2, #12]
 800646a:	42a2      	cmp	r2, r4
 800646c:	d010      	beq.n	8006490 <_malloc_r+0x6c>
 800646e:	6863      	ldr	r3, [r4, #4]
 8006470:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006474:	f023 0303 	bic.w	r3, r3, #3
 8006478:	60ca      	str	r2, [r1, #12]
 800647a:	4423      	add	r3, r4
 800647c:	6091      	str	r1, [r2, #8]
 800647e:	685a      	ldr	r2, [r3, #4]
 8006480:	f042 0201 	orr.w	r2, r2, #1
 8006484:	605a      	str	r2, [r3, #4]
 8006486:	4628      	mov	r0, r5
 8006488:	f000 fa1c 	bl	80068c4 <__malloc_unlock>
 800648c:	3408      	adds	r4, #8
 800648e:	e186      	b.n	800679e <_malloc_r+0x37a>
 8006490:	3302      	adds	r3, #2
 8006492:	4ab4      	ldr	r2, [pc, #720]	; (8006764 <_malloc_r+0x340>)
 8006494:	6934      	ldr	r4, [r6, #16]
 8006496:	4611      	mov	r1, r2
 8006498:	4294      	cmp	r4, r2
 800649a:	d077      	beq.n	800658c <_malloc_r+0x168>
 800649c:	6860      	ldr	r0, [r4, #4]
 800649e:	f020 0c03 	bic.w	ip, r0, #3
 80064a2:	ebac 0007 	sub.w	r0, ip, r7
 80064a6:	280f      	cmp	r0, #15
 80064a8:	dd48      	ble.n	800653c <_malloc_r+0x118>
 80064aa:	19e1      	adds	r1, r4, r7
 80064ac:	f040 0301 	orr.w	r3, r0, #1
 80064b0:	f047 0701 	orr.w	r7, r7, #1
 80064b4:	6067      	str	r7, [r4, #4]
 80064b6:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80064ba:	e9c1 2202 	strd	r2, r2, [r1, #8]
 80064be:	604b      	str	r3, [r1, #4]
 80064c0:	f844 000c 	str.w	r0, [r4, ip]
 80064c4:	e7df      	b.n	8006486 <_malloc_r+0x62>
 80064c6:	0a7b      	lsrs	r3, r7, #9
 80064c8:	d02a      	beq.n	8006520 <_malloc_r+0xfc>
 80064ca:	2b04      	cmp	r3, #4
 80064cc:	d812      	bhi.n	80064f4 <_malloc_r+0xd0>
 80064ce:	09bb      	lsrs	r3, r7, #6
 80064d0:	3338      	adds	r3, #56	; 0x38
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80064d8:	6854      	ldr	r4, [r2, #4]
 80064da:	f1a2 0c08 	sub.w	ip, r2, #8
 80064de:	4564      	cmp	r4, ip
 80064e0:	d006      	beq.n	80064f0 <_malloc_r+0xcc>
 80064e2:	6862      	ldr	r2, [r4, #4]
 80064e4:	f022 0203 	bic.w	r2, r2, #3
 80064e8:	1bd0      	subs	r0, r2, r7
 80064ea:	280f      	cmp	r0, #15
 80064ec:	dd1c      	ble.n	8006528 <_malloc_r+0x104>
 80064ee:	3b01      	subs	r3, #1
 80064f0:	3301      	adds	r3, #1
 80064f2:	e7ce      	b.n	8006492 <_malloc_r+0x6e>
 80064f4:	2b14      	cmp	r3, #20
 80064f6:	d801      	bhi.n	80064fc <_malloc_r+0xd8>
 80064f8:	335b      	adds	r3, #91	; 0x5b
 80064fa:	e7ea      	b.n	80064d2 <_malloc_r+0xae>
 80064fc:	2b54      	cmp	r3, #84	; 0x54
 80064fe:	d802      	bhi.n	8006506 <_malloc_r+0xe2>
 8006500:	0b3b      	lsrs	r3, r7, #12
 8006502:	336e      	adds	r3, #110	; 0x6e
 8006504:	e7e5      	b.n	80064d2 <_malloc_r+0xae>
 8006506:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800650a:	d802      	bhi.n	8006512 <_malloc_r+0xee>
 800650c:	0bfb      	lsrs	r3, r7, #15
 800650e:	3377      	adds	r3, #119	; 0x77
 8006510:	e7df      	b.n	80064d2 <_malloc_r+0xae>
 8006512:	f240 5254 	movw	r2, #1364	; 0x554
 8006516:	4293      	cmp	r3, r2
 8006518:	d804      	bhi.n	8006524 <_malloc_r+0x100>
 800651a:	0cbb      	lsrs	r3, r7, #18
 800651c:	337c      	adds	r3, #124	; 0x7c
 800651e:	e7d8      	b.n	80064d2 <_malloc_r+0xae>
 8006520:	233f      	movs	r3, #63	; 0x3f
 8006522:	e7d6      	b.n	80064d2 <_malloc_r+0xae>
 8006524:	237e      	movs	r3, #126	; 0x7e
 8006526:	e7d4      	b.n	80064d2 <_malloc_r+0xae>
 8006528:	2800      	cmp	r0, #0
 800652a:	68e1      	ldr	r1, [r4, #12]
 800652c:	db04      	blt.n	8006538 <_malloc_r+0x114>
 800652e:	68a3      	ldr	r3, [r4, #8]
 8006530:	60d9      	str	r1, [r3, #12]
 8006532:	608b      	str	r3, [r1, #8]
 8006534:	18a3      	adds	r3, r4, r2
 8006536:	e7a2      	b.n	800647e <_malloc_r+0x5a>
 8006538:	460c      	mov	r4, r1
 800653a:	e7d0      	b.n	80064de <_malloc_r+0xba>
 800653c:	2800      	cmp	r0, #0
 800653e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006542:	db07      	blt.n	8006554 <_malloc_r+0x130>
 8006544:	44a4      	add	ip, r4
 8006546:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800654a:	f043 0301 	orr.w	r3, r3, #1
 800654e:	f8cc 3004 	str.w	r3, [ip, #4]
 8006552:	e798      	b.n	8006486 <_malloc_r+0x62>
 8006554:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8006558:	6870      	ldr	r0, [r6, #4]
 800655a:	f080 809e 	bcs.w	800669a <_malloc_r+0x276>
 800655e:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8006562:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8006566:	f04f 0c01 	mov.w	ip, #1
 800656a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800656e:	ea4c 0000 	orr.w	r0, ip, r0
 8006572:	3201      	adds	r2, #1
 8006574:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8006578:	6070      	str	r0, [r6, #4]
 800657a:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800657e:	3808      	subs	r0, #8
 8006580:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8006584:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8006588:	f8cc 400c 	str.w	r4, [ip, #12]
 800658c:	2001      	movs	r0, #1
 800658e:	109a      	asrs	r2, r3, #2
 8006590:	fa00 f202 	lsl.w	r2, r0, r2
 8006594:	6870      	ldr	r0, [r6, #4]
 8006596:	4290      	cmp	r0, r2
 8006598:	d326      	bcc.n	80065e8 <_malloc_r+0x1c4>
 800659a:	4210      	tst	r0, r2
 800659c:	d106      	bne.n	80065ac <_malloc_r+0x188>
 800659e:	f023 0303 	bic.w	r3, r3, #3
 80065a2:	0052      	lsls	r2, r2, #1
 80065a4:	4210      	tst	r0, r2
 80065a6:	f103 0304 	add.w	r3, r3, #4
 80065aa:	d0fa      	beq.n	80065a2 <_malloc_r+0x17e>
 80065ac:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80065b0:	46c1      	mov	r9, r8
 80065b2:	469e      	mov	lr, r3
 80065b4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80065b8:	454c      	cmp	r4, r9
 80065ba:	f040 80b3 	bne.w	8006724 <_malloc_r+0x300>
 80065be:	f10e 0e01 	add.w	lr, lr, #1
 80065c2:	f01e 0f03 	tst.w	lr, #3
 80065c6:	f109 0908 	add.w	r9, r9, #8
 80065ca:	d1f3      	bne.n	80065b4 <_malloc_r+0x190>
 80065cc:	0798      	lsls	r0, r3, #30
 80065ce:	f040 80ec 	bne.w	80067aa <_malloc_r+0x386>
 80065d2:	6873      	ldr	r3, [r6, #4]
 80065d4:	ea23 0302 	bic.w	r3, r3, r2
 80065d8:	6073      	str	r3, [r6, #4]
 80065da:	6870      	ldr	r0, [r6, #4]
 80065dc:	0052      	lsls	r2, r2, #1
 80065de:	4290      	cmp	r0, r2
 80065e0:	d302      	bcc.n	80065e8 <_malloc_r+0x1c4>
 80065e2:	2a00      	cmp	r2, #0
 80065e4:	f040 80ed 	bne.w	80067c2 <_malloc_r+0x39e>
 80065e8:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80065ec:	f8db 1004 	ldr.w	r1, [fp, #4]
 80065f0:	f021 0903 	bic.w	r9, r1, #3
 80065f4:	45b9      	cmp	r9, r7
 80065f6:	d304      	bcc.n	8006602 <_malloc_r+0x1de>
 80065f8:	eba9 0207 	sub.w	r2, r9, r7
 80065fc:	2a0f      	cmp	r2, #15
 80065fe:	f300 8148 	bgt.w	8006892 <_malloc_r+0x46e>
 8006602:	4a59      	ldr	r2, [pc, #356]	; (8006768 <_malloc_r+0x344>)
 8006604:	eb0b 0309 	add.w	r3, fp, r9
 8006608:	6811      	ldr	r1, [r2, #0]
 800660a:	2008      	movs	r0, #8
 800660c:	3110      	adds	r1, #16
 800660e:	4439      	add	r1, r7
 8006610:	9301      	str	r3, [sp, #4]
 8006612:	9100      	str	r1, [sp, #0]
 8006614:	f001 fc30 	bl	8007e78 <sysconf>
 8006618:	e9dd 1300 	ldrd	r1, r3, [sp]
 800661c:	4680      	mov	r8, r0
 800661e:	4a53      	ldr	r2, [pc, #332]	; (800676c <_malloc_r+0x348>)
 8006620:	6810      	ldr	r0, [r2, #0]
 8006622:	3001      	adds	r0, #1
 8006624:	bf1f      	itttt	ne
 8006626:	f101 31ff 	addne.w	r1, r1, #4294967295
 800662a:	4441      	addne	r1, r8
 800662c:	f1c8 0000 	rsbne	r0, r8, #0
 8006630:	4001      	andne	r1, r0
 8006632:	4628      	mov	r0, r5
 8006634:	e9cd 1300 	strd	r1, r3, [sp]
 8006638:	f7fb fdca 	bl	80021d0 <_sbrk_r>
 800663c:	1c42      	adds	r2, r0, #1
 800663e:	4604      	mov	r4, r0
 8006640:	f000 80fb 	beq.w	800683a <_malloc_r+0x416>
 8006644:	9b01      	ldr	r3, [sp, #4]
 8006646:	9900      	ldr	r1, [sp, #0]
 8006648:	4283      	cmp	r3, r0
 800664a:	4a48      	ldr	r2, [pc, #288]	; (800676c <_malloc_r+0x348>)
 800664c:	d902      	bls.n	8006654 <_malloc_r+0x230>
 800664e:	45b3      	cmp	fp, r6
 8006650:	f040 80f3 	bne.w	800683a <_malloc_r+0x416>
 8006654:	f8df a120 	ldr.w	sl, [pc, #288]	; 8006778 <_malloc_r+0x354>
 8006658:	42a3      	cmp	r3, r4
 800665a:	f8da 0000 	ldr.w	r0, [sl]
 800665e:	f108 3cff 	add.w	ip, r8, #4294967295
 8006662:	eb00 0e01 	add.w	lr, r0, r1
 8006666:	f8ca e000 	str.w	lr, [sl]
 800666a:	f040 80ac 	bne.w	80067c6 <_malloc_r+0x3a2>
 800666e:	ea13 0f0c 	tst.w	r3, ip
 8006672:	f040 80a8 	bne.w	80067c6 <_malloc_r+0x3a2>
 8006676:	68b3      	ldr	r3, [r6, #8]
 8006678:	4449      	add	r1, r9
 800667a:	f041 0101 	orr.w	r1, r1, #1
 800667e:	6059      	str	r1, [r3, #4]
 8006680:	4a3b      	ldr	r2, [pc, #236]	; (8006770 <_malloc_r+0x34c>)
 8006682:	f8da 3000 	ldr.w	r3, [sl]
 8006686:	6811      	ldr	r1, [r2, #0]
 8006688:	428b      	cmp	r3, r1
 800668a:	bf88      	it	hi
 800668c:	6013      	strhi	r3, [r2, #0]
 800668e:	4a39      	ldr	r2, [pc, #228]	; (8006774 <_malloc_r+0x350>)
 8006690:	6811      	ldr	r1, [r2, #0]
 8006692:	428b      	cmp	r3, r1
 8006694:	bf88      	it	hi
 8006696:	6013      	strhi	r3, [r2, #0]
 8006698:	e0cf      	b.n	800683a <_malloc_r+0x416>
 800669a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800669e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80066a2:	d218      	bcs.n	80066d6 <_malloc_r+0x2b2>
 80066a4:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80066a8:	3238      	adds	r2, #56	; 0x38
 80066aa:	f102 0e01 	add.w	lr, r2, #1
 80066ae:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80066b2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80066b6:	45f0      	cmp	r8, lr
 80066b8:	d12b      	bne.n	8006712 <_malloc_r+0x2ee>
 80066ba:	f04f 0c01 	mov.w	ip, #1
 80066be:	1092      	asrs	r2, r2, #2
 80066c0:	fa0c f202 	lsl.w	r2, ip, r2
 80066c4:	4310      	orrs	r0, r2
 80066c6:	6070      	str	r0, [r6, #4]
 80066c8:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80066cc:	f8c8 4008 	str.w	r4, [r8, #8]
 80066d0:	f8ce 400c 	str.w	r4, [lr, #12]
 80066d4:	e75a      	b.n	800658c <_malloc_r+0x168>
 80066d6:	2a14      	cmp	r2, #20
 80066d8:	d801      	bhi.n	80066de <_malloc_r+0x2ba>
 80066da:	325b      	adds	r2, #91	; 0x5b
 80066dc:	e7e5      	b.n	80066aa <_malloc_r+0x286>
 80066de:	2a54      	cmp	r2, #84	; 0x54
 80066e0:	d803      	bhi.n	80066ea <_malloc_r+0x2c6>
 80066e2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80066e6:	326e      	adds	r2, #110	; 0x6e
 80066e8:	e7df      	b.n	80066aa <_malloc_r+0x286>
 80066ea:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80066ee:	d803      	bhi.n	80066f8 <_malloc_r+0x2d4>
 80066f0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80066f4:	3277      	adds	r2, #119	; 0x77
 80066f6:	e7d8      	b.n	80066aa <_malloc_r+0x286>
 80066f8:	f240 5e54 	movw	lr, #1364	; 0x554
 80066fc:	4572      	cmp	r2, lr
 80066fe:	bf96      	itet	ls
 8006700:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8006704:	227e      	movhi	r2, #126	; 0x7e
 8006706:	327c      	addls	r2, #124	; 0x7c
 8006708:	e7cf      	b.n	80066aa <_malloc_r+0x286>
 800670a:	f8de e008 	ldr.w	lr, [lr, #8]
 800670e:	45f0      	cmp	r8, lr
 8006710:	d005      	beq.n	800671e <_malloc_r+0x2fa>
 8006712:	f8de 2004 	ldr.w	r2, [lr, #4]
 8006716:	f022 0203 	bic.w	r2, r2, #3
 800671a:	4562      	cmp	r2, ip
 800671c:	d8f5      	bhi.n	800670a <_malloc_r+0x2e6>
 800671e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8006722:	e7d1      	b.n	80066c8 <_malloc_r+0x2a4>
 8006724:	6860      	ldr	r0, [r4, #4]
 8006726:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800672a:	f020 0003 	bic.w	r0, r0, #3
 800672e:	eba0 0a07 	sub.w	sl, r0, r7
 8006732:	f1ba 0f0f 	cmp.w	sl, #15
 8006736:	dd21      	ble.n	800677c <_malloc_r+0x358>
 8006738:	68a3      	ldr	r3, [r4, #8]
 800673a:	19e2      	adds	r2, r4, r7
 800673c:	f047 0701 	orr.w	r7, r7, #1
 8006740:	6067      	str	r7, [r4, #4]
 8006742:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006746:	f8cc 3008 	str.w	r3, [ip, #8]
 800674a:	f04a 0301 	orr.w	r3, sl, #1
 800674e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006752:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8006756:	6053      	str	r3, [r2, #4]
 8006758:	f844 a000 	str.w	sl, [r4, r0]
 800675c:	e693      	b.n	8006486 <_malloc_r+0x62>
 800675e:	bf00      	nop
 8006760:	200004a8 	.word	0x200004a8
 8006764:	200004b0 	.word	0x200004b0
 8006768:	20001024 	.word	0x20001024
 800676c:	200008b0 	.word	0x200008b0
 8006770:	2000101c 	.word	0x2000101c
 8006774:	20001020 	.word	0x20001020
 8006778:	20000ff4 	.word	0x20000ff4
 800677c:	f1ba 0f00 	cmp.w	sl, #0
 8006780:	db11      	blt.n	80067a6 <_malloc_r+0x382>
 8006782:	4420      	add	r0, r4
 8006784:	6843      	ldr	r3, [r0, #4]
 8006786:	f043 0301 	orr.w	r3, r3, #1
 800678a:	6043      	str	r3, [r0, #4]
 800678c:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8006790:	4628      	mov	r0, r5
 8006792:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006796:	f8cc 3008 	str.w	r3, [ip, #8]
 800679a:	f000 f893 	bl	80068c4 <__malloc_unlock>
 800679e:	4620      	mov	r0, r4
 80067a0:	b003      	add	sp, #12
 80067a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a6:	4664      	mov	r4, ip
 80067a8:	e706      	b.n	80065b8 <_malloc_r+0x194>
 80067aa:	f858 0908 	ldr.w	r0, [r8], #-8
 80067ae:	3b01      	subs	r3, #1
 80067b0:	4540      	cmp	r0, r8
 80067b2:	f43f af0b 	beq.w	80065cc <_malloc_r+0x1a8>
 80067b6:	e710      	b.n	80065da <_malloc_r+0x1b6>
 80067b8:	3304      	adds	r3, #4
 80067ba:	0052      	lsls	r2, r2, #1
 80067bc:	4210      	tst	r0, r2
 80067be:	d0fb      	beq.n	80067b8 <_malloc_r+0x394>
 80067c0:	e6f4      	b.n	80065ac <_malloc_r+0x188>
 80067c2:	4673      	mov	r3, lr
 80067c4:	e7fa      	b.n	80067bc <_malloc_r+0x398>
 80067c6:	6810      	ldr	r0, [r2, #0]
 80067c8:	3001      	adds	r0, #1
 80067ca:	bf1b      	ittet	ne
 80067cc:	1ae3      	subne	r3, r4, r3
 80067ce:	4473      	addne	r3, lr
 80067d0:	6014      	streq	r4, [r2, #0]
 80067d2:	f8ca 3000 	strne.w	r3, [sl]
 80067d6:	f014 0307 	ands.w	r3, r4, #7
 80067da:	bf0e      	itee	eq
 80067dc:	4618      	moveq	r0, r3
 80067de:	f1c3 0008 	rsbne	r0, r3, #8
 80067e2:	1824      	addne	r4, r4, r0
 80067e4:	1862      	adds	r2, r4, r1
 80067e6:	ea02 010c 	and.w	r1, r2, ip
 80067ea:	4480      	add	r8, r0
 80067ec:	eba8 0801 	sub.w	r8, r8, r1
 80067f0:	ea08 080c 	and.w	r8, r8, ip
 80067f4:	4641      	mov	r1, r8
 80067f6:	4628      	mov	r0, r5
 80067f8:	9301      	str	r3, [sp, #4]
 80067fa:	9200      	str	r2, [sp, #0]
 80067fc:	f7fb fce8 	bl	80021d0 <_sbrk_r>
 8006800:	1c43      	adds	r3, r0, #1
 8006802:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006806:	d105      	bne.n	8006814 <_malloc_r+0x3f0>
 8006808:	b32b      	cbz	r3, 8006856 <_malloc_r+0x432>
 800680a:	f04f 0800 	mov.w	r8, #0
 800680e:	f1a3 0008 	sub.w	r0, r3, #8
 8006812:	4410      	add	r0, r2
 8006814:	f8da 2000 	ldr.w	r2, [sl]
 8006818:	1b00      	subs	r0, r0, r4
 800681a:	4440      	add	r0, r8
 800681c:	4442      	add	r2, r8
 800681e:	f040 0001 	orr.w	r0, r0, #1
 8006822:	45b3      	cmp	fp, r6
 8006824:	60b4      	str	r4, [r6, #8]
 8006826:	f8ca 2000 	str.w	r2, [sl]
 800682a:	6060      	str	r0, [r4, #4]
 800682c:	f43f af28 	beq.w	8006680 <_malloc_r+0x25c>
 8006830:	f1b9 0f0f 	cmp.w	r9, #15
 8006834:	d812      	bhi.n	800685c <_malloc_r+0x438>
 8006836:	2301      	movs	r3, #1
 8006838:	6063      	str	r3, [r4, #4]
 800683a:	68b3      	ldr	r3, [r6, #8]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f023 0303 	bic.w	r3, r3, #3
 8006842:	42bb      	cmp	r3, r7
 8006844:	eba3 0207 	sub.w	r2, r3, r7
 8006848:	d301      	bcc.n	800684e <_malloc_r+0x42a>
 800684a:	2a0f      	cmp	r2, #15
 800684c:	dc21      	bgt.n	8006892 <_malloc_r+0x46e>
 800684e:	4628      	mov	r0, r5
 8006850:	f000 f838 	bl	80068c4 <__malloc_unlock>
 8006854:	e5f2      	b.n	800643c <_malloc_r+0x18>
 8006856:	4610      	mov	r0, r2
 8006858:	4698      	mov	r8, r3
 800685a:	e7db      	b.n	8006814 <_malloc_r+0x3f0>
 800685c:	2205      	movs	r2, #5
 800685e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006862:	f1a9 090c 	sub.w	r9, r9, #12
 8006866:	f029 0907 	bic.w	r9, r9, #7
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	ea43 0309 	orr.w	r3, r3, r9
 8006872:	f8cb 3004 	str.w	r3, [fp, #4]
 8006876:	f1b9 0f0f 	cmp.w	r9, #15
 800687a:	eb0b 0309 	add.w	r3, fp, r9
 800687e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8006882:	f67f aefd 	bls.w	8006680 <_malloc_r+0x25c>
 8006886:	4628      	mov	r0, r5
 8006888:	f10b 0108 	add.w	r1, fp, #8
 800688c:	f003 fddc 	bl	800a448 <_free_r>
 8006890:	e6f6      	b.n	8006680 <_malloc_r+0x25c>
 8006892:	68b4      	ldr	r4, [r6, #8]
 8006894:	f047 0301 	orr.w	r3, r7, #1
 8006898:	f042 0201 	orr.w	r2, r2, #1
 800689c:	4427      	add	r7, r4
 800689e:	6063      	str	r3, [r4, #4]
 80068a0:	60b7      	str	r7, [r6, #8]
 80068a2:	607a      	str	r2, [r7, #4]
 80068a4:	e5ef      	b.n	8006486 <_malloc_r+0x62>
 80068a6:	bf00      	nop

080068a8 <memset>:
 80068a8:	4603      	mov	r3, r0
 80068aa:	4402      	add	r2, r0
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d100      	bne.n	80068b2 <memset+0xa>
 80068b0:	4770      	bx	lr
 80068b2:	f803 1b01 	strb.w	r1, [r3], #1
 80068b6:	e7f9      	b.n	80068ac <memset+0x4>

080068b8 <__malloc_lock>:
 80068b8:	4801      	ldr	r0, [pc, #4]	; (80068c0 <__malloc_lock+0x8>)
 80068ba:	f003 bff5 	b.w	800a8a8 <__retarget_lock_acquire_recursive>
 80068be:	bf00      	nop
 80068c0:	200010dc 	.word	0x200010dc

080068c4 <__malloc_unlock>:
 80068c4:	4801      	ldr	r0, [pc, #4]	; (80068cc <__malloc_unlock+0x8>)
 80068c6:	f003 bff0 	b.w	800a8aa <__retarget_lock_release_recursive>
 80068ca:	bf00      	nop
 80068cc:	200010dc 	.word	0x200010dc

080068d0 <printf>:
 80068d0:	b40f      	push	{r0, r1, r2, r3}
 80068d2:	b507      	push	{r0, r1, r2, lr}
 80068d4:	4906      	ldr	r1, [pc, #24]	; (80068f0 <printf+0x20>)
 80068d6:	ab04      	add	r3, sp, #16
 80068d8:	6808      	ldr	r0, [r1, #0]
 80068da:	f853 2b04 	ldr.w	r2, [r3], #4
 80068de:	6881      	ldr	r1, [r0, #8]
 80068e0:	9301      	str	r3, [sp, #4]
 80068e2:	f001 fad7 	bl	8007e94 <_vfprintf_r>
 80068e6:	b003      	add	sp, #12
 80068e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80068ec:	b004      	add	sp, #16
 80068ee:	4770      	bx	lr
 80068f0:	2000007c 	.word	0x2000007c

080068f4 <setvbuf>:
 80068f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80068f8:	461d      	mov	r5, r3
 80068fa:	4b59      	ldr	r3, [pc, #356]	; (8006a60 <setvbuf+0x16c>)
 80068fc:	4604      	mov	r4, r0
 80068fe:	681f      	ldr	r7, [r3, #0]
 8006900:	460e      	mov	r6, r1
 8006902:	4690      	mov	r8, r2
 8006904:	b127      	cbz	r7, 8006910 <setvbuf+0x1c>
 8006906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006908:	b913      	cbnz	r3, 8006910 <setvbuf+0x1c>
 800690a:	4638      	mov	r0, r7
 800690c:	f003 fd0c 	bl	800a328 <__sinit>
 8006910:	f1b8 0f02 	cmp.w	r8, #2
 8006914:	d006      	beq.n	8006924 <setvbuf+0x30>
 8006916:	f1b8 0f01 	cmp.w	r8, #1
 800691a:	f200 809b 	bhi.w	8006a54 <setvbuf+0x160>
 800691e:	2d00      	cmp	r5, #0
 8006920:	f2c0 8098 	blt.w	8006a54 <setvbuf+0x160>
 8006924:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006926:	07db      	lsls	r3, r3, #31
 8006928:	d405      	bmi.n	8006936 <setvbuf+0x42>
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	0598      	lsls	r0, r3, #22
 800692e:	d402      	bmi.n	8006936 <setvbuf+0x42>
 8006930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006932:	f003 ffb9 	bl	800a8a8 <__retarget_lock_acquire_recursive>
 8006936:	4621      	mov	r1, r4
 8006938:	4638      	mov	r0, r7
 800693a:	f003 fc89 	bl	800a250 <_fflush_r>
 800693e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006940:	b141      	cbz	r1, 8006954 <setvbuf+0x60>
 8006942:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006946:	4299      	cmp	r1, r3
 8006948:	d002      	beq.n	8006950 <setvbuf+0x5c>
 800694a:	4638      	mov	r0, r7
 800694c:	f003 fd7c 	bl	800a448 <_free_r>
 8006950:	2300      	movs	r3, #0
 8006952:	6323      	str	r3, [r4, #48]	; 0x30
 8006954:	2300      	movs	r3, #0
 8006956:	61a3      	str	r3, [r4, #24]
 8006958:	6063      	str	r3, [r4, #4]
 800695a:	89a3      	ldrh	r3, [r4, #12]
 800695c:	0619      	lsls	r1, r3, #24
 800695e:	d503      	bpl.n	8006968 <setvbuf+0x74>
 8006960:	4638      	mov	r0, r7
 8006962:	6921      	ldr	r1, [r4, #16]
 8006964:	f003 fd70 	bl	800a448 <_free_r>
 8006968:	89a3      	ldrh	r3, [r4, #12]
 800696a:	f1b8 0f02 	cmp.w	r8, #2
 800696e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006972:	f023 0303 	bic.w	r3, r3, #3
 8006976:	81a3      	strh	r3, [r4, #12]
 8006978:	d068      	beq.n	8006a4c <setvbuf+0x158>
 800697a:	ab01      	add	r3, sp, #4
 800697c:	466a      	mov	r2, sp
 800697e:	4621      	mov	r1, r4
 8006980:	4638      	mov	r0, r7
 8006982:	f003 ff93 	bl	800a8ac <__swhatbuf_r>
 8006986:	89a3      	ldrh	r3, [r4, #12]
 8006988:	4318      	orrs	r0, r3
 800698a:	81a0      	strh	r0, [r4, #12]
 800698c:	bb35      	cbnz	r5, 80069dc <setvbuf+0xe8>
 800698e:	9d00      	ldr	r5, [sp, #0]
 8006990:	4628      	mov	r0, r5
 8006992:	f7ff fd3f 	bl	8006414 <malloc>
 8006996:	4606      	mov	r6, r0
 8006998:	2800      	cmp	r0, #0
 800699a:	d152      	bne.n	8006a42 <setvbuf+0x14e>
 800699c:	f8dd 9000 	ldr.w	r9, [sp]
 80069a0:	45a9      	cmp	r9, r5
 80069a2:	d147      	bne.n	8006a34 <setvbuf+0x140>
 80069a4:	f04f 35ff 	mov.w	r5, #4294967295
 80069a8:	2200      	movs	r2, #0
 80069aa:	60a2      	str	r2, [r4, #8]
 80069ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069b0:	6022      	str	r2, [r4, #0]
 80069b2:	6122      	str	r2, [r4, #16]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069ba:	6162      	str	r2, [r4, #20]
 80069bc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069be:	f043 0302 	orr.w	r3, r3, #2
 80069c2:	07d2      	lsls	r2, r2, #31
 80069c4:	81a3      	strh	r3, [r4, #12]
 80069c6:	d405      	bmi.n	80069d4 <setvbuf+0xe0>
 80069c8:	f413 7f00 	tst.w	r3, #512	; 0x200
 80069cc:	d102      	bne.n	80069d4 <setvbuf+0xe0>
 80069ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069d0:	f003 ff6b 	bl	800a8aa <__retarget_lock_release_recursive>
 80069d4:	4628      	mov	r0, r5
 80069d6:	b003      	add	sp, #12
 80069d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069dc:	2e00      	cmp	r6, #0
 80069de:	d0d7      	beq.n	8006990 <setvbuf+0x9c>
 80069e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e2:	b913      	cbnz	r3, 80069ea <setvbuf+0xf6>
 80069e4:	4638      	mov	r0, r7
 80069e6:	f003 fc9f 	bl	800a328 <__sinit>
 80069ea:	9b00      	ldr	r3, [sp, #0]
 80069ec:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80069f0:	42ab      	cmp	r3, r5
 80069f2:	bf18      	it	ne
 80069f4:	89a3      	ldrhne	r3, [r4, #12]
 80069f6:	6026      	str	r6, [r4, #0]
 80069f8:	bf1c      	itt	ne
 80069fa:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 80069fe:	81a3      	strhne	r3, [r4, #12]
 8006a00:	f1b8 0f01 	cmp.w	r8, #1
 8006a04:	bf02      	ittt	eq
 8006a06:	89a3      	ldrheq	r3, [r4, #12]
 8006a08:	f043 0301 	orreq.w	r3, r3, #1
 8006a0c:	81a3      	strheq	r3, [r4, #12]
 8006a0e:	89a2      	ldrh	r2, [r4, #12]
 8006a10:	f012 0308 	ands.w	r3, r2, #8
 8006a14:	d01c      	beq.n	8006a50 <setvbuf+0x15c>
 8006a16:	07d3      	lsls	r3, r2, #31
 8006a18:	bf41      	itttt	mi
 8006a1a:	2300      	movmi	r3, #0
 8006a1c:	426d      	negmi	r5, r5
 8006a1e:	60a3      	strmi	r3, [r4, #8]
 8006a20:	61a5      	strmi	r5, [r4, #24]
 8006a22:	bf58      	it	pl
 8006a24:	60a5      	strpl	r5, [r4, #8]
 8006a26:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006a28:	f015 0501 	ands.w	r5, r5, #1
 8006a2c:	d115      	bne.n	8006a5a <setvbuf+0x166>
 8006a2e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8006a32:	e7cb      	b.n	80069cc <setvbuf+0xd8>
 8006a34:	4648      	mov	r0, r9
 8006a36:	f7ff fced 	bl	8006414 <malloc>
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	d0b1      	beq.n	80069a4 <setvbuf+0xb0>
 8006a40:	464d      	mov	r5, r9
 8006a42:	89a3      	ldrh	r3, [r4, #12]
 8006a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a48:	81a3      	strh	r3, [r4, #12]
 8006a4a:	e7c9      	b.n	80069e0 <setvbuf+0xec>
 8006a4c:	2500      	movs	r5, #0
 8006a4e:	e7ab      	b.n	80069a8 <setvbuf+0xb4>
 8006a50:	60a3      	str	r3, [r4, #8]
 8006a52:	e7e8      	b.n	8006a26 <setvbuf+0x132>
 8006a54:	f04f 35ff 	mov.w	r5, #4294967295
 8006a58:	e7bc      	b.n	80069d4 <setvbuf+0xe0>
 8006a5a:	2500      	movs	r5, #0
 8006a5c:	e7ba      	b.n	80069d4 <setvbuf+0xe0>
 8006a5e:	bf00      	nop
 8006a60:	2000007c 	.word	0x2000007c

08006a64 <snprintf>:
 8006a64:	b40c      	push	{r2, r3}
 8006a66:	b530      	push	{r4, r5, lr}
 8006a68:	4b17      	ldr	r3, [pc, #92]	; (8006ac8 <snprintf+0x64>)
 8006a6a:	1e0c      	subs	r4, r1, #0
 8006a6c:	681d      	ldr	r5, [r3, #0]
 8006a6e:	b09d      	sub	sp, #116	; 0x74
 8006a70:	da08      	bge.n	8006a84 <snprintf+0x20>
 8006a72:	238b      	movs	r3, #139	; 0x8b
 8006a74:	f04f 30ff 	mov.w	r0, #4294967295
 8006a78:	602b      	str	r3, [r5, #0]
 8006a7a:	b01d      	add	sp, #116	; 0x74
 8006a7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a80:	b002      	add	sp, #8
 8006a82:	4770      	bx	lr
 8006a84:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006a88:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a8c:	bf0c      	ite	eq
 8006a8e:	4623      	moveq	r3, r4
 8006a90:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a94:	9304      	str	r3, [sp, #16]
 8006a96:	9307      	str	r3, [sp, #28]
 8006a98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a9c:	9002      	str	r0, [sp, #8]
 8006a9e:	9006      	str	r0, [sp, #24]
 8006aa0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	ab21      	add	r3, sp, #132	; 0x84
 8006aa8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006aaa:	a902      	add	r1, sp, #8
 8006aac:	9301      	str	r3, [sp, #4]
 8006aae:	f000 f80d 	bl	8006acc <_svfprintf_r>
 8006ab2:	1c43      	adds	r3, r0, #1
 8006ab4:	bfbc      	itt	lt
 8006ab6:	238b      	movlt	r3, #139	; 0x8b
 8006ab8:	602b      	strlt	r3, [r5, #0]
 8006aba:	2c00      	cmp	r4, #0
 8006abc:	d0dd      	beq.n	8006a7a <snprintf+0x16>
 8006abe:	2200      	movs	r2, #0
 8006ac0:	9b02      	ldr	r3, [sp, #8]
 8006ac2:	701a      	strb	r2, [r3, #0]
 8006ac4:	e7d9      	b.n	8006a7a <snprintf+0x16>
 8006ac6:	bf00      	nop
 8006ac8:	2000007c 	.word	0x2000007c

08006acc <_svfprintf_r>:
 8006acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad0:	b0d3      	sub	sp, #332	; 0x14c
 8006ad2:	468b      	mov	fp, r1
 8006ad4:	9207      	str	r2, [sp, #28]
 8006ad6:	461e      	mov	r6, r3
 8006ad8:	4681      	mov	r9, r0
 8006ada:	f003 fedf 	bl	800a89c <_localeconv_r>
 8006ade:	6803      	ldr	r3, [r0, #0]
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	9318      	str	r3, [sp, #96]	; 0x60
 8006ae4:	f7f9 fb34 	bl	8000150 <strlen>
 8006ae8:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006aec:	9012      	str	r0, [sp, #72]	; 0x48
 8006aee:	061a      	lsls	r2, r3, #24
 8006af0:	d518      	bpl.n	8006b24 <_svfprintf_r+0x58>
 8006af2:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006af6:	b9ab      	cbnz	r3, 8006b24 <_svfprintf_r+0x58>
 8006af8:	2140      	movs	r1, #64	; 0x40
 8006afa:	4648      	mov	r0, r9
 8006afc:	f7ff fc92 	bl	8006424 <_malloc_r>
 8006b00:	f8cb 0000 	str.w	r0, [fp]
 8006b04:	f8cb 0010 	str.w	r0, [fp, #16]
 8006b08:	b948      	cbnz	r0, 8006b1e <_svfprintf_r+0x52>
 8006b0a:	230c      	movs	r3, #12
 8006b0c:	f8c9 3000 	str.w	r3, [r9]
 8006b10:	f04f 33ff 	mov.w	r3, #4294967295
 8006b14:	9313      	str	r3, [sp, #76]	; 0x4c
 8006b16:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006b18:	b053      	add	sp, #332	; 0x14c
 8006b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1e:	2340      	movs	r3, #64	; 0x40
 8006b20:	f8cb 3014 	str.w	r3, [fp, #20]
 8006b24:	2500      	movs	r5, #0
 8006b26:	2200      	movs	r2, #0
 8006b28:	2300      	movs	r3, #0
 8006b2a:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006b2e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006b32:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8006b36:	ac29      	add	r4, sp, #164	; 0xa4
 8006b38:	9426      	str	r4, [sp, #152]	; 0x98
 8006b3a:	9508      	str	r5, [sp, #32]
 8006b3c:	950e      	str	r5, [sp, #56]	; 0x38
 8006b3e:	9516      	str	r5, [sp, #88]	; 0x58
 8006b40:	9519      	str	r5, [sp, #100]	; 0x64
 8006b42:	9513      	str	r5, [sp, #76]	; 0x4c
 8006b44:	9b07      	ldr	r3, [sp, #28]
 8006b46:	461d      	mov	r5, r3
 8006b48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b4c:	b10a      	cbz	r2, 8006b52 <_svfprintf_r+0x86>
 8006b4e:	2a25      	cmp	r2, #37	; 0x25
 8006b50:	d1f9      	bne.n	8006b46 <_svfprintf_r+0x7a>
 8006b52:	9b07      	ldr	r3, [sp, #28]
 8006b54:	1aef      	subs	r7, r5, r3
 8006b56:	d00d      	beq.n	8006b74 <_svfprintf_r+0xa8>
 8006b58:	e9c4 3700 	strd	r3, r7, [r4]
 8006b5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006b5e:	443b      	add	r3, r7
 8006b60:	9328      	str	r3, [sp, #160]	; 0xa0
 8006b62:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b64:	3301      	adds	r3, #1
 8006b66:	2b07      	cmp	r3, #7
 8006b68:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b6a:	dc78      	bgt.n	8006c5e <_svfprintf_r+0x192>
 8006b6c:	3408      	adds	r4, #8
 8006b6e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b70:	443b      	add	r3, r7
 8006b72:	9313      	str	r3, [sp, #76]	; 0x4c
 8006b74:	782b      	ldrb	r3, [r5, #0]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	f001 8142 	beq.w	8007e00 <_svfprintf_r+0x1334>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	f04f 38ff 	mov.w	r8, #4294967295
 8006b82:	469a      	mov	sl, r3
 8006b84:	270a      	movs	r7, #10
 8006b86:	212b      	movs	r1, #43	; 0x2b
 8006b88:	3501      	adds	r5, #1
 8006b8a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006b8e:	9314      	str	r3, [sp, #80]	; 0x50
 8006b90:	462a      	mov	r2, r5
 8006b92:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006b96:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b98:	920f      	str	r2, [sp, #60]	; 0x3c
 8006b9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b9c:	3b20      	subs	r3, #32
 8006b9e:	2b5a      	cmp	r3, #90	; 0x5a
 8006ba0:	f200 85a0 	bhi.w	80076e4 <_svfprintf_r+0xc18>
 8006ba4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006ba8:	059e007e 	.word	0x059e007e
 8006bac:	0086059e 	.word	0x0086059e
 8006bb0:	059e059e 	.word	0x059e059e
 8006bb4:	0065059e 	.word	0x0065059e
 8006bb8:	059e059e 	.word	0x059e059e
 8006bbc:	00930089 	.word	0x00930089
 8006bc0:	0090059e 	.word	0x0090059e
 8006bc4:	059e0096 	.word	0x059e0096
 8006bc8:	00b300b0 	.word	0x00b300b0
 8006bcc:	00b300b3 	.word	0x00b300b3
 8006bd0:	00b300b3 	.word	0x00b300b3
 8006bd4:	00b300b3 	.word	0x00b300b3
 8006bd8:	00b300b3 	.word	0x00b300b3
 8006bdc:	059e059e 	.word	0x059e059e
 8006be0:	059e059e 	.word	0x059e059e
 8006be4:	059e059e 	.word	0x059e059e
 8006be8:	011d059e 	.word	0x011d059e
 8006bec:	00e0059e 	.word	0x00e0059e
 8006bf0:	011d00f3 	.word	0x011d00f3
 8006bf4:	011d011d 	.word	0x011d011d
 8006bf8:	059e059e 	.word	0x059e059e
 8006bfc:	059e059e 	.word	0x059e059e
 8006c00:	059e00c3 	.word	0x059e00c3
 8006c04:	0471059e 	.word	0x0471059e
 8006c08:	059e059e 	.word	0x059e059e
 8006c0c:	04b8059e 	.word	0x04b8059e
 8006c10:	04da059e 	.word	0x04da059e
 8006c14:	059e059e 	.word	0x059e059e
 8006c18:	059e04f9 	.word	0x059e04f9
 8006c1c:	059e059e 	.word	0x059e059e
 8006c20:	059e059e 	.word	0x059e059e
 8006c24:	059e059e 	.word	0x059e059e
 8006c28:	011d059e 	.word	0x011d059e
 8006c2c:	00e0059e 	.word	0x00e0059e
 8006c30:	011d00f5 	.word	0x011d00f5
 8006c34:	011d011d 	.word	0x011d011d
 8006c38:	00f500c6 	.word	0x00f500c6
 8006c3c:	059e00da 	.word	0x059e00da
 8006c40:	059e00d3 	.word	0x059e00d3
 8006c44:	0473044e 	.word	0x0473044e
 8006c48:	00da04a7 	.word	0x00da04a7
 8006c4c:	04b8059e 	.word	0x04b8059e
 8006c50:	04dc007c 	.word	0x04dc007c
 8006c54:	059e059e 	.word	0x059e059e
 8006c58:	059e0516 	.word	0x059e0516
 8006c5c:	007c      	.short	0x007c
 8006c5e:	4659      	mov	r1, fp
 8006c60:	4648      	mov	r0, r9
 8006c62:	aa26      	add	r2, sp, #152	; 0x98
 8006c64:	f004 fc2c 	bl	800b4c0 <__ssprint_r>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	f040 8128 	bne.w	8006ebe <_svfprintf_r+0x3f2>
 8006c6e:	ac29      	add	r4, sp, #164	; 0xa4
 8006c70:	e77d      	b.n	8006b6e <_svfprintf_r+0xa2>
 8006c72:	4648      	mov	r0, r9
 8006c74:	f003 fe12 	bl	800a89c <_localeconv_r>
 8006c78:	6843      	ldr	r3, [r0, #4]
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	9319      	str	r3, [sp, #100]	; 0x64
 8006c7e:	f7f9 fa67 	bl	8000150 <strlen>
 8006c82:	9016      	str	r0, [sp, #88]	; 0x58
 8006c84:	4648      	mov	r0, r9
 8006c86:	f003 fe09 	bl	800a89c <_localeconv_r>
 8006c8a:	6883      	ldr	r3, [r0, #8]
 8006c8c:	212b      	movs	r1, #43	; 0x2b
 8006c8e:	930e      	str	r3, [sp, #56]	; 0x38
 8006c90:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006c92:	b12b      	cbz	r3, 8006ca0 <_svfprintf_r+0x1d4>
 8006c94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c96:	b11b      	cbz	r3, 8006ca0 <_svfprintf_r+0x1d4>
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	b10b      	cbz	r3, 8006ca0 <_svfprintf_r+0x1d4>
 8006c9c:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006ca0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ca2:	e775      	b.n	8006b90 <_svfprintf_r+0xc4>
 8006ca4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1f9      	bne.n	8006ca0 <_svfprintf_r+0x1d4>
 8006cac:	2320      	movs	r3, #32
 8006cae:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006cb2:	e7f5      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006cb4:	f04a 0a01 	orr.w	sl, sl, #1
 8006cb8:	e7f2      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006cba:	f856 3b04 	ldr.w	r3, [r6], #4
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	9314      	str	r3, [sp, #80]	; 0x50
 8006cc2:	daed      	bge.n	8006ca0 <_svfprintf_r+0x1d4>
 8006cc4:	425b      	negs	r3, r3
 8006cc6:	9314      	str	r3, [sp, #80]	; 0x50
 8006cc8:	f04a 0a04 	orr.w	sl, sl, #4
 8006ccc:	e7e8      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006cce:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006cd2:	e7e5      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006cd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cd6:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006cda:	2b2a      	cmp	r3, #42	; 0x2a
 8006cdc:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cde:	d110      	bne.n	8006d02 <_svfprintf_r+0x236>
 8006ce0:	f856 0b04 	ldr.w	r0, [r6], #4
 8006ce4:	920f      	str	r2, [sp, #60]	; 0x3c
 8006ce6:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8006cea:	e7d9      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006cec:	fb07 3808 	mla	r8, r7, r8, r3
 8006cf0:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006cf4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cf8:	3b30      	subs	r3, #48	; 0x30
 8006cfa:	2b09      	cmp	r3, #9
 8006cfc:	d9f6      	bls.n	8006cec <_svfprintf_r+0x220>
 8006cfe:	920f      	str	r2, [sp, #60]	; 0x3c
 8006d00:	e74b      	b.n	8006b9a <_svfprintf_r+0xce>
 8006d02:	f04f 0800 	mov.w	r8, #0
 8006d06:	e7f6      	b.n	8006cf6 <_svfprintf_r+0x22a>
 8006d08:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006d0c:	e7c8      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d12:	9314      	str	r3, [sp, #80]	; 0x50
 8006d14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d16:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006d18:	3b30      	subs	r3, #48	; 0x30
 8006d1a:	fb07 3300 	mla	r3, r7, r0, r3
 8006d1e:	9314      	str	r3, [sp, #80]	; 0x50
 8006d20:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006d24:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d26:	3b30      	subs	r3, #48	; 0x30
 8006d28:	2b09      	cmp	r3, #9
 8006d2a:	d9f3      	bls.n	8006d14 <_svfprintf_r+0x248>
 8006d2c:	e7e7      	b.n	8006cfe <_svfprintf_r+0x232>
 8006d2e:	f04a 0a08 	orr.w	sl, sl, #8
 8006d32:	e7b5      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006d34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b68      	cmp	r3, #104	; 0x68
 8006d3a:	bf01      	itttt	eq
 8006d3c:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006d3e:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006d42:	3301      	addeq	r3, #1
 8006d44:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006d46:	bf18      	it	ne
 8006d48:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8006d4c:	e7a8      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006d4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	2b6c      	cmp	r3, #108	; 0x6c
 8006d54:	d105      	bne.n	8006d62 <_svfprintf_r+0x296>
 8006d56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d58:	3301      	adds	r3, #1
 8006d5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d5c:	f04a 0a20 	orr.w	sl, sl, #32
 8006d60:	e79e      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006d62:	f04a 0a10 	orr.w	sl, sl, #16
 8006d66:	e79b      	b.n	8006ca0 <_svfprintf_r+0x1d4>
 8006d68:	4632      	mov	r2, r6
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006d70:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006d74:	920a      	str	r2, [sp, #40]	; 0x28
 8006d76:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006d7a:	ab39      	add	r3, sp, #228	; 0xe4
 8006d7c:	4607      	mov	r7, r0
 8006d7e:	f04f 0801 	mov.w	r8, #1
 8006d82:	4606      	mov	r6, r0
 8006d84:	4605      	mov	r5, r0
 8006d86:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006d8a:	9307      	str	r3, [sp, #28]
 8006d8c:	e1a9      	b.n	80070e2 <_svfprintf_r+0x616>
 8006d8e:	f04a 0a10 	orr.w	sl, sl, #16
 8006d92:	f01a 0f20 	tst.w	sl, #32
 8006d96:	d011      	beq.n	8006dbc <_svfprintf_r+0x2f0>
 8006d98:	3607      	adds	r6, #7
 8006d9a:	f026 0307 	bic.w	r3, r6, #7
 8006d9e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006da2:	930a      	str	r3, [sp, #40]	; 0x28
 8006da4:	2e00      	cmp	r6, #0
 8006da6:	f177 0300 	sbcs.w	r3, r7, #0
 8006daa:	da05      	bge.n	8006db8 <_svfprintf_r+0x2ec>
 8006dac:	232d      	movs	r3, #45	; 0x2d
 8006dae:	4276      	negs	r6, r6
 8006db0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006db4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006db8:	2301      	movs	r3, #1
 8006dba:	e377      	b.n	80074ac <_svfprintf_r+0x9e0>
 8006dbc:	1d33      	adds	r3, r6, #4
 8006dbe:	f01a 0f10 	tst.w	sl, #16
 8006dc2:	930a      	str	r3, [sp, #40]	; 0x28
 8006dc4:	d002      	beq.n	8006dcc <_svfprintf_r+0x300>
 8006dc6:	6836      	ldr	r6, [r6, #0]
 8006dc8:	17f7      	asrs	r7, r6, #31
 8006dca:	e7eb      	b.n	8006da4 <_svfprintf_r+0x2d8>
 8006dcc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006dd0:	6836      	ldr	r6, [r6, #0]
 8006dd2:	d001      	beq.n	8006dd8 <_svfprintf_r+0x30c>
 8006dd4:	b236      	sxth	r6, r6
 8006dd6:	e7f7      	b.n	8006dc8 <_svfprintf_r+0x2fc>
 8006dd8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006ddc:	bf18      	it	ne
 8006dde:	b276      	sxtbne	r6, r6
 8006de0:	e7f2      	b.n	8006dc8 <_svfprintf_r+0x2fc>
 8006de2:	3607      	adds	r6, #7
 8006de4:	f026 0307 	bic.w	r3, r6, #7
 8006de8:	4619      	mov	r1, r3
 8006dea:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006dee:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006df2:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006df6:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006dfa:	910a      	str	r1, [sp, #40]	; 0x28
 8006dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8006e00:	4630      	mov	r0, r6
 8006e02:	4629      	mov	r1, r5
 8006e04:	4b32      	ldr	r3, [pc, #200]	; (8006ed0 <_svfprintf_r+0x404>)
 8006e06:	f7f9 fe01 	bl	8000a0c <__aeabi_dcmpun>
 8006e0a:	bb08      	cbnz	r0, 8006e50 <_svfprintf_r+0x384>
 8006e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e10:	4630      	mov	r0, r6
 8006e12:	4629      	mov	r1, r5
 8006e14:	4b2e      	ldr	r3, [pc, #184]	; (8006ed0 <_svfprintf_r+0x404>)
 8006e16:	f7f9 fddb 	bl	80009d0 <__aeabi_dcmple>
 8006e1a:	b9c8      	cbnz	r0, 8006e50 <_svfprintf_r+0x384>
 8006e1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e20:	2200      	movs	r2, #0
 8006e22:	2300      	movs	r3, #0
 8006e24:	f7f9 fdca 	bl	80009bc <__aeabi_dcmplt>
 8006e28:	b110      	cbz	r0, 8006e30 <_svfprintf_r+0x364>
 8006e2a:	232d      	movs	r3, #45	; 0x2d
 8006e2c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006e30:	4a28      	ldr	r2, [pc, #160]	; (8006ed4 <_svfprintf_r+0x408>)
 8006e32:	4829      	ldr	r0, [pc, #164]	; (8006ed8 <_svfprintf_r+0x40c>)
 8006e34:	4613      	mov	r3, r2
 8006e36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e38:	2700      	movs	r7, #0
 8006e3a:	2947      	cmp	r1, #71	; 0x47
 8006e3c:	bfc8      	it	gt
 8006e3e:	4603      	movgt	r3, r0
 8006e40:	f04f 0803 	mov.w	r8, #3
 8006e44:	9307      	str	r3, [sp, #28]
 8006e46:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8006e4a:	463e      	mov	r6, r7
 8006e4c:	f000 bc24 	b.w	8007698 <_svfprintf_r+0xbcc>
 8006e50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e54:	4610      	mov	r0, r2
 8006e56:	4619      	mov	r1, r3
 8006e58:	f7f9 fdd8 	bl	8000a0c <__aeabi_dcmpun>
 8006e5c:	4607      	mov	r7, r0
 8006e5e:	b148      	cbz	r0, 8006e74 <_svfprintf_r+0x3a8>
 8006e60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e62:	4a1e      	ldr	r2, [pc, #120]	; (8006edc <_svfprintf_r+0x410>)
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	bfb8      	it	lt
 8006e68:	232d      	movlt	r3, #45	; 0x2d
 8006e6a:	481d      	ldr	r0, [pc, #116]	; (8006ee0 <_svfprintf_r+0x414>)
 8006e6c:	bfb8      	it	lt
 8006e6e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006e72:	e7df      	b.n	8006e34 <_svfprintf_r+0x368>
 8006e74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e76:	f023 0320 	bic.w	r3, r3, #32
 8006e7a:	2b41      	cmp	r3, #65	; 0x41
 8006e7c:	930c      	str	r3, [sp, #48]	; 0x30
 8006e7e:	d131      	bne.n	8006ee4 <_svfprintf_r+0x418>
 8006e80:	2330      	movs	r3, #48	; 0x30
 8006e82:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006e86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e88:	f04a 0a02 	orr.w	sl, sl, #2
 8006e8c:	2b61      	cmp	r3, #97	; 0x61
 8006e8e:	bf0c      	ite	eq
 8006e90:	2378      	moveq	r3, #120	; 0x78
 8006e92:	2358      	movne	r3, #88	; 0x58
 8006e94:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8006e98:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006e9c:	f340 81fa 	ble.w	8007294 <_svfprintf_r+0x7c8>
 8006ea0:	4648      	mov	r0, r9
 8006ea2:	f108 0101 	add.w	r1, r8, #1
 8006ea6:	f7ff fabd 	bl	8006424 <_malloc_r>
 8006eaa:	9007      	str	r0, [sp, #28]
 8006eac:	2800      	cmp	r0, #0
 8006eae:	f040 81f4 	bne.w	800729a <_svfprintf_r+0x7ce>
 8006eb2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006eb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eba:	f8ab 300c 	strh.w	r3, [fp, #12]
 8006ebe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006ec2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006ec6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ec8:	bf18      	it	ne
 8006eca:	f04f 33ff 	movne.w	r3, #4294967295
 8006ece:	e621      	b.n	8006b14 <_svfprintf_r+0x48>
 8006ed0:	7fefffff 	.word	0x7fefffff
 8006ed4:	0800dd8c 	.word	0x0800dd8c
 8006ed8:	0800dd90 	.word	0x0800dd90
 8006edc:	0800dd94 	.word	0x0800dd94
 8006ee0:	0800dd98 	.word	0x0800dd98
 8006ee4:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006ee8:	f000 81d9 	beq.w	800729e <_svfprintf_r+0x7d2>
 8006eec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006eee:	2b47      	cmp	r3, #71	; 0x47
 8006ef0:	d105      	bne.n	8006efe <_svfprintf_r+0x432>
 8006ef2:	f1b8 0f00 	cmp.w	r8, #0
 8006ef6:	d102      	bne.n	8006efe <_svfprintf_r+0x432>
 8006ef8:	4647      	mov	r7, r8
 8006efa:	f04f 0801 	mov.w	r8, #1
 8006efe:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8006f02:	9315      	str	r3, [sp, #84]	; 0x54
 8006f04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f06:	1e1d      	subs	r5, r3, #0
 8006f08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f0a:	9308      	str	r3, [sp, #32]
 8006f0c:	bfb7      	itett	lt
 8006f0e:	462b      	movlt	r3, r5
 8006f10:	2300      	movge	r3, #0
 8006f12:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006f16:	232d      	movlt	r3, #45	; 0x2d
 8006f18:	931c      	str	r3, [sp, #112]	; 0x70
 8006f1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f1c:	2b41      	cmp	r3, #65	; 0x41
 8006f1e:	f040 81d7 	bne.w	80072d0 <_svfprintf_r+0x804>
 8006f22:	aa20      	add	r2, sp, #128	; 0x80
 8006f24:	4629      	mov	r1, r5
 8006f26:	9808      	ldr	r0, [sp, #32]
 8006f28:	f004 fa40 	bl	800b3ac <frexp>
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006f32:	f7f9 fad1 	bl	80004d8 <__aeabi_dmul>
 8006f36:	4602      	mov	r2, r0
 8006f38:	460b      	mov	r3, r1
 8006f3a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	2300      	movs	r3, #0
 8006f42:	f7f9 fd31 	bl	80009a8 <__aeabi_dcmpeq>
 8006f46:	b108      	cbz	r0, 8006f4c <_svfprintf_r+0x480>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	9320      	str	r3, [sp, #128]	; 0x80
 8006f4c:	4eb4      	ldr	r6, [pc, #720]	; (8007220 <_svfprintf_r+0x754>)
 8006f4e:	4bb5      	ldr	r3, [pc, #724]	; (8007224 <_svfprintf_r+0x758>)
 8006f50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f52:	9d07      	ldr	r5, [sp, #28]
 8006f54:	2a61      	cmp	r2, #97	; 0x61
 8006f56:	bf18      	it	ne
 8006f58:	461e      	movne	r6, r3
 8006f5a:	9617      	str	r6, [sp, #92]	; 0x5c
 8006f5c:	f108 36ff 	add.w	r6, r8, #4294967295
 8006f60:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006f64:	2200      	movs	r2, #0
 8006f66:	4bb0      	ldr	r3, [pc, #704]	; (8007228 <_svfprintf_r+0x75c>)
 8006f68:	f7f9 fab6 	bl	80004d8 <__aeabi_dmul>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f74:	f7f9 fd60 	bl	8000a38 <__aeabi_d2iz>
 8006f78:	901d      	str	r0, [sp, #116]	; 0x74
 8006f7a:	f7f9 fa43 	bl	8000404 <__aeabi_i2d>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006f86:	f7f9 f8ef 	bl	8000168 <__aeabi_dsub>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f94:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006f96:	960d      	str	r6, [sp, #52]	; 0x34
 8006f98:	5c9b      	ldrb	r3, [r3, r2]
 8006f9a:	f805 3b01 	strb.w	r3, [r5], #1
 8006f9e:	1c73      	adds	r3, r6, #1
 8006fa0:	d006      	beq.n	8006fb0 <_svfprintf_r+0x4e4>
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	3e01      	subs	r6, #1
 8006fa8:	f7f9 fcfe 	bl	80009a8 <__aeabi_dcmpeq>
 8006fac:	2800      	cmp	r0, #0
 8006fae:	d0d7      	beq.n	8006f60 <_svfprintf_r+0x494>
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006fb6:	4b9d      	ldr	r3, [pc, #628]	; (800722c <_svfprintf_r+0x760>)
 8006fb8:	f7f9 fd1e 	bl	80009f8 <__aeabi_dcmpgt>
 8006fbc:	b960      	cbnz	r0, 8006fd8 <_svfprintf_r+0x50c>
 8006fbe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	4b99      	ldr	r3, [pc, #612]	; (800722c <_svfprintf_r+0x760>)
 8006fc6:	f7f9 fcef 	bl	80009a8 <__aeabi_dcmpeq>
 8006fca:	2800      	cmp	r0, #0
 8006fcc:	f000 817b 	beq.w	80072c6 <_svfprintf_r+0x7fa>
 8006fd0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006fd2:	07d8      	lsls	r0, r3, #31
 8006fd4:	f140 8177 	bpl.w	80072c6 <_svfprintf_r+0x7fa>
 8006fd8:	2030      	movs	r0, #48	; 0x30
 8006fda:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fdc:	9524      	str	r5, [sp, #144]	; 0x90
 8006fde:	7bd9      	ldrb	r1, [r3, #15]
 8006fe0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006fe2:	1e53      	subs	r3, r2, #1
 8006fe4:	9324      	str	r3, [sp, #144]	; 0x90
 8006fe6:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006fea:	428b      	cmp	r3, r1
 8006fec:	f000 815a 	beq.w	80072a4 <_svfprintf_r+0x7d8>
 8006ff0:	2b39      	cmp	r3, #57	; 0x39
 8006ff2:	bf0b      	itete	eq
 8006ff4:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8006ff6:	3301      	addne	r3, #1
 8006ff8:	7a9b      	ldrbeq	r3, [r3, #10]
 8006ffa:	b2db      	uxtbne	r3, r3
 8006ffc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007000:	9b07      	ldr	r3, [sp, #28]
 8007002:	1aeb      	subs	r3, r5, r3
 8007004:	9308      	str	r3, [sp, #32]
 8007006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007008:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800700a:	2b47      	cmp	r3, #71	; 0x47
 800700c:	f040 81ad 	bne.w	800736a <_svfprintf_r+0x89e>
 8007010:	1ce9      	adds	r1, r5, #3
 8007012:	db02      	blt.n	800701a <_svfprintf_r+0x54e>
 8007014:	45a8      	cmp	r8, r5
 8007016:	f280 81cf 	bge.w	80073b8 <_svfprintf_r+0x8ec>
 800701a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800701c:	3b02      	subs	r3, #2
 800701e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007020:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007022:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007026:	f021 0120 	bic.w	r1, r1, #32
 800702a:	2941      	cmp	r1, #65	; 0x41
 800702c:	bf08      	it	eq
 800702e:	320f      	addeq	r2, #15
 8007030:	f105 33ff 	add.w	r3, r5, #4294967295
 8007034:	bf06      	itte	eq
 8007036:	b2d2      	uxtbeq	r2, r2
 8007038:	2101      	moveq	r1, #1
 800703a:	2100      	movne	r1, #0
 800703c:	2b00      	cmp	r3, #0
 800703e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007042:	bfb4      	ite	lt
 8007044:	222d      	movlt	r2, #45	; 0x2d
 8007046:	222b      	movge	r2, #43	; 0x2b
 8007048:	9320      	str	r3, [sp, #128]	; 0x80
 800704a:	bfb8      	it	lt
 800704c:	f1c5 0301 	rsblt	r3, r5, #1
 8007050:	2b09      	cmp	r3, #9
 8007052:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007056:	f340 819e 	ble.w	8007396 <_svfprintf_r+0x8ca>
 800705a:	260a      	movs	r6, #10
 800705c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007060:	fb93 f5f6 	sdiv	r5, r3, r6
 8007064:	4611      	mov	r1, r2
 8007066:	fb06 3015 	mls	r0, r6, r5, r3
 800706a:	3030      	adds	r0, #48	; 0x30
 800706c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007070:	4618      	mov	r0, r3
 8007072:	2863      	cmp	r0, #99	; 0x63
 8007074:	462b      	mov	r3, r5
 8007076:	f102 32ff 	add.w	r2, r2, #4294967295
 800707a:	dcf1      	bgt.n	8007060 <_svfprintf_r+0x594>
 800707c:	3330      	adds	r3, #48	; 0x30
 800707e:	1e88      	subs	r0, r1, #2
 8007080:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007084:	4603      	mov	r3, r0
 8007086:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800708a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800708e:	42ab      	cmp	r3, r5
 8007090:	f0c0 817c 	bcc.w	800738c <_svfprintf_r+0x8c0>
 8007094:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007098:	1a52      	subs	r2, r2, r1
 800709a:	42a8      	cmp	r0, r5
 800709c:	bf88      	it	hi
 800709e:	2200      	movhi	r2, #0
 80070a0:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80070a4:	441a      	add	r2, r3
 80070a6:	ab22      	add	r3, sp, #136	; 0x88
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	9a08      	ldr	r2, [sp, #32]
 80070ac:	931a      	str	r3, [sp, #104]	; 0x68
 80070ae:	2a01      	cmp	r2, #1
 80070b0:	eb03 0802 	add.w	r8, r3, r2
 80070b4:	dc02      	bgt.n	80070bc <_svfprintf_r+0x5f0>
 80070b6:	f01a 0f01 	tst.w	sl, #1
 80070ba:	d001      	beq.n	80070c0 <_svfprintf_r+0x5f4>
 80070bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070be:	4498      	add	r8, r3
 80070c0:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80070c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070c8:	9315      	str	r3, [sp, #84]	; 0x54
 80070ca:	2300      	movs	r3, #0
 80070cc:	461d      	mov	r5, r3
 80070ce:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80070d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80070d4:	b113      	cbz	r3, 80070dc <_svfprintf_r+0x610>
 80070d6:	232d      	movs	r3, #45	; 0x2d
 80070d8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80070dc:	2600      	movs	r6, #0
 80070de:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80070e2:	4546      	cmp	r6, r8
 80070e4:	4633      	mov	r3, r6
 80070e6:	bfb8      	it	lt
 80070e8:	4643      	movlt	r3, r8
 80070ea:	9315      	str	r3, [sp, #84]	; 0x54
 80070ec:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80070f0:	b113      	cbz	r3, 80070f8 <_svfprintf_r+0x62c>
 80070f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070f4:	3301      	adds	r3, #1
 80070f6:	9315      	str	r3, [sp, #84]	; 0x54
 80070f8:	f01a 0302 	ands.w	r3, sl, #2
 80070fc:	931c      	str	r3, [sp, #112]	; 0x70
 80070fe:	bf1e      	ittt	ne
 8007100:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007102:	3302      	addne	r3, #2
 8007104:	9315      	strne	r3, [sp, #84]	; 0x54
 8007106:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800710a:	931d      	str	r3, [sp, #116]	; 0x74
 800710c:	d121      	bne.n	8007152 <_svfprintf_r+0x686>
 800710e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007112:	1a9b      	subs	r3, r3, r2
 8007114:	2b00      	cmp	r3, #0
 8007116:	9317      	str	r3, [sp, #92]	; 0x5c
 8007118:	dd1b      	ble.n	8007152 <_svfprintf_r+0x686>
 800711a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800711e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007120:	3301      	adds	r3, #1
 8007122:	2810      	cmp	r0, #16
 8007124:	4842      	ldr	r0, [pc, #264]	; (8007230 <_svfprintf_r+0x764>)
 8007126:	f104 0108 	add.w	r1, r4, #8
 800712a:	6020      	str	r0, [r4, #0]
 800712c:	f300 82e6 	bgt.w	80076fc <_svfprintf_r+0xc30>
 8007130:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007132:	2b07      	cmp	r3, #7
 8007134:	4402      	add	r2, r0
 8007136:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800713a:	6060      	str	r0, [r4, #4]
 800713c:	f340 82f3 	ble.w	8007726 <_svfprintf_r+0xc5a>
 8007140:	4659      	mov	r1, fp
 8007142:	4648      	mov	r0, r9
 8007144:	aa26      	add	r2, sp, #152	; 0x98
 8007146:	f004 f9bb 	bl	800b4c0 <__ssprint_r>
 800714a:	2800      	cmp	r0, #0
 800714c:	f040 8636 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007150:	ac29      	add	r4, sp, #164	; 0xa4
 8007152:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007156:	b173      	cbz	r3, 8007176 <_svfprintf_r+0x6aa>
 8007158:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800715c:	6023      	str	r3, [r4, #0]
 800715e:	2301      	movs	r3, #1
 8007160:	6063      	str	r3, [r4, #4]
 8007162:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007164:	3301      	adds	r3, #1
 8007166:	9328      	str	r3, [sp, #160]	; 0xa0
 8007168:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800716a:	3301      	adds	r3, #1
 800716c:	2b07      	cmp	r3, #7
 800716e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007170:	f300 82db 	bgt.w	800772a <_svfprintf_r+0xc5e>
 8007174:	3408      	adds	r4, #8
 8007176:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007178:	b16b      	cbz	r3, 8007196 <_svfprintf_r+0x6ca>
 800717a:	ab1f      	add	r3, sp, #124	; 0x7c
 800717c:	6023      	str	r3, [r4, #0]
 800717e:	2302      	movs	r3, #2
 8007180:	6063      	str	r3, [r4, #4]
 8007182:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007184:	3302      	adds	r3, #2
 8007186:	9328      	str	r3, [sp, #160]	; 0xa0
 8007188:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800718a:	3301      	adds	r3, #1
 800718c:	2b07      	cmp	r3, #7
 800718e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007190:	f300 82d5 	bgt.w	800773e <_svfprintf_r+0xc72>
 8007194:	3408      	adds	r4, #8
 8007196:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007198:	2b80      	cmp	r3, #128	; 0x80
 800719a:	d121      	bne.n	80071e0 <_svfprintf_r+0x714>
 800719c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80071a0:	1a9b      	subs	r3, r3, r2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80071a6:	dd1b      	ble.n	80071e0 <_svfprintf_r+0x714>
 80071a8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80071ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80071ae:	3301      	adds	r3, #1
 80071b0:	2810      	cmp	r0, #16
 80071b2:	4820      	ldr	r0, [pc, #128]	; (8007234 <_svfprintf_r+0x768>)
 80071b4:	f104 0108 	add.w	r1, r4, #8
 80071b8:	6020      	str	r0, [r4, #0]
 80071ba:	f300 82ca 	bgt.w	8007752 <_svfprintf_r+0xc86>
 80071be:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80071c0:	2b07      	cmp	r3, #7
 80071c2:	4402      	add	r2, r0
 80071c4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80071c8:	6060      	str	r0, [r4, #4]
 80071ca:	f340 82d7 	ble.w	800777c <_svfprintf_r+0xcb0>
 80071ce:	4659      	mov	r1, fp
 80071d0:	4648      	mov	r0, r9
 80071d2:	aa26      	add	r2, sp, #152	; 0x98
 80071d4:	f004 f974 	bl	800b4c0 <__ssprint_r>
 80071d8:	2800      	cmp	r0, #0
 80071da:	f040 85ef 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 80071de:	ac29      	add	r4, sp, #164	; 0xa4
 80071e0:	eba6 0608 	sub.w	r6, r6, r8
 80071e4:	2e00      	cmp	r6, #0
 80071e6:	dd27      	ble.n	8007238 <_svfprintf_r+0x76c>
 80071e8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80071ec:	4811      	ldr	r0, [pc, #68]	; (8007234 <_svfprintf_r+0x768>)
 80071ee:	2e10      	cmp	r6, #16
 80071f0:	f103 0301 	add.w	r3, r3, #1
 80071f4:	f104 0108 	add.w	r1, r4, #8
 80071f8:	6020      	str	r0, [r4, #0]
 80071fa:	f300 82c1 	bgt.w	8007780 <_svfprintf_r+0xcb4>
 80071fe:	6066      	str	r6, [r4, #4]
 8007200:	2b07      	cmp	r3, #7
 8007202:	4416      	add	r6, r2
 8007204:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007208:	f340 82cd 	ble.w	80077a6 <_svfprintf_r+0xcda>
 800720c:	4659      	mov	r1, fp
 800720e:	4648      	mov	r0, r9
 8007210:	aa26      	add	r2, sp, #152	; 0x98
 8007212:	f004 f955 	bl	800b4c0 <__ssprint_r>
 8007216:	2800      	cmp	r0, #0
 8007218:	f040 85d0 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 800721c:	ac29      	add	r4, sp, #164	; 0xa4
 800721e:	e00b      	b.n	8007238 <_svfprintf_r+0x76c>
 8007220:	0800dd9c 	.word	0x0800dd9c
 8007224:	0800ddad 	.word	0x0800ddad
 8007228:	40300000 	.word	0x40300000
 800722c:	3fe00000 	.word	0x3fe00000
 8007230:	0800ddc0 	.word	0x0800ddc0
 8007234:	0800ddd0 	.word	0x0800ddd0
 8007238:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800723c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800723e:	f040 82b9 	bne.w	80077b4 <_svfprintf_r+0xce8>
 8007242:	9b07      	ldr	r3, [sp, #28]
 8007244:	4446      	add	r6, r8
 8007246:	e9c4 3800 	strd	r3, r8, [r4]
 800724a:	9628      	str	r6, [sp, #160]	; 0xa0
 800724c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800724e:	3301      	adds	r3, #1
 8007250:	2b07      	cmp	r3, #7
 8007252:	9327      	str	r3, [sp, #156]	; 0x9c
 8007254:	f300 82f4 	bgt.w	8007840 <_svfprintf_r+0xd74>
 8007258:	3408      	adds	r4, #8
 800725a:	f01a 0f04 	tst.w	sl, #4
 800725e:	f040 858e 	bne.w	8007d7e <_svfprintf_r+0x12b2>
 8007262:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007266:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007268:	428a      	cmp	r2, r1
 800726a:	bfac      	ite	ge
 800726c:	189b      	addge	r3, r3, r2
 800726e:	185b      	addlt	r3, r3, r1
 8007270:	9313      	str	r3, [sp, #76]	; 0x4c
 8007272:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007274:	b13b      	cbz	r3, 8007286 <_svfprintf_r+0x7ba>
 8007276:	4659      	mov	r1, fp
 8007278:	4648      	mov	r0, r9
 800727a:	aa26      	add	r2, sp, #152	; 0x98
 800727c:	f004 f920 	bl	800b4c0 <__ssprint_r>
 8007280:	2800      	cmp	r0, #0
 8007282:	f040 859b 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007286:	2300      	movs	r3, #0
 8007288:	9327      	str	r3, [sp, #156]	; 0x9c
 800728a:	2f00      	cmp	r7, #0
 800728c:	f040 85b2 	bne.w	8007df4 <_svfprintf_r+0x1328>
 8007290:	ac29      	add	r4, sp, #164	; 0xa4
 8007292:	e0e3      	b.n	800745c <_svfprintf_r+0x990>
 8007294:	ab39      	add	r3, sp, #228	; 0xe4
 8007296:	9307      	str	r3, [sp, #28]
 8007298:	e631      	b.n	8006efe <_svfprintf_r+0x432>
 800729a:	9f07      	ldr	r7, [sp, #28]
 800729c:	e62f      	b.n	8006efe <_svfprintf_r+0x432>
 800729e:	f04f 0806 	mov.w	r8, #6
 80072a2:	e62c      	b.n	8006efe <_svfprintf_r+0x432>
 80072a4:	f802 0c01 	strb.w	r0, [r2, #-1]
 80072a8:	e69a      	b.n	8006fe0 <_svfprintf_r+0x514>
 80072aa:	f803 0b01 	strb.w	r0, [r3], #1
 80072ae:	1aca      	subs	r2, r1, r3
 80072b0:	2a00      	cmp	r2, #0
 80072b2:	dafa      	bge.n	80072aa <_svfprintf_r+0x7de>
 80072b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072b8:	3201      	adds	r2, #1
 80072ba:	f103 0301 	add.w	r3, r3, #1
 80072be:	bfb8      	it	lt
 80072c0:	2300      	movlt	r3, #0
 80072c2:	441d      	add	r5, r3
 80072c4:	e69c      	b.n	8007000 <_svfprintf_r+0x534>
 80072c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072c8:	462b      	mov	r3, r5
 80072ca:	2030      	movs	r0, #48	; 0x30
 80072cc:	18a9      	adds	r1, r5, r2
 80072ce:	e7ee      	b.n	80072ae <_svfprintf_r+0x7e2>
 80072d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072d2:	2b46      	cmp	r3, #70	; 0x46
 80072d4:	d005      	beq.n	80072e2 <_svfprintf_r+0x816>
 80072d6:	2b45      	cmp	r3, #69	; 0x45
 80072d8:	d11b      	bne.n	8007312 <_svfprintf_r+0x846>
 80072da:	f108 0601 	add.w	r6, r8, #1
 80072de:	2302      	movs	r3, #2
 80072e0:	e001      	b.n	80072e6 <_svfprintf_r+0x81a>
 80072e2:	4646      	mov	r6, r8
 80072e4:	2303      	movs	r3, #3
 80072e6:	aa24      	add	r2, sp, #144	; 0x90
 80072e8:	9204      	str	r2, [sp, #16]
 80072ea:	aa21      	add	r2, sp, #132	; 0x84
 80072ec:	9203      	str	r2, [sp, #12]
 80072ee:	aa20      	add	r2, sp, #128	; 0x80
 80072f0:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	4648      	mov	r0, r9
 80072f8:	462b      	mov	r3, r5
 80072fa:	9a08      	ldr	r2, [sp, #32]
 80072fc:	f002 f95c 	bl	80095b8 <_dtoa_r>
 8007300:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007302:	9007      	str	r0, [sp, #28]
 8007304:	2b47      	cmp	r3, #71	; 0x47
 8007306:	d106      	bne.n	8007316 <_svfprintf_r+0x84a>
 8007308:	f01a 0f01 	tst.w	sl, #1
 800730c:	d103      	bne.n	8007316 <_svfprintf_r+0x84a>
 800730e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007310:	e676      	b.n	8007000 <_svfprintf_r+0x534>
 8007312:	4646      	mov	r6, r8
 8007314:	e7e3      	b.n	80072de <_svfprintf_r+0x812>
 8007316:	9b07      	ldr	r3, [sp, #28]
 8007318:	4433      	add	r3, r6
 800731a:	930d      	str	r3, [sp, #52]	; 0x34
 800731c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800731e:	2b46      	cmp	r3, #70	; 0x46
 8007320:	d111      	bne.n	8007346 <_svfprintf_r+0x87a>
 8007322:	9b07      	ldr	r3, [sp, #28]
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	2b30      	cmp	r3, #48	; 0x30
 8007328:	d109      	bne.n	800733e <_svfprintf_r+0x872>
 800732a:	2200      	movs	r2, #0
 800732c:	2300      	movs	r3, #0
 800732e:	4629      	mov	r1, r5
 8007330:	9808      	ldr	r0, [sp, #32]
 8007332:	f7f9 fb39 	bl	80009a8 <__aeabi_dcmpeq>
 8007336:	b910      	cbnz	r0, 800733e <_svfprintf_r+0x872>
 8007338:	f1c6 0601 	rsb	r6, r6, #1
 800733c:	9620      	str	r6, [sp, #128]	; 0x80
 800733e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007340:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007342:	441a      	add	r2, r3
 8007344:	920d      	str	r2, [sp, #52]	; 0x34
 8007346:	2200      	movs	r2, #0
 8007348:	2300      	movs	r3, #0
 800734a:	4629      	mov	r1, r5
 800734c:	9808      	ldr	r0, [sp, #32]
 800734e:	f7f9 fb2b 	bl	80009a8 <__aeabi_dcmpeq>
 8007352:	b108      	cbz	r0, 8007358 <_svfprintf_r+0x88c>
 8007354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007356:	9324      	str	r3, [sp, #144]	; 0x90
 8007358:	2230      	movs	r2, #48	; 0x30
 800735a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800735c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800735e:	4299      	cmp	r1, r3
 8007360:	d9d5      	bls.n	800730e <_svfprintf_r+0x842>
 8007362:	1c59      	adds	r1, r3, #1
 8007364:	9124      	str	r1, [sp, #144]	; 0x90
 8007366:	701a      	strb	r2, [r3, #0]
 8007368:	e7f7      	b.n	800735a <_svfprintf_r+0x88e>
 800736a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800736c:	2b46      	cmp	r3, #70	; 0x46
 800736e:	f47f ae57 	bne.w	8007020 <_svfprintf_r+0x554>
 8007372:	f00a 0301 	and.w	r3, sl, #1
 8007376:	2d00      	cmp	r5, #0
 8007378:	ea43 0308 	orr.w	r3, r3, r8
 800737c:	dd18      	ble.n	80073b0 <_svfprintf_r+0x8e4>
 800737e:	b383      	cbz	r3, 80073e2 <_svfprintf_r+0x916>
 8007380:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007382:	18eb      	adds	r3, r5, r3
 8007384:	4498      	add	r8, r3
 8007386:	2366      	movs	r3, #102	; 0x66
 8007388:	930b      	str	r3, [sp, #44]	; 0x2c
 800738a:	e030      	b.n	80073ee <_svfprintf_r+0x922>
 800738c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007390:	f802 6b01 	strb.w	r6, [r2], #1
 8007394:	e67b      	b.n	800708e <_svfprintf_r+0x5c2>
 8007396:	b941      	cbnz	r1, 80073aa <_svfprintf_r+0x8de>
 8007398:	2230      	movs	r2, #48	; 0x30
 800739a:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800739e:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80073a2:	3330      	adds	r3, #48	; 0x30
 80073a4:	f802 3b01 	strb.w	r3, [r2], #1
 80073a8:	e67d      	b.n	80070a6 <_svfprintf_r+0x5da>
 80073aa:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80073ae:	e7f8      	b.n	80073a2 <_svfprintf_r+0x8d6>
 80073b0:	b1cb      	cbz	r3, 80073e6 <_svfprintf_r+0x91a>
 80073b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073b4:	3301      	adds	r3, #1
 80073b6:	e7e5      	b.n	8007384 <_svfprintf_r+0x8b8>
 80073b8:	9b08      	ldr	r3, [sp, #32]
 80073ba:	429d      	cmp	r5, r3
 80073bc:	db07      	blt.n	80073ce <_svfprintf_r+0x902>
 80073be:	f01a 0f01 	tst.w	sl, #1
 80073c2:	d029      	beq.n	8007418 <_svfprintf_r+0x94c>
 80073c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073c6:	eb05 0803 	add.w	r8, r5, r3
 80073ca:	2367      	movs	r3, #103	; 0x67
 80073cc:	e7dc      	b.n	8007388 <_svfprintf_r+0x8bc>
 80073ce:	9b08      	ldr	r3, [sp, #32]
 80073d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80073d2:	2d00      	cmp	r5, #0
 80073d4:	eb03 0802 	add.w	r8, r3, r2
 80073d8:	dcf7      	bgt.n	80073ca <_svfprintf_r+0x8fe>
 80073da:	f1c5 0301 	rsb	r3, r5, #1
 80073de:	4498      	add	r8, r3
 80073e0:	e7f3      	b.n	80073ca <_svfprintf_r+0x8fe>
 80073e2:	46a8      	mov	r8, r5
 80073e4:	e7cf      	b.n	8007386 <_svfprintf_r+0x8ba>
 80073e6:	2366      	movs	r3, #102	; 0x66
 80073e8:	f04f 0801 	mov.w	r8, #1
 80073ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80073ee:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80073f2:	930d      	str	r3, [sp, #52]	; 0x34
 80073f4:	d023      	beq.n	800743e <_svfprintf_r+0x972>
 80073f6:	2300      	movs	r3, #0
 80073f8:	2d00      	cmp	r5, #0
 80073fa:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80073fe:	f77f ae68 	ble.w	80070d2 <_svfprintf_r+0x606>
 8007402:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	2bff      	cmp	r3, #255	; 0xff
 8007408:	d108      	bne.n	800741c <_svfprintf_r+0x950>
 800740a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800740e:	4413      	add	r3, r2
 8007410:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007412:	fb02 8803 	mla	r8, r2, r3, r8
 8007416:	e65c      	b.n	80070d2 <_svfprintf_r+0x606>
 8007418:	46a8      	mov	r8, r5
 800741a:	e7d6      	b.n	80073ca <_svfprintf_r+0x8fe>
 800741c:	42ab      	cmp	r3, r5
 800741e:	daf4      	bge.n	800740a <_svfprintf_r+0x93e>
 8007420:	1aed      	subs	r5, r5, r3
 8007422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007424:	785b      	ldrb	r3, [r3, #1]
 8007426:	b133      	cbz	r3, 8007436 <_svfprintf_r+0x96a>
 8007428:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800742a:	3301      	adds	r3, #1
 800742c:	930d      	str	r3, [sp, #52]	; 0x34
 800742e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007430:	3301      	adds	r3, #1
 8007432:	930e      	str	r3, [sp, #56]	; 0x38
 8007434:	e7e5      	b.n	8007402 <_svfprintf_r+0x936>
 8007436:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007438:	3301      	adds	r3, #1
 800743a:	930c      	str	r3, [sp, #48]	; 0x30
 800743c:	e7e1      	b.n	8007402 <_svfprintf_r+0x936>
 800743e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007440:	930c      	str	r3, [sp, #48]	; 0x30
 8007442:	e646      	b.n	80070d2 <_svfprintf_r+0x606>
 8007444:	4632      	mov	r2, r6
 8007446:	f852 3b04 	ldr.w	r3, [r2], #4
 800744a:	f01a 0f20 	tst.w	sl, #32
 800744e:	920a      	str	r2, [sp, #40]	; 0x28
 8007450:	d009      	beq.n	8007466 <_svfprintf_r+0x99a>
 8007452:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007454:	4610      	mov	r0, r2
 8007456:	17d1      	asrs	r1, r2, #31
 8007458:	e9c3 0100 	strd	r0, r1, [r3]
 800745c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800745e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007460:	9307      	str	r3, [sp, #28]
 8007462:	f7ff bb6f 	b.w	8006b44 <_svfprintf_r+0x78>
 8007466:	f01a 0f10 	tst.w	sl, #16
 800746a:	d002      	beq.n	8007472 <_svfprintf_r+0x9a6>
 800746c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800746e:	601a      	str	r2, [r3, #0]
 8007470:	e7f4      	b.n	800745c <_svfprintf_r+0x990>
 8007472:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007476:	d002      	beq.n	800747e <_svfprintf_r+0x9b2>
 8007478:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	e7ee      	b.n	800745c <_svfprintf_r+0x990>
 800747e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007482:	d0f3      	beq.n	800746c <_svfprintf_r+0x9a0>
 8007484:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007486:	701a      	strb	r2, [r3, #0]
 8007488:	e7e8      	b.n	800745c <_svfprintf_r+0x990>
 800748a:	f04a 0a10 	orr.w	sl, sl, #16
 800748e:	f01a 0f20 	tst.w	sl, #32
 8007492:	d01e      	beq.n	80074d2 <_svfprintf_r+0xa06>
 8007494:	3607      	adds	r6, #7
 8007496:	f026 0307 	bic.w	r3, r6, #7
 800749a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800749e:	930a      	str	r3, [sp, #40]	; 0x28
 80074a0:	2300      	movs	r3, #0
 80074a2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80074a6:	2200      	movs	r2, #0
 80074a8:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80074ac:	f1b8 3fff 	cmp.w	r8, #4294967295
 80074b0:	f000 84b1 	beq.w	8007e16 <_svfprintf_r+0x134a>
 80074b4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80074b8:	920c      	str	r2, [sp, #48]	; 0x30
 80074ba:	ea56 0207 	orrs.w	r2, r6, r7
 80074be:	f040 84b0 	bne.w	8007e22 <_svfprintf_r+0x1356>
 80074c2:	f1b8 0f00 	cmp.w	r8, #0
 80074c6:	f000 8103 	beq.w	80076d0 <_svfprintf_r+0xc04>
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	f040 84ac 	bne.w	8007e28 <_svfprintf_r+0x135c>
 80074d0:	e098      	b.n	8007604 <_svfprintf_r+0xb38>
 80074d2:	1d33      	adds	r3, r6, #4
 80074d4:	f01a 0f10 	tst.w	sl, #16
 80074d8:	930a      	str	r3, [sp, #40]	; 0x28
 80074da:	d001      	beq.n	80074e0 <_svfprintf_r+0xa14>
 80074dc:	6836      	ldr	r6, [r6, #0]
 80074de:	e003      	b.n	80074e8 <_svfprintf_r+0xa1c>
 80074e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80074e4:	d002      	beq.n	80074ec <_svfprintf_r+0xa20>
 80074e6:	8836      	ldrh	r6, [r6, #0]
 80074e8:	2700      	movs	r7, #0
 80074ea:	e7d9      	b.n	80074a0 <_svfprintf_r+0x9d4>
 80074ec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80074f0:	d0f4      	beq.n	80074dc <_svfprintf_r+0xa10>
 80074f2:	7836      	ldrb	r6, [r6, #0]
 80074f4:	e7f8      	b.n	80074e8 <_svfprintf_r+0xa1c>
 80074f6:	4633      	mov	r3, r6
 80074f8:	f853 6b04 	ldr.w	r6, [r3], #4
 80074fc:	2278      	movs	r2, #120	; 0x78
 80074fe:	930a      	str	r3, [sp, #40]	; 0x28
 8007500:	f647 0330 	movw	r3, #30768	; 0x7830
 8007504:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007508:	4ba8      	ldr	r3, [pc, #672]	; (80077ac <_svfprintf_r+0xce0>)
 800750a:	2700      	movs	r7, #0
 800750c:	931b      	str	r3, [sp, #108]	; 0x6c
 800750e:	f04a 0a02 	orr.w	sl, sl, #2
 8007512:	2302      	movs	r3, #2
 8007514:	920b      	str	r2, [sp, #44]	; 0x2c
 8007516:	e7c6      	b.n	80074a6 <_svfprintf_r+0x9da>
 8007518:	4632      	mov	r2, r6
 800751a:	2500      	movs	r5, #0
 800751c:	f852 3b04 	ldr.w	r3, [r2], #4
 8007520:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007524:	9307      	str	r3, [sp, #28]
 8007526:	920a      	str	r2, [sp, #40]	; 0x28
 8007528:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800752c:	d010      	beq.n	8007550 <_svfprintf_r+0xa84>
 800752e:	4642      	mov	r2, r8
 8007530:	4629      	mov	r1, r5
 8007532:	9807      	ldr	r0, [sp, #28]
 8007534:	f003 fa26 	bl	800a984 <memchr>
 8007538:	4607      	mov	r7, r0
 800753a:	2800      	cmp	r0, #0
 800753c:	f43f ac85 	beq.w	8006e4a <_svfprintf_r+0x37e>
 8007540:	9b07      	ldr	r3, [sp, #28]
 8007542:	462f      	mov	r7, r5
 8007544:	462e      	mov	r6, r5
 8007546:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800754a:	eba0 0803 	sub.w	r8, r0, r3
 800754e:	e5c8      	b.n	80070e2 <_svfprintf_r+0x616>
 8007550:	9807      	ldr	r0, [sp, #28]
 8007552:	f7f8 fdfd 	bl	8000150 <strlen>
 8007556:	462f      	mov	r7, r5
 8007558:	4680      	mov	r8, r0
 800755a:	e476      	b.n	8006e4a <_svfprintf_r+0x37e>
 800755c:	f04a 0a10 	orr.w	sl, sl, #16
 8007560:	f01a 0f20 	tst.w	sl, #32
 8007564:	d007      	beq.n	8007576 <_svfprintf_r+0xaaa>
 8007566:	3607      	adds	r6, #7
 8007568:	f026 0307 	bic.w	r3, r6, #7
 800756c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007570:	930a      	str	r3, [sp, #40]	; 0x28
 8007572:	2301      	movs	r3, #1
 8007574:	e797      	b.n	80074a6 <_svfprintf_r+0x9da>
 8007576:	1d33      	adds	r3, r6, #4
 8007578:	f01a 0f10 	tst.w	sl, #16
 800757c:	930a      	str	r3, [sp, #40]	; 0x28
 800757e:	d001      	beq.n	8007584 <_svfprintf_r+0xab8>
 8007580:	6836      	ldr	r6, [r6, #0]
 8007582:	e003      	b.n	800758c <_svfprintf_r+0xac0>
 8007584:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007588:	d002      	beq.n	8007590 <_svfprintf_r+0xac4>
 800758a:	8836      	ldrh	r6, [r6, #0]
 800758c:	2700      	movs	r7, #0
 800758e:	e7f0      	b.n	8007572 <_svfprintf_r+0xaa6>
 8007590:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007594:	d0f4      	beq.n	8007580 <_svfprintf_r+0xab4>
 8007596:	7836      	ldrb	r6, [r6, #0]
 8007598:	e7f8      	b.n	800758c <_svfprintf_r+0xac0>
 800759a:	4b85      	ldr	r3, [pc, #532]	; (80077b0 <_svfprintf_r+0xce4>)
 800759c:	f01a 0f20 	tst.w	sl, #32
 80075a0:	931b      	str	r3, [sp, #108]	; 0x6c
 80075a2:	d019      	beq.n	80075d8 <_svfprintf_r+0xb0c>
 80075a4:	3607      	adds	r6, #7
 80075a6:	f026 0307 	bic.w	r3, r6, #7
 80075aa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80075ae:	930a      	str	r3, [sp, #40]	; 0x28
 80075b0:	f01a 0f01 	tst.w	sl, #1
 80075b4:	d00a      	beq.n	80075cc <_svfprintf_r+0xb00>
 80075b6:	ea56 0307 	orrs.w	r3, r6, r7
 80075ba:	d007      	beq.n	80075cc <_svfprintf_r+0xb00>
 80075bc:	2330      	movs	r3, #48	; 0x30
 80075be:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80075c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075c4:	f04a 0a02 	orr.w	sl, sl, #2
 80075c8:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80075cc:	2302      	movs	r3, #2
 80075ce:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80075d2:	e768      	b.n	80074a6 <_svfprintf_r+0x9da>
 80075d4:	4b75      	ldr	r3, [pc, #468]	; (80077ac <_svfprintf_r+0xce0>)
 80075d6:	e7e1      	b.n	800759c <_svfprintf_r+0xad0>
 80075d8:	1d33      	adds	r3, r6, #4
 80075da:	f01a 0f10 	tst.w	sl, #16
 80075de:	930a      	str	r3, [sp, #40]	; 0x28
 80075e0:	d001      	beq.n	80075e6 <_svfprintf_r+0xb1a>
 80075e2:	6836      	ldr	r6, [r6, #0]
 80075e4:	e003      	b.n	80075ee <_svfprintf_r+0xb22>
 80075e6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80075ea:	d002      	beq.n	80075f2 <_svfprintf_r+0xb26>
 80075ec:	8836      	ldrh	r6, [r6, #0]
 80075ee:	2700      	movs	r7, #0
 80075f0:	e7de      	b.n	80075b0 <_svfprintf_r+0xae4>
 80075f2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80075f6:	d0f4      	beq.n	80075e2 <_svfprintf_r+0xb16>
 80075f8:	7836      	ldrb	r6, [r6, #0]
 80075fa:	e7f8      	b.n	80075ee <_svfprintf_r+0xb22>
 80075fc:	2f00      	cmp	r7, #0
 80075fe:	bf08      	it	eq
 8007600:	2e0a      	cmpeq	r6, #10
 8007602:	d206      	bcs.n	8007612 <_svfprintf_r+0xb46>
 8007604:	3630      	adds	r6, #48	; 0x30
 8007606:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800760a:	f20d 1347 	addw	r3, sp, #327	; 0x147
 800760e:	f000 bc2d 	b.w	8007e6c <_svfprintf_r+0x13a0>
 8007612:	2300      	movs	r3, #0
 8007614:	9308      	str	r3, [sp, #32]
 8007616:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007618:	ad52      	add	r5, sp, #328	; 0x148
 800761a:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 800761e:	1e6b      	subs	r3, r5, #1
 8007620:	9307      	str	r3, [sp, #28]
 8007622:	220a      	movs	r2, #10
 8007624:	2300      	movs	r3, #0
 8007626:	4630      	mov	r0, r6
 8007628:	4639      	mov	r1, r7
 800762a:	f7f9 fa7d 	bl	8000b28 <__aeabi_uldivmod>
 800762e:	9b08      	ldr	r3, [sp, #32]
 8007630:	3230      	adds	r2, #48	; 0x30
 8007632:	3301      	adds	r3, #1
 8007634:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007638:	9308      	str	r3, [sp, #32]
 800763a:	f1ba 0f00 	cmp.w	sl, #0
 800763e:	d019      	beq.n	8007674 <_svfprintf_r+0xba8>
 8007640:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007642:	9a08      	ldr	r2, [sp, #32]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	429a      	cmp	r2, r3
 8007648:	d114      	bne.n	8007674 <_svfprintf_r+0xba8>
 800764a:	2aff      	cmp	r2, #255	; 0xff
 800764c:	d012      	beq.n	8007674 <_svfprintf_r+0xba8>
 800764e:	2f00      	cmp	r7, #0
 8007650:	bf08      	it	eq
 8007652:	2e0a      	cmpeq	r6, #10
 8007654:	d30e      	bcc.n	8007674 <_svfprintf_r+0xba8>
 8007656:	9b07      	ldr	r3, [sp, #28]
 8007658:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800765a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800765c:	1a9b      	subs	r3, r3, r2
 800765e:	4618      	mov	r0, r3
 8007660:	9307      	str	r3, [sp, #28]
 8007662:	f003 ff1a 	bl	800b49a <strncpy>
 8007666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007668:	785d      	ldrb	r5, [r3, #1]
 800766a:	b1ed      	cbz	r5, 80076a8 <_svfprintf_r+0xbdc>
 800766c:	3301      	adds	r3, #1
 800766e:	930e      	str	r3, [sp, #56]	; 0x38
 8007670:	2300      	movs	r3, #0
 8007672:	9308      	str	r3, [sp, #32]
 8007674:	220a      	movs	r2, #10
 8007676:	2300      	movs	r3, #0
 8007678:	4630      	mov	r0, r6
 800767a:	4639      	mov	r1, r7
 800767c:	f7f9 fa54 	bl	8000b28 <__aeabi_uldivmod>
 8007680:	2f00      	cmp	r7, #0
 8007682:	bf08      	it	eq
 8007684:	2e0a      	cmpeq	r6, #10
 8007686:	d20b      	bcs.n	80076a0 <_svfprintf_r+0xbd4>
 8007688:	2700      	movs	r7, #0
 800768a:	9b07      	ldr	r3, [sp, #28]
 800768c:	aa52      	add	r2, sp, #328	; 0x148
 800768e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007692:	4646      	mov	r6, r8
 8007694:	eba2 0803 	sub.w	r8, r2, r3
 8007698:	463d      	mov	r5, r7
 800769a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800769e:	e520      	b.n	80070e2 <_svfprintf_r+0x616>
 80076a0:	4606      	mov	r6, r0
 80076a2:	460f      	mov	r7, r1
 80076a4:	9d07      	ldr	r5, [sp, #28]
 80076a6:	e7ba      	b.n	800761e <_svfprintf_r+0xb52>
 80076a8:	9508      	str	r5, [sp, #32]
 80076aa:	e7e3      	b.n	8007674 <_svfprintf_r+0xba8>
 80076ac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80076ae:	f006 030f 	and.w	r3, r6, #15
 80076b2:	5cd3      	ldrb	r3, [r2, r3]
 80076b4:	9a07      	ldr	r2, [sp, #28]
 80076b6:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80076ba:	0933      	lsrs	r3, r6, #4
 80076bc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80076c0:	9207      	str	r2, [sp, #28]
 80076c2:	093a      	lsrs	r2, r7, #4
 80076c4:	461e      	mov	r6, r3
 80076c6:	4617      	mov	r7, r2
 80076c8:	ea56 0307 	orrs.w	r3, r6, r7
 80076cc:	d1ee      	bne.n	80076ac <_svfprintf_r+0xbe0>
 80076ce:	e7db      	b.n	8007688 <_svfprintf_r+0xbbc>
 80076d0:	b933      	cbnz	r3, 80076e0 <_svfprintf_r+0xc14>
 80076d2:	f01a 0f01 	tst.w	sl, #1
 80076d6:	d003      	beq.n	80076e0 <_svfprintf_r+0xc14>
 80076d8:	2330      	movs	r3, #48	; 0x30
 80076da:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80076de:	e794      	b.n	800760a <_svfprintf_r+0xb3e>
 80076e0:	ab52      	add	r3, sp, #328	; 0x148
 80076e2:	e3c3      	b.n	8007e6c <_svfprintf_r+0x13a0>
 80076e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	f000 838a 	beq.w	8007e00 <_svfprintf_r+0x1334>
 80076ec:	2000      	movs	r0, #0
 80076ee:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80076f2:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80076f6:	960a      	str	r6, [sp, #40]	; 0x28
 80076f8:	f7ff bb3f 	b.w	8006d7a <_svfprintf_r+0x2ae>
 80076fc:	2010      	movs	r0, #16
 80076fe:	2b07      	cmp	r3, #7
 8007700:	4402      	add	r2, r0
 8007702:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007706:	6060      	str	r0, [r4, #4]
 8007708:	dd08      	ble.n	800771c <_svfprintf_r+0xc50>
 800770a:	4659      	mov	r1, fp
 800770c:	4648      	mov	r0, r9
 800770e:	aa26      	add	r2, sp, #152	; 0x98
 8007710:	f003 fed6 	bl	800b4c0 <__ssprint_r>
 8007714:	2800      	cmp	r0, #0
 8007716:	f040 8351 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 800771a:	a929      	add	r1, sp, #164	; 0xa4
 800771c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800771e:	460c      	mov	r4, r1
 8007720:	3b10      	subs	r3, #16
 8007722:	9317      	str	r3, [sp, #92]	; 0x5c
 8007724:	e4f9      	b.n	800711a <_svfprintf_r+0x64e>
 8007726:	460c      	mov	r4, r1
 8007728:	e513      	b.n	8007152 <_svfprintf_r+0x686>
 800772a:	4659      	mov	r1, fp
 800772c:	4648      	mov	r0, r9
 800772e:	aa26      	add	r2, sp, #152	; 0x98
 8007730:	f003 fec6 	bl	800b4c0 <__ssprint_r>
 8007734:	2800      	cmp	r0, #0
 8007736:	f040 8341 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 800773a:	ac29      	add	r4, sp, #164	; 0xa4
 800773c:	e51b      	b.n	8007176 <_svfprintf_r+0x6aa>
 800773e:	4659      	mov	r1, fp
 8007740:	4648      	mov	r0, r9
 8007742:	aa26      	add	r2, sp, #152	; 0x98
 8007744:	f003 febc 	bl	800b4c0 <__ssprint_r>
 8007748:	2800      	cmp	r0, #0
 800774a:	f040 8337 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 800774e:	ac29      	add	r4, sp, #164	; 0xa4
 8007750:	e521      	b.n	8007196 <_svfprintf_r+0x6ca>
 8007752:	2010      	movs	r0, #16
 8007754:	2b07      	cmp	r3, #7
 8007756:	4402      	add	r2, r0
 8007758:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800775c:	6060      	str	r0, [r4, #4]
 800775e:	dd08      	ble.n	8007772 <_svfprintf_r+0xca6>
 8007760:	4659      	mov	r1, fp
 8007762:	4648      	mov	r0, r9
 8007764:	aa26      	add	r2, sp, #152	; 0x98
 8007766:	f003 feab 	bl	800b4c0 <__ssprint_r>
 800776a:	2800      	cmp	r0, #0
 800776c:	f040 8326 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007770:	a929      	add	r1, sp, #164	; 0xa4
 8007772:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007774:	460c      	mov	r4, r1
 8007776:	3b10      	subs	r3, #16
 8007778:	9317      	str	r3, [sp, #92]	; 0x5c
 800777a:	e515      	b.n	80071a8 <_svfprintf_r+0x6dc>
 800777c:	460c      	mov	r4, r1
 800777e:	e52f      	b.n	80071e0 <_svfprintf_r+0x714>
 8007780:	2010      	movs	r0, #16
 8007782:	2b07      	cmp	r3, #7
 8007784:	4402      	add	r2, r0
 8007786:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800778a:	6060      	str	r0, [r4, #4]
 800778c:	dd08      	ble.n	80077a0 <_svfprintf_r+0xcd4>
 800778e:	4659      	mov	r1, fp
 8007790:	4648      	mov	r0, r9
 8007792:	aa26      	add	r2, sp, #152	; 0x98
 8007794:	f003 fe94 	bl	800b4c0 <__ssprint_r>
 8007798:	2800      	cmp	r0, #0
 800779a:	f040 830f 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 800779e:	a929      	add	r1, sp, #164	; 0xa4
 80077a0:	460c      	mov	r4, r1
 80077a2:	3e10      	subs	r6, #16
 80077a4:	e520      	b.n	80071e8 <_svfprintf_r+0x71c>
 80077a6:	460c      	mov	r4, r1
 80077a8:	e546      	b.n	8007238 <_svfprintf_r+0x76c>
 80077aa:	bf00      	nop
 80077ac:	0800dd9c 	.word	0x0800dd9c
 80077b0:	0800ddad 	.word	0x0800ddad
 80077b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077b6:	2b65      	cmp	r3, #101	; 0x65
 80077b8:	f340 824a 	ble.w	8007c50 <_svfprintf_r+0x1184>
 80077bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077c0:	2200      	movs	r2, #0
 80077c2:	2300      	movs	r3, #0
 80077c4:	f7f9 f8f0 	bl	80009a8 <__aeabi_dcmpeq>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	d06a      	beq.n	80078a2 <_svfprintf_r+0xdd6>
 80077cc:	4b6f      	ldr	r3, [pc, #444]	; (800798c <_svfprintf_r+0xec0>)
 80077ce:	6023      	str	r3, [r4, #0]
 80077d0:	2301      	movs	r3, #1
 80077d2:	441e      	add	r6, r3
 80077d4:	6063      	str	r3, [r4, #4]
 80077d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80077d8:	9628      	str	r6, [sp, #160]	; 0xa0
 80077da:	3301      	adds	r3, #1
 80077dc:	2b07      	cmp	r3, #7
 80077de:	9327      	str	r3, [sp, #156]	; 0x9c
 80077e0:	dc38      	bgt.n	8007854 <_svfprintf_r+0xd88>
 80077e2:	3408      	adds	r4, #8
 80077e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80077e6:	9a08      	ldr	r2, [sp, #32]
 80077e8:	4293      	cmp	r3, r2
 80077ea:	db03      	blt.n	80077f4 <_svfprintf_r+0xd28>
 80077ec:	f01a 0f01 	tst.w	sl, #1
 80077f0:	f43f ad33 	beq.w	800725a <_svfprintf_r+0x78e>
 80077f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80077f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80077f8:	6023      	str	r3, [r4, #0]
 80077fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077fc:	6063      	str	r3, [r4, #4]
 80077fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007800:	4413      	add	r3, r2
 8007802:	9328      	str	r3, [sp, #160]	; 0xa0
 8007804:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007806:	3301      	adds	r3, #1
 8007808:	2b07      	cmp	r3, #7
 800780a:	9327      	str	r3, [sp, #156]	; 0x9c
 800780c:	dc2c      	bgt.n	8007868 <_svfprintf_r+0xd9c>
 800780e:	3408      	adds	r4, #8
 8007810:	9b08      	ldr	r3, [sp, #32]
 8007812:	1e5d      	subs	r5, r3, #1
 8007814:	2d00      	cmp	r5, #0
 8007816:	f77f ad20 	ble.w	800725a <_svfprintf_r+0x78e>
 800781a:	f04f 0810 	mov.w	r8, #16
 800781e:	4e5c      	ldr	r6, [pc, #368]	; (8007990 <_svfprintf_r+0xec4>)
 8007820:	2d10      	cmp	r5, #16
 8007822:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007826:	f104 0108 	add.w	r1, r4, #8
 800782a:	f103 0301 	add.w	r3, r3, #1
 800782e:	6026      	str	r6, [r4, #0]
 8007830:	dc24      	bgt.n	800787c <_svfprintf_r+0xdb0>
 8007832:	6065      	str	r5, [r4, #4]
 8007834:	2b07      	cmp	r3, #7
 8007836:	4415      	add	r5, r2
 8007838:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800783c:	f340 829c 	ble.w	8007d78 <_svfprintf_r+0x12ac>
 8007840:	4659      	mov	r1, fp
 8007842:	4648      	mov	r0, r9
 8007844:	aa26      	add	r2, sp, #152	; 0x98
 8007846:	f003 fe3b 	bl	800b4c0 <__ssprint_r>
 800784a:	2800      	cmp	r0, #0
 800784c:	f040 82b6 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007850:	ac29      	add	r4, sp, #164	; 0xa4
 8007852:	e502      	b.n	800725a <_svfprintf_r+0x78e>
 8007854:	4659      	mov	r1, fp
 8007856:	4648      	mov	r0, r9
 8007858:	aa26      	add	r2, sp, #152	; 0x98
 800785a:	f003 fe31 	bl	800b4c0 <__ssprint_r>
 800785e:	2800      	cmp	r0, #0
 8007860:	f040 82ac 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007864:	ac29      	add	r4, sp, #164	; 0xa4
 8007866:	e7bd      	b.n	80077e4 <_svfprintf_r+0xd18>
 8007868:	4659      	mov	r1, fp
 800786a:	4648      	mov	r0, r9
 800786c:	aa26      	add	r2, sp, #152	; 0x98
 800786e:	f003 fe27 	bl	800b4c0 <__ssprint_r>
 8007872:	2800      	cmp	r0, #0
 8007874:	f040 82a2 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007878:	ac29      	add	r4, sp, #164	; 0xa4
 800787a:	e7c9      	b.n	8007810 <_svfprintf_r+0xd44>
 800787c:	3210      	adds	r2, #16
 800787e:	2b07      	cmp	r3, #7
 8007880:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007884:	f8c4 8004 	str.w	r8, [r4, #4]
 8007888:	dd08      	ble.n	800789c <_svfprintf_r+0xdd0>
 800788a:	4659      	mov	r1, fp
 800788c:	4648      	mov	r0, r9
 800788e:	aa26      	add	r2, sp, #152	; 0x98
 8007890:	f003 fe16 	bl	800b4c0 <__ssprint_r>
 8007894:	2800      	cmp	r0, #0
 8007896:	f040 8291 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 800789a:	a929      	add	r1, sp, #164	; 0xa4
 800789c:	460c      	mov	r4, r1
 800789e:	3d10      	subs	r5, #16
 80078a0:	e7be      	b.n	8007820 <_svfprintf_r+0xd54>
 80078a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	dc75      	bgt.n	8007994 <_svfprintf_r+0xec8>
 80078a8:	4b38      	ldr	r3, [pc, #224]	; (800798c <_svfprintf_r+0xec0>)
 80078aa:	6023      	str	r3, [r4, #0]
 80078ac:	2301      	movs	r3, #1
 80078ae:	441e      	add	r6, r3
 80078b0:	6063      	str	r3, [r4, #4]
 80078b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80078b4:	9628      	str	r6, [sp, #160]	; 0xa0
 80078b6:	3301      	adds	r3, #1
 80078b8:	2b07      	cmp	r3, #7
 80078ba:	9327      	str	r3, [sp, #156]	; 0x9c
 80078bc:	dc3e      	bgt.n	800793c <_svfprintf_r+0xe70>
 80078be:	3408      	adds	r4, #8
 80078c0:	9908      	ldr	r1, [sp, #32]
 80078c2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80078c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80078c6:	430a      	orrs	r2, r1
 80078c8:	f00a 0101 	and.w	r1, sl, #1
 80078cc:	430a      	orrs	r2, r1
 80078ce:	f43f acc4 	beq.w	800725a <_svfprintf_r+0x78e>
 80078d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80078d4:	6022      	str	r2, [r4, #0]
 80078d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078d8:	4413      	add	r3, r2
 80078da:	9328      	str	r3, [sp, #160]	; 0xa0
 80078dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80078de:	6062      	str	r2, [r4, #4]
 80078e0:	3301      	adds	r3, #1
 80078e2:	2b07      	cmp	r3, #7
 80078e4:	9327      	str	r3, [sp, #156]	; 0x9c
 80078e6:	dc33      	bgt.n	8007950 <_svfprintf_r+0xe84>
 80078e8:	3408      	adds	r4, #8
 80078ea:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80078ec:	2d00      	cmp	r5, #0
 80078ee:	da1c      	bge.n	800792a <_svfprintf_r+0xe5e>
 80078f0:	4623      	mov	r3, r4
 80078f2:	f04f 0810 	mov.w	r8, #16
 80078f6:	4e26      	ldr	r6, [pc, #152]	; (8007990 <_svfprintf_r+0xec4>)
 80078f8:	426d      	negs	r5, r5
 80078fa:	2d10      	cmp	r5, #16
 80078fc:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007900:	f104 0408 	add.w	r4, r4, #8
 8007904:	f102 0201 	add.w	r2, r2, #1
 8007908:	601e      	str	r6, [r3, #0]
 800790a:	dc2b      	bgt.n	8007964 <_svfprintf_r+0xe98>
 800790c:	605d      	str	r5, [r3, #4]
 800790e:	2a07      	cmp	r2, #7
 8007910:	440d      	add	r5, r1
 8007912:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007916:	dd08      	ble.n	800792a <_svfprintf_r+0xe5e>
 8007918:	4659      	mov	r1, fp
 800791a:	4648      	mov	r0, r9
 800791c:	aa26      	add	r2, sp, #152	; 0x98
 800791e:	f003 fdcf 	bl	800b4c0 <__ssprint_r>
 8007922:	2800      	cmp	r0, #0
 8007924:	f040 824a 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007928:	ac29      	add	r4, sp, #164	; 0xa4
 800792a:	9b07      	ldr	r3, [sp, #28]
 800792c:	9a08      	ldr	r2, [sp, #32]
 800792e:	6023      	str	r3, [r4, #0]
 8007930:	9b08      	ldr	r3, [sp, #32]
 8007932:	6063      	str	r3, [r4, #4]
 8007934:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007936:	4413      	add	r3, r2
 8007938:	9328      	str	r3, [sp, #160]	; 0xa0
 800793a:	e487      	b.n	800724c <_svfprintf_r+0x780>
 800793c:	4659      	mov	r1, fp
 800793e:	4648      	mov	r0, r9
 8007940:	aa26      	add	r2, sp, #152	; 0x98
 8007942:	f003 fdbd 	bl	800b4c0 <__ssprint_r>
 8007946:	2800      	cmp	r0, #0
 8007948:	f040 8238 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 800794c:	ac29      	add	r4, sp, #164	; 0xa4
 800794e:	e7b7      	b.n	80078c0 <_svfprintf_r+0xdf4>
 8007950:	4659      	mov	r1, fp
 8007952:	4648      	mov	r0, r9
 8007954:	aa26      	add	r2, sp, #152	; 0x98
 8007956:	f003 fdb3 	bl	800b4c0 <__ssprint_r>
 800795a:	2800      	cmp	r0, #0
 800795c:	f040 822e 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007960:	ac29      	add	r4, sp, #164	; 0xa4
 8007962:	e7c2      	b.n	80078ea <_svfprintf_r+0xe1e>
 8007964:	3110      	adds	r1, #16
 8007966:	2a07      	cmp	r2, #7
 8007968:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800796c:	f8c3 8004 	str.w	r8, [r3, #4]
 8007970:	dd08      	ble.n	8007984 <_svfprintf_r+0xeb8>
 8007972:	4659      	mov	r1, fp
 8007974:	4648      	mov	r0, r9
 8007976:	aa26      	add	r2, sp, #152	; 0x98
 8007978:	f003 fda2 	bl	800b4c0 <__ssprint_r>
 800797c:	2800      	cmp	r0, #0
 800797e:	f040 821d 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007982:	ac29      	add	r4, sp, #164	; 0xa4
 8007984:	4623      	mov	r3, r4
 8007986:	3d10      	subs	r5, #16
 8007988:	e7b7      	b.n	80078fa <_svfprintf_r+0xe2e>
 800798a:	bf00      	nop
 800798c:	0800ddbe 	.word	0x0800ddbe
 8007990:	0800ddd0 	.word	0x0800ddd0
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	42ab      	cmp	r3, r5
 8007998:	bfa8      	it	ge
 800799a:	462b      	movge	r3, r5
 800799c:	2b00      	cmp	r3, #0
 800799e:	4698      	mov	r8, r3
 80079a0:	dd0b      	ble.n	80079ba <_svfprintf_r+0xeee>
 80079a2:	9b07      	ldr	r3, [sp, #28]
 80079a4:	4446      	add	r6, r8
 80079a6:	e9c4 3800 	strd	r3, r8, [r4]
 80079aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80079ac:	9628      	str	r6, [sp, #160]	; 0xa0
 80079ae:	3301      	adds	r3, #1
 80079b0:	2b07      	cmp	r3, #7
 80079b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80079b4:	f300 808f 	bgt.w	8007ad6 <_svfprintf_r+0x100a>
 80079b8:	3408      	adds	r4, #8
 80079ba:	f1b8 0f00 	cmp.w	r8, #0
 80079be:	bfb4      	ite	lt
 80079c0:	462e      	movlt	r6, r5
 80079c2:	eba5 0608 	subge.w	r6, r5, r8
 80079c6:	2e00      	cmp	r6, #0
 80079c8:	dd1c      	ble.n	8007a04 <_svfprintf_r+0xf38>
 80079ca:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8007c4c <_svfprintf_r+0x1180>
 80079ce:	2e10      	cmp	r6, #16
 80079d0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80079d4:	f104 0108 	add.w	r1, r4, #8
 80079d8:	f103 0301 	add.w	r3, r3, #1
 80079dc:	f8c4 8000 	str.w	r8, [r4]
 80079e0:	f300 8083 	bgt.w	8007aea <_svfprintf_r+0x101e>
 80079e4:	6066      	str	r6, [r4, #4]
 80079e6:	2b07      	cmp	r3, #7
 80079e8:	4416      	add	r6, r2
 80079ea:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80079ee:	f340 808f 	ble.w	8007b10 <_svfprintf_r+0x1044>
 80079f2:	4659      	mov	r1, fp
 80079f4:	4648      	mov	r0, r9
 80079f6:	aa26      	add	r2, sp, #152	; 0x98
 80079f8:	f003 fd62 	bl	800b4c0 <__ssprint_r>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	f040 81dd 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007a02:	ac29      	add	r4, sp, #164	; 0xa4
 8007a04:	9b07      	ldr	r3, [sp, #28]
 8007a06:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8007a0a:	441d      	add	r5, r3
 8007a0c:	d00c      	beq.n	8007a28 <_svfprintf_r+0xf5c>
 8007a0e:	4e8f      	ldr	r6, [pc, #572]	; (8007c4c <_svfprintf_r+0x1180>)
 8007a10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d17e      	bne.n	8007b14 <_svfprintf_r+0x1048>
 8007a16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d17e      	bne.n	8007b1a <_svfprintf_r+0x104e>
 8007a1c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007a20:	4413      	add	r3, r2
 8007a22:	429d      	cmp	r5, r3
 8007a24:	bf28      	it	cs
 8007a26:	461d      	movcs	r5, r3
 8007a28:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a2a:	9a08      	ldr	r2, [sp, #32]
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	db02      	blt.n	8007a36 <_svfprintf_r+0xf6a>
 8007a30:	f01a 0f01 	tst.w	sl, #1
 8007a34:	d00e      	beq.n	8007a54 <_svfprintf_r+0xf88>
 8007a36:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007a38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a3a:	6023      	str	r3, [r4, #0]
 8007a3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a3e:	6063      	str	r3, [r4, #4]
 8007a40:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a42:	4413      	add	r3, r2
 8007a44:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a46:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a48:	3301      	adds	r3, #1
 8007a4a:	2b07      	cmp	r3, #7
 8007a4c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a4e:	f300 80e8 	bgt.w	8007c22 <_svfprintf_r+0x1156>
 8007a52:	3408      	adds	r4, #8
 8007a54:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007a56:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8007a5a:	440b      	add	r3, r1
 8007a5c:	1b8e      	subs	r6, r1, r6
 8007a5e:	1b5a      	subs	r2, r3, r5
 8007a60:	4296      	cmp	r6, r2
 8007a62:	bfa8      	it	ge
 8007a64:	4616      	movge	r6, r2
 8007a66:	2e00      	cmp	r6, #0
 8007a68:	dd0b      	ble.n	8007a82 <_svfprintf_r+0xfb6>
 8007a6a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a6c:	e9c4 5600 	strd	r5, r6, [r4]
 8007a70:	4433      	add	r3, r6
 8007a72:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a76:	3301      	adds	r3, #1
 8007a78:	2b07      	cmp	r3, #7
 8007a7a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a7c:	f300 80db 	bgt.w	8007c36 <_svfprintf_r+0x116a>
 8007a80:	3408      	adds	r4, #8
 8007a82:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007a84:	9b08      	ldr	r3, [sp, #32]
 8007a86:	2e00      	cmp	r6, #0
 8007a88:	eba3 0505 	sub.w	r5, r3, r5
 8007a8c:	bfa8      	it	ge
 8007a8e:	1bad      	subge	r5, r5, r6
 8007a90:	2d00      	cmp	r5, #0
 8007a92:	f77f abe2 	ble.w	800725a <_svfprintf_r+0x78e>
 8007a96:	f04f 0810 	mov.w	r8, #16
 8007a9a:	4e6c      	ldr	r6, [pc, #432]	; (8007c4c <_svfprintf_r+0x1180>)
 8007a9c:	2d10      	cmp	r5, #16
 8007a9e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007aa2:	f104 0108 	add.w	r1, r4, #8
 8007aa6:	f103 0301 	add.w	r3, r3, #1
 8007aaa:	6026      	str	r6, [r4, #0]
 8007aac:	f77f aec1 	ble.w	8007832 <_svfprintf_r+0xd66>
 8007ab0:	3210      	adds	r2, #16
 8007ab2:	2b07      	cmp	r3, #7
 8007ab4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007ab8:	f8c4 8004 	str.w	r8, [r4, #4]
 8007abc:	dd08      	ble.n	8007ad0 <_svfprintf_r+0x1004>
 8007abe:	4659      	mov	r1, fp
 8007ac0:	4648      	mov	r0, r9
 8007ac2:	aa26      	add	r2, sp, #152	; 0x98
 8007ac4:	f003 fcfc 	bl	800b4c0 <__ssprint_r>
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	f040 8177 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007ace:	a929      	add	r1, sp, #164	; 0xa4
 8007ad0:	460c      	mov	r4, r1
 8007ad2:	3d10      	subs	r5, #16
 8007ad4:	e7e2      	b.n	8007a9c <_svfprintf_r+0xfd0>
 8007ad6:	4659      	mov	r1, fp
 8007ad8:	4648      	mov	r0, r9
 8007ada:	aa26      	add	r2, sp, #152	; 0x98
 8007adc:	f003 fcf0 	bl	800b4c0 <__ssprint_r>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	f040 816b 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007ae6:	ac29      	add	r4, sp, #164	; 0xa4
 8007ae8:	e767      	b.n	80079ba <_svfprintf_r+0xeee>
 8007aea:	2010      	movs	r0, #16
 8007aec:	2b07      	cmp	r3, #7
 8007aee:	4402      	add	r2, r0
 8007af0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007af4:	6060      	str	r0, [r4, #4]
 8007af6:	dd08      	ble.n	8007b0a <_svfprintf_r+0x103e>
 8007af8:	4659      	mov	r1, fp
 8007afa:	4648      	mov	r0, r9
 8007afc:	aa26      	add	r2, sp, #152	; 0x98
 8007afe:	f003 fcdf 	bl	800b4c0 <__ssprint_r>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	f040 815a 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007b08:	a929      	add	r1, sp, #164	; 0xa4
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	3e10      	subs	r6, #16
 8007b0e:	e75e      	b.n	80079ce <_svfprintf_r+0xf02>
 8007b10:	460c      	mov	r4, r1
 8007b12:	e777      	b.n	8007a04 <_svfprintf_r+0xf38>
 8007b14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d052      	beq.n	8007bc0 <_svfprintf_r+0x10f4>
 8007b1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	930c      	str	r3, [sp, #48]	; 0x30
 8007b20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b22:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b28:	6063      	str	r3, [r4, #4]
 8007b2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b2c:	4413      	add	r3, r2
 8007b2e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b30:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b32:	3301      	adds	r3, #1
 8007b34:	2b07      	cmp	r3, #7
 8007b36:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b38:	dc49      	bgt.n	8007bce <_svfprintf_r+0x1102>
 8007b3a:	3408      	adds	r4, #8
 8007b3c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007b40:	eb03 0802 	add.w	r8, r3, r2
 8007b44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b46:	eba8 0805 	sub.w	r8, r8, r5
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	4598      	cmp	r8, r3
 8007b4e:	bfa8      	it	ge
 8007b50:	4698      	movge	r8, r3
 8007b52:	f1b8 0f00 	cmp.w	r8, #0
 8007b56:	dd0a      	ble.n	8007b6e <_svfprintf_r+0x10a2>
 8007b58:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b5a:	e9c4 5800 	strd	r5, r8, [r4]
 8007b5e:	4443      	add	r3, r8
 8007b60:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b62:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b64:	3301      	adds	r3, #1
 8007b66:	2b07      	cmp	r3, #7
 8007b68:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b6a:	dc3a      	bgt.n	8007be2 <_svfprintf_r+0x1116>
 8007b6c:	3408      	adds	r4, #8
 8007b6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b70:	f1b8 0f00 	cmp.w	r8, #0
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	bfb4      	ite	lt
 8007b78:	4698      	movlt	r8, r3
 8007b7a:	eba3 0808 	subge.w	r8, r3, r8
 8007b7e:	f1b8 0f00 	cmp.w	r8, #0
 8007b82:	dd19      	ble.n	8007bb8 <_svfprintf_r+0x10ec>
 8007b84:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007b88:	f1b8 0f10 	cmp.w	r8, #16
 8007b8c:	f102 0201 	add.w	r2, r2, #1
 8007b90:	f104 0108 	add.w	r1, r4, #8
 8007b94:	6026      	str	r6, [r4, #0]
 8007b96:	dc2e      	bgt.n	8007bf6 <_svfprintf_r+0x112a>
 8007b98:	4443      	add	r3, r8
 8007b9a:	2a07      	cmp	r2, #7
 8007b9c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007ba0:	f8c4 8004 	str.w	r8, [r4, #4]
 8007ba4:	dd3b      	ble.n	8007c1e <_svfprintf_r+0x1152>
 8007ba6:	4659      	mov	r1, fp
 8007ba8:	4648      	mov	r0, r9
 8007baa:	aa26      	add	r2, sp, #152	; 0x98
 8007bac:	f003 fc88 	bl	800b4c0 <__ssprint_r>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	f040 8103 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007bb6:	ac29      	add	r4, sp, #164	; 0xa4
 8007bb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	441d      	add	r5, r3
 8007bbe:	e727      	b.n	8007a10 <_svfprintf_r+0xf44>
 8007bc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bc2:	3b01      	subs	r3, #1
 8007bc4:	930e      	str	r3, [sp, #56]	; 0x38
 8007bc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	930d      	str	r3, [sp, #52]	; 0x34
 8007bcc:	e7a8      	b.n	8007b20 <_svfprintf_r+0x1054>
 8007bce:	4659      	mov	r1, fp
 8007bd0:	4648      	mov	r0, r9
 8007bd2:	aa26      	add	r2, sp, #152	; 0x98
 8007bd4:	f003 fc74 	bl	800b4c0 <__ssprint_r>
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	f040 80ef 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007bde:	ac29      	add	r4, sp, #164	; 0xa4
 8007be0:	e7ac      	b.n	8007b3c <_svfprintf_r+0x1070>
 8007be2:	4659      	mov	r1, fp
 8007be4:	4648      	mov	r0, r9
 8007be6:	aa26      	add	r2, sp, #152	; 0x98
 8007be8:	f003 fc6a 	bl	800b4c0 <__ssprint_r>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	f040 80e5 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007bf2:	ac29      	add	r4, sp, #164	; 0xa4
 8007bf4:	e7bb      	b.n	8007b6e <_svfprintf_r+0x10a2>
 8007bf6:	2010      	movs	r0, #16
 8007bf8:	2a07      	cmp	r2, #7
 8007bfa:	4403      	add	r3, r0
 8007bfc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007c00:	6060      	str	r0, [r4, #4]
 8007c02:	dd08      	ble.n	8007c16 <_svfprintf_r+0x114a>
 8007c04:	4659      	mov	r1, fp
 8007c06:	4648      	mov	r0, r9
 8007c08:	aa26      	add	r2, sp, #152	; 0x98
 8007c0a:	f003 fc59 	bl	800b4c0 <__ssprint_r>
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	f040 80d4 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007c14:	a929      	add	r1, sp, #164	; 0xa4
 8007c16:	460c      	mov	r4, r1
 8007c18:	f1a8 0810 	sub.w	r8, r8, #16
 8007c1c:	e7b2      	b.n	8007b84 <_svfprintf_r+0x10b8>
 8007c1e:	460c      	mov	r4, r1
 8007c20:	e7ca      	b.n	8007bb8 <_svfprintf_r+0x10ec>
 8007c22:	4659      	mov	r1, fp
 8007c24:	4648      	mov	r0, r9
 8007c26:	aa26      	add	r2, sp, #152	; 0x98
 8007c28:	f003 fc4a 	bl	800b4c0 <__ssprint_r>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	f040 80c5 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007c32:	ac29      	add	r4, sp, #164	; 0xa4
 8007c34:	e70e      	b.n	8007a54 <_svfprintf_r+0xf88>
 8007c36:	4659      	mov	r1, fp
 8007c38:	4648      	mov	r0, r9
 8007c3a:	aa26      	add	r2, sp, #152	; 0x98
 8007c3c:	f003 fc40 	bl	800b4c0 <__ssprint_r>
 8007c40:	2800      	cmp	r0, #0
 8007c42:	f040 80bb 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007c46:	ac29      	add	r4, sp, #164	; 0xa4
 8007c48:	e71b      	b.n	8007a82 <_svfprintf_r+0xfb6>
 8007c4a:	bf00      	nop
 8007c4c:	0800ddd0 	.word	0x0800ddd0
 8007c50:	9a08      	ldr	r2, [sp, #32]
 8007c52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c54:	2a01      	cmp	r2, #1
 8007c56:	9a07      	ldr	r2, [sp, #28]
 8007c58:	f106 0601 	add.w	r6, r6, #1
 8007c5c:	6022      	str	r2, [r4, #0]
 8007c5e:	f04f 0201 	mov.w	r2, #1
 8007c62:	f103 0301 	add.w	r3, r3, #1
 8007c66:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007c6a:	f104 0508 	add.w	r5, r4, #8
 8007c6e:	6062      	str	r2, [r4, #4]
 8007c70:	dc02      	bgt.n	8007c78 <_svfprintf_r+0x11ac>
 8007c72:	f01a 0f01 	tst.w	sl, #1
 8007c76:	d07a      	beq.n	8007d6e <_svfprintf_r+0x12a2>
 8007c78:	2b07      	cmp	r3, #7
 8007c7a:	dd08      	ble.n	8007c8e <_svfprintf_r+0x11c2>
 8007c7c:	4659      	mov	r1, fp
 8007c7e:	4648      	mov	r0, r9
 8007c80:	aa26      	add	r2, sp, #152	; 0x98
 8007c82:	f003 fc1d 	bl	800b4c0 <__ssprint_r>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	f040 8098 	bne.w	8007dbc <_svfprintf_r+0x12f0>
 8007c8c:	ad29      	add	r5, sp, #164	; 0xa4
 8007c8e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007c90:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c92:	602b      	str	r3, [r5, #0]
 8007c94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c96:	606b      	str	r3, [r5, #4]
 8007c98:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c9a:	4413      	add	r3, r2
 8007c9c:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c9e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	2b07      	cmp	r3, #7
 8007ca4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ca6:	dc32      	bgt.n	8007d0e <_svfprintf_r+0x1242>
 8007ca8:	3508      	adds	r5, #8
 8007caa:	9b08      	ldr	r3, [sp, #32]
 8007cac:	2200      	movs	r2, #0
 8007cae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cb2:	1e5c      	subs	r4, r3, #1
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f7f8 fe77 	bl	80009a8 <__aeabi_dcmpeq>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	d130      	bne.n	8007d20 <_svfprintf_r+0x1254>
 8007cbe:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007cc0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cc2:	9807      	ldr	r0, [sp, #28]
 8007cc4:	9a08      	ldr	r2, [sp, #32]
 8007cc6:	3101      	adds	r1, #1
 8007cc8:	3b01      	subs	r3, #1
 8007cca:	3001      	adds	r0, #1
 8007ccc:	4413      	add	r3, r2
 8007cce:	2907      	cmp	r1, #7
 8007cd0:	e9c5 0400 	strd	r0, r4, [r5]
 8007cd4:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007cd8:	dd4c      	ble.n	8007d74 <_svfprintf_r+0x12a8>
 8007cda:	4659      	mov	r1, fp
 8007cdc:	4648      	mov	r0, r9
 8007cde:	aa26      	add	r2, sp, #152	; 0x98
 8007ce0:	f003 fbee 	bl	800b4c0 <__ssprint_r>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d169      	bne.n	8007dbc <_svfprintf_r+0x12f0>
 8007ce8:	ad29      	add	r5, sp, #164	; 0xa4
 8007cea:	ab22      	add	r3, sp, #136	; 0x88
 8007cec:	602b      	str	r3, [r5, #0]
 8007cee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007cf0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007cf2:	606b      	str	r3, [r5, #4]
 8007cf4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cf6:	4413      	add	r3, r2
 8007cf8:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cfa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	2b07      	cmp	r3, #7
 8007d00:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d02:	f73f ad9d 	bgt.w	8007840 <_svfprintf_r+0xd74>
 8007d06:	f105 0408 	add.w	r4, r5, #8
 8007d0a:	f7ff baa6 	b.w	800725a <_svfprintf_r+0x78e>
 8007d0e:	4659      	mov	r1, fp
 8007d10:	4648      	mov	r0, r9
 8007d12:	aa26      	add	r2, sp, #152	; 0x98
 8007d14:	f003 fbd4 	bl	800b4c0 <__ssprint_r>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	d14f      	bne.n	8007dbc <_svfprintf_r+0x12f0>
 8007d1c:	ad29      	add	r5, sp, #164	; 0xa4
 8007d1e:	e7c4      	b.n	8007caa <_svfprintf_r+0x11de>
 8007d20:	2c00      	cmp	r4, #0
 8007d22:	dde2      	ble.n	8007cea <_svfprintf_r+0x121e>
 8007d24:	f04f 0810 	mov.w	r8, #16
 8007d28:	4e51      	ldr	r6, [pc, #324]	; (8007e70 <_svfprintf_r+0x13a4>)
 8007d2a:	2c10      	cmp	r4, #16
 8007d2c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007d30:	f105 0108 	add.w	r1, r5, #8
 8007d34:	f103 0301 	add.w	r3, r3, #1
 8007d38:	602e      	str	r6, [r5, #0]
 8007d3a:	dc07      	bgt.n	8007d4c <_svfprintf_r+0x1280>
 8007d3c:	606c      	str	r4, [r5, #4]
 8007d3e:	2b07      	cmp	r3, #7
 8007d40:	4414      	add	r4, r2
 8007d42:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007d46:	dcc8      	bgt.n	8007cda <_svfprintf_r+0x120e>
 8007d48:	460d      	mov	r5, r1
 8007d4a:	e7ce      	b.n	8007cea <_svfprintf_r+0x121e>
 8007d4c:	3210      	adds	r2, #16
 8007d4e:	2b07      	cmp	r3, #7
 8007d50:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d54:	f8c5 8004 	str.w	r8, [r5, #4]
 8007d58:	dd06      	ble.n	8007d68 <_svfprintf_r+0x129c>
 8007d5a:	4659      	mov	r1, fp
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	aa26      	add	r2, sp, #152	; 0x98
 8007d60:	f003 fbae 	bl	800b4c0 <__ssprint_r>
 8007d64:	bb50      	cbnz	r0, 8007dbc <_svfprintf_r+0x12f0>
 8007d66:	a929      	add	r1, sp, #164	; 0xa4
 8007d68:	460d      	mov	r5, r1
 8007d6a:	3c10      	subs	r4, #16
 8007d6c:	e7dd      	b.n	8007d2a <_svfprintf_r+0x125e>
 8007d6e:	2b07      	cmp	r3, #7
 8007d70:	ddbb      	ble.n	8007cea <_svfprintf_r+0x121e>
 8007d72:	e7b2      	b.n	8007cda <_svfprintf_r+0x120e>
 8007d74:	3508      	adds	r5, #8
 8007d76:	e7b8      	b.n	8007cea <_svfprintf_r+0x121e>
 8007d78:	460c      	mov	r4, r1
 8007d7a:	f7ff ba6e 	b.w	800725a <_svfprintf_r+0x78e>
 8007d7e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007d82:	1a9d      	subs	r5, r3, r2
 8007d84:	2d00      	cmp	r5, #0
 8007d86:	f77f aa6c 	ble.w	8007262 <_svfprintf_r+0x796>
 8007d8a:	f04f 0810 	mov.w	r8, #16
 8007d8e:	4e39      	ldr	r6, [pc, #228]	; (8007e74 <_svfprintf_r+0x13a8>)
 8007d90:	2d10      	cmp	r5, #16
 8007d92:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007d96:	6026      	str	r6, [r4, #0]
 8007d98:	f103 0301 	add.w	r3, r3, #1
 8007d9c:	dc17      	bgt.n	8007dce <_svfprintf_r+0x1302>
 8007d9e:	6065      	str	r5, [r4, #4]
 8007da0:	2b07      	cmp	r3, #7
 8007da2:	4415      	add	r5, r2
 8007da4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007da8:	f77f aa5b 	ble.w	8007262 <_svfprintf_r+0x796>
 8007dac:	4659      	mov	r1, fp
 8007dae:	4648      	mov	r0, r9
 8007db0:	aa26      	add	r2, sp, #152	; 0x98
 8007db2:	f003 fb85 	bl	800b4c0 <__ssprint_r>
 8007db6:	2800      	cmp	r0, #0
 8007db8:	f43f aa53 	beq.w	8007262 <_svfprintf_r+0x796>
 8007dbc:	2f00      	cmp	r7, #0
 8007dbe:	f43f a87e 	beq.w	8006ebe <_svfprintf_r+0x3f2>
 8007dc2:	4639      	mov	r1, r7
 8007dc4:	4648      	mov	r0, r9
 8007dc6:	f002 fb3f 	bl	800a448 <_free_r>
 8007dca:	f7ff b878 	b.w	8006ebe <_svfprintf_r+0x3f2>
 8007dce:	3210      	adds	r2, #16
 8007dd0:	2b07      	cmp	r3, #7
 8007dd2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007dd6:	f8c4 8004 	str.w	r8, [r4, #4]
 8007dda:	dc02      	bgt.n	8007de2 <_svfprintf_r+0x1316>
 8007ddc:	3408      	adds	r4, #8
 8007dde:	3d10      	subs	r5, #16
 8007de0:	e7d6      	b.n	8007d90 <_svfprintf_r+0x12c4>
 8007de2:	4659      	mov	r1, fp
 8007de4:	4648      	mov	r0, r9
 8007de6:	aa26      	add	r2, sp, #152	; 0x98
 8007de8:	f003 fb6a 	bl	800b4c0 <__ssprint_r>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	d1e5      	bne.n	8007dbc <_svfprintf_r+0x12f0>
 8007df0:	ac29      	add	r4, sp, #164	; 0xa4
 8007df2:	e7f4      	b.n	8007dde <_svfprintf_r+0x1312>
 8007df4:	4639      	mov	r1, r7
 8007df6:	4648      	mov	r0, r9
 8007df8:	f002 fb26 	bl	800a448 <_free_r>
 8007dfc:	f7ff ba48 	b.w	8007290 <_svfprintf_r+0x7c4>
 8007e00:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f43f a85b 	beq.w	8006ebe <_svfprintf_r+0x3f2>
 8007e08:	4659      	mov	r1, fp
 8007e0a:	4648      	mov	r0, r9
 8007e0c:	aa26      	add	r2, sp, #152	; 0x98
 8007e0e:	f003 fb57 	bl	800b4c0 <__ssprint_r>
 8007e12:	f7ff b854 	b.w	8006ebe <_svfprintf_r+0x3f2>
 8007e16:	ea56 0207 	orrs.w	r2, r6, r7
 8007e1a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007e1e:	f43f ab54 	beq.w	80074ca <_svfprintf_r+0x9fe>
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	f43f abea 	beq.w	80075fc <_svfprintf_r+0xb30>
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	ab52      	add	r3, sp, #328	; 0x148
 8007e2c:	9307      	str	r3, [sp, #28]
 8007e2e:	f43f ac3d 	beq.w	80076ac <_svfprintf_r+0xbe0>
 8007e32:	9907      	ldr	r1, [sp, #28]
 8007e34:	f006 0307 	and.w	r3, r6, #7
 8007e38:	460a      	mov	r2, r1
 8007e3a:	3330      	adds	r3, #48	; 0x30
 8007e3c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007e40:	9207      	str	r2, [sp, #28]
 8007e42:	08f2      	lsrs	r2, r6, #3
 8007e44:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007e48:	08f8      	lsrs	r0, r7, #3
 8007e4a:	4616      	mov	r6, r2
 8007e4c:	4607      	mov	r7, r0
 8007e4e:	ea56 0207 	orrs.w	r2, r6, r7
 8007e52:	d1ee      	bne.n	8007e32 <_svfprintf_r+0x1366>
 8007e54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e56:	07d2      	lsls	r2, r2, #31
 8007e58:	f57f ac16 	bpl.w	8007688 <_svfprintf_r+0xbbc>
 8007e5c:	2b30      	cmp	r3, #48	; 0x30
 8007e5e:	f43f ac13 	beq.w	8007688 <_svfprintf_r+0xbbc>
 8007e62:	2330      	movs	r3, #48	; 0x30
 8007e64:	9a07      	ldr	r2, [sp, #28]
 8007e66:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e6a:	1e8b      	subs	r3, r1, #2
 8007e6c:	9307      	str	r3, [sp, #28]
 8007e6e:	e40b      	b.n	8007688 <_svfprintf_r+0xbbc>
 8007e70:	0800ddd0 	.word	0x0800ddd0
 8007e74:	0800ddc0 	.word	0x0800ddc0

08007e78 <sysconf>:
 8007e78:	2808      	cmp	r0, #8
 8007e7a:	b508      	push	{r3, lr}
 8007e7c:	d006      	beq.n	8007e8c <sysconf+0x14>
 8007e7e:	f7fe fa9f 	bl	80063c0 <__errno>
 8007e82:	2316      	movs	r3, #22
 8007e84:	6003      	str	r3, [r0, #0]
 8007e86:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8a:	bd08      	pop	{r3, pc}
 8007e8c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007e90:	e7fb      	b.n	8007e8a <sysconf+0x12>
	...

08007e94 <_vfprintf_r>:
 8007e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e98:	b0d3      	sub	sp, #332	; 0x14c
 8007e9a:	468a      	mov	sl, r1
 8007e9c:	4691      	mov	r9, r2
 8007e9e:	461c      	mov	r4, r3
 8007ea0:	461e      	mov	r6, r3
 8007ea2:	4683      	mov	fp, r0
 8007ea4:	f002 fcfa 	bl	800a89c <_localeconv_r>
 8007ea8:	6803      	ldr	r3, [r0, #0]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	9318      	str	r3, [sp, #96]	; 0x60
 8007eae:	f7f8 f94f 	bl	8000150 <strlen>
 8007eb2:	9012      	str	r0, [sp, #72]	; 0x48
 8007eb4:	f1bb 0f00 	cmp.w	fp, #0
 8007eb8:	d005      	beq.n	8007ec6 <_vfprintf_r+0x32>
 8007eba:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8007ebe:	b913      	cbnz	r3, 8007ec6 <_vfprintf_r+0x32>
 8007ec0:	4658      	mov	r0, fp
 8007ec2:	f002 fa31 	bl	800a328 <__sinit>
 8007ec6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007eca:	07da      	lsls	r2, r3, #31
 8007ecc:	d407      	bmi.n	8007ede <_vfprintf_r+0x4a>
 8007ece:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007ed2:	059b      	lsls	r3, r3, #22
 8007ed4:	d403      	bmi.n	8007ede <_vfprintf_r+0x4a>
 8007ed6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007eda:	f002 fce5 	bl	800a8a8 <__retarget_lock_acquire_recursive>
 8007ede:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8007ee2:	049f      	lsls	r7, r3, #18
 8007ee4:	d409      	bmi.n	8007efa <_vfprintf_r+0x66>
 8007ee6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007eea:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007eee:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007ef2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ef6:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8007efa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007efe:	071d      	lsls	r5, r3, #28
 8007f00:	d502      	bpl.n	8007f08 <_vfprintf_r+0x74>
 8007f02:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007f06:	b9c3      	cbnz	r3, 8007f3a <_vfprintf_r+0xa6>
 8007f08:	4651      	mov	r1, sl
 8007f0a:	4658      	mov	r0, fp
 8007f0c:	f001 fa5c 	bl	80093c8 <__swsetup_r>
 8007f10:	b198      	cbz	r0, 8007f3a <_vfprintf_r+0xa6>
 8007f12:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007f16:	07dc      	lsls	r4, r3, #31
 8007f18:	d506      	bpl.n	8007f28 <_vfprintf_r+0x94>
 8007f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f1e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007f20:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007f22:	b053      	add	sp, #332	; 0x14c
 8007f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f28:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f2c:	0598      	lsls	r0, r3, #22
 8007f2e:	d4f4      	bmi.n	8007f1a <_vfprintf_r+0x86>
 8007f30:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007f34:	f002 fcb9 	bl	800a8aa <__retarget_lock_release_recursive>
 8007f38:	e7ef      	b.n	8007f1a <_vfprintf_r+0x86>
 8007f3a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f3e:	f003 021a 	and.w	r2, r3, #26
 8007f42:	2a0a      	cmp	r2, #10
 8007f44:	d115      	bne.n	8007f72 <_vfprintf_r+0xde>
 8007f46:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8007f4a:	2a00      	cmp	r2, #0
 8007f4c:	db11      	blt.n	8007f72 <_vfprintf_r+0xde>
 8007f4e:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8007f52:	07d1      	lsls	r1, r2, #31
 8007f54:	d405      	bmi.n	8007f62 <_vfprintf_r+0xce>
 8007f56:	059a      	lsls	r2, r3, #22
 8007f58:	d403      	bmi.n	8007f62 <_vfprintf_r+0xce>
 8007f5a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007f5e:	f002 fca4 	bl	800a8aa <__retarget_lock_release_recursive>
 8007f62:	4623      	mov	r3, r4
 8007f64:	464a      	mov	r2, r9
 8007f66:	4651      	mov	r1, sl
 8007f68:	4658      	mov	r0, fp
 8007f6a:	f001 f9b3 	bl	80092d4 <__sbprintf>
 8007f6e:	9013      	str	r0, [sp, #76]	; 0x4c
 8007f70:	e7d6      	b.n	8007f20 <_vfprintf_r+0x8c>
 8007f72:	2500      	movs	r5, #0
 8007f74:	2200      	movs	r2, #0
 8007f76:	2300      	movs	r3, #0
 8007f78:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007f7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007f80:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007f84:	ac29      	add	r4, sp, #164	; 0xa4
 8007f86:	9426      	str	r4, [sp, #152]	; 0x98
 8007f88:	9508      	str	r5, [sp, #32]
 8007f8a:	950e      	str	r5, [sp, #56]	; 0x38
 8007f8c:	9516      	str	r5, [sp, #88]	; 0x58
 8007f8e:	9519      	str	r5, [sp, #100]	; 0x64
 8007f90:	9513      	str	r5, [sp, #76]	; 0x4c
 8007f92:	464b      	mov	r3, r9
 8007f94:	461d      	mov	r5, r3
 8007f96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f9a:	b10a      	cbz	r2, 8007fa0 <_vfprintf_r+0x10c>
 8007f9c:	2a25      	cmp	r2, #37	; 0x25
 8007f9e:	d1f9      	bne.n	8007f94 <_vfprintf_r+0x100>
 8007fa0:	ebb5 0709 	subs.w	r7, r5, r9
 8007fa4:	d00d      	beq.n	8007fc2 <_vfprintf_r+0x12e>
 8007fa6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007fa8:	e9c4 9700 	strd	r9, r7, [r4]
 8007fac:	443b      	add	r3, r7
 8007fae:	9328      	str	r3, [sp, #160]	; 0xa0
 8007fb0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	2b07      	cmp	r3, #7
 8007fb6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007fb8:	dc7a      	bgt.n	80080b0 <_vfprintf_r+0x21c>
 8007fba:	3408      	adds	r4, #8
 8007fbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007fbe:	443b      	add	r3, r7
 8007fc0:	9313      	str	r3, [sp, #76]	; 0x4c
 8007fc2:	782b      	ldrb	r3, [r5, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f001 813d 	beq.w	8009244 <_vfprintf_r+0x13b0>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8007fd0:	4698      	mov	r8, r3
 8007fd2:	270a      	movs	r7, #10
 8007fd4:	212b      	movs	r1, #43	; 0x2b
 8007fd6:	3501      	adds	r5, #1
 8007fd8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007fdc:	9207      	str	r2, [sp, #28]
 8007fde:	9314      	str	r3, [sp, #80]	; 0x50
 8007fe0:	462a      	mov	r2, r5
 8007fe2:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007fe6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fe8:	4613      	mov	r3, r2
 8007fea:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fee:	3b20      	subs	r3, #32
 8007ff0:	2b5a      	cmp	r3, #90	; 0x5a
 8007ff2:	f200 85a6 	bhi.w	8008b42 <_vfprintf_r+0xcae>
 8007ff6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007ffa:	007e      	.short	0x007e
 8007ffc:	05a405a4 	.word	0x05a405a4
 8008000:	05a40086 	.word	0x05a40086
 8008004:	05a405a4 	.word	0x05a405a4
 8008008:	05a40065 	.word	0x05a40065
 800800c:	008905a4 	.word	0x008905a4
 8008010:	05a40093 	.word	0x05a40093
 8008014:	00960090 	.word	0x00960090
 8008018:	00b205a4 	.word	0x00b205a4
 800801c:	00b500b5 	.word	0x00b500b5
 8008020:	00b500b5 	.word	0x00b500b5
 8008024:	00b500b5 	.word	0x00b500b5
 8008028:	00b500b5 	.word	0x00b500b5
 800802c:	05a400b5 	.word	0x05a400b5
 8008030:	05a405a4 	.word	0x05a405a4
 8008034:	05a405a4 	.word	0x05a405a4
 8008038:	05a405a4 	.word	0x05a405a4
 800803c:	05a4011f 	.word	0x05a4011f
 8008040:	00f500e2 	.word	0x00f500e2
 8008044:	011f011f 	.word	0x011f011f
 8008048:	05a4011f 	.word	0x05a4011f
 800804c:	05a405a4 	.word	0x05a405a4
 8008050:	00c505a4 	.word	0x00c505a4
 8008054:	05a405a4 	.word	0x05a405a4
 8008058:	05a40484 	.word	0x05a40484
 800805c:	05a405a4 	.word	0x05a405a4
 8008060:	05a404cb 	.word	0x05a404cb
 8008064:	05a404ec 	.word	0x05a404ec
 8008068:	050b05a4 	.word	0x050b05a4
 800806c:	05a405a4 	.word	0x05a405a4
 8008070:	05a405a4 	.word	0x05a405a4
 8008074:	05a405a4 	.word	0x05a405a4
 8008078:	05a405a4 	.word	0x05a405a4
 800807c:	05a4011f 	.word	0x05a4011f
 8008080:	00f700e2 	.word	0x00f700e2
 8008084:	011f011f 	.word	0x011f011f
 8008088:	00c8011f 	.word	0x00c8011f
 800808c:	00dc00f7 	.word	0x00dc00f7
 8008090:	00d505a4 	.word	0x00d505a4
 8008094:	046105a4 	.word	0x046105a4
 8008098:	04ba0486 	.word	0x04ba0486
 800809c:	05a400dc 	.word	0x05a400dc
 80080a0:	007c04cb 	.word	0x007c04cb
 80080a4:	05a404ee 	.word	0x05a404ee
 80080a8:	052805a4 	.word	0x052805a4
 80080ac:	007c05a4 	.word	0x007c05a4
 80080b0:	4651      	mov	r1, sl
 80080b2:	4658      	mov	r0, fp
 80080b4:	aa26      	add	r2, sp, #152	; 0x98
 80080b6:	f003 fa7e 	bl	800b5b6 <__sprint_r>
 80080ba:	2800      	cmp	r0, #0
 80080bc:	f040 8127 	bne.w	800830e <_vfprintf_r+0x47a>
 80080c0:	ac29      	add	r4, sp, #164	; 0xa4
 80080c2:	e77b      	b.n	8007fbc <_vfprintf_r+0x128>
 80080c4:	4658      	mov	r0, fp
 80080c6:	f002 fbe9 	bl	800a89c <_localeconv_r>
 80080ca:	6843      	ldr	r3, [r0, #4]
 80080cc:	4618      	mov	r0, r3
 80080ce:	9319      	str	r3, [sp, #100]	; 0x64
 80080d0:	f7f8 f83e 	bl	8000150 <strlen>
 80080d4:	9016      	str	r0, [sp, #88]	; 0x58
 80080d6:	4658      	mov	r0, fp
 80080d8:	f002 fbe0 	bl	800a89c <_localeconv_r>
 80080dc:	6883      	ldr	r3, [r0, #8]
 80080de:	212b      	movs	r1, #43	; 0x2b
 80080e0:	930e      	str	r3, [sp, #56]	; 0x38
 80080e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80080e4:	b12b      	cbz	r3, 80080f2 <_vfprintf_r+0x25e>
 80080e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080e8:	b11b      	cbz	r3, 80080f2 <_vfprintf_r+0x25e>
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	b10b      	cbz	r3, 80080f2 <_vfprintf_r+0x25e>
 80080ee:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80080f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80080f4:	e774      	b.n	8007fe0 <_vfprintf_r+0x14c>
 80080f6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1f9      	bne.n	80080f2 <_vfprintf_r+0x25e>
 80080fe:	2320      	movs	r3, #32
 8008100:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008104:	e7f5      	b.n	80080f2 <_vfprintf_r+0x25e>
 8008106:	f048 0801 	orr.w	r8, r8, #1
 800810a:	e7f2      	b.n	80080f2 <_vfprintf_r+0x25e>
 800810c:	f856 3b04 	ldr.w	r3, [r6], #4
 8008110:	2b00      	cmp	r3, #0
 8008112:	9314      	str	r3, [sp, #80]	; 0x50
 8008114:	daed      	bge.n	80080f2 <_vfprintf_r+0x25e>
 8008116:	425b      	negs	r3, r3
 8008118:	9314      	str	r3, [sp, #80]	; 0x50
 800811a:	f048 0804 	orr.w	r8, r8, #4
 800811e:	e7e8      	b.n	80080f2 <_vfprintf_r+0x25e>
 8008120:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008124:	e7e5      	b.n	80080f2 <_vfprintf_r+0x25e>
 8008126:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008128:	f813 2b01 	ldrb.w	r2, [r3], #1
 800812c:	2a2a      	cmp	r2, #42	; 0x2a
 800812e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008130:	d112      	bne.n	8008158 <_vfprintf_r+0x2c4>
 8008132:	f856 0b04 	ldr.w	r0, [r6], #4
 8008136:	930f      	str	r3, [sp, #60]	; 0x3c
 8008138:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800813c:	9207      	str	r2, [sp, #28]
 800813e:	e7d8      	b.n	80080f2 <_vfprintf_r+0x25e>
 8008140:	9807      	ldr	r0, [sp, #28]
 8008142:	fb07 2200 	mla	r2, r7, r0, r2
 8008146:	9207      	str	r2, [sp, #28]
 8008148:	f813 2b01 	ldrb.w	r2, [r3], #1
 800814c:	920b      	str	r2, [sp, #44]	; 0x2c
 800814e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008150:	3a30      	subs	r2, #48	; 0x30
 8008152:	2a09      	cmp	r2, #9
 8008154:	d9f4      	bls.n	8008140 <_vfprintf_r+0x2ac>
 8008156:	e748      	b.n	8007fea <_vfprintf_r+0x156>
 8008158:	2200      	movs	r2, #0
 800815a:	9207      	str	r2, [sp, #28]
 800815c:	e7f7      	b.n	800814e <_vfprintf_r+0x2ba>
 800815e:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008162:	e7c6      	b.n	80080f2 <_vfprintf_r+0x25e>
 8008164:	2200      	movs	r2, #0
 8008166:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008168:	9214      	str	r2, [sp, #80]	; 0x50
 800816a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800816c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800816e:	3a30      	subs	r2, #48	; 0x30
 8008170:	fb07 2200 	mla	r2, r7, r0, r2
 8008174:	9214      	str	r2, [sp, #80]	; 0x50
 8008176:	f813 2b01 	ldrb.w	r2, [r3], #1
 800817a:	920b      	str	r2, [sp, #44]	; 0x2c
 800817c:	3a30      	subs	r2, #48	; 0x30
 800817e:	2a09      	cmp	r2, #9
 8008180:	d9f3      	bls.n	800816a <_vfprintf_r+0x2d6>
 8008182:	e732      	b.n	8007fea <_vfprintf_r+0x156>
 8008184:	f048 0808 	orr.w	r8, r8, #8
 8008188:	e7b3      	b.n	80080f2 <_vfprintf_r+0x25e>
 800818a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	2b68      	cmp	r3, #104	; 0x68
 8008190:	bf01      	itttt	eq
 8008192:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008194:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008198:	3301      	addeq	r3, #1
 800819a:	930f      	streq	r3, [sp, #60]	; 0x3c
 800819c:	bf18      	it	ne
 800819e:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80081a2:	e7a6      	b.n	80080f2 <_vfprintf_r+0x25e>
 80081a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	2b6c      	cmp	r3, #108	; 0x6c
 80081aa:	d105      	bne.n	80081b8 <_vfprintf_r+0x324>
 80081ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081ae:	3301      	adds	r3, #1
 80081b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80081b2:	f048 0820 	orr.w	r8, r8, #32
 80081b6:	e79c      	b.n	80080f2 <_vfprintf_r+0x25e>
 80081b8:	f048 0810 	orr.w	r8, r8, #16
 80081bc:	e799      	b.n	80080f2 <_vfprintf_r+0x25e>
 80081be:	4632      	mov	r2, r6
 80081c0:	2000      	movs	r0, #0
 80081c2:	f852 3b04 	ldr.w	r3, [r2], #4
 80081c6:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80081ca:	920a      	str	r2, [sp, #40]	; 0x28
 80081cc:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80081d0:	2301      	movs	r3, #1
 80081d2:	4607      	mov	r7, r0
 80081d4:	4606      	mov	r6, r0
 80081d6:	4605      	mov	r5, r0
 80081d8:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80081dc:	9307      	str	r3, [sp, #28]
 80081de:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80081e2:	e1b4      	b.n	800854e <_vfprintf_r+0x6ba>
 80081e4:	f048 0810 	orr.w	r8, r8, #16
 80081e8:	f018 0f20 	tst.w	r8, #32
 80081ec:	d011      	beq.n	8008212 <_vfprintf_r+0x37e>
 80081ee:	3607      	adds	r6, #7
 80081f0:	f026 0307 	bic.w	r3, r6, #7
 80081f4:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80081f8:	930a      	str	r3, [sp, #40]	; 0x28
 80081fa:	2e00      	cmp	r6, #0
 80081fc:	f177 0300 	sbcs.w	r3, r7, #0
 8008200:	da05      	bge.n	800820e <_vfprintf_r+0x37a>
 8008202:	232d      	movs	r3, #45	; 0x2d
 8008204:	4276      	negs	r6, r6
 8008206:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800820a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800820e:	2301      	movs	r3, #1
 8008210:	e388      	b.n	8008924 <_vfprintf_r+0xa90>
 8008212:	1d33      	adds	r3, r6, #4
 8008214:	f018 0f10 	tst.w	r8, #16
 8008218:	930a      	str	r3, [sp, #40]	; 0x28
 800821a:	d002      	beq.n	8008222 <_vfprintf_r+0x38e>
 800821c:	6836      	ldr	r6, [r6, #0]
 800821e:	17f7      	asrs	r7, r6, #31
 8008220:	e7eb      	b.n	80081fa <_vfprintf_r+0x366>
 8008222:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008226:	6836      	ldr	r6, [r6, #0]
 8008228:	d001      	beq.n	800822e <_vfprintf_r+0x39a>
 800822a:	b236      	sxth	r6, r6
 800822c:	e7f7      	b.n	800821e <_vfprintf_r+0x38a>
 800822e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008232:	bf18      	it	ne
 8008234:	b276      	sxtbne	r6, r6
 8008236:	e7f2      	b.n	800821e <_vfprintf_r+0x38a>
 8008238:	3607      	adds	r6, #7
 800823a:	f026 0307 	bic.w	r3, r6, #7
 800823e:	4619      	mov	r1, r3
 8008240:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008244:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008248:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800824c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008250:	910a      	str	r1, [sp, #40]	; 0x28
 8008252:	f04f 32ff 	mov.w	r2, #4294967295
 8008256:	4630      	mov	r0, r6
 8008258:	4629      	mov	r1, r5
 800825a:	4b3c      	ldr	r3, [pc, #240]	; (800834c <_vfprintf_r+0x4b8>)
 800825c:	f7f8 fbd6 	bl	8000a0c <__aeabi_dcmpun>
 8008260:	bb00      	cbnz	r0, 80082a4 <_vfprintf_r+0x410>
 8008262:	f04f 32ff 	mov.w	r2, #4294967295
 8008266:	4630      	mov	r0, r6
 8008268:	4629      	mov	r1, r5
 800826a:	4b38      	ldr	r3, [pc, #224]	; (800834c <_vfprintf_r+0x4b8>)
 800826c:	f7f8 fbb0 	bl	80009d0 <__aeabi_dcmple>
 8008270:	b9c0      	cbnz	r0, 80082a4 <_vfprintf_r+0x410>
 8008272:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008276:	2200      	movs	r2, #0
 8008278:	2300      	movs	r3, #0
 800827a:	f7f8 fb9f 	bl	80009bc <__aeabi_dcmplt>
 800827e:	b110      	cbz	r0, 8008286 <_vfprintf_r+0x3f2>
 8008280:	232d      	movs	r3, #45	; 0x2d
 8008282:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008286:	4a32      	ldr	r2, [pc, #200]	; (8008350 <_vfprintf_r+0x4bc>)
 8008288:	4832      	ldr	r0, [pc, #200]	; (8008354 <_vfprintf_r+0x4c0>)
 800828a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800828c:	2700      	movs	r7, #0
 800828e:	2b47      	cmp	r3, #71	; 0x47
 8008290:	bfd4      	ite	le
 8008292:	4691      	movle	r9, r2
 8008294:	4681      	movgt	r9, r0
 8008296:	2303      	movs	r3, #3
 8008298:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800829c:	9307      	str	r3, [sp, #28]
 800829e:	463e      	mov	r6, r7
 80082a0:	f001 b80e 	b.w	80092c0 <_vfprintf_r+0x142c>
 80082a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80082a8:	4610      	mov	r0, r2
 80082aa:	4619      	mov	r1, r3
 80082ac:	f7f8 fbae 	bl	8000a0c <__aeabi_dcmpun>
 80082b0:	4607      	mov	r7, r0
 80082b2:	b148      	cbz	r0, 80082c8 <_vfprintf_r+0x434>
 80082b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082b6:	4a28      	ldr	r2, [pc, #160]	; (8008358 <_vfprintf_r+0x4c4>)
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	bfb8      	it	lt
 80082bc:	232d      	movlt	r3, #45	; 0x2d
 80082be:	4827      	ldr	r0, [pc, #156]	; (800835c <_vfprintf_r+0x4c8>)
 80082c0:	bfb8      	it	lt
 80082c2:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80082c6:	e7e0      	b.n	800828a <_vfprintf_r+0x3f6>
 80082c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082ca:	f023 0320 	bic.w	r3, r3, #32
 80082ce:	2b41      	cmp	r3, #65	; 0x41
 80082d0:	930c      	str	r3, [sp, #48]	; 0x30
 80082d2:	d12e      	bne.n	8008332 <_vfprintf_r+0x49e>
 80082d4:	2330      	movs	r3, #48	; 0x30
 80082d6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80082da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082dc:	f048 0802 	orr.w	r8, r8, #2
 80082e0:	2b61      	cmp	r3, #97	; 0x61
 80082e2:	bf0c      	ite	eq
 80082e4:	2378      	moveq	r3, #120	; 0x78
 80082e6:	2358      	movne	r3, #88	; 0x58
 80082e8:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80082ec:	9b07      	ldr	r3, [sp, #28]
 80082ee:	2b63      	cmp	r3, #99	; 0x63
 80082f0:	dd36      	ble.n	8008360 <_vfprintf_r+0x4cc>
 80082f2:	4658      	mov	r0, fp
 80082f4:	1c59      	adds	r1, r3, #1
 80082f6:	f7fe f895 	bl	8006424 <_malloc_r>
 80082fa:	4681      	mov	r9, r0
 80082fc:	2800      	cmp	r0, #0
 80082fe:	f040 8201 	bne.w	8008704 <_vfprintf_r+0x870>
 8008302:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800830a:	f8aa 300c 	strh.w	r3, [sl, #12]
 800830e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008312:	07d9      	lsls	r1, r3, #31
 8008314:	d407      	bmi.n	8008326 <_vfprintf_r+0x492>
 8008316:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800831a:	059a      	lsls	r2, r3, #22
 800831c:	d403      	bmi.n	8008326 <_vfprintf_r+0x492>
 800831e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008322:	f002 fac2 	bl	800a8aa <__retarget_lock_release_recursive>
 8008326:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800832a:	065b      	lsls	r3, r3, #25
 800832c:	f57f adf8 	bpl.w	8007f20 <_vfprintf_r+0x8c>
 8008330:	e5f3      	b.n	8007f1a <_vfprintf_r+0x86>
 8008332:	9b07      	ldr	r3, [sp, #28]
 8008334:	3301      	adds	r3, #1
 8008336:	f000 81e7 	beq.w	8008708 <_vfprintf_r+0x874>
 800833a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800833c:	2b47      	cmp	r3, #71	; 0x47
 800833e:	d111      	bne.n	8008364 <_vfprintf_r+0x4d0>
 8008340:	9b07      	ldr	r3, [sp, #28]
 8008342:	b97b      	cbnz	r3, 8008364 <_vfprintf_r+0x4d0>
 8008344:	461f      	mov	r7, r3
 8008346:	2301      	movs	r3, #1
 8008348:	9307      	str	r3, [sp, #28]
 800834a:	e00b      	b.n	8008364 <_vfprintf_r+0x4d0>
 800834c:	7fefffff 	.word	0x7fefffff
 8008350:	0800dd8c 	.word	0x0800dd8c
 8008354:	0800dd90 	.word	0x0800dd90
 8008358:	0800dd94 	.word	0x0800dd94
 800835c:	0800dd98 	.word	0x0800dd98
 8008360:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008364:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8008368:	9315      	str	r3, [sp, #84]	; 0x54
 800836a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800836c:	1e1d      	subs	r5, r3, #0
 800836e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008370:	9308      	str	r3, [sp, #32]
 8008372:	bfb7      	itett	lt
 8008374:	462b      	movlt	r3, r5
 8008376:	2300      	movge	r3, #0
 8008378:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800837c:	232d      	movlt	r3, #45	; 0x2d
 800837e:	931c      	str	r3, [sp, #112]	; 0x70
 8008380:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008382:	2b41      	cmp	r3, #65	; 0x41
 8008384:	f040 81d8 	bne.w	8008738 <_vfprintf_r+0x8a4>
 8008388:	aa20      	add	r2, sp, #128	; 0x80
 800838a:	4629      	mov	r1, r5
 800838c:	9808      	ldr	r0, [sp, #32]
 800838e:	f003 f80d 	bl	800b3ac <frexp>
 8008392:	2200      	movs	r2, #0
 8008394:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008398:	f7f8 f89e 	bl	80004d8 <__aeabi_dmul>
 800839c:	4602      	mov	r2, r0
 800839e:	460b      	mov	r3, r1
 80083a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80083a4:	2200      	movs	r2, #0
 80083a6:	2300      	movs	r3, #0
 80083a8:	f7f8 fafe 	bl	80009a8 <__aeabi_dcmpeq>
 80083ac:	b108      	cbz	r0, 80083b2 <_vfprintf_r+0x51e>
 80083ae:	2301      	movs	r3, #1
 80083b0:	9320      	str	r3, [sp, #128]	; 0x80
 80083b2:	4bb2      	ldr	r3, [pc, #712]	; (800867c <_vfprintf_r+0x7e8>)
 80083b4:	4eb2      	ldr	r6, [pc, #712]	; (8008680 <_vfprintf_r+0x7ec>)
 80083b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083b8:	464d      	mov	r5, r9
 80083ba:	2a61      	cmp	r2, #97	; 0x61
 80083bc:	bf18      	it	ne
 80083be:	461e      	movne	r6, r3
 80083c0:	9b07      	ldr	r3, [sp, #28]
 80083c2:	9617      	str	r6, [sp, #92]	; 0x5c
 80083c4:	1e5e      	subs	r6, r3, #1
 80083c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80083ca:	2200      	movs	r2, #0
 80083cc:	4bad      	ldr	r3, [pc, #692]	; (8008684 <_vfprintf_r+0x7f0>)
 80083ce:	f7f8 f883 	bl	80004d8 <__aeabi_dmul>
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80083da:	f7f8 fb2d 	bl	8000a38 <__aeabi_d2iz>
 80083de:	901d      	str	r0, [sp, #116]	; 0x74
 80083e0:	f7f8 f810 	bl	8000404 <__aeabi_i2d>
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80083ec:	f7f7 febc 	bl	8000168 <__aeabi_dsub>
 80083f0:	4602      	mov	r2, r0
 80083f2:	460b      	mov	r3, r1
 80083f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80083f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083fa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80083fc:	960d      	str	r6, [sp, #52]	; 0x34
 80083fe:	5c9b      	ldrb	r3, [r3, r2]
 8008400:	f805 3b01 	strb.w	r3, [r5], #1
 8008404:	1c73      	adds	r3, r6, #1
 8008406:	d006      	beq.n	8008416 <_vfprintf_r+0x582>
 8008408:	2200      	movs	r2, #0
 800840a:	2300      	movs	r3, #0
 800840c:	3e01      	subs	r6, #1
 800840e:	f7f8 facb 	bl	80009a8 <__aeabi_dcmpeq>
 8008412:	2800      	cmp	r0, #0
 8008414:	d0d7      	beq.n	80083c6 <_vfprintf_r+0x532>
 8008416:	2200      	movs	r2, #0
 8008418:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800841c:	4b9a      	ldr	r3, [pc, #616]	; (8008688 <_vfprintf_r+0x7f4>)
 800841e:	f7f8 faeb 	bl	80009f8 <__aeabi_dcmpgt>
 8008422:	b960      	cbnz	r0, 800843e <_vfprintf_r+0x5aa>
 8008424:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008428:	2200      	movs	r2, #0
 800842a:	4b97      	ldr	r3, [pc, #604]	; (8008688 <_vfprintf_r+0x7f4>)
 800842c:	f7f8 fabc 	bl	80009a8 <__aeabi_dcmpeq>
 8008430:	2800      	cmp	r0, #0
 8008432:	f000 817c 	beq.w	800872e <_vfprintf_r+0x89a>
 8008436:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008438:	07da      	lsls	r2, r3, #31
 800843a:	f140 8178 	bpl.w	800872e <_vfprintf_r+0x89a>
 800843e:	2030      	movs	r0, #48	; 0x30
 8008440:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008442:	9524      	str	r5, [sp, #144]	; 0x90
 8008444:	7bd9      	ldrb	r1, [r3, #15]
 8008446:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008448:	1e53      	subs	r3, r2, #1
 800844a:	9324      	str	r3, [sp, #144]	; 0x90
 800844c:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008450:	428b      	cmp	r3, r1
 8008452:	f000 815b 	beq.w	800870c <_vfprintf_r+0x878>
 8008456:	2b39      	cmp	r3, #57	; 0x39
 8008458:	bf0b      	itete	eq
 800845a:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800845c:	3301      	addne	r3, #1
 800845e:	7a9b      	ldrbeq	r3, [r3, #10]
 8008460:	b2db      	uxtbne	r3, r3
 8008462:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008466:	eba5 0309 	sub.w	r3, r5, r9
 800846a:	9308      	str	r3, [sp, #32]
 800846c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800846e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008470:	2b47      	cmp	r3, #71	; 0x47
 8008472:	f040 81ae 	bne.w	80087d2 <_vfprintf_r+0x93e>
 8008476:	1ceb      	adds	r3, r5, #3
 8008478:	db03      	blt.n	8008482 <_vfprintf_r+0x5ee>
 800847a:	9b07      	ldr	r3, [sp, #28]
 800847c:	429d      	cmp	r5, r3
 800847e:	f340 81d3 	ble.w	8008828 <_vfprintf_r+0x994>
 8008482:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008484:	3b02      	subs	r3, #2
 8008486:	930b      	str	r3, [sp, #44]	; 0x2c
 8008488:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800848a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800848e:	f021 0120 	bic.w	r1, r1, #32
 8008492:	2941      	cmp	r1, #65	; 0x41
 8008494:	bf08      	it	eq
 8008496:	320f      	addeq	r2, #15
 8008498:	f105 33ff 	add.w	r3, r5, #4294967295
 800849c:	bf06      	itte	eq
 800849e:	b2d2      	uxtbeq	r2, r2
 80084a0:	2101      	moveq	r1, #1
 80084a2:	2100      	movne	r1, #0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80084aa:	bfb4      	ite	lt
 80084ac:	222d      	movlt	r2, #45	; 0x2d
 80084ae:	222b      	movge	r2, #43	; 0x2b
 80084b0:	9320      	str	r3, [sp, #128]	; 0x80
 80084b2:	bfb8      	it	lt
 80084b4:	f1c5 0301 	rsblt	r3, r5, #1
 80084b8:	2b09      	cmp	r3, #9
 80084ba:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80084be:	f340 81a1 	ble.w	8008804 <_vfprintf_r+0x970>
 80084c2:	260a      	movs	r6, #10
 80084c4:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80084c8:	fb93 f5f6 	sdiv	r5, r3, r6
 80084cc:	4611      	mov	r1, r2
 80084ce:	fb06 3015 	mls	r0, r6, r5, r3
 80084d2:	3030      	adds	r0, #48	; 0x30
 80084d4:	f801 0c01 	strb.w	r0, [r1, #-1]
 80084d8:	4618      	mov	r0, r3
 80084da:	2863      	cmp	r0, #99	; 0x63
 80084dc:	462b      	mov	r3, r5
 80084de:	f102 32ff 	add.w	r2, r2, #4294967295
 80084e2:	dcf1      	bgt.n	80084c8 <_vfprintf_r+0x634>
 80084e4:	3330      	adds	r3, #48	; 0x30
 80084e6:	1e88      	subs	r0, r1, #2
 80084e8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80084ec:	4603      	mov	r3, r0
 80084ee:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80084f2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80084f6:	42ab      	cmp	r3, r5
 80084f8:	f0c0 817f 	bcc.w	80087fa <_vfprintf_r+0x966>
 80084fc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008500:	1a52      	subs	r2, r2, r1
 8008502:	42a8      	cmp	r0, r5
 8008504:	bf88      	it	hi
 8008506:	2200      	movhi	r2, #0
 8008508:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800850c:	441a      	add	r2, r3
 800850e:	ab22      	add	r3, sp, #136	; 0x88
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	9a08      	ldr	r2, [sp, #32]
 8008514:	931a      	str	r3, [sp, #104]	; 0x68
 8008516:	2a01      	cmp	r2, #1
 8008518:	4413      	add	r3, r2
 800851a:	9307      	str	r3, [sp, #28]
 800851c:	dc02      	bgt.n	8008524 <_vfprintf_r+0x690>
 800851e:	f018 0f01 	tst.w	r8, #1
 8008522:	d003      	beq.n	800852c <_vfprintf_r+0x698>
 8008524:	9b07      	ldr	r3, [sp, #28]
 8008526:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008528:	4413      	add	r3, r2
 800852a:	9307      	str	r3, [sp, #28]
 800852c:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008534:	9315      	str	r3, [sp, #84]	; 0x54
 8008536:	2300      	movs	r3, #0
 8008538:	461d      	mov	r5, r3
 800853a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800853e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008540:	b113      	cbz	r3, 8008548 <_vfprintf_r+0x6b4>
 8008542:	232d      	movs	r3, #45	; 0x2d
 8008544:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008548:	2600      	movs	r6, #0
 800854a:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800854e:	9b07      	ldr	r3, [sp, #28]
 8008550:	42b3      	cmp	r3, r6
 8008552:	bfb8      	it	lt
 8008554:	4633      	movlt	r3, r6
 8008556:	9315      	str	r3, [sp, #84]	; 0x54
 8008558:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800855c:	b113      	cbz	r3, 8008564 <_vfprintf_r+0x6d0>
 800855e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008560:	3301      	adds	r3, #1
 8008562:	9315      	str	r3, [sp, #84]	; 0x54
 8008564:	f018 0302 	ands.w	r3, r8, #2
 8008568:	931c      	str	r3, [sp, #112]	; 0x70
 800856a:	bf1e      	ittt	ne
 800856c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800856e:	3302      	addne	r3, #2
 8008570:	9315      	strne	r3, [sp, #84]	; 0x54
 8008572:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8008576:	931d      	str	r3, [sp, #116]	; 0x74
 8008578:	d121      	bne.n	80085be <_vfprintf_r+0x72a>
 800857a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800857e:	1a9b      	subs	r3, r3, r2
 8008580:	2b00      	cmp	r3, #0
 8008582:	9317      	str	r3, [sp, #92]	; 0x5c
 8008584:	dd1b      	ble.n	80085be <_vfprintf_r+0x72a>
 8008586:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800858a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800858c:	3301      	adds	r3, #1
 800858e:	2810      	cmp	r0, #16
 8008590:	483e      	ldr	r0, [pc, #248]	; (800868c <_vfprintf_r+0x7f8>)
 8008592:	f104 0108 	add.w	r1, r4, #8
 8008596:	6020      	str	r0, [r4, #0]
 8008598:	f300 82df 	bgt.w	8008b5a <_vfprintf_r+0xcc6>
 800859c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800859e:	2b07      	cmp	r3, #7
 80085a0:	4402      	add	r2, r0
 80085a2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80085a6:	6060      	str	r0, [r4, #4]
 80085a8:	f340 82ec 	ble.w	8008b84 <_vfprintf_r+0xcf0>
 80085ac:	4651      	mov	r1, sl
 80085ae:	4658      	mov	r0, fp
 80085b0:	aa26      	add	r2, sp, #152	; 0x98
 80085b2:	f003 f800 	bl	800b5b6 <__sprint_r>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	f040 8622 	bne.w	8009200 <_vfprintf_r+0x136c>
 80085bc:	ac29      	add	r4, sp, #164	; 0xa4
 80085be:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80085c2:	b173      	cbz	r3, 80085e2 <_vfprintf_r+0x74e>
 80085c4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	2301      	movs	r3, #1
 80085cc:	6063      	str	r3, [r4, #4]
 80085ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085d0:	3301      	adds	r3, #1
 80085d2:	9328      	str	r3, [sp, #160]	; 0xa0
 80085d4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085d6:	3301      	adds	r3, #1
 80085d8:	2b07      	cmp	r3, #7
 80085da:	9327      	str	r3, [sp, #156]	; 0x9c
 80085dc:	f300 82d4 	bgt.w	8008b88 <_vfprintf_r+0xcf4>
 80085e0:	3408      	adds	r4, #8
 80085e2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80085e4:	b16b      	cbz	r3, 8008602 <_vfprintf_r+0x76e>
 80085e6:	ab1f      	add	r3, sp, #124	; 0x7c
 80085e8:	6023      	str	r3, [r4, #0]
 80085ea:	2302      	movs	r3, #2
 80085ec:	6063      	str	r3, [r4, #4]
 80085ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085f0:	3302      	adds	r3, #2
 80085f2:	9328      	str	r3, [sp, #160]	; 0xa0
 80085f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085f6:	3301      	adds	r3, #1
 80085f8:	2b07      	cmp	r3, #7
 80085fa:	9327      	str	r3, [sp, #156]	; 0x9c
 80085fc:	f300 82ce 	bgt.w	8008b9c <_vfprintf_r+0xd08>
 8008600:	3408      	adds	r4, #8
 8008602:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008604:	2b80      	cmp	r3, #128	; 0x80
 8008606:	d121      	bne.n	800864c <_vfprintf_r+0x7b8>
 8008608:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800860c:	1a9b      	subs	r3, r3, r2
 800860e:	2b00      	cmp	r3, #0
 8008610:	9317      	str	r3, [sp, #92]	; 0x5c
 8008612:	dd1b      	ble.n	800864c <_vfprintf_r+0x7b8>
 8008614:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008618:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800861a:	3301      	adds	r3, #1
 800861c:	2810      	cmp	r0, #16
 800861e:	481c      	ldr	r0, [pc, #112]	; (8008690 <_vfprintf_r+0x7fc>)
 8008620:	f104 0108 	add.w	r1, r4, #8
 8008624:	6020      	str	r0, [r4, #0]
 8008626:	f300 82c3 	bgt.w	8008bb0 <_vfprintf_r+0xd1c>
 800862a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800862c:	2b07      	cmp	r3, #7
 800862e:	4402      	add	r2, r0
 8008630:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008634:	6060      	str	r0, [r4, #4]
 8008636:	f340 82d0 	ble.w	8008bda <_vfprintf_r+0xd46>
 800863a:	4651      	mov	r1, sl
 800863c:	4658      	mov	r0, fp
 800863e:	aa26      	add	r2, sp, #152	; 0x98
 8008640:	f002 ffb9 	bl	800b5b6 <__sprint_r>
 8008644:	2800      	cmp	r0, #0
 8008646:	f040 85db 	bne.w	8009200 <_vfprintf_r+0x136c>
 800864a:	ac29      	add	r4, sp, #164	; 0xa4
 800864c:	9b07      	ldr	r3, [sp, #28]
 800864e:	1af6      	subs	r6, r6, r3
 8008650:	2e00      	cmp	r6, #0
 8008652:	dd28      	ble.n	80086a6 <_vfprintf_r+0x812>
 8008654:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008658:	480d      	ldr	r0, [pc, #52]	; (8008690 <_vfprintf_r+0x7fc>)
 800865a:	2e10      	cmp	r6, #16
 800865c:	f103 0301 	add.w	r3, r3, #1
 8008660:	f104 0108 	add.w	r1, r4, #8
 8008664:	6020      	str	r0, [r4, #0]
 8008666:	f300 82ba 	bgt.w	8008bde <_vfprintf_r+0xd4a>
 800866a:	6066      	str	r6, [r4, #4]
 800866c:	2b07      	cmp	r3, #7
 800866e:	4416      	add	r6, r2
 8008670:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008674:	f340 82c6 	ble.w	8008c04 <_vfprintf_r+0xd70>
 8008678:	e00c      	b.n	8008694 <_vfprintf_r+0x800>
 800867a:	bf00      	nop
 800867c:	0800ddad 	.word	0x0800ddad
 8008680:	0800dd9c 	.word	0x0800dd9c
 8008684:	40300000 	.word	0x40300000
 8008688:	3fe00000 	.word	0x3fe00000
 800868c:	0800dde0 	.word	0x0800dde0
 8008690:	0800ddf0 	.word	0x0800ddf0
 8008694:	4651      	mov	r1, sl
 8008696:	4658      	mov	r0, fp
 8008698:	aa26      	add	r2, sp, #152	; 0x98
 800869a:	f002 ff8c 	bl	800b5b6 <__sprint_r>
 800869e:	2800      	cmp	r0, #0
 80086a0:	f040 85ae 	bne.w	8009200 <_vfprintf_r+0x136c>
 80086a4:	ac29      	add	r4, sp, #164	; 0xa4
 80086a6:	f418 7f80 	tst.w	r8, #256	; 0x100
 80086aa:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80086ac:	f040 82b0 	bne.w	8008c10 <_vfprintf_r+0xd7c>
 80086b0:	9b07      	ldr	r3, [sp, #28]
 80086b2:	f8c4 9000 	str.w	r9, [r4]
 80086b6:	441e      	add	r6, r3
 80086b8:	6063      	str	r3, [r4, #4]
 80086ba:	9628      	str	r6, [sp, #160]	; 0xa0
 80086bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80086be:	3301      	adds	r3, #1
 80086c0:	2b07      	cmp	r3, #7
 80086c2:	9327      	str	r3, [sp, #156]	; 0x9c
 80086c4:	f300 82ea 	bgt.w	8008c9c <_vfprintf_r+0xe08>
 80086c8:	3408      	adds	r4, #8
 80086ca:	f018 0f04 	tst.w	r8, #4
 80086ce:	f040 8578 	bne.w	80091c2 <_vfprintf_r+0x132e>
 80086d2:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80086d6:	9915      	ldr	r1, [sp, #84]	; 0x54
 80086d8:	428a      	cmp	r2, r1
 80086da:	bfac      	ite	ge
 80086dc:	189b      	addge	r3, r3, r2
 80086de:	185b      	addlt	r3, r3, r1
 80086e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80086e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80086e4:	b13b      	cbz	r3, 80086f6 <_vfprintf_r+0x862>
 80086e6:	4651      	mov	r1, sl
 80086e8:	4658      	mov	r0, fp
 80086ea:	aa26      	add	r2, sp, #152	; 0x98
 80086ec:	f002 ff63 	bl	800b5b6 <__sprint_r>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	f040 8585 	bne.w	8009200 <_vfprintf_r+0x136c>
 80086f6:	2300      	movs	r3, #0
 80086f8:	9327      	str	r3, [sp, #156]	; 0x9c
 80086fa:	2f00      	cmp	r7, #0
 80086fc:	f040 859c 	bne.w	8009238 <_vfprintf_r+0x13a4>
 8008700:	ac29      	add	r4, sp, #164	; 0xa4
 8008702:	e0e7      	b.n	80088d4 <_vfprintf_r+0xa40>
 8008704:	4607      	mov	r7, r0
 8008706:	e62d      	b.n	8008364 <_vfprintf_r+0x4d0>
 8008708:	2306      	movs	r3, #6
 800870a:	e61d      	b.n	8008348 <_vfprintf_r+0x4b4>
 800870c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008710:	e699      	b.n	8008446 <_vfprintf_r+0x5b2>
 8008712:	f803 0b01 	strb.w	r0, [r3], #1
 8008716:	1aca      	subs	r2, r1, r3
 8008718:	2a00      	cmp	r2, #0
 800871a:	dafa      	bge.n	8008712 <_vfprintf_r+0x87e>
 800871c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800871e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008720:	3201      	adds	r2, #1
 8008722:	f103 0301 	add.w	r3, r3, #1
 8008726:	bfb8      	it	lt
 8008728:	2300      	movlt	r3, #0
 800872a:	441d      	add	r5, r3
 800872c:	e69b      	b.n	8008466 <_vfprintf_r+0x5d2>
 800872e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008730:	462b      	mov	r3, r5
 8008732:	2030      	movs	r0, #48	; 0x30
 8008734:	18a9      	adds	r1, r5, r2
 8008736:	e7ee      	b.n	8008716 <_vfprintf_r+0x882>
 8008738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800873a:	2b46      	cmp	r3, #70	; 0x46
 800873c:	d005      	beq.n	800874a <_vfprintf_r+0x8b6>
 800873e:	2b45      	cmp	r3, #69	; 0x45
 8008740:	d11b      	bne.n	800877a <_vfprintf_r+0x8e6>
 8008742:	9b07      	ldr	r3, [sp, #28]
 8008744:	1c5e      	adds	r6, r3, #1
 8008746:	2302      	movs	r3, #2
 8008748:	e001      	b.n	800874e <_vfprintf_r+0x8ba>
 800874a:	2303      	movs	r3, #3
 800874c:	9e07      	ldr	r6, [sp, #28]
 800874e:	aa24      	add	r2, sp, #144	; 0x90
 8008750:	9204      	str	r2, [sp, #16]
 8008752:	aa21      	add	r2, sp, #132	; 0x84
 8008754:	9203      	str	r2, [sp, #12]
 8008756:	aa20      	add	r2, sp, #128	; 0x80
 8008758:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800875c:	9300      	str	r3, [sp, #0]
 800875e:	4658      	mov	r0, fp
 8008760:	462b      	mov	r3, r5
 8008762:	9a08      	ldr	r2, [sp, #32]
 8008764:	f000 ff28 	bl	80095b8 <_dtoa_r>
 8008768:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800876a:	4681      	mov	r9, r0
 800876c:	2b47      	cmp	r3, #71	; 0x47
 800876e:	d106      	bne.n	800877e <_vfprintf_r+0x8ea>
 8008770:	f018 0f01 	tst.w	r8, #1
 8008774:	d103      	bne.n	800877e <_vfprintf_r+0x8ea>
 8008776:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008778:	e675      	b.n	8008466 <_vfprintf_r+0x5d2>
 800877a:	9e07      	ldr	r6, [sp, #28]
 800877c:	e7e3      	b.n	8008746 <_vfprintf_r+0x8b2>
 800877e:	eb09 0306 	add.w	r3, r9, r6
 8008782:	930d      	str	r3, [sp, #52]	; 0x34
 8008784:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008786:	2b46      	cmp	r3, #70	; 0x46
 8008788:	d111      	bne.n	80087ae <_vfprintf_r+0x91a>
 800878a:	f899 3000 	ldrb.w	r3, [r9]
 800878e:	2b30      	cmp	r3, #48	; 0x30
 8008790:	d109      	bne.n	80087a6 <_vfprintf_r+0x912>
 8008792:	2200      	movs	r2, #0
 8008794:	2300      	movs	r3, #0
 8008796:	4629      	mov	r1, r5
 8008798:	9808      	ldr	r0, [sp, #32]
 800879a:	f7f8 f905 	bl	80009a8 <__aeabi_dcmpeq>
 800879e:	b910      	cbnz	r0, 80087a6 <_vfprintf_r+0x912>
 80087a0:	f1c6 0601 	rsb	r6, r6, #1
 80087a4:	9620      	str	r6, [sp, #128]	; 0x80
 80087a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80087aa:	441a      	add	r2, r3
 80087ac:	920d      	str	r2, [sp, #52]	; 0x34
 80087ae:	2200      	movs	r2, #0
 80087b0:	2300      	movs	r3, #0
 80087b2:	4629      	mov	r1, r5
 80087b4:	9808      	ldr	r0, [sp, #32]
 80087b6:	f7f8 f8f7 	bl	80009a8 <__aeabi_dcmpeq>
 80087ba:	b108      	cbz	r0, 80087c0 <_vfprintf_r+0x92c>
 80087bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087be:	9324      	str	r3, [sp, #144]	; 0x90
 80087c0:	2230      	movs	r2, #48	; 0x30
 80087c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80087c4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80087c6:	4299      	cmp	r1, r3
 80087c8:	d9d5      	bls.n	8008776 <_vfprintf_r+0x8e2>
 80087ca:	1c59      	adds	r1, r3, #1
 80087cc:	9124      	str	r1, [sp, #144]	; 0x90
 80087ce:	701a      	strb	r2, [r3, #0]
 80087d0:	e7f7      	b.n	80087c2 <_vfprintf_r+0x92e>
 80087d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087d4:	2b46      	cmp	r3, #70	; 0x46
 80087d6:	f47f ae57 	bne.w	8008488 <_vfprintf_r+0x5f4>
 80087da:	9a07      	ldr	r2, [sp, #28]
 80087dc:	f008 0301 	and.w	r3, r8, #1
 80087e0:	2d00      	cmp	r5, #0
 80087e2:	ea43 0302 	orr.w	r3, r3, r2
 80087e6:	dd1a      	ble.n	800881e <_vfprintf_r+0x98a>
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d034      	beq.n	8008856 <_vfprintf_r+0x9c2>
 80087ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087ee:	18eb      	adds	r3, r5, r3
 80087f0:	441a      	add	r2, r3
 80087f2:	9207      	str	r2, [sp, #28]
 80087f4:	2366      	movs	r3, #102	; 0x66
 80087f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80087f8:	e033      	b.n	8008862 <_vfprintf_r+0x9ce>
 80087fa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80087fe:	f802 6b01 	strb.w	r6, [r2], #1
 8008802:	e678      	b.n	80084f6 <_vfprintf_r+0x662>
 8008804:	b941      	cbnz	r1, 8008818 <_vfprintf_r+0x984>
 8008806:	2230      	movs	r2, #48	; 0x30
 8008808:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800880c:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8008810:	3330      	adds	r3, #48	; 0x30
 8008812:	f802 3b01 	strb.w	r3, [r2], #1
 8008816:	e67a      	b.n	800850e <_vfprintf_r+0x67a>
 8008818:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800881c:	e7f8      	b.n	8008810 <_vfprintf_r+0x97c>
 800881e:	b1e3      	cbz	r3, 800885a <_vfprintf_r+0x9c6>
 8008820:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008822:	9a07      	ldr	r2, [sp, #28]
 8008824:	3301      	adds	r3, #1
 8008826:	e7e3      	b.n	80087f0 <_vfprintf_r+0x95c>
 8008828:	9b08      	ldr	r3, [sp, #32]
 800882a:	429d      	cmp	r5, r3
 800882c:	db07      	blt.n	800883e <_vfprintf_r+0x9aa>
 800882e:	f018 0f01 	tst.w	r8, #1
 8008832:	d02d      	beq.n	8008890 <_vfprintf_r+0x9fc>
 8008834:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008836:	18eb      	adds	r3, r5, r3
 8008838:	9307      	str	r3, [sp, #28]
 800883a:	2367      	movs	r3, #103	; 0x67
 800883c:	e7db      	b.n	80087f6 <_vfprintf_r+0x962>
 800883e:	9b08      	ldr	r3, [sp, #32]
 8008840:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008842:	2d00      	cmp	r5, #0
 8008844:	4413      	add	r3, r2
 8008846:	9307      	str	r3, [sp, #28]
 8008848:	dcf7      	bgt.n	800883a <_vfprintf_r+0x9a6>
 800884a:	9a07      	ldr	r2, [sp, #28]
 800884c:	f1c5 0301 	rsb	r3, r5, #1
 8008850:	441a      	add	r2, r3
 8008852:	4613      	mov	r3, r2
 8008854:	e7f0      	b.n	8008838 <_vfprintf_r+0x9a4>
 8008856:	9507      	str	r5, [sp, #28]
 8008858:	e7cc      	b.n	80087f4 <_vfprintf_r+0x960>
 800885a:	2366      	movs	r3, #102	; 0x66
 800885c:	930b      	str	r3, [sp, #44]	; 0x2c
 800885e:	2301      	movs	r3, #1
 8008860:	9307      	str	r3, [sp, #28]
 8008862:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8008866:	930d      	str	r3, [sp, #52]	; 0x34
 8008868:	d025      	beq.n	80088b6 <_vfprintf_r+0xa22>
 800886a:	2300      	movs	r3, #0
 800886c:	2d00      	cmp	r5, #0
 800886e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008872:	f77f ae64 	ble.w	800853e <_vfprintf_r+0x6aa>
 8008876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	2bff      	cmp	r3, #255	; 0xff
 800887c:	d10a      	bne.n	8008894 <_vfprintf_r+0xa00>
 800887e:	9907      	ldr	r1, [sp, #28]
 8008880:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008884:	4413      	add	r3, r2
 8008886:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008888:	fb02 1303 	mla	r3, r2, r3, r1
 800888c:	9307      	str	r3, [sp, #28]
 800888e:	e656      	b.n	800853e <_vfprintf_r+0x6aa>
 8008890:	9507      	str	r5, [sp, #28]
 8008892:	e7d2      	b.n	800883a <_vfprintf_r+0x9a6>
 8008894:	42ab      	cmp	r3, r5
 8008896:	daf2      	bge.n	800887e <_vfprintf_r+0x9ea>
 8008898:	1aed      	subs	r5, r5, r3
 800889a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800889c:	785b      	ldrb	r3, [r3, #1]
 800889e:	b133      	cbz	r3, 80088ae <_vfprintf_r+0xa1a>
 80088a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088a2:	3301      	adds	r3, #1
 80088a4:	930d      	str	r3, [sp, #52]	; 0x34
 80088a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088a8:	3301      	adds	r3, #1
 80088aa:	930e      	str	r3, [sp, #56]	; 0x38
 80088ac:	e7e3      	b.n	8008876 <_vfprintf_r+0x9e2>
 80088ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088b0:	3301      	adds	r3, #1
 80088b2:	930c      	str	r3, [sp, #48]	; 0x30
 80088b4:	e7df      	b.n	8008876 <_vfprintf_r+0x9e2>
 80088b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088b8:	930c      	str	r3, [sp, #48]	; 0x30
 80088ba:	e640      	b.n	800853e <_vfprintf_r+0x6aa>
 80088bc:	4632      	mov	r2, r6
 80088be:	f852 3b04 	ldr.w	r3, [r2], #4
 80088c2:	f018 0f20 	tst.w	r8, #32
 80088c6:	920a      	str	r2, [sp, #40]	; 0x28
 80088c8:	d009      	beq.n	80088de <_vfprintf_r+0xa4a>
 80088ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088cc:	4610      	mov	r0, r2
 80088ce:	17d1      	asrs	r1, r2, #31
 80088d0:	e9c3 0100 	strd	r0, r1, [r3]
 80088d4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80088d6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80088da:	f7ff bb5a 	b.w	8007f92 <_vfprintf_r+0xfe>
 80088de:	f018 0f10 	tst.w	r8, #16
 80088e2:	d002      	beq.n	80088ea <_vfprintf_r+0xa56>
 80088e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088e6:	601a      	str	r2, [r3, #0]
 80088e8:	e7f4      	b.n	80088d4 <_vfprintf_r+0xa40>
 80088ea:	f018 0f40 	tst.w	r8, #64	; 0x40
 80088ee:	d002      	beq.n	80088f6 <_vfprintf_r+0xa62>
 80088f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088f2:	801a      	strh	r2, [r3, #0]
 80088f4:	e7ee      	b.n	80088d4 <_vfprintf_r+0xa40>
 80088f6:	f418 7f00 	tst.w	r8, #512	; 0x200
 80088fa:	d0f3      	beq.n	80088e4 <_vfprintf_r+0xa50>
 80088fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088fe:	701a      	strb	r2, [r3, #0]
 8008900:	e7e8      	b.n	80088d4 <_vfprintf_r+0xa40>
 8008902:	f048 0810 	orr.w	r8, r8, #16
 8008906:	f018 0f20 	tst.w	r8, #32
 800890a:	d01e      	beq.n	800894a <_vfprintf_r+0xab6>
 800890c:	3607      	adds	r6, #7
 800890e:	f026 0307 	bic.w	r3, r6, #7
 8008912:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008916:	930a      	str	r3, [sp, #40]	; 0x28
 8008918:	2300      	movs	r3, #0
 800891a:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800891e:	2200      	movs	r2, #0
 8008920:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008924:	9a07      	ldr	r2, [sp, #28]
 8008926:	3201      	adds	r2, #1
 8008928:	f000 849b 	beq.w	8009262 <_vfprintf_r+0x13ce>
 800892c:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8008930:	920c      	str	r2, [sp, #48]	; 0x30
 8008932:	ea56 0207 	orrs.w	r2, r6, r7
 8008936:	f040 849a 	bne.w	800926e <_vfprintf_r+0x13da>
 800893a:	9a07      	ldr	r2, [sp, #28]
 800893c:	2a00      	cmp	r2, #0
 800893e:	f000 80f5 	beq.w	8008b2c <_vfprintf_r+0xc98>
 8008942:	2b01      	cmp	r3, #1
 8008944:	f040 8496 	bne.w	8009274 <_vfprintf_r+0x13e0>
 8008948:	e097      	b.n	8008a7a <_vfprintf_r+0xbe6>
 800894a:	1d33      	adds	r3, r6, #4
 800894c:	f018 0f10 	tst.w	r8, #16
 8008950:	930a      	str	r3, [sp, #40]	; 0x28
 8008952:	d001      	beq.n	8008958 <_vfprintf_r+0xac4>
 8008954:	6836      	ldr	r6, [r6, #0]
 8008956:	e003      	b.n	8008960 <_vfprintf_r+0xacc>
 8008958:	f018 0f40 	tst.w	r8, #64	; 0x40
 800895c:	d002      	beq.n	8008964 <_vfprintf_r+0xad0>
 800895e:	8836      	ldrh	r6, [r6, #0]
 8008960:	2700      	movs	r7, #0
 8008962:	e7d9      	b.n	8008918 <_vfprintf_r+0xa84>
 8008964:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008968:	d0f4      	beq.n	8008954 <_vfprintf_r+0xac0>
 800896a:	7836      	ldrb	r6, [r6, #0]
 800896c:	e7f8      	b.n	8008960 <_vfprintf_r+0xacc>
 800896e:	4633      	mov	r3, r6
 8008970:	f853 6b04 	ldr.w	r6, [r3], #4
 8008974:	2278      	movs	r2, #120	; 0x78
 8008976:	930a      	str	r3, [sp, #40]	; 0x28
 8008978:	f647 0330 	movw	r3, #30768	; 0x7830
 800897c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8008980:	4ba1      	ldr	r3, [pc, #644]	; (8008c08 <_vfprintf_r+0xd74>)
 8008982:	2700      	movs	r7, #0
 8008984:	931b      	str	r3, [sp, #108]	; 0x6c
 8008986:	f048 0802 	orr.w	r8, r8, #2
 800898a:	2302      	movs	r3, #2
 800898c:	920b      	str	r2, [sp, #44]	; 0x2c
 800898e:	e7c6      	b.n	800891e <_vfprintf_r+0xa8a>
 8008990:	4633      	mov	r3, r6
 8008992:	2500      	movs	r5, #0
 8008994:	f853 9b04 	ldr.w	r9, [r3], #4
 8008998:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800899c:	930a      	str	r3, [sp, #40]	; 0x28
 800899e:	9b07      	ldr	r3, [sp, #28]
 80089a0:	1c5e      	adds	r6, r3, #1
 80089a2:	d010      	beq.n	80089c6 <_vfprintf_r+0xb32>
 80089a4:	461a      	mov	r2, r3
 80089a6:	4629      	mov	r1, r5
 80089a8:	4648      	mov	r0, r9
 80089aa:	f001 ffeb 	bl	800a984 <memchr>
 80089ae:	4607      	mov	r7, r0
 80089b0:	2800      	cmp	r0, #0
 80089b2:	f43f ac74 	beq.w	800829e <_vfprintf_r+0x40a>
 80089b6:	eba0 0309 	sub.w	r3, r0, r9
 80089ba:	462f      	mov	r7, r5
 80089bc:	462e      	mov	r6, r5
 80089be:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80089c2:	9307      	str	r3, [sp, #28]
 80089c4:	e5c3      	b.n	800854e <_vfprintf_r+0x6ba>
 80089c6:	4648      	mov	r0, r9
 80089c8:	f7f7 fbc2 	bl	8000150 <strlen>
 80089cc:	462f      	mov	r7, r5
 80089ce:	9007      	str	r0, [sp, #28]
 80089d0:	e465      	b.n	800829e <_vfprintf_r+0x40a>
 80089d2:	f048 0810 	orr.w	r8, r8, #16
 80089d6:	f018 0f20 	tst.w	r8, #32
 80089da:	d007      	beq.n	80089ec <_vfprintf_r+0xb58>
 80089dc:	3607      	adds	r6, #7
 80089de:	f026 0307 	bic.w	r3, r6, #7
 80089e2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80089e6:	930a      	str	r3, [sp, #40]	; 0x28
 80089e8:	2301      	movs	r3, #1
 80089ea:	e798      	b.n	800891e <_vfprintf_r+0xa8a>
 80089ec:	1d33      	adds	r3, r6, #4
 80089ee:	f018 0f10 	tst.w	r8, #16
 80089f2:	930a      	str	r3, [sp, #40]	; 0x28
 80089f4:	d001      	beq.n	80089fa <_vfprintf_r+0xb66>
 80089f6:	6836      	ldr	r6, [r6, #0]
 80089f8:	e003      	b.n	8008a02 <_vfprintf_r+0xb6e>
 80089fa:	f018 0f40 	tst.w	r8, #64	; 0x40
 80089fe:	d002      	beq.n	8008a06 <_vfprintf_r+0xb72>
 8008a00:	8836      	ldrh	r6, [r6, #0]
 8008a02:	2700      	movs	r7, #0
 8008a04:	e7f0      	b.n	80089e8 <_vfprintf_r+0xb54>
 8008a06:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008a0a:	d0f4      	beq.n	80089f6 <_vfprintf_r+0xb62>
 8008a0c:	7836      	ldrb	r6, [r6, #0]
 8008a0e:	e7f8      	b.n	8008a02 <_vfprintf_r+0xb6e>
 8008a10:	4b7e      	ldr	r3, [pc, #504]	; (8008c0c <_vfprintf_r+0xd78>)
 8008a12:	f018 0f20 	tst.w	r8, #32
 8008a16:	931b      	str	r3, [sp, #108]	; 0x6c
 8008a18:	d019      	beq.n	8008a4e <_vfprintf_r+0xbba>
 8008a1a:	3607      	adds	r6, #7
 8008a1c:	f026 0307 	bic.w	r3, r6, #7
 8008a20:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008a24:	930a      	str	r3, [sp, #40]	; 0x28
 8008a26:	f018 0f01 	tst.w	r8, #1
 8008a2a:	d00a      	beq.n	8008a42 <_vfprintf_r+0xbae>
 8008a2c:	ea56 0307 	orrs.w	r3, r6, r7
 8008a30:	d007      	beq.n	8008a42 <_vfprintf_r+0xbae>
 8008a32:	2330      	movs	r3, #48	; 0x30
 8008a34:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008a38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a3a:	f048 0802 	orr.w	r8, r8, #2
 8008a3e:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008a42:	2302      	movs	r3, #2
 8008a44:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8008a48:	e769      	b.n	800891e <_vfprintf_r+0xa8a>
 8008a4a:	4b6f      	ldr	r3, [pc, #444]	; (8008c08 <_vfprintf_r+0xd74>)
 8008a4c:	e7e1      	b.n	8008a12 <_vfprintf_r+0xb7e>
 8008a4e:	1d33      	adds	r3, r6, #4
 8008a50:	f018 0f10 	tst.w	r8, #16
 8008a54:	930a      	str	r3, [sp, #40]	; 0x28
 8008a56:	d001      	beq.n	8008a5c <_vfprintf_r+0xbc8>
 8008a58:	6836      	ldr	r6, [r6, #0]
 8008a5a:	e003      	b.n	8008a64 <_vfprintf_r+0xbd0>
 8008a5c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008a60:	d002      	beq.n	8008a68 <_vfprintf_r+0xbd4>
 8008a62:	8836      	ldrh	r6, [r6, #0]
 8008a64:	2700      	movs	r7, #0
 8008a66:	e7de      	b.n	8008a26 <_vfprintf_r+0xb92>
 8008a68:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008a6c:	d0f4      	beq.n	8008a58 <_vfprintf_r+0xbc4>
 8008a6e:	7836      	ldrb	r6, [r6, #0]
 8008a70:	e7f8      	b.n	8008a64 <_vfprintf_r+0xbd0>
 8008a72:	2f00      	cmp	r7, #0
 8008a74:	bf08      	it	eq
 8008a76:	2e0a      	cmpeq	r6, #10
 8008a78:	d206      	bcs.n	8008a88 <_vfprintf_r+0xbf4>
 8008a7a:	3630      	adds	r6, #48	; 0x30
 8008a7c:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008a80:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8008a84:	f000 bc14 	b.w	80092b0 <_vfprintf_r+0x141c>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	9308      	str	r3, [sp, #32]
 8008a8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a8e:	ad52      	add	r5, sp, #328	; 0x148
 8008a90:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8008a94:	220a      	movs	r2, #10
 8008a96:	2300      	movs	r3, #0
 8008a98:	4630      	mov	r0, r6
 8008a9a:	4639      	mov	r1, r7
 8008a9c:	f7f8 f844 	bl	8000b28 <__aeabi_uldivmod>
 8008aa0:	9b08      	ldr	r3, [sp, #32]
 8008aa2:	3230      	adds	r2, #48	; 0x30
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	f105 39ff 	add.w	r9, r5, #4294967295
 8008aaa:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008aae:	9308      	str	r3, [sp, #32]
 8008ab0:	f1b8 0f00 	cmp.w	r8, #0
 8008ab4:	d019      	beq.n	8008aea <_vfprintf_r+0xc56>
 8008ab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ab8:	9a08      	ldr	r2, [sp, #32]
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d114      	bne.n	8008aea <_vfprintf_r+0xc56>
 8008ac0:	2aff      	cmp	r2, #255	; 0xff
 8008ac2:	d012      	beq.n	8008aea <_vfprintf_r+0xc56>
 8008ac4:	2f00      	cmp	r7, #0
 8008ac6:	bf08      	it	eq
 8008ac8:	2e0a      	cmpeq	r6, #10
 8008aca:	d30e      	bcc.n	8008aea <_vfprintf_r+0xc56>
 8008acc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008ace:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008ad0:	eba9 0903 	sub.w	r9, r9, r3
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	4648      	mov	r0, r9
 8008ad8:	f002 fcdf 	bl	800b49a <strncpy>
 8008adc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ade:	785d      	ldrb	r5, [r3, #1]
 8008ae0:	b195      	cbz	r5, 8008b08 <_vfprintf_r+0xc74>
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	930e      	str	r3, [sp, #56]	; 0x38
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	9308      	str	r3, [sp, #32]
 8008aea:	220a      	movs	r2, #10
 8008aec:	2300      	movs	r3, #0
 8008aee:	4630      	mov	r0, r6
 8008af0:	4639      	mov	r1, r7
 8008af2:	f7f8 f819 	bl	8000b28 <__aeabi_uldivmod>
 8008af6:	2f00      	cmp	r7, #0
 8008af8:	bf08      	it	eq
 8008afa:	2e0a      	cmpeq	r6, #10
 8008afc:	f0c0 83d8 	bcc.w	80092b0 <_vfprintf_r+0x141c>
 8008b00:	4606      	mov	r6, r0
 8008b02:	460f      	mov	r7, r1
 8008b04:	464d      	mov	r5, r9
 8008b06:	e7c5      	b.n	8008a94 <_vfprintf_r+0xc00>
 8008b08:	9508      	str	r5, [sp, #32]
 8008b0a:	e7ee      	b.n	8008aea <_vfprintf_r+0xc56>
 8008b0c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008b0e:	f006 030f 	and.w	r3, r6, #15
 8008b12:	5cd3      	ldrb	r3, [r2, r3]
 8008b14:	093a      	lsrs	r2, r7, #4
 8008b16:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008b1a:	0933      	lsrs	r3, r6, #4
 8008b1c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008b20:	461e      	mov	r6, r3
 8008b22:	4617      	mov	r7, r2
 8008b24:	ea56 0307 	orrs.w	r3, r6, r7
 8008b28:	d1f0      	bne.n	8008b0c <_vfprintf_r+0xc78>
 8008b2a:	e3c1      	b.n	80092b0 <_vfprintf_r+0x141c>
 8008b2c:	b933      	cbnz	r3, 8008b3c <_vfprintf_r+0xca8>
 8008b2e:	f018 0f01 	tst.w	r8, #1
 8008b32:	d003      	beq.n	8008b3c <_vfprintf_r+0xca8>
 8008b34:	2330      	movs	r3, #48	; 0x30
 8008b36:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008b3a:	e7a1      	b.n	8008a80 <_vfprintf_r+0xbec>
 8008b3c:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008b40:	e3b6      	b.n	80092b0 <_vfprintf_r+0x141c>
 8008b42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	f000 837d 	beq.w	8009244 <_vfprintf_r+0x13b0>
 8008b4a:	2000      	movs	r0, #0
 8008b4c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008b50:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008b54:	960a      	str	r6, [sp, #40]	; 0x28
 8008b56:	f7ff bb3b 	b.w	80081d0 <_vfprintf_r+0x33c>
 8008b5a:	2010      	movs	r0, #16
 8008b5c:	2b07      	cmp	r3, #7
 8008b5e:	4402      	add	r2, r0
 8008b60:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b64:	6060      	str	r0, [r4, #4]
 8008b66:	dd08      	ble.n	8008b7a <_vfprintf_r+0xce6>
 8008b68:	4651      	mov	r1, sl
 8008b6a:	4658      	mov	r0, fp
 8008b6c:	aa26      	add	r2, sp, #152	; 0x98
 8008b6e:	f002 fd22 	bl	800b5b6 <__sprint_r>
 8008b72:	2800      	cmp	r0, #0
 8008b74:	f040 8344 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008b78:	a929      	add	r1, sp, #164	; 0xa4
 8008b7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b7c:	460c      	mov	r4, r1
 8008b7e:	3b10      	subs	r3, #16
 8008b80:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b82:	e500      	b.n	8008586 <_vfprintf_r+0x6f2>
 8008b84:	460c      	mov	r4, r1
 8008b86:	e51a      	b.n	80085be <_vfprintf_r+0x72a>
 8008b88:	4651      	mov	r1, sl
 8008b8a:	4658      	mov	r0, fp
 8008b8c:	aa26      	add	r2, sp, #152	; 0x98
 8008b8e:	f002 fd12 	bl	800b5b6 <__sprint_r>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	f040 8334 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008b98:	ac29      	add	r4, sp, #164	; 0xa4
 8008b9a:	e522      	b.n	80085e2 <_vfprintf_r+0x74e>
 8008b9c:	4651      	mov	r1, sl
 8008b9e:	4658      	mov	r0, fp
 8008ba0:	aa26      	add	r2, sp, #152	; 0x98
 8008ba2:	f002 fd08 	bl	800b5b6 <__sprint_r>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	f040 832a 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008bac:	ac29      	add	r4, sp, #164	; 0xa4
 8008bae:	e528      	b.n	8008602 <_vfprintf_r+0x76e>
 8008bb0:	2010      	movs	r0, #16
 8008bb2:	2b07      	cmp	r3, #7
 8008bb4:	4402      	add	r2, r0
 8008bb6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008bba:	6060      	str	r0, [r4, #4]
 8008bbc:	dd08      	ble.n	8008bd0 <_vfprintf_r+0xd3c>
 8008bbe:	4651      	mov	r1, sl
 8008bc0:	4658      	mov	r0, fp
 8008bc2:	aa26      	add	r2, sp, #152	; 0x98
 8008bc4:	f002 fcf7 	bl	800b5b6 <__sprint_r>
 8008bc8:	2800      	cmp	r0, #0
 8008bca:	f040 8319 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008bce:	a929      	add	r1, sp, #164	; 0xa4
 8008bd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	3b10      	subs	r3, #16
 8008bd6:	9317      	str	r3, [sp, #92]	; 0x5c
 8008bd8:	e51c      	b.n	8008614 <_vfprintf_r+0x780>
 8008bda:	460c      	mov	r4, r1
 8008bdc:	e536      	b.n	800864c <_vfprintf_r+0x7b8>
 8008bde:	2010      	movs	r0, #16
 8008be0:	2b07      	cmp	r3, #7
 8008be2:	4402      	add	r2, r0
 8008be4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008be8:	6060      	str	r0, [r4, #4]
 8008bea:	dd08      	ble.n	8008bfe <_vfprintf_r+0xd6a>
 8008bec:	4651      	mov	r1, sl
 8008bee:	4658      	mov	r0, fp
 8008bf0:	aa26      	add	r2, sp, #152	; 0x98
 8008bf2:	f002 fce0 	bl	800b5b6 <__sprint_r>
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	f040 8302 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008bfc:	a929      	add	r1, sp, #164	; 0xa4
 8008bfe:	460c      	mov	r4, r1
 8008c00:	3e10      	subs	r6, #16
 8008c02:	e527      	b.n	8008654 <_vfprintf_r+0x7c0>
 8008c04:	460c      	mov	r4, r1
 8008c06:	e54e      	b.n	80086a6 <_vfprintf_r+0x812>
 8008c08:	0800dd9c 	.word	0x0800dd9c
 8008c0c:	0800ddad 	.word	0x0800ddad
 8008c10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c12:	2b65      	cmp	r3, #101	; 0x65
 8008c14:	f340 8238 	ble.w	8009088 <_vfprintf_r+0x11f4>
 8008c18:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f7f7 fec2 	bl	80009a8 <__aeabi_dcmpeq>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d06a      	beq.n	8008cfe <_vfprintf_r+0xe6a>
 8008c28:	4b6e      	ldr	r3, [pc, #440]	; (8008de4 <_vfprintf_r+0xf50>)
 8008c2a:	6023      	str	r3, [r4, #0]
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	441e      	add	r6, r3
 8008c30:	6063      	str	r3, [r4, #4]
 8008c32:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c34:	9628      	str	r6, [sp, #160]	; 0xa0
 8008c36:	3301      	adds	r3, #1
 8008c38:	2b07      	cmp	r3, #7
 8008c3a:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c3c:	dc38      	bgt.n	8008cb0 <_vfprintf_r+0xe1c>
 8008c3e:	3408      	adds	r4, #8
 8008c40:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c42:	9a08      	ldr	r2, [sp, #32]
 8008c44:	4293      	cmp	r3, r2
 8008c46:	db03      	blt.n	8008c50 <_vfprintf_r+0xdbc>
 8008c48:	f018 0f01 	tst.w	r8, #1
 8008c4c:	f43f ad3d 	beq.w	80086ca <_vfprintf_r+0x836>
 8008c50:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008c52:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c54:	6023      	str	r3, [r4, #0]
 8008c56:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c58:	6063      	str	r3, [r4, #4]
 8008c5a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c5c:	4413      	add	r3, r2
 8008c5e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c60:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c62:	3301      	adds	r3, #1
 8008c64:	2b07      	cmp	r3, #7
 8008c66:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c68:	dc2c      	bgt.n	8008cc4 <_vfprintf_r+0xe30>
 8008c6a:	3408      	adds	r4, #8
 8008c6c:	9b08      	ldr	r3, [sp, #32]
 8008c6e:	1e5d      	subs	r5, r3, #1
 8008c70:	2d00      	cmp	r5, #0
 8008c72:	f77f ad2a 	ble.w	80086ca <_vfprintf_r+0x836>
 8008c76:	f04f 0910 	mov.w	r9, #16
 8008c7a:	4e5b      	ldr	r6, [pc, #364]	; (8008de8 <_vfprintf_r+0xf54>)
 8008c7c:	2d10      	cmp	r5, #16
 8008c7e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008c82:	f104 0108 	add.w	r1, r4, #8
 8008c86:	f103 0301 	add.w	r3, r3, #1
 8008c8a:	6026      	str	r6, [r4, #0]
 8008c8c:	dc24      	bgt.n	8008cd8 <_vfprintf_r+0xe44>
 8008c8e:	6065      	str	r5, [r4, #4]
 8008c90:	2b07      	cmp	r3, #7
 8008c92:	4415      	add	r5, r2
 8008c94:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008c98:	f340 8290 	ble.w	80091bc <_vfprintf_r+0x1328>
 8008c9c:	4651      	mov	r1, sl
 8008c9e:	4658      	mov	r0, fp
 8008ca0:	aa26      	add	r2, sp, #152	; 0x98
 8008ca2:	f002 fc88 	bl	800b5b6 <__sprint_r>
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	f040 82aa 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008cac:	ac29      	add	r4, sp, #164	; 0xa4
 8008cae:	e50c      	b.n	80086ca <_vfprintf_r+0x836>
 8008cb0:	4651      	mov	r1, sl
 8008cb2:	4658      	mov	r0, fp
 8008cb4:	aa26      	add	r2, sp, #152	; 0x98
 8008cb6:	f002 fc7e 	bl	800b5b6 <__sprint_r>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	f040 82a0 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008cc0:	ac29      	add	r4, sp, #164	; 0xa4
 8008cc2:	e7bd      	b.n	8008c40 <_vfprintf_r+0xdac>
 8008cc4:	4651      	mov	r1, sl
 8008cc6:	4658      	mov	r0, fp
 8008cc8:	aa26      	add	r2, sp, #152	; 0x98
 8008cca:	f002 fc74 	bl	800b5b6 <__sprint_r>
 8008cce:	2800      	cmp	r0, #0
 8008cd0:	f040 8296 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008cd4:	ac29      	add	r4, sp, #164	; 0xa4
 8008cd6:	e7c9      	b.n	8008c6c <_vfprintf_r+0xdd8>
 8008cd8:	3210      	adds	r2, #16
 8008cda:	2b07      	cmp	r3, #7
 8008cdc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008ce0:	f8c4 9004 	str.w	r9, [r4, #4]
 8008ce4:	dd08      	ble.n	8008cf8 <_vfprintf_r+0xe64>
 8008ce6:	4651      	mov	r1, sl
 8008ce8:	4658      	mov	r0, fp
 8008cea:	aa26      	add	r2, sp, #152	; 0x98
 8008cec:	f002 fc63 	bl	800b5b6 <__sprint_r>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	f040 8285 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008cf6:	a929      	add	r1, sp, #164	; 0xa4
 8008cf8:	460c      	mov	r4, r1
 8008cfa:	3d10      	subs	r5, #16
 8008cfc:	e7be      	b.n	8008c7c <_vfprintf_r+0xde8>
 8008cfe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	dc73      	bgt.n	8008dec <_vfprintf_r+0xf58>
 8008d04:	4b37      	ldr	r3, [pc, #220]	; (8008de4 <_vfprintf_r+0xf50>)
 8008d06:	6023      	str	r3, [r4, #0]
 8008d08:	2301      	movs	r3, #1
 8008d0a:	441e      	add	r6, r3
 8008d0c:	6063      	str	r3, [r4, #4]
 8008d0e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d10:	9628      	str	r6, [sp, #160]	; 0xa0
 8008d12:	3301      	adds	r3, #1
 8008d14:	2b07      	cmp	r3, #7
 8008d16:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d18:	dc3c      	bgt.n	8008d94 <_vfprintf_r+0xf00>
 8008d1a:	3408      	adds	r4, #8
 8008d1c:	9908      	ldr	r1, [sp, #32]
 8008d1e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008d20:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d22:	430a      	orrs	r2, r1
 8008d24:	f008 0101 	and.w	r1, r8, #1
 8008d28:	430a      	orrs	r2, r1
 8008d2a:	f43f acce 	beq.w	80086ca <_vfprintf_r+0x836>
 8008d2e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008d30:	6022      	str	r2, [r4, #0]
 8008d32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d34:	4413      	add	r3, r2
 8008d36:	9328      	str	r3, [sp, #160]	; 0xa0
 8008d38:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d3a:	6062      	str	r2, [r4, #4]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	2b07      	cmp	r3, #7
 8008d40:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d42:	dc31      	bgt.n	8008da8 <_vfprintf_r+0xf14>
 8008d44:	3408      	adds	r4, #8
 8008d46:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008d48:	2d00      	cmp	r5, #0
 8008d4a:	da1a      	bge.n	8008d82 <_vfprintf_r+0xeee>
 8008d4c:	4623      	mov	r3, r4
 8008d4e:	4e26      	ldr	r6, [pc, #152]	; (8008de8 <_vfprintf_r+0xf54>)
 8008d50:	426d      	negs	r5, r5
 8008d52:	2d10      	cmp	r5, #16
 8008d54:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008d58:	f104 0408 	add.w	r4, r4, #8
 8008d5c:	f102 0201 	add.w	r2, r2, #1
 8008d60:	601e      	str	r6, [r3, #0]
 8008d62:	dc2b      	bgt.n	8008dbc <_vfprintf_r+0xf28>
 8008d64:	605d      	str	r5, [r3, #4]
 8008d66:	2a07      	cmp	r2, #7
 8008d68:	440d      	add	r5, r1
 8008d6a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008d6e:	dd08      	ble.n	8008d82 <_vfprintf_r+0xeee>
 8008d70:	4651      	mov	r1, sl
 8008d72:	4658      	mov	r0, fp
 8008d74:	aa26      	add	r2, sp, #152	; 0x98
 8008d76:	f002 fc1e 	bl	800b5b6 <__sprint_r>
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	f040 8240 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008d80:	ac29      	add	r4, sp, #164	; 0xa4
 8008d82:	9b08      	ldr	r3, [sp, #32]
 8008d84:	9a08      	ldr	r2, [sp, #32]
 8008d86:	6063      	str	r3, [r4, #4]
 8008d88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d8a:	f8c4 9000 	str.w	r9, [r4]
 8008d8e:	4413      	add	r3, r2
 8008d90:	9328      	str	r3, [sp, #160]	; 0xa0
 8008d92:	e493      	b.n	80086bc <_vfprintf_r+0x828>
 8008d94:	4651      	mov	r1, sl
 8008d96:	4658      	mov	r0, fp
 8008d98:	aa26      	add	r2, sp, #152	; 0x98
 8008d9a:	f002 fc0c 	bl	800b5b6 <__sprint_r>
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	f040 822e 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008da4:	ac29      	add	r4, sp, #164	; 0xa4
 8008da6:	e7b9      	b.n	8008d1c <_vfprintf_r+0xe88>
 8008da8:	4651      	mov	r1, sl
 8008daa:	4658      	mov	r0, fp
 8008dac:	aa26      	add	r2, sp, #152	; 0x98
 8008dae:	f002 fc02 	bl	800b5b6 <__sprint_r>
 8008db2:	2800      	cmp	r0, #0
 8008db4:	f040 8224 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008db8:	ac29      	add	r4, sp, #164	; 0xa4
 8008dba:	e7c4      	b.n	8008d46 <_vfprintf_r+0xeb2>
 8008dbc:	2010      	movs	r0, #16
 8008dbe:	2a07      	cmp	r2, #7
 8008dc0:	4401      	add	r1, r0
 8008dc2:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008dc6:	6058      	str	r0, [r3, #4]
 8008dc8:	dd08      	ble.n	8008ddc <_vfprintf_r+0xf48>
 8008dca:	4651      	mov	r1, sl
 8008dcc:	4658      	mov	r0, fp
 8008dce:	aa26      	add	r2, sp, #152	; 0x98
 8008dd0:	f002 fbf1 	bl	800b5b6 <__sprint_r>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	f040 8213 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008dda:	ac29      	add	r4, sp, #164	; 0xa4
 8008ddc:	4623      	mov	r3, r4
 8008dde:	3d10      	subs	r5, #16
 8008de0:	e7b7      	b.n	8008d52 <_vfprintf_r+0xebe>
 8008de2:	bf00      	nop
 8008de4:	0800ddbe 	.word	0x0800ddbe
 8008de8:	0800ddf0 	.word	0x0800ddf0
 8008dec:	9b08      	ldr	r3, [sp, #32]
 8008dee:	42ab      	cmp	r3, r5
 8008df0:	bfa8      	it	ge
 8008df2:	462b      	movge	r3, r5
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	9307      	str	r3, [sp, #28]
 8008df8:	dd0a      	ble.n	8008e10 <_vfprintf_r+0xf7c>
 8008dfa:	441e      	add	r6, r3
 8008dfc:	e9c4 9300 	strd	r9, r3, [r4]
 8008e00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e02:	9628      	str	r6, [sp, #160]	; 0xa0
 8008e04:	3301      	adds	r3, #1
 8008e06:	2b07      	cmp	r3, #7
 8008e08:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e0a:	f300 8088 	bgt.w	8008f1e <_vfprintf_r+0x108a>
 8008e0e:	3408      	adds	r4, #8
 8008e10:	9b07      	ldr	r3, [sp, #28]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	bfb4      	ite	lt
 8008e16:	462e      	movlt	r6, r5
 8008e18:	1aee      	subge	r6, r5, r3
 8008e1a:	2e00      	cmp	r6, #0
 8008e1c:	dd19      	ble.n	8008e52 <_vfprintf_r+0xfbe>
 8008e1e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e22:	4898      	ldr	r0, [pc, #608]	; (8009084 <_vfprintf_r+0x11f0>)
 8008e24:	2e10      	cmp	r6, #16
 8008e26:	f103 0301 	add.w	r3, r3, #1
 8008e2a:	f104 0108 	add.w	r1, r4, #8
 8008e2e:	6020      	str	r0, [r4, #0]
 8008e30:	dc7f      	bgt.n	8008f32 <_vfprintf_r+0x109e>
 8008e32:	6066      	str	r6, [r4, #4]
 8008e34:	2b07      	cmp	r3, #7
 8008e36:	4416      	add	r6, r2
 8008e38:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008e3c:	f340 808c 	ble.w	8008f58 <_vfprintf_r+0x10c4>
 8008e40:	4651      	mov	r1, sl
 8008e42:	4658      	mov	r0, fp
 8008e44:	aa26      	add	r2, sp, #152	; 0x98
 8008e46:	f002 fbb6 	bl	800b5b6 <__sprint_r>
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	f040 81d8 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008e50:	ac29      	add	r4, sp, #164	; 0xa4
 8008e52:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8008e56:	444d      	add	r5, r9
 8008e58:	d00a      	beq.n	8008e70 <_vfprintf_r+0xfdc>
 8008e5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d17d      	bne.n	8008f5c <_vfprintf_r+0x10c8>
 8008e60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d17d      	bne.n	8008f62 <_vfprintf_r+0x10ce>
 8008e66:	9b08      	ldr	r3, [sp, #32]
 8008e68:	444b      	add	r3, r9
 8008e6a:	429d      	cmp	r5, r3
 8008e6c:	bf28      	it	cs
 8008e6e:	461d      	movcs	r5, r3
 8008e70:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e72:	9a08      	ldr	r2, [sp, #32]
 8008e74:	4293      	cmp	r3, r2
 8008e76:	db02      	blt.n	8008e7e <_vfprintf_r+0xfea>
 8008e78:	f018 0f01 	tst.w	r8, #1
 8008e7c:	d00e      	beq.n	8008e9c <_vfprintf_r+0x1008>
 8008e7e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008e80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e82:	6023      	str	r3, [r4, #0]
 8008e84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e86:	6063      	str	r3, [r4, #4]
 8008e88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008e8a:	4413      	add	r3, r2
 8008e8c:	9328      	str	r3, [sp, #160]	; 0xa0
 8008e8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e90:	3301      	adds	r3, #1
 8008e92:	2b07      	cmp	r3, #7
 8008e94:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e96:	f300 80e0 	bgt.w	800905a <_vfprintf_r+0x11c6>
 8008e9a:	3408      	adds	r4, #8
 8008e9c:	9b08      	ldr	r3, [sp, #32]
 8008e9e:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008ea0:	eb09 0203 	add.w	r2, r9, r3
 8008ea4:	1b9e      	subs	r6, r3, r6
 8008ea6:	1b52      	subs	r2, r2, r5
 8008ea8:	4296      	cmp	r6, r2
 8008eaa:	bfa8      	it	ge
 8008eac:	4616      	movge	r6, r2
 8008eae:	2e00      	cmp	r6, #0
 8008eb0:	dd0b      	ble.n	8008eca <_vfprintf_r+0x1036>
 8008eb2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008eb4:	e9c4 5600 	strd	r5, r6, [r4]
 8008eb8:	4433      	add	r3, r6
 8008eba:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ebc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ebe:	3301      	adds	r3, #1
 8008ec0:	2b07      	cmp	r3, #7
 8008ec2:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ec4:	f300 80d3 	bgt.w	800906e <_vfprintf_r+0x11da>
 8008ec8:	3408      	adds	r4, #8
 8008eca:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008ecc:	9b08      	ldr	r3, [sp, #32]
 8008ece:	2e00      	cmp	r6, #0
 8008ed0:	eba3 0505 	sub.w	r5, r3, r5
 8008ed4:	bfa8      	it	ge
 8008ed6:	1bad      	subge	r5, r5, r6
 8008ed8:	2d00      	cmp	r5, #0
 8008eda:	f77f abf6 	ble.w	80086ca <_vfprintf_r+0x836>
 8008ede:	f04f 0910 	mov.w	r9, #16
 8008ee2:	4e68      	ldr	r6, [pc, #416]	; (8009084 <_vfprintf_r+0x11f0>)
 8008ee4:	2d10      	cmp	r5, #16
 8008ee6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008eea:	f104 0108 	add.w	r1, r4, #8
 8008eee:	f103 0301 	add.w	r3, r3, #1
 8008ef2:	6026      	str	r6, [r4, #0]
 8008ef4:	f77f aecb 	ble.w	8008c8e <_vfprintf_r+0xdfa>
 8008ef8:	3210      	adds	r2, #16
 8008efa:	2b07      	cmp	r3, #7
 8008efc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008f00:	f8c4 9004 	str.w	r9, [r4, #4]
 8008f04:	dd08      	ble.n	8008f18 <_vfprintf_r+0x1084>
 8008f06:	4651      	mov	r1, sl
 8008f08:	4658      	mov	r0, fp
 8008f0a:	aa26      	add	r2, sp, #152	; 0x98
 8008f0c:	f002 fb53 	bl	800b5b6 <__sprint_r>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	f040 8175 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008f16:	a929      	add	r1, sp, #164	; 0xa4
 8008f18:	460c      	mov	r4, r1
 8008f1a:	3d10      	subs	r5, #16
 8008f1c:	e7e2      	b.n	8008ee4 <_vfprintf_r+0x1050>
 8008f1e:	4651      	mov	r1, sl
 8008f20:	4658      	mov	r0, fp
 8008f22:	aa26      	add	r2, sp, #152	; 0x98
 8008f24:	f002 fb47 	bl	800b5b6 <__sprint_r>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	f040 8169 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008f2e:	ac29      	add	r4, sp, #164	; 0xa4
 8008f30:	e76e      	b.n	8008e10 <_vfprintf_r+0xf7c>
 8008f32:	2010      	movs	r0, #16
 8008f34:	2b07      	cmp	r3, #7
 8008f36:	4402      	add	r2, r0
 8008f38:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008f3c:	6060      	str	r0, [r4, #4]
 8008f3e:	dd08      	ble.n	8008f52 <_vfprintf_r+0x10be>
 8008f40:	4651      	mov	r1, sl
 8008f42:	4658      	mov	r0, fp
 8008f44:	aa26      	add	r2, sp, #152	; 0x98
 8008f46:	f002 fb36 	bl	800b5b6 <__sprint_r>
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	f040 8158 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008f50:	a929      	add	r1, sp, #164	; 0xa4
 8008f52:	460c      	mov	r4, r1
 8008f54:	3e10      	subs	r6, #16
 8008f56:	e762      	b.n	8008e1e <_vfprintf_r+0xf8a>
 8008f58:	460c      	mov	r4, r1
 8008f5a:	e77a      	b.n	8008e52 <_vfprintf_r+0xfbe>
 8008f5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d04b      	beq.n	8008ffa <_vfprintf_r+0x1166>
 8008f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f64:	3b01      	subs	r3, #1
 8008f66:	930c      	str	r3, [sp, #48]	; 0x30
 8008f68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008f6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f70:	6063      	str	r3, [r4, #4]
 8008f72:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f74:	4413      	add	r3, r2
 8008f76:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f78:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	2b07      	cmp	r3, #7
 8008f7e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f80:	dc42      	bgt.n	8009008 <_vfprintf_r+0x1174>
 8008f82:	3408      	adds	r4, #8
 8008f84:	9b08      	ldr	r3, [sp, #32]
 8008f86:	444b      	add	r3, r9
 8008f88:	1b5a      	subs	r2, r3, r5
 8008f8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	bfa8      	it	ge
 8008f92:	4613      	movge	r3, r2
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	461e      	mov	r6, r3
 8008f98:	dd0a      	ble.n	8008fb0 <_vfprintf_r+0x111c>
 8008f9a:	e9c4 5300 	strd	r5, r3, [r4]
 8008f9e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008fa0:	4433      	add	r3, r6
 8008fa2:	9328      	str	r3, [sp, #160]	; 0xa0
 8008fa4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	2b07      	cmp	r3, #7
 8008faa:	9327      	str	r3, [sp, #156]	; 0x9c
 8008fac:	dc36      	bgt.n	800901c <_vfprintf_r+0x1188>
 8008fae:	3408      	adds	r4, #8
 8008fb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fb2:	2e00      	cmp	r6, #0
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	bfb4      	ite	lt
 8008fb8:	461e      	movlt	r6, r3
 8008fba:	1b9e      	subge	r6, r3, r6
 8008fbc:	2e00      	cmp	r6, #0
 8008fbe:	dd18      	ble.n	8008ff2 <_vfprintf_r+0x115e>
 8008fc0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008fc4:	482f      	ldr	r0, [pc, #188]	; (8009084 <_vfprintf_r+0x11f0>)
 8008fc6:	2e10      	cmp	r6, #16
 8008fc8:	f102 0201 	add.w	r2, r2, #1
 8008fcc:	f104 0108 	add.w	r1, r4, #8
 8008fd0:	6020      	str	r0, [r4, #0]
 8008fd2:	dc2d      	bgt.n	8009030 <_vfprintf_r+0x119c>
 8008fd4:	4433      	add	r3, r6
 8008fd6:	2a07      	cmp	r2, #7
 8008fd8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008fdc:	6066      	str	r6, [r4, #4]
 8008fde:	dd3a      	ble.n	8009056 <_vfprintf_r+0x11c2>
 8008fe0:	4651      	mov	r1, sl
 8008fe2:	4658      	mov	r0, fp
 8008fe4:	aa26      	add	r2, sp, #152	; 0x98
 8008fe6:	f002 fae6 	bl	800b5b6 <__sprint_r>
 8008fea:	2800      	cmp	r0, #0
 8008fec:	f040 8108 	bne.w	8009200 <_vfprintf_r+0x136c>
 8008ff0:	ac29      	add	r4, sp, #164	; 0xa4
 8008ff2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	441d      	add	r5, r3
 8008ff8:	e72f      	b.n	8008e5a <_vfprintf_r+0xfc6>
 8008ffa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ffc:	3b01      	subs	r3, #1
 8008ffe:	930e      	str	r3, [sp, #56]	; 0x38
 8009000:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009002:	3b01      	subs	r3, #1
 8009004:	930d      	str	r3, [sp, #52]	; 0x34
 8009006:	e7af      	b.n	8008f68 <_vfprintf_r+0x10d4>
 8009008:	4651      	mov	r1, sl
 800900a:	4658      	mov	r0, fp
 800900c:	aa26      	add	r2, sp, #152	; 0x98
 800900e:	f002 fad2 	bl	800b5b6 <__sprint_r>
 8009012:	2800      	cmp	r0, #0
 8009014:	f040 80f4 	bne.w	8009200 <_vfprintf_r+0x136c>
 8009018:	ac29      	add	r4, sp, #164	; 0xa4
 800901a:	e7b3      	b.n	8008f84 <_vfprintf_r+0x10f0>
 800901c:	4651      	mov	r1, sl
 800901e:	4658      	mov	r0, fp
 8009020:	aa26      	add	r2, sp, #152	; 0x98
 8009022:	f002 fac8 	bl	800b5b6 <__sprint_r>
 8009026:	2800      	cmp	r0, #0
 8009028:	f040 80ea 	bne.w	8009200 <_vfprintf_r+0x136c>
 800902c:	ac29      	add	r4, sp, #164	; 0xa4
 800902e:	e7bf      	b.n	8008fb0 <_vfprintf_r+0x111c>
 8009030:	2010      	movs	r0, #16
 8009032:	2a07      	cmp	r2, #7
 8009034:	4403      	add	r3, r0
 8009036:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800903a:	6060      	str	r0, [r4, #4]
 800903c:	dd08      	ble.n	8009050 <_vfprintf_r+0x11bc>
 800903e:	4651      	mov	r1, sl
 8009040:	4658      	mov	r0, fp
 8009042:	aa26      	add	r2, sp, #152	; 0x98
 8009044:	f002 fab7 	bl	800b5b6 <__sprint_r>
 8009048:	2800      	cmp	r0, #0
 800904a:	f040 80d9 	bne.w	8009200 <_vfprintf_r+0x136c>
 800904e:	a929      	add	r1, sp, #164	; 0xa4
 8009050:	460c      	mov	r4, r1
 8009052:	3e10      	subs	r6, #16
 8009054:	e7b4      	b.n	8008fc0 <_vfprintf_r+0x112c>
 8009056:	460c      	mov	r4, r1
 8009058:	e7cb      	b.n	8008ff2 <_vfprintf_r+0x115e>
 800905a:	4651      	mov	r1, sl
 800905c:	4658      	mov	r0, fp
 800905e:	aa26      	add	r2, sp, #152	; 0x98
 8009060:	f002 faa9 	bl	800b5b6 <__sprint_r>
 8009064:	2800      	cmp	r0, #0
 8009066:	f040 80cb 	bne.w	8009200 <_vfprintf_r+0x136c>
 800906a:	ac29      	add	r4, sp, #164	; 0xa4
 800906c:	e716      	b.n	8008e9c <_vfprintf_r+0x1008>
 800906e:	4651      	mov	r1, sl
 8009070:	4658      	mov	r0, fp
 8009072:	aa26      	add	r2, sp, #152	; 0x98
 8009074:	f002 fa9f 	bl	800b5b6 <__sprint_r>
 8009078:	2800      	cmp	r0, #0
 800907a:	f040 80c1 	bne.w	8009200 <_vfprintf_r+0x136c>
 800907e:	ac29      	add	r4, sp, #164	; 0xa4
 8009080:	e723      	b.n	8008eca <_vfprintf_r+0x1036>
 8009082:	bf00      	nop
 8009084:	0800ddf0 	.word	0x0800ddf0
 8009088:	9a08      	ldr	r2, [sp, #32]
 800908a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800908c:	2a01      	cmp	r2, #1
 800908e:	f106 0601 	add.w	r6, r6, #1
 8009092:	f103 0301 	add.w	r3, r3, #1
 8009096:	f104 0508 	add.w	r5, r4, #8
 800909a:	dc03      	bgt.n	80090a4 <_vfprintf_r+0x1210>
 800909c:	f018 0f01 	tst.w	r8, #1
 80090a0:	f000 8081 	beq.w	80091a6 <_vfprintf_r+0x1312>
 80090a4:	2201      	movs	r2, #1
 80090a6:	2b07      	cmp	r3, #7
 80090a8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80090ac:	f8c4 9000 	str.w	r9, [r4]
 80090b0:	6062      	str	r2, [r4, #4]
 80090b2:	dd08      	ble.n	80090c6 <_vfprintf_r+0x1232>
 80090b4:	4651      	mov	r1, sl
 80090b6:	4658      	mov	r0, fp
 80090b8:	aa26      	add	r2, sp, #152	; 0x98
 80090ba:	f002 fa7c 	bl	800b5b6 <__sprint_r>
 80090be:	2800      	cmp	r0, #0
 80090c0:	f040 809e 	bne.w	8009200 <_vfprintf_r+0x136c>
 80090c4:	ad29      	add	r5, sp, #164	; 0xa4
 80090c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80090c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090ca:	602b      	str	r3, [r5, #0]
 80090cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090ce:	606b      	str	r3, [r5, #4]
 80090d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090d2:	4413      	add	r3, r2
 80090d4:	9328      	str	r3, [sp, #160]	; 0xa0
 80090d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090d8:	3301      	adds	r3, #1
 80090da:	2b07      	cmp	r3, #7
 80090dc:	9327      	str	r3, [sp, #156]	; 0x9c
 80090de:	dc32      	bgt.n	8009146 <_vfprintf_r+0x12b2>
 80090e0:	3508      	adds	r5, #8
 80090e2:	9b08      	ldr	r3, [sp, #32]
 80090e4:	2200      	movs	r2, #0
 80090e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80090ea:	1e5c      	subs	r4, r3, #1
 80090ec:	2300      	movs	r3, #0
 80090ee:	f7f7 fc5b 	bl	80009a8 <__aeabi_dcmpeq>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	d130      	bne.n	8009158 <_vfprintf_r+0x12c4>
 80090f6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80090f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090fa:	9a08      	ldr	r2, [sp, #32]
 80090fc:	3101      	adds	r1, #1
 80090fe:	3b01      	subs	r3, #1
 8009100:	f109 0001 	add.w	r0, r9, #1
 8009104:	4413      	add	r3, r2
 8009106:	2907      	cmp	r1, #7
 8009108:	e9c5 0400 	strd	r0, r4, [r5]
 800910c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009110:	dd52      	ble.n	80091b8 <_vfprintf_r+0x1324>
 8009112:	4651      	mov	r1, sl
 8009114:	4658      	mov	r0, fp
 8009116:	aa26      	add	r2, sp, #152	; 0x98
 8009118:	f002 fa4d 	bl	800b5b6 <__sprint_r>
 800911c:	2800      	cmp	r0, #0
 800911e:	d16f      	bne.n	8009200 <_vfprintf_r+0x136c>
 8009120:	ad29      	add	r5, sp, #164	; 0xa4
 8009122:	ab22      	add	r3, sp, #136	; 0x88
 8009124:	602b      	str	r3, [r5, #0]
 8009126:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009128:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800912a:	606b      	str	r3, [r5, #4]
 800912c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800912e:	4413      	add	r3, r2
 8009130:	9328      	str	r3, [sp, #160]	; 0xa0
 8009132:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009134:	3301      	adds	r3, #1
 8009136:	2b07      	cmp	r3, #7
 8009138:	9327      	str	r3, [sp, #156]	; 0x9c
 800913a:	f73f adaf 	bgt.w	8008c9c <_vfprintf_r+0xe08>
 800913e:	f105 0408 	add.w	r4, r5, #8
 8009142:	f7ff bac2 	b.w	80086ca <_vfprintf_r+0x836>
 8009146:	4651      	mov	r1, sl
 8009148:	4658      	mov	r0, fp
 800914a:	aa26      	add	r2, sp, #152	; 0x98
 800914c:	f002 fa33 	bl	800b5b6 <__sprint_r>
 8009150:	2800      	cmp	r0, #0
 8009152:	d155      	bne.n	8009200 <_vfprintf_r+0x136c>
 8009154:	ad29      	add	r5, sp, #164	; 0xa4
 8009156:	e7c4      	b.n	80090e2 <_vfprintf_r+0x124e>
 8009158:	2c00      	cmp	r4, #0
 800915a:	dde2      	ble.n	8009122 <_vfprintf_r+0x128e>
 800915c:	f04f 0910 	mov.w	r9, #16
 8009160:	4e5a      	ldr	r6, [pc, #360]	; (80092cc <_vfprintf_r+0x1438>)
 8009162:	2c10      	cmp	r4, #16
 8009164:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009168:	f105 0108 	add.w	r1, r5, #8
 800916c:	f103 0301 	add.w	r3, r3, #1
 8009170:	602e      	str	r6, [r5, #0]
 8009172:	dc07      	bgt.n	8009184 <_vfprintf_r+0x12f0>
 8009174:	606c      	str	r4, [r5, #4]
 8009176:	2b07      	cmp	r3, #7
 8009178:	4414      	add	r4, r2
 800917a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800917e:	dcc8      	bgt.n	8009112 <_vfprintf_r+0x127e>
 8009180:	460d      	mov	r5, r1
 8009182:	e7ce      	b.n	8009122 <_vfprintf_r+0x128e>
 8009184:	3210      	adds	r2, #16
 8009186:	2b07      	cmp	r3, #7
 8009188:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800918c:	f8c5 9004 	str.w	r9, [r5, #4]
 8009190:	dd06      	ble.n	80091a0 <_vfprintf_r+0x130c>
 8009192:	4651      	mov	r1, sl
 8009194:	4658      	mov	r0, fp
 8009196:	aa26      	add	r2, sp, #152	; 0x98
 8009198:	f002 fa0d 	bl	800b5b6 <__sprint_r>
 800919c:	bb80      	cbnz	r0, 8009200 <_vfprintf_r+0x136c>
 800919e:	a929      	add	r1, sp, #164	; 0xa4
 80091a0:	460d      	mov	r5, r1
 80091a2:	3c10      	subs	r4, #16
 80091a4:	e7dd      	b.n	8009162 <_vfprintf_r+0x12ce>
 80091a6:	2201      	movs	r2, #1
 80091a8:	2b07      	cmp	r3, #7
 80091aa:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80091ae:	f8c4 9000 	str.w	r9, [r4]
 80091b2:	6062      	str	r2, [r4, #4]
 80091b4:	ddb5      	ble.n	8009122 <_vfprintf_r+0x128e>
 80091b6:	e7ac      	b.n	8009112 <_vfprintf_r+0x127e>
 80091b8:	3508      	adds	r5, #8
 80091ba:	e7b2      	b.n	8009122 <_vfprintf_r+0x128e>
 80091bc:	460c      	mov	r4, r1
 80091be:	f7ff ba84 	b.w	80086ca <_vfprintf_r+0x836>
 80091c2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80091c6:	1a9d      	subs	r5, r3, r2
 80091c8:	2d00      	cmp	r5, #0
 80091ca:	f77f aa82 	ble.w	80086d2 <_vfprintf_r+0x83e>
 80091ce:	f04f 0810 	mov.w	r8, #16
 80091d2:	4e3f      	ldr	r6, [pc, #252]	; (80092d0 <_vfprintf_r+0x143c>)
 80091d4:	2d10      	cmp	r5, #16
 80091d6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80091da:	6026      	str	r6, [r4, #0]
 80091dc:	f103 0301 	add.w	r3, r3, #1
 80091e0:	dc17      	bgt.n	8009212 <_vfprintf_r+0x137e>
 80091e2:	6065      	str	r5, [r4, #4]
 80091e4:	2b07      	cmp	r3, #7
 80091e6:	4415      	add	r5, r2
 80091e8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80091ec:	f77f aa71 	ble.w	80086d2 <_vfprintf_r+0x83e>
 80091f0:	4651      	mov	r1, sl
 80091f2:	4658      	mov	r0, fp
 80091f4:	aa26      	add	r2, sp, #152	; 0x98
 80091f6:	f002 f9de 	bl	800b5b6 <__sprint_r>
 80091fa:	2800      	cmp	r0, #0
 80091fc:	f43f aa69 	beq.w	80086d2 <_vfprintf_r+0x83e>
 8009200:	2f00      	cmp	r7, #0
 8009202:	f43f a884 	beq.w	800830e <_vfprintf_r+0x47a>
 8009206:	4639      	mov	r1, r7
 8009208:	4658      	mov	r0, fp
 800920a:	f001 f91d 	bl	800a448 <_free_r>
 800920e:	f7ff b87e 	b.w	800830e <_vfprintf_r+0x47a>
 8009212:	3210      	adds	r2, #16
 8009214:	2b07      	cmp	r3, #7
 8009216:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800921a:	f8c4 8004 	str.w	r8, [r4, #4]
 800921e:	dc02      	bgt.n	8009226 <_vfprintf_r+0x1392>
 8009220:	3408      	adds	r4, #8
 8009222:	3d10      	subs	r5, #16
 8009224:	e7d6      	b.n	80091d4 <_vfprintf_r+0x1340>
 8009226:	4651      	mov	r1, sl
 8009228:	4658      	mov	r0, fp
 800922a:	aa26      	add	r2, sp, #152	; 0x98
 800922c:	f002 f9c3 	bl	800b5b6 <__sprint_r>
 8009230:	2800      	cmp	r0, #0
 8009232:	d1e5      	bne.n	8009200 <_vfprintf_r+0x136c>
 8009234:	ac29      	add	r4, sp, #164	; 0xa4
 8009236:	e7f4      	b.n	8009222 <_vfprintf_r+0x138e>
 8009238:	4639      	mov	r1, r7
 800923a:	4658      	mov	r0, fp
 800923c:	f001 f904 	bl	800a448 <_free_r>
 8009240:	f7ff ba5e 	b.w	8008700 <_vfprintf_r+0x86c>
 8009244:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009246:	b91b      	cbnz	r3, 8009250 <_vfprintf_r+0x13bc>
 8009248:	2300      	movs	r3, #0
 800924a:	9327      	str	r3, [sp, #156]	; 0x9c
 800924c:	f7ff b85f 	b.w	800830e <_vfprintf_r+0x47a>
 8009250:	4651      	mov	r1, sl
 8009252:	4658      	mov	r0, fp
 8009254:	aa26      	add	r2, sp, #152	; 0x98
 8009256:	f002 f9ae 	bl	800b5b6 <__sprint_r>
 800925a:	2800      	cmp	r0, #0
 800925c:	d0f4      	beq.n	8009248 <_vfprintf_r+0x13b4>
 800925e:	f7ff b856 	b.w	800830e <_vfprintf_r+0x47a>
 8009262:	ea56 0207 	orrs.w	r2, r6, r7
 8009266:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800926a:	f43f ab6a 	beq.w	8008942 <_vfprintf_r+0xaae>
 800926e:	2b01      	cmp	r3, #1
 8009270:	f43f abff 	beq.w	8008a72 <_vfprintf_r+0xbde>
 8009274:	2b02      	cmp	r3, #2
 8009276:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800927a:	f43f ac47 	beq.w	8008b0c <_vfprintf_r+0xc78>
 800927e:	08f2      	lsrs	r2, r6, #3
 8009280:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009284:	08f8      	lsrs	r0, r7, #3
 8009286:	f006 0307 	and.w	r3, r6, #7
 800928a:	4607      	mov	r7, r0
 800928c:	4616      	mov	r6, r2
 800928e:	3330      	adds	r3, #48	; 0x30
 8009290:	ea56 0207 	orrs.w	r2, r6, r7
 8009294:	4649      	mov	r1, r9
 8009296:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800929a:	d1f0      	bne.n	800927e <_vfprintf_r+0x13ea>
 800929c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800929e:	07d0      	lsls	r0, r2, #31
 80092a0:	d506      	bpl.n	80092b0 <_vfprintf_r+0x141c>
 80092a2:	2b30      	cmp	r3, #48	; 0x30
 80092a4:	d004      	beq.n	80092b0 <_vfprintf_r+0x141c>
 80092a6:	2330      	movs	r3, #48	; 0x30
 80092a8:	f809 3c01 	strb.w	r3, [r9, #-1]
 80092ac:	f1a1 0902 	sub.w	r9, r1, #2
 80092b0:	2700      	movs	r7, #0
 80092b2:	ab52      	add	r3, sp, #328	; 0x148
 80092b4:	eba3 0309 	sub.w	r3, r3, r9
 80092b8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80092bc:	9e07      	ldr	r6, [sp, #28]
 80092be:	9307      	str	r3, [sp, #28]
 80092c0:	463d      	mov	r5, r7
 80092c2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80092c6:	f7ff b942 	b.w	800854e <_vfprintf_r+0x6ba>
 80092ca:	bf00      	nop
 80092cc:	0800ddf0 	.word	0x0800ddf0
 80092d0:	0800dde0 	.word	0x0800dde0

080092d4 <__sbprintf>:
 80092d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092d6:	461f      	mov	r7, r3
 80092d8:	898b      	ldrh	r3, [r1, #12]
 80092da:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80092de:	f023 0302 	bic.w	r3, r3, #2
 80092e2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80092e6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80092e8:	4615      	mov	r5, r2
 80092ea:	9319      	str	r3, [sp, #100]	; 0x64
 80092ec:	89cb      	ldrh	r3, [r1, #14]
 80092ee:	4606      	mov	r6, r0
 80092f0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80092f4:	69cb      	ldr	r3, [r1, #28]
 80092f6:	a816      	add	r0, sp, #88	; 0x58
 80092f8:	9307      	str	r3, [sp, #28]
 80092fa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80092fc:	460c      	mov	r4, r1
 80092fe:	9309      	str	r3, [sp, #36]	; 0x24
 8009300:	ab1a      	add	r3, sp, #104	; 0x68
 8009302:	9300      	str	r3, [sp, #0]
 8009304:	9304      	str	r3, [sp, #16]
 8009306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800930a:	9302      	str	r3, [sp, #8]
 800930c:	9305      	str	r3, [sp, #20]
 800930e:	2300      	movs	r3, #0
 8009310:	9306      	str	r3, [sp, #24]
 8009312:	f001 fac7 	bl	800a8a4 <__retarget_lock_init_recursive>
 8009316:	462a      	mov	r2, r5
 8009318:	463b      	mov	r3, r7
 800931a:	4669      	mov	r1, sp
 800931c:	4630      	mov	r0, r6
 800931e:	f7fe fdb9 	bl	8007e94 <_vfprintf_r>
 8009322:	1e05      	subs	r5, r0, #0
 8009324:	db07      	blt.n	8009336 <__sbprintf+0x62>
 8009326:	4669      	mov	r1, sp
 8009328:	4630      	mov	r0, r6
 800932a:	f000 ff91 	bl	800a250 <_fflush_r>
 800932e:	2800      	cmp	r0, #0
 8009330:	bf18      	it	ne
 8009332:	f04f 35ff 	movne.w	r5, #4294967295
 8009336:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800933a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800933c:	065b      	lsls	r3, r3, #25
 800933e:	bf42      	ittt	mi
 8009340:	89a3      	ldrhmi	r3, [r4, #12]
 8009342:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009346:	81a3      	strhmi	r3, [r4, #12]
 8009348:	f001 faad 	bl	800a8a6 <__retarget_lock_close_recursive>
 800934c:	4628      	mov	r0, r5
 800934e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009352:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009354 <_vsnprintf_r>:
 8009354:	b530      	push	{r4, r5, lr}
 8009356:	1e14      	subs	r4, r2, #0
 8009358:	4605      	mov	r5, r0
 800935a:	b09b      	sub	sp, #108	; 0x6c
 800935c:	4618      	mov	r0, r3
 800935e:	da05      	bge.n	800936c <_vsnprintf_r+0x18>
 8009360:	238b      	movs	r3, #139	; 0x8b
 8009362:	f04f 30ff 	mov.w	r0, #4294967295
 8009366:	602b      	str	r3, [r5, #0]
 8009368:	b01b      	add	sp, #108	; 0x6c
 800936a:	bd30      	pop	{r4, r5, pc}
 800936c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009370:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009374:	bf0c      	ite	eq
 8009376:	4623      	moveq	r3, r4
 8009378:	f104 33ff 	addne.w	r3, r4, #4294967295
 800937c:	9302      	str	r3, [sp, #8]
 800937e:	9305      	str	r3, [sp, #20]
 8009380:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009384:	4602      	mov	r2, r0
 8009386:	9100      	str	r1, [sp, #0]
 8009388:	9104      	str	r1, [sp, #16]
 800938a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800938e:	4669      	mov	r1, sp
 8009390:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009392:	4628      	mov	r0, r5
 8009394:	f7fd fb9a 	bl	8006acc <_svfprintf_r>
 8009398:	1c43      	adds	r3, r0, #1
 800939a:	bfbc      	itt	lt
 800939c:	238b      	movlt	r3, #139	; 0x8b
 800939e:	602b      	strlt	r3, [r5, #0]
 80093a0:	2c00      	cmp	r4, #0
 80093a2:	d0e1      	beq.n	8009368 <_vsnprintf_r+0x14>
 80093a4:	2200      	movs	r2, #0
 80093a6:	9b00      	ldr	r3, [sp, #0]
 80093a8:	701a      	strb	r2, [r3, #0]
 80093aa:	e7dd      	b.n	8009368 <_vsnprintf_r+0x14>

080093ac <vsnprintf>:
 80093ac:	b507      	push	{r0, r1, r2, lr}
 80093ae:	9300      	str	r3, [sp, #0]
 80093b0:	4613      	mov	r3, r2
 80093b2:	460a      	mov	r2, r1
 80093b4:	4601      	mov	r1, r0
 80093b6:	4803      	ldr	r0, [pc, #12]	; (80093c4 <vsnprintf+0x18>)
 80093b8:	6800      	ldr	r0, [r0, #0]
 80093ba:	f7ff ffcb 	bl	8009354 <_vsnprintf_r>
 80093be:	b003      	add	sp, #12
 80093c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80093c4:	2000007c 	.word	0x2000007c

080093c8 <__swsetup_r>:
 80093c8:	b538      	push	{r3, r4, r5, lr}
 80093ca:	4b2a      	ldr	r3, [pc, #168]	; (8009474 <__swsetup_r+0xac>)
 80093cc:	4605      	mov	r5, r0
 80093ce:	6818      	ldr	r0, [r3, #0]
 80093d0:	460c      	mov	r4, r1
 80093d2:	b118      	cbz	r0, 80093dc <__swsetup_r+0x14>
 80093d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80093d6:	b90b      	cbnz	r3, 80093dc <__swsetup_r+0x14>
 80093d8:	f000 ffa6 	bl	800a328 <__sinit>
 80093dc:	89a3      	ldrh	r3, [r4, #12]
 80093de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093e2:	0718      	lsls	r0, r3, #28
 80093e4:	d422      	bmi.n	800942c <__swsetup_r+0x64>
 80093e6:	06d9      	lsls	r1, r3, #27
 80093e8:	d407      	bmi.n	80093fa <__swsetup_r+0x32>
 80093ea:	2309      	movs	r3, #9
 80093ec:	602b      	str	r3, [r5, #0]
 80093ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80093f2:	f04f 30ff 	mov.w	r0, #4294967295
 80093f6:	81a3      	strh	r3, [r4, #12]
 80093f8:	e034      	b.n	8009464 <__swsetup_r+0x9c>
 80093fa:	0758      	lsls	r0, r3, #29
 80093fc:	d512      	bpl.n	8009424 <__swsetup_r+0x5c>
 80093fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009400:	b141      	cbz	r1, 8009414 <__swsetup_r+0x4c>
 8009402:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009406:	4299      	cmp	r1, r3
 8009408:	d002      	beq.n	8009410 <__swsetup_r+0x48>
 800940a:	4628      	mov	r0, r5
 800940c:	f001 f81c 	bl	800a448 <_free_r>
 8009410:	2300      	movs	r3, #0
 8009412:	6323      	str	r3, [r4, #48]	; 0x30
 8009414:	89a3      	ldrh	r3, [r4, #12]
 8009416:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800941a:	81a3      	strh	r3, [r4, #12]
 800941c:	2300      	movs	r3, #0
 800941e:	6063      	str	r3, [r4, #4]
 8009420:	6923      	ldr	r3, [r4, #16]
 8009422:	6023      	str	r3, [r4, #0]
 8009424:	89a3      	ldrh	r3, [r4, #12]
 8009426:	f043 0308 	orr.w	r3, r3, #8
 800942a:	81a3      	strh	r3, [r4, #12]
 800942c:	6923      	ldr	r3, [r4, #16]
 800942e:	b94b      	cbnz	r3, 8009444 <__swsetup_r+0x7c>
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009436:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800943a:	d003      	beq.n	8009444 <__swsetup_r+0x7c>
 800943c:	4621      	mov	r1, r4
 800943e:	4628      	mov	r0, r5
 8009440:	f001 fa60 	bl	800a904 <__smakebuf_r>
 8009444:	89a0      	ldrh	r0, [r4, #12]
 8009446:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800944a:	f010 0301 	ands.w	r3, r0, #1
 800944e:	d00a      	beq.n	8009466 <__swsetup_r+0x9e>
 8009450:	2300      	movs	r3, #0
 8009452:	60a3      	str	r3, [r4, #8]
 8009454:	6963      	ldr	r3, [r4, #20]
 8009456:	425b      	negs	r3, r3
 8009458:	61a3      	str	r3, [r4, #24]
 800945a:	6923      	ldr	r3, [r4, #16]
 800945c:	b943      	cbnz	r3, 8009470 <__swsetup_r+0xa8>
 800945e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009462:	d1c4      	bne.n	80093ee <__swsetup_r+0x26>
 8009464:	bd38      	pop	{r3, r4, r5, pc}
 8009466:	0781      	lsls	r1, r0, #30
 8009468:	bf58      	it	pl
 800946a:	6963      	ldrpl	r3, [r4, #20]
 800946c:	60a3      	str	r3, [r4, #8]
 800946e:	e7f4      	b.n	800945a <__swsetup_r+0x92>
 8009470:	2000      	movs	r0, #0
 8009472:	e7f7      	b.n	8009464 <__swsetup_r+0x9c>
 8009474:	2000007c 	.word	0x2000007c

08009478 <register_fini>:
 8009478:	4b02      	ldr	r3, [pc, #8]	; (8009484 <register_fini+0xc>)
 800947a:	b113      	cbz	r3, 8009482 <register_fini+0xa>
 800947c:	4802      	ldr	r0, [pc, #8]	; (8009488 <register_fini+0x10>)
 800947e:	f000 b805 	b.w	800948c <atexit>
 8009482:	4770      	bx	lr
 8009484:	00000000 	.word	0x00000000
 8009488:	0800a379 	.word	0x0800a379

0800948c <atexit>:
 800948c:	2300      	movs	r3, #0
 800948e:	4601      	mov	r1, r0
 8009490:	461a      	mov	r2, r3
 8009492:	4618      	mov	r0, r3
 8009494:	f002 bdde 	b.w	800c054 <__register_exitproc>

08009498 <quorem>:
 8009498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800949c:	6903      	ldr	r3, [r0, #16]
 800949e:	690c      	ldr	r4, [r1, #16]
 80094a0:	4607      	mov	r7, r0
 80094a2:	42a3      	cmp	r3, r4
 80094a4:	f2c0 8083 	blt.w	80095ae <quorem+0x116>
 80094a8:	3c01      	subs	r4, #1
 80094aa:	f100 0514 	add.w	r5, r0, #20
 80094ae:	f101 0814 	add.w	r8, r1, #20
 80094b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094b6:	9301      	str	r3, [sp, #4]
 80094b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80094bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094c0:	3301      	adds	r3, #1
 80094c2:	429a      	cmp	r2, r3
 80094c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80094c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80094cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094d0:	d332      	bcc.n	8009538 <quorem+0xa0>
 80094d2:	f04f 0e00 	mov.w	lr, #0
 80094d6:	4640      	mov	r0, r8
 80094d8:	46ac      	mov	ip, r5
 80094da:	46f2      	mov	sl, lr
 80094dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80094e0:	b293      	uxth	r3, r2
 80094e2:	fb06 e303 	mla	r3, r6, r3, lr
 80094e6:	0c12      	lsrs	r2, r2, #16
 80094e8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80094ec:	fb06 e202 	mla	r2, r6, r2, lr
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	ebaa 0303 	sub.w	r3, sl, r3
 80094f6:	f8dc a000 	ldr.w	sl, [ip]
 80094fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80094fe:	fa1f fa8a 	uxth.w	sl, sl
 8009502:	4453      	add	r3, sl
 8009504:	fa1f fa82 	uxth.w	sl, r2
 8009508:	f8dc 2000 	ldr.w	r2, [ip]
 800950c:	4581      	cmp	r9, r0
 800950e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009512:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009516:	b29b      	uxth	r3, r3
 8009518:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800951c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009520:	f84c 3b04 	str.w	r3, [ip], #4
 8009524:	d2da      	bcs.n	80094dc <quorem+0x44>
 8009526:	f855 300b 	ldr.w	r3, [r5, fp]
 800952a:	b92b      	cbnz	r3, 8009538 <quorem+0xa0>
 800952c:	9b01      	ldr	r3, [sp, #4]
 800952e:	3b04      	subs	r3, #4
 8009530:	429d      	cmp	r5, r3
 8009532:	461a      	mov	r2, r3
 8009534:	d32f      	bcc.n	8009596 <quorem+0xfe>
 8009536:	613c      	str	r4, [r7, #16]
 8009538:	4638      	mov	r0, r7
 800953a:	f001 fc85 	bl	800ae48 <__mcmp>
 800953e:	2800      	cmp	r0, #0
 8009540:	db25      	blt.n	800958e <quorem+0xf6>
 8009542:	4628      	mov	r0, r5
 8009544:	f04f 0c00 	mov.w	ip, #0
 8009548:	3601      	adds	r6, #1
 800954a:	f858 1b04 	ldr.w	r1, [r8], #4
 800954e:	f8d0 e000 	ldr.w	lr, [r0]
 8009552:	b28b      	uxth	r3, r1
 8009554:	ebac 0303 	sub.w	r3, ip, r3
 8009558:	fa1f f28e 	uxth.w	r2, lr
 800955c:	4413      	add	r3, r2
 800955e:	0c0a      	lsrs	r2, r1, #16
 8009560:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009564:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009568:	b29b      	uxth	r3, r3
 800956a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800956e:	45c1      	cmp	r9, r8
 8009570:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009574:	f840 3b04 	str.w	r3, [r0], #4
 8009578:	d2e7      	bcs.n	800954a <quorem+0xb2>
 800957a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800957e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009582:	b922      	cbnz	r2, 800958e <quorem+0xf6>
 8009584:	3b04      	subs	r3, #4
 8009586:	429d      	cmp	r5, r3
 8009588:	461a      	mov	r2, r3
 800958a:	d30a      	bcc.n	80095a2 <quorem+0x10a>
 800958c:	613c      	str	r4, [r7, #16]
 800958e:	4630      	mov	r0, r6
 8009590:	b003      	add	sp, #12
 8009592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009596:	6812      	ldr	r2, [r2, #0]
 8009598:	3b04      	subs	r3, #4
 800959a:	2a00      	cmp	r2, #0
 800959c:	d1cb      	bne.n	8009536 <quorem+0x9e>
 800959e:	3c01      	subs	r4, #1
 80095a0:	e7c6      	b.n	8009530 <quorem+0x98>
 80095a2:	6812      	ldr	r2, [r2, #0]
 80095a4:	3b04      	subs	r3, #4
 80095a6:	2a00      	cmp	r2, #0
 80095a8:	d1f0      	bne.n	800958c <quorem+0xf4>
 80095aa:	3c01      	subs	r4, #1
 80095ac:	e7eb      	b.n	8009586 <quorem+0xee>
 80095ae:	2000      	movs	r0, #0
 80095b0:	e7ee      	b.n	8009590 <quorem+0xf8>
 80095b2:	0000      	movs	r0, r0
 80095b4:	0000      	movs	r0, r0
	...

080095b8 <_dtoa_r>:
 80095b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80095be:	b097      	sub	sp, #92	; 0x5c
 80095c0:	4681      	mov	r9, r0
 80095c2:	4614      	mov	r4, r2
 80095c4:	461d      	mov	r5, r3
 80095c6:	4692      	mov	sl, r2
 80095c8:	469b      	mov	fp, r3
 80095ca:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80095cc:	b149      	cbz	r1, 80095e2 <_dtoa_r+0x2a>
 80095ce:	2301      	movs	r3, #1
 80095d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80095d2:	4093      	lsls	r3, r2
 80095d4:	608b      	str	r3, [r1, #8]
 80095d6:	604a      	str	r2, [r1, #4]
 80095d8:	f001 fa2f 	bl	800aa3a <_Bfree>
 80095dc:	2300      	movs	r3, #0
 80095de:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80095e2:	1e2b      	subs	r3, r5, #0
 80095e4:	bfad      	iteet	ge
 80095e6:	2300      	movge	r3, #0
 80095e8:	2201      	movlt	r2, #1
 80095ea:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80095ee:	6033      	strge	r3, [r6, #0]
 80095f0:	4ba3      	ldr	r3, [pc, #652]	; (8009880 <_dtoa_r+0x2c8>)
 80095f2:	bfb8      	it	lt
 80095f4:	6032      	strlt	r2, [r6, #0]
 80095f6:	ea33 030b 	bics.w	r3, r3, fp
 80095fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80095fe:	d119      	bne.n	8009634 <_dtoa_r+0x7c>
 8009600:	f242 730f 	movw	r3, #9999	; 0x270f
 8009604:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009606:	6013      	str	r3, [r2, #0]
 8009608:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800960c:	4323      	orrs	r3, r4
 800960e:	f000 857b 	beq.w	800a108 <_dtoa_r+0xb50>
 8009612:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009614:	b90b      	cbnz	r3, 800961a <_dtoa_r+0x62>
 8009616:	4b9b      	ldr	r3, [pc, #620]	; (8009884 <_dtoa_r+0x2cc>)
 8009618:	e020      	b.n	800965c <_dtoa_r+0xa4>
 800961a:	4b9a      	ldr	r3, [pc, #616]	; (8009884 <_dtoa_r+0x2cc>)
 800961c:	9306      	str	r3, [sp, #24]
 800961e:	3303      	adds	r3, #3
 8009620:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009622:	6013      	str	r3, [r2, #0]
 8009624:	9806      	ldr	r0, [sp, #24]
 8009626:	b017      	add	sp, #92	; 0x5c
 8009628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800962c:	4b96      	ldr	r3, [pc, #600]	; (8009888 <_dtoa_r+0x2d0>)
 800962e:	9306      	str	r3, [sp, #24]
 8009630:	3308      	adds	r3, #8
 8009632:	e7f5      	b.n	8009620 <_dtoa_r+0x68>
 8009634:	2200      	movs	r2, #0
 8009636:	2300      	movs	r3, #0
 8009638:	4650      	mov	r0, sl
 800963a:	4659      	mov	r1, fp
 800963c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8009640:	f7f7 f9b2 	bl	80009a8 <__aeabi_dcmpeq>
 8009644:	4607      	mov	r7, r0
 8009646:	b158      	cbz	r0, 8009660 <_dtoa_r+0xa8>
 8009648:	2301      	movs	r3, #1
 800964a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800964c:	6013      	str	r3, [r2, #0]
 800964e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009650:	2b00      	cmp	r3, #0
 8009652:	f000 8556 	beq.w	800a102 <_dtoa_r+0xb4a>
 8009656:	488d      	ldr	r0, [pc, #564]	; (800988c <_dtoa_r+0x2d4>)
 8009658:	6018      	str	r0, [r3, #0]
 800965a:	1e43      	subs	r3, r0, #1
 800965c:	9306      	str	r3, [sp, #24]
 800965e:	e7e1      	b.n	8009624 <_dtoa_r+0x6c>
 8009660:	ab14      	add	r3, sp, #80	; 0x50
 8009662:	9301      	str	r3, [sp, #4]
 8009664:	ab15      	add	r3, sp, #84	; 0x54
 8009666:	9300      	str	r3, [sp, #0]
 8009668:	4648      	mov	r0, r9
 800966a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800966e:	f001 fc97 	bl	800afa0 <__d2b>
 8009672:	9b03      	ldr	r3, [sp, #12]
 8009674:	4680      	mov	r8, r0
 8009676:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800967a:	2e00      	cmp	r6, #0
 800967c:	d07f      	beq.n	800977e <_dtoa_r+0x1c6>
 800967e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009682:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009684:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8009688:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800968c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009690:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009694:	9713      	str	r7, [sp, #76]	; 0x4c
 8009696:	2200      	movs	r2, #0
 8009698:	4b7d      	ldr	r3, [pc, #500]	; (8009890 <_dtoa_r+0x2d8>)
 800969a:	f7f6 fd65 	bl	8000168 <__aeabi_dsub>
 800969e:	a372      	add	r3, pc, #456	; (adr r3, 8009868 <_dtoa_r+0x2b0>)
 80096a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a4:	f7f6 ff18 	bl	80004d8 <__aeabi_dmul>
 80096a8:	a371      	add	r3, pc, #452	; (adr r3, 8009870 <_dtoa_r+0x2b8>)
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	f7f6 fd5d 	bl	800016c <__adddf3>
 80096b2:	4604      	mov	r4, r0
 80096b4:	4630      	mov	r0, r6
 80096b6:	460d      	mov	r5, r1
 80096b8:	f7f6 fea4 	bl	8000404 <__aeabi_i2d>
 80096bc:	a36e      	add	r3, pc, #440	; (adr r3, 8009878 <_dtoa_r+0x2c0>)
 80096be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c2:	f7f6 ff09 	bl	80004d8 <__aeabi_dmul>
 80096c6:	4602      	mov	r2, r0
 80096c8:	460b      	mov	r3, r1
 80096ca:	4620      	mov	r0, r4
 80096cc:	4629      	mov	r1, r5
 80096ce:	f7f6 fd4d 	bl	800016c <__adddf3>
 80096d2:	4604      	mov	r4, r0
 80096d4:	460d      	mov	r5, r1
 80096d6:	f7f7 f9af 	bl	8000a38 <__aeabi_d2iz>
 80096da:	2200      	movs	r2, #0
 80096dc:	9003      	str	r0, [sp, #12]
 80096de:	2300      	movs	r3, #0
 80096e0:	4620      	mov	r0, r4
 80096e2:	4629      	mov	r1, r5
 80096e4:	f7f7 f96a 	bl	80009bc <__aeabi_dcmplt>
 80096e8:	b150      	cbz	r0, 8009700 <_dtoa_r+0x148>
 80096ea:	9803      	ldr	r0, [sp, #12]
 80096ec:	f7f6 fe8a 	bl	8000404 <__aeabi_i2d>
 80096f0:	4622      	mov	r2, r4
 80096f2:	462b      	mov	r3, r5
 80096f4:	f7f7 f958 	bl	80009a8 <__aeabi_dcmpeq>
 80096f8:	b910      	cbnz	r0, 8009700 <_dtoa_r+0x148>
 80096fa:	9b03      	ldr	r3, [sp, #12]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	9303      	str	r3, [sp, #12]
 8009700:	9b03      	ldr	r3, [sp, #12]
 8009702:	2b16      	cmp	r3, #22
 8009704:	d858      	bhi.n	80097b8 <_dtoa_r+0x200>
 8009706:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800970a:	9a03      	ldr	r2, [sp, #12]
 800970c:	4b61      	ldr	r3, [pc, #388]	; (8009894 <_dtoa_r+0x2dc>)
 800970e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f7f7 f951 	bl	80009bc <__aeabi_dcmplt>
 800971a:	2800      	cmp	r0, #0
 800971c:	d04e      	beq.n	80097bc <_dtoa_r+0x204>
 800971e:	9b03      	ldr	r3, [sp, #12]
 8009720:	3b01      	subs	r3, #1
 8009722:	9303      	str	r3, [sp, #12]
 8009724:	2300      	movs	r3, #0
 8009726:	930f      	str	r3, [sp, #60]	; 0x3c
 8009728:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800972a:	1b9e      	subs	r6, r3, r6
 800972c:	1e73      	subs	r3, r6, #1
 800972e:	9309      	str	r3, [sp, #36]	; 0x24
 8009730:	bf49      	itett	mi
 8009732:	f1c6 0301 	rsbmi	r3, r6, #1
 8009736:	2300      	movpl	r3, #0
 8009738:	9308      	strmi	r3, [sp, #32]
 800973a:	2300      	movmi	r3, #0
 800973c:	bf54      	ite	pl
 800973e:	9308      	strpl	r3, [sp, #32]
 8009740:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009742:	9b03      	ldr	r3, [sp, #12]
 8009744:	2b00      	cmp	r3, #0
 8009746:	db3b      	blt.n	80097c0 <_dtoa_r+0x208>
 8009748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800974a:	9a03      	ldr	r2, [sp, #12]
 800974c:	4413      	add	r3, r2
 800974e:	9309      	str	r3, [sp, #36]	; 0x24
 8009750:	2300      	movs	r3, #0
 8009752:	920e      	str	r2, [sp, #56]	; 0x38
 8009754:	930a      	str	r3, [sp, #40]	; 0x28
 8009756:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009758:	2b09      	cmp	r3, #9
 800975a:	d86b      	bhi.n	8009834 <_dtoa_r+0x27c>
 800975c:	2b05      	cmp	r3, #5
 800975e:	bfc4      	itt	gt
 8009760:	3b04      	subgt	r3, #4
 8009762:	9320      	strgt	r3, [sp, #128]	; 0x80
 8009764:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009766:	bfc8      	it	gt
 8009768:	2400      	movgt	r4, #0
 800976a:	f1a3 0302 	sub.w	r3, r3, #2
 800976e:	bfd8      	it	le
 8009770:	2401      	movle	r4, #1
 8009772:	2b03      	cmp	r3, #3
 8009774:	d869      	bhi.n	800984a <_dtoa_r+0x292>
 8009776:	e8df f003 	tbb	[pc, r3]
 800977a:	392c      	.short	0x392c
 800977c:	5b37      	.short	0x5b37
 800977e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8009782:	441e      	add	r6, r3
 8009784:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8009788:	2b20      	cmp	r3, #32
 800978a:	dd10      	ble.n	80097ae <_dtoa_r+0x1f6>
 800978c:	9a03      	ldr	r2, [sp, #12]
 800978e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009792:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8009796:	409a      	lsls	r2, r3
 8009798:	fa24 f000 	lsr.w	r0, r4, r0
 800979c:	4310      	orrs	r0, r2
 800979e:	f7f6 fe21 	bl	80003e4 <__aeabi_ui2d>
 80097a2:	2301      	movs	r3, #1
 80097a4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80097a8:	3e01      	subs	r6, #1
 80097aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80097ac:	e773      	b.n	8009696 <_dtoa_r+0xde>
 80097ae:	f1c3 0320 	rsb	r3, r3, #32
 80097b2:	fa04 f003 	lsl.w	r0, r4, r3
 80097b6:	e7f2      	b.n	800979e <_dtoa_r+0x1e6>
 80097b8:	2301      	movs	r3, #1
 80097ba:	e7b4      	b.n	8009726 <_dtoa_r+0x16e>
 80097bc:	900f      	str	r0, [sp, #60]	; 0x3c
 80097be:	e7b3      	b.n	8009728 <_dtoa_r+0x170>
 80097c0:	9b08      	ldr	r3, [sp, #32]
 80097c2:	9a03      	ldr	r2, [sp, #12]
 80097c4:	1a9b      	subs	r3, r3, r2
 80097c6:	9308      	str	r3, [sp, #32]
 80097c8:	4253      	negs	r3, r2
 80097ca:	930a      	str	r3, [sp, #40]	; 0x28
 80097cc:	2300      	movs	r3, #0
 80097ce:	930e      	str	r3, [sp, #56]	; 0x38
 80097d0:	e7c1      	b.n	8009756 <_dtoa_r+0x19e>
 80097d2:	2300      	movs	r3, #0
 80097d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80097d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097d8:	2b00      	cmp	r3, #0
 80097da:	dc39      	bgt.n	8009850 <_dtoa_r+0x298>
 80097dc:	2301      	movs	r3, #1
 80097de:	461a      	mov	r2, r3
 80097e0:	9304      	str	r3, [sp, #16]
 80097e2:	9307      	str	r3, [sp, #28]
 80097e4:	9221      	str	r2, [sp, #132]	; 0x84
 80097e6:	e00c      	b.n	8009802 <_dtoa_r+0x24a>
 80097e8:	2301      	movs	r3, #1
 80097ea:	e7f3      	b.n	80097d4 <_dtoa_r+0x21c>
 80097ec:	2300      	movs	r3, #0
 80097ee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80097f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80097f2:	9b03      	ldr	r3, [sp, #12]
 80097f4:	4413      	add	r3, r2
 80097f6:	9304      	str	r3, [sp, #16]
 80097f8:	3301      	adds	r3, #1
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	9307      	str	r3, [sp, #28]
 80097fe:	bfb8      	it	lt
 8009800:	2301      	movlt	r3, #1
 8009802:	2200      	movs	r2, #0
 8009804:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8009808:	2204      	movs	r2, #4
 800980a:	f102 0014 	add.w	r0, r2, #20
 800980e:	4298      	cmp	r0, r3
 8009810:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8009814:	d920      	bls.n	8009858 <_dtoa_r+0x2a0>
 8009816:	4648      	mov	r0, r9
 8009818:	f001 f8ea 	bl	800a9f0 <_Balloc>
 800981c:	9006      	str	r0, [sp, #24]
 800981e:	2800      	cmp	r0, #0
 8009820:	d13e      	bne.n	80098a0 <_dtoa_r+0x2e8>
 8009822:	4602      	mov	r2, r0
 8009824:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009828:	4b1b      	ldr	r3, [pc, #108]	; (8009898 <_dtoa_r+0x2e0>)
 800982a:	481c      	ldr	r0, [pc, #112]	; (800989c <_dtoa_r+0x2e4>)
 800982c:	f002 fc52 	bl	800c0d4 <__assert_func>
 8009830:	2301      	movs	r3, #1
 8009832:	e7dc      	b.n	80097ee <_dtoa_r+0x236>
 8009834:	2401      	movs	r4, #1
 8009836:	2300      	movs	r3, #0
 8009838:	940b      	str	r4, [sp, #44]	; 0x2c
 800983a:	9320      	str	r3, [sp, #128]	; 0x80
 800983c:	f04f 33ff 	mov.w	r3, #4294967295
 8009840:	2200      	movs	r2, #0
 8009842:	9304      	str	r3, [sp, #16]
 8009844:	9307      	str	r3, [sp, #28]
 8009846:	2312      	movs	r3, #18
 8009848:	e7cc      	b.n	80097e4 <_dtoa_r+0x22c>
 800984a:	2301      	movs	r3, #1
 800984c:	930b      	str	r3, [sp, #44]	; 0x2c
 800984e:	e7f5      	b.n	800983c <_dtoa_r+0x284>
 8009850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009852:	9304      	str	r3, [sp, #16]
 8009854:	9307      	str	r3, [sp, #28]
 8009856:	e7d4      	b.n	8009802 <_dtoa_r+0x24a>
 8009858:	3101      	adds	r1, #1
 800985a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800985e:	0052      	lsls	r2, r2, #1
 8009860:	e7d3      	b.n	800980a <_dtoa_r+0x252>
 8009862:	bf00      	nop
 8009864:	f3af 8000 	nop.w
 8009868:	636f4361 	.word	0x636f4361
 800986c:	3fd287a7 	.word	0x3fd287a7
 8009870:	8b60c8b3 	.word	0x8b60c8b3
 8009874:	3fc68a28 	.word	0x3fc68a28
 8009878:	509f79fb 	.word	0x509f79fb
 800987c:	3fd34413 	.word	0x3fd34413
 8009880:	7ff00000 	.word	0x7ff00000
 8009884:	0800de00 	.word	0x0800de00
 8009888:	0800de04 	.word	0x0800de04
 800988c:	0800ddbf 	.word	0x0800ddbf
 8009890:	3ff80000 	.word	0x3ff80000
 8009894:	0800df08 	.word	0x0800df08
 8009898:	0800de0d 	.word	0x0800de0d
 800989c:	0800de1e 	.word	0x0800de1e
 80098a0:	9b06      	ldr	r3, [sp, #24]
 80098a2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80098a6:	9b07      	ldr	r3, [sp, #28]
 80098a8:	2b0e      	cmp	r3, #14
 80098aa:	f200 80a1 	bhi.w	80099f0 <_dtoa_r+0x438>
 80098ae:	2c00      	cmp	r4, #0
 80098b0:	f000 809e 	beq.w	80099f0 <_dtoa_r+0x438>
 80098b4:	9b03      	ldr	r3, [sp, #12]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	dd34      	ble.n	8009924 <_dtoa_r+0x36c>
 80098ba:	4a96      	ldr	r2, [pc, #600]	; (8009b14 <_dtoa_r+0x55c>)
 80098bc:	f003 030f 	and.w	r3, r3, #15
 80098c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80098c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80098c8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80098cc:	9b03      	ldr	r3, [sp, #12]
 80098ce:	05d8      	lsls	r0, r3, #23
 80098d0:	ea4f 1523 	mov.w	r5, r3, asr #4
 80098d4:	d516      	bpl.n	8009904 <_dtoa_r+0x34c>
 80098d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098da:	4b8f      	ldr	r3, [pc, #572]	; (8009b18 <_dtoa_r+0x560>)
 80098dc:	2603      	movs	r6, #3
 80098de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098e2:	f7f6 ff23 	bl	800072c <__aeabi_ddiv>
 80098e6:	4682      	mov	sl, r0
 80098e8:	468b      	mov	fp, r1
 80098ea:	f005 050f 	and.w	r5, r5, #15
 80098ee:	4c8a      	ldr	r4, [pc, #552]	; (8009b18 <_dtoa_r+0x560>)
 80098f0:	b955      	cbnz	r5, 8009908 <_dtoa_r+0x350>
 80098f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80098f6:	4650      	mov	r0, sl
 80098f8:	4659      	mov	r1, fp
 80098fa:	f7f6 ff17 	bl	800072c <__aeabi_ddiv>
 80098fe:	4682      	mov	sl, r0
 8009900:	468b      	mov	fp, r1
 8009902:	e028      	b.n	8009956 <_dtoa_r+0x39e>
 8009904:	2602      	movs	r6, #2
 8009906:	e7f2      	b.n	80098ee <_dtoa_r+0x336>
 8009908:	07e9      	lsls	r1, r5, #31
 800990a:	d508      	bpl.n	800991e <_dtoa_r+0x366>
 800990c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009910:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009914:	f7f6 fde0 	bl	80004d8 <__aeabi_dmul>
 8009918:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800991c:	3601      	adds	r6, #1
 800991e:	106d      	asrs	r5, r5, #1
 8009920:	3408      	adds	r4, #8
 8009922:	e7e5      	b.n	80098f0 <_dtoa_r+0x338>
 8009924:	f000 809f 	beq.w	8009a66 <_dtoa_r+0x4ae>
 8009928:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800992c:	9b03      	ldr	r3, [sp, #12]
 800992e:	2602      	movs	r6, #2
 8009930:	425c      	negs	r4, r3
 8009932:	4b78      	ldr	r3, [pc, #480]	; (8009b14 <_dtoa_r+0x55c>)
 8009934:	f004 020f 	and.w	r2, r4, #15
 8009938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800993c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009940:	f7f6 fdca 	bl	80004d8 <__aeabi_dmul>
 8009944:	2300      	movs	r3, #0
 8009946:	4682      	mov	sl, r0
 8009948:	468b      	mov	fp, r1
 800994a:	4d73      	ldr	r5, [pc, #460]	; (8009b18 <_dtoa_r+0x560>)
 800994c:	1124      	asrs	r4, r4, #4
 800994e:	2c00      	cmp	r4, #0
 8009950:	d17e      	bne.n	8009a50 <_dtoa_r+0x498>
 8009952:	2b00      	cmp	r3, #0
 8009954:	d1d3      	bne.n	80098fe <_dtoa_r+0x346>
 8009956:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009958:	2b00      	cmp	r3, #0
 800995a:	f000 8086 	beq.w	8009a6a <_dtoa_r+0x4b2>
 800995e:	2200      	movs	r2, #0
 8009960:	4650      	mov	r0, sl
 8009962:	4659      	mov	r1, fp
 8009964:	4b6d      	ldr	r3, [pc, #436]	; (8009b1c <_dtoa_r+0x564>)
 8009966:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800996a:	f7f7 f827 	bl	80009bc <__aeabi_dcmplt>
 800996e:	2800      	cmp	r0, #0
 8009970:	d07b      	beq.n	8009a6a <_dtoa_r+0x4b2>
 8009972:	9b07      	ldr	r3, [sp, #28]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d078      	beq.n	8009a6a <_dtoa_r+0x4b2>
 8009978:	9b04      	ldr	r3, [sp, #16]
 800997a:	2b00      	cmp	r3, #0
 800997c:	dd36      	ble.n	80099ec <_dtoa_r+0x434>
 800997e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009982:	9b03      	ldr	r3, [sp, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	1e5d      	subs	r5, r3, #1
 8009988:	4b65      	ldr	r3, [pc, #404]	; (8009b20 <_dtoa_r+0x568>)
 800998a:	f7f6 fda5 	bl	80004d8 <__aeabi_dmul>
 800998e:	4682      	mov	sl, r0
 8009990:	468b      	mov	fp, r1
 8009992:	9c04      	ldr	r4, [sp, #16]
 8009994:	3601      	adds	r6, #1
 8009996:	4630      	mov	r0, r6
 8009998:	f7f6 fd34 	bl	8000404 <__aeabi_i2d>
 800999c:	4652      	mov	r2, sl
 800999e:	465b      	mov	r3, fp
 80099a0:	f7f6 fd9a 	bl	80004d8 <__aeabi_dmul>
 80099a4:	2200      	movs	r2, #0
 80099a6:	4b5f      	ldr	r3, [pc, #380]	; (8009b24 <_dtoa_r+0x56c>)
 80099a8:	f7f6 fbe0 	bl	800016c <__adddf3>
 80099ac:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80099b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80099b4:	9611      	str	r6, [sp, #68]	; 0x44
 80099b6:	2c00      	cmp	r4, #0
 80099b8:	d15a      	bne.n	8009a70 <_dtoa_r+0x4b8>
 80099ba:	2200      	movs	r2, #0
 80099bc:	4650      	mov	r0, sl
 80099be:	4659      	mov	r1, fp
 80099c0:	4b59      	ldr	r3, [pc, #356]	; (8009b28 <_dtoa_r+0x570>)
 80099c2:	f7f6 fbd1 	bl	8000168 <__aeabi_dsub>
 80099c6:	4633      	mov	r3, r6
 80099c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80099ca:	4682      	mov	sl, r0
 80099cc:	468b      	mov	fp, r1
 80099ce:	f7f7 f813 	bl	80009f8 <__aeabi_dcmpgt>
 80099d2:	2800      	cmp	r0, #0
 80099d4:	f040 828b 	bne.w	8009eee <_dtoa_r+0x936>
 80099d8:	4650      	mov	r0, sl
 80099da:	4659      	mov	r1, fp
 80099dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80099de:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80099e2:	f7f6 ffeb 	bl	80009bc <__aeabi_dcmplt>
 80099e6:	2800      	cmp	r0, #0
 80099e8:	f040 827f 	bne.w	8009eea <_dtoa_r+0x932>
 80099ec:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80099f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	f2c0 814d 	blt.w	8009c92 <_dtoa_r+0x6da>
 80099f8:	9a03      	ldr	r2, [sp, #12]
 80099fa:	2a0e      	cmp	r2, #14
 80099fc:	f300 8149 	bgt.w	8009c92 <_dtoa_r+0x6da>
 8009a00:	4b44      	ldr	r3, [pc, #272]	; (8009b14 <_dtoa_r+0x55c>)
 8009a02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a06:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009a0a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f280 80d6 	bge.w	8009bc2 <_dtoa_r+0x60a>
 8009a16:	9b07      	ldr	r3, [sp, #28]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f300 80d2 	bgt.w	8009bc2 <_dtoa_r+0x60a>
 8009a1e:	f040 8263 	bne.w	8009ee8 <_dtoa_r+0x930>
 8009a22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a26:	2200      	movs	r2, #0
 8009a28:	4b3f      	ldr	r3, [pc, #252]	; (8009b28 <_dtoa_r+0x570>)
 8009a2a:	f7f6 fd55 	bl	80004d8 <__aeabi_dmul>
 8009a2e:	4652      	mov	r2, sl
 8009a30:	465b      	mov	r3, fp
 8009a32:	f7f6 ffd7 	bl	80009e4 <__aeabi_dcmpge>
 8009a36:	9c07      	ldr	r4, [sp, #28]
 8009a38:	4625      	mov	r5, r4
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	f040 823c 	bne.w	8009eb8 <_dtoa_r+0x900>
 8009a40:	2331      	movs	r3, #49	; 0x31
 8009a42:	9e06      	ldr	r6, [sp, #24]
 8009a44:	f806 3b01 	strb.w	r3, [r6], #1
 8009a48:	9b03      	ldr	r3, [sp, #12]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	9303      	str	r3, [sp, #12]
 8009a4e:	e237      	b.n	8009ec0 <_dtoa_r+0x908>
 8009a50:	07e2      	lsls	r2, r4, #31
 8009a52:	d505      	bpl.n	8009a60 <_dtoa_r+0x4a8>
 8009a54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a58:	f7f6 fd3e 	bl	80004d8 <__aeabi_dmul>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	3601      	adds	r6, #1
 8009a60:	1064      	asrs	r4, r4, #1
 8009a62:	3508      	adds	r5, #8
 8009a64:	e773      	b.n	800994e <_dtoa_r+0x396>
 8009a66:	2602      	movs	r6, #2
 8009a68:	e775      	b.n	8009956 <_dtoa_r+0x39e>
 8009a6a:	9d03      	ldr	r5, [sp, #12]
 8009a6c:	9c07      	ldr	r4, [sp, #28]
 8009a6e:	e792      	b.n	8009996 <_dtoa_r+0x3de>
 8009a70:	9906      	ldr	r1, [sp, #24]
 8009a72:	4b28      	ldr	r3, [pc, #160]	; (8009b14 <_dtoa_r+0x55c>)
 8009a74:	4421      	add	r1, r4
 8009a76:	9112      	str	r1, [sp, #72]	; 0x48
 8009a78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a7e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009a82:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a86:	2900      	cmp	r1, #0
 8009a88:	d052      	beq.n	8009b30 <_dtoa_r+0x578>
 8009a8a:	2000      	movs	r0, #0
 8009a8c:	4927      	ldr	r1, [pc, #156]	; (8009b2c <_dtoa_r+0x574>)
 8009a8e:	f7f6 fe4d 	bl	800072c <__aeabi_ddiv>
 8009a92:	4632      	mov	r2, r6
 8009a94:	463b      	mov	r3, r7
 8009a96:	f7f6 fb67 	bl	8000168 <__aeabi_dsub>
 8009a9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009a9e:	9e06      	ldr	r6, [sp, #24]
 8009aa0:	4659      	mov	r1, fp
 8009aa2:	4650      	mov	r0, sl
 8009aa4:	f7f6 ffc8 	bl	8000a38 <__aeabi_d2iz>
 8009aa8:	4604      	mov	r4, r0
 8009aaa:	f7f6 fcab 	bl	8000404 <__aeabi_i2d>
 8009aae:	4602      	mov	r2, r0
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	4650      	mov	r0, sl
 8009ab4:	4659      	mov	r1, fp
 8009ab6:	f7f6 fb57 	bl	8000168 <__aeabi_dsub>
 8009aba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009abe:	3430      	adds	r4, #48	; 0x30
 8009ac0:	f806 4b01 	strb.w	r4, [r6], #1
 8009ac4:	4682      	mov	sl, r0
 8009ac6:	468b      	mov	fp, r1
 8009ac8:	f7f6 ff78 	bl	80009bc <__aeabi_dcmplt>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	d170      	bne.n	8009bb2 <_dtoa_r+0x5fa>
 8009ad0:	4652      	mov	r2, sl
 8009ad2:	465b      	mov	r3, fp
 8009ad4:	2000      	movs	r0, #0
 8009ad6:	4911      	ldr	r1, [pc, #68]	; (8009b1c <_dtoa_r+0x564>)
 8009ad8:	f7f6 fb46 	bl	8000168 <__aeabi_dsub>
 8009adc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ae0:	f7f6 ff6c 	bl	80009bc <__aeabi_dcmplt>
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	f040 80b6 	bne.w	8009c56 <_dtoa_r+0x69e>
 8009aea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009aec:	429e      	cmp	r6, r3
 8009aee:	f43f af7d 	beq.w	80099ec <_dtoa_r+0x434>
 8009af2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009af6:	2200      	movs	r2, #0
 8009af8:	4b09      	ldr	r3, [pc, #36]	; (8009b20 <_dtoa_r+0x568>)
 8009afa:	f7f6 fced 	bl	80004d8 <__aeabi_dmul>
 8009afe:	2200      	movs	r2, #0
 8009b00:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009b04:	4b06      	ldr	r3, [pc, #24]	; (8009b20 <_dtoa_r+0x568>)
 8009b06:	4650      	mov	r0, sl
 8009b08:	4659      	mov	r1, fp
 8009b0a:	f7f6 fce5 	bl	80004d8 <__aeabi_dmul>
 8009b0e:	4682      	mov	sl, r0
 8009b10:	468b      	mov	fp, r1
 8009b12:	e7c5      	b.n	8009aa0 <_dtoa_r+0x4e8>
 8009b14:	0800df08 	.word	0x0800df08
 8009b18:	0800dee0 	.word	0x0800dee0
 8009b1c:	3ff00000 	.word	0x3ff00000
 8009b20:	40240000 	.word	0x40240000
 8009b24:	401c0000 	.word	0x401c0000
 8009b28:	40140000 	.word	0x40140000
 8009b2c:	3fe00000 	.word	0x3fe00000
 8009b30:	4630      	mov	r0, r6
 8009b32:	4639      	mov	r1, r7
 8009b34:	f7f6 fcd0 	bl	80004d8 <__aeabi_dmul>
 8009b38:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009b3c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009b3e:	9e06      	ldr	r6, [sp, #24]
 8009b40:	4659      	mov	r1, fp
 8009b42:	4650      	mov	r0, sl
 8009b44:	f7f6 ff78 	bl	8000a38 <__aeabi_d2iz>
 8009b48:	4604      	mov	r4, r0
 8009b4a:	f7f6 fc5b 	bl	8000404 <__aeabi_i2d>
 8009b4e:	4602      	mov	r2, r0
 8009b50:	460b      	mov	r3, r1
 8009b52:	4650      	mov	r0, sl
 8009b54:	4659      	mov	r1, fp
 8009b56:	f7f6 fb07 	bl	8000168 <__aeabi_dsub>
 8009b5a:	3430      	adds	r4, #48	; 0x30
 8009b5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b5e:	f806 4b01 	strb.w	r4, [r6], #1
 8009b62:	429e      	cmp	r6, r3
 8009b64:	4682      	mov	sl, r0
 8009b66:	468b      	mov	fp, r1
 8009b68:	f04f 0200 	mov.w	r2, #0
 8009b6c:	d123      	bne.n	8009bb6 <_dtoa_r+0x5fe>
 8009b6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b72:	4bb2      	ldr	r3, [pc, #712]	; (8009e3c <_dtoa_r+0x884>)
 8009b74:	f7f6 fafa 	bl	800016c <__adddf3>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	460b      	mov	r3, r1
 8009b7c:	4650      	mov	r0, sl
 8009b7e:	4659      	mov	r1, fp
 8009b80:	f7f6 ff3a 	bl	80009f8 <__aeabi_dcmpgt>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	d166      	bne.n	8009c56 <_dtoa_r+0x69e>
 8009b88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	49ab      	ldr	r1, [pc, #684]	; (8009e3c <_dtoa_r+0x884>)
 8009b90:	f7f6 faea 	bl	8000168 <__aeabi_dsub>
 8009b94:	4602      	mov	r2, r0
 8009b96:	460b      	mov	r3, r1
 8009b98:	4650      	mov	r0, sl
 8009b9a:	4659      	mov	r1, fp
 8009b9c:	f7f6 ff0e 	bl	80009bc <__aeabi_dcmplt>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	f43f af23 	beq.w	80099ec <_dtoa_r+0x434>
 8009ba6:	463e      	mov	r6, r7
 8009ba8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009bac:	3f01      	subs	r7, #1
 8009bae:	2b30      	cmp	r3, #48	; 0x30
 8009bb0:	d0f9      	beq.n	8009ba6 <_dtoa_r+0x5ee>
 8009bb2:	9503      	str	r5, [sp, #12]
 8009bb4:	e03e      	b.n	8009c34 <_dtoa_r+0x67c>
 8009bb6:	4ba2      	ldr	r3, [pc, #648]	; (8009e40 <_dtoa_r+0x888>)
 8009bb8:	f7f6 fc8e 	bl	80004d8 <__aeabi_dmul>
 8009bbc:	4682      	mov	sl, r0
 8009bbe:	468b      	mov	fp, r1
 8009bc0:	e7be      	b.n	8009b40 <_dtoa_r+0x588>
 8009bc2:	4654      	mov	r4, sl
 8009bc4:	f04f 0a00 	mov.w	sl, #0
 8009bc8:	465d      	mov	r5, fp
 8009bca:	9e06      	ldr	r6, [sp, #24]
 8009bcc:	f8df b270 	ldr.w	fp, [pc, #624]	; 8009e40 <_dtoa_r+0x888>
 8009bd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	4629      	mov	r1, r5
 8009bd8:	f7f6 fda8 	bl	800072c <__aeabi_ddiv>
 8009bdc:	f7f6 ff2c 	bl	8000a38 <__aeabi_d2iz>
 8009be0:	4607      	mov	r7, r0
 8009be2:	f7f6 fc0f 	bl	8000404 <__aeabi_i2d>
 8009be6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bea:	f7f6 fc75 	bl	80004d8 <__aeabi_dmul>
 8009bee:	4602      	mov	r2, r0
 8009bf0:	460b      	mov	r3, r1
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	4629      	mov	r1, r5
 8009bf6:	f7f6 fab7 	bl	8000168 <__aeabi_dsub>
 8009bfa:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8009bfe:	f806 4b01 	strb.w	r4, [r6], #1
 8009c02:	9c06      	ldr	r4, [sp, #24]
 8009c04:	9d07      	ldr	r5, [sp, #28]
 8009c06:	1b34      	subs	r4, r6, r4
 8009c08:	42a5      	cmp	r5, r4
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	d133      	bne.n	8009c78 <_dtoa_r+0x6c0>
 8009c10:	f7f6 faac 	bl	800016c <__adddf3>
 8009c14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c18:	4604      	mov	r4, r0
 8009c1a:	460d      	mov	r5, r1
 8009c1c:	f7f6 feec 	bl	80009f8 <__aeabi_dcmpgt>
 8009c20:	b9c0      	cbnz	r0, 8009c54 <_dtoa_r+0x69c>
 8009c22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c26:	4620      	mov	r0, r4
 8009c28:	4629      	mov	r1, r5
 8009c2a:	f7f6 febd 	bl	80009a8 <__aeabi_dcmpeq>
 8009c2e:	b108      	cbz	r0, 8009c34 <_dtoa_r+0x67c>
 8009c30:	07fb      	lsls	r3, r7, #31
 8009c32:	d40f      	bmi.n	8009c54 <_dtoa_r+0x69c>
 8009c34:	4648      	mov	r0, r9
 8009c36:	4641      	mov	r1, r8
 8009c38:	f000 feff 	bl	800aa3a <_Bfree>
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	9803      	ldr	r0, [sp, #12]
 8009c40:	7033      	strb	r3, [r6, #0]
 8009c42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009c44:	3001      	adds	r0, #1
 8009c46:	6018      	str	r0, [r3, #0]
 8009c48:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	f43f acea 	beq.w	8009624 <_dtoa_r+0x6c>
 8009c50:	601e      	str	r6, [r3, #0]
 8009c52:	e4e7      	b.n	8009624 <_dtoa_r+0x6c>
 8009c54:	9d03      	ldr	r5, [sp, #12]
 8009c56:	4633      	mov	r3, r6
 8009c58:	461e      	mov	r6, r3
 8009c5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c5e:	2a39      	cmp	r2, #57	; 0x39
 8009c60:	d106      	bne.n	8009c70 <_dtoa_r+0x6b8>
 8009c62:	9a06      	ldr	r2, [sp, #24]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d1f7      	bne.n	8009c58 <_dtoa_r+0x6a0>
 8009c68:	2230      	movs	r2, #48	; 0x30
 8009c6a:	9906      	ldr	r1, [sp, #24]
 8009c6c:	3501      	adds	r5, #1
 8009c6e:	700a      	strb	r2, [r1, #0]
 8009c70:	781a      	ldrb	r2, [r3, #0]
 8009c72:	3201      	adds	r2, #1
 8009c74:	701a      	strb	r2, [r3, #0]
 8009c76:	e79c      	b.n	8009bb2 <_dtoa_r+0x5fa>
 8009c78:	4652      	mov	r2, sl
 8009c7a:	465b      	mov	r3, fp
 8009c7c:	f7f6 fc2c 	bl	80004d8 <__aeabi_dmul>
 8009c80:	2200      	movs	r2, #0
 8009c82:	2300      	movs	r3, #0
 8009c84:	4604      	mov	r4, r0
 8009c86:	460d      	mov	r5, r1
 8009c88:	f7f6 fe8e 	bl	80009a8 <__aeabi_dcmpeq>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d09f      	beq.n	8009bd0 <_dtoa_r+0x618>
 8009c90:	e7d0      	b.n	8009c34 <_dtoa_r+0x67c>
 8009c92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c94:	2a00      	cmp	r2, #0
 8009c96:	f000 80cb 	beq.w	8009e30 <_dtoa_r+0x878>
 8009c9a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009c9c:	2a01      	cmp	r2, #1
 8009c9e:	f300 80ae 	bgt.w	8009dfe <_dtoa_r+0x846>
 8009ca2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ca4:	2a00      	cmp	r2, #0
 8009ca6:	f000 80a6 	beq.w	8009df6 <_dtoa_r+0x83e>
 8009caa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009cae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009cb0:	9e08      	ldr	r6, [sp, #32]
 8009cb2:	9a08      	ldr	r2, [sp, #32]
 8009cb4:	2101      	movs	r1, #1
 8009cb6:	441a      	add	r2, r3
 8009cb8:	9208      	str	r2, [sp, #32]
 8009cba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cbc:	4648      	mov	r0, r9
 8009cbe:	441a      	add	r2, r3
 8009cc0:	9209      	str	r2, [sp, #36]	; 0x24
 8009cc2:	f000 ff5b 	bl	800ab7c <__i2b>
 8009cc6:	4605      	mov	r5, r0
 8009cc8:	2e00      	cmp	r6, #0
 8009cca:	dd0c      	ble.n	8009ce6 <_dtoa_r+0x72e>
 8009ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	dd09      	ble.n	8009ce6 <_dtoa_r+0x72e>
 8009cd2:	42b3      	cmp	r3, r6
 8009cd4:	bfa8      	it	ge
 8009cd6:	4633      	movge	r3, r6
 8009cd8:	9a08      	ldr	r2, [sp, #32]
 8009cda:	1af6      	subs	r6, r6, r3
 8009cdc:	1ad2      	subs	r2, r2, r3
 8009cde:	9208      	str	r2, [sp, #32]
 8009ce0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ce2:	1ad3      	subs	r3, r2, r3
 8009ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ce8:	b1f3      	cbz	r3, 8009d28 <_dtoa_r+0x770>
 8009cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	f000 80a3 	beq.w	8009e38 <_dtoa_r+0x880>
 8009cf2:	2c00      	cmp	r4, #0
 8009cf4:	dd10      	ble.n	8009d18 <_dtoa_r+0x760>
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	4622      	mov	r2, r4
 8009cfa:	4648      	mov	r0, r9
 8009cfc:	f000 fff8 	bl	800acf0 <__pow5mult>
 8009d00:	4642      	mov	r2, r8
 8009d02:	4601      	mov	r1, r0
 8009d04:	4605      	mov	r5, r0
 8009d06:	4648      	mov	r0, r9
 8009d08:	f000 ff4e 	bl	800aba8 <__multiply>
 8009d0c:	4607      	mov	r7, r0
 8009d0e:	4641      	mov	r1, r8
 8009d10:	4648      	mov	r0, r9
 8009d12:	f000 fe92 	bl	800aa3a <_Bfree>
 8009d16:	46b8      	mov	r8, r7
 8009d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d1a:	1b1a      	subs	r2, r3, r4
 8009d1c:	d004      	beq.n	8009d28 <_dtoa_r+0x770>
 8009d1e:	4641      	mov	r1, r8
 8009d20:	4648      	mov	r0, r9
 8009d22:	f000 ffe5 	bl	800acf0 <__pow5mult>
 8009d26:	4680      	mov	r8, r0
 8009d28:	2101      	movs	r1, #1
 8009d2a:	4648      	mov	r0, r9
 8009d2c:	f000 ff26 	bl	800ab7c <__i2b>
 8009d30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d32:	4604      	mov	r4, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	f340 8085 	ble.w	8009e44 <_dtoa_r+0x88c>
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	4601      	mov	r1, r0
 8009d3e:	4648      	mov	r0, r9
 8009d40:	f000 ffd6 	bl	800acf0 <__pow5mult>
 8009d44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009d46:	4604      	mov	r4, r0
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	dd7e      	ble.n	8009e4a <_dtoa_r+0x892>
 8009d4c:	2700      	movs	r7, #0
 8009d4e:	6923      	ldr	r3, [r4, #16]
 8009d50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d54:	6918      	ldr	r0, [r3, #16]
 8009d56:	f000 fec3 	bl	800aae0 <__hi0bits>
 8009d5a:	f1c0 0020 	rsb	r0, r0, #32
 8009d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d60:	4418      	add	r0, r3
 8009d62:	f010 001f 	ands.w	r0, r0, #31
 8009d66:	f000 808e 	beq.w	8009e86 <_dtoa_r+0x8ce>
 8009d6a:	f1c0 0320 	rsb	r3, r0, #32
 8009d6e:	2b04      	cmp	r3, #4
 8009d70:	f340 8087 	ble.w	8009e82 <_dtoa_r+0x8ca>
 8009d74:	f1c0 001c 	rsb	r0, r0, #28
 8009d78:	9b08      	ldr	r3, [sp, #32]
 8009d7a:	4406      	add	r6, r0
 8009d7c:	4403      	add	r3, r0
 8009d7e:	9308      	str	r3, [sp, #32]
 8009d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d82:	4403      	add	r3, r0
 8009d84:	9309      	str	r3, [sp, #36]	; 0x24
 8009d86:	9b08      	ldr	r3, [sp, #32]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	dd05      	ble.n	8009d98 <_dtoa_r+0x7e0>
 8009d8c:	4641      	mov	r1, r8
 8009d8e:	461a      	mov	r2, r3
 8009d90:	4648      	mov	r0, r9
 8009d92:	f000 ffed 	bl	800ad70 <__lshift>
 8009d96:	4680      	mov	r8, r0
 8009d98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	dd05      	ble.n	8009daa <_dtoa_r+0x7f2>
 8009d9e:	4621      	mov	r1, r4
 8009da0:	461a      	mov	r2, r3
 8009da2:	4648      	mov	r0, r9
 8009da4:	f000 ffe4 	bl	800ad70 <__lshift>
 8009da8:	4604      	mov	r4, r0
 8009daa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d06c      	beq.n	8009e8a <_dtoa_r+0x8d2>
 8009db0:	4621      	mov	r1, r4
 8009db2:	4640      	mov	r0, r8
 8009db4:	f001 f848 	bl	800ae48 <__mcmp>
 8009db8:	2800      	cmp	r0, #0
 8009dba:	da66      	bge.n	8009e8a <_dtoa_r+0x8d2>
 8009dbc:	9b03      	ldr	r3, [sp, #12]
 8009dbe:	4641      	mov	r1, r8
 8009dc0:	3b01      	subs	r3, #1
 8009dc2:	9303      	str	r3, [sp, #12]
 8009dc4:	220a      	movs	r2, #10
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	4648      	mov	r0, r9
 8009dca:	f000 fe3f 	bl	800aa4c <__multadd>
 8009dce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dd0:	4680      	mov	r8, r0
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	f000 819f 	beq.w	800a116 <_dtoa_r+0xb5e>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	4629      	mov	r1, r5
 8009ddc:	220a      	movs	r2, #10
 8009dde:	4648      	mov	r0, r9
 8009de0:	f000 fe34 	bl	800aa4c <__multadd>
 8009de4:	9b04      	ldr	r3, [sp, #16]
 8009de6:	4605      	mov	r5, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f300 8089 	bgt.w	8009f00 <_dtoa_r+0x948>
 8009dee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009df0:	2b02      	cmp	r3, #2
 8009df2:	dc52      	bgt.n	8009e9a <_dtoa_r+0x8e2>
 8009df4:	e084      	b.n	8009f00 <_dtoa_r+0x948>
 8009df6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009df8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009dfc:	e757      	b.n	8009cae <_dtoa_r+0x6f6>
 8009dfe:	9b07      	ldr	r3, [sp, #28]
 8009e00:	1e5c      	subs	r4, r3, #1
 8009e02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e04:	42a3      	cmp	r3, r4
 8009e06:	bfb7      	itett	lt
 8009e08:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009e0a:	1b1c      	subge	r4, r3, r4
 8009e0c:	1ae2      	sublt	r2, r4, r3
 8009e0e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009e10:	bfbe      	ittt	lt
 8009e12:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009e14:	189b      	addlt	r3, r3, r2
 8009e16:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009e18:	9b07      	ldr	r3, [sp, #28]
 8009e1a:	bfb8      	it	lt
 8009e1c:	2400      	movlt	r4, #0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	bfb7      	itett	lt
 8009e22:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8009e26:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8009e2a:	1a9e      	sublt	r6, r3, r2
 8009e2c:	2300      	movlt	r3, #0
 8009e2e:	e740      	b.n	8009cb2 <_dtoa_r+0x6fa>
 8009e30:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009e32:	9e08      	ldr	r6, [sp, #32]
 8009e34:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009e36:	e747      	b.n	8009cc8 <_dtoa_r+0x710>
 8009e38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e3a:	e770      	b.n	8009d1e <_dtoa_r+0x766>
 8009e3c:	3fe00000 	.word	0x3fe00000
 8009e40:	40240000 	.word	0x40240000
 8009e44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	dc17      	bgt.n	8009e7a <_dtoa_r+0x8c2>
 8009e4a:	f1ba 0f00 	cmp.w	sl, #0
 8009e4e:	d114      	bne.n	8009e7a <_dtoa_r+0x8c2>
 8009e50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e54:	b99b      	cbnz	r3, 8009e7e <_dtoa_r+0x8c6>
 8009e56:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8009e5a:	0d3f      	lsrs	r7, r7, #20
 8009e5c:	053f      	lsls	r7, r7, #20
 8009e5e:	b137      	cbz	r7, 8009e6e <_dtoa_r+0x8b6>
 8009e60:	2701      	movs	r7, #1
 8009e62:	9b08      	ldr	r3, [sp, #32]
 8009e64:	3301      	adds	r3, #1
 8009e66:	9308      	str	r3, [sp, #32]
 8009e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	f47f af6c 	bne.w	8009d4e <_dtoa_r+0x796>
 8009e76:	2001      	movs	r0, #1
 8009e78:	e771      	b.n	8009d5e <_dtoa_r+0x7a6>
 8009e7a:	2700      	movs	r7, #0
 8009e7c:	e7f7      	b.n	8009e6e <_dtoa_r+0x8b6>
 8009e7e:	4657      	mov	r7, sl
 8009e80:	e7f5      	b.n	8009e6e <_dtoa_r+0x8b6>
 8009e82:	d080      	beq.n	8009d86 <_dtoa_r+0x7ce>
 8009e84:	4618      	mov	r0, r3
 8009e86:	301c      	adds	r0, #28
 8009e88:	e776      	b.n	8009d78 <_dtoa_r+0x7c0>
 8009e8a:	9b07      	ldr	r3, [sp, #28]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	dc31      	bgt.n	8009ef4 <_dtoa_r+0x93c>
 8009e90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009e92:	2b02      	cmp	r3, #2
 8009e94:	dd2e      	ble.n	8009ef4 <_dtoa_r+0x93c>
 8009e96:	9b07      	ldr	r3, [sp, #28]
 8009e98:	9304      	str	r3, [sp, #16]
 8009e9a:	9b04      	ldr	r3, [sp, #16]
 8009e9c:	b963      	cbnz	r3, 8009eb8 <_dtoa_r+0x900>
 8009e9e:	4621      	mov	r1, r4
 8009ea0:	2205      	movs	r2, #5
 8009ea2:	4648      	mov	r0, r9
 8009ea4:	f000 fdd2 	bl	800aa4c <__multadd>
 8009ea8:	4601      	mov	r1, r0
 8009eaa:	4604      	mov	r4, r0
 8009eac:	4640      	mov	r0, r8
 8009eae:	f000 ffcb 	bl	800ae48 <__mcmp>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	f73f adc4 	bgt.w	8009a40 <_dtoa_r+0x488>
 8009eb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009eba:	9e06      	ldr	r6, [sp, #24]
 8009ebc:	43db      	mvns	r3, r3
 8009ebe:	9303      	str	r3, [sp, #12]
 8009ec0:	2700      	movs	r7, #0
 8009ec2:	4621      	mov	r1, r4
 8009ec4:	4648      	mov	r0, r9
 8009ec6:	f000 fdb8 	bl	800aa3a <_Bfree>
 8009eca:	2d00      	cmp	r5, #0
 8009ecc:	f43f aeb2 	beq.w	8009c34 <_dtoa_r+0x67c>
 8009ed0:	b12f      	cbz	r7, 8009ede <_dtoa_r+0x926>
 8009ed2:	42af      	cmp	r7, r5
 8009ed4:	d003      	beq.n	8009ede <_dtoa_r+0x926>
 8009ed6:	4639      	mov	r1, r7
 8009ed8:	4648      	mov	r0, r9
 8009eda:	f000 fdae 	bl	800aa3a <_Bfree>
 8009ede:	4629      	mov	r1, r5
 8009ee0:	4648      	mov	r0, r9
 8009ee2:	f000 fdaa 	bl	800aa3a <_Bfree>
 8009ee6:	e6a5      	b.n	8009c34 <_dtoa_r+0x67c>
 8009ee8:	2400      	movs	r4, #0
 8009eea:	4625      	mov	r5, r4
 8009eec:	e7e4      	b.n	8009eb8 <_dtoa_r+0x900>
 8009eee:	9503      	str	r5, [sp, #12]
 8009ef0:	4625      	mov	r5, r4
 8009ef2:	e5a5      	b.n	8009a40 <_dtoa_r+0x488>
 8009ef4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	f000 80c4 	beq.w	800a084 <_dtoa_r+0xacc>
 8009efc:	9b07      	ldr	r3, [sp, #28]
 8009efe:	9304      	str	r3, [sp, #16]
 8009f00:	2e00      	cmp	r6, #0
 8009f02:	dd05      	ble.n	8009f10 <_dtoa_r+0x958>
 8009f04:	4629      	mov	r1, r5
 8009f06:	4632      	mov	r2, r6
 8009f08:	4648      	mov	r0, r9
 8009f0a:	f000 ff31 	bl	800ad70 <__lshift>
 8009f0e:	4605      	mov	r5, r0
 8009f10:	2f00      	cmp	r7, #0
 8009f12:	d058      	beq.n	8009fc6 <_dtoa_r+0xa0e>
 8009f14:	4648      	mov	r0, r9
 8009f16:	6869      	ldr	r1, [r5, #4]
 8009f18:	f000 fd6a 	bl	800a9f0 <_Balloc>
 8009f1c:	4606      	mov	r6, r0
 8009f1e:	b920      	cbnz	r0, 8009f2a <_dtoa_r+0x972>
 8009f20:	4602      	mov	r2, r0
 8009f22:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009f26:	4b80      	ldr	r3, [pc, #512]	; (800a128 <_dtoa_r+0xb70>)
 8009f28:	e47f      	b.n	800982a <_dtoa_r+0x272>
 8009f2a:	692a      	ldr	r2, [r5, #16]
 8009f2c:	f105 010c 	add.w	r1, r5, #12
 8009f30:	3202      	adds	r2, #2
 8009f32:	0092      	lsls	r2, r2, #2
 8009f34:	300c      	adds	r0, #12
 8009f36:	f000 fd33 	bl	800a9a0 <memcpy>
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	4631      	mov	r1, r6
 8009f3e:	4648      	mov	r0, r9
 8009f40:	f000 ff16 	bl	800ad70 <__lshift>
 8009f44:	462f      	mov	r7, r5
 8009f46:	4605      	mov	r5, r0
 8009f48:	9b06      	ldr	r3, [sp, #24]
 8009f4a:	9a06      	ldr	r2, [sp, #24]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	9307      	str	r3, [sp, #28]
 8009f50:	9b04      	ldr	r3, [sp, #16]
 8009f52:	4413      	add	r3, r2
 8009f54:	930a      	str	r3, [sp, #40]	; 0x28
 8009f56:	f00a 0301 	and.w	r3, sl, #1
 8009f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f5c:	9b07      	ldr	r3, [sp, #28]
 8009f5e:	4621      	mov	r1, r4
 8009f60:	4640      	mov	r0, r8
 8009f62:	f103 3bff 	add.w	fp, r3, #4294967295
 8009f66:	f7ff fa97 	bl	8009498 <quorem>
 8009f6a:	4639      	mov	r1, r7
 8009f6c:	9004      	str	r0, [sp, #16]
 8009f6e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009f72:	4640      	mov	r0, r8
 8009f74:	f000 ff68 	bl	800ae48 <__mcmp>
 8009f78:	462a      	mov	r2, r5
 8009f7a:	9008      	str	r0, [sp, #32]
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	4648      	mov	r0, r9
 8009f80:	f000 ff7e 	bl	800ae80 <__mdiff>
 8009f84:	68c2      	ldr	r2, [r0, #12]
 8009f86:	4606      	mov	r6, r0
 8009f88:	b9fa      	cbnz	r2, 8009fca <_dtoa_r+0xa12>
 8009f8a:	4601      	mov	r1, r0
 8009f8c:	4640      	mov	r0, r8
 8009f8e:	f000 ff5b 	bl	800ae48 <__mcmp>
 8009f92:	4602      	mov	r2, r0
 8009f94:	4631      	mov	r1, r6
 8009f96:	4648      	mov	r0, r9
 8009f98:	920b      	str	r2, [sp, #44]	; 0x2c
 8009f9a:	f000 fd4e 	bl	800aa3a <_Bfree>
 8009f9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fa0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009fa2:	9e07      	ldr	r6, [sp, #28]
 8009fa4:	ea43 0102 	orr.w	r1, r3, r2
 8009fa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009faa:	430b      	orrs	r3, r1
 8009fac:	d10f      	bne.n	8009fce <_dtoa_r+0xa16>
 8009fae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009fb2:	d028      	beq.n	800a006 <_dtoa_r+0xa4e>
 8009fb4:	9b08      	ldr	r3, [sp, #32]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	dd02      	ble.n	8009fc0 <_dtoa_r+0xa08>
 8009fba:	9b04      	ldr	r3, [sp, #16]
 8009fbc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009fc0:	f88b a000 	strb.w	sl, [fp]
 8009fc4:	e77d      	b.n	8009ec2 <_dtoa_r+0x90a>
 8009fc6:	4628      	mov	r0, r5
 8009fc8:	e7bc      	b.n	8009f44 <_dtoa_r+0x98c>
 8009fca:	2201      	movs	r2, #1
 8009fcc:	e7e2      	b.n	8009f94 <_dtoa_r+0x9dc>
 8009fce:	9b08      	ldr	r3, [sp, #32]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	db04      	blt.n	8009fde <_dtoa_r+0xa26>
 8009fd4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009fd6:	430b      	orrs	r3, r1
 8009fd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fda:	430b      	orrs	r3, r1
 8009fdc:	d120      	bne.n	800a020 <_dtoa_r+0xa68>
 8009fde:	2a00      	cmp	r2, #0
 8009fe0:	ddee      	ble.n	8009fc0 <_dtoa_r+0xa08>
 8009fe2:	4641      	mov	r1, r8
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	4648      	mov	r0, r9
 8009fe8:	f000 fec2 	bl	800ad70 <__lshift>
 8009fec:	4621      	mov	r1, r4
 8009fee:	4680      	mov	r8, r0
 8009ff0:	f000 ff2a 	bl	800ae48 <__mcmp>
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	dc03      	bgt.n	800a000 <_dtoa_r+0xa48>
 8009ff8:	d1e2      	bne.n	8009fc0 <_dtoa_r+0xa08>
 8009ffa:	f01a 0f01 	tst.w	sl, #1
 8009ffe:	d0df      	beq.n	8009fc0 <_dtoa_r+0xa08>
 800a000:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a004:	d1d9      	bne.n	8009fba <_dtoa_r+0xa02>
 800a006:	2339      	movs	r3, #57	; 0x39
 800a008:	f88b 3000 	strb.w	r3, [fp]
 800a00c:	4633      	mov	r3, r6
 800a00e:	461e      	mov	r6, r3
 800a010:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a014:	3b01      	subs	r3, #1
 800a016:	2a39      	cmp	r2, #57	; 0x39
 800a018:	d06a      	beq.n	800a0f0 <_dtoa_r+0xb38>
 800a01a:	3201      	adds	r2, #1
 800a01c:	701a      	strb	r2, [r3, #0]
 800a01e:	e750      	b.n	8009ec2 <_dtoa_r+0x90a>
 800a020:	2a00      	cmp	r2, #0
 800a022:	dd07      	ble.n	800a034 <_dtoa_r+0xa7c>
 800a024:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a028:	d0ed      	beq.n	800a006 <_dtoa_r+0xa4e>
 800a02a:	f10a 0301 	add.w	r3, sl, #1
 800a02e:	f88b 3000 	strb.w	r3, [fp]
 800a032:	e746      	b.n	8009ec2 <_dtoa_r+0x90a>
 800a034:	9b07      	ldr	r3, [sp, #28]
 800a036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a038:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d041      	beq.n	800a0c4 <_dtoa_r+0xb0c>
 800a040:	4641      	mov	r1, r8
 800a042:	2300      	movs	r3, #0
 800a044:	220a      	movs	r2, #10
 800a046:	4648      	mov	r0, r9
 800a048:	f000 fd00 	bl	800aa4c <__multadd>
 800a04c:	42af      	cmp	r7, r5
 800a04e:	4680      	mov	r8, r0
 800a050:	f04f 0300 	mov.w	r3, #0
 800a054:	f04f 020a 	mov.w	r2, #10
 800a058:	4639      	mov	r1, r7
 800a05a:	4648      	mov	r0, r9
 800a05c:	d107      	bne.n	800a06e <_dtoa_r+0xab6>
 800a05e:	f000 fcf5 	bl	800aa4c <__multadd>
 800a062:	4607      	mov	r7, r0
 800a064:	4605      	mov	r5, r0
 800a066:	9b07      	ldr	r3, [sp, #28]
 800a068:	3301      	adds	r3, #1
 800a06a:	9307      	str	r3, [sp, #28]
 800a06c:	e776      	b.n	8009f5c <_dtoa_r+0x9a4>
 800a06e:	f000 fced 	bl	800aa4c <__multadd>
 800a072:	4629      	mov	r1, r5
 800a074:	4607      	mov	r7, r0
 800a076:	2300      	movs	r3, #0
 800a078:	220a      	movs	r2, #10
 800a07a:	4648      	mov	r0, r9
 800a07c:	f000 fce6 	bl	800aa4c <__multadd>
 800a080:	4605      	mov	r5, r0
 800a082:	e7f0      	b.n	800a066 <_dtoa_r+0xaae>
 800a084:	9b07      	ldr	r3, [sp, #28]
 800a086:	9304      	str	r3, [sp, #16]
 800a088:	9e06      	ldr	r6, [sp, #24]
 800a08a:	4621      	mov	r1, r4
 800a08c:	4640      	mov	r0, r8
 800a08e:	f7ff fa03 	bl	8009498 <quorem>
 800a092:	9b06      	ldr	r3, [sp, #24]
 800a094:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a098:	f806 ab01 	strb.w	sl, [r6], #1
 800a09c:	1af2      	subs	r2, r6, r3
 800a09e:	9b04      	ldr	r3, [sp, #16]
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	dd07      	ble.n	800a0b4 <_dtoa_r+0xafc>
 800a0a4:	4641      	mov	r1, r8
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	220a      	movs	r2, #10
 800a0aa:	4648      	mov	r0, r9
 800a0ac:	f000 fcce 	bl	800aa4c <__multadd>
 800a0b0:	4680      	mov	r8, r0
 800a0b2:	e7ea      	b.n	800a08a <_dtoa_r+0xad2>
 800a0b4:	9b04      	ldr	r3, [sp, #16]
 800a0b6:	2700      	movs	r7, #0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	bfcc      	ite	gt
 800a0bc:	461e      	movgt	r6, r3
 800a0be:	2601      	movle	r6, #1
 800a0c0:	9b06      	ldr	r3, [sp, #24]
 800a0c2:	441e      	add	r6, r3
 800a0c4:	4641      	mov	r1, r8
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	4648      	mov	r0, r9
 800a0ca:	f000 fe51 	bl	800ad70 <__lshift>
 800a0ce:	4621      	mov	r1, r4
 800a0d0:	4680      	mov	r8, r0
 800a0d2:	f000 feb9 	bl	800ae48 <__mcmp>
 800a0d6:	2800      	cmp	r0, #0
 800a0d8:	dc98      	bgt.n	800a00c <_dtoa_r+0xa54>
 800a0da:	d102      	bne.n	800a0e2 <_dtoa_r+0xb2a>
 800a0dc:	f01a 0f01 	tst.w	sl, #1
 800a0e0:	d194      	bne.n	800a00c <_dtoa_r+0xa54>
 800a0e2:	4633      	mov	r3, r6
 800a0e4:	461e      	mov	r6, r3
 800a0e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0ea:	2a30      	cmp	r2, #48	; 0x30
 800a0ec:	d0fa      	beq.n	800a0e4 <_dtoa_r+0xb2c>
 800a0ee:	e6e8      	b.n	8009ec2 <_dtoa_r+0x90a>
 800a0f0:	9a06      	ldr	r2, [sp, #24]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d18b      	bne.n	800a00e <_dtoa_r+0xa56>
 800a0f6:	9b03      	ldr	r3, [sp, #12]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	9303      	str	r3, [sp, #12]
 800a0fc:	2331      	movs	r3, #49	; 0x31
 800a0fe:	7013      	strb	r3, [r2, #0]
 800a100:	e6df      	b.n	8009ec2 <_dtoa_r+0x90a>
 800a102:	4b0a      	ldr	r3, [pc, #40]	; (800a12c <_dtoa_r+0xb74>)
 800a104:	f7ff baaa 	b.w	800965c <_dtoa_r+0xa4>
 800a108:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	f47f aa8e 	bne.w	800962c <_dtoa_r+0x74>
 800a110:	4b07      	ldr	r3, [pc, #28]	; (800a130 <_dtoa_r+0xb78>)
 800a112:	f7ff baa3 	b.w	800965c <_dtoa_r+0xa4>
 800a116:	9b04      	ldr	r3, [sp, #16]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	dcb5      	bgt.n	800a088 <_dtoa_r+0xad0>
 800a11c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a11e:	2b02      	cmp	r3, #2
 800a120:	f73f aebb 	bgt.w	8009e9a <_dtoa_r+0x8e2>
 800a124:	e7b0      	b.n	800a088 <_dtoa_r+0xad0>
 800a126:	bf00      	nop
 800a128:	0800de0d 	.word	0x0800de0d
 800a12c:	0800ddbe 	.word	0x0800ddbe
 800a130:	0800de04 	.word	0x0800de04

0800a134 <__sflush_r>:
 800a134:	898b      	ldrh	r3, [r1, #12]
 800a136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a13a:	4605      	mov	r5, r0
 800a13c:	0718      	lsls	r0, r3, #28
 800a13e:	460c      	mov	r4, r1
 800a140:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a144:	d45f      	bmi.n	800a206 <__sflush_r+0xd2>
 800a146:	684b      	ldr	r3, [r1, #4]
 800a148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	818a      	strh	r2, [r1, #12]
 800a150:	dc05      	bgt.n	800a15e <__sflush_r+0x2a>
 800a152:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800a154:	2b00      	cmp	r3, #0
 800a156:	dc02      	bgt.n	800a15e <__sflush_r+0x2a>
 800a158:	2000      	movs	r0, #0
 800a15a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a15e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a160:	2e00      	cmp	r6, #0
 800a162:	d0f9      	beq.n	800a158 <__sflush_r+0x24>
 800a164:	2300      	movs	r3, #0
 800a166:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a16a:	682f      	ldr	r7, [r5, #0]
 800a16c:	602b      	str	r3, [r5, #0]
 800a16e:	d036      	beq.n	800a1de <__sflush_r+0xaa>
 800a170:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800a172:	89a3      	ldrh	r3, [r4, #12]
 800a174:	075a      	lsls	r2, r3, #29
 800a176:	d505      	bpl.n	800a184 <__sflush_r+0x50>
 800a178:	6863      	ldr	r3, [r4, #4]
 800a17a:	1ac0      	subs	r0, r0, r3
 800a17c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a17e:	b10b      	cbz	r3, 800a184 <__sflush_r+0x50>
 800a180:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a182:	1ac0      	subs	r0, r0, r3
 800a184:	2300      	movs	r3, #0
 800a186:	4602      	mov	r2, r0
 800a188:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a18a:	4628      	mov	r0, r5
 800a18c:	69e1      	ldr	r1, [r4, #28]
 800a18e:	47b0      	blx	r6
 800a190:	1c43      	adds	r3, r0, #1
 800a192:	89a3      	ldrh	r3, [r4, #12]
 800a194:	d106      	bne.n	800a1a4 <__sflush_r+0x70>
 800a196:	6829      	ldr	r1, [r5, #0]
 800a198:	291d      	cmp	r1, #29
 800a19a:	d830      	bhi.n	800a1fe <__sflush_r+0xca>
 800a19c:	4a2b      	ldr	r2, [pc, #172]	; (800a24c <__sflush_r+0x118>)
 800a19e:	40ca      	lsrs	r2, r1
 800a1a0:	07d6      	lsls	r6, r2, #31
 800a1a2:	d52c      	bpl.n	800a1fe <__sflush_r+0xca>
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a1aa:	b21b      	sxth	r3, r3
 800a1ac:	6062      	str	r2, [r4, #4]
 800a1ae:	6922      	ldr	r2, [r4, #16]
 800a1b0:	04d9      	lsls	r1, r3, #19
 800a1b2:	81a3      	strh	r3, [r4, #12]
 800a1b4:	6022      	str	r2, [r4, #0]
 800a1b6:	d504      	bpl.n	800a1c2 <__sflush_r+0x8e>
 800a1b8:	1c42      	adds	r2, r0, #1
 800a1ba:	d101      	bne.n	800a1c0 <__sflush_r+0x8c>
 800a1bc:	682b      	ldr	r3, [r5, #0]
 800a1be:	b903      	cbnz	r3, 800a1c2 <__sflush_r+0x8e>
 800a1c0:	6520      	str	r0, [r4, #80]	; 0x50
 800a1c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a1c4:	602f      	str	r7, [r5, #0]
 800a1c6:	2900      	cmp	r1, #0
 800a1c8:	d0c6      	beq.n	800a158 <__sflush_r+0x24>
 800a1ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a1ce:	4299      	cmp	r1, r3
 800a1d0:	d002      	beq.n	800a1d8 <__sflush_r+0xa4>
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	f000 f938 	bl	800a448 <_free_r>
 800a1d8:	2000      	movs	r0, #0
 800a1da:	6320      	str	r0, [r4, #48]	; 0x30
 800a1dc:	e7bd      	b.n	800a15a <__sflush_r+0x26>
 800a1de:	69e1      	ldr	r1, [r4, #28]
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	4628      	mov	r0, r5
 800a1e4:	47b0      	blx	r6
 800a1e6:	1c41      	adds	r1, r0, #1
 800a1e8:	d1c3      	bne.n	800a172 <__sflush_r+0x3e>
 800a1ea:	682b      	ldr	r3, [r5, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d0c0      	beq.n	800a172 <__sflush_r+0x3e>
 800a1f0:	2b1d      	cmp	r3, #29
 800a1f2:	d001      	beq.n	800a1f8 <__sflush_r+0xc4>
 800a1f4:	2b16      	cmp	r3, #22
 800a1f6:	d101      	bne.n	800a1fc <__sflush_r+0xc8>
 800a1f8:	602f      	str	r7, [r5, #0]
 800a1fa:	e7ad      	b.n	800a158 <__sflush_r+0x24>
 800a1fc:	89a3      	ldrh	r3, [r4, #12]
 800a1fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a202:	81a3      	strh	r3, [r4, #12]
 800a204:	e7a9      	b.n	800a15a <__sflush_r+0x26>
 800a206:	690f      	ldr	r7, [r1, #16]
 800a208:	2f00      	cmp	r7, #0
 800a20a:	d0a5      	beq.n	800a158 <__sflush_r+0x24>
 800a20c:	079b      	lsls	r3, r3, #30
 800a20e:	bf18      	it	ne
 800a210:	2300      	movne	r3, #0
 800a212:	680e      	ldr	r6, [r1, #0]
 800a214:	bf08      	it	eq
 800a216:	694b      	ldreq	r3, [r1, #20]
 800a218:	eba6 0807 	sub.w	r8, r6, r7
 800a21c:	600f      	str	r7, [r1, #0]
 800a21e:	608b      	str	r3, [r1, #8]
 800a220:	f1b8 0f00 	cmp.w	r8, #0
 800a224:	dd98      	ble.n	800a158 <__sflush_r+0x24>
 800a226:	4643      	mov	r3, r8
 800a228:	463a      	mov	r2, r7
 800a22a:	4628      	mov	r0, r5
 800a22c:	69e1      	ldr	r1, [r4, #28]
 800a22e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a230:	47b0      	blx	r6
 800a232:	2800      	cmp	r0, #0
 800a234:	dc06      	bgt.n	800a244 <__sflush_r+0x110>
 800a236:	89a3      	ldrh	r3, [r4, #12]
 800a238:	f04f 30ff 	mov.w	r0, #4294967295
 800a23c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a240:	81a3      	strh	r3, [r4, #12]
 800a242:	e78a      	b.n	800a15a <__sflush_r+0x26>
 800a244:	4407      	add	r7, r0
 800a246:	eba8 0800 	sub.w	r8, r8, r0
 800a24a:	e7e9      	b.n	800a220 <__sflush_r+0xec>
 800a24c:	20400001 	.word	0x20400001

0800a250 <_fflush_r>:
 800a250:	b538      	push	{r3, r4, r5, lr}
 800a252:	460c      	mov	r4, r1
 800a254:	4605      	mov	r5, r0
 800a256:	b118      	cbz	r0, 800a260 <_fflush_r+0x10>
 800a258:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a25a:	b90b      	cbnz	r3, 800a260 <_fflush_r+0x10>
 800a25c:	f000 f864 	bl	800a328 <__sinit>
 800a260:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a264:	b1b8      	cbz	r0, 800a296 <_fflush_r+0x46>
 800a266:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a268:	07db      	lsls	r3, r3, #31
 800a26a:	d404      	bmi.n	800a276 <_fflush_r+0x26>
 800a26c:	0581      	lsls	r1, r0, #22
 800a26e:	d402      	bmi.n	800a276 <_fflush_r+0x26>
 800a270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a272:	f000 fb19 	bl	800a8a8 <__retarget_lock_acquire_recursive>
 800a276:	4628      	mov	r0, r5
 800a278:	4621      	mov	r1, r4
 800a27a:	f7ff ff5b 	bl	800a134 <__sflush_r>
 800a27e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a280:	4605      	mov	r5, r0
 800a282:	07da      	lsls	r2, r3, #31
 800a284:	d405      	bmi.n	800a292 <_fflush_r+0x42>
 800a286:	89a3      	ldrh	r3, [r4, #12]
 800a288:	059b      	lsls	r3, r3, #22
 800a28a:	d402      	bmi.n	800a292 <_fflush_r+0x42>
 800a28c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a28e:	f000 fb0c 	bl	800a8aa <__retarget_lock_release_recursive>
 800a292:	4628      	mov	r0, r5
 800a294:	bd38      	pop	{r3, r4, r5, pc}
 800a296:	4605      	mov	r5, r0
 800a298:	e7fb      	b.n	800a292 <_fflush_r+0x42>
	...

0800a29c <std>:
 800a29c:	2300      	movs	r3, #0
 800a29e:	b510      	push	{r4, lr}
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	e9c0 3300 	strd	r3, r3, [r0]
 800a2a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2aa:	6083      	str	r3, [r0, #8]
 800a2ac:	8181      	strh	r1, [r0, #12]
 800a2ae:	6643      	str	r3, [r0, #100]	; 0x64
 800a2b0:	81c2      	strh	r2, [r0, #14]
 800a2b2:	6183      	str	r3, [r0, #24]
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	2208      	movs	r2, #8
 800a2b8:	305c      	adds	r0, #92	; 0x5c
 800a2ba:	f7fc faf5 	bl	80068a8 <memset>
 800a2be:	4b07      	ldr	r3, [pc, #28]	; (800a2dc <std+0x40>)
 800a2c0:	61e4      	str	r4, [r4, #28]
 800a2c2:	6223      	str	r3, [r4, #32]
 800a2c4:	4b06      	ldr	r3, [pc, #24]	; (800a2e0 <std+0x44>)
 800a2c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a2ca:	6263      	str	r3, [r4, #36]	; 0x24
 800a2cc:	4b05      	ldr	r3, [pc, #20]	; (800a2e4 <std+0x48>)
 800a2ce:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2d0:	4b05      	ldr	r3, [pc, #20]	; (800a2e8 <std+0x4c>)
 800a2d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d8:	f000 bae4 	b.w	800a8a4 <__retarget_lock_init_recursive>
 800a2dc:	0800b415 	.word	0x0800b415
 800a2e0:	0800b437 	.word	0x0800b437
 800a2e4:	0800b46f 	.word	0x0800b46f
 800a2e8:	0800b493 	.word	0x0800b493

0800a2ec <_cleanup_r>:
 800a2ec:	4901      	ldr	r1, [pc, #4]	; (800a2f4 <_cleanup_r+0x8>)
 800a2ee:	f000 bab5 	b.w	800a85c <_fwalk_reent>
 800a2f2:	bf00      	nop
 800a2f4:	0800c18d 	.word	0x0800c18d

0800a2f8 <__sfp_lock_acquire>:
 800a2f8:	4801      	ldr	r0, [pc, #4]	; (800a300 <__sfp_lock_acquire+0x8>)
 800a2fa:	f000 bad5 	b.w	800a8a8 <__retarget_lock_acquire_recursive>
 800a2fe:	bf00      	nop
 800a300:	200010e0 	.word	0x200010e0

0800a304 <__sfp_lock_release>:
 800a304:	4801      	ldr	r0, [pc, #4]	; (800a30c <__sfp_lock_release+0x8>)
 800a306:	f000 bad0 	b.w	800a8aa <__retarget_lock_release_recursive>
 800a30a:	bf00      	nop
 800a30c:	200010e0 	.word	0x200010e0

0800a310 <__sinit_lock_acquire>:
 800a310:	4801      	ldr	r0, [pc, #4]	; (800a318 <__sinit_lock_acquire+0x8>)
 800a312:	f000 bac9 	b.w	800a8a8 <__retarget_lock_acquire_recursive>
 800a316:	bf00      	nop
 800a318:	200010db 	.word	0x200010db

0800a31c <__sinit_lock_release>:
 800a31c:	4801      	ldr	r0, [pc, #4]	; (800a324 <__sinit_lock_release+0x8>)
 800a31e:	f000 bac4 	b.w	800a8aa <__retarget_lock_release_recursive>
 800a322:	bf00      	nop
 800a324:	200010db 	.word	0x200010db

0800a328 <__sinit>:
 800a328:	b510      	push	{r4, lr}
 800a32a:	4604      	mov	r4, r0
 800a32c:	f7ff fff0 	bl	800a310 <__sinit_lock_acquire>
 800a330:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a332:	b11a      	cbz	r2, 800a33c <__sinit+0x14>
 800a334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a338:	f7ff bff0 	b.w	800a31c <__sinit_lock_release>
 800a33c:	4b0d      	ldr	r3, [pc, #52]	; (800a374 <__sinit+0x4c>)
 800a33e:	2104      	movs	r1, #4
 800a340:	63e3      	str	r3, [r4, #60]	; 0x3c
 800a342:	2303      	movs	r3, #3
 800a344:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800a348:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800a34c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800a350:	6860      	ldr	r0, [r4, #4]
 800a352:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800a356:	f7ff ffa1 	bl	800a29c <std>
 800a35a:	2201      	movs	r2, #1
 800a35c:	2109      	movs	r1, #9
 800a35e:	68a0      	ldr	r0, [r4, #8]
 800a360:	f7ff ff9c 	bl	800a29c <std>
 800a364:	2202      	movs	r2, #2
 800a366:	2112      	movs	r1, #18
 800a368:	68e0      	ldr	r0, [r4, #12]
 800a36a:	f7ff ff97 	bl	800a29c <std>
 800a36e:	2301      	movs	r3, #1
 800a370:	63a3      	str	r3, [r4, #56]	; 0x38
 800a372:	e7df      	b.n	800a334 <__sinit+0xc>
 800a374:	0800a2ed 	.word	0x0800a2ed

0800a378 <__libc_fini_array>:
 800a378:	b538      	push	{r3, r4, r5, lr}
 800a37a:	4d07      	ldr	r5, [pc, #28]	; (800a398 <__libc_fini_array+0x20>)
 800a37c:	4c07      	ldr	r4, [pc, #28]	; (800a39c <__libc_fini_array+0x24>)
 800a37e:	1b64      	subs	r4, r4, r5
 800a380:	10a4      	asrs	r4, r4, #2
 800a382:	b91c      	cbnz	r4, 800a38c <__libc_fini_array+0x14>
 800a384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a388:	f002 b960 	b.w	800c64c <_fini>
 800a38c:	3c01      	subs	r4, #1
 800a38e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a392:	4798      	blx	r3
 800a394:	e7f5      	b.n	800a382 <__libc_fini_array+0xa>
 800a396:	bf00      	nop
 800a398:	0800e154 	.word	0x0800e154
 800a39c:	0800e158 	.word	0x0800e158

0800a3a0 <_malloc_trim_r>:
 800a3a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3a4:	4606      	mov	r6, r0
 800a3a6:	2008      	movs	r0, #8
 800a3a8:	460c      	mov	r4, r1
 800a3aa:	f7fd fd65 	bl	8007e78 <sysconf>
 800a3ae:	4680      	mov	r8, r0
 800a3b0:	4f22      	ldr	r7, [pc, #136]	; (800a43c <_malloc_trim_r+0x9c>)
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	f7fc fa80 	bl	80068b8 <__malloc_lock>
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	685d      	ldr	r5, [r3, #4]
 800a3bc:	f025 0503 	bic.w	r5, r5, #3
 800a3c0:	1b2c      	subs	r4, r5, r4
 800a3c2:	3c11      	subs	r4, #17
 800a3c4:	4444      	add	r4, r8
 800a3c6:	fbb4 f4f8 	udiv	r4, r4, r8
 800a3ca:	3c01      	subs	r4, #1
 800a3cc:	fb08 f404 	mul.w	r4, r8, r4
 800a3d0:	45a0      	cmp	r8, r4
 800a3d2:	dd05      	ble.n	800a3e0 <_malloc_trim_r+0x40>
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	f7fc fa75 	bl	80068c4 <__malloc_unlock>
 800a3da:	2000      	movs	r0, #0
 800a3dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3e0:	2100      	movs	r1, #0
 800a3e2:	4630      	mov	r0, r6
 800a3e4:	f7f7 fef4 	bl	80021d0 <_sbrk_r>
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	442b      	add	r3, r5
 800a3ec:	4298      	cmp	r0, r3
 800a3ee:	d1f1      	bne.n	800a3d4 <_malloc_trim_r+0x34>
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	4261      	negs	r1, r4
 800a3f4:	f7f7 feec 	bl	80021d0 <_sbrk_r>
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	d110      	bne.n	800a41e <_malloc_trim_r+0x7e>
 800a3fc:	2100      	movs	r1, #0
 800a3fe:	4630      	mov	r0, r6
 800a400:	f7f7 fee6 	bl	80021d0 <_sbrk_r>
 800a404:	68ba      	ldr	r2, [r7, #8]
 800a406:	1a83      	subs	r3, r0, r2
 800a408:	2b0f      	cmp	r3, #15
 800a40a:	dde3      	ble.n	800a3d4 <_malloc_trim_r+0x34>
 800a40c:	490c      	ldr	r1, [pc, #48]	; (800a440 <_malloc_trim_r+0xa0>)
 800a40e:	f043 0301 	orr.w	r3, r3, #1
 800a412:	6809      	ldr	r1, [r1, #0]
 800a414:	6053      	str	r3, [r2, #4]
 800a416:	1a40      	subs	r0, r0, r1
 800a418:	490a      	ldr	r1, [pc, #40]	; (800a444 <_malloc_trim_r+0xa4>)
 800a41a:	6008      	str	r0, [r1, #0]
 800a41c:	e7da      	b.n	800a3d4 <_malloc_trim_r+0x34>
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	4a08      	ldr	r2, [pc, #32]	; (800a444 <_malloc_trim_r+0xa4>)
 800a422:	1b2d      	subs	r5, r5, r4
 800a424:	f045 0501 	orr.w	r5, r5, #1
 800a428:	605d      	str	r5, [r3, #4]
 800a42a:	6813      	ldr	r3, [r2, #0]
 800a42c:	4630      	mov	r0, r6
 800a42e:	1b1c      	subs	r4, r3, r4
 800a430:	6014      	str	r4, [r2, #0]
 800a432:	f7fc fa47 	bl	80068c4 <__malloc_unlock>
 800a436:	2001      	movs	r0, #1
 800a438:	e7d0      	b.n	800a3dc <_malloc_trim_r+0x3c>
 800a43a:	bf00      	nop
 800a43c:	200004a8 	.word	0x200004a8
 800a440:	200008b0 	.word	0x200008b0
 800a444:	20000ff4 	.word	0x20000ff4

0800a448 <_free_r>:
 800a448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44a:	4605      	mov	r5, r0
 800a44c:	460f      	mov	r7, r1
 800a44e:	2900      	cmp	r1, #0
 800a450:	f000 80b1 	beq.w	800a5b6 <_free_r+0x16e>
 800a454:	f7fc fa30 	bl	80068b8 <__malloc_lock>
 800a458:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a45c:	4856      	ldr	r0, [pc, #344]	; (800a5b8 <_free_r+0x170>)
 800a45e:	f022 0401 	bic.w	r4, r2, #1
 800a462:	f1a7 0308 	sub.w	r3, r7, #8
 800a466:	eb03 0c04 	add.w	ip, r3, r4
 800a46a:	6881      	ldr	r1, [r0, #8]
 800a46c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a470:	4561      	cmp	r1, ip
 800a472:	f026 0603 	bic.w	r6, r6, #3
 800a476:	f002 0201 	and.w	r2, r2, #1
 800a47a:	d11b      	bne.n	800a4b4 <_free_r+0x6c>
 800a47c:	4434      	add	r4, r6
 800a47e:	b93a      	cbnz	r2, 800a490 <_free_r+0x48>
 800a480:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800a484:	1a9b      	subs	r3, r3, r2
 800a486:	4414      	add	r4, r2
 800a488:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800a48c:	60ca      	str	r2, [r1, #12]
 800a48e:	6091      	str	r1, [r2, #8]
 800a490:	f044 0201 	orr.w	r2, r4, #1
 800a494:	605a      	str	r2, [r3, #4]
 800a496:	6083      	str	r3, [r0, #8]
 800a498:	4b48      	ldr	r3, [pc, #288]	; (800a5bc <_free_r+0x174>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	42a3      	cmp	r3, r4
 800a49e:	d804      	bhi.n	800a4aa <_free_r+0x62>
 800a4a0:	4b47      	ldr	r3, [pc, #284]	; (800a5c0 <_free_r+0x178>)
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	6819      	ldr	r1, [r3, #0]
 800a4a6:	f7ff ff7b 	bl	800a3a0 <_malloc_trim_r>
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a4b0:	f7fc ba08 	b.w	80068c4 <__malloc_unlock>
 800a4b4:	f8cc 6004 	str.w	r6, [ip, #4]
 800a4b8:	2a00      	cmp	r2, #0
 800a4ba:	d138      	bne.n	800a52e <_free_r+0xe6>
 800a4bc:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800a4c0:	f100 0708 	add.w	r7, r0, #8
 800a4c4:	1a5b      	subs	r3, r3, r1
 800a4c6:	440c      	add	r4, r1
 800a4c8:	6899      	ldr	r1, [r3, #8]
 800a4ca:	42b9      	cmp	r1, r7
 800a4cc:	d031      	beq.n	800a532 <_free_r+0xea>
 800a4ce:	68df      	ldr	r7, [r3, #12]
 800a4d0:	60cf      	str	r7, [r1, #12]
 800a4d2:	60b9      	str	r1, [r7, #8]
 800a4d4:	eb0c 0106 	add.w	r1, ip, r6
 800a4d8:	6849      	ldr	r1, [r1, #4]
 800a4da:	07c9      	lsls	r1, r1, #31
 800a4dc:	d40b      	bmi.n	800a4f6 <_free_r+0xae>
 800a4de:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800a4e2:	4434      	add	r4, r6
 800a4e4:	bb3a      	cbnz	r2, 800a536 <_free_r+0xee>
 800a4e6:	4e37      	ldr	r6, [pc, #220]	; (800a5c4 <_free_r+0x17c>)
 800a4e8:	42b1      	cmp	r1, r6
 800a4ea:	d124      	bne.n	800a536 <_free_r+0xee>
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4f2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a4f6:	f044 0101 	orr.w	r1, r4, #1
 800a4fa:	6059      	str	r1, [r3, #4]
 800a4fc:	511c      	str	r4, [r3, r4]
 800a4fe:	2a00      	cmp	r2, #0
 800a500:	d1d3      	bne.n	800a4aa <_free_r+0x62>
 800a502:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800a506:	d21b      	bcs.n	800a540 <_free_r+0xf8>
 800a508:	0961      	lsrs	r1, r4, #5
 800a50a:	08e2      	lsrs	r2, r4, #3
 800a50c:	2401      	movs	r4, #1
 800a50e:	408c      	lsls	r4, r1
 800a510:	6841      	ldr	r1, [r0, #4]
 800a512:	3201      	adds	r2, #1
 800a514:	430c      	orrs	r4, r1
 800a516:	6044      	str	r4, [r0, #4]
 800a518:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800a51c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800a520:	3908      	subs	r1, #8
 800a522:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800a526:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800a52a:	60e3      	str	r3, [r4, #12]
 800a52c:	e7bd      	b.n	800a4aa <_free_r+0x62>
 800a52e:	2200      	movs	r2, #0
 800a530:	e7d0      	b.n	800a4d4 <_free_r+0x8c>
 800a532:	2201      	movs	r2, #1
 800a534:	e7ce      	b.n	800a4d4 <_free_r+0x8c>
 800a536:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800a53a:	60ce      	str	r6, [r1, #12]
 800a53c:	60b1      	str	r1, [r6, #8]
 800a53e:	e7da      	b.n	800a4f6 <_free_r+0xae>
 800a540:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800a544:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800a548:	d214      	bcs.n	800a574 <_free_r+0x12c>
 800a54a:	09a2      	lsrs	r2, r4, #6
 800a54c:	3238      	adds	r2, #56	; 0x38
 800a54e:	1c51      	adds	r1, r2, #1
 800a550:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800a554:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800a558:	428e      	cmp	r6, r1
 800a55a:	d125      	bne.n	800a5a8 <_free_r+0x160>
 800a55c:	2401      	movs	r4, #1
 800a55e:	1092      	asrs	r2, r2, #2
 800a560:	fa04 f202 	lsl.w	r2, r4, r2
 800a564:	6844      	ldr	r4, [r0, #4]
 800a566:	4322      	orrs	r2, r4
 800a568:	6042      	str	r2, [r0, #4]
 800a56a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800a56e:	60b3      	str	r3, [r6, #8]
 800a570:	60cb      	str	r3, [r1, #12]
 800a572:	e79a      	b.n	800a4aa <_free_r+0x62>
 800a574:	2a14      	cmp	r2, #20
 800a576:	d801      	bhi.n	800a57c <_free_r+0x134>
 800a578:	325b      	adds	r2, #91	; 0x5b
 800a57a:	e7e8      	b.n	800a54e <_free_r+0x106>
 800a57c:	2a54      	cmp	r2, #84	; 0x54
 800a57e:	d802      	bhi.n	800a586 <_free_r+0x13e>
 800a580:	0b22      	lsrs	r2, r4, #12
 800a582:	326e      	adds	r2, #110	; 0x6e
 800a584:	e7e3      	b.n	800a54e <_free_r+0x106>
 800a586:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a58a:	d802      	bhi.n	800a592 <_free_r+0x14a>
 800a58c:	0be2      	lsrs	r2, r4, #15
 800a58e:	3277      	adds	r2, #119	; 0x77
 800a590:	e7dd      	b.n	800a54e <_free_r+0x106>
 800a592:	f240 5154 	movw	r1, #1364	; 0x554
 800a596:	428a      	cmp	r2, r1
 800a598:	bf96      	itet	ls
 800a59a:	0ca2      	lsrls	r2, r4, #18
 800a59c:	227e      	movhi	r2, #126	; 0x7e
 800a59e:	327c      	addls	r2, #124	; 0x7c
 800a5a0:	e7d5      	b.n	800a54e <_free_r+0x106>
 800a5a2:	6889      	ldr	r1, [r1, #8]
 800a5a4:	428e      	cmp	r6, r1
 800a5a6:	d004      	beq.n	800a5b2 <_free_r+0x16a>
 800a5a8:	684a      	ldr	r2, [r1, #4]
 800a5aa:	f022 0203 	bic.w	r2, r2, #3
 800a5ae:	42a2      	cmp	r2, r4
 800a5b0:	d8f7      	bhi.n	800a5a2 <_free_r+0x15a>
 800a5b2:	68ce      	ldr	r6, [r1, #12]
 800a5b4:	e7d9      	b.n	800a56a <_free_r+0x122>
 800a5b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5b8:	200004a8 	.word	0x200004a8
 800a5bc:	200008b4 	.word	0x200008b4
 800a5c0:	20001024 	.word	0x20001024
 800a5c4:	200004b0 	.word	0x200004b0

0800a5c8 <__sfvwrite_r>:
 800a5c8:	6893      	ldr	r3, [r2, #8]
 800a5ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ce:	4606      	mov	r6, r0
 800a5d0:	460c      	mov	r4, r1
 800a5d2:	4690      	mov	r8, r2
 800a5d4:	b91b      	cbnz	r3, 800a5de <__sfvwrite_r+0x16>
 800a5d6:	2000      	movs	r0, #0
 800a5d8:	b003      	add	sp, #12
 800a5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5de:	898b      	ldrh	r3, [r1, #12]
 800a5e0:	0718      	lsls	r0, r3, #28
 800a5e2:	d550      	bpl.n	800a686 <__sfvwrite_r+0xbe>
 800a5e4:	690b      	ldr	r3, [r1, #16]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d04d      	beq.n	800a686 <__sfvwrite_r+0xbe>
 800a5ea:	89a3      	ldrh	r3, [r4, #12]
 800a5ec:	f8d8 7000 	ldr.w	r7, [r8]
 800a5f0:	f013 0902 	ands.w	r9, r3, #2
 800a5f4:	d16c      	bne.n	800a6d0 <__sfvwrite_r+0x108>
 800a5f6:	f013 0301 	ands.w	r3, r3, #1
 800a5fa:	f000 809c 	beq.w	800a736 <__sfvwrite_r+0x16e>
 800a5fe:	4648      	mov	r0, r9
 800a600:	46ca      	mov	sl, r9
 800a602:	46cb      	mov	fp, r9
 800a604:	f1bb 0f00 	cmp.w	fp, #0
 800a608:	f000 8103 	beq.w	800a812 <__sfvwrite_r+0x24a>
 800a60c:	b950      	cbnz	r0, 800a624 <__sfvwrite_r+0x5c>
 800a60e:	465a      	mov	r2, fp
 800a610:	210a      	movs	r1, #10
 800a612:	4650      	mov	r0, sl
 800a614:	f000 f9b6 	bl	800a984 <memchr>
 800a618:	2800      	cmp	r0, #0
 800a61a:	f000 80ff 	beq.w	800a81c <__sfvwrite_r+0x254>
 800a61e:	3001      	adds	r0, #1
 800a620:	eba0 090a 	sub.w	r9, r0, sl
 800a624:	6820      	ldr	r0, [r4, #0]
 800a626:	6921      	ldr	r1, [r4, #16]
 800a628:	45d9      	cmp	r9, fp
 800a62a:	464a      	mov	r2, r9
 800a62c:	bf28      	it	cs
 800a62e:	465a      	movcs	r2, fp
 800a630:	4288      	cmp	r0, r1
 800a632:	6963      	ldr	r3, [r4, #20]
 800a634:	f240 80f5 	bls.w	800a822 <__sfvwrite_r+0x25a>
 800a638:	68a5      	ldr	r5, [r4, #8]
 800a63a:	441d      	add	r5, r3
 800a63c:	42aa      	cmp	r2, r5
 800a63e:	f340 80f0 	ble.w	800a822 <__sfvwrite_r+0x25a>
 800a642:	4651      	mov	r1, sl
 800a644:	462a      	mov	r2, r5
 800a646:	f000 f9b9 	bl	800a9bc <memmove>
 800a64a:	6823      	ldr	r3, [r4, #0]
 800a64c:	4621      	mov	r1, r4
 800a64e:	442b      	add	r3, r5
 800a650:	4630      	mov	r0, r6
 800a652:	6023      	str	r3, [r4, #0]
 800a654:	f7ff fdfc 	bl	800a250 <_fflush_r>
 800a658:	2800      	cmp	r0, #0
 800a65a:	d167      	bne.n	800a72c <__sfvwrite_r+0x164>
 800a65c:	ebb9 0905 	subs.w	r9, r9, r5
 800a660:	f040 80f7 	bne.w	800a852 <__sfvwrite_r+0x28a>
 800a664:	4621      	mov	r1, r4
 800a666:	4630      	mov	r0, r6
 800a668:	f7ff fdf2 	bl	800a250 <_fflush_r>
 800a66c:	2800      	cmp	r0, #0
 800a66e:	d15d      	bne.n	800a72c <__sfvwrite_r+0x164>
 800a670:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800a674:	44aa      	add	sl, r5
 800a676:	ebab 0b05 	sub.w	fp, fp, r5
 800a67a:	1b55      	subs	r5, r2, r5
 800a67c:	f8c8 5008 	str.w	r5, [r8, #8]
 800a680:	2d00      	cmp	r5, #0
 800a682:	d1bf      	bne.n	800a604 <__sfvwrite_r+0x3c>
 800a684:	e7a7      	b.n	800a5d6 <__sfvwrite_r+0xe>
 800a686:	4621      	mov	r1, r4
 800a688:	4630      	mov	r0, r6
 800a68a:	f7fe fe9d 	bl	80093c8 <__swsetup_r>
 800a68e:	2800      	cmp	r0, #0
 800a690:	d0ab      	beq.n	800a5ea <__sfvwrite_r+0x22>
 800a692:	f04f 30ff 	mov.w	r0, #4294967295
 800a696:	e79f      	b.n	800a5d8 <__sfvwrite_r+0x10>
 800a698:	e9d7 b900 	ldrd	fp, r9, [r7]
 800a69c:	3708      	adds	r7, #8
 800a69e:	f1b9 0f00 	cmp.w	r9, #0
 800a6a2:	d0f9      	beq.n	800a698 <__sfvwrite_r+0xd0>
 800a6a4:	45d1      	cmp	r9, sl
 800a6a6:	464b      	mov	r3, r9
 800a6a8:	465a      	mov	r2, fp
 800a6aa:	bf28      	it	cs
 800a6ac:	4653      	movcs	r3, sl
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	69e1      	ldr	r1, [r4, #28]
 800a6b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a6b4:	47a8      	blx	r5
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	dd38      	ble.n	800a72c <__sfvwrite_r+0x164>
 800a6ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a6be:	4483      	add	fp, r0
 800a6c0:	eba9 0900 	sub.w	r9, r9, r0
 800a6c4:	1a18      	subs	r0, r3, r0
 800a6c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6ca:	2800      	cmp	r0, #0
 800a6cc:	d1e7      	bne.n	800a69e <__sfvwrite_r+0xd6>
 800a6ce:	e782      	b.n	800a5d6 <__sfvwrite_r+0xe>
 800a6d0:	f04f 0b00 	mov.w	fp, #0
 800a6d4:	f8df a180 	ldr.w	sl, [pc, #384]	; 800a858 <__sfvwrite_r+0x290>
 800a6d8:	46d9      	mov	r9, fp
 800a6da:	e7e0      	b.n	800a69e <__sfvwrite_r+0xd6>
 800a6dc:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	f1ba 0f00 	cmp.w	sl, #0
 800a6e6:	d0f9      	beq.n	800a6dc <__sfvwrite_r+0x114>
 800a6e8:	89a3      	ldrh	r3, [r4, #12]
 800a6ea:	68a2      	ldr	r2, [r4, #8]
 800a6ec:	0599      	lsls	r1, r3, #22
 800a6ee:	6820      	ldr	r0, [r4, #0]
 800a6f0:	d563      	bpl.n	800a7ba <__sfvwrite_r+0x1f2>
 800a6f2:	4552      	cmp	r2, sl
 800a6f4:	d836      	bhi.n	800a764 <__sfvwrite_r+0x19c>
 800a6f6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800a6fa:	d033      	beq.n	800a764 <__sfvwrite_r+0x19c>
 800a6fc:	6921      	ldr	r1, [r4, #16]
 800a6fe:	6965      	ldr	r5, [r4, #20]
 800a700:	eba0 0b01 	sub.w	fp, r0, r1
 800a704:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a708:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a70c:	f10b 0201 	add.w	r2, fp, #1
 800a710:	106d      	asrs	r5, r5, #1
 800a712:	4452      	add	r2, sl
 800a714:	4295      	cmp	r5, r2
 800a716:	bf38      	it	cc
 800a718:	4615      	movcc	r5, r2
 800a71a:	055b      	lsls	r3, r3, #21
 800a71c:	d53d      	bpl.n	800a79a <__sfvwrite_r+0x1d2>
 800a71e:	4629      	mov	r1, r5
 800a720:	4630      	mov	r0, r6
 800a722:	f7fb fe7f 	bl	8006424 <_malloc_r>
 800a726:	b948      	cbnz	r0, 800a73c <__sfvwrite_r+0x174>
 800a728:	230c      	movs	r3, #12
 800a72a:	6033      	str	r3, [r6, #0]
 800a72c:	89a3      	ldrh	r3, [r4, #12]
 800a72e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a732:	81a3      	strh	r3, [r4, #12]
 800a734:	e7ad      	b.n	800a692 <__sfvwrite_r+0xca>
 800a736:	4699      	mov	r9, r3
 800a738:	469a      	mov	sl, r3
 800a73a:	e7d2      	b.n	800a6e2 <__sfvwrite_r+0x11a>
 800a73c:	465a      	mov	r2, fp
 800a73e:	6921      	ldr	r1, [r4, #16]
 800a740:	9001      	str	r0, [sp, #4]
 800a742:	f000 f92d 	bl	800a9a0 <memcpy>
 800a746:	89a2      	ldrh	r2, [r4, #12]
 800a748:	9b01      	ldr	r3, [sp, #4]
 800a74a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a74e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a752:	81a2      	strh	r2, [r4, #12]
 800a754:	4652      	mov	r2, sl
 800a756:	6123      	str	r3, [r4, #16]
 800a758:	6165      	str	r5, [r4, #20]
 800a75a:	445b      	add	r3, fp
 800a75c:	eba5 050b 	sub.w	r5, r5, fp
 800a760:	6023      	str	r3, [r4, #0]
 800a762:	60a5      	str	r5, [r4, #8]
 800a764:	4552      	cmp	r2, sl
 800a766:	bf28      	it	cs
 800a768:	4652      	movcs	r2, sl
 800a76a:	4655      	mov	r5, sl
 800a76c:	4649      	mov	r1, r9
 800a76e:	6820      	ldr	r0, [r4, #0]
 800a770:	9201      	str	r2, [sp, #4]
 800a772:	f000 f923 	bl	800a9bc <memmove>
 800a776:	68a3      	ldr	r3, [r4, #8]
 800a778:	9a01      	ldr	r2, [sp, #4]
 800a77a:	1a9b      	subs	r3, r3, r2
 800a77c:	60a3      	str	r3, [r4, #8]
 800a77e:	6823      	ldr	r3, [r4, #0]
 800a780:	441a      	add	r2, r3
 800a782:	6022      	str	r2, [r4, #0]
 800a784:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800a788:	44a9      	add	r9, r5
 800a78a:	ebaa 0a05 	sub.w	sl, sl, r5
 800a78e:	1b45      	subs	r5, r0, r5
 800a790:	f8c8 5008 	str.w	r5, [r8, #8]
 800a794:	2d00      	cmp	r5, #0
 800a796:	d1a4      	bne.n	800a6e2 <__sfvwrite_r+0x11a>
 800a798:	e71d      	b.n	800a5d6 <__sfvwrite_r+0xe>
 800a79a:	462a      	mov	r2, r5
 800a79c:	4630      	mov	r0, r6
 800a79e:	f000 fc5b 	bl	800b058 <_realloc_r>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	d1d5      	bne.n	800a754 <__sfvwrite_r+0x18c>
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	6921      	ldr	r1, [r4, #16]
 800a7ac:	f7ff fe4c 	bl	800a448 <_free_r>
 800a7b0:	89a3      	ldrh	r3, [r4, #12]
 800a7b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a7b6:	81a3      	strh	r3, [r4, #12]
 800a7b8:	e7b6      	b.n	800a728 <__sfvwrite_r+0x160>
 800a7ba:	6923      	ldr	r3, [r4, #16]
 800a7bc:	4283      	cmp	r3, r0
 800a7be:	d302      	bcc.n	800a7c6 <__sfvwrite_r+0x1fe>
 800a7c0:	6961      	ldr	r1, [r4, #20]
 800a7c2:	4551      	cmp	r1, sl
 800a7c4:	d915      	bls.n	800a7f2 <__sfvwrite_r+0x22a>
 800a7c6:	4552      	cmp	r2, sl
 800a7c8:	bf28      	it	cs
 800a7ca:	4652      	movcs	r2, sl
 800a7cc:	4615      	mov	r5, r2
 800a7ce:	4649      	mov	r1, r9
 800a7d0:	f000 f8f4 	bl	800a9bc <memmove>
 800a7d4:	68a3      	ldr	r3, [r4, #8]
 800a7d6:	6822      	ldr	r2, [r4, #0]
 800a7d8:	1b5b      	subs	r3, r3, r5
 800a7da:	442a      	add	r2, r5
 800a7dc:	60a3      	str	r3, [r4, #8]
 800a7de:	6022      	str	r2, [r4, #0]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d1cf      	bne.n	800a784 <__sfvwrite_r+0x1bc>
 800a7e4:	4621      	mov	r1, r4
 800a7e6:	4630      	mov	r0, r6
 800a7e8:	f7ff fd32 	bl	800a250 <_fflush_r>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	d0c9      	beq.n	800a784 <__sfvwrite_r+0x1bc>
 800a7f0:	e79c      	b.n	800a72c <__sfvwrite_r+0x164>
 800a7f2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a7f6:	459a      	cmp	sl, r3
 800a7f8:	bf38      	it	cc
 800a7fa:	4653      	movcc	r3, sl
 800a7fc:	fb93 f3f1 	sdiv	r3, r3, r1
 800a800:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a802:	434b      	muls	r3, r1
 800a804:	464a      	mov	r2, r9
 800a806:	4630      	mov	r0, r6
 800a808:	69e1      	ldr	r1, [r4, #28]
 800a80a:	47a8      	blx	r5
 800a80c:	1e05      	subs	r5, r0, #0
 800a80e:	dcb9      	bgt.n	800a784 <__sfvwrite_r+0x1bc>
 800a810:	e78c      	b.n	800a72c <__sfvwrite_r+0x164>
 800a812:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a816:	2000      	movs	r0, #0
 800a818:	3708      	adds	r7, #8
 800a81a:	e6f3      	b.n	800a604 <__sfvwrite_r+0x3c>
 800a81c:	f10b 0901 	add.w	r9, fp, #1
 800a820:	e700      	b.n	800a624 <__sfvwrite_r+0x5c>
 800a822:	4293      	cmp	r3, r2
 800a824:	dc08      	bgt.n	800a838 <__sfvwrite_r+0x270>
 800a826:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a828:	4652      	mov	r2, sl
 800a82a:	4630      	mov	r0, r6
 800a82c:	69e1      	ldr	r1, [r4, #28]
 800a82e:	47a8      	blx	r5
 800a830:	1e05      	subs	r5, r0, #0
 800a832:	f73f af13 	bgt.w	800a65c <__sfvwrite_r+0x94>
 800a836:	e779      	b.n	800a72c <__sfvwrite_r+0x164>
 800a838:	4651      	mov	r1, sl
 800a83a:	9201      	str	r2, [sp, #4]
 800a83c:	f000 f8be 	bl	800a9bc <memmove>
 800a840:	9a01      	ldr	r2, [sp, #4]
 800a842:	68a3      	ldr	r3, [r4, #8]
 800a844:	4615      	mov	r5, r2
 800a846:	1a9b      	subs	r3, r3, r2
 800a848:	60a3      	str	r3, [r4, #8]
 800a84a:	6823      	ldr	r3, [r4, #0]
 800a84c:	4413      	add	r3, r2
 800a84e:	6023      	str	r3, [r4, #0]
 800a850:	e704      	b.n	800a65c <__sfvwrite_r+0x94>
 800a852:	2001      	movs	r0, #1
 800a854:	e70c      	b.n	800a670 <__sfvwrite_r+0xa8>
 800a856:	bf00      	nop
 800a858:	7ffffc00 	.word	0x7ffffc00

0800a85c <_fwalk_reent>:
 800a85c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a860:	4606      	mov	r6, r0
 800a862:	4688      	mov	r8, r1
 800a864:	2700      	movs	r7, #0
 800a866:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800a86a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a86e:	f1b9 0901 	subs.w	r9, r9, #1
 800a872:	d505      	bpl.n	800a880 <_fwalk_reent+0x24>
 800a874:	6824      	ldr	r4, [r4, #0]
 800a876:	2c00      	cmp	r4, #0
 800a878:	d1f7      	bne.n	800a86a <_fwalk_reent+0xe>
 800a87a:	4638      	mov	r0, r7
 800a87c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a880:	89ab      	ldrh	r3, [r5, #12]
 800a882:	2b01      	cmp	r3, #1
 800a884:	d907      	bls.n	800a896 <_fwalk_reent+0x3a>
 800a886:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a88a:	3301      	adds	r3, #1
 800a88c:	d003      	beq.n	800a896 <_fwalk_reent+0x3a>
 800a88e:	4629      	mov	r1, r5
 800a890:	4630      	mov	r0, r6
 800a892:	47c0      	blx	r8
 800a894:	4307      	orrs	r7, r0
 800a896:	3568      	adds	r5, #104	; 0x68
 800a898:	e7e9      	b.n	800a86e <_fwalk_reent+0x12>
	...

0800a89c <_localeconv_r>:
 800a89c:	4800      	ldr	r0, [pc, #0]	; (800a8a0 <_localeconv_r+0x4>)
 800a89e:	4770      	bx	lr
 800a8a0:	200009ac 	.word	0x200009ac

0800a8a4 <__retarget_lock_init_recursive>:
 800a8a4:	4770      	bx	lr

0800a8a6 <__retarget_lock_close_recursive>:
 800a8a6:	4770      	bx	lr

0800a8a8 <__retarget_lock_acquire_recursive>:
 800a8a8:	4770      	bx	lr

0800a8aa <__retarget_lock_release_recursive>:
 800a8aa:	4770      	bx	lr

0800a8ac <__swhatbuf_r>:
 800a8ac:	b570      	push	{r4, r5, r6, lr}
 800a8ae:	460e      	mov	r6, r1
 800a8b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8b4:	4614      	mov	r4, r2
 800a8b6:	2900      	cmp	r1, #0
 800a8b8:	461d      	mov	r5, r3
 800a8ba:	b096      	sub	sp, #88	; 0x58
 800a8bc:	da09      	bge.n	800a8d2 <__swhatbuf_r+0x26>
 800a8be:	2200      	movs	r2, #0
 800a8c0:	89b3      	ldrh	r3, [r6, #12]
 800a8c2:	602a      	str	r2, [r5, #0]
 800a8c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a8c8:	d116      	bne.n	800a8f8 <__swhatbuf_r+0x4c>
 800a8ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8ce:	6023      	str	r3, [r4, #0]
 800a8d0:	e015      	b.n	800a8fe <__swhatbuf_r+0x52>
 800a8d2:	466a      	mov	r2, sp
 800a8d4:	f001 fd2e 	bl	800c334 <_fstat_r>
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	dbf0      	blt.n	800a8be <__swhatbuf_r+0x12>
 800a8dc:	9a01      	ldr	r2, [sp, #4]
 800a8de:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a8e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a8e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a8ea:	425a      	negs	r2, r3
 800a8ec:	415a      	adcs	r2, r3
 800a8ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8f2:	602a      	str	r2, [r5, #0]
 800a8f4:	6023      	str	r3, [r4, #0]
 800a8f6:	e002      	b.n	800a8fe <__swhatbuf_r+0x52>
 800a8f8:	2340      	movs	r3, #64	; 0x40
 800a8fa:	4610      	mov	r0, r2
 800a8fc:	6023      	str	r3, [r4, #0]
 800a8fe:	b016      	add	sp, #88	; 0x58
 800a900:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a904 <__smakebuf_r>:
 800a904:	898b      	ldrh	r3, [r1, #12]
 800a906:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a908:	079d      	lsls	r5, r3, #30
 800a90a:	4606      	mov	r6, r0
 800a90c:	460c      	mov	r4, r1
 800a90e:	d507      	bpl.n	800a920 <__smakebuf_r+0x1c>
 800a910:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800a914:	6023      	str	r3, [r4, #0]
 800a916:	6123      	str	r3, [r4, #16]
 800a918:	2301      	movs	r3, #1
 800a91a:	6163      	str	r3, [r4, #20]
 800a91c:	b002      	add	sp, #8
 800a91e:	bd70      	pop	{r4, r5, r6, pc}
 800a920:	466a      	mov	r2, sp
 800a922:	ab01      	add	r3, sp, #4
 800a924:	f7ff ffc2 	bl	800a8ac <__swhatbuf_r>
 800a928:	9900      	ldr	r1, [sp, #0]
 800a92a:	4605      	mov	r5, r0
 800a92c:	4630      	mov	r0, r6
 800a92e:	f7fb fd79 	bl	8006424 <_malloc_r>
 800a932:	b948      	cbnz	r0, 800a948 <__smakebuf_r+0x44>
 800a934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a938:	059a      	lsls	r2, r3, #22
 800a93a:	d4ef      	bmi.n	800a91c <__smakebuf_r+0x18>
 800a93c:	f023 0303 	bic.w	r3, r3, #3
 800a940:	f043 0302 	orr.w	r3, r3, #2
 800a944:	81a3      	strh	r3, [r4, #12]
 800a946:	e7e3      	b.n	800a910 <__smakebuf_r+0xc>
 800a948:	4b0d      	ldr	r3, [pc, #52]	; (800a980 <__smakebuf_r+0x7c>)
 800a94a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800a94c:	89a3      	ldrh	r3, [r4, #12]
 800a94e:	6020      	str	r0, [r4, #0]
 800a950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a954:	81a3      	strh	r3, [r4, #12]
 800a956:	9b00      	ldr	r3, [sp, #0]
 800a958:	6120      	str	r0, [r4, #16]
 800a95a:	6163      	str	r3, [r4, #20]
 800a95c:	9b01      	ldr	r3, [sp, #4]
 800a95e:	b15b      	cbz	r3, 800a978 <__smakebuf_r+0x74>
 800a960:	4630      	mov	r0, r6
 800a962:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a966:	f001 fcf7 	bl	800c358 <_isatty_r>
 800a96a:	b128      	cbz	r0, 800a978 <__smakebuf_r+0x74>
 800a96c:	89a3      	ldrh	r3, [r4, #12]
 800a96e:	f023 0303 	bic.w	r3, r3, #3
 800a972:	f043 0301 	orr.w	r3, r3, #1
 800a976:	81a3      	strh	r3, [r4, #12]
 800a978:	89a0      	ldrh	r0, [r4, #12]
 800a97a:	4305      	orrs	r5, r0
 800a97c:	81a5      	strh	r5, [r4, #12]
 800a97e:	e7cd      	b.n	800a91c <__smakebuf_r+0x18>
 800a980:	0800a2ed 	.word	0x0800a2ed

0800a984 <memchr>:
 800a984:	4603      	mov	r3, r0
 800a986:	b510      	push	{r4, lr}
 800a988:	b2c9      	uxtb	r1, r1
 800a98a:	4402      	add	r2, r0
 800a98c:	4293      	cmp	r3, r2
 800a98e:	4618      	mov	r0, r3
 800a990:	d101      	bne.n	800a996 <memchr+0x12>
 800a992:	2000      	movs	r0, #0
 800a994:	e003      	b.n	800a99e <memchr+0x1a>
 800a996:	7804      	ldrb	r4, [r0, #0]
 800a998:	3301      	adds	r3, #1
 800a99a:	428c      	cmp	r4, r1
 800a99c:	d1f6      	bne.n	800a98c <memchr+0x8>
 800a99e:	bd10      	pop	{r4, pc}

0800a9a0 <memcpy>:
 800a9a0:	440a      	add	r2, r1
 800a9a2:	4291      	cmp	r1, r2
 800a9a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9a8:	d100      	bne.n	800a9ac <memcpy+0xc>
 800a9aa:	4770      	bx	lr
 800a9ac:	b510      	push	{r4, lr}
 800a9ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9b2:	4291      	cmp	r1, r2
 800a9b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9b8:	d1f9      	bne.n	800a9ae <memcpy+0xe>
 800a9ba:	bd10      	pop	{r4, pc}

0800a9bc <memmove>:
 800a9bc:	4288      	cmp	r0, r1
 800a9be:	b510      	push	{r4, lr}
 800a9c0:	eb01 0402 	add.w	r4, r1, r2
 800a9c4:	d902      	bls.n	800a9cc <memmove+0x10>
 800a9c6:	4284      	cmp	r4, r0
 800a9c8:	4623      	mov	r3, r4
 800a9ca:	d807      	bhi.n	800a9dc <memmove+0x20>
 800a9cc:	1e43      	subs	r3, r0, #1
 800a9ce:	42a1      	cmp	r1, r4
 800a9d0:	d008      	beq.n	800a9e4 <memmove+0x28>
 800a9d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a9d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a9da:	e7f8      	b.n	800a9ce <memmove+0x12>
 800a9dc:	4601      	mov	r1, r0
 800a9de:	4402      	add	r2, r0
 800a9e0:	428a      	cmp	r2, r1
 800a9e2:	d100      	bne.n	800a9e6 <memmove+0x2a>
 800a9e4:	bd10      	pop	{r4, pc}
 800a9e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a9ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a9ee:	e7f7      	b.n	800a9e0 <memmove+0x24>

0800a9f0 <_Balloc>:
 800a9f0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a9f2:	b570      	push	{r4, r5, r6, lr}
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	460c      	mov	r4, r1
 800a9f8:	b17b      	cbz	r3, 800aa1a <_Balloc+0x2a>
 800a9fa:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800a9fc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800aa00:	b9a0      	cbnz	r0, 800aa2c <_Balloc+0x3c>
 800aa02:	2101      	movs	r1, #1
 800aa04:	fa01 f604 	lsl.w	r6, r1, r4
 800aa08:	1d72      	adds	r2, r6, #5
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	0092      	lsls	r2, r2, #2
 800aa0e:	f001 fb7f 	bl	800c110 <_calloc_r>
 800aa12:	b148      	cbz	r0, 800aa28 <_Balloc+0x38>
 800aa14:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800aa18:	e00b      	b.n	800aa32 <_Balloc+0x42>
 800aa1a:	2221      	movs	r2, #33	; 0x21
 800aa1c:	2104      	movs	r1, #4
 800aa1e:	f001 fb77 	bl	800c110 <_calloc_r>
 800aa22:	64e8      	str	r0, [r5, #76]	; 0x4c
 800aa24:	2800      	cmp	r0, #0
 800aa26:	d1e8      	bne.n	800a9fa <_Balloc+0xa>
 800aa28:	2000      	movs	r0, #0
 800aa2a:	bd70      	pop	{r4, r5, r6, pc}
 800aa2c:	6802      	ldr	r2, [r0, #0]
 800aa2e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800aa32:	2300      	movs	r3, #0
 800aa34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa38:	e7f7      	b.n	800aa2a <_Balloc+0x3a>

0800aa3a <_Bfree>:
 800aa3a:	b131      	cbz	r1, 800aa4a <_Bfree+0x10>
 800aa3c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800aa3e:	684a      	ldr	r2, [r1, #4]
 800aa40:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800aa44:	6008      	str	r0, [r1, #0]
 800aa46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aa4a:	4770      	bx	lr

0800aa4c <__multadd>:
 800aa4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa50:	4698      	mov	r8, r3
 800aa52:	460c      	mov	r4, r1
 800aa54:	2300      	movs	r3, #0
 800aa56:	690e      	ldr	r6, [r1, #16]
 800aa58:	4607      	mov	r7, r0
 800aa5a:	f101 0014 	add.w	r0, r1, #20
 800aa5e:	6805      	ldr	r5, [r0, #0]
 800aa60:	3301      	adds	r3, #1
 800aa62:	b2a9      	uxth	r1, r5
 800aa64:	fb02 8101 	mla	r1, r2, r1, r8
 800aa68:	0c2d      	lsrs	r5, r5, #16
 800aa6a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800aa6e:	fb02 c505 	mla	r5, r2, r5, ip
 800aa72:	b289      	uxth	r1, r1
 800aa74:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800aa78:	429e      	cmp	r6, r3
 800aa7a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800aa7e:	f840 1b04 	str.w	r1, [r0], #4
 800aa82:	dcec      	bgt.n	800aa5e <__multadd+0x12>
 800aa84:	f1b8 0f00 	cmp.w	r8, #0
 800aa88:	d022      	beq.n	800aad0 <__multadd+0x84>
 800aa8a:	68a3      	ldr	r3, [r4, #8]
 800aa8c:	42b3      	cmp	r3, r6
 800aa8e:	dc19      	bgt.n	800aac4 <__multadd+0x78>
 800aa90:	6861      	ldr	r1, [r4, #4]
 800aa92:	4638      	mov	r0, r7
 800aa94:	3101      	adds	r1, #1
 800aa96:	f7ff ffab 	bl	800a9f0 <_Balloc>
 800aa9a:	4605      	mov	r5, r0
 800aa9c:	b928      	cbnz	r0, 800aaaa <__multadd+0x5e>
 800aa9e:	4602      	mov	r2, r0
 800aaa0:	21b5      	movs	r1, #181	; 0xb5
 800aaa2:	4b0d      	ldr	r3, [pc, #52]	; (800aad8 <__multadd+0x8c>)
 800aaa4:	480d      	ldr	r0, [pc, #52]	; (800aadc <__multadd+0x90>)
 800aaa6:	f001 fb15 	bl	800c0d4 <__assert_func>
 800aaaa:	6922      	ldr	r2, [r4, #16]
 800aaac:	f104 010c 	add.w	r1, r4, #12
 800aab0:	3202      	adds	r2, #2
 800aab2:	0092      	lsls	r2, r2, #2
 800aab4:	300c      	adds	r0, #12
 800aab6:	f7ff ff73 	bl	800a9a0 <memcpy>
 800aaba:	4621      	mov	r1, r4
 800aabc:	4638      	mov	r0, r7
 800aabe:	f7ff ffbc 	bl	800aa3a <_Bfree>
 800aac2:	462c      	mov	r4, r5
 800aac4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800aac8:	3601      	adds	r6, #1
 800aaca:	f8c3 8014 	str.w	r8, [r3, #20]
 800aace:	6126      	str	r6, [r4, #16]
 800aad0:	4620      	mov	r0, r4
 800aad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aad6:	bf00      	nop
 800aad8:	0800de0d 	.word	0x0800de0d
 800aadc:	0800de7d 	.word	0x0800de7d

0800aae0 <__hi0bits>:
 800aae0:	0c02      	lsrs	r2, r0, #16
 800aae2:	0412      	lsls	r2, r2, #16
 800aae4:	4603      	mov	r3, r0
 800aae6:	b9ca      	cbnz	r2, 800ab1c <__hi0bits+0x3c>
 800aae8:	0403      	lsls	r3, r0, #16
 800aaea:	2010      	movs	r0, #16
 800aaec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800aaf0:	bf04      	itt	eq
 800aaf2:	021b      	lsleq	r3, r3, #8
 800aaf4:	3008      	addeq	r0, #8
 800aaf6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800aafa:	bf04      	itt	eq
 800aafc:	011b      	lsleq	r3, r3, #4
 800aafe:	3004      	addeq	r0, #4
 800ab00:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ab04:	bf04      	itt	eq
 800ab06:	009b      	lsleq	r3, r3, #2
 800ab08:	3002      	addeq	r0, #2
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	db05      	blt.n	800ab1a <__hi0bits+0x3a>
 800ab0e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ab12:	f100 0001 	add.w	r0, r0, #1
 800ab16:	bf08      	it	eq
 800ab18:	2020      	moveq	r0, #32
 800ab1a:	4770      	bx	lr
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	e7e5      	b.n	800aaec <__hi0bits+0xc>

0800ab20 <__lo0bits>:
 800ab20:	6803      	ldr	r3, [r0, #0]
 800ab22:	4602      	mov	r2, r0
 800ab24:	f013 0007 	ands.w	r0, r3, #7
 800ab28:	d00b      	beq.n	800ab42 <__lo0bits+0x22>
 800ab2a:	07d9      	lsls	r1, r3, #31
 800ab2c:	d422      	bmi.n	800ab74 <__lo0bits+0x54>
 800ab2e:	0798      	lsls	r0, r3, #30
 800ab30:	bf49      	itett	mi
 800ab32:	085b      	lsrmi	r3, r3, #1
 800ab34:	089b      	lsrpl	r3, r3, #2
 800ab36:	2001      	movmi	r0, #1
 800ab38:	6013      	strmi	r3, [r2, #0]
 800ab3a:	bf5c      	itt	pl
 800ab3c:	2002      	movpl	r0, #2
 800ab3e:	6013      	strpl	r3, [r2, #0]
 800ab40:	4770      	bx	lr
 800ab42:	b299      	uxth	r1, r3
 800ab44:	b909      	cbnz	r1, 800ab4a <__lo0bits+0x2a>
 800ab46:	2010      	movs	r0, #16
 800ab48:	0c1b      	lsrs	r3, r3, #16
 800ab4a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ab4e:	bf04      	itt	eq
 800ab50:	0a1b      	lsreq	r3, r3, #8
 800ab52:	3008      	addeq	r0, #8
 800ab54:	0719      	lsls	r1, r3, #28
 800ab56:	bf04      	itt	eq
 800ab58:	091b      	lsreq	r3, r3, #4
 800ab5a:	3004      	addeq	r0, #4
 800ab5c:	0799      	lsls	r1, r3, #30
 800ab5e:	bf04      	itt	eq
 800ab60:	089b      	lsreq	r3, r3, #2
 800ab62:	3002      	addeq	r0, #2
 800ab64:	07d9      	lsls	r1, r3, #31
 800ab66:	d403      	bmi.n	800ab70 <__lo0bits+0x50>
 800ab68:	085b      	lsrs	r3, r3, #1
 800ab6a:	f100 0001 	add.w	r0, r0, #1
 800ab6e:	d003      	beq.n	800ab78 <__lo0bits+0x58>
 800ab70:	6013      	str	r3, [r2, #0]
 800ab72:	4770      	bx	lr
 800ab74:	2000      	movs	r0, #0
 800ab76:	4770      	bx	lr
 800ab78:	2020      	movs	r0, #32
 800ab7a:	4770      	bx	lr

0800ab7c <__i2b>:
 800ab7c:	b510      	push	{r4, lr}
 800ab7e:	460c      	mov	r4, r1
 800ab80:	2101      	movs	r1, #1
 800ab82:	f7ff ff35 	bl	800a9f0 <_Balloc>
 800ab86:	4602      	mov	r2, r0
 800ab88:	b928      	cbnz	r0, 800ab96 <__i2b+0x1a>
 800ab8a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ab8e:	4b04      	ldr	r3, [pc, #16]	; (800aba0 <__i2b+0x24>)
 800ab90:	4804      	ldr	r0, [pc, #16]	; (800aba4 <__i2b+0x28>)
 800ab92:	f001 fa9f 	bl	800c0d4 <__assert_func>
 800ab96:	2301      	movs	r3, #1
 800ab98:	6144      	str	r4, [r0, #20]
 800ab9a:	6103      	str	r3, [r0, #16]
 800ab9c:	bd10      	pop	{r4, pc}
 800ab9e:	bf00      	nop
 800aba0:	0800de0d 	.word	0x0800de0d
 800aba4:	0800de7d 	.word	0x0800de7d

0800aba8 <__multiply>:
 800aba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abac:	4614      	mov	r4, r2
 800abae:	690a      	ldr	r2, [r1, #16]
 800abb0:	6923      	ldr	r3, [r4, #16]
 800abb2:	460d      	mov	r5, r1
 800abb4:	429a      	cmp	r2, r3
 800abb6:	bfbe      	ittt	lt
 800abb8:	460b      	movlt	r3, r1
 800abba:	4625      	movlt	r5, r4
 800abbc:	461c      	movlt	r4, r3
 800abbe:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800abc2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800abc6:	68ab      	ldr	r3, [r5, #8]
 800abc8:	6869      	ldr	r1, [r5, #4]
 800abca:	eb0a 0709 	add.w	r7, sl, r9
 800abce:	42bb      	cmp	r3, r7
 800abd0:	b085      	sub	sp, #20
 800abd2:	bfb8      	it	lt
 800abd4:	3101      	addlt	r1, #1
 800abd6:	f7ff ff0b 	bl	800a9f0 <_Balloc>
 800abda:	b930      	cbnz	r0, 800abea <__multiply+0x42>
 800abdc:	4602      	mov	r2, r0
 800abde:	f240 115d 	movw	r1, #349	; 0x15d
 800abe2:	4b41      	ldr	r3, [pc, #260]	; (800ace8 <__multiply+0x140>)
 800abe4:	4841      	ldr	r0, [pc, #260]	; (800acec <__multiply+0x144>)
 800abe6:	f001 fa75 	bl	800c0d4 <__assert_func>
 800abea:	f100 0614 	add.w	r6, r0, #20
 800abee:	4633      	mov	r3, r6
 800abf0:	2200      	movs	r2, #0
 800abf2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800abf6:	4543      	cmp	r3, r8
 800abf8:	d31e      	bcc.n	800ac38 <__multiply+0x90>
 800abfa:	f105 0c14 	add.w	ip, r5, #20
 800abfe:	f104 0314 	add.w	r3, r4, #20
 800ac02:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ac06:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ac0a:	9202      	str	r2, [sp, #8]
 800ac0c:	ebac 0205 	sub.w	r2, ip, r5
 800ac10:	3a15      	subs	r2, #21
 800ac12:	f022 0203 	bic.w	r2, r2, #3
 800ac16:	3204      	adds	r2, #4
 800ac18:	f105 0115 	add.w	r1, r5, #21
 800ac1c:	458c      	cmp	ip, r1
 800ac1e:	bf38      	it	cc
 800ac20:	2204      	movcc	r2, #4
 800ac22:	9201      	str	r2, [sp, #4]
 800ac24:	9a02      	ldr	r2, [sp, #8]
 800ac26:	9303      	str	r3, [sp, #12]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d808      	bhi.n	800ac3e <__multiply+0x96>
 800ac2c:	2f00      	cmp	r7, #0
 800ac2e:	dc55      	bgt.n	800acdc <__multiply+0x134>
 800ac30:	6107      	str	r7, [r0, #16]
 800ac32:	b005      	add	sp, #20
 800ac34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac38:	f843 2b04 	str.w	r2, [r3], #4
 800ac3c:	e7db      	b.n	800abf6 <__multiply+0x4e>
 800ac3e:	f8b3 a000 	ldrh.w	sl, [r3]
 800ac42:	f1ba 0f00 	cmp.w	sl, #0
 800ac46:	d020      	beq.n	800ac8a <__multiply+0xe2>
 800ac48:	46b1      	mov	r9, r6
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f105 0e14 	add.w	lr, r5, #20
 800ac50:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ac54:	f8d9 b000 	ldr.w	fp, [r9]
 800ac58:	b2a1      	uxth	r1, r4
 800ac5a:	fa1f fb8b 	uxth.w	fp, fp
 800ac5e:	fb0a b101 	mla	r1, sl, r1, fp
 800ac62:	4411      	add	r1, r2
 800ac64:	f8d9 2000 	ldr.w	r2, [r9]
 800ac68:	0c24      	lsrs	r4, r4, #16
 800ac6a:	0c12      	lsrs	r2, r2, #16
 800ac6c:	fb0a 2404 	mla	r4, sl, r4, r2
 800ac70:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ac74:	b289      	uxth	r1, r1
 800ac76:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ac7a:	45f4      	cmp	ip, lr
 800ac7c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ac80:	f849 1b04 	str.w	r1, [r9], #4
 800ac84:	d8e4      	bhi.n	800ac50 <__multiply+0xa8>
 800ac86:	9901      	ldr	r1, [sp, #4]
 800ac88:	5072      	str	r2, [r6, r1]
 800ac8a:	9a03      	ldr	r2, [sp, #12]
 800ac8c:	3304      	adds	r3, #4
 800ac8e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ac92:	f1b9 0f00 	cmp.w	r9, #0
 800ac96:	d01f      	beq.n	800acd8 <__multiply+0x130>
 800ac98:	46b6      	mov	lr, r6
 800ac9a:	f04f 0a00 	mov.w	sl, #0
 800ac9e:	6834      	ldr	r4, [r6, #0]
 800aca0:	f105 0114 	add.w	r1, r5, #20
 800aca4:	880a      	ldrh	r2, [r1, #0]
 800aca6:	f8be b002 	ldrh.w	fp, [lr, #2]
 800acaa:	b2a4      	uxth	r4, r4
 800acac:	fb09 b202 	mla	r2, r9, r2, fp
 800acb0:	4492      	add	sl, r2
 800acb2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800acb6:	f84e 4b04 	str.w	r4, [lr], #4
 800acba:	f851 4b04 	ldr.w	r4, [r1], #4
 800acbe:	f8be 2000 	ldrh.w	r2, [lr]
 800acc2:	0c24      	lsrs	r4, r4, #16
 800acc4:	fb09 2404 	mla	r4, r9, r4, r2
 800acc8:	458c      	cmp	ip, r1
 800acca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800acce:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800acd2:	d8e7      	bhi.n	800aca4 <__multiply+0xfc>
 800acd4:	9a01      	ldr	r2, [sp, #4]
 800acd6:	50b4      	str	r4, [r6, r2]
 800acd8:	3604      	adds	r6, #4
 800acda:	e7a3      	b.n	800ac24 <__multiply+0x7c>
 800acdc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1a5      	bne.n	800ac30 <__multiply+0x88>
 800ace4:	3f01      	subs	r7, #1
 800ace6:	e7a1      	b.n	800ac2c <__multiply+0x84>
 800ace8:	0800de0d 	.word	0x0800de0d
 800acec:	0800de7d 	.word	0x0800de7d

0800acf0 <__pow5mult>:
 800acf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acf4:	4615      	mov	r5, r2
 800acf6:	f012 0203 	ands.w	r2, r2, #3
 800acfa:	4606      	mov	r6, r0
 800acfc:	460f      	mov	r7, r1
 800acfe:	d007      	beq.n	800ad10 <__pow5mult+0x20>
 800ad00:	4c1a      	ldr	r4, [pc, #104]	; (800ad6c <__pow5mult+0x7c>)
 800ad02:	3a01      	subs	r2, #1
 800ad04:	2300      	movs	r3, #0
 800ad06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad0a:	f7ff fe9f 	bl	800aa4c <__multadd>
 800ad0e:	4607      	mov	r7, r0
 800ad10:	10ad      	asrs	r5, r5, #2
 800ad12:	d027      	beq.n	800ad64 <__pow5mult+0x74>
 800ad14:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800ad16:	b944      	cbnz	r4, 800ad2a <__pow5mult+0x3a>
 800ad18:	f240 2171 	movw	r1, #625	; 0x271
 800ad1c:	4630      	mov	r0, r6
 800ad1e:	f7ff ff2d 	bl	800ab7c <__i2b>
 800ad22:	2300      	movs	r3, #0
 800ad24:	4604      	mov	r4, r0
 800ad26:	64b0      	str	r0, [r6, #72]	; 0x48
 800ad28:	6003      	str	r3, [r0, #0]
 800ad2a:	f04f 0900 	mov.w	r9, #0
 800ad2e:	07eb      	lsls	r3, r5, #31
 800ad30:	d50a      	bpl.n	800ad48 <__pow5mult+0x58>
 800ad32:	4639      	mov	r1, r7
 800ad34:	4622      	mov	r2, r4
 800ad36:	4630      	mov	r0, r6
 800ad38:	f7ff ff36 	bl	800aba8 <__multiply>
 800ad3c:	4680      	mov	r8, r0
 800ad3e:	4639      	mov	r1, r7
 800ad40:	4630      	mov	r0, r6
 800ad42:	f7ff fe7a 	bl	800aa3a <_Bfree>
 800ad46:	4647      	mov	r7, r8
 800ad48:	106d      	asrs	r5, r5, #1
 800ad4a:	d00b      	beq.n	800ad64 <__pow5mult+0x74>
 800ad4c:	6820      	ldr	r0, [r4, #0]
 800ad4e:	b938      	cbnz	r0, 800ad60 <__pow5mult+0x70>
 800ad50:	4622      	mov	r2, r4
 800ad52:	4621      	mov	r1, r4
 800ad54:	4630      	mov	r0, r6
 800ad56:	f7ff ff27 	bl	800aba8 <__multiply>
 800ad5a:	6020      	str	r0, [r4, #0]
 800ad5c:	f8c0 9000 	str.w	r9, [r0]
 800ad60:	4604      	mov	r4, r0
 800ad62:	e7e4      	b.n	800ad2e <__pow5mult+0x3e>
 800ad64:	4638      	mov	r0, r7
 800ad66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad6a:	bf00      	nop
 800ad6c:	0800dfd0 	.word	0x0800dfd0

0800ad70 <__lshift>:
 800ad70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad74:	460c      	mov	r4, r1
 800ad76:	4607      	mov	r7, r0
 800ad78:	4691      	mov	r9, r2
 800ad7a:	6923      	ldr	r3, [r4, #16]
 800ad7c:	6849      	ldr	r1, [r1, #4]
 800ad7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ad82:	68a3      	ldr	r3, [r4, #8]
 800ad84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ad88:	f108 0601 	add.w	r6, r8, #1
 800ad8c:	42b3      	cmp	r3, r6
 800ad8e:	db0b      	blt.n	800ada8 <__lshift+0x38>
 800ad90:	4638      	mov	r0, r7
 800ad92:	f7ff fe2d 	bl	800a9f0 <_Balloc>
 800ad96:	4605      	mov	r5, r0
 800ad98:	b948      	cbnz	r0, 800adae <__lshift+0x3e>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ada0:	4b27      	ldr	r3, [pc, #156]	; (800ae40 <__lshift+0xd0>)
 800ada2:	4828      	ldr	r0, [pc, #160]	; (800ae44 <__lshift+0xd4>)
 800ada4:	f001 f996 	bl	800c0d4 <__assert_func>
 800ada8:	3101      	adds	r1, #1
 800adaa:	005b      	lsls	r3, r3, #1
 800adac:	e7ee      	b.n	800ad8c <__lshift+0x1c>
 800adae:	2300      	movs	r3, #0
 800adb0:	f100 0114 	add.w	r1, r0, #20
 800adb4:	f100 0210 	add.w	r2, r0, #16
 800adb8:	4618      	mov	r0, r3
 800adba:	4553      	cmp	r3, sl
 800adbc:	db33      	blt.n	800ae26 <__lshift+0xb6>
 800adbe:	6920      	ldr	r0, [r4, #16]
 800adc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800adc4:	f104 0314 	add.w	r3, r4, #20
 800adc8:	f019 091f 	ands.w	r9, r9, #31
 800adcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800add0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800add4:	d02b      	beq.n	800ae2e <__lshift+0xbe>
 800add6:	468a      	mov	sl, r1
 800add8:	2200      	movs	r2, #0
 800adda:	f1c9 0e20 	rsb	lr, r9, #32
 800adde:	6818      	ldr	r0, [r3, #0]
 800ade0:	fa00 f009 	lsl.w	r0, r0, r9
 800ade4:	4302      	orrs	r2, r0
 800ade6:	f84a 2b04 	str.w	r2, [sl], #4
 800adea:	f853 2b04 	ldr.w	r2, [r3], #4
 800adee:	459c      	cmp	ip, r3
 800adf0:	fa22 f20e 	lsr.w	r2, r2, lr
 800adf4:	d8f3      	bhi.n	800adde <__lshift+0x6e>
 800adf6:	ebac 0304 	sub.w	r3, ip, r4
 800adfa:	3b15      	subs	r3, #21
 800adfc:	f023 0303 	bic.w	r3, r3, #3
 800ae00:	3304      	adds	r3, #4
 800ae02:	f104 0015 	add.w	r0, r4, #21
 800ae06:	4584      	cmp	ip, r0
 800ae08:	bf38      	it	cc
 800ae0a:	2304      	movcc	r3, #4
 800ae0c:	50ca      	str	r2, [r1, r3]
 800ae0e:	b10a      	cbz	r2, 800ae14 <__lshift+0xa4>
 800ae10:	f108 0602 	add.w	r6, r8, #2
 800ae14:	3e01      	subs	r6, #1
 800ae16:	4638      	mov	r0, r7
 800ae18:	4621      	mov	r1, r4
 800ae1a:	612e      	str	r6, [r5, #16]
 800ae1c:	f7ff fe0d 	bl	800aa3a <_Bfree>
 800ae20:	4628      	mov	r0, r5
 800ae22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae26:	f842 0f04 	str.w	r0, [r2, #4]!
 800ae2a:	3301      	adds	r3, #1
 800ae2c:	e7c5      	b.n	800adba <__lshift+0x4a>
 800ae2e:	3904      	subs	r1, #4
 800ae30:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae34:	459c      	cmp	ip, r3
 800ae36:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae3a:	d8f9      	bhi.n	800ae30 <__lshift+0xc0>
 800ae3c:	e7ea      	b.n	800ae14 <__lshift+0xa4>
 800ae3e:	bf00      	nop
 800ae40:	0800de0d 	.word	0x0800de0d
 800ae44:	0800de7d 	.word	0x0800de7d

0800ae48 <__mcmp>:
 800ae48:	4603      	mov	r3, r0
 800ae4a:	690a      	ldr	r2, [r1, #16]
 800ae4c:	6900      	ldr	r0, [r0, #16]
 800ae4e:	b530      	push	{r4, r5, lr}
 800ae50:	1a80      	subs	r0, r0, r2
 800ae52:	d10d      	bne.n	800ae70 <__mcmp+0x28>
 800ae54:	3314      	adds	r3, #20
 800ae56:	3114      	adds	r1, #20
 800ae58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ae5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ae60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ae68:	4295      	cmp	r5, r2
 800ae6a:	d002      	beq.n	800ae72 <__mcmp+0x2a>
 800ae6c:	d304      	bcc.n	800ae78 <__mcmp+0x30>
 800ae6e:	2001      	movs	r0, #1
 800ae70:	bd30      	pop	{r4, r5, pc}
 800ae72:	42a3      	cmp	r3, r4
 800ae74:	d3f4      	bcc.n	800ae60 <__mcmp+0x18>
 800ae76:	e7fb      	b.n	800ae70 <__mcmp+0x28>
 800ae78:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7c:	e7f8      	b.n	800ae70 <__mcmp+0x28>
	...

0800ae80 <__mdiff>:
 800ae80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae84:	460c      	mov	r4, r1
 800ae86:	4606      	mov	r6, r0
 800ae88:	4611      	mov	r1, r2
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	4692      	mov	sl, r2
 800ae8e:	f7ff ffdb 	bl	800ae48 <__mcmp>
 800ae92:	1e05      	subs	r5, r0, #0
 800ae94:	d111      	bne.n	800aeba <__mdiff+0x3a>
 800ae96:	4629      	mov	r1, r5
 800ae98:	4630      	mov	r0, r6
 800ae9a:	f7ff fda9 	bl	800a9f0 <_Balloc>
 800ae9e:	4602      	mov	r2, r0
 800aea0:	b928      	cbnz	r0, 800aeae <__mdiff+0x2e>
 800aea2:	f240 2132 	movw	r1, #562	; 0x232
 800aea6:	4b3c      	ldr	r3, [pc, #240]	; (800af98 <__mdiff+0x118>)
 800aea8:	483c      	ldr	r0, [pc, #240]	; (800af9c <__mdiff+0x11c>)
 800aeaa:	f001 f913 	bl	800c0d4 <__assert_func>
 800aeae:	2301      	movs	r3, #1
 800aeb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aeb4:	4610      	mov	r0, r2
 800aeb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeba:	bfa4      	itt	ge
 800aebc:	4653      	movge	r3, sl
 800aebe:	46a2      	movge	sl, r4
 800aec0:	4630      	mov	r0, r6
 800aec2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800aec6:	bfa6      	itte	ge
 800aec8:	461c      	movge	r4, r3
 800aeca:	2500      	movge	r5, #0
 800aecc:	2501      	movlt	r5, #1
 800aece:	f7ff fd8f 	bl	800a9f0 <_Balloc>
 800aed2:	4602      	mov	r2, r0
 800aed4:	b918      	cbnz	r0, 800aede <__mdiff+0x5e>
 800aed6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aeda:	4b2f      	ldr	r3, [pc, #188]	; (800af98 <__mdiff+0x118>)
 800aedc:	e7e4      	b.n	800aea8 <__mdiff+0x28>
 800aede:	f100 0814 	add.w	r8, r0, #20
 800aee2:	f8da 7010 	ldr.w	r7, [sl, #16]
 800aee6:	60c5      	str	r5, [r0, #12]
 800aee8:	f04f 0c00 	mov.w	ip, #0
 800aeec:	f10a 0514 	add.w	r5, sl, #20
 800aef0:	f10a 0010 	add.w	r0, sl, #16
 800aef4:	46c2      	mov	sl, r8
 800aef6:	6926      	ldr	r6, [r4, #16]
 800aef8:	f104 0914 	add.w	r9, r4, #20
 800aefc:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800af00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800af04:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800af08:	f859 3b04 	ldr.w	r3, [r9], #4
 800af0c:	fa1f f18b 	uxth.w	r1, fp
 800af10:	4461      	add	r1, ip
 800af12:	fa1f fc83 	uxth.w	ip, r3
 800af16:	0c1b      	lsrs	r3, r3, #16
 800af18:	eba1 010c 	sub.w	r1, r1, ip
 800af1c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800af20:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800af24:	b289      	uxth	r1, r1
 800af26:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800af2a:	454e      	cmp	r6, r9
 800af2c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800af30:	f84a 3b04 	str.w	r3, [sl], #4
 800af34:	d8e6      	bhi.n	800af04 <__mdiff+0x84>
 800af36:	1b33      	subs	r3, r6, r4
 800af38:	3b15      	subs	r3, #21
 800af3a:	f023 0303 	bic.w	r3, r3, #3
 800af3e:	3415      	adds	r4, #21
 800af40:	3304      	adds	r3, #4
 800af42:	42a6      	cmp	r6, r4
 800af44:	bf38      	it	cc
 800af46:	2304      	movcc	r3, #4
 800af48:	441d      	add	r5, r3
 800af4a:	4443      	add	r3, r8
 800af4c:	461e      	mov	r6, r3
 800af4e:	462c      	mov	r4, r5
 800af50:	4574      	cmp	r4, lr
 800af52:	d30e      	bcc.n	800af72 <__mdiff+0xf2>
 800af54:	f10e 0103 	add.w	r1, lr, #3
 800af58:	1b49      	subs	r1, r1, r5
 800af5a:	f021 0103 	bic.w	r1, r1, #3
 800af5e:	3d03      	subs	r5, #3
 800af60:	45ae      	cmp	lr, r5
 800af62:	bf38      	it	cc
 800af64:	2100      	movcc	r1, #0
 800af66:	4419      	add	r1, r3
 800af68:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800af6c:	b18b      	cbz	r3, 800af92 <__mdiff+0x112>
 800af6e:	6117      	str	r7, [r2, #16]
 800af70:	e7a0      	b.n	800aeb4 <__mdiff+0x34>
 800af72:	f854 8b04 	ldr.w	r8, [r4], #4
 800af76:	fa1f f188 	uxth.w	r1, r8
 800af7a:	4461      	add	r1, ip
 800af7c:	1408      	asrs	r0, r1, #16
 800af7e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800af82:	b289      	uxth	r1, r1
 800af84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800af88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800af8c:	f846 1b04 	str.w	r1, [r6], #4
 800af90:	e7de      	b.n	800af50 <__mdiff+0xd0>
 800af92:	3f01      	subs	r7, #1
 800af94:	e7e8      	b.n	800af68 <__mdiff+0xe8>
 800af96:	bf00      	nop
 800af98:	0800de0d 	.word	0x0800de0d
 800af9c:	0800de7d 	.word	0x0800de7d

0800afa0 <__d2b>:
 800afa0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800afa4:	2101      	movs	r1, #1
 800afa6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800afaa:	4690      	mov	r8, r2
 800afac:	461d      	mov	r5, r3
 800afae:	f7ff fd1f 	bl	800a9f0 <_Balloc>
 800afb2:	4604      	mov	r4, r0
 800afb4:	b930      	cbnz	r0, 800afc4 <__d2b+0x24>
 800afb6:	4602      	mov	r2, r0
 800afb8:	f240 310a 	movw	r1, #778	; 0x30a
 800afbc:	4b24      	ldr	r3, [pc, #144]	; (800b050 <__d2b+0xb0>)
 800afbe:	4825      	ldr	r0, [pc, #148]	; (800b054 <__d2b+0xb4>)
 800afc0:	f001 f888 	bl	800c0d4 <__assert_func>
 800afc4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800afc8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800afcc:	bb2d      	cbnz	r5, 800b01a <__d2b+0x7a>
 800afce:	9301      	str	r3, [sp, #4]
 800afd0:	f1b8 0300 	subs.w	r3, r8, #0
 800afd4:	d026      	beq.n	800b024 <__d2b+0x84>
 800afd6:	4668      	mov	r0, sp
 800afd8:	9300      	str	r3, [sp, #0]
 800afda:	f7ff fda1 	bl	800ab20 <__lo0bits>
 800afde:	9900      	ldr	r1, [sp, #0]
 800afe0:	b1f0      	cbz	r0, 800b020 <__d2b+0x80>
 800afe2:	9a01      	ldr	r2, [sp, #4]
 800afe4:	f1c0 0320 	rsb	r3, r0, #32
 800afe8:	fa02 f303 	lsl.w	r3, r2, r3
 800afec:	430b      	orrs	r3, r1
 800afee:	40c2      	lsrs	r2, r0
 800aff0:	6163      	str	r3, [r4, #20]
 800aff2:	9201      	str	r2, [sp, #4]
 800aff4:	9b01      	ldr	r3, [sp, #4]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	bf14      	ite	ne
 800affa:	2102      	movne	r1, #2
 800affc:	2101      	moveq	r1, #1
 800affe:	61a3      	str	r3, [r4, #24]
 800b000:	6121      	str	r1, [r4, #16]
 800b002:	b1c5      	cbz	r5, 800b036 <__d2b+0x96>
 800b004:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b008:	4405      	add	r5, r0
 800b00a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b00e:	603d      	str	r5, [r7, #0]
 800b010:	6030      	str	r0, [r6, #0]
 800b012:	4620      	mov	r0, r4
 800b014:	b002      	add	sp, #8
 800b016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b01a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b01e:	e7d6      	b.n	800afce <__d2b+0x2e>
 800b020:	6161      	str	r1, [r4, #20]
 800b022:	e7e7      	b.n	800aff4 <__d2b+0x54>
 800b024:	a801      	add	r0, sp, #4
 800b026:	f7ff fd7b 	bl	800ab20 <__lo0bits>
 800b02a:	2101      	movs	r1, #1
 800b02c:	9b01      	ldr	r3, [sp, #4]
 800b02e:	6121      	str	r1, [r4, #16]
 800b030:	6163      	str	r3, [r4, #20]
 800b032:	3020      	adds	r0, #32
 800b034:	e7e5      	b.n	800b002 <__d2b+0x62>
 800b036:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800b03a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b03e:	6038      	str	r0, [r7, #0]
 800b040:	6918      	ldr	r0, [r3, #16]
 800b042:	f7ff fd4d 	bl	800aae0 <__hi0bits>
 800b046:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800b04a:	6031      	str	r1, [r6, #0]
 800b04c:	e7e1      	b.n	800b012 <__d2b+0x72>
 800b04e:	bf00      	nop
 800b050:	0800de0d 	.word	0x0800de0d
 800b054:	0800de7d 	.word	0x0800de7d

0800b058 <_realloc_r>:
 800b058:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b05c:	460c      	mov	r4, r1
 800b05e:	4681      	mov	r9, r0
 800b060:	4611      	mov	r1, r2
 800b062:	b924      	cbnz	r4, 800b06e <_realloc_r+0x16>
 800b064:	b003      	add	sp, #12
 800b066:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b06a:	f7fb b9db 	b.w	8006424 <_malloc_r>
 800b06e:	9201      	str	r2, [sp, #4]
 800b070:	f7fb fc22 	bl	80068b8 <__malloc_lock>
 800b074:	9901      	ldr	r1, [sp, #4]
 800b076:	f101 080b 	add.w	r8, r1, #11
 800b07a:	f1b8 0f16 	cmp.w	r8, #22
 800b07e:	d90b      	bls.n	800b098 <_realloc_r+0x40>
 800b080:	f038 0807 	bics.w	r8, r8, #7
 800b084:	d50a      	bpl.n	800b09c <_realloc_r+0x44>
 800b086:	230c      	movs	r3, #12
 800b088:	f04f 0b00 	mov.w	fp, #0
 800b08c:	f8c9 3000 	str.w	r3, [r9]
 800b090:	4658      	mov	r0, fp
 800b092:	b003      	add	sp, #12
 800b094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b098:	f04f 0810 	mov.w	r8, #16
 800b09c:	4588      	cmp	r8, r1
 800b09e:	d3f2      	bcc.n	800b086 <_realloc_r+0x2e>
 800b0a0:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b0a4:	f1a4 0a08 	sub.w	sl, r4, #8
 800b0a8:	f025 0603 	bic.w	r6, r5, #3
 800b0ac:	45b0      	cmp	r8, r6
 800b0ae:	f340 8173 	ble.w	800b398 <_realloc_r+0x340>
 800b0b2:	48aa      	ldr	r0, [pc, #680]	; (800b35c <_realloc_r+0x304>)
 800b0b4:	eb0a 0306 	add.w	r3, sl, r6
 800b0b8:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800b0bc:	685a      	ldr	r2, [r3, #4]
 800b0be:	459c      	cmp	ip, r3
 800b0c0:	9001      	str	r0, [sp, #4]
 800b0c2:	d005      	beq.n	800b0d0 <_realloc_r+0x78>
 800b0c4:	f022 0001 	bic.w	r0, r2, #1
 800b0c8:	4418      	add	r0, r3
 800b0ca:	6840      	ldr	r0, [r0, #4]
 800b0cc:	07c7      	lsls	r7, r0, #31
 800b0ce:	d427      	bmi.n	800b120 <_realloc_r+0xc8>
 800b0d0:	f022 0203 	bic.w	r2, r2, #3
 800b0d4:	459c      	cmp	ip, r3
 800b0d6:	eb06 0702 	add.w	r7, r6, r2
 800b0da:	d119      	bne.n	800b110 <_realloc_r+0xb8>
 800b0dc:	f108 0010 	add.w	r0, r8, #16
 800b0e0:	42b8      	cmp	r0, r7
 800b0e2:	dc1f      	bgt.n	800b124 <_realloc_r+0xcc>
 800b0e4:	9a01      	ldr	r2, [sp, #4]
 800b0e6:	eba7 0708 	sub.w	r7, r7, r8
 800b0ea:	eb0a 0308 	add.w	r3, sl, r8
 800b0ee:	f047 0701 	orr.w	r7, r7, #1
 800b0f2:	6093      	str	r3, [r2, #8]
 800b0f4:	605f      	str	r7, [r3, #4]
 800b0f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b0fa:	4648      	mov	r0, r9
 800b0fc:	f003 0301 	and.w	r3, r3, #1
 800b100:	ea43 0308 	orr.w	r3, r3, r8
 800b104:	f844 3c04 	str.w	r3, [r4, #-4]
 800b108:	f7fb fbdc 	bl	80068c4 <__malloc_unlock>
 800b10c:	46a3      	mov	fp, r4
 800b10e:	e7bf      	b.n	800b090 <_realloc_r+0x38>
 800b110:	45b8      	cmp	r8, r7
 800b112:	dc07      	bgt.n	800b124 <_realloc_r+0xcc>
 800b114:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b118:	60da      	str	r2, [r3, #12]
 800b11a:	6093      	str	r3, [r2, #8]
 800b11c:	4655      	mov	r5, sl
 800b11e:	e080      	b.n	800b222 <_realloc_r+0x1ca>
 800b120:	2200      	movs	r2, #0
 800b122:	4613      	mov	r3, r2
 800b124:	07e8      	lsls	r0, r5, #31
 800b126:	f100 80e8 	bmi.w	800b2fa <_realloc_r+0x2a2>
 800b12a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b12e:	ebaa 0505 	sub.w	r5, sl, r5
 800b132:	6868      	ldr	r0, [r5, #4]
 800b134:	f020 0003 	bic.w	r0, r0, #3
 800b138:	eb00 0b06 	add.w	fp, r0, r6
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f000 80a7 	beq.w	800b290 <_realloc_r+0x238>
 800b142:	459c      	cmp	ip, r3
 800b144:	eb02 070b 	add.w	r7, r2, fp
 800b148:	d14b      	bne.n	800b1e2 <_realloc_r+0x18a>
 800b14a:	f108 0310 	add.w	r3, r8, #16
 800b14e:	42bb      	cmp	r3, r7
 800b150:	f300 809e 	bgt.w	800b290 <_realloc_r+0x238>
 800b154:	46ab      	mov	fp, r5
 800b156:	68eb      	ldr	r3, [r5, #12]
 800b158:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800b15c:	60d3      	str	r3, [r2, #12]
 800b15e:	609a      	str	r2, [r3, #8]
 800b160:	1f32      	subs	r2, r6, #4
 800b162:	2a24      	cmp	r2, #36	; 0x24
 800b164:	d838      	bhi.n	800b1d8 <_realloc_r+0x180>
 800b166:	2a13      	cmp	r2, #19
 800b168:	d934      	bls.n	800b1d4 <_realloc_r+0x17c>
 800b16a:	6823      	ldr	r3, [r4, #0]
 800b16c:	2a1b      	cmp	r2, #27
 800b16e:	60ab      	str	r3, [r5, #8]
 800b170:	6863      	ldr	r3, [r4, #4]
 800b172:	60eb      	str	r3, [r5, #12]
 800b174:	d81b      	bhi.n	800b1ae <_realloc_r+0x156>
 800b176:	3408      	adds	r4, #8
 800b178:	f105 0310 	add.w	r3, r5, #16
 800b17c:	6822      	ldr	r2, [r4, #0]
 800b17e:	601a      	str	r2, [r3, #0]
 800b180:	6862      	ldr	r2, [r4, #4]
 800b182:	605a      	str	r2, [r3, #4]
 800b184:	68a2      	ldr	r2, [r4, #8]
 800b186:	609a      	str	r2, [r3, #8]
 800b188:	9a01      	ldr	r2, [sp, #4]
 800b18a:	eba7 0708 	sub.w	r7, r7, r8
 800b18e:	eb05 0308 	add.w	r3, r5, r8
 800b192:	f047 0701 	orr.w	r7, r7, #1
 800b196:	6093      	str	r3, [r2, #8]
 800b198:	605f      	str	r7, [r3, #4]
 800b19a:	686b      	ldr	r3, [r5, #4]
 800b19c:	f003 0301 	and.w	r3, r3, #1
 800b1a0:	ea43 0308 	orr.w	r3, r3, r8
 800b1a4:	606b      	str	r3, [r5, #4]
 800b1a6:	4648      	mov	r0, r9
 800b1a8:	f7fb fb8c 	bl	80068c4 <__malloc_unlock>
 800b1ac:	e770      	b.n	800b090 <_realloc_r+0x38>
 800b1ae:	68a3      	ldr	r3, [r4, #8]
 800b1b0:	2a24      	cmp	r2, #36	; 0x24
 800b1b2:	612b      	str	r3, [r5, #16]
 800b1b4:	68e3      	ldr	r3, [r4, #12]
 800b1b6:	bf18      	it	ne
 800b1b8:	3410      	addne	r4, #16
 800b1ba:	616b      	str	r3, [r5, #20]
 800b1bc:	bf09      	itett	eq
 800b1be:	6923      	ldreq	r3, [r4, #16]
 800b1c0:	f105 0318 	addne.w	r3, r5, #24
 800b1c4:	61ab      	streq	r3, [r5, #24]
 800b1c6:	6962      	ldreq	r2, [r4, #20]
 800b1c8:	bf02      	ittt	eq
 800b1ca:	f105 0320 	addeq.w	r3, r5, #32
 800b1ce:	61ea      	streq	r2, [r5, #28]
 800b1d0:	3418      	addeq	r4, #24
 800b1d2:	e7d3      	b.n	800b17c <_realloc_r+0x124>
 800b1d4:	465b      	mov	r3, fp
 800b1d6:	e7d1      	b.n	800b17c <_realloc_r+0x124>
 800b1d8:	4621      	mov	r1, r4
 800b1da:	4658      	mov	r0, fp
 800b1dc:	f7ff fbee 	bl	800a9bc <memmove>
 800b1e0:	e7d2      	b.n	800b188 <_realloc_r+0x130>
 800b1e2:	45b8      	cmp	r8, r7
 800b1e4:	dc54      	bgt.n	800b290 <_realloc_r+0x238>
 800b1e6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b1ea:	4628      	mov	r0, r5
 800b1ec:	60da      	str	r2, [r3, #12]
 800b1ee:	6093      	str	r3, [r2, #8]
 800b1f0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b1f4:	68eb      	ldr	r3, [r5, #12]
 800b1f6:	60d3      	str	r3, [r2, #12]
 800b1f8:	609a      	str	r2, [r3, #8]
 800b1fa:	1f32      	subs	r2, r6, #4
 800b1fc:	2a24      	cmp	r2, #36	; 0x24
 800b1fe:	d843      	bhi.n	800b288 <_realloc_r+0x230>
 800b200:	2a13      	cmp	r2, #19
 800b202:	d908      	bls.n	800b216 <_realloc_r+0x1be>
 800b204:	6823      	ldr	r3, [r4, #0]
 800b206:	2a1b      	cmp	r2, #27
 800b208:	60ab      	str	r3, [r5, #8]
 800b20a:	6863      	ldr	r3, [r4, #4]
 800b20c:	60eb      	str	r3, [r5, #12]
 800b20e:	d828      	bhi.n	800b262 <_realloc_r+0x20a>
 800b210:	3408      	adds	r4, #8
 800b212:	f105 0010 	add.w	r0, r5, #16
 800b216:	6823      	ldr	r3, [r4, #0]
 800b218:	6003      	str	r3, [r0, #0]
 800b21a:	6863      	ldr	r3, [r4, #4]
 800b21c:	6043      	str	r3, [r0, #4]
 800b21e:	68a3      	ldr	r3, [r4, #8]
 800b220:	6083      	str	r3, [r0, #8]
 800b222:	686a      	ldr	r2, [r5, #4]
 800b224:	eba7 0008 	sub.w	r0, r7, r8
 800b228:	280f      	cmp	r0, #15
 800b22a:	f002 0201 	and.w	r2, r2, #1
 800b22e:	eb05 0307 	add.w	r3, r5, r7
 800b232:	f240 80b3 	bls.w	800b39c <_realloc_r+0x344>
 800b236:	eb05 0108 	add.w	r1, r5, r8
 800b23a:	ea48 0202 	orr.w	r2, r8, r2
 800b23e:	f040 0001 	orr.w	r0, r0, #1
 800b242:	606a      	str	r2, [r5, #4]
 800b244:	6048      	str	r0, [r1, #4]
 800b246:	685a      	ldr	r2, [r3, #4]
 800b248:	4648      	mov	r0, r9
 800b24a:	f042 0201 	orr.w	r2, r2, #1
 800b24e:	605a      	str	r2, [r3, #4]
 800b250:	3108      	adds	r1, #8
 800b252:	f7ff f8f9 	bl	800a448 <_free_r>
 800b256:	4648      	mov	r0, r9
 800b258:	f7fb fb34 	bl	80068c4 <__malloc_unlock>
 800b25c:	f105 0b08 	add.w	fp, r5, #8
 800b260:	e716      	b.n	800b090 <_realloc_r+0x38>
 800b262:	68a3      	ldr	r3, [r4, #8]
 800b264:	2a24      	cmp	r2, #36	; 0x24
 800b266:	612b      	str	r3, [r5, #16]
 800b268:	68e3      	ldr	r3, [r4, #12]
 800b26a:	bf18      	it	ne
 800b26c:	f105 0018 	addne.w	r0, r5, #24
 800b270:	616b      	str	r3, [r5, #20]
 800b272:	bf09      	itett	eq
 800b274:	6923      	ldreq	r3, [r4, #16]
 800b276:	3410      	addne	r4, #16
 800b278:	61ab      	streq	r3, [r5, #24]
 800b27a:	6963      	ldreq	r3, [r4, #20]
 800b27c:	bf02      	ittt	eq
 800b27e:	f105 0020 	addeq.w	r0, r5, #32
 800b282:	61eb      	streq	r3, [r5, #28]
 800b284:	3418      	addeq	r4, #24
 800b286:	e7c6      	b.n	800b216 <_realloc_r+0x1be>
 800b288:	4621      	mov	r1, r4
 800b28a:	f7ff fb97 	bl	800a9bc <memmove>
 800b28e:	e7c8      	b.n	800b222 <_realloc_r+0x1ca>
 800b290:	45d8      	cmp	r8, fp
 800b292:	dc32      	bgt.n	800b2fa <_realloc_r+0x2a2>
 800b294:	4628      	mov	r0, r5
 800b296:	68eb      	ldr	r3, [r5, #12]
 800b298:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b29c:	60d3      	str	r3, [r2, #12]
 800b29e:	609a      	str	r2, [r3, #8]
 800b2a0:	1f32      	subs	r2, r6, #4
 800b2a2:	2a24      	cmp	r2, #36	; 0x24
 800b2a4:	d825      	bhi.n	800b2f2 <_realloc_r+0x29a>
 800b2a6:	2a13      	cmp	r2, #19
 800b2a8:	d908      	bls.n	800b2bc <_realloc_r+0x264>
 800b2aa:	6823      	ldr	r3, [r4, #0]
 800b2ac:	2a1b      	cmp	r2, #27
 800b2ae:	60ab      	str	r3, [r5, #8]
 800b2b0:	6863      	ldr	r3, [r4, #4]
 800b2b2:	60eb      	str	r3, [r5, #12]
 800b2b4:	d80a      	bhi.n	800b2cc <_realloc_r+0x274>
 800b2b6:	3408      	adds	r4, #8
 800b2b8:	f105 0010 	add.w	r0, r5, #16
 800b2bc:	6823      	ldr	r3, [r4, #0]
 800b2be:	6003      	str	r3, [r0, #0]
 800b2c0:	6863      	ldr	r3, [r4, #4]
 800b2c2:	6043      	str	r3, [r0, #4]
 800b2c4:	68a3      	ldr	r3, [r4, #8]
 800b2c6:	6083      	str	r3, [r0, #8]
 800b2c8:	465f      	mov	r7, fp
 800b2ca:	e7aa      	b.n	800b222 <_realloc_r+0x1ca>
 800b2cc:	68a3      	ldr	r3, [r4, #8]
 800b2ce:	2a24      	cmp	r2, #36	; 0x24
 800b2d0:	612b      	str	r3, [r5, #16]
 800b2d2:	68e3      	ldr	r3, [r4, #12]
 800b2d4:	bf18      	it	ne
 800b2d6:	f105 0018 	addne.w	r0, r5, #24
 800b2da:	616b      	str	r3, [r5, #20]
 800b2dc:	bf09      	itett	eq
 800b2de:	6923      	ldreq	r3, [r4, #16]
 800b2e0:	3410      	addne	r4, #16
 800b2e2:	61ab      	streq	r3, [r5, #24]
 800b2e4:	6963      	ldreq	r3, [r4, #20]
 800b2e6:	bf02      	ittt	eq
 800b2e8:	f105 0020 	addeq.w	r0, r5, #32
 800b2ec:	61eb      	streq	r3, [r5, #28]
 800b2ee:	3418      	addeq	r4, #24
 800b2f0:	e7e4      	b.n	800b2bc <_realloc_r+0x264>
 800b2f2:	4621      	mov	r1, r4
 800b2f4:	f7ff fb62 	bl	800a9bc <memmove>
 800b2f8:	e7e6      	b.n	800b2c8 <_realloc_r+0x270>
 800b2fa:	4648      	mov	r0, r9
 800b2fc:	f7fb f892 	bl	8006424 <_malloc_r>
 800b300:	4683      	mov	fp, r0
 800b302:	2800      	cmp	r0, #0
 800b304:	f43f af4f 	beq.w	800b1a6 <_realloc_r+0x14e>
 800b308:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b30c:	f1a0 0208 	sub.w	r2, r0, #8
 800b310:	f023 0301 	bic.w	r3, r3, #1
 800b314:	4453      	add	r3, sl
 800b316:	4293      	cmp	r3, r2
 800b318:	d105      	bne.n	800b326 <_realloc_r+0x2ce>
 800b31a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b31e:	f027 0703 	bic.w	r7, r7, #3
 800b322:	4437      	add	r7, r6
 800b324:	e6fa      	b.n	800b11c <_realloc_r+0xc4>
 800b326:	1f32      	subs	r2, r6, #4
 800b328:	2a24      	cmp	r2, #36	; 0x24
 800b32a:	d831      	bhi.n	800b390 <_realloc_r+0x338>
 800b32c:	2a13      	cmp	r2, #19
 800b32e:	d92c      	bls.n	800b38a <_realloc_r+0x332>
 800b330:	6823      	ldr	r3, [r4, #0]
 800b332:	2a1b      	cmp	r2, #27
 800b334:	6003      	str	r3, [r0, #0]
 800b336:	6863      	ldr	r3, [r4, #4]
 800b338:	6043      	str	r3, [r0, #4]
 800b33a:	d811      	bhi.n	800b360 <_realloc_r+0x308>
 800b33c:	f104 0208 	add.w	r2, r4, #8
 800b340:	f100 0308 	add.w	r3, r0, #8
 800b344:	6811      	ldr	r1, [r2, #0]
 800b346:	6019      	str	r1, [r3, #0]
 800b348:	6851      	ldr	r1, [r2, #4]
 800b34a:	6059      	str	r1, [r3, #4]
 800b34c:	6892      	ldr	r2, [r2, #8]
 800b34e:	609a      	str	r2, [r3, #8]
 800b350:	4621      	mov	r1, r4
 800b352:	4648      	mov	r0, r9
 800b354:	f7ff f878 	bl	800a448 <_free_r>
 800b358:	e725      	b.n	800b1a6 <_realloc_r+0x14e>
 800b35a:	bf00      	nop
 800b35c:	200004a8 	.word	0x200004a8
 800b360:	68a3      	ldr	r3, [r4, #8]
 800b362:	2a24      	cmp	r2, #36	; 0x24
 800b364:	6083      	str	r3, [r0, #8]
 800b366:	68e3      	ldr	r3, [r4, #12]
 800b368:	bf18      	it	ne
 800b36a:	f104 0210 	addne.w	r2, r4, #16
 800b36e:	60c3      	str	r3, [r0, #12]
 800b370:	bf09      	itett	eq
 800b372:	6923      	ldreq	r3, [r4, #16]
 800b374:	f100 0310 	addne.w	r3, r0, #16
 800b378:	6103      	streq	r3, [r0, #16]
 800b37a:	6961      	ldreq	r1, [r4, #20]
 800b37c:	bf02      	ittt	eq
 800b37e:	f104 0218 	addeq.w	r2, r4, #24
 800b382:	f100 0318 	addeq.w	r3, r0, #24
 800b386:	6141      	streq	r1, [r0, #20]
 800b388:	e7dc      	b.n	800b344 <_realloc_r+0x2ec>
 800b38a:	4603      	mov	r3, r0
 800b38c:	4622      	mov	r2, r4
 800b38e:	e7d9      	b.n	800b344 <_realloc_r+0x2ec>
 800b390:	4621      	mov	r1, r4
 800b392:	f7ff fb13 	bl	800a9bc <memmove>
 800b396:	e7db      	b.n	800b350 <_realloc_r+0x2f8>
 800b398:	4637      	mov	r7, r6
 800b39a:	e6bf      	b.n	800b11c <_realloc_r+0xc4>
 800b39c:	4317      	orrs	r7, r2
 800b39e:	606f      	str	r7, [r5, #4]
 800b3a0:	685a      	ldr	r2, [r3, #4]
 800b3a2:	f042 0201 	orr.w	r2, r2, #1
 800b3a6:	605a      	str	r2, [r3, #4]
 800b3a8:	e755      	b.n	800b256 <_realloc_r+0x1fe>
 800b3aa:	bf00      	nop

0800b3ac <frexp>:
 800b3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ae:	4617      	mov	r7, r2
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	603a      	str	r2, [r7, #0]
 800b3b4:	4a14      	ldr	r2, [pc, #80]	; (800b408 <frexp+0x5c>)
 800b3b6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b3ba:	4296      	cmp	r6, r2
 800b3bc:	4604      	mov	r4, r0
 800b3be:	460d      	mov	r5, r1
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	dc1e      	bgt.n	800b402 <frexp+0x56>
 800b3c4:	4602      	mov	r2, r0
 800b3c6:	4332      	orrs	r2, r6
 800b3c8:	d01b      	beq.n	800b402 <frexp+0x56>
 800b3ca:	4a10      	ldr	r2, [pc, #64]	; (800b40c <frexp+0x60>)
 800b3cc:	400a      	ands	r2, r1
 800b3ce:	b952      	cbnz	r2, 800b3e6 <frexp+0x3a>
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	4b0f      	ldr	r3, [pc, #60]	; (800b410 <frexp+0x64>)
 800b3d4:	f7f5 f880 	bl	80004d8 <__aeabi_dmul>
 800b3d8:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800b3dc:	4604      	mov	r4, r0
 800b3de:	460b      	mov	r3, r1
 800b3e0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b3e4:	603a      	str	r2, [r7, #0]
 800b3e6:	683a      	ldr	r2, [r7, #0]
 800b3e8:	1536      	asrs	r6, r6, #20
 800b3ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b3ee:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800b3f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b3f6:	4416      	add	r6, r2
 800b3f8:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800b3fc:	603e      	str	r6, [r7, #0]
 800b3fe:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b402:	4620      	mov	r0, r4
 800b404:	4629      	mov	r1, r5
 800b406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b408:	7fefffff 	.word	0x7fefffff
 800b40c:	7ff00000 	.word	0x7ff00000
 800b410:	43500000 	.word	0x43500000

0800b414 <__sread>:
 800b414:	b510      	push	{r4, lr}
 800b416:	460c      	mov	r4, r1
 800b418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b41c:	f000 ffd6 	bl	800c3cc <_read_r>
 800b420:	2800      	cmp	r0, #0
 800b422:	bfab      	itete	ge
 800b424:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800b426:	89a3      	ldrhlt	r3, [r4, #12]
 800b428:	181b      	addge	r3, r3, r0
 800b42a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b42e:	bfac      	ite	ge
 800b430:	6523      	strge	r3, [r4, #80]	; 0x50
 800b432:	81a3      	strhlt	r3, [r4, #12]
 800b434:	bd10      	pop	{r4, pc}

0800b436 <__swrite>:
 800b436:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b43a:	461f      	mov	r7, r3
 800b43c:	898b      	ldrh	r3, [r1, #12]
 800b43e:	4605      	mov	r5, r0
 800b440:	05db      	lsls	r3, r3, #23
 800b442:	460c      	mov	r4, r1
 800b444:	4616      	mov	r6, r2
 800b446:	d505      	bpl.n	800b454 <__swrite+0x1e>
 800b448:	2302      	movs	r3, #2
 800b44a:	2200      	movs	r2, #0
 800b44c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b450:	f000 ff98 	bl	800c384 <_lseek_r>
 800b454:	89a3      	ldrh	r3, [r4, #12]
 800b456:	4632      	mov	r2, r6
 800b458:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b45c:	81a3      	strh	r3, [r4, #12]
 800b45e:	4628      	mov	r0, r5
 800b460:	463b      	mov	r3, r7
 800b462:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b46a:	f000 bde1 	b.w	800c030 <_write_r>

0800b46e <__sseek>:
 800b46e:	b510      	push	{r4, lr}
 800b470:	460c      	mov	r4, r1
 800b472:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b476:	f000 ff85 	bl	800c384 <_lseek_r>
 800b47a:	1c43      	adds	r3, r0, #1
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	bf15      	itete	ne
 800b480:	6520      	strne	r0, [r4, #80]	; 0x50
 800b482:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b486:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b48a:	81a3      	strheq	r3, [r4, #12]
 800b48c:	bf18      	it	ne
 800b48e:	81a3      	strhne	r3, [r4, #12]
 800b490:	bd10      	pop	{r4, pc}

0800b492 <__sclose>:
 800b492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b496:	f000 be69 	b.w	800c16c <_close_r>

0800b49a <strncpy>:
 800b49a:	4603      	mov	r3, r0
 800b49c:	b510      	push	{r4, lr}
 800b49e:	3901      	subs	r1, #1
 800b4a0:	b132      	cbz	r2, 800b4b0 <strncpy+0x16>
 800b4a2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b4a6:	3a01      	subs	r2, #1
 800b4a8:	f803 4b01 	strb.w	r4, [r3], #1
 800b4ac:	2c00      	cmp	r4, #0
 800b4ae:	d1f7      	bne.n	800b4a0 <strncpy+0x6>
 800b4b0:	2100      	movs	r1, #0
 800b4b2:	441a      	add	r2, r3
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	d100      	bne.n	800b4ba <strncpy+0x20>
 800b4b8:	bd10      	pop	{r4, pc}
 800b4ba:	f803 1b01 	strb.w	r1, [r3], #1
 800b4be:	e7f9      	b.n	800b4b4 <strncpy+0x1a>

0800b4c0 <__ssprint_r>:
 800b4c0:	6893      	ldr	r3, [r2, #8]
 800b4c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c6:	4680      	mov	r8, r0
 800b4c8:	460c      	mov	r4, r1
 800b4ca:	4617      	mov	r7, r2
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d061      	beq.n	800b594 <__ssprint_r+0xd4>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	469b      	mov	fp, r3
 800b4d4:	f8d2 a000 	ldr.w	sl, [r2]
 800b4d8:	9301      	str	r3, [sp, #4]
 800b4da:	f1bb 0f00 	cmp.w	fp, #0
 800b4de:	d02b      	beq.n	800b538 <__ssprint_r+0x78>
 800b4e0:	68a6      	ldr	r6, [r4, #8]
 800b4e2:	45b3      	cmp	fp, r6
 800b4e4:	d342      	bcc.n	800b56c <__ssprint_r+0xac>
 800b4e6:	89a2      	ldrh	r2, [r4, #12]
 800b4e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b4ec:	d03e      	beq.n	800b56c <__ssprint_r+0xac>
 800b4ee:	6825      	ldr	r5, [r4, #0]
 800b4f0:	6921      	ldr	r1, [r4, #16]
 800b4f2:	eba5 0901 	sub.w	r9, r5, r1
 800b4f6:	6965      	ldr	r5, [r4, #20]
 800b4f8:	f109 0001 	add.w	r0, r9, #1
 800b4fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b500:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b504:	106d      	asrs	r5, r5, #1
 800b506:	4458      	add	r0, fp
 800b508:	4285      	cmp	r5, r0
 800b50a:	bf38      	it	cc
 800b50c:	4605      	movcc	r5, r0
 800b50e:	0553      	lsls	r3, r2, #21
 800b510:	d545      	bpl.n	800b59e <__ssprint_r+0xde>
 800b512:	4629      	mov	r1, r5
 800b514:	4640      	mov	r0, r8
 800b516:	f7fa ff85 	bl	8006424 <_malloc_r>
 800b51a:	4606      	mov	r6, r0
 800b51c:	b9a0      	cbnz	r0, 800b548 <__ssprint_r+0x88>
 800b51e:	230c      	movs	r3, #12
 800b520:	f8c8 3000 	str.w	r3, [r8]
 800b524:	89a3      	ldrh	r3, [r4, #12]
 800b526:	f04f 30ff 	mov.w	r0, #4294967295
 800b52a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b52e:	81a3      	strh	r3, [r4, #12]
 800b530:	2300      	movs	r3, #0
 800b532:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800b536:	e02f      	b.n	800b598 <__ssprint_r+0xd8>
 800b538:	f8da 3000 	ldr.w	r3, [sl]
 800b53c:	f8da b004 	ldr.w	fp, [sl, #4]
 800b540:	9301      	str	r3, [sp, #4]
 800b542:	f10a 0a08 	add.w	sl, sl, #8
 800b546:	e7c8      	b.n	800b4da <__ssprint_r+0x1a>
 800b548:	464a      	mov	r2, r9
 800b54a:	6921      	ldr	r1, [r4, #16]
 800b54c:	f7ff fa28 	bl	800a9a0 <memcpy>
 800b550:	89a2      	ldrh	r2, [r4, #12]
 800b552:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b556:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b55a:	81a2      	strh	r2, [r4, #12]
 800b55c:	6126      	str	r6, [r4, #16]
 800b55e:	444e      	add	r6, r9
 800b560:	6026      	str	r6, [r4, #0]
 800b562:	465e      	mov	r6, fp
 800b564:	6165      	str	r5, [r4, #20]
 800b566:	eba5 0509 	sub.w	r5, r5, r9
 800b56a:	60a5      	str	r5, [r4, #8]
 800b56c:	455e      	cmp	r6, fp
 800b56e:	bf28      	it	cs
 800b570:	465e      	movcs	r6, fp
 800b572:	9901      	ldr	r1, [sp, #4]
 800b574:	4632      	mov	r2, r6
 800b576:	6820      	ldr	r0, [r4, #0]
 800b578:	f7ff fa20 	bl	800a9bc <memmove>
 800b57c:	68a2      	ldr	r2, [r4, #8]
 800b57e:	1b92      	subs	r2, r2, r6
 800b580:	60a2      	str	r2, [r4, #8]
 800b582:	6822      	ldr	r2, [r4, #0]
 800b584:	4432      	add	r2, r6
 800b586:	6022      	str	r2, [r4, #0]
 800b588:	68ba      	ldr	r2, [r7, #8]
 800b58a:	eba2 030b 	sub.w	r3, r2, fp
 800b58e:	60bb      	str	r3, [r7, #8]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d1d1      	bne.n	800b538 <__ssprint_r+0x78>
 800b594:	2000      	movs	r0, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	b003      	add	sp, #12
 800b59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b59e:	462a      	mov	r2, r5
 800b5a0:	4640      	mov	r0, r8
 800b5a2:	f7ff fd59 	bl	800b058 <_realloc_r>
 800b5a6:	4606      	mov	r6, r0
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d1d7      	bne.n	800b55c <__ssprint_r+0x9c>
 800b5ac:	4640      	mov	r0, r8
 800b5ae:	6921      	ldr	r1, [r4, #16]
 800b5b0:	f7fe ff4a 	bl	800a448 <_free_r>
 800b5b4:	e7b3      	b.n	800b51e <__ssprint_r+0x5e>

0800b5b6 <__sprint_r>:
 800b5b6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ba:	6893      	ldr	r3, [r2, #8]
 800b5bc:	4680      	mov	r8, r0
 800b5be:	460f      	mov	r7, r1
 800b5c0:	4614      	mov	r4, r2
 800b5c2:	b91b      	cbnz	r3, 800b5cc <__sprint_r+0x16>
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	6053      	str	r3, [r2, #4]
 800b5c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5cc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b5ce:	049d      	lsls	r5, r3, #18
 800b5d0:	d520      	bpl.n	800b614 <__sprint_r+0x5e>
 800b5d2:	6815      	ldr	r5, [r2, #0]
 800b5d4:	3508      	adds	r5, #8
 800b5d6:	f04f 0900 	mov.w	r9, #0
 800b5da:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800b5de:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b5e2:	45ca      	cmp	sl, r9
 800b5e4:	dc0b      	bgt.n	800b5fe <__sprint_r+0x48>
 800b5e6:	68a0      	ldr	r0, [r4, #8]
 800b5e8:	f026 0603 	bic.w	r6, r6, #3
 800b5ec:	1b80      	subs	r0, r0, r6
 800b5ee:	60a0      	str	r0, [r4, #8]
 800b5f0:	3508      	adds	r5, #8
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d1ef      	bne.n	800b5d6 <__sprint_r+0x20>
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800b5fc:	e7e4      	b.n	800b5c8 <__sprint_r+0x12>
 800b5fe:	463a      	mov	r2, r7
 800b600:	4640      	mov	r0, r8
 800b602:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b606:	f000 fe6c 	bl	800c2e2 <_fputwc_r>
 800b60a:	1c43      	adds	r3, r0, #1
 800b60c:	d0f3      	beq.n	800b5f6 <__sprint_r+0x40>
 800b60e:	f109 0901 	add.w	r9, r9, #1
 800b612:	e7e6      	b.n	800b5e2 <__sprint_r+0x2c>
 800b614:	f7fe ffd8 	bl	800a5c8 <__sfvwrite_r>
 800b618:	e7ed      	b.n	800b5f6 <__sprint_r+0x40>
	...

0800b61c <_vfiprintf_r>:
 800b61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b620:	b0bb      	sub	sp, #236	; 0xec
 800b622:	460f      	mov	r7, r1
 800b624:	461d      	mov	r5, r3
 800b626:	461c      	mov	r4, r3
 800b628:	4681      	mov	r9, r0
 800b62a:	9202      	str	r2, [sp, #8]
 800b62c:	b118      	cbz	r0, 800b636 <_vfiprintf_r+0x1a>
 800b62e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b630:	b90b      	cbnz	r3, 800b636 <_vfiprintf_r+0x1a>
 800b632:	f7fe fe79 	bl	800a328 <__sinit>
 800b636:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b638:	07d8      	lsls	r0, r3, #31
 800b63a:	d405      	bmi.n	800b648 <_vfiprintf_r+0x2c>
 800b63c:	89bb      	ldrh	r3, [r7, #12]
 800b63e:	0599      	lsls	r1, r3, #22
 800b640:	d402      	bmi.n	800b648 <_vfiprintf_r+0x2c>
 800b642:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b644:	f7ff f930 	bl	800a8a8 <__retarget_lock_acquire_recursive>
 800b648:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b64c:	049a      	lsls	r2, r3, #18
 800b64e:	d406      	bmi.n	800b65e <_vfiprintf_r+0x42>
 800b650:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b654:	81bb      	strh	r3, [r7, #12]
 800b656:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b658:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b65c:	667b      	str	r3, [r7, #100]	; 0x64
 800b65e:	89bb      	ldrh	r3, [r7, #12]
 800b660:	071e      	lsls	r6, r3, #28
 800b662:	d501      	bpl.n	800b668 <_vfiprintf_r+0x4c>
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	b9ab      	cbnz	r3, 800b694 <_vfiprintf_r+0x78>
 800b668:	4639      	mov	r1, r7
 800b66a:	4648      	mov	r0, r9
 800b66c:	f7fd feac 	bl	80093c8 <__swsetup_r>
 800b670:	b180      	cbz	r0, 800b694 <_vfiprintf_r+0x78>
 800b672:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b674:	07d8      	lsls	r0, r3, #31
 800b676:	d506      	bpl.n	800b686 <_vfiprintf_r+0x6a>
 800b678:	f04f 33ff 	mov.w	r3, #4294967295
 800b67c:	9303      	str	r3, [sp, #12]
 800b67e:	9803      	ldr	r0, [sp, #12]
 800b680:	b03b      	add	sp, #236	; 0xec
 800b682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b686:	89bb      	ldrh	r3, [r7, #12]
 800b688:	0599      	lsls	r1, r3, #22
 800b68a:	d4f5      	bmi.n	800b678 <_vfiprintf_r+0x5c>
 800b68c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b68e:	f7ff f90c 	bl	800a8aa <__retarget_lock_release_recursive>
 800b692:	e7f1      	b.n	800b678 <_vfiprintf_r+0x5c>
 800b694:	89bb      	ldrh	r3, [r7, #12]
 800b696:	f003 021a 	and.w	r2, r3, #26
 800b69a:	2a0a      	cmp	r2, #10
 800b69c:	d113      	bne.n	800b6c6 <_vfiprintf_r+0xaa>
 800b69e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b6a2:	2a00      	cmp	r2, #0
 800b6a4:	db0f      	blt.n	800b6c6 <_vfiprintf_r+0xaa>
 800b6a6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b6a8:	07d2      	lsls	r2, r2, #31
 800b6aa:	d404      	bmi.n	800b6b6 <_vfiprintf_r+0x9a>
 800b6ac:	059e      	lsls	r6, r3, #22
 800b6ae:	d402      	bmi.n	800b6b6 <_vfiprintf_r+0x9a>
 800b6b0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b6b2:	f7ff f8fa 	bl	800a8aa <__retarget_lock_release_recursive>
 800b6b6:	462b      	mov	r3, r5
 800b6b8:	4639      	mov	r1, r7
 800b6ba:	4648      	mov	r0, r9
 800b6bc:	9a02      	ldr	r2, [sp, #8]
 800b6be:	f000 fc2d 	bl	800bf1c <__sbprintf>
 800b6c2:	9003      	str	r0, [sp, #12]
 800b6c4:	e7db      	b.n	800b67e <_vfiprintf_r+0x62>
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800b6cc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800b6d0:	ae11      	add	r6, sp, #68	; 0x44
 800b6d2:	960e      	str	r6, [sp, #56]	; 0x38
 800b6d4:	9308      	str	r3, [sp, #32]
 800b6d6:	930a      	str	r3, [sp, #40]	; 0x28
 800b6d8:	9303      	str	r3, [sp, #12]
 800b6da:	9b02      	ldr	r3, [sp, #8]
 800b6dc:	461d      	mov	r5, r3
 800b6de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6e2:	b10a      	cbz	r2, 800b6e8 <_vfiprintf_r+0xcc>
 800b6e4:	2a25      	cmp	r2, #37	; 0x25
 800b6e6:	d1f9      	bne.n	800b6dc <_vfiprintf_r+0xc0>
 800b6e8:	9b02      	ldr	r3, [sp, #8]
 800b6ea:	ebb5 0803 	subs.w	r8, r5, r3
 800b6ee:	d00d      	beq.n	800b70c <_vfiprintf_r+0xf0>
 800b6f0:	e9c6 3800 	strd	r3, r8, [r6]
 800b6f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b6f6:	4443      	add	r3, r8
 800b6f8:	9310      	str	r3, [sp, #64]	; 0x40
 800b6fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	2b07      	cmp	r3, #7
 800b700:	930f      	str	r3, [sp, #60]	; 0x3c
 800b702:	dc75      	bgt.n	800b7f0 <_vfiprintf_r+0x1d4>
 800b704:	3608      	adds	r6, #8
 800b706:	9b03      	ldr	r3, [sp, #12]
 800b708:	4443      	add	r3, r8
 800b70a:	9303      	str	r3, [sp, #12]
 800b70c:	782b      	ldrb	r3, [r5, #0]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	f000 83c6 	beq.w	800bea0 <_vfiprintf_r+0x884>
 800b714:	2300      	movs	r3, #0
 800b716:	f04f 31ff 	mov.w	r1, #4294967295
 800b71a:	469a      	mov	sl, r3
 800b71c:	1c6a      	adds	r2, r5, #1
 800b71e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b722:	9101      	str	r1, [sp, #4]
 800b724:	9304      	str	r3, [sp, #16]
 800b726:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b72a:	9202      	str	r2, [sp, #8]
 800b72c:	f1a3 0220 	sub.w	r2, r3, #32
 800b730:	2a5a      	cmp	r2, #90	; 0x5a
 800b732:	f200 830e 	bhi.w	800bd52 <_vfiprintf_r+0x736>
 800b736:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b73a:	0098      	.short	0x0098
 800b73c:	030c030c 	.word	0x030c030c
 800b740:	030c00a0 	.word	0x030c00a0
 800b744:	030c030c 	.word	0x030c030c
 800b748:	030c0080 	.word	0x030c0080
 800b74c:	00a3030c 	.word	0x00a3030c
 800b750:	030c00ad 	.word	0x030c00ad
 800b754:	00af00aa 	.word	0x00af00aa
 800b758:	00ca030c 	.word	0x00ca030c
 800b75c:	00cd00cd 	.word	0x00cd00cd
 800b760:	00cd00cd 	.word	0x00cd00cd
 800b764:	00cd00cd 	.word	0x00cd00cd
 800b768:	00cd00cd 	.word	0x00cd00cd
 800b76c:	030c00cd 	.word	0x030c00cd
 800b770:	030c030c 	.word	0x030c030c
 800b774:	030c030c 	.word	0x030c030c
 800b778:	030c030c 	.word	0x030c030c
 800b77c:	030c030c 	.word	0x030c030c
 800b780:	010500f7 	.word	0x010500f7
 800b784:	030c030c 	.word	0x030c030c
 800b788:	030c030c 	.word	0x030c030c
 800b78c:	030c030c 	.word	0x030c030c
 800b790:	030c030c 	.word	0x030c030c
 800b794:	030c030c 	.word	0x030c030c
 800b798:	030c014b 	.word	0x030c014b
 800b79c:	030c030c 	.word	0x030c030c
 800b7a0:	030c0191 	.word	0x030c0191
 800b7a4:	030c026f 	.word	0x030c026f
 800b7a8:	028d030c 	.word	0x028d030c
 800b7ac:	030c030c 	.word	0x030c030c
 800b7b0:	030c030c 	.word	0x030c030c
 800b7b4:	030c030c 	.word	0x030c030c
 800b7b8:	030c030c 	.word	0x030c030c
 800b7bc:	030c030c 	.word	0x030c030c
 800b7c0:	010700f7 	.word	0x010700f7
 800b7c4:	030c030c 	.word	0x030c030c
 800b7c8:	00dd030c 	.word	0x00dd030c
 800b7cc:	00f10107 	.word	0x00f10107
 800b7d0:	00ea030c 	.word	0x00ea030c
 800b7d4:	012e030c 	.word	0x012e030c
 800b7d8:	0180014d 	.word	0x0180014d
 800b7dc:	030c00f1 	.word	0x030c00f1
 800b7e0:	00960191 	.word	0x00960191
 800b7e4:	030c0271 	.word	0x030c0271
 800b7e8:	0065030c 	.word	0x0065030c
 800b7ec:	0096030c 	.word	0x0096030c
 800b7f0:	4639      	mov	r1, r7
 800b7f2:	4648      	mov	r0, r9
 800b7f4:	aa0e      	add	r2, sp, #56	; 0x38
 800b7f6:	f7ff fede 	bl	800b5b6 <__sprint_r>
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	f040 832f 	bne.w	800be5e <_vfiprintf_r+0x842>
 800b800:	ae11      	add	r6, sp, #68	; 0x44
 800b802:	e780      	b.n	800b706 <_vfiprintf_r+0xea>
 800b804:	4a94      	ldr	r2, [pc, #592]	; (800ba58 <_vfiprintf_r+0x43c>)
 800b806:	f01a 0f20 	tst.w	sl, #32
 800b80a:	9206      	str	r2, [sp, #24]
 800b80c:	f000 8224 	beq.w	800bc58 <_vfiprintf_r+0x63c>
 800b810:	3407      	adds	r4, #7
 800b812:	f024 0b07 	bic.w	fp, r4, #7
 800b816:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b81a:	f01a 0f01 	tst.w	sl, #1
 800b81e:	d009      	beq.n	800b834 <_vfiprintf_r+0x218>
 800b820:	ea54 0205 	orrs.w	r2, r4, r5
 800b824:	bf1f      	itttt	ne
 800b826:	2230      	movne	r2, #48	; 0x30
 800b828:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800b82c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800b830:	f04a 0a02 	orrne.w	sl, sl, #2
 800b834:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b838:	e10b      	b.n	800ba52 <_vfiprintf_r+0x436>
 800b83a:	4648      	mov	r0, r9
 800b83c:	f7ff f82e 	bl	800a89c <_localeconv_r>
 800b840:	6843      	ldr	r3, [r0, #4]
 800b842:	4618      	mov	r0, r3
 800b844:	930a      	str	r3, [sp, #40]	; 0x28
 800b846:	f7f4 fc83 	bl	8000150 <strlen>
 800b84a:	9008      	str	r0, [sp, #32]
 800b84c:	4648      	mov	r0, r9
 800b84e:	f7ff f825 	bl	800a89c <_localeconv_r>
 800b852:	6883      	ldr	r3, [r0, #8]
 800b854:	9307      	str	r3, [sp, #28]
 800b856:	9b08      	ldr	r3, [sp, #32]
 800b858:	b12b      	cbz	r3, 800b866 <_vfiprintf_r+0x24a>
 800b85a:	9b07      	ldr	r3, [sp, #28]
 800b85c:	b11b      	cbz	r3, 800b866 <_vfiprintf_r+0x24a>
 800b85e:	781b      	ldrb	r3, [r3, #0]
 800b860:	b10b      	cbz	r3, 800b866 <_vfiprintf_r+0x24a>
 800b862:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800b866:	9a02      	ldr	r2, [sp, #8]
 800b868:	e75d      	b.n	800b726 <_vfiprintf_r+0x10a>
 800b86a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d1f9      	bne.n	800b866 <_vfiprintf_r+0x24a>
 800b872:	2320      	movs	r3, #32
 800b874:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b878:	e7f5      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b87a:	f04a 0a01 	orr.w	sl, sl, #1
 800b87e:	e7f2      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b880:	f854 3b04 	ldr.w	r3, [r4], #4
 800b884:	2b00      	cmp	r3, #0
 800b886:	9304      	str	r3, [sp, #16]
 800b888:	daed      	bge.n	800b866 <_vfiprintf_r+0x24a>
 800b88a:	425b      	negs	r3, r3
 800b88c:	9304      	str	r3, [sp, #16]
 800b88e:	f04a 0a04 	orr.w	sl, sl, #4
 800b892:	e7e8      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b894:	232b      	movs	r3, #43	; 0x2b
 800b896:	e7ed      	b.n	800b874 <_vfiprintf_r+0x258>
 800b898:	9a02      	ldr	r2, [sp, #8]
 800b89a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b89e:	2b2a      	cmp	r3, #42	; 0x2a
 800b8a0:	d112      	bne.n	800b8c8 <_vfiprintf_r+0x2ac>
 800b8a2:	f854 0b04 	ldr.w	r0, [r4], #4
 800b8a6:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800b8aa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b8ae:	e7da      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b8b0:	200a      	movs	r0, #10
 800b8b2:	9b01      	ldr	r3, [sp, #4]
 800b8b4:	fb00 1303 	mla	r3, r0, r3, r1
 800b8b8:	9301      	str	r3, [sp, #4]
 800b8ba:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b8be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b8c2:	2909      	cmp	r1, #9
 800b8c4:	d9f4      	bls.n	800b8b0 <_vfiprintf_r+0x294>
 800b8c6:	e730      	b.n	800b72a <_vfiprintf_r+0x10e>
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	9101      	str	r1, [sp, #4]
 800b8cc:	e7f7      	b.n	800b8be <_vfiprintf_r+0x2a2>
 800b8ce:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800b8d2:	e7c8      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b8d4:	2100      	movs	r1, #0
 800b8d6:	9a02      	ldr	r2, [sp, #8]
 800b8d8:	9104      	str	r1, [sp, #16]
 800b8da:	200a      	movs	r0, #10
 800b8dc:	9904      	ldr	r1, [sp, #16]
 800b8de:	3b30      	subs	r3, #48	; 0x30
 800b8e0:	fb00 3301 	mla	r3, r0, r1, r3
 800b8e4:	9304      	str	r3, [sp, #16]
 800b8e6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b8ea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b8ee:	2909      	cmp	r1, #9
 800b8f0:	d9f3      	bls.n	800b8da <_vfiprintf_r+0x2be>
 800b8f2:	e71a      	b.n	800b72a <_vfiprintf_r+0x10e>
 800b8f4:	9b02      	ldr	r3, [sp, #8]
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	2b68      	cmp	r3, #104	; 0x68
 800b8fa:	bf01      	itttt	eq
 800b8fc:	9b02      	ldreq	r3, [sp, #8]
 800b8fe:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800b902:	3301      	addeq	r3, #1
 800b904:	9302      	streq	r3, [sp, #8]
 800b906:	bf18      	it	ne
 800b908:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800b90c:	e7ab      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b90e:	9b02      	ldr	r3, [sp, #8]
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	2b6c      	cmp	r3, #108	; 0x6c
 800b914:	d105      	bne.n	800b922 <_vfiprintf_r+0x306>
 800b916:	9b02      	ldr	r3, [sp, #8]
 800b918:	3301      	adds	r3, #1
 800b91a:	9302      	str	r3, [sp, #8]
 800b91c:	f04a 0a20 	orr.w	sl, sl, #32
 800b920:	e7a1      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b922:	f04a 0a10 	orr.w	sl, sl, #16
 800b926:	e79e      	b.n	800b866 <_vfiprintf_r+0x24a>
 800b928:	46a3      	mov	fp, r4
 800b92a:	2100      	movs	r1, #0
 800b92c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800b930:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b934:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b938:	2301      	movs	r3, #1
 800b93a:	460d      	mov	r5, r1
 800b93c:	9301      	str	r3, [sp, #4]
 800b93e:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800b942:	e0a0      	b.n	800ba86 <_vfiprintf_r+0x46a>
 800b944:	f04a 0a10 	orr.w	sl, sl, #16
 800b948:	f01a 0f20 	tst.w	sl, #32
 800b94c:	d010      	beq.n	800b970 <_vfiprintf_r+0x354>
 800b94e:	3407      	adds	r4, #7
 800b950:	f024 0b07 	bic.w	fp, r4, #7
 800b954:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b958:	2c00      	cmp	r4, #0
 800b95a:	f175 0300 	sbcs.w	r3, r5, #0
 800b95e:	da05      	bge.n	800b96c <_vfiprintf_r+0x350>
 800b960:	232d      	movs	r3, #45	; 0x2d
 800b962:	4264      	negs	r4, r4
 800b964:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800b968:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b96c:	2301      	movs	r3, #1
 800b96e:	e03f      	b.n	800b9f0 <_vfiprintf_r+0x3d4>
 800b970:	f01a 0f10 	tst.w	sl, #16
 800b974:	f104 0b04 	add.w	fp, r4, #4
 800b978:	d002      	beq.n	800b980 <_vfiprintf_r+0x364>
 800b97a:	6824      	ldr	r4, [r4, #0]
 800b97c:	17e5      	asrs	r5, r4, #31
 800b97e:	e7eb      	b.n	800b958 <_vfiprintf_r+0x33c>
 800b980:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b984:	6824      	ldr	r4, [r4, #0]
 800b986:	d001      	beq.n	800b98c <_vfiprintf_r+0x370>
 800b988:	b224      	sxth	r4, r4
 800b98a:	e7f7      	b.n	800b97c <_vfiprintf_r+0x360>
 800b98c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b990:	bf18      	it	ne
 800b992:	b264      	sxtbne	r4, r4
 800b994:	e7f2      	b.n	800b97c <_vfiprintf_r+0x360>
 800b996:	f01a 0f20 	tst.w	sl, #32
 800b99a:	f854 3b04 	ldr.w	r3, [r4], #4
 800b99e:	d005      	beq.n	800b9ac <_vfiprintf_r+0x390>
 800b9a0:	9a03      	ldr	r2, [sp, #12]
 800b9a2:	4610      	mov	r0, r2
 800b9a4:	17d1      	asrs	r1, r2, #31
 800b9a6:	e9c3 0100 	strd	r0, r1, [r3]
 800b9aa:	e696      	b.n	800b6da <_vfiprintf_r+0xbe>
 800b9ac:	f01a 0f10 	tst.w	sl, #16
 800b9b0:	d002      	beq.n	800b9b8 <_vfiprintf_r+0x39c>
 800b9b2:	9a03      	ldr	r2, [sp, #12]
 800b9b4:	601a      	str	r2, [r3, #0]
 800b9b6:	e690      	b.n	800b6da <_vfiprintf_r+0xbe>
 800b9b8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b9bc:	d002      	beq.n	800b9c4 <_vfiprintf_r+0x3a8>
 800b9be:	9a03      	ldr	r2, [sp, #12]
 800b9c0:	801a      	strh	r2, [r3, #0]
 800b9c2:	e68a      	b.n	800b6da <_vfiprintf_r+0xbe>
 800b9c4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b9c8:	d0f3      	beq.n	800b9b2 <_vfiprintf_r+0x396>
 800b9ca:	9a03      	ldr	r2, [sp, #12]
 800b9cc:	701a      	strb	r2, [r3, #0]
 800b9ce:	e684      	b.n	800b6da <_vfiprintf_r+0xbe>
 800b9d0:	f04a 0a10 	orr.w	sl, sl, #16
 800b9d4:	f01a 0f20 	tst.w	sl, #32
 800b9d8:	d01d      	beq.n	800ba16 <_vfiprintf_r+0x3fa>
 800b9da:	3407      	adds	r4, #7
 800b9dc:	f024 0b07 	bic.w	fp, r4, #7
 800b9e0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800b9f0:	9a01      	ldr	r2, [sp, #4]
 800b9f2:	3201      	adds	r2, #1
 800b9f4:	f000 8261 	beq.w	800beba <_vfiprintf_r+0x89e>
 800b9f8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800b9fc:	9205      	str	r2, [sp, #20]
 800b9fe:	ea54 0205 	orrs.w	r2, r4, r5
 800ba02:	f040 8260 	bne.w	800bec6 <_vfiprintf_r+0x8aa>
 800ba06:	9a01      	ldr	r2, [sp, #4]
 800ba08:	2a00      	cmp	r2, #0
 800ba0a:	f000 8197 	beq.w	800bd3c <_vfiprintf_r+0x720>
 800ba0e:	2b01      	cmp	r3, #1
 800ba10:	f040 825c 	bne.w	800becc <_vfiprintf_r+0x8b0>
 800ba14:	e136      	b.n	800bc84 <_vfiprintf_r+0x668>
 800ba16:	f01a 0f10 	tst.w	sl, #16
 800ba1a:	f104 0b04 	add.w	fp, r4, #4
 800ba1e:	d001      	beq.n	800ba24 <_vfiprintf_r+0x408>
 800ba20:	6824      	ldr	r4, [r4, #0]
 800ba22:	e003      	b.n	800ba2c <_vfiprintf_r+0x410>
 800ba24:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ba28:	d002      	beq.n	800ba30 <_vfiprintf_r+0x414>
 800ba2a:	8824      	ldrh	r4, [r4, #0]
 800ba2c:	2500      	movs	r5, #0
 800ba2e:	e7d9      	b.n	800b9e4 <_vfiprintf_r+0x3c8>
 800ba30:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ba34:	d0f4      	beq.n	800ba20 <_vfiprintf_r+0x404>
 800ba36:	7824      	ldrb	r4, [r4, #0]
 800ba38:	e7f8      	b.n	800ba2c <_vfiprintf_r+0x410>
 800ba3a:	f647 0330 	movw	r3, #30768	; 0x7830
 800ba3e:	46a3      	mov	fp, r4
 800ba40:	2500      	movs	r5, #0
 800ba42:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800ba46:	4b04      	ldr	r3, [pc, #16]	; (800ba58 <_vfiprintf_r+0x43c>)
 800ba48:	f85b 4b04 	ldr.w	r4, [fp], #4
 800ba4c:	f04a 0a02 	orr.w	sl, sl, #2
 800ba50:	9306      	str	r3, [sp, #24]
 800ba52:	2302      	movs	r3, #2
 800ba54:	e7c9      	b.n	800b9ea <_vfiprintf_r+0x3ce>
 800ba56:	bf00      	nop
 800ba58:	0800dd9c 	.word	0x0800dd9c
 800ba5c:	46a3      	mov	fp, r4
 800ba5e:	2500      	movs	r5, #0
 800ba60:	9b01      	ldr	r3, [sp, #4]
 800ba62:	f85b 8b04 	ldr.w	r8, [fp], #4
 800ba66:	1c5c      	adds	r4, r3, #1
 800ba68:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800ba6c:	f000 80cf 	beq.w	800bc0e <_vfiprintf_r+0x5f2>
 800ba70:	461a      	mov	r2, r3
 800ba72:	4629      	mov	r1, r5
 800ba74:	4640      	mov	r0, r8
 800ba76:	f7fe ff85 	bl	800a984 <memchr>
 800ba7a:	2800      	cmp	r0, #0
 800ba7c:	f000 8173 	beq.w	800bd66 <_vfiprintf_r+0x74a>
 800ba80:	eba0 0308 	sub.w	r3, r0, r8
 800ba84:	9301      	str	r3, [sp, #4]
 800ba86:	9b01      	ldr	r3, [sp, #4]
 800ba88:	42ab      	cmp	r3, r5
 800ba8a:	bfb8      	it	lt
 800ba8c:	462b      	movlt	r3, r5
 800ba8e:	9305      	str	r3, [sp, #20]
 800ba90:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ba94:	b113      	cbz	r3, 800ba9c <_vfiprintf_r+0x480>
 800ba96:	9b05      	ldr	r3, [sp, #20]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	9305      	str	r3, [sp, #20]
 800ba9c:	f01a 0302 	ands.w	r3, sl, #2
 800baa0:	9309      	str	r3, [sp, #36]	; 0x24
 800baa2:	bf1e      	ittt	ne
 800baa4:	9b05      	ldrne	r3, [sp, #20]
 800baa6:	3302      	addne	r3, #2
 800baa8:	9305      	strne	r3, [sp, #20]
 800baaa:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800baae:	930b      	str	r3, [sp, #44]	; 0x2c
 800bab0:	d11f      	bne.n	800baf2 <_vfiprintf_r+0x4d6>
 800bab2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bab6:	1a9c      	subs	r4, r3, r2
 800bab8:	2c00      	cmp	r4, #0
 800baba:	dd1a      	ble.n	800baf2 <_vfiprintf_r+0x4d6>
 800babc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bac0:	48b4      	ldr	r0, [pc, #720]	; (800bd94 <_vfiprintf_r+0x778>)
 800bac2:	2c10      	cmp	r4, #16
 800bac4:	f103 0301 	add.w	r3, r3, #1
 800bac8:	f106 0108 	add.w	r1, r6, #8
 800bacc:	6030      	str	r0, [r6, #0]
 800bace:	f300 814c 	bgt.w	800bd6a <_vfiprintf_r+0x74e>
 800bad2:	6074      	str	r4, [r6, #4]
 800bad4:	2b07      	cmp	r3, #7
 800bad6:	4414      	add	r4, r2
 800bad8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800badc:	f340 8157 	ble.w	800bd8e <_vfiprintf_r+0x772>
 800bae0:	4639      	mov	r1, r7
 800bae2:	4648      	mov	r0, r9
 800bae4:	aa0e      	add	r2, sp, #56	; 0x38
 800bae6:	f7ff fd66 	bl	800b5b6 <__sprint_r>
 800baea:	2800      	cmp	r0, #0
 800baec:	f040 81b7 	bne.w	800be5e <_vfiprintf_r+0x842>
 800baf0:	ae11      	add	r6, sp, #68	; 0x44
 800baf2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800baf6:	b173      	cbz	r3, 800bb16 <_vfiprintf_r+0x4fa>
 800baf8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bafc:	6032      	str	r2, [r6, #0]
 800bafe:	2201      	movs	r2, #1
 800bb00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb02:	6072      	str	r2, [r6, #4]
 800bb04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bb06:	3301      	adds	r3, #1
 800bb08:	3201      	adds	r2, #1
 800bb0a:	2b07      	cmp	r3, #7
 800bb0c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bb10:	f300 8146 	bgt.w	800bda0 <_vfiprintf_r+0x784>
 800bb14:	3608      	adds	r6, #8
 800bb16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb18:	b16b      	cbz	r3, 800bb36 <_vfiprintf_r+0x51a>
 800bb1a:	aa0d      	add	r2, sp, #52	; 0x34
 800bb1c:	6032      	str	r2, [r6, #0]
 800bb1e:	2202      	movs	r2, #2
 800bb20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb22:	6072      	str	r2, [r6, #4]
 800bb24:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bb26:	3301      	adds	r3, #1
 800bb28:	3202      	adds	r2, #2
 800bb2a:	2b07      	cmp	r3, #7
 800bb2c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bb30:	f300 813f 	bgt.w	800bdb2 <_vfiprintf_r+0x796>
 800bb34:	3608      	adds	r6, #8
 800bb36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb38:	2b80      	cmp	r3, #128	; 0x80
 800bb3a:	d11f      	bne.n	800bb7c <_vfiprintf_r+0x560>
 800bb3c:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bb40:	1a9c      	subs	r4, r3, r2
 800bb42:	2c00      	cmp	r4, #0
 800bb44:	dd1a      	ble.n	800bb7c <_vfiprintf_r+0x560>
 800bb46:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bb4a:	4893      	ldr	r0, [pc, #588]	; (800bd98 <_vfiprintf_r+0x77c>)
 800bb4c:	2c10      	cmp	r4, #16
 800bb4e:	f103 0301 	add.w	r3, r3, #1
 800bb52:	f106 0108 	add.w	r1, r6, #8
 800bb56:	6030      	str	r0, [r6, #0]
 800bb58:	f300 8134 	bgt.w	800bdc4 <_vfiprintf_r+0x7a8>
 800bb5c:	6074      	str	r4, [r6, #4]
 800bb5e:	2b07      	cmp	r3, #7
 800bb60:	4414      	add	r4, r2
 800bb62:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bb66:	f340 813f 	ble.w	800bde8 <_vfiprintf_r+0x7cc>
 800bb6a:	4639      	mov	r1, r7
 800bb6c:	4648      	mov	r0, r9
 800bb6e:	aa0e      	add	r2, sp, #56	; 0x38
 800bb70:	f7ff fd21 	bl	800b5b6 <__sprint_r>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	f040 8172 	bne.w	800be5e <_vfiprintf_r+0x842>
 800bb7a:	ae11      	add	r6, sp, #68	; 0x44
 800bb7c:	9b01      	ldr	r3, [sp, #4]
 800bb7e:	1aec      	subs	r4, r5, r3
 800bb80:	2c00      	cmp	r4, #0
 800bb82:	dd1a      	ble.n	800bbba <_vfiprintf_r+0x59e>
 800bb84:	4d84      	ldr	r5, [pc, #528]	; (800bd98 <_vfiprintf_r+0x77c>)
 800bb86:	2c10      	cmp	r4, #16
 800bb88:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800bb8c:	f106 0208 	add.w	r2, r6, #8
 800bb90:	f103 0301 	add.w	r3, r3, #1
 800bb94:	6035      	str	r5, [r6, #0]
 800bb96:	f300 8129 	bgt.w	800bdec <_vfiprintf_r+0x7d0>
 800bb9a:	6074      	str	r4, [r6, #4]
 800bb9c:	2b07      	cmp	r3, #7
 800bb9e:	440c      	add	r4, r1
 800bba0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bba4:	f340 8133 	ble.w	800be0e <_vfiprintf_r+0x7f2>
 800bba8:	4639      	mov	r1, r7
 800bbaa:	4648      	mov	r0, r9
 800bbac:	aa0e      	add	r2, sp, #56	; 0x38
 800bbae:	f7ff fd02 	bl	800b5b6 <__sprint_r>
 800bbb2:	2800      	cmp	r0, #0
 800bbb4:	f040 8153 	bne.w	800be5e <_vfiprintf_r+0x842>
 800bbb8:	ae11      	add	r6, sp, #68	; 0x44
 800bbba:	9b01      	ldr	r3, [sp, #4]
 800bbbc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bbbe:	6073      	str	r3, [r6, #4]
 800bbc0:	4418      	add	r0, r3
 800bbc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bbc4:	f8c6 8000 	str.w	r8, [r6]
 800bbc8:	3301      	adds	r3, #1
 800bbca:	2b07      	cmp	r3, #7
 800bbcc:	9010      	str	r0, [sp, #64]	; 0x40
 800bbce:	930f      	str	r3, [sp, #60]	; 0x3c
 800bbd0:	f300 811f 	bgt.w	800be12 <_vfiprintf_r+0x7f6>
 800bbd4:	f106 0308 	add.w	r3, r6, #8
 800bbd8:	f01a 0f04 	tst.w	sl, #4
 800bbdc:	f040 8121 	bne.w	800be22 <_vfiprintf_r+0x806>
 800bbe0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800bbe4:	9905      	ldr	r1, [sp, #20]
 800bbe6:	428a      	cmp	r2, r1
 800bbe8:	bfac      	ite	ge
 800bbea:	189b      	addge	r3, r3, r2
 800bbec:	185b      	addlt	r3, r3, r1
 800bbee:	9303      	str	r3, [sp, #12]
 800bbf0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bbf2:	b13b      	cbz	r3, 800bc04 <_vfiprintf_r+0x5e8>
 800bbf4:	4639      	mov	r1, r7
 800bbf6:	4648      	mov	r0, r9
 800bbf8:	aa0e      	add	r2, sp, #56	; 0x38
 800bbfa:	f7ff fcdc 	bl	800b5b6 <__sprint_r>
 800bbfe:	2800      	cmp	r0, #0
 800bc00:	f040 812d 	bne.w	800be5e <_vfiprintf_r+0x842>
 800bc04:	2300      	movs	r3, #0
 800bc06:	465c      	mov	r4, fp
 800bc08:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc0a:	ae11      	add	r6, sp, #68	; 0x44
 800bc0c:	e565      	b.n	800b6da <_vfiprintf_r+0xbe>
 800bc0e:	4640      	mov	r0, r8
 800bc10:	f7f4 fa9e 	bl	8000150 <strlen>
 800bc14:	9001      	str	r0, [sp, #4]
 800bc16:	e736      	b.n	800ba86 <_vfiprintf_r+0x46a>
 800bc18:	f04a 0a10 	orr.w	sl, sl, #16
 800bc1c:	f01a 0f20 	tst.w	sl, #32
 800bc20:	d006      	beq.n	800bc30 <_vfiprintf_r+0x614>
 800bc22:	3407      	adds	r4, #7
 800bc24:	f024 0b07 	bic.w	fp, r4, #7
 800bc28:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	e6dc      	b.n	800b9ea <_vfiprintf_r+0x3ce>
 800bc30:	f01a 0f10 	tst.w	sl, #16
 800bc34:	f104 0b04 	add.w	fp, r4, #4
 800bc38:	d001      	beq.n	800bc3e <_vfiprintf_r+0x622>
 800bc3a:	6824      	ldr	r4, [r4, #0]
 800bc3c:	e003      	b.n	800bc46 <_vfiprintf_r+0x62a>
 800bc3e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bc42:	d002      	beq.n	800bc4a <_vfiprintf_r+0x62e>
 800bc44:	8824      	ldrh	r4, [r4, #0]
 800bc46:	2500      	movs	r5, #0
 800bc48:	e7f0      	b.n	800bc2c <_vfiprintf_r+0x610>
 800bc4a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bc4e:	d0f4      	beq.n	800bc3a <_vfiprintf_r+0x61e>
 800bc50:	7824      	ldrb	r4, [r4, #0]
 800bc52:	e7f8      	b.n	800bc46 <_vfiprintf_r+0x62a>
 800bc54:	4a51      	ldr	r2, [pc, #324]	; (800bd9c <_vfiprintf_r+0x780>)
 800bc56:	e5d6      	b.n	800b806 <_vfiprintf_r+0x1ea>
 800bc58:	f01a 0f10 	tst.w	sl, #16
 800bc5c:	f104 0b04 	add.w	fp, r4, #4
 800bc60:	d001      	beq.n	800bc66 <_vfiprintf_r+0x64a>
 800bc62:	6824      	ldr	r4, [r4, #0]
 800bc64:	e003      	b.n	800bc6e <_vfiprintf_r+0x652>
 800bc66:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bc6a:	d002      	beq.n	800bc72 <_vfiprintf_r+0x656>
 800bc6c:	8824      	ldrh	r4, [r4, #0]
 800bc6e:	2500      	movs	r5, #0
 800bc70:	e5d3      	b.n	800b81a <_vfiprintf_r+0x1fe>
 800bc72:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bc76:	d0f4      	beq.n	800bc62 <_vfiprintf_r+0x646>
 800bc78:	7824      	ldrb	r4, [r4, #0]
 800bc7a:	e7f8      	b.n	800bc6e <_vfiprintf_r+0x652>
 800bc7c:	2d00      	cmp	r5, #0
 800bc7e:	bf08      	it	eq
 800bc80:	2c0a      	cmpeq	r4, #10
 800bc82:	d205      	bcs.n	800bc90 <_vfiprintf_r+0x674>
 800bc84:	3430      	adds	r4, #48	; 0x30
 800bc86:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800bc8a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800bc8e:	e13b      	b.n	800bf08 <_vfiprintf_r+0x8ec>
 800bc90:	f04f 0a00 	mov.w	sl, #0
 800bc94:	ab3a      	add	r3, sp, #232	; 0xe8
 800bc96:	9309      	str	r3, [sp, #36]	; 0x24
 800bc98:	9b05      	ldr	r3, [sp, #20]
 800bc9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc9e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bca2:	220a      	movs	r2, #10
 800bca4:	4620      	mov	r0, r4
 800bca6:	4629      	mov	r1, r5
 800bca8:	f103 38ff 	add.w	r8, r3, #4294967295
 800bcac:	2300      	movs	r3, #0
 800bcae:	f7f4 ff3b 	bl	8000b28 <__aeabi_uldivmod>
 800bcb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcb4:	3230      	adds	r2, #48	; 0x30
 800bcb6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800bcba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcbc:	f10a 0a01 	add.w	sl, sl, #1
 800bcc0:	b1d3      	cbz	r3, 800bcf8 <_vfiprintf_r+0x6dc>
 800bcc2:	9b07      	ldr	r3, [sp, #28]
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	4553      	cmp	r3, sl
 800bcc8:	d116      	bne.n	800bcf8 <_vfiprintf_r+0x6dc>
 800bcca:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800bcce:	d013      	beq.n	800bcf8 <_vfiprintf_r+0x6dc>
 800bcd0:	2d00      	cmp	r5, #0
 800bcd2:	bf08      	it	eq
 800bcd4:	2c0a      	cmpeq	r4, #10
 800bcd6:	d30f      	bcc.n	800bcf8 <_vfiprintf_r+0x6dc>
 800bcd8:	9b08      	ldr	r3, [sp, #32]
 800bcda:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bcdc:	eba8 0803 	sub.w	r8, r8, r3
 800bce0:	461a      	mov	r2, r3
 800bce2:	4640      	mov	r0, r8
 800bce4:	f7ff fbd9 	bl	800b49a <strncpy>
 800bce8:	9b07      	ldr	r3, [sp, #28]
 800bcea:	785b      	ldrb	r3, [r3, #1]
 800bcec:	b1a3      	cbz	r3, 800bd18 <_vfiprintf_r+0x6fc>
 800bcee:	f04f 0a00 	mov.w	sl, #0
 800bcf2:	9b07      	ldr	r3, [sp, #28]
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	9307      	str	r3, [sp, #28]
 800bcf8:	220a      	movs	r2, #10
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	4629      	mov	r1, r5
 800bd00:	f7f4 ff12 	bl	8000b28 <__aeabi_uldivmod>
 800bd04:	2d00      	cmp	r5, #0
 800bd06:	bf08      	it	eq
 800bd08:	2c0a      	cmpeq	r4, #10
 800bd0a:	f0c0 80fd 	bcc.w	800bf08 <_vfiprintf_r+0x8ec>
 800bd0e:	4604      	mov	r4, r0
 800bd10:	460d      	mov	r5, r1
 800bd12:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800bd16:	e7c3      	b.n	800bca0 <_vfiprintf_r+0x684>
 800bd18:	469a      	mov	sl, r3
 800bd1a:	e7ed      	b.n	800bcf8 <_vfiprintf_r+0x6dc>
 800bd1c:	9a06      	ldr	r2, [sp, #24]
 800bd1e:	f004 030f 	and.w	r3, r4, #15
 800bd22:	5cd3      	ldrb	r3, [r2, r3]
 800bd24:	092a      	lsrs	r2, r5, #4
 800bd26:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800bd2a:	0923      	lsrs	r3, r4, #4
 800bd2c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800bd30:	461c      	mov	r4, r3
 800bd32:	4615      	mov	r5, r2
 800bd34:	ea54 0305 	orrs.w	r3, r4, r5
 800bd38:	d1f0      	bne.n	800bd1c <_vfiprintf_r+0x700>
 800bd3a:	e0e5      	b.n	800bf08 <_vfiprintf_r+0x8ec>
 800bd3c:	b933      	cbnz	r3, 800bd4c <_vfiprintf_r+0x730>
 800bd3e:	f01a 0f01 	tst.w	sl, #1
 800bd42:	d003      	beq.n	800bd4c <_vfiprintf_r+0x730>
 800bd44:	2330      	movs	r3, #48	; 0x30
 800bd46:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800bd4a:	e79e      	b.n	800bc8a <_vfiprintf_r+0x66e>
 800bd4c:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800bd50:	e0da      	b.n	800bf08 <_vfiprintf_r+0x8ec>
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	f000 80a4 	beq.w	800bea0 <_vfiprintf_r+0x884>
 800bd58:	2100      	movs	r1, #0
 800bd5a:	46a3      	mov	fp, r4
 800bd5c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800bd60:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800bd64:	e5e8      	b.n	800b938 <_vfiprintf_r+0x31c>
 800bd66:	4605      	mov	r5, r0
 800bd68:	e68d      	b.n	800ba86 <_vfiprintf_r+0x46a>
 800bd6a:	2010      	movs	r0, #16
 800bd6c:	2b07      	cmp	r3, #7
 800bd6e:	4402      	add	r2, r0
 800bd70:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bd74:	6070      	str	r0, [r6, #4]
 800bd76:	dd07      	ble.n	800bd88 <_vfiprintf_r+0x76c>
 800bd78:	4639      	mov	r1, r7
 800bd7a:	4648      	mov	r0, r9
 800bd7c:	aa0e      	add	r2, sp, #56	; 0x38
 800bd7e:	f7ff fc1a 	bl	800b5b6 <__sprint_r>
 800bd82:	2800      	cmp	r0, #0
 800bd84:	d16b      	bne.n	800be5e <_vfiprintf_r+0x842>
 800bd86:	a911      	add	r1, sp, #68	; 0x44
 800bd88:	460e      	mov	r6, r1
 800bd8a:	3c10      	subs	r4, #16
 800bd8c:	e696      	b.n	800babc <_vfiprintf_r+0x4a0>
 800bd8e:	460e      	mov	r6, r1
 800bd90:	e6af      	b.n	800baf2 <_vfiprintf_r+0x4d6>
 800bd92:	bf00      	nop
 800bd94:	0800dfdc 	.word	0x0800dfdc
 800bd98:	0800dfec 	.word	0x0800dfec
 800bd9c:	0800ddad 	.word	0x0800ddad
 800bda0:	4639      	mov	r1, r7
 800bda2:	4648      	mov	r0, r9
 800bda4:	aa0e      	add	r2, sp, #56	; 0x38
 800bda6:	f7ff fc06 	bl	800b5b6 <__sprint_r>
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	d157      	bne.n	800be5e <_vfiprintf_r+0x842>
 800bdae:	ae11      	add	r6, sp, #68	; 0x44
 800bdb0:	e6b1      	b.n	800bb16 <_vfiprintf_r+0x4fa>
 800bdb2:	4639      	mov	r1, r7
 800bdb4:	4648      	mov	r0, r9
 800bdb6:	aa0e      	add	r2, sp, #56	; 0x38
 800bdb8:	f7ff fbfd 	bl	800b5b6 <__sprint_r>
 800bdbc:	2800      	cmp	r0, #0
 800bdbe:	d14e      	bne.n	800be5e <_vfiprintf_r+0x842>
 800bdc0:	ae11      	add	r6, sp, #68	; 0x44
 800bdc2:	e6b8      	b.n	800bb36 <_vfiprintf_r+0x51a>
 800bdc4:	2010      	movs	r0, #16
 800bdc6:	2b07      	cmp	r3, #7
 800bdc8:	4402      	add	r2, r0
 800bdca:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bdce:	6070      	str	r0, [r6, #4]
 800bdd0:	dd07      	ble.n	800bde2 <_vfiprintf_r+0x7c6>
 800bdd2:	4639      	mov	r1, r7
 800bdd4:	4648      	mov	r0, r9
 800bdd6:	aa0e      	add	r2, sp, #56	; 0x38
 800bdd8:	f7ff fbed 	bl	800b5b6 <__sprint_r>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	d13e      	bne.n	800be5e <_vfiprintf_r+0x842>
 800bde0:	a911      	add	r1, sp, #68	; 0x44
 800bde2:	460e      	mov	r6, r1
 800bde4:	3c10      	subs	r4, #16
 800bde6:	e6ae      	b.n	800bb46 <_vfiprintf_r+0x52a>
 800bde8:	460e      	mov	r6, r1
 800bdea:	e6c7      	b.n	800bb7c <_vfiprintf_r+0x560>
 800bdec:	2010      	movs	r0, #16
 800bdee:	2b07      	cmp	r3, #7
 800bdf0:	4401      	add	r1, r0
 800bdf2:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800bdf6:	6070      	str	r0, [r6, #4]
 800bdf8:	dd06      	ble.n	800be08 <_vfiprintf_r+0x7ec>
 800bdfa:	4639      	mov	r1, r7
 800bdfc:	4648      	mov	r0, r9
 800bdfe:	aa0e      	add	r2, sp, #56	; 0x38
 800be00:	f7ff fbd9 	bl	800b5b6 <__sprint_r>
 800be04:	bb58      	cbnz	r0, 800be5e <_vfiprintf_r+0x842>
 800be06:	aa11      	add	r2, sp, #68	; 0x44
 800be08:	4616      	mov	r6, r2
 800be0a:	3c10      	subs	r4, #16
 800be0c:	e6bb      	b.n	800bb86 <_vfiprintf_r+0x56a>
 800be0e:	4616      	mov	r6, r2
 800be10:	e6d3      	b.n	800bbba <_vfiprintf_r+0x59e>
 800be12:	4639      	mov	r1, r7
 800be14:	4648      	mov	r0, r9
 800be16:	aa0e      	add	r2, sp, #56	; 0x38
 800be18:	f7ff fbcd 	bl	800b5b6 <__sprint_r>
 800be1c:	b9f8      	cbnz	r0, 800be5e <_vfiprintf_r+0x842>
 800be1e:	ab11      	add	r3, sp, #68	; 0x44
 800be20:	e6da      	b.n	800bbd8 <_vfiprintf_r+0x5bc>
 800be22:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800be26:	1a54      	subs	r4, r2, r1
 800be28:	2c00      	cmp	r4, #0
 800be2a:	f77f aed9 	ble.w	800bbe0 <_vfiprintf_r+0x5c4>
 800be2e:	2610      	movs	r6, #16
 800be30:	4d39      	ldr	r5, [pc, #228]	; (800bf18 <_vfiprintf_r+0x8fc>)
 800be32:	2c10      	cmp	r4, #16
 800be34:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800be38:	601d      	str	r5, [r3, #0]
 800be3a:	f102 0201 	add.w	r2, r2, #1
 800be3e:	dc1d      	bgt.n	800be7c <_vfiprintf_r+0x860>
 800be40:	605c      	str	r4, [r3, #4]
 800be42:	2a07      	cmp	r2, #7
 800be44:	440c      	add	r4, r1
 800be46:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800be4a:	f77f aec9 	ble.w	800bbe0 <_vfiprintf_r+0x5c4>
 800be4e:	4639      	mov	r1, r7
 800be50:	4648      	mov	r0, r9
 800be52:	aa0e      	add	r2, sp, #56	; 0x38
 800be54:	f7ff fbaf 	bl	800b5b6 <__sprint_r>
 800be58:	2800      	cmp	r0, #0
 800be5a:	f43f aec1 	beq.w	800bbe0 <_vfiprintf_r+0x5c4>
 800be5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be60:	07d9      	lsls	r1, r3, #31
 800be62:	d405      	bmi.n	800be70 <_vfiprintf_r+0x854>
 800be64:	89bb      	ldrh	r3, [r7, #12]
 800be66:	059a      	lsls	r2, r3, #22
 800be68:	d402      	bmi.n	800be70 <_vfiprintf_r+0x854>
 800be6a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800be6c:	f7fe fd1d 	bl	800a8aa <__retarget_lock_release_recursive>
 800be70:	89bb      	ldrh	r3, [r7, #12]
 800be72:	065b      	lsls	r3, r3, #25
 800be74:	f57f ac03 	bpl.w	800b67e <_vfiprintf_r+0x62>
 800be78:	f7ff bbfe 	b.w	800b678 <_vfiprintf_r+0x5c>
 800be7c:	3110      	adds	r1, #16
 800be7e:	2a07      	cmp	r2, #7
 800be80:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800be84:	605e      	str	r6, [r3, #4]
 800be86:	dc02      	bgt.n	800be8e <_vfiprintf_r+0x872>
 800be88:	3308      	adds	r3, #8
 800be8a:	3c10      	subs	r4, #16
 800be8c:	e7d1      	b.n	800be32 <_vfiprintf_r+0x816>
 800be8e:	4639      	mov	r1, r7
 800be90:	4648      	mov	r0, r9
 800be92:	aa0e      	add	r2, sp, #56	; 0x38
 800be94:	f7ff fb8f 	bl	800b5b6 <__sprint_r>
 800be98:	2800      	cmp	r0, #0
 800be9a:	d1e0      	bne.n	800be5e <_vfiprintf_r+0x842>
 800be9c:	ab11      	add	r3, sp, #68	; 0x44
 800be9e:	e7f4      	b.n	800be8a <_vfiprintf_r+0x86e>
 800bea0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bea2:	b913      	cbnz	r3, 800beaa <_vfiprintf_r+0x88e>
 800bea4:	2300      	movs	r3, #0
 800bea6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bea8:	e7d9      	b.n	800be5e <_vfiprintf_r+0x842>
 800beaa:	4639      	mov	r1, r7
 800beac:	4648      	mov	r0, r9
 800beae:	aa0e      	add	r2, sp, #56	; 0x38
 800beb0:	f7ff fb81 	bl	800b5b6 <__sprint_r>
 800beb4:	2800      	cmp	r0, #0
 800beb6:	d0f5      	beq.n	800bea4 <_vfiprintf_r+0x888>
 800beb8:	e7d1      	b.n	800be5e <_vfiprintf_r+0x842>
 800beba:	ea54 0205 	orrs.w	r2, r4, r5
 800bebe:	f8cd a014 	str.w	sl, [sp, #20]
 800bec2:	f43f ada4 	beq.w	800ba0e <_vfiprintf_r+0x3f2>
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	f43f aed8 	beq.w	800bc7c <_vfiprintf_r+0x660>
 800becc:	2b02      	cmp	r3, #2
 800bece:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800bed2:	f43f af23 	beq.w	800bd1c <_vfiprintf_r+0x700>
 800bed6:	08e2      	lsrs	r2, r4, #3
 800bed8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800bedc:	08e8      	lsrs	r0, r5, #3
 800bede:	f004 0307 	and.w	r3, r4, #7
 800bee2:	4605      	mov	r5, r0
 800bee4:	4614      	mov	r4, r2
 800bee6:	3330      	adds	r3, #48	; 0x30
 800bee8:	ea54 0205 	orrs.w	r2, r4, r5
 800beec:	4641      	mov	r1, r8
 800beee:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800bef2:	d1f0      	bne.n	800bed6 <_vfiprintf_r+0x8ba>
 800bef4:	9a05      	ldr	r2, [sp, #20]
 800bef6:	07d0      	lsls	r0, r2, #31
 800bef8:	d506      	bpl.n	800bf08 <_vfiprintf_r+0x8ec>
 800befa:	2b30      	cmp	r3, #48	; 0x30
 800befc:	d004      	beq.n	800bf08 <_vfiprintf_r+0x8ec>
 800befe:	2330      	movs	r3, #48	; 0x30
 800bf00:	f808 3c01 	strb.w	r3, [r8, #-1]
 800bf04:	f1a1 0802 	sub.w	r8, r1, #2
 800bf08:	ab3a      	add	r3, sp, #232	; 0xe8
 800bf0a:	eba3 0308 	sub.w	r3, r3, r8
 800bf0e:	9d01      	ldr	r5, [sp, #4]
 800bf10:	f8dd a014 	ldr.w	sl, [sp, #20]
 800bf14:	9301      	str	r3, [sp, #4]
 800bf16:	e5b6      	b.n	800ba86 <_vfiprintf_r+0x46a>
 800bf18:	0800dfdc 	.word	0x0800dfdc

0800bf1c <__sbprintf>:
 800bf1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf1e:	461f      	mov	r7, r3
 800bf20:	898b      	ldrh	r3, [r1, #12]
 800bf22:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800bf26:	f023 0302 	bic.w	r3, r3, #2
 800bf2a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bf2e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800bf30:	4615      	mov	r5, r2
 800bf32:	9319      	str	r3, [sp, #100]	; 0x64
 800bf34:	89cb      	ldrh	r3, [r1, #14]
 800bf36:	4606      	mov	r6, r0
 800bf38:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bf3c:	69cb      	ldr	r3, [r1, #28]
 800bf3e:	a816      	add	r0, sp, #88	; 0x58
 800bf40:	9307      	str	r3, [sp, #28]
 800bf42:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800bf44:	460c      	mov	r4, r1
 800bf46:	9309      	str	r3, [sp, #36]	; 0x24
 800bf48:	ab1a      	add	r3, sp, #104	; 0x68
 800bf4a:	9300      	str	r3, [sp, #0]
 800bf4c:	9304      	str	r3, [sp, #16]
 800bf4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf52:	9302      	str	r3, [sp, #8]
 800bf54:	9305      	str	r3, [sp, #20]
 800bf56:	2300      	movs	r3, #0
 800bf58:	9306      	str	r3, [sp, #24]
 800bf5a:	f7fe fca3 	bl	800a8a4 <__retarget_lock_init_recursive>
 800bf5e:	462a      	mov	r2, r5
 800bf60:	463b      	mov	r3, r7
 800bf62:	4669      	mov	r1, sp
 800bf64:	4630      	mov	r0, r6
 800bf66:	f7ff fb59 	bl	800b61c <_vfiprintf_r>
 800bf6a:	1e05      	subs	r5, r0, #0
 800bf6c:	db07      	blt.n	800bf7e <__sbprintf+0x62>
 800bf6e:	4669      	mov	r1, sp
 800bf70:	4630      	mov	r0, r6
 800bf72:	f7fe f96d 	bl	800a250 <_fflush_r>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	bf18      	it	ne
 800bf7a:	f04f 35ff 	movne.w	r5, #4294967295
 800bf7e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800bf82:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bf84:	065b      	lsls	r3, r3, #25
 800bf86:	bf42      	ittt	mi
 800bf88:	89a3      	ldrhmi	r3, [r4, #12]
 800bf8a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800bf8e:	81a3      	strhmi	r3, [r4, #12]
 800bf90:	f7fe fc89 	bl	800a8a6 <__retarget_lock_close_recursive>
 800bf94:	4628      	mov	r0, r5
 800bf96:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800bf9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bf9c <__swbuf_r>:
 800bf9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf9e:	460e      	mov	r6, r1
 800bfa0:	4614      	mov	r4, r2
 800bfa2:	4605      	mov	r5, r0
 800bfa4:	b118      	cbz	r0, 800bfae <__swbuf_r+0x12>
 800bfa6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bfa8:	b90b      	cbnz	r3, 800bfae <__swbuf_r+0x12>
 800bfaa:	f7fe f9bd 	bl	800a328 <__sinit>
 800bfae:	69a3      	ldr	r3, [r4, #24]
 800bfb0:	60a3      	str	r3, [r4, #8]
 800bfb2:	89a3      	ldrh	r3, [r4, #12]
 800bfb4:	0719      	lsls	r1, r3, #28
 800bfb6:	d529      	bpl.n	800c00c <__swbuf_r+0x70>
 800bfb8:	6923      	ldr	r3, [r4, #16]
 800bfba:	b33b      	cbz	r3, 800c00c <__swbuf_r+0x70>
 800bfbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfc0:	b2f6      	uxtb	r6, r6
 800bfc2:	049a      	lsls	r2, r3, #18
 800bfc4:	4637      	mov	r7, r6
 800bfc6:	d52a      	bpl.n	800c01e <__swbuf_r+0x82>
 800bfc8:	6823      	ldr	r3, [r4, #0]
 800bfca:	6920      	ldr	r0, [r4, #16]
 800bfcc:	1a18      	subs	r0, r3, r0
 800bfce:	6963      	ldr	r3, [r4, #20]
 800bfd0:	4283      	cmp	r3, r0
 800bfd2:	dc04      	bgt.n	800bfde <__swbuf_r+0x42>
 800bfd4:	4621      	mov	r1, r4
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	f7fe f93a 	bl	800a250 <_fflush_r>
 800bfdc:	b9e0      	cbnz	r0, 800c018 <__swbuf_r+0x7c>
 800bfde:	68a3      	ldr	r3, [r4, #8]
 800bfe0:	3001      	adds	r0, #1
 800bfe2:	3b01      	subs	r3, #1
 800bfe4:	60a3      	str	r3, [r4, #8]
 800bfe6:	6823      	ldr	r3, [r4, #0]
 800bfe8:	1c5a      	adds	r2, r3, #1
 800bfea:	6022      	str	r2, [r4, #0]
 800bfec:	701e      	strb	r6, [r3, #0]
 800bfee:	6963      	ldr	r3, [r4, #20]
 800bff0:	4283      	cmp	r3, r0
 800bff2:	d004      	beq.n	800bffe <__swbuf_r+0x62>
 800bff4:	89a3      	ldrh	r3, [r4, #12]
 800bff6:	07db      	lsls	r3, r3, #31
 800bff8:	d506      	bpl.n	800c008 <__swbuf_r+0x6c>
 800bffa:	2e0a      	cmp	r6, #10
 800bffc:	d104      	bne.n	800c008 <__swbuf_r+0x6c>
 800bffe:	4621      	mov	r1, r4
 800c000:	4628      	mov	r0, r5
 800c002:	f7fe f925 	bl	800a250 <_fflush_r>
 800c006:	b938      	cbnz	r0, 800c018 <__swbuf_r+0x7c>
 800c008:	4638      	mov	r0, r7
 800c00a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c00c:	4621      	mov	r1, r4
 800c00e:	4628      	mov	r0, r5
 800c010:	f7fd f9da 	bl	80093c8 <__swsetup_r>
 800c014:	2800      	cmp	r0, #0
 800c016:	d0d1      	beq.n	800bfbc <__swbuf_r+0x20>
 800c018:	f04f 37ff 	mov.w	r7, #4294967295
 800c01c:	e7f4      	b.n	800c008 <__swbuf_r+0x6c>
 800c01e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c022:	81a3      	strh	r3, [r4, #12]
 800c024:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c026:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c02a:	6663      	str	r3, [r4, #100]	; 0x64
 800c02c:	e7cc      	b.n	800bfc8 <__swbuf_r+0x2c>
	...

0800c030 <_write_r>:
 800c030:	b538      	push	{r3, r4, r5, lr}
 800c032:	4604      	mov	r4, r0
 800c034:	4608      	mov	r0, r1
 800c036:	4611      	mov	r1, r2
 800c038:	2200      	movs	r2, #0
 800c03a:	4d05      	ldr	r5, [pc, #20]	; (800c050 <_write_r+0x20>)
 800c03c:	602a      	str	r2, [r5, #0]
 800c03e:	461a      	mov	r2, r3
 800c040:	f7f6 f94c 	bl	80022dc <_write>
 800c044:	1c43      	adds	r3, r0, #1
 800c046:	d102      	bne.n	800c04e <_write_r+0x1e>
 800c048:	682b      	ldr	r3, [r5, #0]
 800c04a:	b103      	cbz	r3, 800c04e <_write_r+0x1e>
 800c04c:	6023      	str	r3, [r4, #0]
 800c04e:	bd38      	pop	{r3, r4, r5, pc}
 800c050:	200010e4 	.word	0x200010e4

0800c054 <__register_exitproc>:
 800c054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c058:	4d1c      	ldr	r5, [pc, #112]	; (800c0cc <__register_exitproc+0x78>)
 800c05a:	4606      	mov	r6, r0
 800c05c:	6828      	ldr	r0, [r5, #0]
 800c05e:	4698      	mov	r8, r3
 800c060:	460f      	mov	r7, r1
 800c062:	4691      	mov	r9, r2
 800c064:	f7fe fc20 	bl	800a8a8 <__retarget_lock_acquire_recursive>
 800c068:	4b19      	ldr	r3, [pc, #100]	; (800c0d0 <__register_exitproc+0x7c>)
 800c06a:	4628      	mov	r0, r5
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800c072:	b91c      	cbnz	r4, 800c07c <__register_exitproc+0x28>
 800c074:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800c078:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800c07c:	6865      	ldr	r5, [r4, #4]
 800c07e:	6800      	ldr	r0, [r0, #0]
 800c080:	2d1f      	cmp	r5, #31
 800c082:	dd05      	ble.n	800c090 <__register_exitproc+0x3c>
 800c084:	f7fe fc11 	bl	800a8aa <__retarget_lock_release_recursive>
 800c088:	f04f 30ff 	mov.w	r0, #4294967295
 800c08c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c090:	b19e      	cbz	r6, 800c0ba <__register_exitproc+0x66>
 800c092:	2201      	movs	r2, #1
 800c094:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800c098:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800c09c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800c0a0:	40aa      	lsls	r2, r5
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	2e02      	cmp	r6, #2
 800c0a6:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800c0aa:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800c0ae:	bf02      	ittt	eq
 800c0b0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800c0b4:	431a      	orreq	r2, r3
 800c0b6:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800c0ba:	1c6b      	adds	r3, r5, #1
 800c0bc:	3502      	adds	r5, #2
 800c0be:	6063      	str	r3, [r4, #4]
 800c0c0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c0c4:	f7fe fbf1 	bl	800a8aa <__retarget_lock_release_recursive>
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	e7df      	b.n	800c08c <__register_exitproc+0x38>
 800c0cc:	200008b8 	.word	0x200008b8
 800c0d0:	0800dd88 	.word	0x0800dd88

0800c0d4 <__assert_func>:
 800c0d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c0d6:	4614      	mov	r4, r2
 800c0d8:	461a      	mov	r2, r3
 800c0da:	4b09      	ldr	r3, [pc, #36]	; (800c100 <__assert_func+0x2c>)
 800c0dc:	4605      	mov	r5, r0
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	68d8      	ldr	r0, [r3, #12]
 800c0e2:	b14c      	cbz	r4, 800c0f8 <__assert_func+0x24>
 800c0e4:	4b07      	ldr	r3, [pc, #28]	; (800c104 <__assert_func+0x30>)
 800c0e6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c0ea:	9100      	str	r1, [sp, #0]
 800c0ec:	462b      	mov	r3, r5
 800c0ee:	4906      	ldr	r1, [pc, #24]	; (800c108 <__assert_func+0x34>)
 800c0f0:	f000 f8a4 	bl	800c23c <fiprintf>
 800c0f4:	f000 f99f 	bl	800c436 <abort>
 800c0f8:	4b04      	ldr	r3, [pc, #16]	; (800c10c <__assert_func+0x38>)
 800c0fa:	461c      	mov	r4, r3
 800c0fc:	e7f3      	b.n	800c0e6 <__assert_func+0x12>
 800c0fe:	bf00      	nop
 800c100:	2000007c 	.word	0x2000007c
 800c104:	0800dffc 	.word	0x0800dffc
 800c108:	0800e009 	.word	0x0800e009
 800c10c:	0800e037 	.word	0x0800e037

0800c110 <_calloc_r>:
 800c110:	b510      	push	{r4, lr}
 800c112:	4351      	muls	r1, r2
 800c114:	f7fa f986 	bl	8006424 <_malloc_r>
 800c118:	4604      	mov	r4, r0
 800c11a:	b198      	cbz	r0, 800c144 <_calloc_r+0x34>
 800c11c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c120:	f022 0203 	bic.w	r2, r2, #3
 800c124:	3a04      	subs	r2, #4
 800c126:	2a24      	cmp	r2, #36	; 0x24
 800c128:	d81b      	bhi.n	800c162 <_calloc_r+0x52>
 800c12a:	2a13      	cmp	r2, #19
 800c12c:	d917      	bls.n	800c15e <_calloc_r+0x4e>
 800c12e:	2100      	movs	r1, #0
 800c130:	2a1b      	cmp	r2, #27
 800c132:	e9c0 1100 	strd	r1, r1, [r0]
 800c136:	d807      	bhi.n	800c148 <_calloc_r+0x38>
 800c138:	f100 0308 	add.w	r3, r0, #8
 800c13c:	2200      	movs	r2, #0
 800c13e:	e9c3 2200 	strd	r2, r2, [r3]
 800c142:	609a      	str	r2, [r3, #8]
 800c144:	4620      	mov	r0, r4
 800c146:	bd10      	pop	{r4, pc}
 800c148:	2a24      	cmp	r2, #36	; 0x24
 800c14a:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800c14e:	bf11      	iteee	ne
 800c150:	f100 0310 	addne.w	r3, r0, #16
 800c154:	6101      	streq	r1, [r0, #16]
 800c156:	f100 0318 	addeq.w	r3, r0, #24
 800c15a:	6141      	streq	r1, [r0, #20]
 800c15c:	e7ee      	b.n	800c13c <_calloc_r+0x2c>
 800c15e:	4603      	mov	r3, r0
 800c160:	e7ec      	b.n	800c13c <_calloc_r+0x2c>
 800c162:	2100      	movs	r1, #0
 800c164:	f7fa fba0 	bl	80068a8 <memset>
 800c168:	e7ec      	b.n	800c144 <_calloc_r+0x34>
	...

0800c16c <_close_r>:
 800c16c:	b538      	push	{r3, r4, r5, lr}
 800c16e:	2300      	movs	r3, #0
 800c170:	4d05      	ldr	r5, [pc, #20]	; (800c188 <_close_r+0x1c>)
 800c172:	4604      	mov	r4, r0
 800c174:	4608      	mov	r0, r1
 800c176:	602b      	str	r3, [r5, #0]
 800c178:	f000 fa20 	bl	800c5bc <_close>
 800c17c:	1c43      	adds	r3, r0, #1
 800c17e:	d102      	bne.n	800c186 <_close_r+0x1a>
 800c180:	682b      	ldr	r3, [r5, #0]
 800c182:	b103      	cbz	r3, 800c186 <_close_r+0x1a>
 800c184:	6023      	str	r3, [r4, #0]
 800c186:	bd38      	pop	{r3, r4, r5, pc}
 800c188:	200010e4 	.word	0x200010e4

0800c18c <_fclose_r>:
 800c18c:	b570      	push	{r4, r5, r6, lr}
 800c18e:	4606      	mov	r6, r0
 800c190:	460c      	mov	r4, r1
 800c192:	b911      	cbnz	r1, 800c19a <_fclose_r+0xe>
 800c194:	2500      	movs	r5, #0
 800c196:	4628      	mov	r0, r5
 800c198:	bd70      	pop	{r4, r5, r6, pc}
 800c19a:	b118      	cbz	r0, 800c1a4 <_fclose_r+0x18>
 800c19c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c19e:	b90b      	cbnz	r3, 800c1a4 <_fclose_r+0x18>
 800c1a0:	f7fe f8c2 	bl	800a328 <__sinit>
 800c1a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c1a6:	07d8      	lsls	r0, r3, #31
 800c1a8:	d405      	bmi.n	800c1b6 <_fclose_r+0x2a>
 800c1aa:	89a3      	ldrh	r3, [r4, #12]
 800c1ac:	0599      	lsls	r1, r3, #22
 800c1ae:	d402      	bmi.n	800c1b6 <_fclose_r+0x2a>
 800c1b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1b2:	f7fe fb79 	bl	800a8a8 <__retarget_lock_acquire_recursive>
 800c1b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1ba:	b93b      	cbnz	r3, 800c1cc <_fclose_r+0x40>
 800c1bc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c1be:	f015 0501 	ands.w	r5, r5, #1
 800c1c2:	d1e7      	bne.n	800c194 <_fclose_r+0x8>
 800c1c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1c6:	f7fe fb70 	bl	800a8aa <__retarget_lock_release_recursive>
 800c1ca:	e7e4      	b.n	800c196 <_fclose_r+0xa>
 800c1cc:	4621      	mov	r1, r4
 800c1ce:	4630      	mov	r0, r6
 800c1d0:	f7fd ffb0 	bl	800a134 <__sflush_r>
 800c1d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c1d6:	4605      	mov	r5, r0
 800c1d8:	b133      	cbz	r3, 800c1e8 <_fclose_r+0x5c>
 800c1da:	4630      	mov	r0, r6
 800c1dc:	69e1      	ldr	r1, [r4, #28]
 800c1de:	4798      	blx	r3
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	bfb8      	it	lt
 800c1e4:	f04f 35ff 	movlt.w	r5, #4294967295
 800c1e8:	89a3      	ldrh	r3, [r4, #12]
 800c1ea:	061a      	lsls	r2, r3, #24
 800c1ec:	d503      	bpl.n	800c1f6 <_fclose_r+0x6a>
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	6921      	ldr	r1, [r4, #16]
 800c1f2:	f7fe f929 	bl	800a448 <_free_r>
 800c1f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c1f8:	b141      	cbz	r1, 800c20c <_fclose_r+0x80>
 800c1fa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c1fe:	4299      	cmp	r1, r3
 800c200:	d002      	beq.n	800c208 <_fclose_r+0x7c>
 800c202:	4630      	mov	r0, r6
 800c204:	f7fe f920 	bl	800a448 <_free_r>
 800c208:	2300      	movs	r3, #0
 800c20a:	6323      	str	r3, [r4, #48]	; 0x30
 800c20c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c20e:	b121      	cbz	r1, 800c21a <_fclose_r+0x8e>
 800c210:	4630      	mov	r0, r6
 800c212:	f7fe f919 	bl	800a448 <_free_r>
 800c216:	2300      	movs	r3, #0
 800c218:	6463      	str	r3, [r4, #68]	; 0x44
 800c21a:	f7fe f86d 	bl	800a2f8 <__sfp_lock_acquire>
 800c21e:	2300      	movs	r3, #0
 800c220:	81a3      	strh	r3, [r4, #12]
 800c222:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c224:	07db      	lsls	r3, r3, #31
 800c226:	d402      	bmi.n	800c22e <_fclose_r+0xa2>
 800c228:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c22a:	f7fe fb3e 	bl	800a8aa <__retarget_lock_release_recursive>
 800c22e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c230:	f7fe fb39 	bl	800a8a6 <__retarget_lock_close_recursive>
 800c234:	f7fe f866 	bl	800a304 <__sfp_lock_release>
 800c238:	e7ad      	b.n	800c196 <_fclose_r+0xa>
	...

0800c23c <fiprintf>:
 800c23c:	b40e      	push	{r1, r2, r3}
 800c23e:	b503      	push	{r0, r1, lr}
 800c240:	4601      	mov	r1, r0
 800c242:	ab03      	add	r3, sp, #12
 800c244:	4805      	ldr	r0, [pc, #20]	; (800c25c <fiprintf+0x20>)
 800c246:	f853 2b04 	ldr.w	r2, [r3], #4
 800c24a:	6800      	ldr	r0, [r0, #0]
 800c24c:	9301      	str	r3, [sp, #4]
 800c24e:	f7ff f9e5 	bl	800b61c <_vfiprintf_r>
 800c252:	b002      	add	sp, #8
 800c254:	f85d eb04 	ldr.w	lr, [sp], #4
 800c258:	b003      	add	sp, #12
 800c25a:	4770      	bx	lr
 800c25c:	2000007c 	.word	0x2000007c

0800c260 <__fputwc>:
 800c260:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c264:	4680      	mov	r8, r0
 800c266:	460e      	mov	r6, r1
 800c268:	4615      	mov	r5, r2
 800c26a:	f000 f885 	bl	800c378 <__locale_mb_cur_max>
 800c26e:	2801      	cmp	r0, #1
 800c270:	4604      	mov	r4, r0
 800c272:	d11b      	bne.n	800c2ac <__fputwc+0x4c>
 800c274:	1e73      	subs	r3, r6, #1
 800c276:	2bfe      	cmp	r3, #254	; 0xfe
 800c278:	d818      	bhi.n	800c2ac <__fputwc+0x4c>
 800c27a:	f88d 6004 	strb.w	r6, [sp, #4]
 800c27e:	2700      	movs	r7, #0
 800c280:	f10d 0904 	add.w	r9, sp, #4
 800c284:	42a7      	cmp	r7, r4
 800c286:	d020      	beq.n	800c2ca <__fputwc+0x6a>
 800c288:	68ab      	ldr	r3, [r5, #8]
 800c28a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800c28e:	3b01      	subs	r3, #1
 800c290:	2b00      	cmp	r3, #0
 800c292:	60ab      	str	r3, [r5, #8]
 800c294:	da04      	bge.n	800c2a0 <__fputwc+0x40>
 800c296:	69aa      	ldr	r2, [r5, #24]
 800c298:	4293      	cmp	r3, r2
 800c29a:	db1a      	blt.n	800c2d2 <__fputwc+0x72>
 800c29c:	290a      	cmp	r1, #10
 800c29e:	d018      	beq.n	800c2d2 <__fputwc+0x72>
 800c2a0:	682b      	ldr	r3, [r5, #0]
 800c2a2:	1c5a      	adds	r2, r3, #1
 800c2a4:	602a      	str	r2, [r5, #0]
 800c2a6:	7019      	strb	r1, [r3, #0]
 800c2a8:	3701      	adds	r7, #1
 800c2aa:	e7eb      	b.n	800c284 <__fputwc+0x24>
 800c2ac:	4632      	mov	r2, r6
 800c2ae:	4640      	mov	r0, r8
 800c2b0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800c2b4:	a901      	add	r1, sp, #4
 800c2b6:	f000 f89b 	bl	800c3f0 <_wcrtomb_r>
 800c2ba:	1c42      	adds	r2, r0, #1
 800c2bc:	4604      	mov	r4, r0
 800c2be:	d1de      	bne.n	800c27e <__fputwc+0x1e>
 800c2c0:	4606      	mov	r6, r0
 800c2c2:	89ab      	ldrh	r3, [r5, #12]
 800c2c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2c8:	81ab      	strh	r3, [r5, #12]
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	b003      	add	sp, #12
 800c2ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c2d2:	462a      	mov	r2, r5
 800c2d4:	4640      	mov	r0, r8
 800c2d6:	f7ff fe61 	bl	800bf9c <__swbuf_r>
 800c2da:	1c43      	adds	r3, r0, #1
 800c2dc:	d1e4      	bne.n	800c2a8 <__fputwc+0x48>
 800c2de:	4606      	mov	r6, r0
 800c2e0:	e7f3      	b.n	800c2ca <__fputwc+0x6a>

0800c2e2 <_fputwc_r>:
 800c2e2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c2e4:	b570      	push	{r4, r5, r6, lr}
 800c2e6:	07db      	lsls	r3, r3, #31
 800c2e8:	4605      	mov	r5, r0
 800c2ea:	460e      	mov	r6, r1
 800c2ec:	4614      	mov	r4, r2
 800c2ee:	d405      	bmi.n	800c2fc <_fputwc_r+0x1a>
 800c2f0:	8993      	ldrh	r3, [r2, #12]
 800c2f2:	0598      	lsls	r0, r3, #22
 800c2f4:	d402      	bmi.n	800c2fc <_fputwc_r+0x1a>
 800c2f6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800c2f8:	f7fe fad6 	bl	800a8a8 <__retarget_lock_acquire_recursive>
 800c2fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c300:	0499      	lsls	r1, r3, #18
 800c302:	d406      	bmi.n	800c312 <_fputwc_r+0x30>
 800c304:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c308:	81a3      	strh	r3, [r4, #12]
 800c30a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c30c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c310:	6663      	str	r3, [r4, #100]	; 0x64
 800c312:	4622      	mov	r2, r4
 800c314:	4628      	mov	r0, r5
 800c316:	4631      	mov	r1, r6
 800c318:	f7ff ffa2 	bl	800c260 <__fputwc>
 800c31c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c31e:	4605      	mov	r5, r0
 800c320:	07da      	lsls	r2, r3, #31
 800c322:	d405      	bmi.n	800c330 <_fputwc_r+0x4e>
 800c324:	89a3      	ldrh	r3, [r4, #12]
 800c326:	059b      	lsls	r3, r3, #22
 800c328:	d402      	bmi.n	800c330 <_fputwc_r+0x4e>
 800c32a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c32c:	f7fe fabd 	bl	800a8aa <__retarget_lock_release_recursive>
 800c330:	4628      	mov	r0, r5
 800c332:	bd70      	pop	{r4, r5, r6, pc}

0800c334 <_fstat_r>:
 800c334:	b538      	push	{r3, r4, r5, lr}
 800c336:	2300      	movs	r3, #0
 800c338:	4d06      	ldr	r5, [pc, #24]	; (800c354 <_fstat_r+0x20>)
 800c33a:	4604      	mov	r4, r0
 800c33c:	4608      	mov	r0, r1
 800c33e:	4611      	mov	r1, r2
 800c340:	602b      	str	r3, [r5, #0]
 800c342:	f7f5 fef3 	bl	800212c <_fstat>
 800c346:	1c43      	adds	r3, r0, #1
 800c348:	d102      	bne.n	800c350 <_fstat_r+0x1c>
 800c34a:	682b      	ldr	r3, [r5, #0]
 800c34c:	b103      	cbz	r3, 800c350 <_fstat_r+0x1c>
 800c34e:	6023      	str	r3, [r4, #0]
 800c350:	bd38      	pop	{r3, r4, r5, pc}
 800c352:	bf00      	nop
 800c354:	200010e4 	.word	0x200010e4

0800c358 <_isatty_r>:
 800c358:	b538      	push	{r3, r4, r5, lr}
 800c35a:	2300      	movs	r3, #0
 800c35c:	4d05      	ldr	r5, [pc, #20]	; (800c374 <_isatty_r+0x1c>)
 800c35e:	4604      	mov	r4, r0
 800c360:	4608      	mov	r0, r1
 800c362:	602b      	str	r3, [r5, #0]
 800c364:	f000 f950 	bl	800c608 <_isatty>
 800c368:	1c43      	adds	r3, r0, #1
 800c36a:	d102      	bne.n	800c372 <_isatty_r+0x1a>
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	b103      	cbz	r3, 800c372 <_isatty_r+0x1a>
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	bd38      	pop	{r3, r4, r5, pc}
 800c374:	200010e4 	.word	0x200010e4

0800c378 <__locale_mb_cur_max>:
 800c378:	4b01      	ldr	r3, [pc, #4]	; (800c380 <__locale_mb_cur_max+0x8>)
 800c37a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c37e:	4770      	bx	lr
 800c380:	200008bc 	.word	0x200008bc

0800c384 <_lseek_r>:
 800c384:	b538      	push	{r3, r4, r5, lr}
 800c386:	4604      	mov	r4, r0
 800c388:	4608      	mov	r0, r1
 800c38a:	4611      	mov	r1, r2
 800c38c:	2200      	movs	r2, #0
 800c38e:	4d05      	ldr	r5, [pc, #20]	; (800c3a4 <_lseek_r+0x20>)
 800c390:	602a      	str	r2, [r5, #0]
 800c392:	461a      	mov	r2, r3
 800c394:	f000 f902 	bl	800c59c <_lseek>
 800c398:	1c43      	adds	r3, r0, #1
 800c39a:	d102      	bne.n	800c3a2 <_lseek_r+0x1e>
 800c39c:	682b      	ldr	r3, [r5, #0]
 800c39e:	b103      	cbz	r3, 800c3a2 <_lseek_r+0x1e>
 800c3a0:	6023      	str	r3, [r4, #0]
 800c3a2:	bd38      	pop	{r3, r4, r5, pc}
 800c3a4:	200010e4 	.word	0x200010e4

0800c3a8 <__ascii_mbtowc>:
 800c3a8:	b082      	sub	sp, #8
 800c3aa:	b901      	cbnz	r1, 800c3ae <__ascii_mbtowc+0x6>
 800c3ac:	a901      	add	r1, sp, #4
 800c3ae:	b142      	cbz	r2, 800c3c2 <__ascii_mbtowc+0x1a>
 800c3b0:	b14b      	cbz	r3, 800c3c6 <__ascii_mbtowc+0x1e>
 800c3b2:	7813      	ldrb	r3, [r2, #0]
 800c3b4:	600b      	str	r3, [r1, #0]
 800c3b6:	7812      	ldrb	r2, [r2, #0]
 800c3b8:	1e10      	subs	r0, r2, #0
 800c3ba:	bf18      	it	ne
 800c3bc:	2001      	movne	r0, #1
 800c3be:	b002      	add	sp, #8
 800c3c0:	4770      	bx	lr
 800c3c2:	4610      	mov	r0, r2
 800c3c4:	e7fb      	b.n	800c3be <__ascii_mbtowc+0x16>
 800c3c6:	f06f 0001 	mvn.w	r0, #1
 800c3ca:	e7f8      	b.n	800c3be <__ascii_mbtowc+0x16>

0800c3cc <_read_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	4604      	mov	r4, r0
 800c3d0:	4608      	mov	r0, r1
 800c3d2:	4611      	mov	r1, r2
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	4d05      	ldr	r5, [pc, #20]	; (800c3ec <_read_r+0x20>)
 800c3d8:	602a      	str	r2, [r5, #0]
 800c3da:	461a      	mov	r2, r3
 800c3dc:	f7f5 ff40 	bl	8002260 <_read>
 800c3e0:	1c43      	adds	r3, r0, #1
 800c3e2:	d102      	bne.n	800c3ea <_read_r+0x1e>
 800c3e4:	682b      	ldr	r3, [r5, #0]
 800c3e6:	b103      	cbz	r3, 800c3ea <_read_r+0x1e>
 800c3e8:	6023      	str	r3, [r4, #0]
 800c3ea:	bd38      	pop	{r3, r4, r5, pc}
 800c3ec:	200010e4 	.word	0x200010e4

0800c3f0 <_wcrtomb_r>:
 800c3f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3f2:	4c09      	ldr	r4, [pc, #36]	; (800c418 <_wcrtomb_r+0x28>)
 800c3f4:	4605      	mov	r5, r0
 800c3f6:	461e      	mov	r6, r3
 800c3f8:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800c3fc:	b085      	sub	sp, #20
 800c3fe:	b909      	cbnz	r1, 800c404 <_wcrtomb_r+0x14>
 800c400:	460a      	mov	r2, r1
 800c402:	a901      	add	r1, sp, #4
 800c404:	47b8      	blx	r7
 800c406:	1c43      	adds	r3, r0, #1
 800c408:	bf01      	itttt	eq
 800c40a:	2300      	moveq	r3, #0
 800c40c:	6033      	streq	r3, [r6, #0]
 800c40e:	238a      	moveq	r3, #138	; 0x8a
 800c410:	602b      	streq	r3, [r5, #0]
 800c412:	b005      	add	sp, #20
 800c414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c416:	bf00      	nop
 800c418:	200008bc 	.word	0x200008bc

0800c41c <__ascii_wctomb>:
 800c41c:	4603      	mov	r3, r0
 800c41e:	4608      	mov	r0, r1
 800c420:	b141      	cbz	r1, 800c434 <__ascii_wctomb+0x18>
 800c422:	2aff      	cmp	r2, #255	; 0xff
 800c424:	d904      	bls.n	800c430 <__ascii_wctomb+0x14>
 800c426:	228a      	movs	r2, #138	; 0x8a
 800c428:	f04f 30ff 	mov.w	r0, #4294967295
 800c42c:	601a      	str	r2, [r3, #0]
 800c42e:	4770      	bx	lr
 800c430:	2001      	movs	r0, #1
 800c432:	700a      	strb	r2, [r1, #0]
 800c434:	4770      	bx	lr

0800c436 <abort>:
 800c436:	2006      	movs	r0, #6
 800c438:	b508      	push	{r3, lr}
 800c43a:	f000 f82d 	bl	800c498 <raise>
 800c43e:	2001      	movs	r0, #1
 800c440:	f7f5 fe68 	bl	8002114 <_exit>

0800c444 <_raise_r>:
 800c444:	291f      	cmp	r1, #31
 800c446:	b538      	push	{r3, r4, r5, lr}
 800c448:	4604      	mov	r4, r0
 800c44a:	460d      	mov	r5, r1
 800c44c:	d904      	bls.n	800c458 <_raise_r+0x14>
 800c44e:	2316      	movs	r3, #22
 800c450:	6003      	str	r3, [r0, #0]
 800c452:	f04f 30ff 	mov.w	r0, #4294967295
 800c456:	bd38      	pop	{r3, r4, r5, pc}
 800c458:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800c45c:	b112      	cbz	r2, 800c464 <_raise_r+0x20>
 800c45e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c462:	b94b      	cbnz	r3, 800c478 <_raise_r+0x34>
 800c464:	4620      	mov	r0, r4
 800c466:	f000 f831 	bl	800c4cc <_getpid_r>
 800c46a:	462a      	mov	r2, r5
 800c46c:	4601      	mov	r1, r0
 800c46e:	4620      	mov	r0, r4
 800c470:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c474:	f000 b818 	b.w	800c4a8 <_kill_r>
 800c478:	2b01      	cmp	r3, #1
 800c47a:	d00a      	beq.n	800c492 <_raise_r+0x4e>
 800c47c:	1c59      	adds	r1, r3, #1
 800c47e:	d103      	bne.n	800c488 <_raise_r+0x44>
 800c480:	2316      	movs	r3, #22
 800c482:	6003      	str	r3, [r0, #0]
 800c484:	2001      	movs	r0, #1
 800c486:	e7e6      	b.n	800c456 <_raise_r+0x12>
 800c488:	2400      	movs	r4, #0
 800c48a:	4628      	mov	r0, r5
 800c48c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c490:	4798      	blx	r3
 800c492:	2000      	movs	r0, #0
 800c494:	e7df      	b.n	800c456 <_raise_r+0x12>
	...

0800c498 <raise>:
 800c498:	4b02      	ldr	r3, [pc, #8]	; (800c4a4 <raise+0xc>)
 800c49a:	4601      	mov	r1, r0
 800c49c:	6818      	ldr	r0, [r3, #0]
 800c49e:	f7ff bfd1 	b.w	800c444 <_raise_r>
 800c4a2:	bf00      	nop
 800c4a4:	2000007c 	.word	0x2000007c

0800c4a8 <_kill_r>:
 800c4a8:	b538      	push	{r3, r4, r5, lr}
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	4d06      	ldr	r5, [pc, #24]	; (800c4c8 <_kill_r+0x20>)
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	4608      	mov	r0, r1
 800c4b2:	4611      	mov	r1, r2
 800c4b4:	602b      	str	r3, [r5, #0]
 800c4b6:	f7f5 fe4f 	bl	8002158 <_kill>
 800c4ba:	1c43      	adds	r3, r0, #1
 800c4bc:	d102      	bne.n	800c4c4 <_kill_r+0x1c>
 800c4be:	682b      	ldr	r3, [r5, #0]
 800c4c0:	b103      	cbz	r3, 800c4c4 <_kill_r+0x1c>
 800c4c2:	6023      	str	r3, [r4, #0]
 800c4c4:	bd38      	pop	{r3, r4, r5, pc}
 800c4c6:	bf00      	nop
 800c4c8:	200010e4 	.word	0x200010e4

0800c4cc <_getpid_r>:
 800c4cc:	f7f5 be3d 	b.w	800214a <_getpid>

0800c4d0 <findslot>:
 800c4d0:	4b0a      	ldr	r3, [pc, #40]	; (800c4fc <findslot+0x2c>)
 800c4d2:	b510      	push	{r4, lr}
 800c4d4:	4604      	mov	r4, r0
 800c4d6:	6818      	ldr	r0, [r3, #0]
 800c4d8:	b118      	cbz	r0, 800c4e2 <findslot+0x12>
 800c4da:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c4dc:	b90b      	cbnz	r3, 800c4e2 <findslot+0x12>
 800c4de:	f7fd ff23 	bl	800a328 <__sinit>
 800c4e2:	2c13      	cmp	r4, #19
 800c4e4:	d807      	bhi.n	800c4f6 <findslot+0x26>
 800c4e6:	4806      	ldr	r0, [pc, #24]	; (800c500 <findslot+0x30>)
 800c4e8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800c4ec:	3201      	adds	r2, #1
 800c4ee:	d002      	beq.n	800c4f6 <findslot+0x26>
 800c4f0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800c4f4:	bd10      	pop	{r4, pc}
 800c4f6:	2000      	movs	r0, #0
 800c4f8:	e7fc      	b.n	800c4f4 <findslot+0x24>
 800c4fa:	bf00      	nop
 800c4fc:	2000007c 	.word	0x2000007c
 800c500:	20001028 	.word	0x20001028

0800c504 <checkerror>:
 800c504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c506:	1c43      	adds	r3, r0, #1
 800c508:	4604      	mov	r4, r0
 800c50a:	d109      	bne.n	800c520 <checkerror+0x1c>
 800c50c:	f7f9 ff58 	bl	80063c0 <__errno>
 800c510:	2613      	movs	r6, #19
 800c512:	4605      	mov	r5, r0
 800c514:	2700      	movs	r7, #0
 800c516:	4630      	mov	r0, r6
 800c518:	4639      	mov	r1, r7
 800c51a:	beab      	bkpt	0x00ab
 800c51c:	4606      	mov	r6, r0
 800c51e:	602e      	str	r6, [r5, #0]
 800c520:	4620      	mov	r0, r4
 800c522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c524 <_swilseek>:
 800c524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c526:	460c      	mov	r4, r1
 800c528:	4616      	mov	r6, r2
 800c52a:	f7ff ffd1 	bl	800c4d0 <findslot>
 800c52e:	4605      	mov	r5, r0
 800c530:	b940      	cbnz	r0, 800c544 <_swilseek+0x20>
 800c532:	f7f9 ff45 	bl	80063c0 <__errno>
 800c536:	2309      	movs	r3, #9
 800c538:	6003      	str	r3, [r0, #0]
 800c53a:	f04f 34ff 	mov.w	r4, #4294967295
 800c53e:	4620      	mov	r0, r4
 800c540:	b003      	add	sp, #12
 800c542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c544:	2e02      	cmp	r6, #2
 800c546:	d903      	bls.n	800c550 <_swilseek+0x2c>
 800c548:	f7f9 ff3a 	bl	80063c0 <__errno>
 800c54c:	2316      	movs	r3, #22
 800c54e:	e7f3      	b.n	800c538 <_swilseek+0x14>
 800c550:	2e01      	cmp	r6, #1
 800c552:	d112      	bne.n	800c57a <_swilseek+0x56>
 800c554:	6843      	ldr	r3, [r0, #4]
 800c556:	18e4      	adds	r4, r4, r3
 800c558:	d4f6      	bmi.n	800c548 <_swilseek+0x24>
 800c55a:	682b      	ldr	r3, [r5, #0]
 800c55c:	260a      	movs	r6, #10
 800c55e:	466f      	mov	r7, sp
 800c560:	e9cd 3400 	strd	r3, r4, [sp]
 800c564:	4630      	mov	r0, r6
 800c566:	4639      	mov	r1, r7
 800c568:	beab      	bkpt	0x00ab
 800c56a:	4606      	mov	r6, r0
 800c56c:	4630      	mov	r0, r6
 800c56e:	f7ff ffc9 	bl	800c504 <checkerror>
 800c572:	2800      	cmp	r0, #0
 800c574:	dbe1      	blt.n	800c53a <_swilseek+0x16>
 800c576:	606c      	str	r4, [r5, #4]
 800c578:	e7e1      	b.n	800c53e <_swilseek+0x1a>
 800c57a:	2e02      	cmp	r6, #2
 800c57c:	d1ed      	bne.n	800c55a <_swilseek+0x36>
 800c57e:	6803      	ldr	r3, [r0, #0]
 800c580:	260c      	movs	r6, #12
 800c582:	466f      	mov	r7, sp
 800c584:	9300      	str	r3, [sp, #0]
 800c586:	4630      	mov	r0, r6
 800c588:	4639      	mov	r1, r7
 800c58a:	beab      	bkpt	0x00ab
 800c58c:	4606      	mov	r6, r0
 800c58e:	4630      	mov	r0, r6
 800c590:	f7ff ffb8 	bl	800c504 <checkerror>
 800c594:	1c43      	adds	r3, r0, #1
 800c596:	d0d0      	beq.n	800c53a <_swilseek+0x16>
 800c598:	4404      	add	r4, r0
 800c59a:	e7de      	b.n	800c55a <_swilseek+0x36>

0800c59c <_lseek>:
 800c59c:	f7ff bfc2 	b.w	800c524 <_swilseek>

0800c5a0 <_swiclose>:
 800c5a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c5a2:	2402      	movs	r4, #2
 800c5a4:	9001      	str	r0, [sp, #4]
 800c5a6:	ad01      	add	r5, sp, #4
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	4629      	mov	r1, r5
 800c5ac:	beab      	bkpt	0x00ab
 800c5ae:	4604      	mov	r4, r0
 800c5b0:	4620      	mov	r0, r4
 800c5b2:	f7ff ffa7 	bl	800c504 <checkerror>
 800c5b6:	b003      	add	sp, #12
 800c5b8:	bd30      	pop	{r4, r5, pc}
	...

0800c5bc <_close>:
 800c5bc:	b538      	push	{r3, r4, r5, lr}
 800c5be:	4605      	mov	r5, r0
 800c5c0:	f7ff ff86 	bl	800c4d0 <findslot>
 800c5c4:	4604      	mov	r4, r0
 800c5c6:	b930      	cbnz	r0, 800c5d6 <_close+0x1a>
 800c5c8:	f7f9 fefa 	bl	80063c0 <__errno>
 800c5cc:	2309      	movs	r3, #9
 800c5ce:	6003      	str	r3, [r0, #0]
 800c5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d4:	bd38      	pop	{r3, r4, r5, pc}
 800c5d6:	3d01      	subs	r5, #1
 800c5d8:	2d01      	cmp	r5, #1
 800c5da:	d809      	bhi.n	800c5f0 <_close+0x34>
 800c5dc:	4b09      	ldr	r3, [pc, #36]	; (800c604 <_close+0x48>)
 800c5de:	689a      	ldr	r2, [r3, #8]
 800c5e0:	691b      	ldr	r3, [r3, #16]
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d104      	bne.n	800c5f0 <_close+0x34>
 800c5e6:	f04f 33ff 	mov.w	r3, #4294967295
 800c5ea:	6003      	str	r3, [r0, #0]
 800c5ec:	2000      	movs	r0, #0
 800c5ee:	e7f1      	b.n	800c5d4 <_close+0x18>
 800c5f0:	6820      	ldr	r0, [r4, #0]
 800c5f2:	f7ff ffd5 	bl	800c5a0 <_swiclose>
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	d1ec      	bne.n	800c5d4 <_close+0x18>
 800c5fa:	f04f 33ff 	mov.w	r3, #4294967295
 800c5fe:	6023      	str	r3, [r4, #0]
 800c600:	e7e8      	b.n	800c5d4 <_close+0x18>
 800c602:	bf00      	nop
 800c604:	20001028 	.word	0x20001028

0800c608 <_isatty>:
 800c608:	b570      	push	{r4, r5, r6, lr}
 800c60a:	f7ff ff61 	bl	800c4d0 <findslot>
 800c60e:	2509      	movs	r5, #9
 800c610:	4604      	mov	r4, r0
 800c612:	b920      	cbnz	r0, 800c61e <_isatty+0x16>
 800c614:	f7f9 fed4 	bl	80063c0 <__errno>
 800c618:	6005      	str	r5, [r0, #0]
 800c61a:	4620      	mov	r0, r4
 800c61c:	bd70      	pop	{r4, r5, r6, pc}
 800c61e:	4628      	mov	r0, r5
 800c620:	4621      	mov	r1, r4
 800c622:	beab      	bkpt	0x00ab
 800c624:	4604      	mov	r4, r0
 800c626:	2c01      	cmp	r4, #1
 800c628:	d0f7      	beq.n	800c61a <_isatty+0x12>
 800c62a:	f7f9 fec9 	bl	80063c0 <__errno>
 800c62e:	2400      	movs	r4, #0
 800c630:	4605      	mov	r5, r0
 800c632:	2613      	movs	r6, #19
 800c634:	4630      	mov	r0, r6
 800c636:	4621      	mov	r1, r4
 800c638:	beab      	bkpt	0x00ab
 800c63a:	4606      	mov	r6, r0
 800c63c:	602e      	str	r6, [r5, #0]
 800c63e:	e7ec      	b.n	800c61a <_isatty+0x12>

0800c640 <_init>:
 800c640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c642:	bf00      	nop
 800c644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c646:	bc08      	pop	{r3}
 800c648:	469e      	mov	lr, r3
 800c64a:	4770      	bx	lr

0800c64c <_fini>:
 800c64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c64e:	bf00      	nop
 800c650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c652:	bc08      	pop	{r3}
 800c654:	469e      	mov	lr, r3
 800c656:	4770      	bx	lr
