// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_DIT_RN_FFT_stage_spatial_unroll_4_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_d0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_d1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1,
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we0;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_d0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we1;
output  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_d1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q1;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address0;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0;
output  [5:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address1;
output   FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1;
input  [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln413_fu_516_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg;
reg    ap_loop_exit_ready_delayed;
reg   [0:0] icmp_ln413_reg_814;
reg   [0:0] icmp_ln413_reg_814_pp0_iter1_reg;
wire   [2:0] trunc_ln416_fu_552_p1;
reg   [2:0] trunc_ln416_reg_818;
reg   [2:0] trunc_ln416_reg_818_pp0_iter2_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter3_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter4_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter5_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter6_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter7_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter8_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter9_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter10_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter11_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter12_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter13_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter14_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter15_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter16_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter17_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter18_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter19_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter20_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter21_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter22_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter23_reg;
reg   [2:0] trunc_ln416_reg_818_pp0_iter24_reg;
wire   [63:0] zext_ln426_fu_584_p1;
reg   [63:0] zext_ln426_reg_826;
reg   [63:0] zext_ln426_reg_826_pp0_iter2_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter3_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter4_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter5_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter6_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter7_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter8_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter9_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter10_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter11_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter12_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter13_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter14_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter15_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter16_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter17_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter18_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter19_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter20_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter21_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter22_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter23_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter24_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter25_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter26_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter27_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter28_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter29_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter30_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter31_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter32_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter33_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter34_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter35_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter36_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter37_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter38_reg;
reg   [63:0] zext_ln426_reg_826_pp0_iter39_reg;
wire   [63:0] zext_ln8_fu_612_p1;
reg   [63:0] zext_ln8_reg_834;
reg   [63:0] zext_ln8_reg_834_pp0_iter2_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter3_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter4_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter5_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter6_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter7_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter8_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter9_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter10_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter11_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter12_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter13_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter14_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter15_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter16_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter17_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter18_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter19_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter20_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter21_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter22_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter23_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter24_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter25_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter26_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter27_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter28_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter29_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter30_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter31_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter32_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter33_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter34_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter35_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter36_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter37_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter38_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter39_reg;
reg   [63:0] zext_ln8_reg_834_pp0_iter40_reg;
wire   [0:0] xor_ln416_fu_634_p2;
reg   [0:0] xor_ln416_reg_882;
wire   [31:0] c_fu_661_p11;
reg   [31:0] c_reg_887;
wire   [31:0] d_fu_684_p11;
reg   [31:0] d_reg_893;
reg   [31:0] d0_real_reg_899;
reg   [31:0] d0_real_reg_899_pp0_iter4_reg;
reg   [31:0] d0_real_reg_899_pp0_iter5_reg;
reg   [31:0] d0_real_reg_899_pp0_iter6_reg;
reg   [31:0] d0_real_reg_899_pp0_iter7_reg;
reg   [31:0] d0_real_reg_899_pp0_iter8_reg;
reg   [31:0] d0_real_reg_899_pp0_iter9_reg;
reg   [31:0] d0_real_reg_899_pp0_iter10_reg;
reg   [31:0] d0_real_reg_899_pp0_iter11_reg;
reg   [31:0] d0_real_reg_899_pp0_iter12_reg;
reg   [31:0] d0_real_reg_899_pp0_iter13_reg;
reg   [31:0] d0_real_reg_899_pp0_iter14_reg;
reg   [31:0] d0_real_reg_899_pp0_iter15_reg;
reg   [31:0] d0_real_reg_899_pp0_iter16_reg;
reg   [31:0] d0_real_reg_899_pp0_iter17_reg;
reg   [31:0] d0_real_reg_899_pp0_iter18_reg;
reg   [31:0] d0_real_reg_899_pp0_iter19_reg;
reg   [31:0] d0_real_reg_899_pp0_iter20_reg;
reg   [31:0] d0_real_reg_899_pp0_iter21_reg;
reg   [31:0] d0_real_reg_899_pp0_iter22_reg;
reg   [31:0] d0_real_reg_899_pp0_iter23_reg;
reg   [31:0] d0_real_reg_899_pp0_iter24_reg;
reg   [31:0] d0_real_reg_899_pp0_iter25_reg;
reg   [31:0] d0_imag_reg_905;
reg   [31:0] d0_imag_reg_905_pp0_iter4_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter5_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter6_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter7_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter8_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter9_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter10_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter11_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter12_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter13_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter14_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter15_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter16_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter17_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter18_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter19_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter20_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter21_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter22_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter23_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter24_reg;
reg   [31:0] d0_imag_reg_905_pp0_iter25_reg;
reg   [31:0] a_reg_911;
reg   [31:0] a_reg_911_pp0_iter4_reg;
reg   [31:0] a_reg_911_pp0_iter5_reg;
reg   [31:0] a_reg_911_pp0_iter6_reg;
reg   [31:0] a_reg_911_pp0_iter7_reg;
reg   [31:0] a_reg_911_pp0_iter8_reg;
reg   [31:0] a_reg_911_pp0_iter9_reg;
reg   [31:0] a_reg_911_pp0_iter10_reg;
reg   [31:0] a_reg_911_pp0_iter11_reg;
reg   [31:0] a_reg_911_pp0_iter12_reg;
reg   [31:0] a_reg_911_pp0_iter13_reg;
reg   [31:0] a_reg_911_pp0_iter14_reg;
reg   [31:0] a_reg_911_pp0_iter15_reg;
reg   [31:0] a_reg_911_pp0_iter16_reg;
reg   [31:0] a_reg_911_pp0_iter17_reg;
reg   [31:0] a_reg_911_pp0_iter18_reg;
reg   [31:0] a_reg_911_pp0_iter19_reg;
reg   [31:0] a_reg_911_pp0_iter20_reg;
reg   [31:0] a_reg_911_pp0_iter21_reg;
reg   [31:0] a_reg_911_pp0_iter22_reg;
reg   [31:0] a_reg_911_pp0_iter23_reg;
reg   [31:0] a_reg_911_pp0_iter24_reg;
reg   [31:0] d1_real_10_reg_919;
reg   [31:0] d1_real_10_reg_919_pp0_iter4_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter5_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter6_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter7_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter8_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter9_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter10_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter11_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter12_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter13_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter14_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter15_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter16_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter17_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter18_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter19_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter20_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter21_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter22_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter23_reg;
reg   [31:0] d1_real_10_reg_919_pp0_iter24_reg;
wire   [31:0] tw_fu_707_p11;
reg   [31:0] tw_reg_927;
wire   [31:0] tw_18_fu_730_p11;
reg   [31:0] tw_18_reg_933;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter4_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter5_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter6_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter7_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter8_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter9_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter10_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter11_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter12_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter13_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter14_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter15_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter16_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter17_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter18_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter19_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter20_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter21_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter22_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter23_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter24_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter25_reg;
reg   [31:0] d1_reg_945;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter4_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter5_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter6_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter7_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter8_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter9_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter10_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter11_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter12_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter13_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter14_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter15_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter16_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter17_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter18_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter19_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter20_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter21_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter22_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter23_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter24_reg;
reg   [31:0] FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter25_reg;
reg   [31:0] d1_18_reg_957;
wire   [31:0] d1_imag_10_fu_782_p1;
wire   [31:0] grp_fu_407_p2;
reg   [31:0] d1_real_12_reg_968;
wire   [31:0] grp_fu_411_p2;
reg   [31:0] d1_imag_12_reg_974;
wire   [31:0] grp_fu_451_p2;
reg   [31:0] ac_reg_980;
wire   [31:0] grp_fu_456_p2;
reg   [31:0] bd_reg_985;
wire   [31:0] grp_fu_461_p2;
reg   [31:0] ad_reg_990;
wire   [31:0] grp_fu_466_p2;
reg   [31:0] bc_reg_995;
wire   [31:0] grp_fu_471_p2;
reg   [31:0] ac_4_reg_1000;
wire   [31:0] grp_fu_475_p2;
reg   [31:0] bd_4_reg_1005;
wire   [31:0] grp_fu_479_p2;
reg   [31:0] ad_4_reg_1010;
wire   [31:0] grp_fu_483_p2;
reg   [31:0] bc_4_reg_1015;
wire   [31:0] grp_fu_399_p2;
reg   [31:0] d1_real_reg_1020;
wire   [31:0] grp_fu_403_p2;
reg   [31:0] d1_imag_reg_1025;
wire   [31:0] grp_fu_415_p2;
reg   [31:0] d2_real_reg_1030;
wire   [31:0] grp_fu_420_p2;
reg   [31:0] d2_imag_reg_1035;
wire   [31:0] grp_fu_425_p2;
reg   [31:0] d3_real_reg_1040;
reg   [31:0] d3_real_reg_1040_pp0_iter40_reg;
wire   [31:0] grp_fu_430_p2;
reg   [31:0] d3_imag_reg_1045;
reg   [31:0] d3_imag_reg_1045_pp0_iter40_reg;
wire   [31:0] grp_fu_435_p2;
reg   [31:0] d2_real_4_reg_1050;
wire   [31:0] grp_fu_439_p2;
reg   [31:0] d2_imag_4_reg_1055;
wire   [31:0] grp_fu_443_p2;
reg   [31:0] d3_real_4_reg_1060;
reg   [31:0] d3_real_4_reg_1060_pp0_iter40_reg;
wire   [31:0] grp_fu_447_p2;
reg   [31:0] d3_imag_4_reg_1065;
reg   [31:0] d3_imag_4_reg_1065_pp0_iter40_reg;
reg   [0:0] ap_phi_mux_icmp_ln41697_phi_fu_368_p4;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
wire    ap_block_pp0_stage0;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_real_11_reg_375;
reg   [31:0] ap_phi_reg_pp0_iter26_d1_real_11_reg_375;
wire   [31:0] ap_phi_reg_pp0_iter0_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter1_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter2_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter3_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter4_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter5_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter6_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter7_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter8_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter9_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter10_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter11_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter12_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter13_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter14_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter15_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter16_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter17_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter18_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter19_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter20_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter21_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter22_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter23_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter24_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter25_d1_imag_11_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter26_d1_imag_11_reg_387;
reg   [4:0] indvar_flatten94_fu_148;
wire   [4:0] add_ln413_3_fu_510_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten94_load;
reg   [7:0] m95_fu_152;
wire   [7:0] m_fu_544_p3;
reg   [3:0] k96_fu_156;
wire   [3:0] k_fu_620_p2;
reg   [7:0] add_ln41398_fu_160;
wire   [7:0] add_ln413_fu_640_p2;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce1_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we0_local;
reg    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce0_local;
wire   [3:0] select_ln413_fu_536_p3;
wire   [3:0] tmp_fu_556_p4;
wire   [1:0] tmp_8_fu_566_p4;
wire   [5:0] lshr_ln_fu_576_p3;
wire   [2:0] tmp_9_fu_592_p4;
wire   [5:0] or_ln8_fu_602_p4;
wire   [0:0] tmp_4_fu_626_p3;
wire   [31:0] c_fu_661_p9;
wire   [31:0] d_fu_684_p9;
wire   [31:0] tw_fu_707_p9;
wire   [31:0] tw_18_fu_730_p9;
wire   [31:0] bitcast_ln17_fu_753_p1;
wire   [0:0] bit_sel_fu_756_p3;
wire   [0:0] xor_ln17_fu_764_p2;
wire   [30:0] trunc_ln17_fu_770_p1;
wire   [31:0] xor_ln_fu_774_p3;
reg    grp_fu_399_ce;
reg    grp_fu_403_ce;
reg    grp_fu_407_ce;
reg    grp_fu_411_ce;
reg    grp_fu_415_ce;
reg    grp_fu_420_ce;
reg    grp_fu_425_ce;
reg    grp_fu_430_ce;
reg    grp_fu_435_ce;
reg    grp_fu_439_ce;
reg    grp_fu_443_ce;
reg    grp_fu_447_ce;
reg    grp_fu_451_ce;
reg    grp_fu_456_ce;
reg    grp_fu_461_ce;
reg    grp_fu_466_ce;
reg    grp_fu_471_ce;
reg    grp_fu_475_ce;
reg    grp_fu_479_ce;
reg    grp_fu_483_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_965;
wire   [2:0] c_fu_661_p1;
wire   [2:0] c_fu_661_p3;
wire  signed [2:0] c_fu_661_p5;
wire  signed [2:0] c_fu_661_p7;
wire   [2:0] d_fu_684_p1;
wire   [2:0] d_fu_684_p3;
wire  signed [2:0] d_fu_684_p5;
wire  signed [2:0] d_fu_684_p7;
wire   [2:0] tw_fu_707_p1;
wire   [2:0] tw_fu_707_p3;
wire  signed [2:0] tw_fu_707_p5;
wire  signed [2:0] tw_fu_707_p7;
wire   [2:0] tw_18_fu_730_p1;
wire   [2:0] tw_18_fu_730_p3;
wire  signed [2:0] tw_18_fu_730_p5;
wire  signed [2:0] tw_18_fu_730_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 indvar_flatten94_fu_148 = 5'd0;
#0 m95_fu_152 = 8'd0;
#0 k96_fu_156 = 4'd0;
#0 add_ln41398_fu_160 = 8'd0;
end

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_reg_980),
    .din1(bd_reg_985),
    .ce(grp_fu_399_ce),
    .dout(grp_fu_399_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_reg_990),
    .din1(bc_reg_995),
    .ce(grp_fu_403_ce),
    .dout(grp_fu_403_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ac_4_reg_1000),
    .din1(bd_4_reg_1005),
    .ce(grp_fu_407_ce),
    .dout(grp_fu_407_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ad_4_reg_1010),
    .din1(bc_4_reg_1015),
    .ce(grp_fu_411_ce),
    .dout(grp_fu_411_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_real_reg_899_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_real_11_reg_375),
    .ce(grp_fu_415_ce),
    .dout(grp_fu_415_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_imag_reg_905_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_imag_11_reg_387),
    .ce(grp_fu_420_ce),
    .dout(grp_fu_420_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_real_reg_899_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_real_11_reg_375),
    .ce(grp_fu_425_ce),
    .dout(grp_fu_425_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d0_imag_reg_905_pp0_iter25_reg),
    .din1(ap_phi_reg_pp0_iter26_d1_imag_11_reg_387),
    .ce(grp_fu_430_ce),
    .dout(grp_fu_430_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter25_reg),
    .din1(d1_real_12_reg_968),
    .ce(grp_fu_435_ce),
    .dout(grp_fu_435_p2)
);

FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_14_no_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter25_reg),
    .din1(d1_imag_12_reg_974),
    .ce(grp_fu_439_ce),
    .dout(grp_fu_439_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter25_reg),
    .din1(d1_real_12_reg_968),
    .ce(grp_fu_443_ce),
    .dout(grp_fu_443_p2)
);

FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_14_no_dsp_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter25_reg),
    .din1(d1_imag_12_reg_974),
    .ce(grp_fu_447_ce),
    .dout(grp_fu_447_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0),
    .din1(c_reg_887),
    .ce(grp_fu_451_ce),
    .dout(grp_fu_451_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0),
    .din1(d_reg_893),
    .ce(grp_fu_456_ce),
    .dout(grp_fu_456_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0),
    .din1(d_reg_893),
    .ce(grp_fu_461_ce),
    .dout(grp_fu_461_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0),
    .din1(c_reg_887),
    .ce(grp_fu_466_ce),
    .dout(grp_fu_466_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_reg_945),
    .din1(tw_reg_927),
    .ce(grp_fu_471_ce),
    .dout(grp_fu_471_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_18_reg_957),
    .din1(tw_18_reg_933),
    .ce(grp_fu_475_ce),
    .dout(grp_fu_475_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_reg_945),
    .din1(tw_18_reg_933),
    .ce(grp_fu_479_ce),
    .dout(grp_fu_479_p2)
);

FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d1_18_reg_957),
    .din1(tw_reg_927),
    .ce(grp_fu_483_ce),
    .dout(grp_fu_483_p2)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_9_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h6 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_9_3_32_1_1_U131(
    .din0(32'd1065353216),
    .din1(32'd1060439283),
    .din2(32'd613232946),
    .din3(32'd3207922931),
    .def(c_fu_661_p9),
    .sel(trunc_ln416_reg_818),
    .dout(c_fu_661_p11)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_9_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h6 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_9_3_32_1_1_U132(
    .din0(32'd2147483648),
    .din1(32'd3207922931),
    .din2(32'd3212836864),
    .din3(32'd3207922931),
    .def(d_fu_684_p9),
    .sel(trunc_ln416_reg_818),
    .dout(d_fu_684_p11)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_9_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h6 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_9_3_32_1_1_U133(
    .din0(32'd1064076126),
    .din1(32'd1053028117),
    .din2(32'd3200511765),
    .din3(32'd3211559774),
    .def(tw_fu_707_p9),
    .sel(trunc_ln416_reg_818_pp0_iter2_reg),
    .dout(tw_fu_707_p11)
);

(* dissolve_hierarchy = "yes" *) FFT_DIT_RN_sparsemux_9_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h6 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_9_3_32_1_1_U134(
    .din0(32'd3200511765),
    .din1(32'd3211559774),
    .din2(32'd3211559774),
    .din3(32'd3200511765),
    .def(tw_18_fu_730_p9),
    .sel(trunc_ln416_reg_818_pp0_iter2_reg),
    .dout(tw_18_fu_730_p11)
);

FFT_DIT_RN_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1))) begin
            add_ln41398_fu_160 <= 8'd16;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add_ln41398_fu_160 <= add_ln413_fu_640_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter40_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter41_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((~(trunc_ln416_reg_818_pp0_iter24_reg == 3'd0) & ~(trunc_ln416_reg_818_pp0_iter24_reg == 3'd4))) begin
            ap_phi_reg_pp0_iter26_d1_imag_11_reg_387 <= d1_imag_reg_1025;
        end else if ((trunc_ln416_reg_818_pp0_iter24_reg == 3'd4)) begin
            ap_phi_reg_pp0_iter26_d1_imag_11_reg_387 <= d1_imag_10_fu_782_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter25_d1_imag_11_reg_387;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((~(trunc_ln416_reg_818_pp0_iter24_reg == 3'd0) & ~(trunc_ln416_reg_818_pp0_iter24_reg == 3'd4))) begin
            ap_phi_reg_pp0_iter26_d1_real_11_reg_375 <= d1_real_reg_1020;
        end else if ((trunc_ln416_reg_818_pp0_iter24_reg == 3'd4)) begin
            ap_phi_reg_pp0_iter26_d1_real_11_reg_375 <= d1_real_10_reg_919_pp0_iter24_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter26_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter25_d1_real_11_reg_375;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((trunc_ln416_reg_818_pp0_iter3_reg == 3'd0)) begin
            ap_phi_reg_pp0_iter5_d1_imag_11_reg_387 <= d1_real_10_reg_919;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter4_d1_imag_11_reg_387;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((trunc_ln416_reg_818_pp0_iter3_reg == 3'd0)) begin
            ap_phi_reg_pp0_iter5_d1_real_11_reg_375 <= a_reg_911;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter4_d1_real_11_reg_375;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_965)) begin
        indvar_flatten94_fu_148 <= add_ln413_3_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1))) begin
        k96_fu_156 <= 4'd0;
    end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        k96_fu_156 <= k_fu_620_p2;
    end
end
end

always @ (posedge ap_clk) begin
if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1))) begin
        m95_fu_152 <= 8'd0;
    end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        m95_fu_152 <= m_fu_544_p3;
    end
end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q1;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q1;
        a_reg_911 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0;
        ap_phi_reg_pp0_iter4_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter3_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter4_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter3_d1_real_11_reg_375;
        d0_imag_reg_905 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q1;
        d0_real_reg_899 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q1;
        d1_18_reg_957 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q0;
        d1_real_10_reg_919 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0;
        d1_reg_945 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter9_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter10_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter11_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter12_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter13_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter14_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter15_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter16_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter17_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter18_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter19_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter20_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter21_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter22_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter23_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter25_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter24_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter4_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter5_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter6_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter7_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_reg_939_pp0_iter8_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter9_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter10_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter11_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter12_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter13_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter14_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter15_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter16_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter17_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter18_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter19_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter20_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter21_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter22_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter23_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter25_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter24_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter4_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter5_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter6_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter7_reg;
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_reg_951_pp0_iter8_reg;
        a_reg_911_pp0_iter10_reg <= a_reg_911_pp0_iter9_reg;
        a_reg_911_pp0_iter11_reg <= a_reg_911_pp0_iter10_reg;
        a_reg_911_pp0_iter12_reg <= a_reg_911_pp0_iter11_reg;
        a_reg_911_pp0_iter13_reg <= a_reg_911_pp0_iter12_reg;
        a_reg_911_pp0_iter14_reg <= a_reg_911_pp0_iter13_reg;
        a_reg_911_pp0_iter15_reg <= a_reg_911_pp0_iter14_reg;
        a_reg_911_pp0_iter16_reg <= a_reg_911_pp0_iter15_reg;
        a_reg_911_pp0_iter17_reg <= a_reg_911_pp0_iter16_reg;
        a_reg_911_pp0_iter18_reg <= a_reg_911_pp0_iter17_reg;
        a_reg_911_pp0_iter19_reg <= a_reg_911_pp0_iter18_reg;
        a_reg_911_pp0_iter20_reg <= a_reg_911_pp0_iter19_reg;
        a_reg_911_pp0_iter21_reg <= a_reg_911_pp0_iter20_reg;
        a_reg_911_pp0_iter22_reg <= a_reg_911_pp0_iter21_reg;
        a_reg_911_pp0_iter23_reg <= a_reg_911_pp0_iter22_reg;
        a_reg_911_pp0_iter24_reg <= a_reg_911_pp0_iter23_reg;
        a_reg_911_pp0_iter4_reg <= a_reg_911;
        a_reg_911_pp0_iter5_reg <= a_reg_911_pp0_iter4_reg;
        a_reg_911_pp0_iter6_reg <= a_reg_911_pp0_iter5_reg;
        a_reg_911_pp0_iter7_reg <= a_reg_911_pp0_iter6_reg;
        a_reg_911_pp0_iter8_reg <= a_reg_911_pp0_iter7_reg;
        a_reg_911_pp0_iter9_reg <= a_reg_911_pp0_iter8_reg;
        ac_4_reg_1000 <= grp_fu_471_p2;
        ac_reg_980 <= grp_fu_451_p2;
        ad_4_reg_1010 <= grp_fu_479_p2;
        ad_reg_990 <= grp_fu_461_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bc_4_reg_1015 <= grp_fu_483_p2;
        bc_reg_995 <= grp_fu_466_p2;
        bd_4_reg_1005 <= grp_fu_475_p2;
        bd_reg_985 <= grp_fu_456_p2;
        c_reg_887 <= c_fu_661_p11;
        d0_imag_reg_905_pp0_iter10_reg <= d0_imag_reg_905_pp0_iter9_reg;
        d0_imag_reg_905_pp0_iter11_reg <= d0_imag_reg_905_pp0_iter10_reg;
        d0_imag_reg_905_pp0_iter12_reg <= d0_imag_reg_905_pp0_iter11_reg;
        d0_imag_reg_905_pp0_iter13_reg <= d0_imag_reg_905_pp0_iter12_reg;
        d0_imag_reg_905_pp0_iter14_reg <= d0_imag_reg_905_pp0_iter13_reg;
        d0_imag_reg_905_pp0_iter15_reg <= d0_imag_reg_905_pp0_iter14_reg;
        d0_imag_reg_905_pp0_iter16_reg <= d0_imag_reg_905_pp0_iter15_reg;
        d0_imag_reg_905_pp0_iter17_reg <= d0_imag_reg_905_pp0_iter16_reg;
        d0_imag_reg_905_pp0_iter18_reg <= d0_imag_reg_905_pp0_iter17_reg;
        d0_imag_reg_905_pp0_iter19_reg <= d0_imag_reg_905_pp0_iter18_reg;
        d0_imag_reg_905_pp0_iter20_reg <= d0_imag_reg_905_pp0_iter19_reg;
        d0_imag_reg_905_pp0_iter21_reg <= d0_imag_reg_905_pp0_iter20_reg;
        d0_imag_reg_905_pp0_iter22_reg <= d0_imag_reg_905_pp0_iter21_reg;
        d0_imag_reg_905_pp0_iter23_reg <= d0_imag_reg_905_pp0_iter22_reg;
        d0_imag_reg_905_pp0_iter24_reg <= d0_imag_reg_905_pp0_iter23_reg;
        d0_imag_reg_905_pp0_iter25_reg <= d0_imag_reg_905_pp0_iter24_reg;
        d0_imag_reg_905_pp0_iter4_reg <= d0_imag_reg_905;
        d0_imag_reg_905_pp0_iter5_reg <= d0_imag_reg_905_pp0_iter4_reg;
        d0_imag_reg_905_pp0_iter6_reg <= d0_imag_reg_905_pp0_iter5_reg;
        d0_imag_reg_905_pp0_iter7_reg <= d0_imag_reg_905_pp0_iter6_reg;
        d0_imag_reg_905_pp0_iter8_reg <= d0_imag_reg_905_pp0_iter7_reg;
        d0_imag_reg_905_pp0_iter9_reg <= d0_imag_reg_905_pp0_iter8_reg;
        d0_real_reg_899_pp0_iter10_reg <= d0_real_reg_899_pp0_iter9_reg;
        d0_real_reg_899_pp0_iter11_reg <= d0_real_reg_899_pp0_iter10_reg;
        d0_real_reg_899_pp0_iter12_reg <= d0_real_reg_899_pp0_iter11_reg;
        d0_real_reg_899_pp0_iter13_reg <= d0_real_reg_899_pp0_iter12_reg;
        d0_real_reg_899_pp0_iter14_reg <= d0_real_reg_899_pp0_iter13_reg;
        d0_real_reg_899_pp0_iter15_reg <= d0_real_reg_899_pp0_iter14_reg;
        d0_real_reg_899_pp0_iter16_reg <= d0_real_reg_899_pp0_iter15_reg;
        d0_real_reg_899_pp0_iter17_reg <= d0_real_reg_899_pp0_iter16_reg;
        d0_real_reg_899_pp0_iter18_reg <= d0_real_reg_899_pp0_iter17_reg;
        d0_real_reg_899_pp0_iter19_reg <= d0_real_reg_899_pp0_iter18_reg;
        d0_real_reg_899_pp0_iter20_reg <= d0_real_reg_899_pp0_iter19_reg;
        d0_real_reg_899_pp0_iter21_reg <= d0_real_reg_899_pp0_iter20_reg;
        d0_real_reg_899_pp0_iter22_reg <= d0_real_reg_899_pp0_iter21_reg;
        d0_real_reg_899_pp0_iter23_reg <= d0_real_reg_899_pp0_iter22_reg;
        d0_real_reg_899_pp0_iter24_reg <= d0_real_reg_899_pp0_iter23_reg;
        d0_real_reg_899_pp0_iter25_reg <= d0_real_reg_899_pp0_iter24_reg;
        d0_real_reg_899_pp0_iter4_reg <= d0_real_reg_899;
        d0_real_reg_899_pp0_iter5_reg <= d0_real_reg_899_pp0_iter4_reg;
        d0_real_reg_899_pp0_iter6_reg <= d0_real_reg_899_pp0_iter5_reg;
        d0_real_reg_899_pp0_iter7_reg <= d0_real_reg_899_pp0_iter6_reg;
        d0_real_reg_899_pp0_iter8_reg <= d0_real_reg_899_pp0_iter7_reg;
        d0_real_reg_899_pp0_iter9_reg <= d0_real_reg_899_pp0_iter8_reg;
        d1_imag_12_reg_974 <= grp_fu_411_p2;
        d1_imag_reg_1025 <= grp_fu_403_p2;
        d1_real_10_reg_919_pp0_iter10_reg <= d1_real_10_reg_919_pp0_iter9_reg;
        d1_real_10_reg_919_pp0_iter11_reg <= d1_real_10_reg_919_pp0_iter10_reg;
        d1_real_10_reg_919_pp0_iter12_reg <= d1_real_10_reg_919_pp0_iter11_reg;
        d1_real_10_reg_919_pp0_iter13_reg <= d1_real_10_reg_919_pp0_iter12_reg;
        d1_real_10_reg_919_pp0_iter14_reg <= d1_real_10_reg_919_pp0_iter13_reg;
        d1_real_10_reg_919_pp0_iter15_reg <= d1_real_10_reg_919_pp0_iter14_reg;
        d1_real_10_reg_919_pp0_iter16_reg <= d1_real_10_reg_919_pp0_iter15_reg;
        d1_real_10_reg_919_pp0_iter17_reg <= d1_real_10_reg_919_pp0_iter16_reg;
        d1_real_10_reg_919_pp0_iter18_reg <= d1_real_10_reg_919_pp0_iter17_reg;
        d1_real_10_reg_919_pp0_iter19_reg <= d1_real_10_reg_919_pp0_iter18_reg;
        d1_real_10_reg_919_pp0_iter20_reg <= d1_real_10_reg_919_pp0_iter19_reg;
        d1_real_10_reg_919_pp0_iter21_reg <= d1_real_10_reg_919_pp0_iter20_reg;
        d1_real_10_reg_919_pp0_iter22_reg <= d1_real_10_reg_919_pp0_iter21_reg;
        d1_real_10_reg_919_pp0_iter23_reg <= d1_real_10_reg_919_pp0_iter22_reg;
        d1_real_10_reg_919_pp0_iter24_reg <= d1_real_10_reg_919_pp0_iter23_reg;
        d1_real_10_reg_919_pp0_iter4_reg <= d1_real_10_reg_919;
        d1_real_10_reg_919_pp0_iter5_reg <= d1_real_10_reg_919_pp0_iter4_reg;
        d1_real_10_reg_919_pp0_iter6_reg <= d1_real_10_reg_919_pp0_iter5_reg;
        d1_real_10_reg_919_pp0_iter7_reg <= d1_real_10_reg_919_pp0_iter6_reg;
        d1_real_10_reg_919_pp0_iter8_reg <= d1_real_10_reg_919_pp0_iter7_reg;
        d1_real_10_reg_919_pp0_iter9_reg <= d1_real_10_reg_919_pp0_iter8_reg;
        d1_real_12_reg_968 <= grp_fu_407_p2;
        d1_real_reg_1020 <= grp_fu_399_p2;
        d2_imag_4_reg_1055 <= grp_fu_439_p2;
        d2_imag_reg_1035 <= grp_fu_420_p2;
        d2_real_4_reg_1050 <= grp_fu_435_p2;
        d2_real_reg_1030 <= grp_fu_415_p2;
        d3_imag_4_reg_1065 <= grp_fu_447_p2;
        d3_imag_4_reg_1065_pp0_iter40_reg <= d3_imag_4_reg_1065;
        d3_imag_reg_1045 <= grp_fu_430_p2;
        d3_imag_reg_1045_pp0_iter40_reg <= d3_imag_reg_1045;
        d3_real_4_reg_1060 <= grp_fu_443_p2;
        d3_real_4_reg_1060_pp0_iter40_reg <= d3_real_4_reg_1060;
        d3_real_reg_1040 <= grp_fu_425_p2;
        d3_real_reg_1040_pp0_iter40_reg <= d3_real_reg_1040;
        d_reg_893 <= d_fu_684_p11;
        trunc_ln416_reg_818_pp0_iter10_reg <= trunc_ln416_reg_818_pp0_iter9_reg;
        trunc_ln416_reg_818_pp0_iter11_reg <= trunc_ln416_reg_818_pp0_iter10_reg;
        trunc_ln416_reg_818_pp0_iter12_reg <= trunc_ln416_reg_818_pp0_iter11_reg;
        trunc_ln416_reg_818_pp0_iter13_reg <= trunc_ln416_reg_818_pp0_iter12_reg;
        trunc_ln416_reg_818_pp0_iter14_reg <= trunc_ln416_reg_818_pp0_iter13_reg;
        trunc_ln416_reg_818_pp0_iter15_reg <= trunc_ln416_reg_818_pp0_iter14_reg;
        trunc_ln416_reg_818_pp0_iter16_reg <= trunc_ln416_reg_818_pp0_iter15_reg;
        trunc_ln416_reg_818_pp0_iter17_reg <= trunc_ln416_reg_818_pp0_iter16_reg;
        trunc_ln416_reg_818_pp0_iter18_reg <= trunc_ln416_reg_818_pp0_iter17_reg;
        trunc_ln416_reg_818_pp0_iter19_reg <= trunc_ln416_reg_818_pp0_iter18_reg;
        trunc_ln416_reg_818_pp0_iter20_reg <= trunc_ln416_reg_818_pp0_iter19_reg;
        trunc_ln416_reg_818_pp0_iter21_reg <= trunc_ln416_reg_818_pp0_iter20_reg;
        trunc_ln416_reg_818_pp0_iter22_reg <= trunc_ln416_reg_818_pp0_iter21_reg;
        trunc_ln416_reg_818_pp0_iter23_reg <= trunc_ln416_reg_818_pp0_iter22_reg;
        trunc_ln416_reg_818_pp0_iter24_reg <= trunc_ln416_reg_818_pp0_iter23_reg;
        trunc_ln416_reg_818_pp0_iter2_reg <= trunc_ln416_reg_818;
        trunc_ln416_reg_818_pp0_iter3_reg <= trunc_ln416_reg_818_pp0_iter2_reg;
        trunc_ln416_reg_818_pp0_iter4_reg <= trunc_ln416_reg_818_pp0_iter3_reg;
        trunc_ln416_reg_818_pp0_iter5_reg <= trunc_ln416_reg_818_pp0_iter4_reg;
        trunc_ln416_reg_818_pp0_iter6_reg <= trunc_ln416_reg_818_pp0_iter5_reg;
        trunc_ln416_reg_818_pp0_iter7_reg <= trunc_ln416_reg_818_pp0_iter6_reg;
        trunc_ln416_reg_818_pp0_iter8_reg <= trunc_ln416_reg_818_pp0_iter7_reg;
        trunc_ln416_reg_818_pp0_iter9_reg <= trunc_ln416_reg_818_pp0_iter8_reg;
        tw_18_reg_933 <= tw_18_fu_730_p11;
        tw_reg_927 <= tw_fu_707_p11;
        zext_ln426_reg_826_pp0_iter10_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter9_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter11_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter10_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter12_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter11_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter13_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter12_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter14_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter13_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter15_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter14_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter16_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter15_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter17_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter16_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter18_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter17_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter19_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter18_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter20_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter19_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter21_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter20_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter22_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter21_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter23_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter22_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter24_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter23_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter25_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter24_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter26_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter25_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter27_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter26_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter28_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter27_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter29_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter28_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter2_reg[5 : 0] <= zext_ln426_reg_826[5 : 0];
        zext_ln426_reg_826_pp0_iter30_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter29_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter31_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter30_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter32_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter31_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter33_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter32_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter34_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter33_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter35_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter34_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter36_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter35_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter37_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter36_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter38_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter37_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter39_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter38_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter3_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter2_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter4_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter3_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter5_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter4_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter6_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter5_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter7_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter6_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter8_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter7_reg[5 : 0];
        zext_ln426_reg_826_pp0_iter9_reg[5 : 0] <= zext_ln426_reg_826_pp0_iter8_reg[5 : 0];
        zext_ln8_reg_834_pp0_iter10_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter9_reg[1 : 0];
zext_ln8_reg_834_pp0_iter10_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter9_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter11_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter10_reg[1 : 0];
zext_ln8_reg_834_pp0_iter11_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter10_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter12_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter11_reg[1 : 0];
zext_ln8_reg_834_pp0_iter12_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter11_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter13_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter12_reg[1 : 0];
zext_ln8_reg_834_pp0_iter13_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter12_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter14_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter13_reg[1 : 0];
zext_ln8_reg_834_pp0_iter14_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter13_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter15_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter14_reg[1 : 0];
zext_ln8_reg_834_pp0_iter15_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter14_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter16_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter15_reg[1 : 0];
zext_ln8_reg_834_pp0_iter16_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter15_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter17_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter16_reg[1 : 0];
zext_ln8_reg_834_pp0_iter17_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter16_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter18_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter17_reg[1 : 0];
zext_ln8_reg_834_pp0_iter18_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter17_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter19_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter18_reg[1 : 0];
zext_ln8_reg_834_pp0_iter19_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter18_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter20_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter19_reg[1 : 0];
zext_ln8_reg_834_pp0_iter20_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter19_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter21_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter20_reg[1 : 0];
zext_ln8_reg_834_pp0_iter21_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter20_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter22_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter21_reg[1 : 0];
zext_ln8_reg_834_pp0_iter22_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter21_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter23_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter22_reg[1 : 0];
zext_ln8_reg_834_pp0_iter23_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter22_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter24_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter23_reg[1 : 0];
zext_ln8_reg_834_pp0_iter24_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter23_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter25_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter24_reg[1 : 0];
zext_ln8_reg_834_pp0_iter25_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter24_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter26_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter25_reg[1 : 0];
zext_ln8_reg_834_pp0_iter26_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter25_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter27_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter26_reg[1 : 0];
zext_ln8_reg_834_pp0_iter27_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter26_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter28_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter27_reg[1 : 0];
zext_ln8_reg_834_pp0_iter28_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter27_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter29_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter28_reg[1 : 0];
zext_ln8_reg_834_pp0_iter29_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter28_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter2_reg[1 : 0] <= zext_ln8_reg_834[1 : 0];
zext_ln8_reg_834_pp0_iter2_reg[5 : 3] <= zext_ln8_reg_834[5 : 3];
        zext_ln8_reg_834_pp0_iter30_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter29_reg[1 : 0];
zext_ln8_reg_834_pp0_iter30_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter29_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter31_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter30_reg[1 : 0];
zext_ln8_reg_834_pp0_iter31_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter30_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter32_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter31_reg[1 : 0];
zext_ln8_reg_834_pp0_iter32_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter31_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter33_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter32_reg[1 : 0];
zext_ln8_reg_834_pp0_iter33_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter32_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter34_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter33_reg[1 : 0];
zext_ln8_reg_834_pp0_iter34_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter33_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter35_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter34_reg[1 : 0];
zext_ln8_reg_834_pp0_iter35_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter34_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter36_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter35_reg[1 : 0];
zext_ln8_reg_834_pp0_iter36_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter35_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter37_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter36_reg[1 : 0];
zext_ln8_reg_834_pp0_iter37_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter36_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter38_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter37_reg[1 : 0];
zext_ln8_reg_834_pp0_iter38_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter37_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter39_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter38_reg[1 : 0];
zext_ln8_reg_834_pp0_iter39_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter38_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter3_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter2_reg[1 : 0];
zext_ln8_reg_834_pp0_iter3_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter2_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter40_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter39_reg[1 : 0];
zext_ln8_reg_834_pp0_iter40_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter39_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter4_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter3_reg[1 : 0];
zext_ln8_reg_834_pp0_iter4_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter3_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter5_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter4_reg[1 : 0];
zext_ln8_reg_834_pp0_iter5_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter4_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter6_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter5_reg[1 : 0];
zext_ln8_reg_834_pp0_iter6_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter5_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter7_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter6_reg[1 : 0];
zext_ln8_reg_834_pp0_iter7_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter6_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter8_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter7_reg[1 : 0];
zext_ln8_reg_834_pp0_iter8_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter7_reg[5 : 3];
        zext_ln8_reg_834_pp0_iter9_reg[1 : 0] <= zext_ln8_reg_834_pp0_iter8_reg[1 : 0];
zext_ln8_reg_834_pp0_iter9_reg[5 : 3] <= zext_ln8_reg_834_pp0_iter8_reg[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln413_reg_814 <= icmp_ln413_fu_516_p2;
        icmp_ln413_reg_814_pp0_iter1_reg <= icmp_ln413_reg_814;
        trunc_ln416_reg_818 <= trunc_ln416_fu_552_p1;
        zext_ln426_reg_826[5 : 0] <= zext_ln426_fu_584_p1[5 : 0];
        zext_ln8_reg_834[1 : 0] <= zext_ln8_fu_612_p1[1 : 0];
zext_ln8_reg_834[5 : 3] <= zext_ln8_fu_612_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter9_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter10_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter9_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter10_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter11_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter10_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter11_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter12_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter11_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter12_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter13_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter12_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter13_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter14_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter13_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter14_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter15_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter14_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter15_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter16_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter15_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter16_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter17_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter16_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter17_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter18_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter17_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter18_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter19_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter18_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter0_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter1_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter0_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter19_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter20_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter19_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter20_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter21_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter20_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter21_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter22_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter21_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter22_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter23_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter22_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter23_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter24_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter23_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter24_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter25_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter24_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter1_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter2_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter1_d1_real_11_reg_375;
        xor_ln416_reg_882 <= xor_ln416_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter2_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter3_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter2_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter5_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter6_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter5_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter6_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter7_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter6_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter7_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter8_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter7_d1_real_11_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_d1_imag_11_reg_387 <= ap_phi_reg_pp0_iter8_d1_imag_11_reg_387;
        ap_phi_reg_pp0_iter9_d1_real_11_reg_375 <= ap_phi_reg_pp0_iter8_d1_real_11_reg_375;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we0_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we1_local = 1'b1;
    end else begin
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln413_fu_516_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) 
    & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln413_reg_814_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_icmp_ln41697_phi_fu_368_p4 = xor_ln416_reg_882;
    end else if (((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_icmp_ln41697_phi_fu_368_p4 = 1'd1;
    end else begin
        ap_phi_mux_icmp_ln41697_phi_fu_368_p4 = xor_ln416_reg_882;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten94_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten94_load = indvar_flatten94_fu_148;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_399_ce = 1'b1;
    end else begin
        grp_fu_399_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_403_ce = 1'b1;
    end else begin
        grp_fu_403_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_407_ce = 1'b1;
    end else begin
        grp_fu_407_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_411_ce = 1'b1;
    end else begin
        grp_fu_411_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_415_ce = 1'b1;
    end else begin
        grp_fu_415_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_420_ce = 1'b1;
    end else begin
        grp_fu_420_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_425_ce = 1'b1;
    end else begin
        grp_fu_425_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_430_ce = 1'b1;
    end else begin
        grp_fu_430_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_435_ce = 1'b1;
    end else begin
        grp_fu_435_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_439_ce = 1'b1;
    end else begin
        grp_fu_439_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_443_ce = 1'b1;
    end else begin
        grp_fu_443_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_447_ce = 1'b1;
    end else begin
        grp_fu_447_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_451_ce = 1'b1;
    end else begin
        grp_fu_451_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_456_ce = 1'b1;
    end else begin
        grp_fu_456_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_461_ce = 1'b1;
    end else begin
        grp_fu_461_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_466_ce = 1'b1;
    end else begin
        grp_fu_466_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_471_ce = 1'b1;
    end else begin
        grp_fu_471_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_475_ce = 1'b1;
    end else begin
        grp_fu_475_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_479_ce = 1'b1;
    end else begin
        grp_fu_479_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_483_ce = 1'b1;
    end else begin
        grp_fu_483_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address0 = zext_ln8_fu_612_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address1 = zext_ln426_fu_584_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address0 = zext_ln8_fu_612_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address1 = zext_ln426_fu_584_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address0 = zext_ln8_fu_612_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address1 = zext_ln426_fu_584_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address0 = zext_ln8_fu_612_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address1 = zext_ln426_fu_584_p1;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_address0 = zext_ln8_reg_834_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_address1 = zext_ln426_reg_826_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_d0 = d3_real_reg_1040_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_d1 = d2_real_reg_1030;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_address0 = zext_ln8_reg_834_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_address1 = zext_ln426_reg_826_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_d0 = d3_real_4_reg_1060_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_d1 = d2_real_4_reg_1050;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_0_1_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_address0 = zext_ln8_reg_834_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_address1 = zext_ln426_reg_826_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_d0 = d3_imag_reg_1045_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_d1 = d2_imag_reg_1035;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_0_we1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_address0 = zext_ln8_reg_834_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_address1 = zext_ln426_reg_826_pp0_iter39_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_ce1_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_d0 = d3_imag_4_reg_1065_pp0_iter40_reg;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_d1 = d2_imag_4_reg_1055;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we0 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we0_local;

assign FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we1 = FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_2_1_1_we1_local;

assign add_ln413_3_fu_510_p2 = (ap_sig_allocacmp_indvar_flatten94_load + 5'd1);

assign add_ln413_fu_640_p2 = (m_fu_544_p3 + 8'd16);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_condition_965 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_d1_imag_11_reg_387 = 'bx;

assign ap_phi_reg_pp0_iter0_d1_real_11_reg_375 = 'bx;

assign ap_ready = ap_ready_sig;

assign bit_sel_fu_756_p3 = bitcast_ln17_fu_753_p1[32'd31];

assign bitcast_ln17_fu_753_p1 = a_reg_911_pp0_iter24_reg;

assign c_fu_661_p9 = 'bx;

assign d1_imag_10_fu_782_p1 = xor_ln_fu_774_p3;

assign d_fu_684_p9 = 'bx;

assign icmp_ln413_fu_516_p2 = ((ap_sig_allocacmp_indvar_flatten94_load == 5'd31) ? 1'b1 : 1'b0);

assign k_fu_620_p2 = (select_ln413_fu_536_p3 + 4'd2);

assign lshr_ln_fu_576_p3 = {{tmp_fu_556_p4}, {tmp_8_fu_566_p4}};

assign m_fu_544_p3 = ((ap_phi_mux_icmp_ln41697_phi_fu_368_p4[0:0] == 1'b1) ? m95_fu_152 : add_ln41398_fu_160);

assign or_ln8_fu_602_p4 = {{{tmp_9_fu_592_p4}, {1'd1}}, {tmp_8_fu_566_p4}};

assign select_ln413_fu_536_p3 = ((ap_phi_mux_icmp_ln41697_phi_fu_368_p4[0:0] == 1'b1) ? k96_fu_156 : 4'd0);

assign tmp_4_fu_626_p3 = k_fu_620_p2[32'd3];

assign tmp_8_fu_566_p4 = {{select_ln413_fu_536_p3[2:1]}};

assign tmp_9_fu_592_p4 = {{m_fu_544_p3[6:4]}};

assign tmp_fu_556_p4 = {{m_fu_544_p3[6:3]}};

assign trunc_ln17_fu_770_p1 = bitcast_ln17_fu_753_p1[30:0];

assign trunc_ln416_fu_552_p1 = select_ln413_fu_536_p3[2:0];

assign tw_18_fu_730_p9 = 'bx;

assign tw_fu_707_p9 = 'bx;

assign xor_ln17_fu_764_p2 = (bit_sel_fu_756_p3 ^ 1'd1);

assign xor_ln416_fu_634_p2 = (tmp_4_fu_626_p3 ^ 1'd1);

assign xor_ln_fu_774_p3 = {{xor_ln17_fu_764_p2}, {trunc_ln17_fu_770_p1}};

assign zext_ln426_fu_584_p1 = lshr_ln_fu_576_p3;

assign zext_ln8_fu_612_p1 = or_ln8_fu_602_p4;

always @ (posedge ap_clk) begin
    zext_ln426_reg_826[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter33_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter34_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter35_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter36_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter37_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter38_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln426_reg_826_pp0_iter39_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834[2] <= 1'b1;
    zext_ln8_reg_834[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter2_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter3_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter4_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter5_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter6_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter7_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter8_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter9_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter10_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter11_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter12_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter13_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter14_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter15_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter16_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter17_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter18_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter19_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter20_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter21_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter22_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter23_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter24_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter25_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter26_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter27_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter28_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter29_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter30_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter31_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter32_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter33_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter33_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter34_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter34_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter35_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter35_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter36_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter36_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter37_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter37_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter38_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter38_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter39_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter39_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln8_reg_834_pp0_iter40_reg[2] <= 1'b1;
    zext_ln8_reg_834_pp0_iter40_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //FFT_DIT_RN_FFT_stage_spatial_unroll_4_s
