#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 14:42:08 2024
# Process ID: 26416
# Current directory: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5724 D:\Desktop\Project\ZYNQ_Highlevel_Synthesis\ov5640_sobel\ov5640_sobel_ip_test\ov5640_sobel_ip_test.xpr
# Log file: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/vivado.log
# Journal file: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ip_repo [current_project]
update_ip_catalog
update_ip_catalog -rebuild
open_bd_design {D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_intf_nets ov5640_rgb2gray_0_OUTPUT_STREAM] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells ov5640_rgb2gray_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:ov5640_sobel:1.0 ov5640_sobel_0
endgroup
set_property location {3 1093 -242} [get_bd_cells ov5640_sobel_0]
connect_bd_intf_net [get_bd_intf_pins ov5640_sobel_0/INPUT_STREAM] [get_bd_intf_pins v_vid_in_axi4s_0/video_out]
connect_bd_intf_net [get_bd_intf_pins ov5640_sobel_0/OUTPUT_STREAM] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ov5640_sobel_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins ov5640_sobel_0/s_axi_AXILiteS]
validate_bd_design
generate_target all [get_files  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.ip_user_files -ipstatic_source_dir D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/modelsim} {questa=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/questa} {riviera=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/riviera} {activehdl=D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file mkdir D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk
file copy -force D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.runs/impl_1/design_1_wrapper.sysdef D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.sdk/design_1_wrapper.hdf
