###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:19:56 2022
#  Design:            ToVerilog
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix ToVerilog_preCTS -outDir timingReports_preCTS
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.258
  Arrival Time                  0.469
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.211 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.211 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.469 |   0.469 |    0.258 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.000 |   0.469 |    0.258 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.211 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.211 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.257
  Arrival Time                  0.486
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.229 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.229 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.486 |   0.486 |    0.257 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.000 |   0.486 |    0.257 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.229 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.229 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.257
  Arrival Time                  0.487
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.230 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   ^   | clk              | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.230 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.487 |   0.487 |    0.257 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.000 |   0.487 |    0.257 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.230 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.230 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.257
  Arrival Time                  0.489
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.232 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.232 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.489 |   0.489 |    0.257 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.000 |   0.489 |    0.257 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.232 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.232 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.256
  Arrival Time                  0.494
  Slack Time                    0.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.238 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.238 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.494 |   0.494 |    0.256 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.000 |   0.494 |    0.256 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.238 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.238 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.256
  Arrival Time                  0.495
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.239 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.239 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.495 |   0.495 |    0.256 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.000 |   0.495 |    0.256 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.239 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.239 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.256
  Arrival Time                  0.496
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.239 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.239 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.496 |   0.496 |    0.256 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.000 |   0.496 |    0.256 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.239 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.239 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.256
  Arrival Time                  0.499
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.243 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.243 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.499 |   0.499 |    0.256 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.000 |   0.499 |    0.256 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.243 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.243 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.256
  Arrival Time                  0.503
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.247 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   ^   | clk              | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.247 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.503 |   0.503 |    0.256 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.000 |   0.503 |    0.256 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.247 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.247 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.254
  Arrival Time                  0.526
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.272 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk              | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.272 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.526 |   0.526 |    0.254 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.000 |   0.526 |    0.254 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.272 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.272 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.253
  Arrival Time                  0.537
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.283 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.283 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.537 |   0.537 |    0.253 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.000 |   0.537 |    0.253 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.283 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.283 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.249
  Arrival Time                  0.586
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                 |            |       |   0.000 |   -0.337 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk                 | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.337 | 
     | /C                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.586 |   0.586 |    0.249 | 
     | /Q                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.000 |   0.586 |    0.249 | 
     | /D                                                 |       |                     |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.337 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.337 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.249
  Arrival Time                  0.593
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.345 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk                                             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.345 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.592 |   0.592 |    0.248 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.001 |   0.593 |    0.249 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.345 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.345 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.248
  Arrival Time                  0.604
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.357 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.357 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.604 |   0.604 |    0.247 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.000 |   0.604 |    0.248 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.357 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.357 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.246
  Arrival Time                  0.620
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.374 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk                                             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.374 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.619 |   0.619 |    0.245 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.001 |   0.620 |    0.246 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.374 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.374 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.639
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.379 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.379 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | DFRRQ_5VX1 | 0.409 |   0.409 |    0.030 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | BU_5VX4    | 0.000 |   0.409 |    0.030 | 
     | t1_5_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | BU_5VX4    | 0.230 |   0.639 |    0.260 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | DFRRQ_5VX1 | 0.001 |   0.639 |    0.261 | 
     | /D                                                 |       | t1_5_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.379 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.379 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.650
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.388 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.388 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | DFRRQ_5VX1 | 0.437 |   0.437 |    0.049 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | BU_5VX6    | 0.000 |   0.437 |    0.049 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | BU_5VX6    | 0.213 |   0.650 |    0.262 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | DFRRQ_5VX1 | 0.001 |   0.650 |    0.262 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.388 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.388 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.654
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.392 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.392 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | DFRRQ_5VX1 | 0.435 |   0.435 |    0.043 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | BU_5VX6    | 0.000 |   0.435 |    0.043 | 
     | t1_0_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | BU_5VX6    | 0.219 |   0.654 |    0.262 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | DFRRQ_5VX1 | 0.000 |   0.654 |    0.262 | 
     | /D                                                 |       | t1_0_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.392 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.392 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.655
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.393 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.393 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | DFRRQ_5VX1 | 0.432 |   0.432 |    0.039 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | BU_5VX6    | 0.000 |   0.432 |    0.039 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | BU_5VX6    | 0.221 |   0.653 |    0.259 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | DFRRQ_5VX1 | 0.002 |   0.655 |    0.261 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.393 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.393 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.264
  Arrival Time                  0.658
  Slack Time                    0.395
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.395 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.395 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[3]     | DFRRQ_5VX1 | 0.454 |   0.454 |    0.059 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC166_Delay2_o |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[3]     | BU_5VX6    | 0.000 |   0.454 |    0.059 | 
     | ut1_3_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC166_Delay2_o |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN166_Delay2_o | BU_5VX6    | 0.204 |   0.658 |    0.263 | 
     | ut1_3_/Q                                           |       | ut1_3_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN166_Delay2_o | DFRRQ_5VX1 | 0.001 |   0.658 |    0.264 | 
     | /D                                                 |       | ut1_3_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.395 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.395 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.259
  Arrival Time                  0.656
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.398 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.398 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | DFRRQ_5VX1 | 0.407 |   0.407 |    0.009 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | BU_5VX4    | 0.000 |   0.407 |    0.009 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | BU_5VX4    | 0.249 |   0.655 |    0.258 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | DFRRQ_5VX1 | 0.001 |   0.656 |    0.259 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.398 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.398 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.661
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.398 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.398 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[8]     | DFRRQ_5VX1 | 0.448 |   0.448 |    0.049 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC79_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[8]     | BU_5VX6    | 0.000 |   0.448 |    0.049 | 
     | t1_8_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC79_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN79_Delay5_ou | BU_5VX6    | 0.212 |   0.660 |    0.262 | 
     | t1_8_/Q                                            |       | t1_8_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN79_Delay5_ou | DFRRQ_5VX1 | 0.001 |   0.661 |    0.262 | 
     | /D                                                 |       | t1_8_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.398 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.398 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.661
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.399 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | DFRRQ_5VX1 | 0.447 |   0.447 |    0.048 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | BU_5VX6    | 0.000 |   0.447 |    0.048 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | BU_5VX6    | 0.213 |   0.660 |    0.262 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | DFRRQ_5VX1 | 0.001 |   0.661 |    0.262 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.399 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.660
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.399 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | DFRRQ_5VX1 | 0.431 |   0.431 |    0.032 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | BU_5VX6    | 0.000 |   0.431 |    0.032 | 
     | t1_4_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | BU_5VX6    | 0.228 |   0.659 |    0.260 | 
     | t1_4_/Q                                            |       | t1_4_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | DFRRQ_5VX1 | 0.001 |   0.660 |    0.261 | 
     | /D                                                 |       | t1_4_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.399 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.660
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.399 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | DFRRQ_5VX1 | 0.433 |   0.433 |    0.034 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | BU_5VX6    | 0.000 |   0.433 |    0.034 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | BU_5VX6    | 0.227 |   0.660 |    0.261 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | DFRRQ_5VX1 | 0.000 |   0.660 |    0.261 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.399 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.260
  Arrival Time                  0.662
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.402 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.402 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3]     | DFRRQ_5VX1 | 0.430 |   0.430 |    0.028 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC35_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3]     | BU_5VX6    | 0.000 |   0.430 |    0.028 | 
     | t1_3_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC35_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN35_Delay1_ou | BU_5VX6    | 0.231 |   0.661 |    0.259 | 
     | t1_3_/Q                                            |       | t1_3_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN35_Delay1_ou | DFRRQ_5VX1 | 0.001 |   0.662 |    0.260 | 
     | /D                                                 |       | t1_3_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.402 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.402 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.260
  Arrival Time                  0.664
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.404 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.404 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | DFRRQ_5VX1 | 0.446 |   0.446 |    0.042 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | BU_5VX6    | 0.000 |   0.446 |    0.042 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | BU_5VX6    | 0.216 |   0.662 |    0.258 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | DFRRQ_5VX2 | 0.002 |   0.664 |    0.260 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.404 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.404 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.666
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.404 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.404 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[5]     | DFRRQ_5VX1 | 0.443 |   0.443 |    0.039 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC83_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[5]     | BU_5VX6    | 0.000 |   0.443 |    0.039 | 
     | t1_5_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC83_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN83_Delay5_ou | BU_5VX6    | 0.221 |   0.664 |    0.259 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN83_Delay5_ou | DFRRQ_5VX1 | 0.002 |   0.666 |    0.262 | 
     | /D                                                 |       | t1_5_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.404 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.404 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.665
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.404 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.404 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[1]     | DFRRQ_5VX1 | 0.433 |   0.433 |    0.028 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC161_Delay2_o |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[1]     | BU_5VX6    | 0.000 |   0.433 |    0.028 | 
     | ut1_1_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC161_Delay2_o |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN161_Delay2_o | BU_5VX6    | 0.231 |   0.664 |    0.260 | 
     | ut1_1_/Q                                           |       | ut1_1_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN161_Delay2_o | DFRRQ_5VX1 | 0.001 |   0.665 |    0.261 | 
     | /D                                                 |       | ut1_1_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.404 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.404 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.668
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.407 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.407 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | DFRRQ_5VX1 | 0.443 |   0.443 |    0.036 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | BU_5VX6    | 0.000 |   0.443 |    0.036 | 
     | t1_3_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | BU_5VX6    | 0.223 |   0.666 |    0.259 | 
     | t1_3_/Q                                            |       | t1_3_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | DFRRQ_5VX1 | 0.002 |   0.668 |    0.261 | 
     | /D                                                 |       | t1_3_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.407 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.407 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.675
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.414 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.414 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | DFRRQ_5VX1 | 0.444 |   0.444 |    0.030 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | BU_5VX6    | 0.000 |   0.444 |    0.030 | 
     | t1_7_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | BU_5VX6    | 0.228 |   0.672 |    0.258 | 
     | t1_7_/Q                                            |       | t1_7_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | DFRRQ_5VX1 | 0.003 |   0.675 |    0.261 | 
     | /D                                                 |       | t1_7_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.414 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.414 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.259
  Arrival Time                  0.676
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.417 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.417 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | DFRRQ_5VX1 | 0.432 |   0.432 |    0.016 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | BU_5VX6    | 0.000 |   0.432 |    0.016 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | BU_5VX6    | 0.238 |   0.670 |    0.254 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | DFRRQ_5VX1 | 0.006 |   0.676 |    0.259 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.417 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.417 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.242
  Arrival Time                  0.669
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.427 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk                                            | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.427 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[6] | DFRRQ_5VX1 | 0.668 |   0.668 |    0.241 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[6] | DFRRQ_5VX1 | 0.001 |   0.669 |    0.242 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.427 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.427 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.259
  Arrival Time                  0.686
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.427 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.427 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | DFRRQ_5VX1 | 0.457 |   0.457 |    0.030 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | BU_5VX6    | 0.000 |   0.457 |    0.030 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | BU_5VX6    | 0.228 |   0.685 |    0.258 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | DFRRQ_5VX2 | 0.002 |   0.686 |    0.259 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.427 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.427 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.260
  Arrival Time                  0.688
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.428 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.428 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | DFRRQ_5VX1 | 0.447 |   0.447 |    0.020 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | BU_5VX6    | 0.000 |   0.447 |    0.020 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | BU_5VX6    | 0.238 |   0.685 |    0.257 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | DFRRQ_5VX1 | 0.003 |   0.688 |    0.260 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.428 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.428 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.242
  Arrival Time                  0.672
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.430 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk                                            | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.430 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.670 |   0.670 |    0.240 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.002 |   0.672 |    0.242 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.430 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.430 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.692
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.430 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.430 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[9]     | DFRRQ_5VX1 | 0.464 |   0.464 |    0.033 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC159_Delay2_o |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[9]     | BU_5VX6    | 0.000 |   0.464 |    0.033 | 
     | ut1_9_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC159_Delay2_o |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN159_Delay2_o | BU_5VX6    | 0.226 |   0.689 |    0.259 | 
     | ut1_9_/Q                                           |       | ut1_9_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN159_Delay2_o | DFRRQ_5VX1 | 0.003 |   0.692 |    0.262 | 
     | /D                                                 |       | ut1_9_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.430 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.430 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.260
  Arrival Time                  0.694
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.434 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.434 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[0]     | DFRRQ_5VX1 | 0.457 |   0.457 |    0.023 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC42_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[0]     | BU_5VX6    | 0.000 |   0.457 |    0.023 | 
     | t1_0_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC42_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN42_Delay5_ou | BU_5VX6    | 0.236 |   0.692 |    0.258 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN42_Delay5_ou | DFRRQ_5VX1 | 0.002 |   0.694 |    0.260 | 
     | /D                                                 |       | t1_0_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.434 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.434 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.254
  Arrival Time                  0.693
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.438 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   ^   | clk                                            | DFRRQ_5VX4 | 0.000 |   0.000 |   -0.438 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX4 | 0.692 |   0.692 |    0.253 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX1 | 0.001 |   0.693 |    0.254 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.438 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.438 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.260
  Arrival Time                  0.702
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.443 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.443 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[8]     | DFRRQ_5VX1 | 0.457 |   0.457 |    0.015 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC24_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[8]     | BU_5VX8    | 0.000 |   0.457 |    0.015 | 
     | t1_8_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC24_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN24_Delay1_ou | BU_5VX8    | 0.236 |   0.693 |    0.251 | 
     | t1_8_/Q                                            |       | t1_8_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN24_Delay1_ou | DFRRQ_5VX1 | 0.009 |   0.702 |    0.260 | 
     | /D                                                 |       | t1_8_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.443 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.443 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.255
  Arrival Time                  0.699
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.444 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.444 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[10]    | DFRRQ_5VX1 | 0.412 |   0.412 |   -0.032 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC40_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[10]    | BU_5VX4    | 0.000 |   0.412 |   -0.032 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC40_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN40_Delay1_ou | BU_5VX4    | 0.286 |   0.698 |    0.253 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN40_Delay1_ou | DFRRQ_5VX1 | 0.002 |   0.699 |    0.255 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.444 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.444 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.240
  Arrival Time                  0.694
  Slack Time                    0.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.454 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   ^   | clk                                             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.454 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[12] | DFRRQ_5VX1 | 0.693 |   0.693 |    0.240 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[12] | DFRRQ_5VX1 | 0.000 |   0.694 |    0.240 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.454 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.454 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.239
  Arrival Time                  0.699
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.460 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk                                             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.460 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.699 |   0.699 |    0.239 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.000 |   0.699 |    0.239 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.460 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.460 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.239
  Arrival Time                  0.703
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.464 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   ^   | clk                                             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.464 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 | 0.701 |   0.701 |    0.237 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 | 0.002 |   0.703 |    0.239 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.464 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.464 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.239
  Arrival Time                  0.707
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.468 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   ^   | clk                                            | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.468 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[8] | DFRRQ_5VX1 | 0.705 |   0.705 |    0.237 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[8] | DFRRQ_5VX1 | 0.002 |   0.707 |    0.239 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.468 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.468 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.251
  Arrival Time                  0.728
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.477 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11 |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.477 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[11]    | DFRRQ_5VX1 | 0.388 |   0.388 |   -0.089 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC164_Delay5_o |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[11]    | BU_5VX2    | 0.000 |   0.388 |   -0.089 | 
     | ut1_11_/A                                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC164_Delay5_o |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN164_Delay5_o | BU_5VX2    | 0.340 |   0.728 |    0.250 | 
     | ut1_11_/Q                                          |       | ut1_11_                                            |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN164_Delay5_o | DFRRQ_5VX1 | 0.000 |   0.728 |    0.251 | 
     | ]/D                                                |       | ut1_11_                                            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.477 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.477 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.237
  Arrival Time                  0.722
  Slack Time                    0.484
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.484 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk                                             | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.484 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[12] | DFRRQ_5VX1 | 0.720 |   0.720 |    0.235 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[12] | DFRRQ_5VX1 | 0.002 |   0.722 |    0.237 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.484 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.484 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                              (^) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.265
  Arrival Time                  0.759
  Slack Time                    0.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |    0.006 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   ^   | DataIn[0]                                          | HA_5VX1    | 0.000 |   0.500 |    0.006 | 
     | _77_38/g430/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | HA_5VX1    | 0.259 |   0.759 |    0.265 | 
     | _77_38/g430/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | DFRRQ_5VX2 | 0.000 |   0.759 |    0.265 | 
     | 4]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.494 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.494 | 
     | 4]/C                                               |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.235
  Arrival Time                  0.743
  Slack Time                    0.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.508 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk                                            | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.508 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[0] | DFRRQ_5VX1 | 0.741 |   0.741 |    0.233 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[0] | DFRRQ_5VX1 | 0.002 |   0.743 |    0.235 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.508 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.508 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.235
  Arrival Time                  0.747
  Slack Time                    0.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.512 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk                                            | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.512 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[0] | DFRRQ_5VX1 | 0.745 |   0.745 |    0.233 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[0] | DFRRQ_5VX1 | 0.002 |   0.747 |    0.235 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.512 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.512 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 

