/**
 *
 * @file DMA_RegisterDefines_ALTSET.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_ALTSET_H_
#define XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_ALTSET_H_

#include <xDriver_MCU/DMA/Peripheral/xHeader/DMA_Enum.h>

/**************************************************************************************
*************************************  16 ALTSET *************************************
**************************************************************************************/

/*--------*/
#define DMA_CH_ALTSET_R_SET0_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_R_SET0_BIT    ((UBase_t) 0UL)
#define DMA_CH_ALTSET_R_SET0_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET0_ALT    ((UBase_t) 0x00000001UL)

#define DMA_CH_ALTSET_SET0_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET0_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET0_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET1_MASK    ((UBase_t) 0x00000002UL)
#define DMA_CH_ALTSET_R_SET1_BIT    ((UBase_t) 1UL)
#define DMA_CH_ALTSET_R_SET1_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET1_ALT    ((UBase_t) 0x00000002UL)

#define DMA_CH_ALTSET_SET1_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET1_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET1_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET2_MASK    ((UBase_t) 0x00000004UL)
#define DMA_CH_ALTSET_R_SET2_BIT    ((UBase_t) 2UL)
#define DMA_CH_ALTSET_R_SET2_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET2_ALT    ((UBase_t) 0x00000004UL)

#define DMA_CH_ALTSET_SET2_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET2_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET2_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET3_MASK    ((UBase_t) 0x00000008UL)
#define DMA_CH_ALTSET_R_SET3_BIT    ((UBase_t) 3UL)
#define DMA_CH_ALTSET_R_SET3_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET3_ALT    ((UBase_t) 0x00000008UL)

#define DMA_CH_ALTSET_SET3_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET3_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET3_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET4_MASK    ((UBase_t) 0x00000010UL)
#define DMA_CH_ALTSET_R_SET4_BIT    ((UBase_t) 4UL)
#define DMA_CH_ALTSET_R_SET4_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET4_ALT    ((UBase_t) 0x00000010UL)

#define DMA_CH_ALTSET_SET4_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET4_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET4_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET5_MASK    ((UBase_t) 0x00000020UL)
#define DMA_CH_ALTSET_R_SET5_BIT    ((UBase_t) 5UL)
#define DMA_CH_ALTSET_R_SET5_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET5_ALT    ((UBase_t) 0x00000020UL)

#define DMA_CH_ALTSET_SET5_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET5_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET5_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET6_MASK    ((UBase_t) 0x00000040UL)
#define DMA_CH_ALTSET_R_SET6_BIT    ((UBase_t) 6UL)
#define DMA_CH_ALTSET_R_SET6_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET6_ALT    ((UBase_t) 0x00000040UL)

#define DMA_CH_ALTSET_SET6_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET6_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET6_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET7_MASK    ((UBase_t) 0x00000080UL)
#define DMA_CH_ALTSET_R_SET7_BIT    ((UBase_t) 7UL)
#define DMA_CH_ALTSET_R_SET7_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET7_ALT    ((UBase_t) 0x00000080UL)

#define DMA_CH_ALTSET_SET7_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET7_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET7_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET8_MASK    ((UBase_t) 0x00000100UL)
#define DMA_CH_ALTSET_R_SET8_BIT    ((UBase_t) 8UL)
#define DMA_CH_ALTSET_R_SET8_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET8_ALT    ((UBase_t) 0x00000100UL)

#define DMA_CH_ALTSET_SET8_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET8_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET8_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET9_MASK    ((UBase_t) 0x00000200UL)
#define DMA_CH_ALTSET_R_SET9_BIT    ((UBase_t) 9UL)
#define DMA_CH_ALTSET_R_SET9_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET9_ALT    ((UBase_t) 0x00000200UL)

#define DMA_CH_ALTSET_SET9_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET9_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET9_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET10_MASK    ((UBase_t) 0x00000400UL)
#define DMA_CH_ALTSET_R_SET10_BIT    ((UBase_t) 10UL)
#define DMA_CH_ALTSET_R_SET10_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET10_ALT    ((UBase_t) 0x00000400UL)

#define DMA_CH_ALTSET_SET10_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET10_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET10_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET11_MASK    ((UBase_t) 0x00000800UL)
#define DMA_CH_ALTSET_R_SET11_BIT    ((UBase_t) 11UL)
#define DMA_CH_ALTSET_R_SET11_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET11_ALT    ((UBase_t) 0x00000800UL)

#define DMA_CH_ALTSET_SET11_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET11_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET11_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET12_MASK    ((UBase_t) 0x00001000UL)
#define DMA_CH_ALTSET_R_SET12_BIT    ((UBase_t) 12UL)
#define DMA_CH_ALTSET_R_SET12_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET12_ALT    ((UBase_t) 0x00001000UL)

#define DMA_CH_ALTSET_SET12_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET12_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET12_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET13_MASK    ((UBase_t) 0x00002000UL)
#define DMA_CH_ALTSET_R_SET13_BIT    ((UBase_t) 13UL)
#define DMA_CH_ALTSET_R_SET13_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET13_ALT    ((UBase_t) 0x00002000UL)

#define DMA_CH_ALTSET_SET13_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET13_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET13_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET14_MASK    ((UBase_t) 0x00004000UL)
#define DMA_CH_ALTSET_R_SET14_BIT    ((UBase_t) 14UL)
#define DMA_CH_ALTSET_R_SET14_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET14_ALT    ((UBase_t) 0x00004000UL)

#define DMA_CH_ALTSET_SET14_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET14_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET14_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET15_MASK    ((UBase_t) 0x00008000UL)
#define DMA_CH_ALTSET_R_SET15_BIT    ((UBase_t) 15UL)
#define DMA_CH_ALTSET_R_SET15_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET15_ALT    ((UBase_t) 0x00008000UL)

#define DMA_CH_ALTSET_SET15_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET15_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET15_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET16_MASK    ((UBase_t) 0x00010000UL)
#define DMA_CH_ALTSET_R_SET16_BIT    ((UBase_t) 16UL)
#define DMA_CH_ALTSET_R_SET16_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET16_ALT    ((UBase_t) 0x00010000UL)

#define DMA_CH_ALTSET_SET16_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET16_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET16_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET17_MASK    ((UBase_t) 0x00020000UL)
#define DMA_CH_ALTSET_R_SET17_BIT    ((UBase_t) 17UL)
#define DMA_CH_ALTSET_R_SET17_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET17_ALT    ((UBase_t) 0x00020000UL)

#define DMA_CH_ALTSET_SET17_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET17_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET17_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET18_MASK    ((UBase_t) 0x00040000UL)
#define DMA_CH_ALTSET_R_SET18_BIT    ((UBase_t) 18UL)
#define DMA_CH_ALTSET_R_SET18_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET18_ALT    ((UBase_t) 0x00040000UL)

#define DMA_CH_ALTSET_SET18_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET18_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET18_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET19_MASK    ((UBase_t) 0x00080000UL)
#define DMA_CH_ALTSET_R_SET19_BIT    ((UBase_t) 19UL)
#define DMA_CH_ALTSET_R_SET19_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET19_ALT    ((UBase_t) 0x00080000UL)

#define DMA_CH_ALTSET_SET19_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET19_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET19_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET20_MASK    ((UBase_t) 0x00100000UL)
#define DMA_CH_ALTSET_R_SET20_BIT    ((UBase_t) 20UL)
#define DMA_CH_ALTSET_R_SET20_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET20_ALT    ((UBase_t) 0x00100000UL)

#define DMA_CH_ALTSET_SET20_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET20_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET20_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET21_MASK    ((UBase_t) 0x00200000UL)
#define DMA_CH_ALTSET_R_SET21_BIT    ((UBase_t) 21UL)
#define DMA_CH_ALTSET_R_SET21_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET21_ALT    ((UBase_t) 0x00200000UL)

#define DMA_CH_ALTSET_SET21_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET21_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET21_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET22_MASK    ((UBase_t) 0x00400000UL)
#define DMA_CH_ALTSET_R_SET22_BIT    ((UBase_t) 22UL)
#define DMA_CH_ALTSET_R_SET22_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET22_ALT    ((UBase_t) 0x00400000UL)

#define DMA_CH_ALTSET_SET22_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET22_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET22_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET23_MASK    ((UBase_t) 0x00800000UL)
#define DMA_CH_ALTSET_R_SET23_BIT    ((UBase_t) 23UL)
#define DMA_CH_ALTSET_R_SET23_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET23_ALT    ((UBase_t) 0x00800000UL)

#define DMA_CH_ALTSET_SET23_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET23_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET23_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET24_MASK    ((UBase_t) 0x01000000UL)
#define DMA_CH_ALTSET_R_SET24_BIT    ((UBase_t) 24UL)
#define DMA_CH_ALTSET_R_SET24_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET24_ALT    ((UBase_t) 0x01000000UL)

#define DMA_CH_ALTSET_SET24_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET24_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET24_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET25_MASK    ((UBase_t) 0x02000000UL)
#define DMA_CH_ALTSET_R_SET25_BIT    ((UBase_t) 25UL)
#define DMA_CH_ALTSET_R_SET25_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET25_ALT    ((UBase_t) 0x02000000UL)

#define DMA_CH_ALTSET_SET25_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET25_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET25_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET26_MASK    ((UBase_t) 0x04000000UL)
#define DMA_CH_ALTSET_R_SET26_BIT    ((UBase_t) 26UL)
#define DMA_CH_ALTSET_R_SET26_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET26_ALT    ((UBase_t) 0x04000000UL)

#define DMA_CH_ALTSET_SET26_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET26_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET26_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET27_MASK    ((UBase_t) 0x08000000UL)
#define DMA_CH_ALTSET_R_SET27_BIT    ((UBase_t) 27UL)
#define DMA_CH_ALTSET_R_SET27_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET27_ALT    ((UBase_t) 0x08000000UL)

#define DMA_CH_ALTSET_SET27_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET27_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET27_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET28_MASK    ((UBase_t) 0x10000000UL)
#define DMA_CH_ALTSET_R_SET28_BIT    ((UBase_t) 28UL)
#define DMA_CH_ALTSET_R_SET28_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET28_ALT    ((UBase_t) 0x10000000UL)

#define DMA_CH_ALTSET_SET28_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET28_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET28_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET29_MASK    ((UBase_t) 0x20000000UL)
#define DMA_CH_ALTSET_R_SET29_BIT    ((UBase_t) 29UL)
#define DMA_CH_ALTSET_R_SET29_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET29_ALT    ((UBase_t) 0x20000000UL)

#define DMA_CH_ALTSET_SET29_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET29_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET29_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET30_MASK    ((UBase_t) 0x40000000UL)
#define DMA_CH_ALTSET_R_SET30_BIT    ((UBase_t) 30UL)
#define DMA_CH_ALTSET_R_SET30_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET30_ALT    ((UBase_t) 0x40000000UL)

#define DMA_CH_ALTSET_SET30_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET30_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET30_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_ALTSET_R_SET31_MASK    ((UBase_t) 0x80000000UL)
#define DMA_CH_ALTSET_R_SET31_BIT    ((UBase_t) 31UL)
#define DMA_CH_ALTSET_R_SET31_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_R_SET31_ALT    ((UBase_t) 0x80000000UL)

#define DMA_CH_ALTSET_SET31_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_ALTSET_SET31_PRIM    ((UBase_t) 0x00000000UL)
#define DMA_CH_ALTSET_SET31_ALT    ((UBase_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_ALTSET_H_ */
